{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1553072531721 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1553072531722 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 20 18:02:11 2019 " "Processing started: Wed Mar 20 18:02:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1553072531722 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1553072531722 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Groupmodule_Controller_31Lv_FPGA -c Groupmodule_Controller_31Lv_FPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off Groupmodule_Controller_31Lv_FPGA -c Groupmodule_Controller_31Lv_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1553072531722 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1553072533627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_Tx-transmit " "Found design unit 1: UART_Tx-transmit" {  } { { "UART_Tx.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/UART_Tx.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534371 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_Tx " "Found entity 1: UART_Tx" {  } { { "UART_Tx.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/UART_Tx.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072534371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_Rx-BEH " "Found design unit 1: UART_Rx-BEH" {  } { { "UART_Rx.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/UART_Rx.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534383 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_Rx " "Found entity 1: UART_Rx" {  } { { "UART_Rx.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/UART_Rx.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072534383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/pll.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534394 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072534394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pwm3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PWM3 " "Found entity 1: PWM3" {  } { { "PWM3.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/PWM3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072534403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pwm.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "PWM.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/PWM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072534411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inverter_level10.bdf 1 1 " "Found 1 design units, including 1 entities, in source file inverter_level10.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 INVERTER_LEVEL10 " "Found entity 1: INVERTER_LEVEL10" {  } { { "INVERTER_LEVEL10.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/INVERTER_LEVEL10.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072534420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inverter_level1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file inverter_level1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 INVERTER_LEVEL1 " "Found entity 1: INVERTER_LEVEL1" {  } { { "INVERTER_LEVEL1.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/INVERTER_LEVEL1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072534428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inverter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file inverter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "INVERTER.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/INVERTER.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072534437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deadtime_com.bdf 1 1 " "Found 1 design units, including 1 entities, in source file deadtime_com.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DEADTIME_COM " "Found entity 1: DEADTIME_COM" {  } { { "DEADTIME_COM.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/DEADTIME_COM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072534445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_rs_422.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_rs_422.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TX_RS_422-arch " "Found design unit 1: TX_RS_422-arch" {  } { { "TX_RS_422.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/TX_RS_422.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534456 ""} { "Info" "ISGN_ENTITY_NAME" "1 TX_RS_422 " "Found entity 1: TX_RS_422" {  } { { "TX_RS_422.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/TX_RS_422.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072534456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_rs_422.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx_rs_422.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RX_RS_422-arch " "Found design unit 1: RX_RS_422-arch" {  } { { "RX_RS_422.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RX_RS_422.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534466 ""} { "Info" "ISGN_ENTITY_NAME" "1 RX_RS_422 " "Found entity 1: RX_RS_422" {  } { { "RX_RS_422.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RX_RS_422.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072534466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RX_Memory-arch " "Found design unit 1: RX_Memory-arch" {  } { { "RX_Memory.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RX_Memory.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534476 ""} { "Info" "ISGN_ENTITY_NAME" "1 RX_Memory " "Found entity 1: RX_Memory" {  } { { "RX_Memory.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RX_Memory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072534476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_addr_latch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx_addr_latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RX_Addr_latch-arch " "Found design unit 1: RX_Addr_latch-arch" {  } { { "RX_Addr_latch.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RX_Addr_latch.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534486 ""} { "Info" "ISGN_ENTITY_NAME" "1 RX_Addr_latch " "Found entity 1: RX_Addr_latch" {  } { { "RX_Addr_latch.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RX_Addr_latch.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072534486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps_10_carrier_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps_10_carrier_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PS_10_CARRIER_GENERATOR-arch " "Found design unit 1: PS_10_CARRIER_GENERATOR-arch" {  } { { "PS_10_CARRIER_GENERATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/PS_10_CARRIER_GENERATOR.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534498 ""} { "Info" "ISGN_ENTITY_NAME" "1 PS_10_CARRIER_GENERATOR " "Found entity 1: PS_10_CARRIER_GENERATOR" {  } { { "PS_10_CARRIER_GENERATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/PS_10_CARRIER_GENERATOR.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072534498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "psc_1_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file psc_1_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PSC_10_Counter-arch " "Found design unit 1: PSC_10_Counter-arch" {  } { { "PSC_1_Counter.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/PSC_1_Counter.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534509 ""} { "Info" "ISGN_ENTITY_NAME" "1 PSC_10_Counter " "Found entity 1: PSC_10_Counter" {  } { { "PSC_1_Counter.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/PSC_1_Counter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072534509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "psc_10_counter_new.vhd 2 1 " "Found 2 design units, including 1 entities, in source file psc_10_counter_new.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PSC_10_Counter_new-arch " "Found design unit 1: PSC_10_Counter_new-arch" {  } { { "PSC_10_Counter_new.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/PSC_10_Counter_new.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534520 ""} { "Info" "ISGN_ENTITY_NAME" "1 PSC_10_Counter_new " "Found entity 1: PSC_10_Counter_new" {  } { { "PSC_10_Counter_new.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/PSC_10_Counter_new.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072534520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gate_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gate_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GATE_MUX-act " "Found design unit 1: GATE_MUX-act" {  } { { "GATE_MUX.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATE_MUX.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534530 ""} { "Info" "ISGN_ENTITY_NAME" "1 GATE_MUX " "Found entity 1: GATE_MUX" {  } { { "GATE_MUX.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATE_MUX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072534530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gate_latch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gate_latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gate_latch-arch " "Found design unit 1: Gate_latch-arch" {  } { { "Gate_latch.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/Gate_latch.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534540 ""} { "Info" "ISGN_ENTITY_NAME" "1 Gate_latch " "Found entity 1: Gate_latch" {  } { { "Gate_latch.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/Gate_latch.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072534540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gate_en_adress_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gate_en_adress_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gate_en_Adress_Decoder-act " "Found design unit 1: Gate_en_Adress_Decoder-act" {  } { { "Gate_en_Adress_Decoder.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/Gate_en_Adress_Decoder.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534550 ""} { "Info" "ISGN_ENTITY_NAME" "1 Gate_en_Adress_Decoder " "Found entity 1: Gate_en_Adress_Decoder" {  } { { "Gate_en_Adress_Decoder.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/Gate_en_Adress_Decoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072534550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cs_sig_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cs_sig_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cs_sig_generator-act " "Found design unit 1: cs_sig_generator-act" {  } { { "cs_sig_generator.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/cs_sig_generator.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534561 ""} { "Info" "ISGN_ENTITY_NAME" "1 cs_sig_generator " "Found entity 1: cs_sig_generator" {  } { { "cs_sig_generator.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/cs_sig_generator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072534561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "groupmodule_controller_31lv.bdf 1 1 " "Found 1 design units, including 1 entities, in source file groupmodule_controller_31lv.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Groupmodule_Controller_31Lv " "Found entity 1: Groupmodule_Controller_31Lv" {  } { { "Groupmodule_Controller_31Lv.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/Groupmodule_Controller_31Lv.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072534570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs422_tx.vhd 1 1 " "Found 1 design units, including 1 entities, in source file rs422_tx.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 RS422_TX " "Found entity 1: RS422_TX" {  } { { "RS422_Tx.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_Tx.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072534580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_fpga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_fpga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_FPGA-Sequence " "Found design unit 1: LED_FPGA-Sequence" {  } { { "LED_FPGA.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/LED_FPGA.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534590 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_FPGA " "Found entity 1: LED_FPGA" {  } { { "LED_FPGA.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/LED_FPGA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072534590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dac8803_8ch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dac8803_8ch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DAC8803_8CH-arch " "Found design unit 1: DAC8803_8CH-arch" {  } { { "DAC8803_8CH.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/DAC8803_8CH.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534601 ""} { "Info" "ISGN_ENTITY_NAME" "1 DAC8803_8CH " "Found entity 1: DAC8803_8CH" {  } { { "DAC8803_8CH.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/DAC8803_8CH.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072534601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dac8803_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dac8803_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DAC8803_BUFFER-arch " "Found design unit 1: DAC8803_BUFFER-arch" {  } { { "DAC8803_BUFFER.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/DAC8803_BUFFER.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534612 ""} { "Info" "ISGN_ENTITY_NAME" "1 DAC8803_BUFFER " "Found entity 1: DAC8803_BUFFER" {  } { { "DAC8803_BUFFER.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/DAC8803_BUFFER.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072534612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs422_tx_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs422_tx_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS422_TX_BUFFER-TX_BUFFER " "Found design unit 1: RS422_TX_BUFFER-TX_BUFFER" {  } { { "RS422_TX_BUFFER.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_BUFFER.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534623 ""} { "Info" "ISGN_ENTITY_NAME" "1 RS422_TX_BUFFER " "Found entity 1: RS422_TX_BUFFER" {  } { { "RS422_TX_BUFFER.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_BUFFER.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072534623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs422_tx_sending.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs422_tx_sending.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS422_TX_SENDING-SENDING " "Found design unit 1: RS422_TX_SENDING-SENDING" {  } { { "RS422_TX_SENDING.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_SENDING.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534634 ""} { "Info" "ISGN_ENTITY_NAME" "1 RS422_TX_SENDING " "Found entity 1: RS422_TX_SENDING" {  } { { "RS422_TX_SENDING.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_SENDING.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072534634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signal_extension.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signal_extension.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SIGNAL_EXTENSION-EXTENSION " "Found design unit 1: SIGNAL_EXTENSION-EXTENSION" {  } { { "SIGNAL_EXTENSION.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/SIGNAL_EXTENSION.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534646 ""} { "Info" "ISGN_ENTITY_NAME" "1 SIGNAL_EXTENSION " "Found entity 1: SIGNAL_EXTENSION" {  } { { "SIGNAL_EXTENSION.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/SIGNAL_EXTENSION.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072534646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs422_rx_receiving.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs422_rx_receiving.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS422_RX_RECEIVING-RECEVING " "Found design unit 1: RS422_RX_RECEIVING-RECEVING" {  } { { "RS422_RX_RECEIVING.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_RX_RECEIVING.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534657 ""} { "Info" "ISGN_ENTITY_NAME" "1 RS422_RX_RECEIVING " "Found entity 1: RS422_RX_RECEIVING" {  } { { "RS422_RX_RECEIVING.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_RX_RECEIVING.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072534657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs422_rx_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs422_rx_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS422_RX_BUFFER-RX_BUFFER " "Found design unit 1: RS422_RX_BUFFER-RX_BUFFER" {  } { { "RS422_RX_BUFFER.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_RX_BUFFER.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534669 ""} { "Info" "ISGN_ENTITY_NAME" "1 RS422_RX_BUFFER " "Found entity 1: RS422_RX_BUFFER" {  } { { "RS422_RX_BUFFER.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_RX_BUFFER.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072534669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signal_extension_ver2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signal_extension_ver2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SIGNAL_EXTENSION_ver2-EXTENSION " "Found design unit 1: SIGNAL_EXTENSION_ver2-EXTENSION" {  } { { "SIGNAL_EXTENSION_ver2.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/SIGNAL_EXTENSION_ver2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534680 ""} { "Info" "ISGN_ENTITY_NAME" "1 SIGNAL_EXTENSION_ver2 " "Found entity 1: SIGNAL_EXTENSION_ver2" {  } { { "SIGNAL_EXTENSION_ver2.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/SIGNAL_EXTENSION_ver2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072534680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs422_tx_sending_ver2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs422_tx_sending_ver2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS422_TX_SENDING_ver2-SENDING " "Found design unit 1: RS422_TX_SENDING_ver2-SENDING" {  } { { "RS422_TX_SENDING_ver2.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_SENDING_ver2.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534693 ""} { "Info" "ISGN_ENTITY_NAME" "1 RS422_TX_SENDING_ver2 " "Found entity 1: RS422_TX_SENDING_ver2" {  } { { "RS422_TX_SENDING_ver2.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_SENDING_ver2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072534693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs422_tx_buffer_ver2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs422_tx_buffer_ver2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS422_TX_BUFFER_VER2-TX_BUFFER " "Found design unit 1: RS422_TX_BUFFER_VER2-TX_BUFFER" {  } { { "RS422_TX_BUFFER_VER2.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_BUFFER_VER2.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534703 ""} { "Info" "ISGN_ENTITY_NAME" "1 RS422_TX_BUFFER_VER2 " "Found entity 1: RS422_TX_BUFFER_VER2" {  } { { "RS422_TX_BUFFER_VER2.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_BUFFER_VER2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072534703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs422_tx_buffer_ver3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs422_tx_buffer_ver3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS422_TX_BUFFER_VER3-TX_BUFFER " "Found design unit 1: RS422_TX_BUFFER_VER3-TX_BUFFER" {  } { { "RS422_TX_BUFFER_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_BUFFER_VER3.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534722 ""} { "Info" "ISGN_ENTITY_NAME" "1 RS422_TX_BUFFER_VER3 " "Found entity 1: RS422_TX_BUFFER_VER3" {  } { { "RS422_TX_BUFFER_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_BUFFER_VER3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072534722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs422_rx_buffer_ver2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs422_rx_buffer_ver2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS422_RX_BUFFER_VER2-RX_BUFFER " "Found design unit 1: RS422_RX_BUFFER_VER2-RX_BUFFER" {  } { { "RS422_RX_BUFFER_VER2.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_RX_BUFFER_VER2.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534754 ""} { "Info" "ISGN_ENTITY_NAME" "1 RS422_RX_BUFFER_VER2 " "Found entity 1: RS422_RX_BUFFER_VER2" {  } { { "RS422_RX_BUFFER_VER2.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_RX_BUFFER_VER2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072534754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs422_rx_receiving_ver2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs422_rx_receiving_ver2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS422_RX_RECEIVING_VER2-RECEVING " "Found design unit 1: RS422_RX_RECEIVING_VER2-RECEVING" {  } { { "RS422_RX_RECEIVING_VER2.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_RX_RECEIVING_VER2.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534771 ""} { "Info" "ISGN_ENTITY_NAME" "1 RS422_RX_RECEIVING_VER2 " "Found entity 1: RS422_RX_RECEIVING_VER2" {  } { { "RS422_RX_RECEIVING_VER2.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_RX_RECEIVING_VER2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072534771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_address_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_address_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_ADDRESS_DECODER-Decoder " "Found design unit 1: LED_ADDRESS_DECODER-Decoder" {  } { { "LED_ADDRESS_DECODER.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/LED_ADDRESS_DECODER.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534795 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_ADDRESS_DECODER " "Found entity 1: LED_ADDRESS_DECODER" {  } { { "LED_ADDRESS_DECODER.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/LED_ADDRESS_DECODER.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072534795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dac_address_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dac_address_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DAC_ADDRESS_DECODER-Decoder " "Found design unit 1: DAC_ADDRESS_DECODER-Decoder" {  } { { "DAC_ADDRESS_DECODER.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/DAC_ADDRESS_DECODER.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534816 ""} { "Info" "ISGN_ENTITY_NAME" "1 DAC_ADDRESS_DECODER " "Found entity 1: DAC_ADDRESS_DECODER" {  } { { "DAC_ADDRESS_DECODER.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/DAC_ADDRESS_DECODER.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072534816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs422_tx_address_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs422_tx_address_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS422_TX_ADDRESS_DECODER-Decoder " "Found design unit 1: RS422_TX_ADDRESS_DECODER-Decoder" {  } { { "RS422_TX_ADDRESS_DECODER.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_ADDRESS_DECODER.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534832 ""} { "Info" "ISGN_ENTITY_NAME" "1 RS422_TX_ADDRESS_DECODER " "Found entity 1: RS422_TX_ADDRESS_DECODER" {  } { { "RS422_TX_ADDRESS_DECODER.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_ADDRESS_DECODER.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072534832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_address_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc_address_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC_ADDRESS_DECODER-Decoder " "Found design unit 1: ADC_ADDRESS_DECODER-Decoder" {  } { { "ADC_ADDRESS_DECODER.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/ADC_ADDRESS_DECODER.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534849 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADC_ADDRESS_DECODER " "Found entity 1: ADC_ADDRESS_DECODER" {  } { { "ADC_ADDRESS_DECODER.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/ADC_ADDRESS_DECODER.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072534849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs422_tx_sending_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs422_tx_sending_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS422_TX_SENDING_8BIT-SENDING " "Found design unit 1: RS422_TX_SENDING_8BIT-SENDING" {  } { { "RS422_TX_SENDING_8BIT.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_SENDING_8BIT.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534881 ""} { "Info" "ISGN_ENTITY_NAME" "1 RS422_TX_SENDING_8BIT " "Found entity 1: RS422_TX_SENDING_8BIT" {  } { { "RS422_TX_SENDING_8BIT.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_SENDING_8BIT.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072534881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs422_tx_buffer_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs422_tx_buffer_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS422_TX_BUFFER_8BIT-TX_BUFFER " "Found design unit 1: RS422_TX_BUFFER_8BIT-TX_BUFFER" {  } { { "RS422_TX_BUFFER_8BIT.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_BUFFER_8BIT.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534925 ""} { "Info" "ISGN_ENTITY_NAME" "1 RS422_TX_BUFFER_8BIT " "Found entity 1: RS422_TX_BUFFER_8BIT" {  } { { "RS422_TX_BUFFER_8BIT.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_BUFFER_8BIT.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072534925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_bridge_gating.bdf 1 1 " "Found 1 design units, including 1 entities, in source file half_bridge_gating.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 HALF_BRIDGE_GATING " "Found entity 1: HALF_BRIDGE_GATING" {  } { { "HALF_BRIDGE_GATING.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/HALF_BRIDGE_GATING.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072534938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carrier_generator_hb6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file carrier_generator_hb6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CARRIER_GENERATOR_HB6-arch " "Found design unit 1: CARRIER_GENERATOR_HB6-arch" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534955 ""} { "Info" "ISGN_ENTITY_NAME" "1 CARRIER_GENERATOR_HB6 " "Found entity 1: CARRIER_GENERATOR_HB6" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072534955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs422_tx_sending_8bit_ver1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs422_tx_sending_8bit_ver1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS422_TX_SENDING_8BIT_VER1-SENDING " "Found design unit 1: RS422_TX_SENDING_8BIT_VER1-SENDING" {  } { { "RS422_TX_SENDING_8BIT_VER1.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_SENDING_8BIT_VER1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534969 ""} { "Info" "ISGN_ENTITY_NAME" "1 RS422_TX_SENDING_8BIT_VER1 " "Found entity 1: RS422_TX_SENDING_8BIT_VER1" {  } { { "RS422_TX_SENDING_8BIT_VER1.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_SENDING_8BIT_VER1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072534969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs422_rx_receiving_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs422_rx_receiving_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS422_RX_RECEIVING_8BIT-RECEVING " "Found design unit 1: RS422_RX_RECEIVING_8BIT-RECEVING" {  } { { "RS422_RX_RECEIVING_8BIT.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_RX_RECEIVING_8BIT.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534981 ""} { "Info" "ISGN_ENTITY_NAME" "1 RS422_RX_RECEIVING_8BIT " "Found entity 1: RS422_RX_RECEIVING_8BIT" {  } { { "RS422_RX_RECEIVING_8BIT.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_RX_RECEIVING_8BIT.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072534981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signal_extension_rs422_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signal_extension_rs422_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SIGNAL_EXTENSION_RS422_TX-EXTENSION " "Found design unit 1: SIGNAL_EXTENSION_RS422_TX-EXTENSION" {  } { { "SIGNAL_EXTENSION_RS422_TX.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/SIGNAL_EXTENSION_RS422_TX.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534992 ""} { "Info" "ISGN_ENTITY_NAME" "1 SIGNAL_EXTENSION_RS422_TX " "Found entity 1: SIGNAL_EXTENSION_RS422_TX" {  } { { "SIGNAL_EXTENSION_RS422_TX.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/SIGNAL_EXTENSION_RS422_TX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072534992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072534992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signal_extension_rs422_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signal_extension_rs422_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SIGNAL_EXTENSION_RS422_RX-EXTENSION " "Found design unit 1: SIGNAL_EXTENSION_RS422_RX-EXTENSION" {  } { { "SIGNAL_EXTENSION_RS422_RX.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/SIGNAL_EXTENSION_RS422_RX.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072535002 ""} { "Info" "ISGN_ENTITY_NAME" "1 SIGNAL_EXTENSION_RS422_RX " "Found entity 1: SIGNAL_EXTENSION_RS422_RX" {  } { { "SIGNAL_EXTENSION_RS422_RX.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/SIGNAL_EXTENSION_RS422_RX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072535002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072535002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs422_rx_address_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs422_rx_address_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS422_RX_ADDRESS_DECODER-Decoder " "Found design unit 1: RS422_RX_ADDRESS_DECODER-Decoder" {  } { { "RS422_RX_ADDRESS_DECODER.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_RX_ADDRESS_DECODER.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072535013 ""} { "Info" "ISGN_ENTITY_NAME" "1 RS422_RX_ADDRESS_DECODER " "Found entity 1: RS422_RX_ADDRESS_DECODER" {  } { { "RS422_RX_ADDRESS_DECODER.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_RX_ADDRESS_DECODER.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072535013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072535013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gating_comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gating_comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GATING_COMPARATOR-arch " "Found design unit 1: GATING_COMPARATOR-arch" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072535025 ""} { "Info" "ISGN_ENTITY_NAME" "1 GATING_COMPARATOR " "Found entity 1: GATING_COMPARATOR" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072535025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072535025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deadtime_hb6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file deadtime_hb6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DEADTIME_HB6 " "Found entity 1: DEADTIME_HB6" {  } { { "DEADTIME_HB6.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/DEADTIME_HB6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072535033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072535033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dead_time.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dead_time.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEAD_TIME-act " "Found design unit 1: DEAD_TIME-act" {  } { { "DEAD_TIME.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/DEAD_TIME.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072535045 ""} { "Info" "ISGN_ENTITY_NAME" "1 DEAD_TIME " "Found entity 1: DEAD_TIME" {  } { { "DEAD_TIME.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/DEAD_TIME.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072535045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072535045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signal_extension_rs422_tx_reverse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signal_extension_rs422_tx_reverse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SIGNAL_EXTENSION_RS422_TX_reverse-EXTENSION " "Found design unit 1: SIGNAL_EXTENSION_RS422_TX_reverse-EXTENSION" {  } { { "SIGNAL_EXTENSION_RS422_TX_reverse.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/SIGNAL_EXTENSION_RS422_TX_reverse.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072535056 ""} { "Info" "ISGN_ENTITY_NAME" "1 SIGNAL_EXTENSION_RS422_TX_reverse " "Found entity 1: SIGNAL_EXTENSION_RS422_TX_reverse" {  } { { "SIGNAL_EXTENSION_RS422_TX_reverse.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/SIGNAL_EXTENSION_RS422_TX_reverse.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072535056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072535056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gate_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gate_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GATE_EN-GATE_ENABLE " "Found design unit 1: GATE_EN-GATE_ENABLE" {  } { { "GATE_EN.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATE_EN.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072535069 ""} { "Info" "ISGN_ENTITY_NAME" "1 GATE_EN " "Found entity 1: GATE_EN" {  } { { "GATE_EN.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATE_EN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072535069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072535069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carrier_generator_hb6(state_version).vhd 2 1 " "Found 2 design units, including 1 entities, in source file carrier_generator_hb6(state_version).vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CARRIER_GENERATOR_HB6_STATE-arch " "Found design unit 1: CARRIER_GENERATOR_HB6_STATE-arch" {  } { { "CARRIER_GENERATOR_HB6(STATE_VERSION).vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6(STATE_VERSION).vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072535108 ""} { "Info" "ISGN_ENTITY_NAME" "1 CARRIER_GENERATOR_HB6_STATE " "Found entity 1: CARRIER_GENERATOR_HB6_STATE" {  } { { "CARRIER_GENERATOR_HB6(STATE_VERSION).vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6(STATE_VERSION).vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072535108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072535108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bypass.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bypass.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bypass-arch " "Found design unit 1: Bypass-arch" {  } { { "Bypass.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/Bypass.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072535121 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bypass " "Found entity 1: Bypass" {  } { { "Bypass.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/Bypass.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072535121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072535121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fan_test_blcok.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fan_test_blcok.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FAN_TEST_BLCOK-Decoder " "Found design unit 1: FAN_TEST_BLCOK-Decoder" {  } { { "FAN_TEST_BLCOK.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/FAN_TEST_BLCOK.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072535132 ""} { "Info" "ISGN_ENTITY_NAME" "1 FAN_TEST_BLCOK " "Found entity 1: FAN_TEST_BLCOK" {  } { { "FAN_TEST_BLCOK.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/FAN_TEST_BLCOK.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072535132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072535132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gating_enable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gating_enable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GATING_ENABLE-arch " "Found design unit 1: GATING_ENABLE-arch" {  } { { "Gating_Enable.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/Gating_Enable.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072535142 ""} { "Info" "ISGN_ENTITY_NAME" "1 GATING_ENABLE " "Found entity 1: GATING_ENABLE" {  } { { "Gating_Enable.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/Gating_Enable.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072535142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072535142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gate_buffer_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gate_buffer_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GATE_BUFFER_EN-arch " "Found design unit 1: GATE_BUFFER_EN-arch" {  } { { "GATE_BUFFER_EN.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATE_BUFFER_EN.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072535153 ""} { "Info" "ISGN_ENTITY_NAME" "1 GATE_BUFFER_EN " "Found entity 1: GATE_BUFFER_EN" {  } { { "GATE_BUFFER_EN.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATE_BUFFER_EN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072535153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072535153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs422_tx_buffer_8bit_ver2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs422_tx_buffer_8bit_ver2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS422_TX_BUFFER_8BIT_VER2-TX_BUFFER " "Found design unit 1: RS422_TX_BUFFER_8BIT_VER2-TX_BUFFER" {  } { { "RS422_TX_BUFFER_8BIT_Ver2.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_BUFFER_8BIT_Ver2.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072535164 ""} { "Info" "ISGN_ENTITY_NAME" "1 RS422_TX_BUFFER_8BIT_VER2 " "Found entity 1: RS422_TX_BUFFER_8BIT_VER2" {  } { { "RS422_TX_BUFFER_8BIT_Ver2.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_BUFFER_8BIT_Ver2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072535164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072535164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs422_tx_sending_8bit_ver2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs422_tx_sending_8bit_ver2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS422_TX_SENDING_8BIT_VER2-SENDING " "Found design unit 1: RS422_TX_SENDING_8BIT_VER2-SENDING" {  } { { "RS422_TX_SENDING_8BIT_Ver2.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_SENDING_8BIT_Ver2.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072535174 ""} { "Info" "ISGN_ENTITY_NAME" "1 RS422_TX_SENDING_8BIT_VER2 " "Found entity 1: RS422_TX_SENDING_8BIT_VER2" {  } { { "RS422_TX_SENDING_8BIT_Ver2.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_SENDING_8BIT_Ver2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072535174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072535174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_74f240.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffer_74f240.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BUFFER_74F240-arch " "Found design unit 1: BUFFER_74F240-arch" {  } { { "BUFFER_74F240.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/BUFFER_74F240.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072535185 ""} { "Info" "ISGN_ENTITY_NAME" "1 BUFFER_74F240 " "Found entity 1: BUFFER_74F240" {  } { { "BUFFER_74F240.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/BUFFER_74F240.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072535185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072535185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fan.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fan.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FAN-arch " "Found design unit 1: FAN-arch" {  } { { "FAN.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/FAN.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072535195 ""} { "Info" "ISGN_ENTITY_NAME" "1 FAN " "Found entity 1: FAN" {  } { { "FAN.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/FAN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072535195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072535195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs422_rx_receiving_8bit_ver2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs422_rx_receiving_8bit_ver2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS422_RX_RECEIVING_8BIT_VER2-RECEVING " "Found design unit 1: RS422_RX_RECEIVING_8BIT_VER2-RECEVING" {  } { { "RS422_RX_RECEIVING_8BIT_VER2.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_RX_RECEIVING_8BIT_VER2.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072535207 ""} { "Info" "ISGN_ENTITY_NAME" "1 RS422_RX_RECEIVING_8BIT_VER2 " "Found entity 1: RS422_RX_RECEIVING_8BIT_VER2" {  } { { "RS422_RX_RECEIVING_8BIT_VER2.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_RX_RECEIVING_8BIT_VER2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072535207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072535207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs422_tx_sending_8bit_ver3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs422_tx_sending_8bit_ver3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS422_TX_SENDING_8BIT_VER3-SENDING " "Found design unit 1: RS422_TX_SENDING_8BIT_VER3-SENDING" {  } { { "RS422_TX_SENDING_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_SENDING_8BIT_VER3.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072535218 ""} { "Info" "ISGN_ENTITY_NAME" "1 RS422_TX_SENDING_8BIT_VER3 " "Found entity 1: RS422_TX_SENDING_8BIT_VER3" {  } { { "RS422_TX_SENDING_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_SENDING_8BIT_VER3.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072535218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072535218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs422_tx_sending_8bit_ver4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs422_tx_sending_8bit_ver4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS422_TX_SENDING_8BIT_VER4-SENDING " "Found design unit 1: RS422_TX_SENDING_8BIT_VER4-SENDING" {  } { { "RS422_TX_SENDING_8BIT_VER4.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_SENDING_8BIT_VER4.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072535229 ""} { "Info" "ISGN_ENTITY_NAME" "1 RS422_TX_SENDING_8BIT_VER4 " "Found entity 1: RS422_TX_SENDING_8BIT_VER4" {  } { { "RS422_TX_SENDING_8BIT_VER4.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_SENDING_8BIT_VER4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072535229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072535229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs422_tx_buffer_8bit_ver3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs422_tx_buffer_8bit_ver3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS422_TX_BUFFER_8BIT_VER3-TX_BUFFER " "Found design unit 1: RS422_TX_BUFFER_8BIT_VER3-TX_BUFFER" {  } { { "RS422_TX_BUFFER_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_BUFFER_8BIT_VER3.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072535240 ""} { "Info" "ISGN_ENTITY_NAME" "1 RS422_TX_BUFFER_8BIT_VER3 " "Found entity 1: RS422_TX_BUFFER_8BIT_VER3" {  } { { "RS422_TX_BUFFER_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_BUFFER_8BIT_VER3.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072535240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072535240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs422_tx_8bit_ver1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs422_tx_8bit_ver1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS422_TX_8BIT_VER1-arch " "Found design unit 1: RS422_TX_8BIT_VER1-arch" {  } { { "RS422_TX_8BIT_VER1.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER1.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072535252 ""} { "Info" "ISGN_ENTITY_NAME" "1 RS422_TX_8BIT_VER1 " "Found entity 1: RS422_TX_8BIT_VER1" {  } { { "RS422_TX_8BIT_VER1.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072535252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072535252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs422_tx_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs422_tx_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS422_TX_8BIT-arch " "Found design unit 1: RS422_TX_8BIT-arch" {  } { { "RS422_TX_8BIT.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072535263 ""} { "Info" "ISGN_ENTITY_NAME" "1 RS422_TX_8BIT " "Found entity 1: RS422_TX_8BIT" {  } { { "RS422_TX_8BIT.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072535263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072535263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm_fault_indicator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sm_fault_indicator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SM_FAULT_INDICATOR-arch " "Found design unit 1: SM_FAULT_INDICATOR-arch" {  } { { "SM_FAULT_INDICATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/SM_FAULT_INDICATOR.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072535274 ""} { "Info" "ISGN_ENTITY_NAME" "1 SM_FAULT_INDICATOR " "Found entity 1: SM_FAULT_INDICATOR" {  } { { "SM_FAULT_INDICATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/SM_FAULT_INDICATOR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072535274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072535274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs422_tx_8bit_ver3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs422_tx_8bit_ver3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS422_TX_8BIT_VER3-arch " "Found design unit 1: RS422_TX_8BIT_VER3-arch" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072535285 ""} { "Info" "ISGN_ENTITY_NAME" "1 RS422_TX_8BIT_VER3 " "Found entity 1: RS422_TX_8BIT_VER3" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072535285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072535285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs422_rx_8bit_ver3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs422_rx_8bit_ver3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS422_RX_8BIT_VER3-RECEVING " "Found design unit 1: RS422_RX_8BIT_VER3-RECEVING" {  } { { "RS422_RX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_RX_8BIT_VER3.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072535296 ""} { "Info" "ISGN_ENTITY_NAME" "1 RS422_RX_8BIT_VER3 " "Found entity 1: RS422_RX_8BIT_VER3" {  } { { "RS422_RX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_RX_8BIT_VER3.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072535296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072535296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs422_rx_8bit_ver4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs422_rx_8bit_ver4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS422_RX_8BIT_VER4-RECEVING " "Found design unit 1: RS422_RX_8BIT_VER4-RECEVING" {  } { { "RS422_RX_8BIT_VER4.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_RX_8BIT_VER4.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072535307 ""} { "Info" "ISGN_ENTITY_NAME" "1 RS422_RX_8BIT_VER4 " "Found entity 1: RS422_RX_8BIT_VER4" {  } { { "RS422_RX_8BIT_VER4.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_RX_8BIT_VER4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072535307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072535307 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Groupmodule_Controller_31Lv " "Elaborating entity \"Groupmodule_Controller_31Lv\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1553072556899 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst17 " "Primitive \"AND2\" of instance \"inst17\" not used" {  } { { "Groupmodule_Controller_31Lv.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/Groupmodule_Controller_31Lv.bdf" { { 1392 1112 1176 1440 "inst17" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1553072556902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RS422_TX_8BIT_VER3 RS422_TX_8BIT_VER3:inst26 " "Elaborating entity \"RS422_TX_8BIT_VER3\" for hierarchy \"RS422_TX_8BIT_VER3:inst26\"" {  } { { "Groupmodule_Controller_31Lv.bdf" "inst26" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/Groupmodule_Controller_31Lv.bdf" { { 672 1864 2128 848 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072556907 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TX_INDICATOR_reg RS422_TX_8BIT_VER3.vhd(82) " "VHDL Process Statement warning at RS422_TX_8BIT_VER3.vhd(82): signal \"TX_INDICATOR_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553072557116 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TX_VOL6_reg RS422_TX_8BIT_VER3.vhd(259) " "VHDL Process Statement warning at RS422_TX_8BIT_VER3.vhd(259): signal \"TX_VOL6_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 259 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553072557116 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TX_VOL5_reg RS422_TX_8BIT_VER3.vhd(259) " "VHDL Process Statement warning at RS422_TX_8BIT_VER3.vhd(259): signal \"TX_VOL5_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 259 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553072557116 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TX_VOL4_reg RS422_TX_8BIT_VER3.vhd(259) " "VHDL Process Statement warning at RS422_TX_8BIT_VER3.vhd(259): signal \"TX_VOL4_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 259 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553072557116 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TX_VOL3_reg RS422_TX_8BIT_VER3.vhd(260) " "VHDL Process Statement warning at RS422_TX_8BIT_VER3.vhd(260): signal \"TX_VOL3_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 260 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553072557116 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TX_VOL2_reg RS422_TX_8BIT_VER3.vhd(260) " "VHDL Process Statement warning at RS422_TX_8BIT_VER3.vhd(260): signal \"TX_VOL2_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 260 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553072557116 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TX_VOL1_reg RS422_TX_8BIT_VER3.vhd(260) " "VHDL Process Statement warning at RS422_TX_8BIT_VER3.vhd(260): signal \"TX_VOL1_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 260 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553072557116 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TX_EX_reg RS422_TX_8BIT_VER3.vhd(265) " "VHDL Process Statement warning at RS422_TX_8BIT_VER3.vhd(265): signal \"TX_EX_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 265 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553072557116 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TX_EX_reg RS422_TX_8BIT_VER3.vhd(266) " "VHDL Process Statement warning at RS422_TX_8BIT_VER3.vhd(266): signal \"TX_EX_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 266 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553072557116 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TX_EX_reg RS422_TX_8BIT_VER3.vhd(267) " "VHDL Process Statement warning at RS422_TX_8BIT_VER3.vhd(267): signal \"TX_EX_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 267 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553072557117 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TX_EX_reg RS422_TX_8BIT_VER3.vhd(268) " "VHDL Process Statement warning at RS422_TX_8BIT_VER3.vhd(268): signal \"TX_EX_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 268 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553072557117 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SET_cnt_MAX RS422_TX_8BIT_VER3.vhd(245) " "VHDL Process Statement warning at RS422_TX_8BIT_VER3.vhd(245): inferring latch(es) for signal or variable \"SET_cnt_MAX\", which holds its previous value in one or more paths through the process" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1553072557117 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "TX_reg_in RS422_TX_8BIT_VER3.vhd(245) " "VHDL Process Statement warning at RS422_TX_8BIT_VER3.vhd(245): inferring latch(es) for signal or variable \"TX_reg_in\", which holds its previous value in one or more paths through the process" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1553072557117 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "TX_reg_out RS422_TX_8BIT_VER3.vhd(245) " "VHDL Process Statement warning at RS422_TX_8BIT_VER3.vhd(245): inferring latch(es) for signal or variable \"TX_reg_out\", which holds its previous value in one or more paths through the process" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1553072557117 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[0\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[0\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557117 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[1\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[1\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557117 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[2\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[2\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557117 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[3\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[3\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557117 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[4\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[4\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557117 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[5\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[5\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557117 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[6\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[6\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557117 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[7\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[7\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557117 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[8\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[8\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557117 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[9\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[9\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557117 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[10\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[10\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557117 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[11\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[11\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557117 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[12\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[12\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557118 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[13\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[13\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557118 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[14\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[14\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557118 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[15\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[15\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557118 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[16\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[16\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557118 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[17\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[17\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557118 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[18\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[18\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557118 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[19\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[19\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557118 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[20\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[20\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557118 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[21\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[21\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557118 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[22\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[22\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557118 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[23\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[23\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557118 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[24\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[24\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557118 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[25\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[25\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557118 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[26\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[26\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557118 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[27\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[27\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557118 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[28\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[28\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557118 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[29\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[29\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557118 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[30\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[30\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557118 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[31\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[31\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557119 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[32\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[32\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557119 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[33\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[33\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557119 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[34\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[34\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557119 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[35\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[35\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557119 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[36\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[36\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557119 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[37\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[37\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557119 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[38\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[38\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557119 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[39\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[39\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557119 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[40\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[40\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557119 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[41\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[41\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557119 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[42\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[42\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557119 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[43\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[43\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557119 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[44\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[44\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557119 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[45\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[45\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557119 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[46\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[46\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557119 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[47\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[47\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557119 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[48\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[48\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557119 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[49\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[49\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557120 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[50\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[50\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557120 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[51\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[51\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557120 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[52\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[52\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557120 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[53\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[53\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557120 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[54\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[54\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557120 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[55\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[55\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557120 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[56\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[56\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557120 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[57\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[57\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557120 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[58\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[58\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557120 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[59\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[59\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557120 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[60\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[60\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557120 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[61\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[61\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557120 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[62\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[62\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557120 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[63\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[63\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557120 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[64\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[64\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557120 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[65\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[65\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557120 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[66\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[66\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557120 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[67\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[67\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557121 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[68\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[68\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557121 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[69\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[69\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557121 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[70\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[70\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557121 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[71\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[71\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557121 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[72\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[72\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557121 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[73\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[73\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557121 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[74\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[74\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557121 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[75\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[75\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557121 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[76\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[76\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557121 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[77\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[77\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557121 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[78\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[78\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557121 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[79\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[79\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557121 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[80\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[80\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557121 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[81\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[81\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557121 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[82\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[82\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557121 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[83\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[83\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557121 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[84\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[84\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557121 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[85\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[85\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557122 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[86\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[86\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557122 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[87\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[87\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557122 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[88\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[88\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557122 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[89\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[89\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557122 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[90\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[90\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557122 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[91\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[91\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557122 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[92\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[92\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557122 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[93\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[93\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557122 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[94\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[94\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557122 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[95\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[95\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557122 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[96\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[96\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557122 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[97\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[97\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557122 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[98\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[98\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557122 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[99\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[99\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557122 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[100\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[100\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557122 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[101\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[101\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557122 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[102\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[102\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557123 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[103\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[103\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557123 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[104\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[104\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557123 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[105\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[105\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557123 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[106\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[106\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557123 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[107\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[107\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557123 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[108\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[108\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557123 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[109\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[109\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557123 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[110\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[110\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557123 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[111\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[111\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557123 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[112\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[112\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557123 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[113\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[113\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557123 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[114\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[114\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557123 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[115\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[115\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557123 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[116\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[116\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557123 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[117\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[117\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557123 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[118\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[118\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557123 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[119\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[119\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557123 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[120\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[120\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557124 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[121\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[121\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557124 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[122\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[122\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557124 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[123\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[123\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557124 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[124\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[124\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557124 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[125\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[125\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557124 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[126\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[126\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557124 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[127\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[127\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557124 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[128\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[128\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557124 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[129\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[129\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557124 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[130\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[130\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557124 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[131\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[131\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557124 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[132\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[132\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557124 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[133\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[133\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557124 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[134\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[134\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557124 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[135\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[135\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557124 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[136\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[136\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557124 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[137\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[137\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557125 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[138\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[138\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557125 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[139\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[139\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557125 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[140\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[140\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557125 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[141\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[141\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557125 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[142\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[142\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557125 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[143\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[143\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557125 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[144\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[144\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557125 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[145\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[145\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557125 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[146\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[146\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557125 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[147\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[147\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557125 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[148\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[148\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557125 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[149\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[149\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557125 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[150\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[150\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557125 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[151\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[151\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557125 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[152\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[152\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557125 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[153\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[153\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557125 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[154\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[154\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557126 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[155\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[155\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557126 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[156\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[156\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557126 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[157\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[157\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557126 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[158\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[158\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557126 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[159\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[159\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557126 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[160\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[160\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557126 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[161\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[161\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557126 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[162\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[162\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557126 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[163\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[163\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557126 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[164\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[164\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557126 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[165\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[165\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557126 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[166\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[166\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557126 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[167\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[167\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557126 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[168\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[168\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557126 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[169\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[169\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557126 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[170\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[170\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557126 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[171\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[171\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557126 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[172\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[172\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557127 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[173\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[173\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557127 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[174\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[174\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557127 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[175\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[175\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557127 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[176\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[176\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557127 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[177\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[177\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557127 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[178\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[178\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557127 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[179\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[179\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557127 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[180\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[180\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557127 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[181\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[181\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557127 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[182\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[182\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557127 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[183\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[183\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557127 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[184\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[184\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557127 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[185\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[185\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557127 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[186\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[186\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557127 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[187\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[187\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557127 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[188\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[188\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557127 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[189\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[189\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557127 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[190\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[190\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557128 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[191\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[191\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557128 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[192\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[192\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557128 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[193\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[193\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557128 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[194\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[194\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557128 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[195\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[195\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557128 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[196\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[196\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557128 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[197\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[197\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557128 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[198\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[198\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557128 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[199\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[199\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557128 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[200\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[200\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557128 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[201\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[201\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557128 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[202\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[202\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557128 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[203\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[203\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557128 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[204\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[204\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557128 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[205\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[205\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557128 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[206\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[206\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557128 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[207\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[207\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557128 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[208\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[208\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557129 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[209\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[209\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557129 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[210\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[210\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557129 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[211\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[211\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557129 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[212\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[212\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557129 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[213\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[213\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557129 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[214\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[214\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557129 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[215\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[215\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557129 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[216\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[216\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557129 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[217\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[217\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557129 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[218\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[218\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557129 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[219\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[219\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557129 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[220\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[220\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557129 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[221\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[221\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557129 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[222\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[222\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557129 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[223\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[223\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557130 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[224\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[224\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557130 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[225\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[225\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557130 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[226\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[226\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557130 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[227\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[227\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557130 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[228\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[228\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557130 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[229\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[229\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557130 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[230\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[230\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557130 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[231\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[231\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557130 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[232\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[232\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557130 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[233\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[233\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557130 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[234\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[234\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557130 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[235\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[235\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557130 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[236\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[236\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557130 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[237\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[237\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557130 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[238\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[238\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557130 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[239\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[239\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557130 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[240\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[240\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557130 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[241\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[241\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557131 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[242\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[242\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557131 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[243\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[243\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557131 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[244\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[244\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557131 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[245\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[245\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557131 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[246\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[246\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557131 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[247\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[247\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557131 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[248\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[248\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557131 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[249\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[249\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557131 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[250\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[250\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557131 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[251\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[251\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557131 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[252\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[252\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557131 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[253\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[253\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557131 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[254\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[254\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557131 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[255\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[255\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557131 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[256\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[256\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557131 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[257\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[257\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557131 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[258\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[258\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557132 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[259\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[259\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557132 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[260\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[260\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557132 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[261\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[261\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557132 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[262\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[262\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557132 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[263\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[263\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557132 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[264\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[264\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557132 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[265\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[265\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557132 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[266\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[266\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557132 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[267\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[267\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557132 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[268\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[268\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557132 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[269\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[269\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557132 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[270\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[270\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557132 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[271\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[271\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557132 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[272\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[272\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557132 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[273\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[273\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557132 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[274\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[274\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557132 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[275\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[275\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557132 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[276\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[276\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557133 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[277\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[277\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557133 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[278\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[278\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557133 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[279\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[279\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557133 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[280\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[280\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557133 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[281\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[281\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557133 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[282\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[282\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557133 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[283\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[283\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557133 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[284\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[284\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557133 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[285\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[285\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557133 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[286\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[286\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557133 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[287\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[287\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557133 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[288\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[288\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557133 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[289\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[289\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557133 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[290\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[290\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557133 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[291\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[291\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557133 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[292\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[292\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557133 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[293\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[293\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557134 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[294\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[294\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557134 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[295\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[295\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557134 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[296\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[296\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557134 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[297\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[297\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557134 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[298\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[298\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557134 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[299\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[299\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557134 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[300\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[300\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557134 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[301\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[301\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557134 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[302\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[302\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557134 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[303\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[303\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557134 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[304\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[304\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557134 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[305\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[305\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557134 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[306\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[306\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557134 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[307\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[307\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557134 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[308\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[308\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557134 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[309\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[309\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557134 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[310\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[310\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557134 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[311\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[311\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557134 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[312\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[312\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557135 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[313\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[313\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557135 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[314\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[314\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557135 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[315\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[315\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557135 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[316\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[316\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557135 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[317\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[317\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557135 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[318\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[318\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557135 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[319\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[319\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557135 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[320\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[320\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557135 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[321\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[321\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557135 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[322\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[322\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557135 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[323\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[323\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557135 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[324\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[324\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557135 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[325\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[325\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557135 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[326\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[326\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557135 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[327\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[327\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557135 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[328\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[328\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557135 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[329\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[329\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557135 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[330\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[330\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557136 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[331\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[331\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557136 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[332\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[332\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557136 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[333\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[333\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557136 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[334\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[334\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557136 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[335\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[335\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557136 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[336\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[336\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557136 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[337\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[337\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557136 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[338\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[338\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557136 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[339\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[339\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557136 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[340\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[340\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557136 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[341\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[341\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557136 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[342\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[342\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557136 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[343\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[343\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557136 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[344\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[344\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557136 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[345\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[345\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557136 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[346\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[346\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557136 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[347\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[347\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557136 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[348\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[348\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557136 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[349\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[349\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557137 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[350\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[350\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557137 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[351\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[351\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557137 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[352\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[352\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557137 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[353\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[353\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557137 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[354\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[354\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557137 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[355\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[355\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557137 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[356\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[356\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557137 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[357\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[357\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557137 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[358\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[358\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557137 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[359\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[359\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557137 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[360\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[360\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557137 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[361\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[361\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557137 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[362\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[362\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557137 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[363\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[363\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557137 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[364\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[364\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557137 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[365\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[365\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557137 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[366\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[366\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557137 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[367\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[367\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557137 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[368\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[368\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557138 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[369\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[369\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557138 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[370\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[370\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557138 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[371\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[371\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557138 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[372\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[372\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557138 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[373\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[373\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557138 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[374\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[374\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557138 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[375\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[375\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557138 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[376\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[376\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557138 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[377\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[377\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557138 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[378\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[378\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557138 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[379\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[379\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557138 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[380\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[380\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557138 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[381\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[381\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557138 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[382\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[382\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557138 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[383\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[383\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557138 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[384\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[384\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557138 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[385\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[385\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557138 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[386\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[386\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557138 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[387\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[387\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557139 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[388\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[388\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557139 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[389\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[389\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557139 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[390\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[390\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557139 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[391\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[391\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557139 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[392\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[392\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557139 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[393\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[393\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557139 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[394\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[394\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557139 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[395\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[395\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557139 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[396\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[396\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557139 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[397\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[397\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557139 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[398\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[398\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557139 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[399\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[399\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557139 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[400\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[400\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557139 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[401\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[401\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557139 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[402\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[402\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557139 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[403\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[403\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557139 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[404\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[404\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557140 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[405\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[405\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557140 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[406\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[406\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557140 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[407\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[407\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557140 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[408\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[408\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557140 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[409\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[409\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557140 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[410\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[410\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557140 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[411\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[411\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557140 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[412\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[412\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557140 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[413\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[413\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557140 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[414\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[414\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557140 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[415\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[415\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557140 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[416\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[416\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557140 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[417\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[417\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557140 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[418\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[418\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557140 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[419\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[419\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557140 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[420\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[420\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557140 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[421\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[421\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557140 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[422\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[422\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557140 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[423\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[423\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557141 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[424\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[424\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557141 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[425\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[425\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557141 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[426\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[426\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557141 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[427\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[427\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557141 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[428\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[428\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557141 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[429\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[429\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557141 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[430\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[430\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557141 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[431\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[431\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557141 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[432\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[432\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557141 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[433\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[433\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557141 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[434\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[434\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557141 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[435\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[435\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557141 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[436\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[436\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557141 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[437\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[437\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557141 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[438\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[438\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557141 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_out\[439\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_out\[439\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557141 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[0\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[0\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557141 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[1\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[1\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557142 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[2\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[2\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557142 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[3\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[3\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557142 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[4\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[4\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557142 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[5\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[5\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557142 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[6\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[6\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557142 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[7\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[7\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557142 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[8\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[8\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557142 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[9\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[9\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557142 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[10\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[10\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557142 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[11\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[11\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557142 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[12\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[12\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557142 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[13\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[13\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557142 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[14\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[14\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557142 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[15\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[15\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557142 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[16\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[16\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557142 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[17\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[17\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557142 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[18\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[18\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557142 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[19\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[19\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557142 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[20\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[20\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557143 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[21\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[21\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557143 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[22\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[22\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557143 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[23\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[23\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557143 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[24\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[24\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557143 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[25\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[25\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557143 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[26\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[26\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557143 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[27\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[27\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557143 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[28\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[28\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557143 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[29\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[29\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557143 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[30\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[30\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557143 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[31\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[31\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557143 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[32\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[32\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557143 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[33\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[33\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557143 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[34\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[34\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557143 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[35\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[35\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557143 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[36\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[36\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557143 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[37\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[37\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557143 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[38\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[38\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557144 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[39\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[39\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557144 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[40\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[40\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557144 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[41\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[41\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557144 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[42\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[42\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557144 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[43\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[43\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557144 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[44\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[44\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557144 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[45\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[45\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557144 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[46\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[46\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557144 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[47\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[47\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557144 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[48\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[48\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557144 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[49\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[49\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557144 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[50\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[50\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557144 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[51\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[51\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557144 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[52\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[52\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557144 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[53\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[53\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557144 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[54\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[54\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557144 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[55\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[55\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557144 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[56\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[56\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557144 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[57\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[57\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557145 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[58\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[58\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557145 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[59\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[59\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557145 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[60\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[60\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557145 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[61\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[61\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557145 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[62\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[62\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557145 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[63\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[63\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557145 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[64\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[64\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557145 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[65\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[65\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557145 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[66\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[66\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557145 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[67\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[67\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557145 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[68\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[68\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557145 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[69\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[69\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557145 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[70\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[70\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557145 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[71\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[71\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557145 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[72\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[72\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557145 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[73\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[73\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557145 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[74\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[74\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557145 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[75\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[75\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557145 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[76\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[76\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557146 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[77\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[77\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557146 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[78\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[78\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557146 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[79\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[79\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557146 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[80\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[80\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557146 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[81\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[81\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557146 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[82\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[82\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557146 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[83\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[83\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557146 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[84\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[84\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557146 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[85\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[85\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557146 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[86\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[86\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557146 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[87\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[87\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557146 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[88\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[88\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557146 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[89\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[89\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557146 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[90\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[90\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557146 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[91\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[91\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557146 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[92\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[92\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557146 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[93\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[93\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557146 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[94\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[94\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557146 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[95\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[95\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557147 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[96\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[96\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557147 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[97\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[97\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557147 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[98\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[98\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557147 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[99\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[99\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557147 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[100\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[100\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557147 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[101\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[101\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557147 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[102\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[102\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557147 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[103\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[103\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557147 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[104\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[104\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557147 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[105\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[105\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557147 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[106\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[106\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557147 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[107\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[107\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557147 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[108\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[108\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557147 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[109\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[109\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557147 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[110\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[110\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557147 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[111\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[111\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557147 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[112\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[112\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557147 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[113\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[113\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557148 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[114\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[114\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557148 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[115\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[115\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557148 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[116\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[116\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557148 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[117\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[117\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557148 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[118\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[118\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557148 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[119\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[119\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557148 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[120\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[120\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557148 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[121\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[121\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557148 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[122\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[122\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557148 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[123\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[123\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557148 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[124\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[124\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557148 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[125\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[125\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557148 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[126\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[126\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557148 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[127\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[127\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557148 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[128\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[128\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557148 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[129\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[129\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557148 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[130\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[130\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557148 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[131\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[131\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557149 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[132\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[132\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557149 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[133\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[133\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557149 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[134\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[134\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557149 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[135\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[135\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557149 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[136\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[136\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557149 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[137\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[137\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557149 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[138\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[138\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557149 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[139\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[139\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557149 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[140\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[140\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557149 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[141\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[141\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557149 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[142\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[142\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557149 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[143\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[143\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557149 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[144\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[144\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557149 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[145\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[145\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557149 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[146\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[146\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557149 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[147\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[147\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557149 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[148\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[148\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557149 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[149\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[149\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557150 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[150\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[150\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557150 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[151\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[151\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557150 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[152\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[152\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557150 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[153\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[153\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557150 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[154\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[154\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557150 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[155\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[155\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557150 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[156\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[156\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557150 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[157\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[157\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557150 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[158\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[158\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557150 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[159\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[159\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557150 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[160\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[160\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557150 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[161\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[161\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557150 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[162\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[162\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557150 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[163\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[163\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557150 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[164\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[164\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557150 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[165\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[165\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557150 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[166\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[166\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557150 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[167\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[167\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557150 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[168\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[168\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557151 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[169\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[169\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557151 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[170\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[170\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557151 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[171\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[171\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557151 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[172\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[172\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557151 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[173\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[173\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557151 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[174\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[174\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557151 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[175\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[175\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557151 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[176\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[176\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557151 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[177\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[177\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557151 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[178\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[178\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557151 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[179\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[179\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557151 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[180\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[180\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557151 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[181\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[181\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557151 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[182\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[182\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557151 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[183\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[183\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557151 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[184\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[184\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557151 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[185\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[185\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557151 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[186\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[186\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557151 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[187\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[187\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557152 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[188\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[188\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557152 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[189\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[189\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557152 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[190\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[190\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557152 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[191\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[191\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557152 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[192\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[192\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557152 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[193\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[193\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557152 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[194\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[194\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557152 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[195\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[195\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557152 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[196\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[196\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557152 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[197\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[197\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557152 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[198\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[198\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557152 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[199\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[199\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557152 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[200\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[200\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557152 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[201\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[201\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557152 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[202\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[202\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557152 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[203\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[203\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557152 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[204\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[204\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557152 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[205\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[205\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557152 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[206\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[206\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557153 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[207\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[207\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557153 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[208\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[208\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557153 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[209\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[209\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557153 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[210\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[210\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557153 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[211\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[211\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557153 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[212\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[212\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557153 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[213\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[213\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557153 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[214\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[214\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557153 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[215\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[215\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557153 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[216\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[216\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557153 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[217\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[217\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557153 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[218\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[218\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557153 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[219\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[219\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557153 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[220\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[220\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557153 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[221\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[221\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557153 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[222\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[222\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557153 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[223\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[223\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557153 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[224\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[224\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557153 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[225\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[225\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557154 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[226\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[226\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557154 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[227\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[227\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557154 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[228\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[228\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557154 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[229\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[229\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557154 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[230\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[230\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557154 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[231\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[231\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557154 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[232\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[232\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557154 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[233\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[233\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557154 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[234\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[234\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557154 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[235\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[235\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557154 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[236\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[236\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557154 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[237\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[237\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557154 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[238\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[238\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557154 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[239\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[239\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557154 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[240\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[240\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557154 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[241\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[241\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557154 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[242\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[242\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557154 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[243\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[243\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557155 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[244\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[244\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557155 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[245\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[245\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557155 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[246\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[246\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557155 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[247\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[247\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557155 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[248\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[248\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557155 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[249\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[249\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557155 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[250\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[250\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557155 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[251\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[251\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557155 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[252\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[252\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557155 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[253\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[253\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557155 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[254\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[254\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557155 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[255\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[255\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557155 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[256\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[256\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557155 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[257\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[257\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557155 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[258\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[258\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557155 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[259\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[259\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557155 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[260\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[260\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557155 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[261\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[261\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557155 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[262\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[262\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557156 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[263\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[263\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557156 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[264\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[264\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557156 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[265\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[265\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557156 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[266\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[266\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557156 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[267\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[267\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557156 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[268\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[268\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557156 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[269\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[269\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557156 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[270\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[270\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557156 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[271\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[271\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557156 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[272\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[272\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557156 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[273\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[273\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557156 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[274\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[274\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557156 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[275\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[275\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557156 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[276\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[276\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557156 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[277\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[277\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557156 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[278\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[278\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557156 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[279\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[279\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557156 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[280\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[280\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557156 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[281\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[281\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557157 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[282\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[282\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557157 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[283\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[283\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557157 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[284\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[284\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557157 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[285\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[285\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557157 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[286\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[286\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557157 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[287\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[287\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557157 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[288\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[288\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557157 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[289\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[289\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557157 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[290\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[290\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557157 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[291\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[291\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557157 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[292\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[292\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557157 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[293\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[293\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557157 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[294\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[294\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557157 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[295\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[295\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557157 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[296\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[296\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557157 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[297\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[297\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557157 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[298\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[298\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557157 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[299\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[299\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557158 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[300\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[300\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557158 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[301\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[301\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557158 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[302\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[302\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557158 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[303\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[303\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557158 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[304\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[304\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557158 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[305\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[305\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557158 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[306\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[306\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557158 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[307\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[307\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557158 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[308\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[308\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557158 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[309\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[309\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557158 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[310\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[310\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557158 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[311\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[311\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557158 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[312\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[312\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557158 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[313\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[313\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557158 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[314\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[314\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557158 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[315\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[315\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557158 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[316\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[316\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557158 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[317\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[317\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557158 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[318\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[318\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557159 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[319\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[319\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557159 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[320\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[320\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557159 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[321\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[321\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557159 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[322\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[322\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557159 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[323\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[323\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557159 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[324\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[324\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557159 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[325\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[325\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557159 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[326\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[326\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557159 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[327\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[327\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557159 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[328\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[328\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557159 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[329\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[329\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557159 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[330\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[330\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557159 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[331\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[331\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557159 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[332\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[332\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557159 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[333\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[333\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557159 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[334\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[334\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557159 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[335\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[335\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557159 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[336\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[336\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557159 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[337\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[337\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557160 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[338\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[338\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557160 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[339\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[339\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557160 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[340\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[340\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557160 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[341\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[341\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557160 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[342\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[342\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557160 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[343\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[343\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557160 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[344\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[344\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557160 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[345\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[345\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557160 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[346\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[346\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557160 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[347\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[347\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557160 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[348\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[348\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557160 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[349\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[349\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557160 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[350\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[350\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557160 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[351\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[351\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557160 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[352\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[352\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557160 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[353\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[353\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557160 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[354\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[354\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557160 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[355\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[355\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557160 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[356\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[356\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557161 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[357\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[357\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557161 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[358\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[358\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557161 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[359\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[359\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557161 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[360\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[360\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557161 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[361\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[361\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557161 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[362\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[362\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557161 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[363\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[363\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557161 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[364\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[364\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557161 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[365\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[365\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557161 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[366\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[366\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557161 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[367\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[367\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557161 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[368\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[368\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557161 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[369\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[369\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557161 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[370\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[370\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557161 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[371\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[371\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557161 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[372\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[372\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557161 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[373\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[373\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557161 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[374\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[374\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557161 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[375\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[375\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557162 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[376\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[376\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557162 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[377\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[377\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557162 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[378\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[378\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557162 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[379\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[379\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557162 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[380\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[380\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557162 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[381\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[381\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557162 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[382\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[382\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557162 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[383\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[383\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557162 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[384\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[384\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557162 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[385\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[385\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557162 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[386\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[386\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557162 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[387\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[387\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557162 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[388\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[388\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557162 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[389\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[389\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557162 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[390\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[390\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557162 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[391\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[391\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557162 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[392\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[392\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557162 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[393\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[393\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557163 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[394\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[394\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557163 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[395\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[395\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557163 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[396\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[396\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557163 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[397\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[397\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557163 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[398\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[398\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557163 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[399\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[399\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557163 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[400\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[400\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557163 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[401\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[401\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557163 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[402\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[402\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557163 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[403\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[403\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557163 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[404\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[404\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557163 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[405\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[405\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557163 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[406\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[406\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557163 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[407\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[407\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557163 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[408\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[408\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557163 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[409\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[409\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557163 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[410\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[410\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557163 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[411\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[411\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557163 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[412\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[412\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557164 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[413\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[413\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557164 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[414\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[414\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557164 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[415\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[415\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557164 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[416\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[416\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557164 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[417\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[417\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557164 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[418\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[418\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557164 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[419\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[419\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557164 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[420\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[420\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557164 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[421\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[421\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557164 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[422\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[422\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557164 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[423\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[423\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557164 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[424\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[424\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557164 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[425\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[425\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557164 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[426\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[426\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557164 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[427\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[427\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557164 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[428\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[428\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557164 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[429\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[429\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557164 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[430\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[430\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557164 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[431\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[431\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557165 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[432\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[432\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557165 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[433\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[433\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557165 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[434\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[434\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557165 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[435\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[435\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557165 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[436\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[436\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557165 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[437\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[437\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557165 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[438\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[438\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557165 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_reg_in\[439\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"TX_reg_in\[439\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557165 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SET_cnt_MAX\[0\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"SET_cnt_MAX\[0\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557165 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SET_cnt_MAX\[1\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"SET_cnt_MAX\[1\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557165 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SET_cnt_MAX\[2\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"SET_cnt_MAX\[2\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557165 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SET_cnt_MAX\[3\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"SET_cnt_MAX\[3\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557165 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SET_cnt_MAX\[4\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"SET_cnt_MAX\[4\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557165 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SET_cnt_MAX\[5\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"SET_cnt_MAX\[5\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557165 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SET_cnt_MAX\[6\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"SET_cnt_MAX\[6\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557165 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SET_cnt_MAX\[7\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"SET_cnt_MAX\[7\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557165 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SET_cnt_MAX\[8\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"SET_cnt_MAX\[8\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557165 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SET_cnt_MAX\[9\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"SET_cnt_MAX\[9\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557165 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SET_cnt_MAX\[10\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"SET_cnt_MAX\[10\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557166 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SET_cnt_MAX\[11\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"SET_cnt_MAX\[11\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557166 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SET_cnt_MAX\[12\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"SET_cnt_MAX\[12\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557166 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SET_cnt_MAX\[13\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"SET_cnt_MAX\[13\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557166 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SET_cnt_MAX\[14\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"SET_cnt_MAX\[14\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557166 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SET_cnt_MAX\[15\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"SET_cnt_MAX\[15\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557166 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SET_cnt_MAX\[16\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"SET_cnt_MAX\[16\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557166 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SET_cnt_MAX\[17\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"SET_cnt_MAX\[17\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557166 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SET_cnt_MAX\[18\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"SET_cnt_MAX\[18\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557166 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SET_cnt_MAX\[19\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"SET_cnt_MAX\[19\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557166 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SET_cnt_MAX\[20\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"SET_cnt_MAX\[20\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557166 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SET_cnt_MAX\[21\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"SET_cnt_MAX\[21\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557166 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SET_cnt_MAX\[22\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"SET_cnt_MAX\[22\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557166 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SET_cnt_MAX\[23\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"SET_cnt_MAX\[23\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557166 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SET_cnt_MAX\[24\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"SET_cnt_MAX\[24\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557166 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SET_cnt_MAX\[25\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"SET_cnt_MAX\[25\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557166 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SET_cnt_MAX\[26\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"SET_cnt_MAX\[26\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557166 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SET_cnt_MAX\[27\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"SET_cnt_MAX\[27\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557166 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SET_cnt_MAX\[28\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"SET_cnt_MAX\[28\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557167 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SET_cnt_MAX\[29\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"SET_cnt_MAX\[29\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557167 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SET_cnt_MAX\[30\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"SET_cnt_MAX\[30\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557167 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SET_cnt_MAX\[31\] RS422_TX_8BIT_VER3.vhd(245) " "Inferred latch for \"SET_cnt_MAX\[31\]\" at RS422_TX_8BIT_VER3.vhd(245)" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557167 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:inst12 " "Elaborating entity \"pll\" for hierarchy \"pll:inst12\"" {  } { { "Groupmodule_Controller_31Lv.bdf" "inst12" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/Groupmodule_Controller_31Lv.bdf" { { -40 1048 1344 168 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:inst12\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:inst12\|altpll:altpll_component\"" {  } { { "pll.vhd" "altpll_component" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/pll.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557275 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:inst12\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:inst12\|altpll:altpll_component\"" {  } { { "pll.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/pll.vhd" 149 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553072557280 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:inst12\|altpll:altpll_component " "Instantiated megafunction \"pll:inst12\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 15625 " "Parameter \"clk1_divide_by\" = \"15625\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 18 " "Parameter \"clk1_multiply_by\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 3125 " "Parameter \"clk2_divide_by\" = \"3125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 72 " "Parameter \"clk2_multiply_by\" = \"72\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557281 ""}  } { { "pll.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/pll.vhd" 149 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1553072557281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072557381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072557381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:inst12\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:inst12\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIGNAL_EXTENSION_RS422_TX SIGNAL_EXTENSION_RS422_TX:inst22 " "Elaborating entity \"SIGNAL_EXTENSION_RS422_TX\" for hierarchy \"SIGNAL_EXTENSION_RS422_TX:inst22\"" {  } { { "Groupmodule_Controller_31Lv.bdf" "inst22" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/Groupmodule_Controller_31Lv.bdf" { { 856 2480 2680 968 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RS422_TX_ADDRESS_DECODER RS422_TX_ADDRESS_DECODER:inst18 " "Elaborating entity \"RS422_TX_ADDRESS_DECODER\" for hierarchy \"RS422_TX_ADDRESS_DECODER:inst18\"" {  } { { "Groupmodule_Controller_31Lv.bdf" "inst18" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/Groupmodule_Controller_31Lv.bdf" { { 872 1864 2168 1016 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_FPGA LED_FPGA:inst6 " "Elaborating entity \"LED_FPGA\" for hierarchy \"LED_FPGA:inst6\"" {  } { { "Groupmodule_Controller_31Lv.bdf" "inst6" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/Groupmodule_Controller_31Lv.bdf" { { 8 2048 2280 120 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_ADDRESS_DECODER LED_ADDRESS_DECODER:inst13 " "Elaborating entity \"LED_ADDRESS_DECODER\" for hierarchy \"LED_ADDRESS_DECODER:inst13\"" {  } { { "Groupmodule_Controller_31Lv.bdf" "inst13" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/Groupmodule_Controller_31Lv.bdf" { { 24 1664 1896 136 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DAC8803_8CH DAC8803_8CH:inst4 " "Elaborating entity \"DAC8803_8CH\" for hierarchy \"DAC8803_8CH:inst4\"" {  } { { "Groupmodule_Controller_31Lv.bdf" "inst4" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/Groupmodule_Controller_31Lv.bdf" { { 320 2544 2776 464 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DAC8803_BUFFER DAC8803_BUFFER:inst8 " "Elaborating entity \"DAC8803_BUFFER\" for hierarchy \"DAC8803_BUFFER:inst8\"" {  } { { "Groupmodule_Controller_31Lv.bdf" "inst8" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/Groupmodule_Controller_31Lv.bdf" { { 336 2200 2504 576 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DAC_ADDRESS_DECODER DAC_ADDRESS_DECODER:inst32 " "Elaborating entity \"DAC_ADDRESS_DECODER\" for hierarchy \"DAC_ADDRESS_DECODER:inst32\"" {  } { { "Groupmodule_Controller_31Lv.bdf" "inst32" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/Groupmodule_Controller_31Lv.bdf" { { 352 1768 2040 560 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_ADDRESS_DECODER ADC_ADDRESS_DECODER:inst " "Elaborating entity \"ADC_ADDRESS_DECODER\" for hierarchy \"ADC_ADDRESS_DECODER:inst\"" {  } { { "Groupmodule_Controller_31Lv.bdf" "inst" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/Groupmodule_Controller_31Lv.bdf" { { -8 2560 2824 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GATING_ENABLE GATING_ENABLE:inst9 " "Elaborating entity \"GATING_ENABLE\" for hierarchy \"GATING_ENABLE:inst9\"" {  } { { "Groupmodule_Controller_31Lv.bdf" "inst9" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/Groupmodule_Controller_31Lv.bdf" { { 16 4360 4600 352 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557442 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SM_reg Gating_Enable.vhd(58) " "VHDL Process Statement warning at Gating_Enable.vhd(58): signal \"SM_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Gating_Enable.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/Gating_Enable.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553072557443 "|Groupmodule_Controller_31Lv|GATING_ENABLE:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEADTIME_HB6 DEADTIME_HB6:inst11 " "Elaborating entity \"DEADTIME_HB6\" for hierarchy \"DEADTIME_HB6:inst11\"" {  } { { "Groupmodule_Controller_31Lv.bdf" "inst11" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/Groupmodule_Controller_31Lv.bdf" { { 96 4048 4208 352 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEAD_TIME DEADTIME_HB6:inst11\|DEAD_TIME:inst " "Elaborating entity \"DEAD_TIME\" for hierarchy \"DEADTIME_HB6:inst11\|DEAD_TIME:inst\"" {  } { { "DEADTIME_HB6.bdf" "inst" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/DEADTIME_HB6.bdf" { { 136 784 952 216 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GATING_COMPARATOR GATING_COMPARATOR:inst3 " "Elaborating entity \"GATING_COMPARATOR\" for hierarchy \"GATING_COMPARATOR:inst3\"" {  } { { "Groupmodule_Controller_31Lv.bdf" "inst3" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/Groupmodule_Controller_31Lv.bdf" { { 112 3656 3944 448 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557893 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SM_A1_REF GATING_COMPARATOR.vhd(105) " "VHDL Process Statement warning at GATING_COMPARATOR.vhd(105): inferring latch(es) for signal or variable \"SM_A1_REF\", which holds its previous value in one or more paths through the process" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1553072557895 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SM_A2_REF GATING_COMPARATOR.vhd(133) " "VHDL Process Statement warning at GATING_COMPARATOR.vhd(133): inferring latch(es) for signal or variable \"SM_A2_REF\", which holds its previous value in one or more paths through the process" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 133 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1553072557895 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SM_A3_REF GATING_COMPARATOR.vhd(161) " "VHDL Process Statement warning at GATING_COMPARATOR.vhd(161): inferring latch(es) for signal or variable \"SM_A3_REF\", which holds its previous value in one or more paths through the process" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 161 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1553072557895 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SM_B1_REF GATING_COMPARATOR.vhd(189) " "VHDL Process Statement warning at GATING_COMPARATOR.vhd(189): inferring latch(es) for signal or variable \"SM_B1_REF\", which holds its previous value in one or more paths through the process" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 189 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1553072557895 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SM_B2_REF GATING_COMPARATOR.vhd(218) " "VHDL Process Statement warning at GATING_COMPARATOR.vhd(218): inferring latch(es) for signal or variable \"SM_B2_REF\", which holds its previous value in one or more paths through the process" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 218 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1553072557895 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SM_B3_REF GATING_COMPARATOR.vhd(247) " "VHDL Process Statement warning at GATING_COMPARATOR.vhd(247): inferring latch(es) for signal or variable \"SM_B3_REF\", which holds its previous value in one or more paths through the process" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 247 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1553072557895 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_B3_REF\[0\] GATING_COMPARATOR.vhd(247) " "Inferred latch for \"SM_B3_REF\[0\]\" at GATING_COMPARATOR.vhd(247)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557896 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_B3_REF\[1\] GATING_COMPARATOR.vhd(247) " "Inferred latch for \"SM_B3_REF\[1\]\" at GATING_COMPARATOR.vhd(247)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557896 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_B3_REF\[2\] GATING_COMPARATOR.vhd(247) " "Inferred latch for \"SM_B3_REF\[2\]\" at GATING_COMPARATOR.vhd(247)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557896 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_B3_REF\[3\] GATING_COMPARATOR.vhd(247) " "Inferred latch for \"SM_B3_REF\[3\]\" at GATING_COMPARATOR.vhd(247)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557896 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_B3_REF\[4\] GATING_COMPARATOR.vhd(247) " "Inferred latch for \"SM_B3_REF\[4\]\" at GATING_COMPARATOR.vhd(247)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557896 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_B3_REF\[5\] GATING_COMPARATOR.vhd(247) " "Inferred latch for \"SM_B3_REF\[5\]\" at GATING_COMPARATOR.vhd(247)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557896 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_B3_REF\[6\] GATING_COMPARATOR.vhd(247) " "Inferred latch for \"SM_B3_REF\[6\]\" at GATING_COMPARATOR.vhd(247)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557896 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_B3_REF\[7\] GATING_COMPARATOR.vhd(247) " "Inferred latch for \"SM_B3_REF\[7\]\" at GATING_COMPARATOR.vhd(247)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557896 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_B3_REF\[8\] GATING_COMPARATOR.vhd(247) " "Inferred latch for \"SM_B3_REF\[8\]\" at GATING_COMPARATOR.vhd(247)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557896 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_B3_REF\[9\] GATING_COMPARATOR.vhd(247) " "Inferred latch for \"SM_B3_REF\[9\]\" at GATING_COMPARATOR.vhd(247)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557896 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_B3_REF\[10\] GATING_COMPARATOR.vhd(247) " "Inferred latch for \"SM_B3_REF\[10\]\" at GATING_COMPARATOR.vhd(247)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557896 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_B3_REF\[11\] GATING_COMPARATOR.vhd(247) " "Inferred latch for \"SM_B3_REF\[11\]\" at GATING_COMPARATOR.vhd(247)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557896 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_B3_REF\[12\] GATING_COMPARATOR.vhd(247) " "Inferred latch for \"SM_B3_REF\[12\]\" at GATING_COMPARATOR.vhd(247)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557896 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_B3_REF\[13\] GATING_COMPARATOR.vhd(247) " "Inferred latch for \"SM_B3_REF\[13\]\" at GATING_COMPARATOR.vhd(247)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 247 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557896 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_B2_REF\[0\] GATING_COMPARATOR.vhd(218) " "Inferred latch for \"SM_B2_REF\[0\]\" at GATING_COMPARATOR.vhd(218)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557896 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_B2_REF\[1\] GATING_COMPARATOR.vhd(218) " "Inferred latch for \"SM_B2_REF\[1\]\" at GATING_COMPARATOR.vhd(218)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557896 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_B2_REF\[2\] GATING_COMPARATOR.vhd(218) " "Inferred latch for \"SM_B2_REF\[2\]\" at GATING_COMPARATOR.vhd(218)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557896 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_B2_REF\[3\] GATING_COMPARATOR.vhd(218) " "Inferred latch for \"SM_B2_REF\[3\]\" at GATING_COMPARATOR.vhd(218)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557896 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_B2_REF\[4\] GATING_COMPARATOR.vhd(218) " "Inferred latch for \"SM_B2_REF\[4\]\" at GATING_COMPARATOR.vhd(218)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557896 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_B2_REF\[5\] GATING_COMPARATOR.vhd(218) " "Inferred latch for \"SM_B2_REF\[5\]\" at GATING_COMPARATOR.vhd(218)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557897 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_B2_REF\[6\] GATING_COMPARATOR.vhd(218) " "Inferred latch for \"SM_B2_REF\[6\]\" at GATING_COMPARATOR.vhd(218)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557897 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_B2_REF\[7\] GATING_COMPARATOR.vhd(218) " "Inferred latch for \"SM_B2_REF\[7\]\" at GATING_COMPARATOR.vhd(218)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557897 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_B2_REF\[8\] GATING_COMPARATOR.vhd(218) " "Inferred latch for \"SM_B2_REF\[8\]\" at GATING_COMPARATOR.vhd(218)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557897 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_B2_REF\[9\] GATING_COMPARATOR.vhd(218) " "Inferred latch for \"SM_B2_REF\[9\]\" at GATING_COMPARATOR.vhd(218)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557897 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_B2_REF\[10\] GATING_COMPARATOR.vhd(218) " "Inferred latch for \"SM_B2_REF\[10\]\" at GATING_COMPARATOR.vhd(218)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557897 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_B2_REF\[11\] GATING_COMPARATOR.vhd(218) " "Inferred latch for \"SM_B2_REF\[11\]\" at GATING_COMPARATOR.vhd(218)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557897 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_B2_REF\[12\] GATING_COMPARATOR.vhd(218) " "Inferred latch for \"SM_B2_REF\[12\]\" at GATING_COMPARATOR.vhd(218)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557897 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_B2_REF\[13\] GATING_COMPARATOR.vhd(218) " "Inferred latch for \"SM_B2_REF\[13\]\" at GATING_COMPARATOR.vhd(218)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557897 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_B1_REF\[0\] GATING_COMPARATOR.vhd(189) " "Inferred latch for \"SM_B1_REF\[0\]\" at GATING_COMPARATOR.vhd(189)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557897 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_B1_REF\[1\] GATING_COMPARATOR.vhd(189) " "Inferred latch for \"SM_B1_REF\[1\]\" at GATING_COMPARATOR.vhd(189)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557897 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_B1_REF\[2\] GATING_COMPARATOR.vhd(189) " "Inferred latch for \"SM_B1_REF\[2\]\" at GATING_COMPARATOR.vhd(189)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557897 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_B1_REF\[3\] GATING_COMPARATOR.vhd(189) " "Inferred latch for \"SM_B1_REF\[3\]\" at GATING_COMPARATOR.vhd(189)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557897 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_B1_REF\[4\] GATING_COMPARATOR.vhd(189) " "Inferred latch for \"SM_B1_REF\[4\]\" at GATING_COMPARATOR.vhd(189)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557897 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_B1_REF\[5\] GATING_COMPARATOR.vhd(189) " "Inferred latch for \"SM_B1_REF\[5\]\" at GATING_COMPARATOR.vhd(189)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557897 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_B1_REF\[6\] GATING_COMPARATOR.vhd(189) " "Inferred latch for \"SM_B1_REF\[6\]\" at GATING_COMPARATOR.vhd(189)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557897 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_B1_REF\[7\] GATING_COMPARATOR.vhd(189) " "Inferred latch for \"SM_B1_REF\[7\]\" at GATING_COMPARATOR.vhd(189)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557897 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_B1_REF\[8\] GATING_COMPARATOR.vhd(189) " "Inferred latch for \"SM_B1_REF\[8\]\" at GATING_COMPARATOR.vhd(189)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557897 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_B1_REF\[9\] GATING_COMPARATOR.vhd(189) " "Inferred latch for \"SM_B1_REF\[9\]\" at GATING_COMPARATOR.vhd(189)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557897 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_B1_REF\[10\] GATING_COMPARATOR.vhd(189) " "Inferred latch for \"SM_B1_REF\[10\]\" at GATING_COMPARATOR.vhd(189)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557898 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_B1_REF\[11\] GATING_COMPARATOR.vhd(189) " "Inferred latch for \"SM_B1_REF\[11\]\" at GATING_COMPARATOR.vhd(189)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557898 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_B1_REF\[12\] GATING_COMPARATOR.vhd(189) " "Inferred latch for \"SM_B1_REF\[12\]\" at GATING_COMPARATOR.vhd(189)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557898 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_B1_REF\[13\] GATING_COMPARATOR.vhd(189) " "Inferred latch for \"SM_B1_REF\[13\]\" at GATING_COMPARATOR.vhd(189)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557898 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_A3_REF\[0\] GATING_COMPARATOR.vhd(161) " "Inferred latch for \"SM_A3_REF\[0\]\" at GATING_COMPARATOR.vhd(161)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557898 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_A3_REF\[1\] GATING_COMPARATOR.vhd(161) " "Inferred latch for \"SM_A3_REF\[1\]\" at GATING_COMPARATOR.vhd(161)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557898 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_A3_REF\[2\] GATING_COMPARATOR.vhd(161) " "Inferred latch for \"SM_A3_REF\[2\]\" at GATING_COMPARATOR.vhd(161)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557898 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_A3_REF\[3\] GATING_COMPARATOR.vhd(161) " "Inferred latch for \"SM_A3_REF\[3\]\" at GATING_COMPARATOR.vhd(161)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557898 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_A3_REF\[4\] GATING_COMPARATOR.vhd(161) " "Inferred latch for \"SM_A3_REF\[4\]\" at GATING_COMPARATOR.vhd(161)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557898 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_A3_REF\[5\] GATING_COMPARATOR.vhd(161) " "Inferred latch for \"SM_A3_REF\[5\]\" at GATING_COMPARATOR.vhd(161)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557898 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_A3_REF\[6\] GATING_COMPARATOR.vhd(161) " "Inferred latch for \"SM_A3_REF\[6\]\" at GATING_COMPARATOR.vhd(161)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557898 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_A3_REF\[7\] GATING_COMPARATOR.vhd(161) " "Inferred latch for \"SM_A3_REF\[7\]\" at GATING_COMPARATOR.vhd(161)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557898 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_A3_REF\[8\] GATING_COMPARATOR.vhd(161) " "Inferred latch for \"SM_A3_REF\[8\]\" at GATING_COMPARATOR.vhd(161)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557898 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_A3_REF\[9\] GATING_COMPARATOR.vhd(161) " "Inferred latch for \"SM_A3_REF\[9\]\" at GATING_COMPARATOR.vhd(161)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557898 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_A3_REF\[10\] GATING_COMPARATOR.vhd(161) " "Inferred latch for \"SM_A3_REF\[10\]\" at GATING_COMPARATOR.vhd(161)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557898 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_A3_REF\[11\] GATING_COMPARATOR.vhd(161) " "Inferred latch for \"SM_A3_REF\[11\]\" at GATING_COMPARATOR.vhd(161)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557898 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_A3_REF\[12\] GATING_COMPARATOR.vhd(161) " "Inferred latch for \"SM_A3_REF\[12\]\" at GATING_COMPARATOR.vhd(161)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557898 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_A3_REF\[13\] GATING_COMPARATOR.vhd(161) " "Inferred latch for \"SM_A3_REF\[13\]\" at GATING_COMPARATOR.vhd(161)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557898 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_A2_REF\[0\] GATING_COMPARATOR.vhd(133) " "Inferred latch for \"SM_A2_REF\[0\]\" at GATING_COMPARATOR.vhd(133)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557898 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_A2_REF\[1\] GATING_COMPARATOR.vhd(133) " "Inferred latch for \"SM_A2_REF\[1\]\" at GATING_COMPARATOR.vhd(133)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557899 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_A2_REF\[2\] GATING_COMPARATOR.vhd(133) " "Inferred latch for \"SM_A2_REF\[2\]\" at GATING_COMPARATOR.vhd(133)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557899 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_A2_REF\[3\] GATING_COMPARATOR.vhd(133) " "Inferred latch for \"SM_A2_REF\[3\]\" at GATING_COMPARATOR.vhd(133)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557899 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_A2_REF\[4\] GATING_COMPARATOR.vhd(133) " "Inferred latch for \"SM_A2_REF\[4\]\" at GATING_COMPARATOR.vhd(133)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557899 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_A2_REF\[5\] GATING_COMPARATOR.vhd(133) " "Inferred latch for \"SM_A2_REF\[5\]\" at GATING_COMPARATOR.vhd(133)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557899 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_A2_REF\[6\] GATING_COMPARATOR.vhd(133) " "Inferred latch for \"SM_A2_REF\[6\]\" at GATING_COMPARATOR.vhd(133)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557899 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_A2_REF\[7\] GATING_COMPARATOR.vhd(133) " "Inferred latch for \"SM_A2_REF\[7\]\" at GATING_COMPARATOR.vhd(133)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557899 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_A2_REF\[8\] GATING_COMPARATOR.vhd(133) " "Inferred latch for \"SM_A2_REF\[8\]\" at GATING_COMPARATOR.vhd(133)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557899 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_A2_REF\[9\] GATING_COMPARATOR.vhd(133) " "Inferred latch for \"SM_A2_REF\[9\]\" at GATING_COMPARATOR.vhd(133)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557899 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_A2_REF\[10\] GATING_COMPARATOR.vhd(133) " "Inferred latch for \"SM_A2_REF\[10\]\" at GATING_COMPARATOR.vhd(133)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557899 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_A2_REF\[11\] GATING_COMPARATOR.vhd(133) " "Inferred latch for \"SM_A2_REF\[11\]\" at GATING_COMPARATOR.vhd(133)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557899 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_A2_REF\[12\] GATING_COMPARATOR.vhd(133) " "Inferred latch for \"SM_A2_REF\[12\]\" at GATING_COMPARATOR.vhd(133)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557899 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_A2_REF\[13\] GATING_COMPARATOR.vhd(133) " "Inferred latch for \"SM_A2_REF\[13\]\" at GATING_COMPARATOR.vhd(133)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557899 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_A1_REF\[0\] GATING_COMPARATOR.vhd(105) " "Inferred latch for \"SM_A1_REF\[0\]\" at GATING_COMPARATOR.vhd(105)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557899 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_A1_REF\[1\] GATING_COMPARATOR.vhd(105) " "Inferred latch for \"SM_A1_REF\[1\]\" at GATING_COMPARATOR.vhd(105)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557899 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_A1_REF\[2\] GATING_COMPARATOR.vhd(105) " "Inferred latch for \"SM_A1_REF\[2\]\" at GATING_COMPARATOR.vhd(105)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557899 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_A1_REF\[3\] GATING_COMPARATOR.vhd(105) " "Inferred latch for \"SM_A1_REF\[3\]\" at GATING_COMPARATOR.vhd(105)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557899 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_A1_REF\[4\] GATING_COMPARATOR.vhd(105) " "Inferred latch for \"SM_A1_REF\[4\]\" at GATING_COMPARATOR.vhd(105)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557899 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_A1_REF\[5\] GATING_COMPARATOR.vhd(105) " "Inferred latch for \"SM_A1_REF\[5\]\" at GATING_COMPARATOR.vhd(105)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557899 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_A1_REF\[6\] GATING_COMPARATOR.vhd(105) " "Inferred latch for \"SM_A1_REF\[6\]\" at GATING_COMPARATOR.vhd(105)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557900 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_A1_REF\[7\] GATING_COMPARATOR.vhd(105) " "Inferred latch for \"SM_A1_REF\[7\]\" at GATING_COMPARATOR.vhd(105)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557900 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_A1_REF\[8\] GATING_COMPARATOR.vhd(105) " "Inferred latch for \"SM_A1_REF\[8\]\" at GATING_COMPARATOR.vhd(105)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557900 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_A1_REF\[9\] GATING_COMPARATOR.vhd(105) " "Inferred latch for \"SM_A1_REF\[9\]\" at GATING_COMPARATOR.vhd(105)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557900 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_A1_REF\[10\] GATING_COMPARATOR.vhd(105) " "Inferred latch for \"SM_A1_REF\[10\]\" at GATING_COMPARATOR.vhd(105)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557900 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_A1_REF\[11\] GATING_COMPARATOR.vhd(105) " "Inferred latch for \"SM_A1_REF\[11\]\" at GATING_COMPARATOR.vhd(105)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557900 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_A1_REF\[12\] GATING_COMPARATOR.vhd(105) " "Inferred latch for \"SM_A1_REF\[12\]\" at GATING_COMPARATOR.vhd(105)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557900 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_A1_REF\[13\] GATING_COMPARATOR.vhd(105) " "Inferred latch for \"SM_A1_REF\[13\]\" at GATING_COMPARATOR.vhd(105)" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557900 "|Groupmodule_Controller_31Lv|GATING_COMPARATOR:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CARRIER_GENERATOR_HB6 CARRIER_GENERATOR_HB6:inst5 " "Elaborating entity \"CARRIER_GENERATOR_HB6\" for hierarchy \"CARRIER_GENERATOR_HB6:inst5\"" {  } { { "Groupmodule_Controller_31Lv.bdf" "inst5" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/Groupmodule_Controller_31Lv.bdf" { { 192 3216 3496 432 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bypass Bypass:inst29 " "Elaborating entity \"Bypass\" for hierarchy \"Bypass:inst29\"" {  } { { "Groupmodule_Controller_31Lv.bdf" "inst29" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/Groupmodule_Controller_31Lv.bdf" { { 832 1104 1368 976 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUFFER_74F240 BUFFER_74F240:inst30 " "Elaborating entity \"BUFFER_74F240\" for hierarchy \"BUFFER_74F240:inst30\"" {  } { { "Groupmodule_Controller_31Lv.bdf" "inst30" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/Groupmodule_Controller_31Lv.bdf" { { 544 1104 1376 688 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SM_FAULT_INDICATOR SM_FAULT_INDICATOR:inst15 " "Elaborating entity \"SM_FAULT_INDICATOR\" for hierarchy \"SM_FAULT_INDICATOR:inst15\"" {  } { { "Groupmodule_Controller_31Lv.bdf" "inst15" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/Groupmodule_Controller_31Lv.bdf" { { 1512 1096 1360 1656 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557925 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SMA1_FAU_INDI_reg SM_FAULT_INDICATOR.vhd(45) " "VHDL Process Statement warning at SM_FAULT_INDICATOR.vhd(45): signal \"SMA1_FAU_INDI_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SM_FAULT_INDICATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/SM_FAULT_INDICATOR.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553072557926 "|Groupmodule_Controller_31Lv|SM_FAULT_INDICATOR:inst15"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SMA2_FAU_INDI_reg SM_FAULT_INDICATOR.vhd(46) " "VHDL Process Statement warning at SM_FAULT_INDICATOR.vhd(46): signal \"SMA2_FAU_INDI_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SM_FAULT_INDICATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/SM_FAULT_INDICATOR.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553072557926 "|Groupmodule_Controller_31Lv|SM_FAULT_INDICATOR:inst15"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SMA3_FAU_INDI_reg SM_FAULT_INDICATOR.vhd(47) " "VHDL Process Statement warning at SM_FAULT_INDICATOR.vhd(47): signal \"SMA3_FAU_INDI_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SM_FAULT_INDICATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/SM_FAULT_INDICATOR.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553072557926 "|Groupmodule_Controller_31Lv|SM_FAULT_INDICATOR:inst15"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SMB1_FAU_INDI_reg SM_FAULT_INDICATOR.vhd(48) " "VHDL Process Statement warning at SM_FAULT_INDICATOR.vhd(48): signal \"SMB1_FAU_INDI_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SM_FAULT_INDICATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/SM_FAULT_INDICATOR.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553072557926 "|Groupmodule_Controller_31Lv|SM_FAULT_INDICATOR:inst15"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SMB2_FAU_INDI_reg SM_FAULT_INDICATOR.vhd(49) " "VHDL Process Statement warning at SM_FAULT_INDICATOR.vhd(49): signal \"SMB2_FAU_INDI_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SM_FAULT_INDICATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/SM_FAULT_INDICATOR.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553072557926 "|Groupmodule_Controller_31Lv|SM_FAULT_INDICATOR:inst15"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SMB3_FAU_INDI_reg SM_FAULT_INDICATOR.vhd(50) " "VHDL Process Statement warning at SM_FAULT_INDICATOR.vhd(50): signal \"SMB3_FAU_INDI_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SM_FAULT_INDICATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/SM_FAULT_INDICATOR.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553072557926 "|Groupmodule_Controller_31Lv|SM_FAULT_INDICATOR:inst15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RS422_RX_8BIT_VER4 RS422_RX_8BIT_VER4:inst7 " "Elaborating entity \"RS422_RX_8BIT_VER4\" for hierarchy \"RS422_RX_8BIT_VER4:inst7\"" {  } { { "Groupmodule_Controller_31Lv.bdf" "inst7" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/Groupmodule_Controller_31Lv.bdf" { { 1096 1872 2136 1304 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557931 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RX_INDICATOR_reg RS422_RX_8BIT_VER4.vhd(68) " "VHDL Process Statement warning at RS422_RX_8BIT_VER4.vhd(68): signal \"RX_INDICATOR_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RS422_RX_8BIT_VER4.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_RX_8BIT_VER4.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553072557936 "|Groupmodule_Controller_31Lv|RS422_RX_8BIT_VER4:inst7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Next_State RS422_RX_8BIT_VER4.vhd(130) " "VHDL Process Statement warning at RS422_RX_8BIT_VER4.vhd(130): inferring latch(es) for signal or variable \"Next_State\", which holds its previous value in one or more paths through the process" {  } { { "RS422_RX_8BIT_VER4.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_RX_8BIT_VER4.vhd" 130 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1553072557936 "|Groupmodule_Controller_31Lv|RS422_RX_8BIT_VER4:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Next_State.RECEVING RS422_RX_8BIT_VER4.vhd(130) " "Inferred latch for \"Next_State.RECEVING\" at RS422_RX_8BIT_VER4.vhd(130)" {  } { { "RS422_RX_8BIT_VER4.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_RX_8BIT_VER4.vhd" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557937 "|Groupmodule_Controller_31Lv|RS422_RX_8BIT_VER4:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Next_State.START RS422_RX_8BIT_VER4.vhd(130) " "Inferred latch for \"Next_State.START\" at RS422_RX_8BIT_VER4.vhd(130)" {  } { { "RS422_RX_8BIT_VER4.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_RX_8BIT_VER4.vhd" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557937 "|Groupmodule_Controller_31Lv|RS422_RX_8BIT_VER4:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Next_State.IDLE RS422_RX_8BIT_VER4.vhd(130) " "Inferred latch for \"Next_State.IDLE\" at RS422_RX_8BIT_VER4.vhd(130)" {  } { { "RS422_RX_8BIT_VER4.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_RX_8BIT_VER4.vhd" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553072557937 "|Groupmodule_Controller_31Lv|RS422_RX_8BIT_VER4:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIGNAL_EXTENSION_RS422_RX SIGNAL_EXTENSION_RS422_RX:inst23 " "Elaborating entity \"SIGNAL_EXTENSION_RS422_RX\" for hierarchy \"SIGNAL_EXTENSION_RS422_RX:inst23\"" {  } { { "Groupmodule_Controller_31Lv.bdf" "inst23" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/Groupmodule_Controller_31Lv.bdf" { { 1312 2416 2616 1424 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RS422_RX_ADDRESS_DECODER RS422_RX_ADDRESS_DECODER:inst24 " "Elaborating entity \"RS422_RX_ADDRESS_DECODER\" for hierarchy \"RS422_RX_ADDRESS_DECODER:inst24\"" {  } { { "Groupmodule_Controller_31Lv.bdf" "inst24" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/Groupmodule_Controller_31Lv.bdf" { { 1328 1872 2160 1440 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FAN FAN:inst27 " "Elaborating entity \"FAN\" for hierarchy \"FAN:inst27\"" {  } { { "Groupmodule_Controller_31Lv.bdf" "inst27" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/Groupmodule_Controller_31Lv.bdf" { { 1016 1104 1352 1160 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072557954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h224.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h224.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h224 " "Found entity 1: altsyncram_h224" {  } { { "db/altsyncram_h224.tdf" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/db/altsyncram_h224.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072560124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072560124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/db/decode_jsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072560217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072560217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_npb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_npb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_npb " "Found entity 1: mux_npb" {  } { { "db/mux_npb.tdf" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/db/mux_npb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072560311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072560311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1tc " "Found entity 1: mux_1tc" {  } { { "db/mux_1tc.tdf" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/db/mux_1tc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072560645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072560645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072560950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072560950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_nhi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_nhi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_nhi " "Found entity 1: cntr_nhi" {  } { { "db/cntr_nhi.tdf" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/db/cntr_nhi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072561292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072561292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/db/cmpr_sgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072561407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072561407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bbj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bbj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bbj " "Found entity 1: cntr_bbj" {  } { { "db/cntr_bbj.tdf" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/db/cntr_bbj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072561565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072561565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kgi " "Found entity 1: cntr_kgi" {  } { { "db/cntr_kgi.tdf" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/db/cntr_kgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072561737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072561737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072561830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072561830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072561986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072561986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072562084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072562084 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553072562240 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "RS422_TX_8BIT_VER3:inst26\|TX_VOL3_reg_rtl_0 " "Inferred dual-clock RAM node \"RS422_TX_8BIT_VER3:inst26\|TX_VOL3_reg_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1553072569687 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "RS422_TX_8BIT_VER3:inst26\|TX_VOL6_reg_rtl_0 " "Inferred dual-clock RAM node \"RS422_TX_8BIT_VER3:inst26\|TX_VOL6_reg_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1553072569688 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "RS422_TX_8BIT_VER3:inst26\|TX_VOL2_reg_rtl_0 " "Inferred dual-clock RAM node \"RS422_TX_8BIT_VER3:inst26\|TX_VOL2_reg_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1553072569689 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "RS422_TX_8BIT_VER3:inst26\|TX_VOL5_reg_rtl_0 " "Inferred dual-clock RAM node \"RS422_TX_8BIT_VER3:inst26\|TX_VOL5_reg_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1553072569689 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "RS422_TX_8BIT_VER3:inst26\|TX_VOL1_reg_rtl_0 " "Inferred dual-clock RAM node \"RS422_TX_8BIT_VER3:inst26\|TX_VOL1_reg_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1553072569690 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "RS422_TX_8BIT_VER3:inst26\|TX_VOL4_reg_rtl_0 " "Inferred dual-clock RAM node \"RS422_TX_8BIT_VER3:inst26\|TX_VOL4_reg_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1553072569690 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RS422_TX_8BIT_VER3:inst26\|TX_VOL3_reg_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RS422_TX_8BIT_VER3:inst26\|TX_VOL3_reg_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 18 " "Parameter WIDTH_A set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 668 " "Parameter NUMWORDS_A set to 668" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 18 " "Parameter WIDTH_B set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 668 " "Parameter NUMWORDS_B set to 668" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RS422_TX_8BIT_VER3:inst26\|TX_VOL6_reg_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RS422_TX_8BIT_VER3:inst26\|TX_VOL6_reg_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 18 " "Parameter WIDTH_A set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 668 " "Parameter NUMWORDS_A set to 668" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 18 " "Parameter WIDTH_B set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 668 " "Parameter NUMWORDS_B set to 668" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RS422_TX_8BIT_VER3:inst26\|TX_VOL2_reg_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RS422_TX_8BIT_VER3:inst26\|TX_VOL2_reg_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 18 " "Parameter WIDTH_A set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 668 " "Parameter NUMWORDS_A set to 668" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 18 " "Parameter WIDTH_B set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 668 " "Parameter NUMWORDS_B set to 668" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RS422_TX_8BIT_VER3:inst26\|TX_VOL5_reg_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RS422_TX_8BIT_VER3:inst26\|TX_VOL5_reg_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 18 " "Parameter WIDTH_A set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 668 " "Parameter NUMWORDS_A set to 668" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 18 " "Parameter WIDTH_B set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 668 " "Parameter NUMWORDS_B set to 668" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RS422_TX_8BIT_VER3:inst26\|TX_VOL1_reg_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RS422_TX_8BIT_VER3:inst26\|TX_VOL1_reg_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 18 " "Parameter WIDTH_A set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 668 " "Parameter NUMWORDS_A set to 668" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 18 " "Parameter WIDTH_B set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 668 " "Parameter NUMWORDS_B set to 668" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RS422_TX_8BIT_VER3:inst26\|TX_VOL4_reg_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RS422_TX_8BIT_VER3:inst26\|TX_VOL4_reg_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 18 " "Parameter WIDTH_A set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 668 " "Parameter NUMWORDS_A set to 668" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 18 " "Parameter WIDTH_B set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 668 " "Parameter NUMWORDS_B set to 668" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1553072572427 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1553072572427 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1553072572427 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RS422_TX_8BIT_VER3:inst26\|altsyncram:TX_VOL3_reg_rtl_0 " "Elaborated megafunction instantiation \"RS422_TX_8BIT_VER3:inst26\|altsyncram:TX_VOL3_reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553072572525 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RS422_TX_8BIT_VER3:inst26\|altsyncram:TX_VOL3_reg_rtl_0 " "Instantiated megafunction \"RS422_TX_8BIT_VER3:inst26\|altsyncram:TX_VOL3_reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072572525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 18 " "Parameter \"WIDTH_A\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072572525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072572525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 668 " "Parameter \"NUMWORDS_A\" = \"668\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072572525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 18 " "Parameter \"WIDTH_B\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072572525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072572525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 668 " "Parameter \"NUMWORDS_B\" = \"668\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072572525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072572525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072572525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072572525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072572525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072572525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072572525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072572525 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1553072572525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ple1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ple1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ple1 " "Found entity 1: altsyncram_ple1" {  } { { "db/altsyncram_ple1.tdf" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/db/altsyncram_ple1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553072572644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553072572644 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[7\] RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Duplicate LATCH primitive \"RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[7\]\" merged with LATCH primitive \"RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]\"" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553072575228 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1553072575228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Latch RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575234 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Latch RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575234 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[278\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[278\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575234 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[263\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[263\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575234 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[262\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[262\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575234 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[279\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[279\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575235 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[71\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[71\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575235 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[86\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[86\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575235 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[70\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[70\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575235 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[87\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[87\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575235 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[22\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575235 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[7\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575236 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[6\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575236 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[23\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575236 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[327\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[327\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575236 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[342\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[342\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575236 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[326\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[326\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575236 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[343\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[343\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575237 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[267\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[267\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575237 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[75\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[75\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575237 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[11\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575237 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[331\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[331\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575237 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[90\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[90\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575237 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[282\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[282\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575238 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[26\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575238 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[346\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[346\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575238 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[266\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[266\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575238 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[74\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[74\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575238 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[10\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575238 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[330\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[330\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575239 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[91\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[91\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575239 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[283\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[283\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575239 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[27\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575239 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[347\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[347\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575239 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[82\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[82\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575239 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[67\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[67\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575240 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[66\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[66\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575240 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[83\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[83\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575240 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[259\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[259\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575240 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[274\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[274\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575240 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[258\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[258\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575240 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[275\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[275\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575241 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[3\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575241 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[18\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575241 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[2\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575241 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[19\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575241 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[338\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[338\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575241 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[323\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[323\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575242 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[322\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[322\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575242 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[339\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[339\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575242 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[286\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[286\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575242 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[94\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[94\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575242 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[30\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575243 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[350\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[350\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575243 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[79\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[79\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575243 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[271\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[271\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575243 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[15\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575243 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[335\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[335\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575243 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[78\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[78\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575244 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[270\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[270\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575244 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[14\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575244 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[334\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[334\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575244 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[287\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[287\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575244 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[95\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[95\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575244 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[31\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575245 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[351\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[351\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575245 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[297\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[297\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575245 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[105\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[105\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575245 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[41\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575245 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[361\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[361\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575245 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[120\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[120\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575246 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[312\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[312\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575246 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[56\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[56\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575246 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[376\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[376\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575246 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[296\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[296\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575246 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[104\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[104\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575246 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[40\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575247 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575247 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[360\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[360\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575247 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575247 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[121\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[121\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575247 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575247 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[313\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[313\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575247 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575247 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[57\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[57\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575247 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575247 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[377\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[377\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575248 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575248 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[308\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[308\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575248 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575248 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[293\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[293\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575248 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575248 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[292\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[292\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575248 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575248 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[309\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[309\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575248 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575248 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[101\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[101\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575248 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575248 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[116\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[116\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575249 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575249 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[100\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[100\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575249 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575249 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[117\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[117\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575249 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575249 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[52\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[52\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575249 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575249 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[37\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575249 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575249 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[36\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575250 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[53\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[53\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575250 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[357\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[357\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575250 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[372\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[372\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575250 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[356\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[356\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575250 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[373\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[373\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575250 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[112\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[112\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575251 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[304\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[304\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575251 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[48\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[48\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575251 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[368\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[368\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575251 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[289\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[289\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575251 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[97\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[97\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575251 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575251 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[33\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575252 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[353\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[353\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575252 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[288\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[288\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575252 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[96\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[96\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575252 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[32\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575252 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[352\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[352\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575253 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[113\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[113\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575253 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[305\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[305\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575253 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[49\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[49\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575253 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[369\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[369\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575253 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[316\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[316\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575253 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[124\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[124\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575254 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[60\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[60\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575254 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[380\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[380\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575254 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[109\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[109\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575254 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[301\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[301\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575254 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[45\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[45\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575254 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[365\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[365\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575255 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[108\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[108\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575255 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[300\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[300\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575255 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[44\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575255 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[364\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[364\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575255 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[317\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[317\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575256 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[125\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[125\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575256 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[61\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[61\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575256 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[381\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[381\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575256 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[88\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[88\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575256 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[280\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[280\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575257 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[24\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575257 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[344\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[344\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575257 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[265\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[265\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575257 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[73\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[73\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575257 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[9\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575257 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[329\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[329\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575258 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[264\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[264\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575258 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[72\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[72\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575258 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[8\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575258 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[328\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[328\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575258 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[89\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[89\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575258 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575258 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[281\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[281\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575259 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[25\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575259 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[345\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[345\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575259 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[84\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[84\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575259 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[276\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[276\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575259 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[20\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575259 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[340\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[340\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575260 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[261\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[261\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575260 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[69\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[69\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575260 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[5\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575260 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[325\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[325\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575260 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[260\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[260\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575261 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[68\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[68\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575261 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[4\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575261 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[324\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[324\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575261 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[85\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[85\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575261 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[277\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[277\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575261 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[21\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575262 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[341\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[341\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575262 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[80\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[80\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575262 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[272\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[272\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575262 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[16\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575262 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[336\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[336\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575262 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[257\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[257\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575263 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[65\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[65\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575263 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[1\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575263 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[321\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[321\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575263 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[256\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[256\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575263 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[64\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[64\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575263 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[0\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575264 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[320\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[320\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575264 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[81\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[81\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575264 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[273\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[273\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575264 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[17\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575264 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[337\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[337\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575264 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[269\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[269\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575265 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[77\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[77\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575265 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[13\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575265 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[333\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[333\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575265 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[92\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[92\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575265 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[284\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[284\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575265 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[28\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575266 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[348\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[348\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575266 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[268\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[268\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575266 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[76\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[76\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575266 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[12\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575266 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[332\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[332\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575266 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[93\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[93\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575267 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[285\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[285\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575267 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[29\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575267 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[349\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[349\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575267 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[299\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[299\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575267 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[107\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[107\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575267 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[43\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575268 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[363\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[363\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575268 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[122\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[122\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575268 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[314\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[314\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575268 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[58\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[58\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575268 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[378\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[378\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575269 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[298\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[298\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575269 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[106\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[106\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575269 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[42\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575269 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[362\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[362\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575269 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[59\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[59\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575269 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[123\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[123\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575270 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[315\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[315\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575270 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[103\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[103\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575270 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[118\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[118\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575270 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[102\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[102\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575270 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[119\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[119\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575270 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[310\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[310\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575271 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[295\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[295\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575271 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[294\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[294\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575271 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[311\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[311\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575271 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[54\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[54\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575271 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[39\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575271 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575271 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[38\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575272 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575272 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[55\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[55\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575272 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575272 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[359\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[359\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575272 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575272 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[374\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[374\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575272 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575272 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[358\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[358\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575272 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575272 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[375\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[375\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575273 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[114\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[114\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575273 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[99\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[99\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575273 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[98\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[98\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575273 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[115\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[115\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575273 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[291\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[291\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575273 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[306\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[306\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575274 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[290\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[290\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575274 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[307\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[307\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575274 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[35\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575274 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[50\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[50\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575274 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[34\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575274 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[51\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[51\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575275 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[370\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[370\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575275 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[355\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[355\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575275 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[354\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[354\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575275 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[371\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[371\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575275 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[126\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[126\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575275 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[318\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[318\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575276 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[62\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[62\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575276 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[382\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[382\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575276 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[303\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[303\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575276 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[111\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[111\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575276 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[47\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[47\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575277 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[367\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[367\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575277 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[302\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[302\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575277 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[110\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[110\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575277 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[46\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[46\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575277 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[366\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[366\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575277 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[127\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[127\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575278 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[319\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[319\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575278 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[63\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[63\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575278 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[383\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[383\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575278 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[176\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[176\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575278 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[184\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[184\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575278 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[188\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[188\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575279 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[154\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[154\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575279 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[150\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[150\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575279 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[146\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[146\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575279 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[158\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[158\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575279 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[152\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[152\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575279 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[148\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[148\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575280 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[144\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[144\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575280 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[156\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[156\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575280 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[182\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[182\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575280 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[186\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[186\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575280 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[178\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[178\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575280 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[190\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[190\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575281 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[165\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[165\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575281 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[135\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[135\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575281 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[133\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[133\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575281 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[167\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[167\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575281 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[137\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[137\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575282 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[171\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[171\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575282 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[161\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[161\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575282 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[131\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[131\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575282 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[163\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[163\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575282 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[173\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[173\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575282 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[143\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[143\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575283 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[141\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[141\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575283 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[175\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[175\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575283 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[164\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[164\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575283 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[134\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[134\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575283 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[132\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[132\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575283 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[166\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[166\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575284 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[136\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[136\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575284 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[168\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[168\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575284 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[138\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[138\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575284 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[128\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[128\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575284 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575284 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[162\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[162\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575285 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[172\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[172\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575285 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[142\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[142\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575285 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[174\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[174\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575285 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[181\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[181\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575285 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[185\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[185\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575285 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575285 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[177\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[177\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575286 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[189\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[189\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575286 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[147\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[147\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575286 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[155\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[155\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575286 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[151\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[151\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575286 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[153\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[153\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575287 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[149\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[149\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575287 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[145\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[145\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575287 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[157\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[157\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575287 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[187\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[187\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575287 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[183\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[183\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575287 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575287 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[191\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[191\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575288 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[236\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[236\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575288 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[229\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[229\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575288 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[228\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[228\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575288 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[237\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[237\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575288 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[248\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[248\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575288 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[241\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[241\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575289 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[240\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[240\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575289 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[249\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[249\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575289 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[232\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[232\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575289 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[225\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[225\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575289 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[224\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[224\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575289 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[233\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[233\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575290 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[252\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[252\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575290 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[245\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[245\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575290 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[244\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[244\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575290 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[253\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[253\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575290 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[206\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[206\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575290 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[218\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[218\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575291 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[202\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[202\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575291 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[222\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[222\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575291 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[199\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[199\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575291 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[211\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[211\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575291 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[195\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[195\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575291 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[215\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[215\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575292 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[198\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[198\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575292 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[210\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[210\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575292 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[194\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[194\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575292 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[214\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[214\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575292 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[207\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[207\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575293 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[219\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[219\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575293 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[203\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[203\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575293 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[223\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[223\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575293 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[197\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[197\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575293 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[212\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[212\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575293 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[196\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[196\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575294 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[213\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[213\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575294 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[216\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[216\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575294 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[201\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[201\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575294 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[200\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[200\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575294 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[217\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[217\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575295 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[193\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[193\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575295 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[208\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[208\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575295 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[192\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[192\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575295 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[209\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[209\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575295 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[220\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[220\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575295 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[205\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[205\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575296 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[204\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[204\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575296 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[221\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[221\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575296 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[238\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[238\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575296 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[231\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[231\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575296 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[230\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[230\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575296 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[239\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[239\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575297 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575297 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[250\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[250\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575297 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575297 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[243\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[243\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575297 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575297 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[242\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[242\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575297 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575297 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[251\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[251\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575297 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575297 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[234\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[234\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575297 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575297 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[227\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[227\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575298 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[226\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[226\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575298 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[235\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[235\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575298 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[254\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[254\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575298 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[247\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[247\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575298 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[246\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[246\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575298 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[255\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[255\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575299 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[408\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[408\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575299 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[406\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[406\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575299 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[436\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[436\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575299 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[404\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[404\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575299 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[438\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[438\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575299 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575299 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[432\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[432\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575300 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[402\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[402\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575300 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[434\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[434\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575300 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[412\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[412\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575300 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[414\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[414\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575300 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[421\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[421\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575301 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[391\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[391\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575301 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[423\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[423\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575301 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[425\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[425\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575301 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[395\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[395\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575301 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[393\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[393\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575301 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575301 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[427\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[427\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575302 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[385\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[385\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575302 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[417\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[417\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575302 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[387\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[387\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575302 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[397\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[397\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575302 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[431\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[431\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575302 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575302 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[388\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[388\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575303 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[422\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[422\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575303 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[424\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[424\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575303 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[394\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[394\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575303 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[392\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[392\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575303 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[426\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[426\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575303 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575303 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[416\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[416\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575304 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[386\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[386\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575304 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[384\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[384\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575304 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[418\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[418\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575304 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[396\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[396\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575304 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[428\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[428\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575304 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575304 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[398\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[398\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575305 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[403\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[403\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575305 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[405\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[405\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575305 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[401\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[401\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575305 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[407\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[407\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575305 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[413\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[413\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575305 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575305 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[411\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[411\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575306 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[415\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[415\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575306 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[433\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[433\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575306 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[437\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[437\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[8\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575306 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[435\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[435\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575306 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[22\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575306 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575306 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[86\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[86\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575307 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[7\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575307 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[71\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[71\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575307 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[6\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575307 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[23\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575308 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[87\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[87\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575308 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[11\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575308 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[75\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[75\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575308 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[26\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575308 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[74\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[74\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575309 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[27\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575309 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[91\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[91\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575309 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[18\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575309 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[82\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[82\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575309 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[3\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575310 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[67\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[67\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575310 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[2\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575310 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[66\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[66\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575310 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[19\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575310 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[83\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[83\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575311 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[94\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[94\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575311 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[15\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575311 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[79\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[79\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575311 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[14\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575311 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[78\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[78\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575311 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[31\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575312 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[95\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[95\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575312 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[41\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575312 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[105\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[105\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575312 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[56\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[56\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575312 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[104\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[104\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575313 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[57\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[57\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575313 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[52\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[52\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575313 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[116\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[116\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575313 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[37\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575313 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[101\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[101\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575314 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[36\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575314 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[53\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[53\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575314 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[117\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[117\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575314 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[48\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[48\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575315 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[112\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[112\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575315 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[33\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575315 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[97\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[97\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575315 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[32\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575315 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[96\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[96\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575315 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[49\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[49\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575316 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[113\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[113\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575316 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[45\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[45\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575316 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[109\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[109\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575316 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[44\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575317 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[108\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[108\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575317 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[61\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[61\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575317 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[24\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575317 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[88\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[88\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575317 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[9\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575318 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[73\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[73\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575318 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[8\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575318 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[72\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[72\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575318 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[25\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575318 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575318 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[89\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[89\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575319 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[84\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[84\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575319 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[5\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575319 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[69\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[69\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575319 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[4\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575319 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575319 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[68\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[68\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575320 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[21\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575320 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[85\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[85\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575320 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[16\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575320 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[1\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575320 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[65\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[65\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575321 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[64\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[64\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575321 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[17\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575321 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[81\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[81\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575321 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[13\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575321 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575321 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[77\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[77\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575322 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[28\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575322 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[92\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[92\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575322 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[12\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575322 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[76\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[76\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575322 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[29\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575323 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[93\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[93\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575323 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[43\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575323 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[107\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[107\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575323 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[58\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[58\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575324 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[42\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575324 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[106\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[106\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575324 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[59\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[59\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575324 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[39\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575324 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[103\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[103\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575325 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[54\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[54\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575325 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[118\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[118\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575325 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[38\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575325 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[102\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[102\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575325 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[55\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[55\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575326 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[119\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[119\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575326 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[114\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[114\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575326 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[35\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575326 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[99\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[99\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575326 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[34\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575327 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[98\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[98\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575327 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[51\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[51\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575327 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[115\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[115\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575327 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[62\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[62\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575327 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575327 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[47\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[47\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575328 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[111\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[111\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575328 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[46\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[46\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575328 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[63\] " "Latch RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[63\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\] " "Ports D and ENA on the latch are fed by the same signal RS422_TX_8BIT_VER3:inst26\|TX_INDEX\[31\]" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575328 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_RX_8BIT_VER4:inst7\|Next_State.RECEVING_671 " "Latch RS422_RX_8BIT_VER4:inst7\|Next_State.RECEVING_671 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_RX_8BIT_VER4:inst7\|State.RECEVING " "Ports D and ENA on the latch are fed by the same signal RS422_RX_8BIT_VER4:inst7\|State.RECEVING" {  } { { "RS422_RX_8BIT_VER4.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_RX_8BIT_VER4.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575328 ""}  } { { "RS422_RX_8BIT_VER4.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_RX_8BIT_VER4.vhd" 130 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_RX_8BIT_VER4:inst7\|Next_State.START_691 " "Latch RS422_RX_8BIT_VER4:inst7\|Next_State.START_691 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_RX_8BIT_VER4:inst7\|Sample_cnt\[4\] " "Ports D and ENA on the latch are fed by the same signal RS422_RX_8BIT_VER4:inst7\|Sample_cnt\[4\]" {  } { { "RS422_RX_8BIT_VER4.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_RX_8BIT_VER4.vhd" 76 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575329 ""}  } { { "RS422_RX_8BIT_VER4.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_RX_8BIT_VER4.vhd" 130 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575329 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS422_RX_8BIT_VER4:inst7\|Next_State.IDLE_711 " "Latch RS422_RX_8BIT_VER4:inst7\|Next_State.IDLE_711 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS422_RX_8BIT_VER4:inst7\|State.RECEVING " "Ports D and ENA on the latch are fed by the same signal RS422_RX_8BIT_VER4:inst7\|State.RECEVING" {  } { { "RS422_RX_8BIT_VER4.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_RX_8BIT_VER4.vhd" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1553072575329 ""}  } { { "RS422_RX_8BIT_VER4.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_RX_8BIT_VER4.vhd" 130 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1553072575329 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 217 -1 0 } } { "SIGNAL_EXTENSION_RS422_TX.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/SIGNAL_EXTENSION_RS422_TX.vhd" 33 -1 0 } } { "DAC8803_BUFFER.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/DAC8803_BUFFER.vhd" 36 -1 0 } } { "SIGNAL_EXTENSION_RS422_RX.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/SIGNAL_EXTENSION_RS422_RX.vhd" 33 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1553072575365 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1553072575366 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[13\] CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[13\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[13\]~1 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[13\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[13\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[13\]~1\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 186 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_A1_value[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[12\] CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[12\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[12\]~5 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[12\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[12\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[12\]~5\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 186 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_A1_value[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[11\] CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[11\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[11\]~9 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[11\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[11\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[11\]~9\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 186 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_A1_value[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[10\] CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[10\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[10\]~13 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[10\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[10\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[10\]~13\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 186 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_A1_value[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[9\] CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[9\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[9\]~17 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[9\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[9\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[9\]~17\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 186 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_A1_value[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[8\] CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[8\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[8\]~21 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[8\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[8\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[8\]~21\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 186 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_A1_value[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[7\] CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[7\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[7\]~25 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[7\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[7\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[7\]~25\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 186 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_A1_value[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[6\] CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[6\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[6\]~29 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[6\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[6\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[6\]~29\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 186 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_A1_value[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[5\] CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[5\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[5\]~33 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[5\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[5\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[5\]~33\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 186 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_A1_value[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[4\] CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[4\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[4\]~37 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[4\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[4\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[4\]~37\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 186 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_A1_value[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[3\] CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[3\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[3\]~41 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[3\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[3\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[3\]~41\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 186 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_A1_value[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[2\] CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[2\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[2\]~45 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[2\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[2\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[2\]~45\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 186 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_A1_value[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[1\] CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[1\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[1\]~49 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[1\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[1\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[1\]~49\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 186 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_A1_value[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[0\] CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[0\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[0\]~53 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[0\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[0\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[0\]~53\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 186 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_A1_value[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[13\] CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[13\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[13\]~1 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[13\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[13\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[13\]~1\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 261 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_A2_value[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[12\] CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[12\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[12\]~5 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[12\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[12\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[12\]~5\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 261 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_A2_value[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[11\] CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[11\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[11\]~9 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[11\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[11\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[11\]~9\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 261 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_A2_value[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[10\] CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[10\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[10\]~13 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[10\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[10\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[10\]~13\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 261 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_A2_value[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[9\] CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[9\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[9\]~17 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[9\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[9\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[9\]~17\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 261 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_A2_value[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[8\] CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[8\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[8\]~21 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[8\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[8\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[8\]~21\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 261 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_A2_value[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[7\] CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[7\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[7\]~25 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[7\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[7\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[7\]~25\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 261 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_A2_value[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[6\] CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[6\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[6\]~29 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[6\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[6\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[6\]~29\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 261 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_A2_value[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[5\] CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[5\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[5\]~33 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[5\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[5\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[5\]~33\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 261 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_A2_value[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[4\] CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[4\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[4\]~37 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[4\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[4\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[4\]~37\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 261 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_A2_value[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[3\] CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[3\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[3\]~41 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[3\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[3\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[3\]~41\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 261 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_A2_value[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[2\] CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[2\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[2\]~45 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[2\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[2\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[2\]~45\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 261 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_A2_value[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[1\] CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[1\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[1\]~49 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[1\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[1\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[1\]~49\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 261 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_A2_value[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[0\] CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[0\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[0\]~53 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[0\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[0\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_A2_value\[0\]~53\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 261 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_A2_value[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[13\] CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[13\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[13\]~1 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[13\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[13\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[13\]~1\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 336 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_A3_value[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[12\] CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[12\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[12\]~5 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[12\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[12\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[12\]~5\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 336 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_A3_value[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[11\] CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[11\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[11\]~9 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[11\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[11\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[11\]~9\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 336 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_A3_value[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[10\] CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[10\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[10\]~13 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[10\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[10\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[10\]~13\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 336 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_A3_value[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[9\] CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[9\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[9\]~17 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[9\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[9\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[9\]~17\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 336 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_A3_value[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[8\] CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[8\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[8\]~21 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[8\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[8\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[8\]~21\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 336 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_A3_value[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[7\] CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[7\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[7\]~25 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[7\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[7\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[7\]~25\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 336 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_A3_value[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[6\] CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[6\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[6\]~29 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[6\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[6\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[6\]~29\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 336 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_A3_value[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[5\] CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[5\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[5\]~33 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[5\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[5\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[5\]~33\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 336 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_A3_value[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[4\] CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[4\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[4\]~37 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[4\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[4\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[4\]~37\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 336 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_A3_value[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[3\] CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[3\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[3\]~41 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[3\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[3\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[3\]~41\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 336 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_A3_value[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[2\] CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[2\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[2\]~45 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[2\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[2\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[2\]~45\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 336 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_A3_value[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[1\] CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[1\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[1\]~49 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[1\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[1\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[1\]~49\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 336 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_A3_value[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[0\] CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[0\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[0\]~53 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[0\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[0\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_A3_value\[0\]~53\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 336 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_A3_value[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[13\] CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[13\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[13\]~1 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[13\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[13\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[13\]~1\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 411 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_B1_value[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[12\] CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[12\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[12\]~5 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[12\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[12\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[12\]~5\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 411 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_B1_value[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[11\] CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[11\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[11\]~9 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[11\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[11\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[11\]~9\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 411 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_B1_value[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[10\] CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[10\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[10\]~13 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[10\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[10\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[10\]~13\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 411 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_B1_value[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[9\] CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[9\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[9\]~17 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[9\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[9\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[9\]~17\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 411 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_B1_value[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[8\] CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[8\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[8\]~21 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[8\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[8\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[8\]~21\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 411 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_B1_value[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[7\] CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[7\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[7\]~25 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[7\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[7\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[7\]~25\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 411 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_B1_value[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[6\] CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[6\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[6\]~29 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[6\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[6\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[6\]~29\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 411 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_B1_value[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[5\] CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[5\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[5\]~33 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[5\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[5\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[5\]~33\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 411 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_B1_value[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[4\] CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[4\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[4\]~37 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[4\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[4\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[4\]~37\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 411 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_B1_value[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[3\] CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[3\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[3\]~41 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[3\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[3\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[3\]~41\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 411 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_B1_value[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[2\] CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[2\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[2\]~45 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[2\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[2\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[2\]~45\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 411 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_B1_value[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[1\] CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[1\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[1\]~49 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[1\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[1\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[1\]~49\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 411 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_B1_value[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[0\] CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[0\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[0\]~53 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[0\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[0\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_B1_value\[0\]~53\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 411 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_B1_value[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[13\] CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[13\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[13\]~1 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[13\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[13\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[13\]~1\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 486 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_B2_value[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[12\] CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[12\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[12\]~5 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[12\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[12\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[12\]~5\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 486 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_B2_value[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[11\] CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[11\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[11\]~9 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[11\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[11\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[11\]~9\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 486 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_B2_value[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[10\] CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[10\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[10\]~13 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[10\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[10\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[10\]~13\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 486 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_B2_value[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[9\] CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[9\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[9\]~17 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[9\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[9\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[9\]~17\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 486 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_B2_value[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[8\] CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[8\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[8\]~21 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[8\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[8\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[8\]~21\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 486 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_B2_value[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[7\] CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[7\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[7\]~25 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[7\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[7\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[7\]~25\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 486 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_B2_value[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[6\] CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[6\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[6\]~29 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[6\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[6\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[6\]~29\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 486 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_B2_value[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[5\] CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[5\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[5\]~33 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[5\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[5\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[5\]~33\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 486 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_B2_value[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[4\] CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[4\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[4\]~37 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[4\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[4\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[4\]~37\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 486 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_B2_value[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[3\] CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[3\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[3\]~41 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[3\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[3\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[3\]~41\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 486 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_B2_value[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[2\] CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[2\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[2\]~45 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[2\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[2\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[2\]~45\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 486 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_B2_value[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[1\] CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[1\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[1\]~49 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[1\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[1\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[1\]~49\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 486 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_B2_value[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[0\] CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[0\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[0\]~53 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[0\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[0\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_B2_value\[0\]~53\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 486 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_B2_value[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[13\] CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[13\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[13\]~1 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[13\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[13\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[13\]~1\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 561 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_B3_value[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[12\] CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[12\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[12\]~5 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[12\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[12\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[12\]~5\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 561 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_B3_value[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[11\] CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[11\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[11\]~9 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[11\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[11\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[11\]~9\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 561 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_B3_value[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[10\] CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[10\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[10\]~13 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[10\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[10\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[10\]~13\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 561 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_B3_value[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[9\] CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[9\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[9\]~17 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[9\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[9\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[9\]~17\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 561 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_B3_value[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[8\] CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[8\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[8\]~21 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[8\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[8\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[8\]~21\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 561 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_B3_value[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[7\] CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[7\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[7\]~25 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[7\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[7\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[7\]~25\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 561 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_B3_value[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[6\] CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[6\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[6\]~29 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[6\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[6\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[6\]~29\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 561 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_B3_value[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[5\] CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[5\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[5\]~33 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[5\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[5\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[5\]~33\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 561 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_B3_value[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[4\] CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[4\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[4\]~37 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[4\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[4\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[4\]~37\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 561 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_B3_value[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[3\] CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[3\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[3\]~41 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[3\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[3\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[3\]~41\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 561 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_B3_value[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[2\] CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[2\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[2\]~45 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[2\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[2\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[2\]~45\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 561 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_B3_value[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[1\] CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[1\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[1\]~49 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[1\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[1\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[1\]~49\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 561 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_B3_value[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[0\] CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[0\]~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[0\]~53 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[0\]\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[0\]~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_B3_value\[0\]~53\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 561 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_B3_value[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_A1_seq CARRIER_GENERATOR_HB6:inst5\|cnt_A1_seq~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_A1_seq~1 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A1_seq\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A1_seq~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_A1_seq~1\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 186 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_A1_seq"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_A2_seq CARRIER_GENERATOR_HB6:inst5\|cnt_A2_seq~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_A2_seq~1 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A2_seq\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A2_seq~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_A2_seq~1\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 261 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_A2_seq"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_A3_seq CARRIER_GENERATOR_HB6:inst5\|cnt_A3_seq~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_A3_seq~1 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A3_seq\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_A3_seq~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_A3_seq~1\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 336 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_A3_seq"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_B1_seq CARRIER_GENERATOR_HB6:inst5\|cnt_B1_seq~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_B1_seq~1 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B1_seq\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B1_seq~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_B1_seq~1\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 411 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_B1_seq"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_B2_seq CARRIER_GENERATOR_HB6:inst5\|cnt_B2_seq~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_B2_seq~1 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B2_seq\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B2_seq~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_B2_seq~1\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 486 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_B2_seq"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_B3_seq CARRIER_GENERATOR_HB6:inst5\|cnt_B3_seq~_emulated CARRIER_GENERATOR_HB6:inst5\|cnt_B3_seq~1 " "Register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B3_seq\" is converted into an equivalent circuit using register \"CARRIER_GENERATOR_HB6:inst5\|cnt_B3_seq~_emulated\" and latch \"CARRIER_GENERATOR_HB6:inst5\|cnt_B3_seq~1\"" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 561 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1553072575373 "|Groupmodule_Controller_31Lv|CARRIER_GENERATOR_HB6:inst5|cnt_B3_seq"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1553072575373 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "EM1WAIT VCC " "Pin \"EM1WAIT\" is stuck at VCC" {  } { { "Groupmodule_Controller_31Lv.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/Groupmodule_Controller_31Lv.bdf" { { 288 96 272 304 "EM1WAIT" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1553072577934 "|Groupmodule_Controller_31Lv|EM1WAIT"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1553072577934 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "DAC8803_BUFFER:inst8\|CS_GEN_FLAG High " "Register DAC8803_BUFFER:inst8\|CS_GEN_FLAG will power up to High" {  } { { "DAC8803_BUFFER.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/DAC8803_BUFFER.vhd" 36 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1553072578023 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1553072578023 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553072578956 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1553072582306 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1553072582435 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1553072582436 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1553072582511 "|Groupmodule_Controller_31Lv|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1553072582511 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553072583242 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sic_inverter " "Ignored assignments for entity \"sic_inverter\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity sic_inverter -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity sic_inverter -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1553072584158 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity sic_inverter -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity sic_inverter -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1553072584158 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity sic_inverter -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity sic_inverter -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1553072584158 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity sic_inverter -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity sic_inverter -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1553072584158 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity sic_inverter -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity sic_inverter -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1553072584158 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity sic_inverter -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity sic_inverter -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1553072584158 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity sic_inverter -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity sic_inverter -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1553072584158 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity sic_inverter -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity sic_inverter -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1553072584158 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity sic_inverter -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity sic_inverter -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1553072584158 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity sic_inverter -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity sic_inverter -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1553072584158 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity sic_inverter -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity sic_inverter -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1553072584158 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity sic_inverter -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity sic_inverter -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1553072584158 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity sic_inverter -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity sic_inverter -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1553072584158 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity sic_inverter -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity sic_inverter -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1553072584158 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity sic_inverter -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity sic_inverter -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1553072584158 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity sic_inverter -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity sic_inverter -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1553072584158 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity sic_inverter -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity sic_inverter -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1553072584158 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity sic_inverter -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity sic_inverter -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1553072584158 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity sic_inverter -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity sic_inverter -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1553072584158 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity sic_inverter -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity sic_inverter -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1553072584158 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity sic_inverter -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity sic_inverter -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1553072584158 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity sic_inverter -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity sic_inverter -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1553072584158 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity sic_inverter -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity sic_inverter -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1553072584158 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity sic_inverter -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity sic_inverter -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1553072584158 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1553072584158 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 112 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 112 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1553072588115 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1553072588282 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553072588282 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6661 " "Implemented 6661 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1553072589964 ""} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Implemented 82 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1553072589964 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1553072589964 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6322 " "Implemented 6322 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1553072589964 ""} { "Info" "ICUT_CUT_TM_RAMS" "218 " "Implemented 218 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1553072589964 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1553072589964 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1553072589964 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1220 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1220 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4880 " "Peak virtual memory: 4880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1553072590224 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 20 18:03:10 2019 " "Processing ended: Wed Mar 20 18:03:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1553072590224 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:59 " "Elapsed time: 00:00:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1553072590224 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:58 " "Total CPU time (on all processors): 00:00:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1553072590224 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1553072590224 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1553072594513 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1553072594517 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 20 18:03:12 2019 " "Processing started: Wed Mar 20 18:03:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1553072594517 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1553072594517 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Groupmodule_Controller_31Lv_FPGA -c Groupmodule_Controller_31Lv_FPGA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Groupmodule_Controller_31Lv_FPGA -c Groupmodule_Controller_31Lv_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1553072594518 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1553072595107 ""}
{ "Info" "0" "" "Project  = Groupmodule_Controller_31Lv_FPGA" {  } {  } 0 0 "Project  = Groupmodule_Controller_31Lv_FPGA" 0 0 "Fitter" 0 0 1553072595108 ""}
{ "Info" "0" "" "Revision = Groupmodule_Controller_31Lv_FPGA" {  } {  } 0 0 "Revision = Groupmodule_Controller_31Lv_FPGA" 0 0 "Fitter" 0 0 1553072595108 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1553072595803 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Groupmodule_Controller_31Lv_FPGA EP4CE40F23I8L " "Selected device EP4CE40F23I8L for design \"Groupmodule_Controller_31Lv_FPGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1553072595900 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1553072595995 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1553072595996 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:inst12\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:inst12\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:inst12\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:inst12\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 0 { 0 ""} 0 1472 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1553072596168 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:inst12\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 868 0 0 " "Implementing clock multiplication of 1, clock division of 868, and phase shift of 0 degrees (0 ps) for pll:inst12\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 0 { 0 ""} 0 1473 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1553072596168 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:inst12\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] 5 217 0 0 " "Implementing clock multiplication of 5, clock division of 217, and phase shift of 0 degrees (0 ps) for pll:inst12\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 0 { 0 ""} 0 1474 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1553072596168 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 0 { 0 ""} 0 1472 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1553072596168 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1553072597061 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1553072597094 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C8L " "Device EP4CE15F23C8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1553072598202 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23I8L " "Device EP4CE15F23I8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1553072598202 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C8L " "Device EP4CE40F23C8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1553072598202 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C8L " "Device EP4CE30F23C8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1553072598202 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23I8L " "Device EP4CE30F23I8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1553072598202 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C8L " "Device EP4CE55F23C8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1553072598202 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23I8L " "Device EP4CE55F23I8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1553072598202 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8L " "Device EP4CE75F23C8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1553072598202 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23I8L " "Device EP4CE75F23I8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1553072598202 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8L " "Device EP4CE115F23C8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1553072598202 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23I8L " "Device EP4CE115F23I8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1553072598202 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1553072598202 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 0 { 0 ""} 0 16382 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1553072598221 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 0 { 0 ""} 0 16384 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1553072598221 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 0 { 0 ""} 0 16386 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1553072598221 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 0 { 0 ""} 0 16388 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1553072598221 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 0 { 0 ""} 0 16390 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1553072598221 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1553072598221 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1553072598226 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1553072598261 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "935 " "TimeQuest Timing Analyzer is analyzing 935 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1553072601305 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1553072601317 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1553072601317 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1553072601317 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1553072601317 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Groupmodule_Controller_31Lv_FPGA.sdc " "Synopsys Design Constraints File file not found: 'Groupmodule_Controller_31Lv_FPGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1553072601353 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clk1 " "Node: Clk1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1553072601372 "|Groupmodule_Controller_31Lv|Clk1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RS422_TX_8BIT_VER3:inst26\|State.REQUEST " "Node: RS422_TX_8BIT_VER3:inst26\|State.REQUEST was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1553072601372 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26|State.REQUEST"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "EM1BA1 " "Node: EM1BA1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1553072601372 "|Groupmodule_Controller_31Lv|EM1BA1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RS422_RX_8BIT_VER4:inst7\|Bit_cnt\[0\] " "Node: RS422_RX_8BIT_VER4:inst7\|Bit_cnt\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1553072601372 "|Groupmodule_Controller_31Lv|RS422_RX_8BIT_VER4:inst7|Bit_cnt[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Node: RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1553072601373 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26|SET_cnt_MAX[6]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH7n " "Node: DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH7n was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1553072601373 "|Groupmodule_Controller_31Lv|DAC_ADDRESS_DECODER:inst32|DAC8803_A_CH7n"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH1n " "Node: DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH1n was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1553072601373 "|Groupmodule_Controller_31Lv|DAC_ADDRESS_DECODER:inst32|DAC8803_A_CH1n"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH6n " "Node: DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH6n was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1553072601373 "|Groupmodule_Controller_31Lv|DAC_ADDRESS_DECODER:inst32|DAC8803_A_CH6n"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH4n " "Node: DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH4n was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1553072601373 "|Groupmodule_Controller_31Lv|DAC_ADDRESS_DECODER:inst32|DAC8803_A_CH4n"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH8n " "Node: DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH8n was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1553072601373 "|Groupmodule_Controller_31Lv|DAC_ADDRESS_DECODER:inst32|DAC8803_A_CH8n"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH5n " "Node: DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH5n was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1553072601373 "|Groupmodule_Controller_31Lv|DAC_ADDRESS_DECODER:inst32|DAC8803_A_CH5n"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH3n " "Node: DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH3n was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1553072601373 "|Groupmodule_Controller_31Lv|DAC_ADDRESS_DECODER:inst32|DAC8803_A_CH3n"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH2n " "Node: DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH2n was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1553072601373 "|Groupmodule_Controller_31Lv|DAC_ADDRESS_DECODER:inst32|DAC8803_A_CH2n"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst12\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: inst12\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1553072601429 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst12\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: inst12\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1553072601429 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst12\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: inst12\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1553072601429 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1553072601429 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1553072601434 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1553072601434 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1553072601434 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1553072601435 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1553072601435 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1553072601435 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1553072601435 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1553072601435 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:inst12\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node pll:inst12\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1553072601798 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/db/pll_altpll.v" 77 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:inst12|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 0 { 0 ""} 0 1472 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1553072601798 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:inst12\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_4) " "Automatically promoted node pll:inst12\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1553072601799 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/db/pll_altpll.v" 77 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:inst12|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 0 { 0 ""} 0 1472 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1553072601799 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:inst12\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C3 of PLL_4) " "Automatically promoted node pll:inst12\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C3 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1553072601799 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/db/pll_altpll.v" 77 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:inst12|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 0 { 0 ""} 0 1472 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1553072601799 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1553072601799 ""}  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 0 { 0 ""} 0 10142 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1553072601799 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[311\]~0  " "Automatically promoted node RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[311\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1553072601799 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RS422_TX_8BIT_VER3:inst26|TX_reg_out[311]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 0 { 0 ""} 0 4609 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1553072601799 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[120\]~5  " "Automatically promoted node RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[120\]~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1553072601800 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RS422_TX_8BIT_VER3:inst26|TX_reg_in[120]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 0 { 0 ""} 0 5482 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1553072601800 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GATING_COMPARATOR:inst3\|SM_A1_GATING_OPERATION~2  " "Automatically promoted node GATING_COMPARATOR:inst3\|SM_A1_GATING_OPERATION~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1553072601800 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GATING_COMPARATOR:inst3\|Check_point " "Destination node GATING_COMPARATOR:inst3\|Check_point" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 35 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GATING_COMPARATOR:inst3|Check_point } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 0 { 0 ""} 0 1076 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1553072601800 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GATING_COMPARATOR:inst3\|SM_B3_GATING_reg " "Destination node GATING_COMPARATOR:inst3\|SM_B3_GATING_reg" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 252 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GATING_COMPARATOR:inst3|SM_B3_GATING_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 0 { 0 ""} 0 1080 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1553072601800 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GATING_COMPARATOR:inst3\|SM_B2_GATING_reg " "Destination node GATING_COMPARATOR:inst3\|SM_B2_GATING_reg" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 223 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GATING_COMPARATOR:inst3|SM_B2_GATING_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 0 { 0 ""} 0 1075 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1553072601800 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GATING_COMPARATOR:inst3\|SM_B1_GATING_reg " "Destination node GATING_COMPARATOR:inst3\|SM_B1_GATING_reg" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 194 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GATING_COMPARATOR:inst3|SM_B1_GATING_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 0 { 0 ""} 0 1071 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1553072601800 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GATING_COMPARATOR:inst3\|SM_A3_GATING_reg " "Destination node GATING_COMPARATOR:inst3\|SM_A3_GATING_reg" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 165 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GATING_COMPARATOR:inst3|SM_A3_GATING_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 0 { 0 ""} 0 1067 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1553072601800 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GATING_COMPARATOR:inst3\|SM_A2_GATING_reg " "Destination node GATING_COMPARATOR:inst3\|SM_A2_GATING_reg" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 137 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GATING_COMPARATOR:inst3|SM_A2_GATING_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 0 { 0 ""} 0 1063 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1553072601800 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GATING_COMPARATOR:inst3\|SM_A1_GATING_reg " "Destination node GATING_COMPARATOR:inst3\|SM_A1_GATING_reg" {  } { { "GATING_COMPARATOR.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/GATING_COMPARATOR.vhd" 109 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GATING_COMPARATOR:inst3|SM_A1_GATING_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 0 { 0 ""} 0 1059 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1553072601800 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[13\]~2 " "Destination node CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[13\]~2" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 186 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CARRIER_GENERATOR_HB6:inst5|cnt_A1_value[13]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 0 { 0 ""} 0 3636 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1553072601800 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[12\]~6 " "Destination node CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[12\]~6" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 186 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CARRIER_GENERATOR_HB6:inst5|cnt_A1_value[12]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 0 { 0 ""} 0 3640 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1553072601800 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[11\]~10 " "Destination node CARRIER_GENERATOR_HB6:inst5\|cnt_A1_value\[11\]~10" {  } { { "CARRIER_GENERATOR_HB6.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/CARRIER_GENERATOR_HB6.vhd" 186 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CARRIER_GENERATOR_HB6:inst5|cnt_A1_value[11]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 0 { 0 ""} 0 3644 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1553072601800 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1553072601800 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1553072601800 ""}  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GATING_COMPARATOR:inst3|SM_A1_GATING_OPERATION~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 0 { 0 ""} 0 5413 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1553072601800 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[0\]~0  " "Automatically promoted node RS422_TX_8BIT_VER3:inst26\|TX_reg_in\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1553072601803 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RS422_TX_8BIT_VER3:inst26\|State.STORE " "Destination node RS422_TX_8BIT_VER3:inst26\|State.STORE" {  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 64 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RS422_TX_8BIT_VER3:inst26|State.STORE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 0 { 0 ""} 0 2712 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1553072601803 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1553072601803 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RS422_TX_8BIT_VER3:inst26|TX_reg_in[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 0 { 0 ""} 0 4579 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1553072601803 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[119\]~1  " "Automatically promoted node RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[119\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1553072601803 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RS422_TX_8BIT_VER3:inst26|TX_reg_out[119]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 0 { 0 ""} 0 4618 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1553072601803 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[55\]~2  " "Automatically promoted node RS422_TX_8BIT_VER3:inst26\|TX_reg_out\[55\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1553072601803 ""}  } { { "RS422_TX_8BIT_VER3.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_TX_8BIT_VER3.vhd" 245 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RS422_TX_8BIT_VER3:inst26|TX_reg_out[55]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 0 { 0 ""} 0 4631 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1553072601803 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH1n  " "Automatically promoted node DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH1n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1553072601804 ""}  } { { "DAC_ADDRESS_DECODER.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/DAC_ADDRESS_DECODER.vhd" 14 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC_ADDRESS_DECODER:inst32|DAC8803_A_CH1n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 0 { 0 ""} 0 1127 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1553072601804 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH2n  " "Automatically promoted node DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH2n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1553072601804 ""}  } { { "DAC_ADDRESS_DECODER.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/DAC_ADDRESS_DECODER.vhd" 15 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC_ADDRESS_DECODER:inst32|DAC8803_A_CH2n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 0 { 0 ""} 0 1128 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1553072601804 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH3n  " "Automatically promoted node DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH3n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1553072601804 ""}  } { { "DAC_ADDRESS_DECODER.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/DAC_ADDRESS_DECODER.vhd" 16 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC_ADDRESS_DECODER:inst32|DAC8803_A_CH3n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 0 { 0 ""} 0 1129 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1553072601804 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH4n  " "Automatically promoted node DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH4n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1553072601805 ""}  } { { "DAC_ADDRESS_DECODER.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/DAC_ADDRESS_DECODER.vhd" 17 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC_ADDRESS_DECODER:inst32|DAC8803_A_CH4n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 0 { 0 ""} 0 1130 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1553072601805 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH5n  " "Automatically promoted node DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH5n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1553072601805 ""}  } { { "DAC_ADDRESS_DECODER.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/DAC_ADDRESS_DECODER.vhd" 18 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC_ADDRESS_DECODER:inst32|DAC8803_A_CH5n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 0 { 0 ""} 0 1131 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1553072601805 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH6n  " "Automatically promoted node DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH6n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1553072601805 ""}  } { { "DAC_ADDRESS_DECODER.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/DAC_ADDRESS_DECODER.vhd" 19 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC_ADDRESS_DECODER:inst32|DAC8803_A_CH6n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 0 { 0 ""} 0 1132 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1553072601805 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH7n  " "Automatically promoted node DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH7n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1553072601805 ""}  } { { "DAC_ADDRESS_DECODER.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/DAC_ADDRESS_DECODER.vhd" 20 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC_ADDRESS_DECODER:inst32|DAC8803_A_CH7n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 0 { 0 ""} 0 1133 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1553072601805 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH8n  " "Automatically promoted node DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH8n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1553072601805 ""}  } { { "DAC_ADDRESS_DECODER.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/DAC_ADDRESS_DECODER.vhd" 21 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC_ADDRESS_DECODER:inst32|DAC8803_A_CH8n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 0 { 0 ""} 0 1134 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1553072601805 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RS422_RX_8BIT_VER4:inst7\|Next_State.IDLE~2  " "Automatically promoted node RS422_RX_8BIT_VER4:inst7\|Next_State.IDLE~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1553072601805 ""}  } { { "RS422_RX_8BIT_VER4.vhd" "" { Text "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/RS422_RX_8BIT_VER4.vhd" 51 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RS422_RX_8BIT_VER4:inst7|Next_State.IDLE~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 0 { 0 ""} 0 6493 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1553072601805 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1553072601806 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 0 { 0 ""} 0 12701 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1553072601806 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 0 { 0 ""} 0 10720 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1553072601806 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1553072601806 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 864 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 0 { 0 ""} 0 11692 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1553072601806 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1553072603330 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1553072603342 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1553072603343 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1553072603357 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1553072603374 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1553072603386 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1553072603386 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1553072603398 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1553072604796 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1553072604810 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1553072604810 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EM1CLK " "Node \"EM1CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EM1CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1553072605913 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EM1RNW " "Node \"EM1RNW\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EM1RNW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1553072605913 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1553072605913 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1553072605914 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1553072608401 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1553072610286 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1553072610414 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1553072613288 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1553072613289 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1553072614950 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "22 X22_Y11 X33_Y21 " "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X22_Y11 to location X33_Y21" {  } { { "loc" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X22_Y11 to location X33_Y21"} { { 11 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X22_Y11 to location X33_Y21"} 22 11 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1553072619385 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1553072619385 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1553072620379 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1553072620382 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1553072620382 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1553072620382 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.05 " "Total time spent on timing analysis during the Fitter is 2.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1553072620719 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1553072620831 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1553072625741 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1553072625767 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1553072631038 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:13 " "Fitter post-fit operations ending: elapsed time is 00:00:13" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1553072633310 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1553072635742 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "34 Cyclone IV E " "34 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EMIF1_DATA\[15\] 3.3-V LVTTL T8 " "Pin EMIF1_DATA\[15\] uses I/O standard 3.3-V LVTTL at T8" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { EMIF1_DATA[15] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EMIF1_DATA\[15\]" } } } } { "Groupmodule_Controller_31Lv.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/Groupmodule_Controller_31Lv.bdf" { { 120 104 296 136 "EMIF1_DATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EMIF1_DATA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 0 { 0 ""} 0 79 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1553072635835 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EMIF1_DATA\[14\] 3.3-V LVTTL AB5 " "Pin EMIF1_DATA\[14\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { EMIF1_DATA[14] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EMIF1_DATA\[14\]" } } } } { "Groupmodule_Controller_31Lv.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/Groupmodule_Controller_31Lv.bdf" { { 120 104 296 136 "EMIF1_DATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EMIF1_DATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1553072635835 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EMIF1_DATA\[13\] 3.3-V LVTTL AA5 " "Pin EMIF1_DATA\[13\] uses I/O standard 3.3-V LVTTL at AA5" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { EMIF1_DATA[13] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EMIF1_DATA\[13\]" } } } } { "Groupmodule_Controller_31Lv.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/Groupmodule_Controller_31Lv.bdf" { { 120 104 296 136 "EMIF1_DATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EMIF1_DATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1553072635835 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EMIF1_DATA\[12\] 3.3-V LVTTL AB4 " "Pin EMIF1_DATA\[12\] uses I/O standard 3.3-V LVTTL at AB4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { EMIF1_DATA[12] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EMIF1_DATA\[12\]" } } } } { "Groupmodule_Controller_31Lv.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/Groupmodule_Controller_31Lv.bdf" { { 120 104 296 136 "EMIF1_DATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EMIF1_DATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1553072635835 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EMIF1_DATA\[11\] 3.3-V LVTTL AA4 " "Pin EMIF1_DATA\[11\] uses I/O standard 3.3-V LVTTL at AA4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { EMIF1_DATA[11] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EMIF1_DATA\[11\]" } } } } { "Groupmodule_Controller_31Lv.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/Groupmodule_Controller_31Lv.bdf" { { 120 104 296 136 "EMIF1_DATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EMIF1_DATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 0 { 0 ""} 0 83 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1553072635835 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EMIF1_DATA\[10\] 3.3-V LVTTL V7 " "Pin EMIF1_DATA\[10\] uses I/O standard 3.3-V LVTTL at V7" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { EMIF1_DATA[10] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EMIF1_DATA\[10\]" } } } } { "Groupmodule_Controller_31Lv.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/Groupmodule_Controller_31Lv.bdf" { { 120 104 296 136 "EMIF1_DATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EMIF1_DATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 0 { 0 ""} 0 84 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1553072635835 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EMIF1_DATA\[9\] 3.3-V LVTTL W6 " "Pin EMIF1_DATA\[9\] uses I/O standard 3.3-V LVTTL at W6" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { EMIF1_DATA[9] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EMIF1_DATA\[9\]" } } } } { "Groupmodule_Controller_31Lv.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/Groupmodule_Controller_31Lv.bdf" { { 120 104 296 136 "EMIF1_DATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EMIF1_DATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 0 { 0 ""} 0 85 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1553072635835 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EMIF1_DATA\[8\] 3.3-V LVTTL AB3 " "Pin EMIF1_DATA\[8\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { EMIF1_DATA[8] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EMIF1_DATA\[8\]" } } } } { "Groupmodule_Controller_31Lv.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/Groupmodule_Controller_31Lv.bdf" { { 120 104 296 136 "EMIF1_DATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EMIF1_DATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 0 { 0 ""} 0 86 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1553072635835 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EMIF1_DATA\[7\] 3.3-V LVTTL AA3 " "Pin EMIF1_DATA\[7\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { EMIF1_DATA[7] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EMIF1_DATA\[7\]" } } } } { "Groupmodule_Controller_31Lv.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/Groupmodule_Controller_31Lv.bdf" { { 120 104 296 136 "EMIF1_DATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EMIF1_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 0 { 0 ""} 0 87 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1553072635835 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EMIF1_DATA\[6\] 3.3-V LVTTL Y6 " "Pin EMIF1_DATA\[6\] uses I/O standard 3.3-V LVTTL at Y6" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { EMIF1_DATA[6] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EMIF1_DATA\[6\]" } } } } { "Groupmodule_Controller_31Lv.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/Groupmodule_Controller_31Lv.bdf" { { 120 104 296 136 "EMIF1_DATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EMIF1_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 0 { 0 ""} 0 88 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1553072635835 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EMIF1_DATA\[5\] 3.3-V LVTTL Y3 " "Pin EMIF1_DATA\[5\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { EMIF1_DATA[5] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EMIF1_DATA\[5\]" } } } } { "Groupmodule_Controller_31Lv.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/Groupmodule_Controller_31Lv.bdf" { { 120 104 296 136 "EMIF1_DATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EMIF1_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 0 { 0 ""} 0 89 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1553072635835 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EMIF1_DATA\[4\] 3.3-V LVTTL Y4 " "Pin EMIF1_DATA\[4\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { EMIF1_DATA[4] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EMIF1_DATA\[4\]" } } } } { "Groupmodule_Controller_31Lv.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/Groupmodule_Controller_31Lv.bdf" { { 120 104 296 136 "EMIF1_DATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EMIF1_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 0 { 0 ""} 0 90 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1553072635835 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EMIF1_DATA\[3\] 3.3-V LVTTL U8 " "Pin EMIF1_DATA\[3\] uses I/O standard 3.3-V LVTTL at U8" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { EMIF1_DATA[3] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EMIF1_DATA\[3\]" } } } } { "Groupmodule_Controller_31Lv.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/Groupmodule_Controller_31Lv.bdf" { { 120 104 296 136 "EMIF1_DATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EMIF1_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 0 { 0 ""} 0 91 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1553072635835 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EMIF1_DATA\[2\] 3.3-V LVTTL U7 " "Pin EMIF1_DATA\[2\] uses I/O standard 3.3-V LVTTL at U7" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { EMIF1_DATA[2] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EMIF1_DATA\[2\]" } } } } { "Groupmodule_Controller_31Lv.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/Groupmodule_Controller_31Lv.bdf" { { 120 104 296 136 "EMIF1_DATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EMIF1_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 0 { 0 ""} 0 92 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1553072635835 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EMIF1_DATA\[1\] 3.3-V LVTTL V5 " "Pin EMIF1_DATA\[1\] uses I/O standard 3.3-V LVTTL at V5" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { EMIF1_DATA[1] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EMIF1_DATA\[1\]" } } } } { "Groupmodule_Controller_31Lv.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/Groupmodule_Controller_31Lv.bdf" { { 120 104 296 136 "EMIF1_DATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EMIF1_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 0 { 0 ""} 0 93 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1553072635835 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EMIF1_DATA\[0\] 3.3-V LVTTL V6 " "Pin EMIF1_DATA\[0\] uses I/O standard 3.3-V LVTTL at V6" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { EMIF1_DATA[0] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EMIF1_DATA\[0\]" } } } } { "Groupmodule_Controller_31Lv.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/Groupmodule_Controller_31Lv.bdf" { { 120 104 296 136 "EMIF1_DATA" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EMIF1_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 0 { 0 ""} 0 94 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1553072635835 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EM1CS4n 3.3-V LVTTL B1 " "Pin EM1CS4n uses I/O standard 3.3-V LVTTL at B1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { EM1CS4n } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EM1CS4n" } } } } { "Groupmodule_Controller_31Lv.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/Groupmodule_Controller_31Lv.bdf" { { 216 96 272 232 "EM1CS4n" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EM1CS4n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 0 { 0 ""} 0 170 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1553072635835 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EM1CS2n 3.3-V LVTTL C1 " "Pin EM1CS2n uses I/O standard 3.3-V LVTTL at C1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { EM1CS2n } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EM1CS2n" } } } } { "Groupmodule_Controller_31Lv.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/Groupmodule_Controller_31Lv.bdf" { { 192 96 272 208 "EM1CS2n" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EM1CS2n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 0 { 0 ""} 0 98 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1553072635835 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EM1OEn 3.3-V LVTTL E3 " "Pin EM1OEn uses I/O standard 3.3-V LVTTL at E3" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { EM1OEn } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EM1OEn" } } } } { "Groupmodule_Controller_31Lv.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/Groupmodule_Controller_31Lv.bdf" { { 264 96 272 280 "EM1OEn" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EM1OEn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 0 { 0 ""} 0 112 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1553072635835 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EM1WEn 3.3-V LVTTL H7 " "Pin EM1WEn uses I/O standard 3.3-V LVTTL at H7" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { EM1WEn } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EM1WEn" } } } } { "Groupmodule_Controller_31Lv.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/Groupmodule_Controller_31Lv.bdf" { { 240 96 272 256 "EM1WEn" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EM1WEn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 0 { 0 ""} 0 99 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1553072635835 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EM1BA1 3.3-V LVTTL T11 " "Pin EM1BA1 uses I/O standard 3.3-V LVTTL at T11" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { EM1BA1 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EM1BA1" } } } } { "Groupmodule_Controller_31Lv.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/Groupmodule_Controller_31Lv.bdf" { { 168 104 280 184 "EM1BA1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EM1BA1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 0 { 0 ""} 0 100 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1553072635835 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EMIF1_ADDR\[10\] 3.3-V LVTTL AA10 " "Pin EMIF1_ADDR\[10\] uses I/O standard 3.3-V LVTTL at AA10" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { EMIF1_ADDR[10] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EMIF1_ADDR\[10\]" } } } } { "Groupmodule_Controller_31Lv.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/Groupmodule_Controller_31Lv.bdf" { { 144 104 280 160 "EMIF1_ADDR" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EMIF1_ADDR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 0 { 0 ""} 0 69 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1553072635835 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EMIF1_ADDR\[11\] 3.3-V LVTTL AB10 " "Pin EMIF1_ADDR\[11\] uses I/O standard 3.3-V LVTTL at AB10" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { EMIF1_ADDR[11] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EMIF1_ADDR\[11\]" } } } } { "Groupmodule_Controller_31Lv.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/Groupmodule_Controller_31Lv.bdf" { { 144 104 280 160 "EMIF1_ADDR" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EMIF1_ADDR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 0 { 0 ""} 0 68 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1553072635835 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EMIF1_ADDR\[1\] 3.3-V LVTTL U10 " "Pin EMIF1_ADDR\[1\] uses I/O standard 3.3-V LVTTL at U10" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { EMIF1_ADDR[1] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EMIF1_ADDR\[1\]" } } } } { "Groupmodule_Controller_31Lv.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/Groupmodule_Controller_31Lv.bdf" { { 144 104 280 160 "EMIF1_ADDR" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EMIF1_ADDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 0 { 0 ""} 0 78 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1553072635835 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EMIF1_ADDR\[2\] 3.3-V LVTTL AA8 " "Pin EMIF1_ADDR\[2\] uses I/O standard 3.3-V LVTTL at AA8" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { EMIF1_ADDR[2] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EMIF1_ADDR\[2\]" } } } } { "Groupmodule_Controller_31Lv.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/Groupmodule_Controller_31Lv.bdf" { { 144 104 280 160 "EMIF1_ADDR" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EMIF1_ADDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 0 { 0 ""} 0 77 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1553072635835 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EMIF1_ADDR\[3\] 3.3-V LVTTL AB8 " "Pin EMIF1_ADDR\[3\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { EMIF1_ADDR[3] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EMIF1_ADDR\[3\]" } } } } { "Groupmodule_Controller_31Lv.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/Groupmodule_Controller_31Lv.bdf" { { 144 104 280 160 "EMIF1_ADDR" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EMIF1_ADDR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1553072635835 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EMIF1_ADDR\[4\] 3.3-V LVTTL AA9 " "Pin EMIF1_ADDR\[4\] uses I/O standard 3.3-V LVTTL at AA9" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { EMIF1_ADDR[4] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EMIF1_ADDR\[4\]" } } } } { "Groupmodule_Controller_31Lv.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/Groupmodule_Controller_31Lv.bdf" { { 144 104 280 160 "EMIF1_ADDR" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EMIF1_ADDR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1553072635835 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EMIF1_ADDR\[5\] 3.3-V LVTTL AB9 " "Pin EMIF1_ADDR\[5\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { EMIF1_ADDR[5] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EMIF1_ADDR\[5\]" } } } } { "Groupmodule_Controller_31Lv.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/Groupmodule_Controller_31Lv.bdf" { { 144 104 280 160 "EMIF1_ADDR" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EMIF1_ADDR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 0 { 0 ""} 0 74 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1553072635835 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EMIF1_ADDR\[6\] 3.3-V LVTTL U11 " "Pin EMIF1_ADDR\[6\] uses I/O standard 3.3-V LVTTL at U11" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { EMIF1_ADDR[6] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EMIF1_ADDR\[6\]" } } } } { "Groupmodule_Controller_31Lv.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/Groupmodule_Controller_31Lv.bdf" { { 144 104 280 160 "EMIF1_ADDR" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EMIF1_ADDR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1553072635835 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EMIF1_ADDR\[7\] 3.3-V LVTTL V11 " "Pin EMIF1_ADDR\[7\] uses I/O standard 3.3-V LVTTL at V11" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { EMIF1_ADDR[7] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EMIF1_ADDR\[7\]" } } } } { "Groupmodule_Controller_31Lv.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/Groupmodule_Controller_31Lv.bdf" { { 144 104 280 160 "EMIF1_ADDR" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EMIF1_ADDR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 0 { 0 ""} 0 72 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1553072635835 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EMIF1_ADDR\[8\] 3.3-V LVTTL W10 " "Pin EMIF1_ADDR\[8\] uses I/O standard 3.3-V LVTTL at W10" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { EMIF1_ADDR[8] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EMIF1_ADDR\[8\]" } } } } { "Groupmodule_Controller_31Lv.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/Groupmodule_Controller_31Lv.bdf" { { 144 104 280 160 "EMIF1_ADDR" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EMIF1_ADDR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 0 { 0 ""} 0 71 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1553072635835 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EMIF1_ADDR\[9\] 3.3-V LVTTL Y10 " "Pin EMIF1_ADDR\[9\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { EMIF1_ADDR[9] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EMIF1_ADDR\[9\]" } } } } { "Groupmodule_Controller_31Lv.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/Groupmodule_Controller_31Lv.bdf" { { 144 104 280 160 "EMIF1_ADDR" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EMIF1_ADDR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 0 { 0 ""} 0 70 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1553072635835 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Clk1 3.3-V LVTTL AA12 " "Pin Clk1 uses I/O standard 3.3-V LVTTL at AA12" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Clk1 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clk1" } } } } { "Groupmodule_Controller_31Lv.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/Groupmodule_Controller_31Lv.bdf" { { -8 104 280 8 "Clk1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 0 { 0 ""} 0 97 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1553072635835 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RS422_RX1 3.3-V LVTTL M4 " "Pin RS422_RX1 uses I/O standard 3.3-V LVTTL at M4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RS422_RX1 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RS422_RX1" } } } } { "Groupmodule_Controller_31Lv.bdf" "" { Schematic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/Groupmodule_Controller_31Lv.bdf" { { 464 88 264 480 "RS422_RX1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RS422_RX1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/" { { 0 { 0 ""} 0 168 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1553072635835 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1553072635835 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/output_files/Groupmodule_Controller_31Lv_FPGA.fit.smsg " "Generated suppressed messages file C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/output_files/Groupmodule_Controller_31Lv_FPGA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1553072636807 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 29 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5525 " "Peak virtual memory: 5525 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1553072640034 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 20 18:04:00 2019 " "Processing ended: Wed Mar 20 18:04:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1553072640034 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:48 " "Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1553072640034 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:17 " "Total CPU time (on all processors): 00:01:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1553072640034 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1553072640034 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1553072642885 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1553072642886 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 20 18:04:02 2019 " "Processing started: Wed Mar 20 18:04:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1553072642886 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1553072642886 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Groupmodule_Controller_31Lv_FPGA -c Groupmodule_Controller_31Lv_FPGA " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Groupmodule_Controller_31Lv_FPGA -c Groupmodule_Controller_31Lv_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1553072642886 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1553072646776 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1553072646854 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4650 " "Peak virtual memory: 4650 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1553072648578 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 20 18:04:08 2019 " "Processing ended: Wed Mar 20 18:04:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1553072648578 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1553072648578 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1553072648578 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1553072648578 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1553072649394 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1553072652583 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1553072652586 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 20 18:04:11 2019 " "Processing started: Wed Mar 20 18:04:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1553072652586 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1553072652586 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Groupmodule_Controller_31Lv_FPGA -c Groupmodule_Controller_31Lv_FPGA " "Command: quartus_sta Groupmodule_Controller_31Lv_FPGA -c Groupmodule_Controller_31Lv_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1553072652586 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1553072653218 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sic_inverter " "Ignored assignments for entity \"sic_inverter\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity sic_inverter -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity sic_inverter -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1553072653914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity sic_inverter -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity sic_inverter -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1553072653914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity sic_inverter -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity sic_inverter -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1553072653914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity sic_inverter -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity sic_inverter -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1553072653914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity sic_inverter -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity sic_inverter -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1553072653914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity sic_inverter -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity sic_inverter -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1553072653914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity sic_inverter -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity sic_inverter -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1553072653914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity sic_inverter -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity sic_inverter -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1553072653914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity sic_inverter -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity sic_inverter -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1553072653914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity sic_inverter -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity sic_inverter -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1553072653914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity sic_inverter -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity sic_inverter -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1553072653914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity sic_inverter -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity sic_inverter -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1553072653914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity sic_inverter -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity sic_inverter -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1553072653914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity sic_inverter -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity sic_inverter -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1553072653914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity sic_inverter -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity sic_inverter -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1553072653914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity sic_inverter -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity sic_inverter -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1553072653914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity sic_inverter -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity sic_inverter -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1553072653914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity sic_inverter -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity sic_inverter -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1553072653914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity sic_inverter -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity sic_inverter -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1553072653914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity sic_inverter -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity sic_inverter -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1553072653914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity sic_inverter -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity sic_inverter -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1553072653914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity sic_inverter -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity sic_inverter -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1553072653914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity sic_inverter -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity sic_inverter -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1553072653914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity sic_inverter -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity sic_inverter -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1553072653914 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1553072653914 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1553072654842 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1553072654949 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1553072654949 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "935 " "TimeQuest Timing Analyzer is analyzing 935 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1553072656475 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1553072656586 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1553072656586 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1553072656586 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1553072656586 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Groupmodule_Controller_31Lv_FPGA.sdc " "Synopsys Design Constraints File file not found: 'Groupmodule_Controller_31Lv_FPGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1553072656633 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clk1 " "Node: Clk1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1553072656650 "|Groupmodule_Controller_31Lv|Clk1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RS422_TX_8BIT_VER3:inst26\|State.REQUEST " "Node: RS422_TX_8BIT_VER3:inst26\|State.REQUEST was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1553072656650 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26|State.REQUEST"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "EM1BA1 " "Node: EM1BA1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1553072656650 "|Groupmodule_Controller_31Lv|EM1BA1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RS422_RX_8BIT_VER4:inst7\|Bit_cnt\[0\] " "Node: RS422_RX_8BIT_VER4:inst7\|Bit_cnt\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1553072656650 "|Groupmodule_Controller_31Lv|RS422_RX_8BIT_VER4:inst7|Bit_cnt[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Node: RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1553072656650 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26|SET_cnt_MAX[6]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH1n " "Node: DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH1n was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1553072656650 "|Groupmodule_Controller_31Lv|DAC_ADDRESS_DECODER:inst32|DAC8803_A_CH1n"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH7n " "Node: DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH7n was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1553072656650 "|Groupmodule_Controller_31Lv|DAC_ADDRESS_DECODER:inst32|DAC8803_A_CH7n"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH3n " "Node: DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH3n was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1553072656651 "|Groupmodule_Controller_31Lv|DAC_ADDRESS_DECODER:inst32|DAC8803_A_CH3n"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH2n " "Node: DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH2n was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1553072656651 "|Groupmodule_Controller_31Lv|DAC_ADDRESS_DECODER:inst32|DAC8803_A_CH2n"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH5n " "Node: DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH5n was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1553072656651 "|Groupmodule_Controller_31Lv|DAC_ADDRESS_DECODER:inst32|DAC8803_A_CH5n"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH8n " "Node: DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH8n was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1553072656651 "|Groupmodule_Controller_31Lv|DAC_ADDRESS_DECODER:inst32|DAC8803_A_CH8n"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH6n " "Node: DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH6n was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1553072656651 "|Groupmodule_Controller_31Lv|DAC_ADDRESS_DECODER:inst32|DAC8803_A_CH6n"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH4n " "Node: DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH4n was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1553072656651 "|Groupmodule_Controller_31Lv|DAC_ADDRESS_DECODER:inst32|DAC8803_A_CH4n"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst12\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: inst12\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1553072656971 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst12\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: inst12\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1553072656971 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst12\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: inst12\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1553072656971 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1553072656971 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1553072656977 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1553072656977 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1553072656977 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1553072656979 ""}
{ "Info" "0" "" "Analyzing Slow 1000mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1000mV 100C Model" 0 0 "Quartus II" 0 0 1553072657010 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 40.554 " "Worst-case setup slack is 40.554" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553072657065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553072657065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.554               0.000 altera_reserved_tck  " "   40.554               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553072657065 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1553072657065 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.415 " "Worst-case hold slack is 0.415" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553072657079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553072657079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.415               0.000 altera_reserved_tck  " "    0.415               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553072657079 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1553072657079 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.733 " "Worst-case recovery slack is 47.733" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553072657087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553072657087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.733               0.000 altera_reserved_tck  " "   47.733               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553072657087 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1553072657087 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.387 " "Worst-case removal slack is 1.387" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553072657095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553072657095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.387               0.000 altera_reserved_tck  " "    1.387               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553072657095 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1553072657095 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.694 " "Worst-case minimum pulse width slack is 49.694" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553072657101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553072657101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.694               0.000 altera_reserved_tck  " "   49.694               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553072657101 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1553072657101 ""}
{ "Info" "0" "" "Analyzing Slow 1000mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1000mV -40C Model" 0 0 "Quartus II" 0 0 1553072657343 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1553072657399 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1553072662538 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clk1 " "Node: Clk1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1553072663077 "|Groupmodule_Controller_31Lv|Clk1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RS422_TX_8BIT_VER3:inst26\|State.REQUEST " "Node: RS422_TX_8BIT_VER3:inst26\|State.REQUEST was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1553072663077 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26|State.REQUEST"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "EM1BA1 " "Node: EM1BA1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1553072663077 "|Groupmodule_Controller_31Lv|EM1BA1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RS422_RX_8BIT_VER4:inst7\|Bit_cnt\[0\] " "Node: RS422_RX_8BIT_VER4:inst7\|Bit_cnt\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1553072663078 "|Groupmodule_Controller_31Lv|RS422_RX_8BIT_VER4:inst7|Bit_cnt[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Node: RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1553072663078 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26|SET_cnt_MAX[6]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH1n " "Node: DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH1n was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1553072663078 "|Groupmodule_Controller_31Lv|DAC_ADDRESS_DECODER:inst32|DAC8803_A_CH1n"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH7n " "Node: DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH7n was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1553072663078 "|Groupmodule_Controller_31Lv|DAC_ADDRESS_DECODER:inst32|DAC8803_A_CH7n"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH3n " "Node: DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH3n was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1553072663078 "|Groupmodule_Controller_31Lv|DAC_ADDRESS_DECODER:inst32|DAC8803_A_CH3n"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH2n " "Node: DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH2n was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1553072663078 "|Groupmodule_Controller_31Lv|DAC_ADDRESS_DECODER:inst32|DAC8803_A_CH2n"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH5n " "Node: DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH5n was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1553072663078 "|Groupmodule_Controller_31Lv|DAC_ADDRESS_DECODER:inst32|DAC8803_A_CH5n"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH8n " "Node: DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH8n was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1553072663078 "|Groupmodule_Controller_31Lv|DAC_ADDRESS_DECODER:inst32|DAC8803_A_CH8n"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH6n " "Node: DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH6n was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1553072663078 "|Groupmodule_Controller_31Lv|DAC_ADDRESS_DECODER:inst32|DAC8803_A_CH6n"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH4n " "Node: DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH4n was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1553072663078 "|Groupmodule_Controller_31Lv|DAC_ADDRESS_DECODER:inst32|DAC8803_A_CH4n"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst12\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: inst12\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1553072663094 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst12\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: inst12\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1553072663094 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst12\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: inst12\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1553072663094 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1553072663094 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1553072663098 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1553072663098 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1553072663098 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 41.010 " "Worst-case setup slack is 41.010" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553072663132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553072663132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.010               0.000 altera_reserved_tck  " "   41.010               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553072663132 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1553072663132 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.496 " "Worst-case hold slack is 0.496" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553072663145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553072663145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.496               0.000 altera_reserved_tck  " "    0.496               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553072663145 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1553072663145 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.766 " "Worst-case recovery slack is 47.766" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553072663154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553072663154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.766               0.000 altera_reserved_tck  " "   47.766               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553072663154 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1553072663154 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.369 " "Worst-case removal slack is 1.369" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553072663164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553072663164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.369               0.000 altera_reserved_tck  " "    1.369               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553072663164 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1553072663164 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.674 " "Worst-case minimum pulse width slack is 49.674" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553072663172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553072663172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.674               0.000 altera_reserved_tck  " "   49.674               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553072663172 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1553072663172 ""}
{ "Info" "0" "" "Analyzing Fast 1000mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1000mV -40C Model" 0 0 "Quartus II" 0 0 1553072663369 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clk1 " "Node: Clk1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1553072663855 "|Groupmodule_Controller_31Lv|Clk1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RS422_TX_8BIT_VER3:inst26\|State.REQUEST " "Node: RS422_TX_8BIT_VER3:inst26\|State.REQUEST was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1553072663855 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26|State.REQUEST"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "EM1BA1 " "Node: EM1BA1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1553072663855 "|Groupmodule_Controller_31Lv|EM1BA1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RS422_RX_8BIT_VER4:inst7\|Bit_cnt\[0\] " "Node: RS422_RX_8BIT_VER4:inst7\|Bit_cnt\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1553072663855 "|Groupmodule_Controller_31Lv|RS422_RX_8BIT_VER4:inst7|Bit_cnt[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] " "Node: RS422_TX_8BIT_VER3:inst26\|SET_cnt_MAX\[6\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1553072663856 "|Groupmodule_Controller_31Lv|RS422_TX_8BIT_VER3:inst26|SET_cnt_MAX[6]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH1n " "Node: DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH1n was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1553072663856 "|Groupmodule_Controller_31Lv|DAC_ADDRESS_DECODER:inst32|DAC8803_A_CH1n"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH7n " "Node: DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH7n was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1553072663856 "|Groupmodule_Controller_31Lv|DAC_ADDRESS_DECODER:inst32|DAC8803_A_CH7n"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH3n " "Node: DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH3n was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1553072663856 "|Groupmodule_Controller_31Lv|DAC_ADDRESS_DECODER:inst32|DAC8803_A_CH3n"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH2n " "Node: DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH2n was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1553072663856 "|Groupmodule_Controller_31Lv|DAC_ADDRESS_DECODER:inst32|DAC8803_A_CH2n"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH5n " "Node: DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH5n was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1553072663856 "|Groupmodule_Controller_31Lv|DAC_ADDRESS_DECODER:inst32|DAC8803_A_CH5n"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH8n " "Node: DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH8n was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1553072663856 "|Groupmodule_Controller_31Lv|DAC_ADDRESS_DECODER:inst32|DAC8803_A_CH8n"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH6n " "Node: DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH6n was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1553072663856 "|Groupmodule_Controller_31Lv|DAC_ADDRESS_DECODER:inst32|DAC8803_A_CH6n"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH4n " "Node: DAC_ADDRESS_DECODER:inst32\|DAC8803_A_CH4n was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1553072663856 "|Groupmodule_Controller_31Lv|DAC_ADDRESS_DECODER:inst32|DAC8803_A_CH4n"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst12\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: inst12\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1553072663872 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst12\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: inst12\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1553072663872 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst12\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: inst12\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1553072663872 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1553072663872 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1553072663876 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1553072663876 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1553072663876 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.902 " "Worst-case setup slack is 44.902" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553072663894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553072663894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.902               0.000 altera_reserved_tck  " "   44.902               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553072663894 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1553072663894 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.269 " "Worst-case hold slack is 0.269" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553072663908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553072663908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.269               0.000 altera_reserved_tck  " "    0.269               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553072663908 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1553072663908 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.998 " "Worst-case recovery slack is 48.998" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553072663919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553072663919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.998               0.000 altera_reserved_tck  " "   48.998               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553072663919 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1553072663919 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.763 " "Worst-case removal slack is 0.763" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553072663930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553072663930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.763               0.000 altera_reserved_tck  " "    0.763               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553072663930 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1553072663930 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.415 " "Worst-case minimum pulse width slack is 49.415" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553072663939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553072663939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.415               0.000 altera_reserved_tck  " "   49.415               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1553072663939 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1553072663939 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1553072664657 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1553072664683 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 87 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 87 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1553072665015 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 20 18:04:25 2019 " "Processing ended: Wed Mar 20 18:04:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1553072665015 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1553072665015 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1553072665015 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1553072665015 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1553072667961 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1553072667962 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 20 18:04:27 2019 " "Processing started: Wed Mar 20 18:04:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1553072667962 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1553072667962 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Groupmodule_Controller_31Lv_FPGA -c Groupmodule_Controller_31Lv_FPGA " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Groupmodule_Controller_31Lv_FPGA -c Groupmodule_Controller_31Lv_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1553072667962 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Groupmodule_Controller_31Lv_FPGA_8l_1000mv_100c_slow.vho C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/simulation/modelsim/ simulation " "Generated file Groupmodule_Controller_31Lv_FPGA_8l_1000mv_100c_slow.vho in folder \"C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1553072671876 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Groupmodule_Controller_31Lv_FPGA_8l_1000mv_-40c_slow.vho C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/simulation/modelsim/ simulation " "Generated file Groupmodule_Controller_31Lv_FPGA_8l_1000mv_-40c_slow.vho in folder \"C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1553072673156 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Groupmodule_Controller_31Lv_FPGA_min_1000mv_-40c_fast.vho C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/simulation/modelsim/ simulation " "Generated file Groupmodule_Controller_31Lv_FPGA_min_1000mv_-40c_fast.vho in folder \"C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1553072674433 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Groupmodule_Controller_31Lv_FPGA.vho C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/simulation/modelsim/ simulation " "Generated file Groupmodule_Controller_31Lv_FPGA.vho in folder \"C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1553072675714 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Groupmodule_Controller_31Lv_FPGA_8l_1000mv_100c_vhd_slow.sdo C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/simulation/modelsim/ simulation " "Generated file Groupmodule_Controller_31Lv_FPGA_8l_1000mv_100c_vhd_slow.sdo in folder \"C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1553072676590 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Groupmodule_Controller_31Lv_FPGA_8l_1000mv_-40c_vhd_slow.sdo C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/simulation/modelsim/ simulation " "Generated file Groupmodule_Controller_31Lv_FPGA_8l_1000mv_-40c_vhd_slow.sdo in folder \"C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1553072677466 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Groupmodule_Controller_31Lv_FPGA_min_1000mv_-40c_vhd_fast.sdo C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/simulation/modelsim/ simulation " "Generated file Groupmodule_Controller_31Lv_FPGA_min_1000mv_-40c_vhd_fast.sdo in folder \"C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1553072678343 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Groupmodule_Controller_31Lv_FPGA_vhd.sdo C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/simulation/modelsim/ simulation " "Generated file Groupmodule_Controller_31Lv_FPGA_vhd.sdo in folder \"C:/Users/MP2C/Desktop/subi_code/BTB_31level/31Level_Code/31Level_Slave_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1553072679225 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4668 " "Peak virtual memory: 4668 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1553072679937 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 20 18:04:39 2019 " "Processing ended: Wed Mar 20 18:04:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1553072679937 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1553072679937 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1553072679937 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1553072679937 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 1336 s " "Quartus II Full Compilation was successful. 0 errors, 1336 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1553072680722 ""}
