{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1427999030274 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1427999030274 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 02 20:23:50 2015 " "Processing started: Thu Apr 02 20:23:50 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1427999030274 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1427999030274 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bin2dec -c bin2dec " "Command: quartus_map --read_settings_files=on --write_settings_files=off bin2dec -c bin2dec" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1427999030274 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1427999031457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/12.1/tut2/seg7_4decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/12.1/tut2/seg7_4decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg7_4decoder-seg7_4decoder_arch " "Found design unit 1: seg7_4decoder-seg7_4decoder_arch" {  } { { "../tut2/seg7_4decoder.vhd" "" { Text "C:/altera/12.1/tut2/seg7_4decoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1427999032897 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg7_4decoder " "Found entity 1: seg7_4decoder" {  } { { "../tut2/seg7_4decoder.vhd" "" { Text "C:/altera/12.1/tut2/seg7_4decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1427999032897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1427999032897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4_2-mux4_2_arch " "Found design unit 1: mux4_2-mux4_2_arch" {  } { { "mux4_2.vhd" "" { Text "C:/altera/12.1/tut21/mux4_2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1427999032902 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4_2 " "Found entity 1: mux4_2" {  } { { "mux4_2.vhd" "" { Text "C:/altera/12.1/tut21/mux4_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1427999032902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1427999032902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2state.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2state.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2state-mux2state_arch " "Found design unit 1: mux2state-mux2state_arch" {  } { { "mux2state.vhd" "" { Text "C:/altera/12.1/tut21/mux2state.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1427999032908 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2state " "Found entity 1: mux2state" {  } { { "mux2state.vhd" "" { Text "C:/altera/12.1/tut21/mux2state.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1427999032908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1427999032908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-comparator_arch " "Found design unit 1: comparator-comparator_arch" {  } { { "comparator.vhd" "" { Text "C:/altera/12.1/tut21/comparator.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1427999032913 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.vhd" "" { Text "C:/altera/12.1/tut21/comparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1427999032913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1427999032913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a_4decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file a_4decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 A_4decoder-A_4decoder_arch " "Found design unit 1: A_4decoder-A_4decoder_arch" {  } { { "A_4decoder.vhd" "" { Text "C:/altera/12.1/tut21/A_4decoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1427999032919 ""} { "Info" "ISGN_ENTITY_NAME" "1 A_4decoder " "Found entity 1: A_4decoder" {  } { { "A_4decoder.vhd" "" { Text "C:/altera/12.1/tut21/A_4decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1427999032919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1427999032919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin2dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2dec-Behaviour " "Found design unit 1: bin2dec-Behaviour" {  } { { "bin2dec.vhd" "" { Text "C:/altera/12.1/tut21/bin2dec.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1427999032925 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2dec " "Found entity 1: bin2dec" {  } { { "bin2dec.vhd" "" { Text "C:/altera/12.1/tut21/bin2dec.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1427999032925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1427999032925 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "bin2dec work bin_2_dec_conv.vhd(4) " "VHDL Primary Unit Declaration error at bin_2_dec_conv.vhd(4): primary unit \"bin2dec\" already exists in library \"work\"" {  } { { "bin_2_dec_conv.vhd" "" { Text "C:/altera/12.1/tut21/bin_2_dec_conv.vhd" 4 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\"" 0 0 "" 0 -1 1427999033052 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "bin2dec bin2dec.vhd(4) " "HDL error at bin2dec.vhd(4): see declaration for object \"bin2dec\"" {  } { { "bin2dec.vhd" "" { Text "C:/altera/12.1/tut21/bin2dec.vhd" 4 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1 1427999033053 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "529 " "Peak virtual memory: 529 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1427999033309 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 02 20:23:53 2015 " "Processing ended: Thu Apr 02 20:23:53 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1427999033309 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1427999033309 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1427999033309 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1427999033309 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 0 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1427999033946 ""}
