(((1782 "ta")
  ("<t>" "<t>" "<mod>" "ucontroller" "tb_program" nil "<t>" "logic [7:0]" "<t>" "<t>" "<t>" "<mod>" "<t>" "<mod>" "<mod>" "<t>" "<t>" "<t>" "<t>" "<t>" "<t>" "<t>" "<t>" "<t>" "local_parameter_declaration" "<mod>" "<t>" "<t>" "logic [11:0]" "<mod>" "<mod>" "input logic [7:0]" "<t>" "bin2bcd" "<mod>" "input logic [7:0]" "input logic [7:0]" "<t>" "input logic [7:0]" "input logic [7:0]" "<t>" "input logic [7:0]" "input logic [7:0]" "<t>" "input logic [7:0]" "input logic [7:0]" "<t>" "input logic [7:0]" "input logic [7:0]" "<t>" "input logic [7:0]" "input logic [7:0]" "<t>" "input alu_op" "<t>" "local_parameter_declaration" "input logic[7:0]" "input alu_op" "<t>" "<t>" "uart" "local_parameter_declaration" "<mod>" "reg" "reg" "reg" "reg" "reg" "reg" "reg" "reg" "reg" "reg" "reg" "reg" "reg" "JTAG_TRST_GLBL" "JTAG_TMS_GLBL" "JTAG_TDI_GLBL" "JTAG_TCK_GLBL" "JTAG_TDO_GLBL" "reg" "reg" "reg" "DI_GLBL" "DO_GLBL" "FCSBO_GLBL" "CCLKO_GLBL" "PROGB_GLBL" "PLL_LOCKG" "p_up_tmp" "PRLD" "GWE" "GTS" "GSR" nil nil "<mod>" nil nil nil nil nil nil nil nil nil nil nil nil nil "input logic [7:0]" nil nil nil nil nil "LUT1" "LUT1" "LUT1" "LUT1" nil nil "wr_rst_reg2" "wr_rst_reg1" "wr_rst_reg" "rd_rst_reg2" "rd_rst_reg1" "power_on_wr_rst" "power_on_rd_rst" nil "fifo_generator_0_fifo_generator_v13_2_3_synth" nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil "prog_full_fifo" "prog_empty_fifo" "p_5_out" "p_4_out" "LUT1" "LUT1" "LUT1" nil nil "LUT1" nil nil nil "sbr_d1" "sbr_as_reg" "dbr_d1" "dbr_as_reg" nil nil "rd_rst_i" nil "<mod>" nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil "fifo_generator_0_fifo_generator_v13_2_3" nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil "<mod>" "NLW_U0_wr_data_count_UNCONNECTED" "NLW_U0_s_axi_ruser_UNCONNECTED" "NLW_U0_s_axi_rresp_UNCONNECTED" "NLW_U0_s_axi_rid_UNCONNECTED" "NLW_U0_s_axi_rdata_UNCONNECTED" "NLW_U0_s_axi_buser_UNCONNECTED" "NLW_U0_s_axi_bresp_UNCONNECTED" "NLW_U0_s_axi_bid_UNCONNECTED" "NLW_U0_rd_data_count_UNCONNECTED" "NLW_U0_m_axis_tuser_UNCONNECTED" "NLW_U0_m_axis_tstrb_UNCONNECTED" "NLW_U0_m_axis_tkeep_UNCONNECTED" "NLW_U0_m_axis_tid_UNCONNECTED" "NLW_U0_m_axis_tdest_UNCONNECTED" "NLW_U0_m_axis_tdata_UNCONNECTED" "NLW_U0_m_axi_wuser_UNCONNECTED" "NLW_U0_m_axi_wstrb_UNCONNECTED" "NLW_U0_m_axi_wid_UNCONNECTED" "NLW_U0_m_axi_wdata_UNCONNECTED" "NLW_U0_m_axi_awuser_UNCONNECTED" "NLW_U0_m_axi_awsize_UNCONNECTED" "NLW_U0_m_axi_awregion_UNCONNECTED" "NLW_U0_m_axi_awqos_UNCONNECTED" "NLW_U0_m_axi_awprot_UNCONNECTED" "NLW_U0_m_axi_awlock_UNCONNECTED" "NLW_U0_m_axi_awlen_UNCONNECTED" "NLW_U0_m_axi_awid_UNCONNECTED" "NLW_U0_m_axi_awcache_UNCONNECTED" "NLW_U0_m_axi_awburst_UNCONNECTED" "NLW_U0_m_axi_awaddr_UNCONNECTED" "NLW_U0_m_axi_aruser_UNCONNECTED" "NLW_U0_m_axi_arsize_UNCONNECTED" "NLW_U0_m_axi_arregion_UNCONNECTED" "NLW_U0_m_axi_arqos_UNCONNECTED" "NLW_U0_m_axi_arprot_UNCONNECTED" "NLW_U0_m_axi_arlock_UNCONNECTED" "NLW_U0_m_axi_arlen_UNCONNECTED" "NLW_U0_m_axi_arid_UNCONNECTED" "NLW_U0_m_axi_arcache_UNCONNECTED" "NLW_U0_m_axi_arburst_UNCONNECTED" "NLW_U0_m_axi_araddr_UNCONNECTED" "NLW_U0_data_count_UNCONNECTED" "NLW_U0_axis_wr_data_count_UNCONNECTED" "NLW_U0_axis_rd_data_count_UNCONNECTED" "NLW_U0_axis_data_count_UNCONNECTED" "NLW_U0_axi_w_wr_data_count_UNCONNECTED" "NLW_U0_axi_w_rd_data_count_UNCONNECTED" "NLW_U0_axi_w_data_count_UNCONNECTED" "NLW_U0_axi_r_wr_data_count_UNCONNECTED" "NLW_U0_axi_r_rd_data_count_UNCONNECTED" "NLW_U0_axi_r_data_count_UNCONNECTED" "NLW_U0_axi_b_wr_data_count_UNCONNECTED" "NLW_U0_axi_b_rd_data_count_UNCONNECTED" "NLW_U0_axi_b_data_count_UNCONNECTED" "NLW_U0_axi_aw_wr_data_count_UNCONNECTED" "NLW_U0_axi_aw_rd_data_count_UNCONNECTED" "NLW_U0_axi_aw_data_count_UNCONNECTED" "NLW_U0_axi_ar_wr_data_count_UNCONNECTED" "NLW_U0_axi_ar_rd_data_count_UNCONNECTED" "NLW_U0_axi_ar_data_count_UNCONNECTED" "NLW_U0_wr_rst_busy_UNCONNECTED" "NLW_U0_wr_ack_UNCONNECTED" "NLW_U0_valid_UNCONNECTED" "NLW_U0_underflow_UNCONNECTED" "NLW_U0_sbiterr_UNCONNECTED" "NLW_U0_s_axis_tready_UNCONNECTED" "NLW_U0_s_axi_wready_UNCONNECTED" "NLW_U0_s_axi_rvalid_UNCONNECTED" "NLW_U0_s_axi_rlast_UNCONNECTED" "NLW_U0_s_axi_bvalid_UNCONNECTED" "NLW_U0_s_axi_awready_UNCONNECTED" "NLW_U0_s_axi_arready_UNCONNECTED" "NLW_U0_rd_rst_busy_UNCONNECTED" "NLW_U0_prog_full_UNCONNECTED" "NLW_U0_prog_empty_UNCONNECTED" "NLW_U0_overflow_UNCONNECTED" "NLW_U0_m_axis_tvalid_UNCONNECTED" "NLW_U0_m_axis_tlast_UNCONNECTED" "NLW_U0_m_axi_wvalid_UNCONNECTED" "NLW_U0_m_axi_wlast_UNCONNECTED" "NLW_U0_m_axi_rready_UNCONNECTED" "NLW_U0_m_axi_bready_UNCONNECTED" "NLW_U0_m_axi_awvalid_UNCONNECTED" "NLW_U0_m_axi_arvalid_UNCONNECTED" "NLW_U0_dbiterr_UNCONNECTED" "NLW_U0_axis_underflow_UNCONNECTED" "NLW_U0_axis_sbiterr_UNCONNECTED" "NLW_U0_axis_prog_full_UNCONNECTED" "NLW_U0_axis_prog_empty_UNCONNECTED" "NLW_U0_axis_overflow_UNCONNECTED" "NLW_U0_axis_dbiterr_UNCONNECTED" "NLW_U0_axi_w_underflow_UNCONNECTED" "NLW_U0_axi_w_sbiterr_UNCONNECTED" "NLW_U0_axi_w_prog_full_UNCONNECTED" "NLW_U0_axi_w_prog_empty_UNCONNECTED" "NLW_U0_axi_w_overflow_UNCONNECTED" "NLW_U0_axi_w_dbiterr_UNCONNECTED" "NLW_U0_axi_r_underflow_UNCONNECTED" "NLW_U0_axi_r_sbiterr_UNCONNECTED" "NLW_U0_axi_r_prog_full_UNCONNECTED" "NLW_U0_axi_r_prog_empty_UNCONNECTED" "NLW_U0_axi_r_overflow_UNCONNECTED" "NLW_U0_axi_r_dbiterr_UNCONNECTED" "NLW_U0_axi_b_underflow_UNCONNECTED" "NLW_U0_axi_b_sbiterr_UNCONNECTED" "NLW_U0_axi_b_prog_full_UNCONNECTED" "NLW_U0_axi_b_prog_empty_UNCONNECTED" "NLW_U0_axi_b_overflow_UNCONNECTED" "NLW_U0_axi_b_dbiterr_UNCONNECTED" "NLW_U0_axi_aw_underflow_UNCONNECTED" "NLW_U0_axi_aw_sbiterr_UNCONNECTED" "NLW_U0_axi_aw_prog_full_UNCONNECTED" "NLW_U0_axi_aw_prog_empty_UNCONNECTED" "NLW_U0_axi_aw_overflow_UNCONNECTED" "NLW_U0_axi_aw_dbiterr_UNCONNECTED" "NLW_U0_axi_ar_underflow_UNCONNECTED" "NLW_U0_axi_ar_sbiterr_UNCONNECTED" "NLW_U0_axi_ar_prog_full_UNCONNECTED" "NLW_U0_axi_ar_prog_empty_UNCONNECTED" "NLW_U0_axi_ar_overflow_UNCONNECTED" "NLW_U0_axi_ar_dbiterr_UNCONNECTED" "NLW_U0_almost_full_UNCONNECTED" "NLW_U0_almost_empty_UNCONNECTED" nil nil nil nil nil "<mod>" "ram" "ram_arbiter" "uart" "dma" "alu" "cpu" "logic [7:0]" "enum   {ASD, ASDF2}" nil nil "<mod>" "logic" "logic [7:0]" "logic" nil "logic" "logic" "logic" "logic [31:0]" "logic" "logic" "logic [31:0]" "logic" "logic [31:0]" nil nil nil nil "local_parameter_declaration" "local_parameter_declaration" "fifo_wrapper" "sreg" "output logic" "uart_rx" "<mod>" "output logic" "input logic [7:0]" "uart_tx" "<mod>" "logic" "logic [7:0]" "output logic" "logic" "logic [7:0]" "logic" "logic" "logic [7:0]" "local_parameter_declaration" "local_parameter_declaration" "<mod>" "logic [7:0]" "output logic [7:0]" "<mod>" nil nil nil nil "bin2bcd" "logic" "logic [7:0]" "logic" "logic [31:0]" "local_parameter_declaration" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" nil nil "logic" "logic" "logic" "logic" "logic" "logic" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "input logic" "input logic" "input logic" "<mod>" "regs_ram" "<mod>" "gp_ram" "logic [7:0]" "logic [7:0]" "logic" "logic" "enum logic {REGS, GP}" nil nil "logic [7:0]" "logic [7:0]" "<mod>" "logic [7:0]" "<mod>" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "empty" "full" "dout" "rd_en" "wr_en" "din" "rst" "clk" "fifo_generator_0" nil "logic" "logic" "input logic [7:0]" "input logic" "input logic" "input logic" "<mod>" "local_parameter_declaration" "local_parameter_declaration" nil nil "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" nil nil nil nil nil nil nil nil nil nil "output logic" "output logic" "input logic" "logic" "dma_arbiter" "<mod>" "output logic" "output logic" "dma_rx" "<mod>" "output logic" "logic [7:0]" "input logic" "dma_tx" "<mod>" "input logic [7:0]" "input logic [7:0]" "input logic" "input logic" "input logic" "input logic" "logic" "logic" "input logic" "logic" "logic" "logic" "logic" "logic" "logic" "logic" "logic" "logic [7:0]" "logic" "logic" "logic [7:0]" "RX_Full" "logic" "RX_Empty" "RX_Data" "<mod>" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "<t>" "local_parameter_declaration" "local_parameter_declaration" "<t>" "<t>" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "<t>" "<t>" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "<t>" "logic [7:0]" "logic [11:0]" "input logic [7:0]" "logic [11:0]" "logic [11:0]" "logic" "logic" "logic" "state_t" nil nil nil nil nil "logic [7:0]" "logic [7:0]" "logic" "logic" "logic" "logic" "logic [7:0]" "logic [7:0]" "logic" "logic" "logic" "logic [7:0]" "logic [11:0]" "logic [11:0]" "<mod>" "logic [3:0]" "logic [7:0]" "logic [DEC_DIGITS-1:0]" "logic [BIN_WIDTH-1:0]" "logic [DEC_DIGITS*4-1:0]" "state_t" "enum logic[1:0] {\n                 IDLE = 0,\n                 START_BIT = 1,\n                 SEND_DATA = 2,\n                 STOP_BIT = 3\n                 }" nil nil nil nil nil nil "logic" "logic [DEC_DIGITS*4-1:0]" "logic" "logic [BIN_WIDTH-1:0]" "local_parameter_declaration" "local_parameter_declaration" "<mod>" nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic" "logic" "logic" "logic" "logic" "logic" "logic" "logic" "logic" "logic" "logic" "logic" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "local_parameter_declaration" "local_parameter_declaration" "logic" "logic" "logic" "logic" "logic [7:0]" "logic [7:0]" "alu_op" "enum logic[4:0] {\n                 nop,                                  // no operation\n                 op_lda, op_ldb, op_ldacc, op_ldid,    // external value load\n                 op_mvacc2id, op_mvacc2a, op_mvacc2b,  // internal load\n                 op_add, op_sub, op_shiftl, op_shiftr, // arithmetic operations\n                 op_and, op_or, op_xor,                // logic operations\n                 op_cmpe, op_cmpl, op_cmpg,            // compare operations\n                 op_ascii2bin, op_bin2ascii,           // conversion operations\n                 op_oeacc                              // output enable\n                 }" "logic" "logic" "<mod>" "<pkg>" "FDPE" "LUT2" "FDPE" "FDPE" "SRL16E" "FDRE" "FDRE" "FDRE" "FDRE" "FDRE" "FDRE" "FDRE" "LUT2" "fifo_generator_0_fifo_generator_top" "fifo_generator_0_builtin_top_v6" "fifo_generator_0_reset_builtin" "fifo_generator_0_fifo_generator_v13_2_3_builtin" "fifo_generator_0_builtin_extdepth_v6" "fifo_generator_0_builtin_prim_v6" nil "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>"))
 ((1782 "fun")
  ("<t>" "<t>" "<mod>" "ucontroller" "tb_program" nil "<t>" "logic [7:0]" "<t>" "<t>" "<t>" "<mod>" "<t>" "<mod>" "<mod>" "<t>" "<t>" "<t>" "<t>" "<t>" "<t>" "<t>" "<t>" "<t>" "local_parameter_declaration" "<mod>" "<t>" "<t>" "logic [11:0]" "<mod>" "<mod>" "input logic [7:0]" "<t>" "bin2bcd" "<mod>" "input logic [7:0]" "input logic [7:0]" "<t>" "input logic [7:0]" "input logic [7:0]" "<t>" "input logic [7:0]" "input logic [7:0]" "<t>" "input logic [7:0]" "input logic [7:0]" "<t>" "input logic [7:0]" "input logic [7:0]" "<t>" "input logic [7:0]" "input logic [7:0]" "<t>" "input alu_op" "<t>" "local_parameter_declaration" "input logic[7:0]" "input alu_op" "<t>" "<t>" "uart" "local_parameter_declaration" "<mod>" "reg" "reg" "reg" "reg" "reg" "reg" "reg" "reg" "reg" "reg" "reg" "reg" "reg" "JTAG_TRST_GLBL" "JTAG_TMS_GLBL" "JTAG_TDI_GLBL" "JTAG_TCK_GLBL" "JTAG_TDO_GLBL" "reg" "reg" "reg" "DI_GLBL" "DO_GLBL" "FCSBO_GLBL" "CCLKO_GLBL" "PROGB_GLBL" "PLL_LOCKG" "p_up_tmp" "PRLD" "GWE" "GTS" "GSR" nil nil "<mod>" nil nil nil nil nil nil nil nil nil nil nil nil nil "input logic [7:0]" nil nil nil nil nil "LUT1" "LUT1" "LUT1" "LUT1" nil nil "wr_rst_reg2" "wr_rst_reg1" "wr_rst_reg" "rd_rst_reg2" "rd_rst_reg1" "power_on_wr_rst" "power_on_rd_rst" nil "fifo_generator_0_fifo_generator_v13_2_3_synth" nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil "prog_full_fifo" "prog_empty_fifo" "p_5_out" "p_4_out" "LUT1" "LUT1" "LUT1" nil nil "LUT1" nil nil nil "sbr_d1" "sbr_as_reg" "dbr_d1" "dbr_as_reg" nil nil "rd_rst_i" nil "<mod>" nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil "fifo_generator_0_fifo_generator_v13_2_3" nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil "<mod>" "NLW_U0_wr_data_count_UNCONNECTED" "NLW_U0_s_axi_ruser_UNCONNECTED" "NLW_U0_s_axi_rresp_UNCONNECTED" "NLW_U0_s_axi_rid_UNCONNECTED" "NLW_U0_s_axi_rdata_UNCONNECTED" "NLW_U0_s_axi_buser_UNCONNECTED" "NLW_U0_s_axi_bresp_UNCONNECTED" "NLW_U0_s_axi_bid_UNCONNECTED" "NLW_U0_rd_data_count_UNCONNECTED" "NLW_U0_m_axis_tuser_UNCONNECTED" "NLW_U0_m_axis_tstrb_UNCONNECTED" "NLW_U0_m_axis_tkeep_UNCONNECTED" "NLW_U0_m_axis_tid_UNCONNECTED" "NLW_U0_m_axis_tdest_UNCONNECTED" "NLW_U0_m_axis_tdata_UNCONNECTED" "NLW_U0_m_axi_wuser_UNCONNECTED" "NLW_U0_m_axi_wstrb_UNCONNECTED" "NLW_U0_m_axi_wid_UNCONNECTED" "NLW_U0_m_axi_wdata_UNCONNECTED" "NLW_U0_m_axi_awuser_UNCONNECTED" "NLW_U0_m_axi_awsize_UNCONNECTED" "NLW_U0_m_axi_awregion_UNCONNECTED" "NLW_U0_m_axi_awqos_UNCONNECTED" "NLW_U0_m_axi_awprot_UNCONNECTED" "NLW_U0_m_axi_awlock_UNCONNECTED" "NLW_U0_m_axi_awlen_UNCONNECTED" "NLW_U0_m_axi_awid_UNCONNECTED" "NLW_U0_m_axi_awcache_UNCONNECTED" "NLW_U0_m_axi_awburst_UNCONNECTED" "NLW_U0_m_axi_awaddr_UNCONNECTED" "NLW_U0_m_axi_aruser_UNCONNECTED" "NLW_U0_m_axi_arsize_UNCONNECTED" "NLW_U0_m_axi_arregion_UNCONNECTED" "NLW_U0_m_axi_arqos_UNCONNECTED" "NLW_U0_m_axi_arprot_UNCONNECTED" "NLW_U0_m_axi_arlock_UNCONNECTED" "NLW_U0_m_axi_arlen_UNCONNECTED" "NLW_U0_m_axi_arid_UNCONNECTED" "NLW_U0_m_axi_arcache_UNCONNECTED" "NLW_U0_m_axi_arburst_UNCONNECTED" "NLW_U0_m_axi_araddr_UNCONNECTED" "NLW_U0_data_count_UNCONNECTED" "NLW_U0_axis_wr_data_count_UNCONNECTED" "NLW_U0_axis_rd_data_count_UNCONNECTED" "NLW_U0_axis_data_count_UNCONNECTED" "NLW_U0_axi_w_wr_data_count_UNCONNECTED" "NLW_U0_axi_w_rd_data_count_UNCONNECTED" "NLW_U0_axi_w_data_count_UNCONNECTED" "NLW_U0_axi_r_wr_data_count_UNCONNECTED" "NLW_U0_axi_r_rd_data_count_UNCONNECTED" "NLW_U0_axi_r_data_count_UNCONNECTED" "NLW_U0_axi_b_wr_data_count_UNCONNECTED" "NLW_U0_axi_b_rd_data_count_UNCONNECTED" "NLW_U0_axi_b_data_count_UNCONNECTED" "NLW_U0_axi_aw_wr_data_count_UNCONNECTED" "NLW_U0_axi_aw_rd_data_count_UNCONNECTED" "NLW_U0_axi_aw_data_count_UNCONNECTED" "NLW_U0_axi_ar_wr_data_count_UNCONNECTED" "NLW_U0_axi_ar_rd_data_count_UNCONNECTED" "NLW_U0_axi_ar_data_count_UNCONNECTED" "NLW_U0_wr_rst_busy_UNCONNECTED" "NLW_U0_wr_ack_UNCONNECTED" "NLW_U0_valid_UNCONNECTED" "NLW_U0_underflow_UNCONNECTED" "NLW_U0_sbiterr_UNCONNECTED" "NLW_U0_s_axis_tready_UNCONNECTED" "NLW_U0_s_axi_wready_UNCONNECTED" "NLW_U0_s_axi_rvalid_UNCONNECTED" "NLW_U0_s_axi_rlast_UNCONNECTED" "NLW_U0_s_axi_bvalid_UNCONNECTED" "NLW_U0_s_axi_awready_UNCONNECTED" "NLW_U0_s_axi_arready_UNCONNECTED" "NLW_U0_rd_rst_busy_UNCONNECTED" "NLW_U0_prog_full_UNCONNECTED" "NLW_U0_prog_empty_UNCONNECTED" "NLW_U0_overflow_UNCONNECTED" "NLW_U0_m_axis_tvalid_UNCONNECTED" "NLW_U0_m_axis_tlast_UNCONNECTED" "NLW_U0_m_axi_wvalid_UNCONNECTED" "NLW_U0_m_axi_wlast_UNCONNECTED" "NLW_U0_m_axi_rready_UNCONNECTED" "NLW_U0_m_axi_bready_UNCONNECTED" "NLW_U0_m_axi_awvalid_UNCONNECTED" "NLW_U0_m_axi_arvalid_UNCONNECTED" "NLW_U0_dbiterr_UNCONNECTED" "NLW_U0_axis_underflow_UNCONNECTED" "NLW_U0_axis_sbiterr_UNCONNECTED" "NLW_U0_axis_prog_full_UNCONNECTED" "NLW_U0_axis_prog_empty_UNCONNECTED" "NLW_U0_axis_overflow_UNCONNECTED" "NLW_U0_axis_dbiterr_UNCONNECTED" "NLW_U0_axi_w_underflow_UNCONNECTED" "NLW_U0_axi_w_sbiterr_UNCONNECTED" "NLW_U0_axi_w_prog_full_UNCONNECTED" "NLW_U0_axi_w_prog_empty_UNCONNECTED" "NLW_U0_axi_w_overflow_UNCONNECTED" "NLW_U0_axi_w_dbiterr_UNCONNECTED" "NLW_U0_axi_r_underflow_UNCONNECTED" "NLW_U0_axi_r_sbiterr_UNCONNECTED" "NLW_U0_axi_r_prog_full_UNCONNECTED" "NLW_U0_axi_r_prog_empty_UNCONNECTED" "NLW_U0_axi_r_overflow_UNCONNECTED" "NLW_U0_axi_r_dbiterr_UNCONNECTED" "NLW_U0_axi_b_underflow_UNCONNECTED" "NLW_U0_axi_b_sbiterr_UNCONNECTED" "NLW_U0_axi_b_prog_full_UNCONNECTED" "NLW_U0_axi_b_prog_empty_UNCONNECTED" "NLW_U0_axi_b_overflow_UNCONNECTED" "NLW_U0_axi_b_dbiterr_UNCONNECTED" "NLW_U0_axi_aw_underflow_UNCONNECTED" "NLW_U0_axi_aw_sbiterr_UNCONNECTED" "NLW_U0_axi_aw_prog_full_UNCONNECTED" "NLW_U0_axi_aw_prog_empty_UNCONNECTED" "NLW_U0_axi_aw_overflow_UNCONNECTED" "NLW_U0_axi_aw_dbiterr_UNCONNECTED" "NLW_U0_axi_ar_underflow_UNCONNECTED" "NLW_U0_axi_ar_sbiterr_UNCONNECTED" "NLW_U0_axi_ar_prog_full_UNCONNECTED" "NLW_U0_axi_ar_prog_empty_UNCONNECTED" "NLW_U0_axi_ar_overflow_UNCONNECTED" "NLW_U0_axi_ar_dbiterr_UNCONNECTED" "NLW_U0_almost_full_UNCONNECTED" "NLW_U0_almost_empty_UNCONNECTED" nil nil nil nil nil "<mod>" "ram" "ram_arbiter" "uart" "dma" "alu" "cpu" "logic [7:0]" "enum   {ASD, ASDF2}" nil nil "<mod>" "logic" "logic [7:0]" "logic" nil "logic" "logic" "logic" "logic [31:0]" "logic" "logic" "logic [31:0]" "logic" "logic [31:0]" nil nil nil nil "local_parameter_declaration" "local_parameter_declaration" "fifo_wrapper" "sreg" "output logic" "uart_rx" "<mod>" "output logic" "input logic [7:0]" "uart_tx" "<mod>" "logic" "logic [7:0]" "output logic" "logic" "logic [7:0]" "logic" "logic" "logic [7:0]" "local_parameter_declaration" "local_parameter_declaration" "<mod>" "logic [7:0]" "output logic [7:0]" "<mod>" nil nil nil nil "bin2bcd" "logic" "logic [7:0]" "logic" "logic [31:0]" "local_parameter_declaration" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" nil nil "logic" "logic" "logic" "logic" "logic" "logic" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "input logic" "input logic" "input logic" "<mod>" "regs_ram" "<mod>" "gp_ram" "logic [7:0]" "logic [7:0]" "logic" "logic" "enum logic {REGS, GP}" nil nil "logic [7:0]" "logic [7:0]" "<mod>" "logic [7:0]" "<mod>" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "empty" "full" "dout" "rd_en" "wr_en" "din" "rst" "clk" "fifo_generator_0" nil "logic" "logic" "input logic [7:0]" "input logic" "input logic" "input logic" "<mod>" "local_parameter_declaration" "local_parameter_declaration" nil nil "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" nil nil nil nil nil nil nil nil nil nil "output logic" "output logic" "input logic" "logic" "dma_arbiter" "<mod>" "output logic" "output logic" "dma_rx" "<mod>" "output logic" "logic [7:0]" "input logic" "dma_tx" "<mod>" "input logic [7:0]" "input logic [7:0]" "input logic" "input logic" "input logic" "input logic" "logic" "logic" "input logic" "logic" "logic" "logic" "logic" "logic" "logic" "logic" "logic" "logic [7:0]" "logic" "logic" "logic [7:0]" "RX_Full" "logic" "RX_Empty" "RX_Data" "<mod>" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "<t>" "local_parameter_declaration" "local_parameter_declaration" "<t>" "<t>" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "<t>" "<t>" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "<t>" "logic [7:0]" "logic [11:0]" "input logic [7:0]" "logic [11:0]" "logic [11:0]" "logic" "logic" "logic" "state_t" nil nil nil nil nil "logic [7:0]" "logic [7:0]" "logic" "logic" "logic" "logic" "logic [7:0]" "logic [7:0]" "logic" "logic" "logic" "logic [7:0]" "logic [11:0]" "logic [11:0]" "<mod>" "logic [3:0]" "logic [7:0]" "logic [DEC_DIGITS-1:0]" "logic [BIN_WIDTH-1:0]" "logic [DEC_DIGITS*4-1:0]" "state_t" "enum logic[1:0] {\n                 IDLE = 0,\n                 START_BIT = 1,\n                 SEND_DATA = 2,\n                 STOP_BIT = 3\n                 }" nil nil nil nil nil nil "logic" "logic [DEC_DIGITS*4-1:0]" "logic" "logic [BIN_WIDTH-1:0]" "local_parameter_declaration" "local_parameter_declaration" "<mod>" nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic" "logic" "logic" "logic" "logic" "logic" "logic" "logic" "logic" "logic" "logic" "logic" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "local_parameter_declaration" "local_parameter_declaration" "logic" "logic" "logic" "logic" "logic [7:0]" "logic [7:0]" "alu_op" "enum logic[4:0] {\n                 nop,                                  // no operation\n                 op_lda, op_ldb, op_ldacc, op_ldid,    // external value load\n                 op_mvacc2id, op_mvacc2a, op_mvacc2b,  // internal load\n                 op_add, op_sub, op_shiftl, op_shiftr, // arithmetic operations\n                 op_and, op_or, op_xor,                // logic operations\n                 op_cmpe, op_cmpl, op_cmpg,            // compare operations\n                 op_ascii2bin, op_bin2ascii,           // conversion operations\n                 op_oeacc                              // output enable\n                 }" "logic" "logic" "<mod>" "<pkg>" "FDPE" "LUT2" "FDPE" "FDPE" "SRL16E" "FDRE" "FDRE" "FDRE" "FDRE" "FDRE" "FDRE" "FDRE" "LUT2" "fifo_generator_0_fifo_generator_top" "fifo_generator_0_builtin_top_v6" "fifo_generator_0_reset_builtin" "fifo_generator_0_fifo_generator_v13_2_3_builtin" "fifo_generator_0_builtin_extdepth_v6" "fifo_generator_0_builtin_prim_v6" nil "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>"))
 ((4626 "init")
  ("<t>" "<t>" "<mod>" "ucontroller" "tb_program" nil "<t>" "logic [7:0]" "<t>" "<t>" "<t>" "<mod>" "<t>" "<mod>" "<mod>" "<t>" "<t>" "<t>" "<t>" "<t>" "<t>" "<t>" "<t>" "<t>" "local_parameter_declaration" "<mod>" "<t>" "<t>" "logic [11:0]" "<mod>" "<mod>" "input logic [7:0]" "<t>" "bin2bcd" "<mod>" "input logic [7:0]" "input logic [7:0]" "<t>" "input logic [7:0]" "input logic [7:0]" "<t>" "input logic [7:0]" "input logic [7:0]" "<t>" "input logic [7:0]" "input logic [7:0]" "<t>" "input logic [7:0]" "input logic [7:0]" "<t>" "input logic [7:0]" "input logic [7:0]" "<t>" "input alu_op" "<t>" "local_parameter_declaration" "input logic[7:0]" "input alu_op" "<t>" "<t>" "uart" "local_parameter_declaration" "<mod>" "reg" "reg" "reg" "reg" "reg" "reg" "reg" "reg" "reg" "reg" "reg" "reg" "reg" "JTAG_TRST_GLBL" "JTAG_TMS_GLBL" "JTAG_TDI_GLBL" "JTAG_TCK_GLBL" "JTAG_TDO_GLBL" "reg" "reg" "reg" "DI_GLBL" "DO_GLBL" "FCSBO_GLBL" "CCLKO_GLBL" "PROGB_GLBL" "PLL_LOCKG" "p_up_tmp" "PRLD" "GWE" "GTS" "GSR" nil nil "<mod>" nil nil nil nil nil nil nil nil nil nil nil nil nil "input logic [7:0]" nil nil nil nil nil "LUT1" "LUT1" "LUT1" "LUT1" nil nil "wr_rst_reg2" "wr_rst_reg1" "wr_rst_reg" "rd_rst_reg2" "rd_rst_reg1" "power_on_wr_rst" "power_on_rd_rst" nil "fifo_generator_0_fifo_generator_v13_2_3_synth" nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil "prog_full_fifo" "prog_empty_fifo" "p_5_out" "p_4_out" "LUT1" "LUT1" "LUT1" nil nil "LUT1" nil nil nil "sbr_d1" "sbr_as_reg" "dbr_d1" "dbr_as_reg" nil nil "rd_rst_i" nil "<mod>" nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil "fifo_generator_0_fifo_generator_v13_2_3" nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil "<mod>" "NLW_U0_wr_data_count_UNCONNECTED" "NLW_U0_s_axi_ruser_UNCONNECTED" "NLW_U0_s_axi_rresp_UNCONNECTED" "NLW_U0_s_axi_rid_UNCONNECTED" "NLW_U0_s_axi_rdata_UNCONNECTED" "NLW_U0_s_axi_buser_UNCONNECTED" "NLW_U0_s_axi_bresp_UNCONNECTED" "NLW_U0_s_axi_bid_UNCONNECTED" "NLW_U0_rd_data_count_UNCONNECTED" "NLW_U0_m_axis_tuser_UNCONNECTED" "NLW_U0_m_axis_tstrb_UNCONNECTED" "NLW_U0_m_axis_tkeep_UNCONNECTED" "NLW_U0_m_axis_tid_UNCONNECTED" "NLW_U0_m_axis_tdest_UNCONNECTED" "NLW_U0_m_axis_tdata_UNCONNECTED" "NLW_U0_m_axi_wuser_UNCONNECTED" "NLW_U0_m_axi_wstrb_UNCONNECTED" "NLW_U0_m_axi_wid_UNCONNECTED" "NLW_U0_m_axi_wdata_UNCONNECTED" "NLW_U0_m_axi_awuser_UNCONNECTED" "NLW_U0_m_axi_awsize_UNCONNECTED" "NLW_U0_m_axi_awregion_UNCONNECTED" "NLW_U0_m_axi_awqos_UNCONNECTED" "NLW_U0_m_axi_awprot_UNCONNECTED" "NLW_U0_m_axi_awlock_UNCONNECTED" "NLW_U0_m_axi_awlen_UNCONNECTED" "NLW_U0_m_axi_awid_UNCONNECTED" "NLW_U0_m_axi_awcache_UNCONNECTED" "NLW_U0_m_axi_awburst_UNCONNECTED" "NLW_U0_m_axi_awaddr_UNCONNECTED" "NLW_U0_m_axi_aruser_UNCONNECTED" "NLW_U0_m_axi_arsize_UNCONNECTED" "NLW_U0_m_axi_arregion_UNCONNECTED" "NLW_U0_m_axi_arqos_UNCONNECTED" "NLW_U0_m_axi_arprot_UNCONNECTED" "NLW_U0_m_axi_arlock_UNCONNECTED" "NLW_U0_m_axi_arlen_UNCONNECTED" "NLW_U0_m_axi_arid_UNCONNECTED" "NLW_U0_m_axi_arcache_UNCONNECTED" "NLW_U0_m_axi_arburst_UNCONNECTED" "NLW_U0_m_axi_araddr_UNCONNECTED" "NLW_U0_data_count_UNCONNECTED" "NLW_U0_axis_wr_data_count_UNCONNECTED" "NLW_U0_axis_rd_data_count_UNCONNECTED" "NLW_U0_axis_data_count_UNCONNECTED" "NLW_U0_axi_w_wr_data_count_UNCONNECTED" "NLW_U0_axi_w_rd_data_count_UNCONNECTED" "NLW_U0_axi_w_data_count_UNCONNECTED" "NLW_U0_axi_r_wr_data_count_UNCONNECTED" "NLW_U0_axi_r_rd_data_count_UNCONNECTED" "NLW_U0_axi_r_data_count_UNCONNECTED" "NLW_U0_axi_b_wr_data_count_UNCONNECTED" "NLW_U0_axi_b_rd_data_count_UNCONNECTED" "NLW_U0_axi_b_data_count_UNCONNECTED" "NLW_U0_axi_aw_wr_data_count_UNCONNECTED" "NLW_U0_axi_aw_rd_data_count_UNCONNECTED" "NLW_U0_axi_aw_data_count_UNCONNECTED" "NLW_U0_axi_ar_wr_data_count_UNCONNECTED" "NLW_U0_axi_ar_rd_data_count_UNCONNECTED" "NLW_U0_axi_ar_data_count_UNCONNECTED" "NLW_U0_wr_rst_busy_UNCONNECTED" "NLW_U0_wr_ack_UNCONNECTED" "NLW_U0_valid_UNCONNECTED" "NLW_U0_underflow_UNCONNECTED" "NLW_U0_sbiterr_UNCONNECTED" "NLW_U0_s_axis_tready_UNCONNECTED" "NLW_U0_s_axi_wready_UNCONNECTED" "NLW_U0_s_axi_rvalid_UNCONNECTED" "NLW_U0_s_axi_rlast_UNCONNECTED" "NLW_U0_s_axi_bvalid_UNCONNECTED" "NLW_U0_s_axi_awready_UNCONNECTED" "NLW_U0_s_axi_arready_UNCONNECTED" "NLW_U0_rd_rst_busy_UNCONNECTED" "NLW_U0_prog_full_UNCONNECTED" "NLW_U0_prog_empty_UNCONNECTED" "NLW_U0_overflow_UNCONNECTED" "NLW_U0_m_axis_tvalid_UNCONNECTED" "NLW_U0_m_axis_tlast_UNCONNECTED" "NLW_U0_m_axi_wvalid_UNCONNECTED" "NLW_U0_m_axi_wlast_UNCONNECTED" "NLW_U0_m_axi_rready_UNCONNECTED" "NLW_U0_m_axi_bready_UNCONNECTED" "NLW_U0_m_axi_awvalid_UNCONNECTED" "NLW_U0_m_axi_arvalid_UNCONNECTED" "NLW_U0_dbiterr_UNCONNECTED" "NLW_U0_axis_underflow_UNCONNECTED" "NLW_U0_axis_sbiterr_UNCONNECTED" "NLW_U0_axis_prog_full_UNCONNECTED" "NLW_U0_axis_prog_empty_UNCONNECTED" "NLW_U0_axis_overflow_UNCONNECTED" "NLW_U0_axis_dbiterr_UNCONNECTED" "NLW_U0_axi_w_underflow_UNCONNECTED" "NLW_U0_axi_w_sbiterr_UNCONNECTED" "NLW_U0_axi_w_prog_full_UNCONNECTED" "NLW_U0_axi_w_prog_empty_UNCONNECTED" "NLW_U0_axi_w_overflow_UNCONNECTED" "NLW_U0_axi_w_dbiterr_UNCONNECTED" "NLW_U0_axi_r_underflow_UNCONNECTED" "NLW_U0_axi_r_sbiterr_UNCONNECTED" "NLW_U0_axi_r_prog_full_UNCONNECTED" "NLW_U0_axi_r_prog_empty_UNCONNECTED" "NLW_U0_axi_r_overflow_UNCONNECTED" "NLW_U0_axi_r_dbiterr_UNCONNECTED" "NLW_U0_axi_b_underflow_UNCONNECTED" "NLW_U0_axi_b_sbiterr_UNCONNECTED" "NLW_U0_axi_b_prog_full_UNCONNECTED" "NLW_U0_axi_b_prog_empty_UNCONNECTED" "NLW_U0_axi_b_overflow_UNCONNECTED" "NLW_U0_axi_b_dbiterr_UNCONNECTED" "NLW_U0_axi_aw_underflow_UNCONNECTED" "NLW_U0_axi_aw_sbiterr_UNCONNECTED" "NLW_U0_axi_aw_prog_full_UNCONNECTED" "NLW_U0_axi_aw_prog_empty_UNCONNECTED" "NLW_U0_axi_aw_overflow_UNCONNECTED" "NLW_U0_axi_aw_dbiterr_UNCONNECTED" "NLW_U0_axi_ar_underflow_UNCONNECTED" "NLW_U0_axi_ar_sbiterr_UNCONNECTED" "NLW_U0_axi_ar_prog_full_UNCONNECTED" "NLW_U0_axi_ar_prog_empty_UNCONNECTED" "NLW_U0_axi_ar_overflow_UNCONNECTED" "NLW_U0_axi_ar_dbiterr_UNCONNECTED" "NLW_U0_almost_full_UNCONNECTED" "NLW_U0_almost_empty_UNCONNECTED" nil nil nil nil nil "<mod>" "ram" "ram_arbiter" "uart" "dma" "alu" "cpu" "logic [7:0]" "enum   {ASD, ASDF2}" nil nil "<mod>" "logic" "logic [7:0]" "logic" nil "logic" "logic" "logic" "logic [31:0]" "logic" "logic" "logic [31:0]" "logic" "logic [31:0]" nil nil nil nil "local_parameter_declaration" "local_parameter_declaration" "fifo_wrapper" "sreg" "output logic" "uart_rx" "<mod>" "output logic" "input logic [7:0]" "uart_tx" "<mod>" "logic" "logic [7:0]" "output logic" "logic" "logic [7:0]" "logic" "logic" "logic [7:0]" "local_parameter_declaration" "local_parameter_declaration" "<mod>" "logic [7:0]" "output logic [7:0]" "<mod>" nil nil nil nil "bin2bcd" "logic" "logic [7:0]" "logic" "logic [31:0]" "local_parameter_declaration" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" nil nil "logic" "logic" "logic" "logic" "logic" "logic" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "input logic" "input logic" "input logic" "<mod>" "regs_ram" "<mod>" "gp_ram" "logic [7:0]" "logic [7:0]" "logic" "logic" "enum logic {REGS, GP}" nil nil "logic [7:0]" "logic [7:0]" "<mod>" "logic [7:0]" "<mod>" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "empty" "full" "dout" "rd_en" "wr_en" "din" "rst" "clk" "fifo_generator_0" nil "logic" "logic" "input logic [7:0]" "input logic" "input logic" "input logic" "<mod>" "local_parameter_declaration" "local_parameter_declaration" nil nil "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" nil nil nil nil nil nil nil nil nil nil "output logic" "output logic" "input logic" "logic" "dma_arbiter" "<mod>" "output logic" "output logic" "dma_rx" "<mod>" "output logic" "logic [7:0]" "input logic" "dma_tx" "<mod>" "input logic [7:0]" "input logic [7:0]" "input logic" "input logic" "input logic" "input logic" "logic" "logic" "input logic" "logic" "logic" "logic" "logic" "logic" "logic" "logic" "logic" "logic [7:0]" "logic" "logic" "logic [7:0]" "RX_Full" "logic" "RX_Empty" "RX_Data" "<mod>" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "<t>" "local_parameter_declaration" "local_parameter_declaration" "<t>" "<t>" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "<t>" "<t>" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "<t>" "logic [7:0]" "logic [11:0]" "input logic [7:0]" "logic [11:0]" "logic [11:0]" "logic" "logic" "logic" "state_t" nil nil nil nil nil "logic [7:0]" "logic [7:0]" "logic" "logic" "logic" "logic" "logic [7:0]" "logic [7:0]" "logic" "logic" "logic" "logic [7:0]" "logic [11:0]" "logic [11:0]" "<mod>" "logic [3:0]" "logic [7:0]" "logic [DEC_DIGITS-1:0]" "logic [BIN_WIDTH-1:0]" "logic [DEC_DIGITS*4-1:0]" "state_t" "enum logic[1:0] {\n                 IDLE = 0,\n                 START_BIT = 1,\n                 SEND_DATA = 2,\n                 STOP_BIT = 3\n                 }" nil nil nil nil nil nil "logic" "logic [DEC_DIGITS*4-1:0]" "logic" "logic [BIN_WIDTH-1:0]" "local_parameter_declaration" "local_parameter_declaration" "<mod>" nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic" "logic" "logic" "logic" "logic" "logic" "logic" "logic" "logic" "logic" "logic" "logic" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "local_parameter_declaration" "local_parameter_declaration" "logic" "logic" "logic" "logic" "logic [7:0]" "logic [7:0]" "alu_op" "enum logic[4:0] {\n                 nop,                                  // no operation\n                 op_lda, op_ldb, op_ldacc, op_ldid,    // external value load\n                 op_mvacc2id, op_mvacc2a, op_mvacc2b,  // internal load\n                 op_add, op_sub, op_shiftl, op_shiftr, // arithmetic operations\n                 op_and, op_or, op_xor,                // logic operations\n                 op_cmpe, op_cmpl, op_cmpg,            // compare operations\n                 op_ascii2bin, op_bin2ascii,           // conversion operations\n                 op_oeacc                              // output enable\n                 }" "logic" "logic" "<mod>" "<pkg>" "FDPE" "LUT2" "FDPE" "FDPE" "SRL16E" "FDRE" "FDRE" "FDRE" "FDRE" "FDRE" "FDRE" "FDRE" "LUT2" "fifo_generator_0_fifo_generator_top" "fifo_generator_0_builtin_top_v6" "fifo_generator_0_reset_builtin" "fifo_generator_0_fifo_generator_v13_2_3_builtin" "fifo_generator_0_builtin_extdepth_v6" "fifo_generator_0_builtin_prim_v6" nil "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>"))
 ((point-max "pac")
  ("<t>" "<t>" "<mod>" "ucontroller" "tb_program" nil "<t>" "logic [7:0]" "<t>" "<t>" "<t>" "<mod>" "<t>" "<mod>" "<mod>" "<t>" "<t>" "<t>" "<t>" "<t>" "<t>" "<t>" "<t>" "<t>" "local_parameter_declaration" "<mod>" "<t>" "<t>" "logic [11:0]" "<mod>" "<mod>" "input logic [7:0]" "<t>" "bin2bcd" "<mod>" "input logic [7:0]" "input logic [7:0]" "<t>" "input logic [7:0]" "input logic [7:0]" "<t>" "input logic [7:0]" "input logic [7:0]" "<t>" "input logic [7:0]" "input logic [7:0]" "<t>" "input logic [7:0]" "input logic [7:0]" "<t>" "input logic [7:0]" "input logic [7:0]" "<t>" "input alu_op" "<t>" "local_parameter_declaration" "input logic[7:0]" "input alu_op" "<t>" "<t>" "uart" "local_parameter_declaration" "<mod>" "reg" "reg" "reg" "reg" "reg" "reg" "reg" "reg" "reg" "reg" "reg" "reg" "reg" "JTAG_TRST_GLBL" "JTAG_TMS_GLBL" "JTAG_TDI_GLBL" "JTAG_TCK_GLBL" "JTAG_TDO_GLBL" "reg" "reg" "reg" "DI_GLBL" "DO_GLBL" "FCSBO_GLBL" "CCLKO_GLBL" "PROGB_GLBL" "PLL_LOCKG" "p_up_tmp" "PRLD" "GWE" "GTS" "GSR" nil nil "<mod>" nil nil nil nil nil nil nil nil nil nil nil nil nil "input logic [7:0]" nil nil nil nil nil "LUT1" "LUT1" "LUT1" "LUT1" nil nil "wr_rst_reg2" "wr_rst_reg1" "wr_rst_reg" "rd_rst_reg2" "rd_rst_reg1" "power_on_wr_rst" "power_on_rd_rst" nil "fifo_generator_0_fifo_generator_v13_2_3_synth" nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil "prog_full_fifo" "prog_empty_fifo" "p_5_out" "p_4_out" "LUT1" "LUT1" "LUT1" nil nil "LUT1" nil nil nil "sbr_d1" "sbr_as_reg" "dbr_d1" "dbr_as_reg" nil nil "rd_rst_i" nil "<mod>" nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil "fifo_generator_0_fifo_generator_v13_2_3" nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil "<mod>" "NLW_U0_wr_data_count_UNCONNECTED" "NLW_U0_s_axi_ruser_UNCONNECTED" "NLW_U0_s_axi_rresp_UNCONNECTED" "NLW_U0_s_axi_rid_UNCONNECTED" "NLW_U0_s_axi_rdata_UNCONNECTED" "NLW_U0_s_axi_buser_UNCONNECTED" "NLW_U0_s_axi_bresp_UNCONNECTED" "NLW_U0_s_axi_bid_UNCONNECTED" "NLW_U0_rd_data_count_UNCONNECTED" "NLW_U0_m_axis_tuser_UNCONNECTED" "NLW_U0_m_axis_tstrb_UNCONNECTED" "NLW_U0_m_axis_tkeep_UNCONNECTED" "NLW_U0_m_axis_tid_UNCONNECTED" "NLW_U0_m_axis_tdest_UNCONNECTED" "NLW_U0_m_axis_tdata_UNCONNECTED" "NLW_U0_m_axi_wuser_UNCONNECTED" "NLW_U0_m_axi_wstrb_UNCONNECTED" "NLW_U0_m_axi_wid_UNCONNECTED" "NLW_U0_m_axi_wdata_UNCONNECTED" "NLW_U0_m_axi_awuser_UNCONNECTED" "NLW_U0_m_axi_awsize_UNCONNECTED" "NLW_U0_m_axi_awregion_UNCONNECTED" "NLW_U0_m_axi_awqos_UNCONNECTED" "NLW_U0_m_axi_awprot_UNCONNECTED" "NLW_U0_m_axi_awlock_UNCONNECTED" "NLW_U0_m_axi_awlen_UNCONNECTED" "NLW_U0_m_axi_awid_UNCONNECTED" "NLW_U0_m_axi_awcache_UNCONNECTED" "NLW_U0_m_axi_awburst_UNCONNECTED" "NLW_U0_m_axi_awaddr_UNCONNECTED" "NLW_U0_m_axi_aruser_UNCONNECTED" "NLW_U0_m_axi_arsize_UNCONNECTED" "NLW_U0_m_axi_arregion_UNCONNECTED" "NLW_U0_m_axi_arqos_UNCONNECTED" "NLW_U0_m_axi_arprot_UNCONNECTED" "NLW_U0_m_axi_arlock_UNCONNECTED" "NLW_U0_m_axi_arlen_UNCONNECTED" "NLW_U0_m_axi_arid_UNCONNECTED" "NLW_U0_m_axi_arcache_UNCONNECTED" "NLW_U0_m_axi_arburst_UNCONNECTED" "NLW_U0_m_axi_araddr_UNCONNECTED" "NLW_U0_data_count_UNCONNECTED" "NLW_U0_axis_wr_data_count_UNCONNECTED" "NLW_U0_axis_rd_data_count_UNCONNECTED" "NLW_U0_axis_data_count_UNCONNECTED" "NLW_U0_axi_w_wr_data_count_UNCONNECTED" "NLW_U0_axi_w_rd_data_count_UNCONNECTED" "NLW_U0_axi_w_data_count_UNCONNECTED" "NLW_U0_axi_r_wr_data_count_UNCONNECTED" "NLW_U0_axi_r_rd_data_count_UNCONNECTED" "NLW_U0_axi_r_data_count_UNCONNECTED" "NLW_U0_axi_b_wr_data_count_UNCONNECTED" "NLW_U0_axi_b_rd_data_count_UNCONNECTED" "NLW_U0_axi_b_data_count_UNCONNECTED" "NLW_U0_axi_aw_wr_data_count_UNCONNECTED" "NLW_U0_axi_aw_rd_data_count_UNCONNECTED" "NLW_U0_axi_aw_data_count_UNCONNECTED" "NLW_U0_axi_ar_wr_data_count_UNCONNECTED" "NLW_U0_axi_ar_rd_data_count_UNCONNECTED" "NLW_U0_axi_ar_data_count_UNCONNECTED" "NLW_U0_wr_rst_busy_UNCONNECTED" "NLW_U0_wr_ack_UNCONNECTED" "NLW_U0_valid_UNCONNECTED" "NLW_U0_underflow_UNCONNECTED" "NLW_U0_sbiterr_UNCONNECTED" "NLW_U0_s_axis_tready_UNCONNECTED" "NLW_U0_s_axi_wready_UNCONNECTED" "NLW_U0_s_axi_rvalid_UNCONNECTED" "NLW_U0_s_axi_rlast_UNCONNECTED" "NLW_U0_s_axi_bvalid_UNCONNECTED" "NLW_U0_s_axi_awready_UNCONNECTED" "NLW_U0_s_axi_arready_UNCONNECTED" "NLW_U0_rd_rst_busy_UNCONNECTED" "NLW_U0_prog_full_UNCONNECTED" "NLW_U0_prog_empty_UNCONNECTED" "NLW_U0_overflow_UNCONNECTED" "NLW_U0_m_axis_tvalid_UNCONNECTED" "NLW_U0_m_axis_tlast_UNCONNECTED" "NLW_U0_m_axi_wvalid_UNCONNECTED" "NLW_U0_m_axi_wlast_UNCONNECTED" "NLW_U0_m_axi_rready_UNCONNECTED" "NLW_U0_m_axi_bready_UNCONNECTED" "NLW_U0_m_axi_awvalid_UNCONNECTED" "NLW_U0_m_axi_arvalid_UNCONNECTED" "NLW_U0_dbiterr_UNCONNECTED" "NLW_U0_axis_underflow_UNCONNECTED" "NLW_U0_axis_sbiterr_UNCONNECTED" "NLW_U0_axis_prog_full_UNCONNECTED" "NLW_U0_axis_prog_empty_UNCONNECTED" "NLW_U0_axis_overflow_UNCONNECTED" "NLW_U0_axis_dbiterr_UNCONNECTED" "NLW_U0_axi_w_underflow_UNCONNECTED" "NLW_U0_axi_w_sbiterr_UNCONNECTED" "NLW_U0_axi_w_prog_full_UNCONNECTED" "NLW_U0_axi_w_prog_empty_UNCONNECTED" "NLW_U0_axi_w_overflow_UNCONNECTED" "NLW_U0_axi_w_dbiterr_UNCONNECTED" "NLW_U0_axi_r_underflow_UNCONNECTED" "NLW_U0_axi_r_sbiterr_UNCONNECTED" "NLW_U0_axi_r_prog_full_UNCONNECTED" "NLW_U0_axi_r_prog_empty_UNCONNECTED" "NLW_U0_axi_r_overflow_UNCONNECTED" "NLW_U0_axi_r_dbiterr_UNCONNECTED" "NLW_U0_axi_b_underflow_UNCONNECTED" "NLW_U0_axi_b_sbiterr_UNCONNECTED" "NLW_U0_axi_b_prog_full_UNCONNECTED" "NLW_U0_axi_b_prog_empty_UNCONNECTED" "NLW_U0_axi_b_overflow_UNCONNECTED" "NLW_U0_axi_b_dbiterr_UNCONNECTED" "NLW_U0_axi_aw_underflow_UNCONNECTED" "NLW_U0_axi_aw_sbiterr_UNCONNECTED" "NLW_U0_axi_aw_prog_full_UNCONNECTED" "NLW_U0_axi_aw_prog_empty_UNCONNECTED" "NLW_U0_axi_aw_overflow_UNCONNECTED" "NLW_U0_axi_aw_dbiterr_UNCONNECTED" "NLW_U0_axi_ar_underflow_UNCONNECTED" "NLW_U0_axi_ar_sbiterr_UNCONNECTED" "NLW_U0_axi_ar_prog_full_UNCONNECTED" "NLW_U0_axi_ar_prog_empty_UNCONNECTED" "NLW_U0_axi_ar_overflow_UNCONNECTED" "NLW_U0_axi_ar_dbiterr_UNCONNECTED" "NLW_U0_almost_full_UNCONNECTED" "NLW_U0_almost_empty_UNCONNECTED" nil nil nil nil nil "<mod>" "ram" "ram_arbiter" "uart" "dma" "alu" "cpu" "logic [7:0]" "enum   {ASD, ASDF2}" nil nil "<mod>" "logic" "logic [7:0]" "logic" nil "logic" "logic" "logic" "logic [31:0]" "logic" "logic" "logic [31:0]" "logic" "logic [31:0]" nil nil nil nil "local_parameter_declaration" "local_parameter_declaration" "fifo_wrapper" "sreg" "output logic" "uart_rx" "<mod>" "output logic" "input logic [7:0]" "uart_tx" "<mod>" "logic" "logic [7:0]" "output logic" "logic" "logic [7:0]" "logic" "logic" "logic [7:0]" "local_parameter_declaration" "local_parameter_declaration" "<mod>" "logic [7:0]" "output logic [7:0]" "<mod>" nil nil nil nil "bin2bcd" "logic" "logic [7:0]" "logic" "logic [31:0]" "local_parameter_declaration" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" nil nil "logic" "logic" "logic" "logic" "logic" "logic" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "input logic" "input logic" "input logic" "<mod>" "regs_ram" "<mod>" "gp_ram" "logic [7:0]" "logic [7:0]" "logic" "logic" "enum logic {REGS, GP}" nil nil "logic [7:0]" "logic [7:0]" "<mod>" "logic [7:0]" "<mod>" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "empty" "full" "dout" "rd_en" "wr_en" "din" "rst" "clk" "fifo_generator_0" nil "logic" "logic" "input logic [7:0]" "input logic" "input logic" "input logic" "<mod>" "local_parameter_declaration" "local_parameter_declaration" nil nil "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" nil nil nil nil nil nil nil nil nil nil "output logic" "output logic" "input logic" "logic" "dma_arbiter" "<mod>" "output logic" "output logic" "dma_rx" "<mod>" "output logic" "logic [7:0]" "input logic" "dma_tx" "<mod>" "input logic [7:0]" "input logic [7:0]" "input logic" "input logic" "input logic" "input logic" "logic" "logic" "input logic" "logic" "logic" "logic" "logic" "logic" "logic" "logic" "logic" "logic [7:0]" "logic" "logic" "logic [7:0]" "RX_Full" "logic" "RX_Empty" "RX_Data" "<mod>" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "<t>" "local_parameter_declaration" "local_parameter_declaration" "<t>" "<t>" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "<t>" "<t>" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "local_parameter_declaration" "<t>" "logic [7:0]" "logic [11:0]" "input logic [7:0]" "logic [11:0]" "logic [11:0]" "logic" "logic" "logic" "state_t" nil nil nil nil nil "logic [7:0]" "logic [7:0]" "logic" "logic" "logic" "logic" "logic [7:0]" "logic [7:0]" "logic" "logic" "logic" "logic [7:0]" "logic [11:0]" "logic [11:0]" "<mod>" "logic [3:0]" "logic [7:0]" "logic [DEC_DIGITS-1:0]" "logic [BIN_WIDTH-1:0]" "logic [DEC_DIGITS*4-1:0]" "state_t" "enum logic[1:0] {\n                 IDLE = 0,\n                 START_BIT = 1,\n                 SEND_DATA = 2,\n                 STOP_BIT = 3\n                 }" nil nil nil nil nil nil "logic" "logic [DEC_DIGITS*4-1:0]" "logic" "logic [BIN_WIDTH-1:0]" "local_parameter_declaration" "local_parameter_declaration" "<mod>" nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic" "logic" "logic" "logic" "logic" "logic" "logic" "logic" "logic" "logic" "logic" "logic" "logic [7:0]" "logic [7:0]" "logic [7:0]" "logic [7:0]" "local_parameter_declaration" "local_parameter_declaration" "logic" "logic" "logic" "logic" "logic [7:0]" "logic [7:0]" "alu_op" "enum logic[4:0] {\n                 nop,                                  // no operation\n                 op_lda, op_ldb, op_ldacc, op_ldid,    // external value load\n                 op_mvacc2id, op_mvacc2a, op_mvacc2b,  // internal load\n                 op_add, op_sub, op_shiftl, op_shiftr, // arithmetic operations\n                 op_and, op_or, op_xor,                // logic operations\n                 op_cmpe, op_cmpl, op_cmpg,            // compare operations\n                 op_ascii2bin, op_bin2ascii,           // conversion operations\n                 op_oeacc                              // output enable\n                 }" "logic" "logic" "<mod>" "<pkg>" "FDPE" "LUT2" "FDPE" "FDPE" "SRL16E" "FDRE" "FDRE" "FDRE" "FDRE" "FDRE" "FDRE" "FDRE" "LUT2" "fifo_generator_0_fifo_generator_top" "fifo_generator_0_builtin_top_v6" "fifo_generator_0_reset_builtin" "fifo_generator_0_fifo_generator_v13_2_3_builtin" "fifo_generator_0_builtin_extdepth_v6" "fifo_generator_0_builtin_prim_v6" nil "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>" "<kwd>")))
