$date
	Mon Oct 13 16:05:23 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux_8x1_tb $end
$var wire 1 ! y $end
$var reg 8 " a [7:0] $end
$var reg 3 # s [2:0] $end
$var integer 32 $ i [31:0] $end
$scope module inst $end
$var wire 8 % a [7:0] $end
$var wire 3 & s [2:0] $end
$var reg 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
b1010110 %
b0 $
b0 #
b1010110 "
0!
$end
#5
1!
b1 #
b1 &
b1 $
#10
b10 #
b10 &
b10 $
#15
0!
b11 #
b11 &
b11 $
#20
1!
b100 #
b100 &
b100 $
#25
0!
b101 #
b101 &
b101 $
#30
1!
b110 #
b110 &
b110 $
#35
0!
b111 #
b111 &
b111 $
#40
b1000 $
