// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module rx_exh_fsm_512_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        msnTable2rxExh_rsp_V_dout,
        msnTable2rxExh_rsp_V_empty_n,
        msnTable2rxExh_rsp_V_read,
        exh_lengthFifo_V_V_dout,
        exh_lengthFifo_V_V_empty_n,
        exh_lengthFifo_V_V_read,
        rx_readReqAddr_pop_r_1_dout,
        rx_readReqAddr_pop_r_1_empty_n,
        rx_readReqAddr_pop_r_1_read,
        rx_fsm2exh_MetaFifo_s_11_dout,
        rx_fsm2exh_MetaFifo_s_11_empty_n,
        rx_fsm2exh_MetaFifo_s_11_read,
        rx_drop2exhFsm_MetaF_1_dout,
        rx_drop2exhFsm_MetaF_1_empty_n,
        rx_drop2exhFsm_MetaF_1_read,
        rx_pkgShiftTypeFifo_s_8_din,
        rx_pkgShiftTypeFifo_s_8_full_n,
        rx_pkgShiftTypeFifo_s_8_write,
        rxExh2msnTable_upd_r_1_din,
        rxExh2msnTable_upd_r_1_full_n,
        rxExh2msnTable_upd_r_1_write,
        rx_pkgSplitTypeFifo_s_7_din,
        rx_pkgSplitTypeFifo_s_7_full_n,
        rx_pkgSplitTypeFifo_s_7_write,
        rx_readRequestFifo_V_din,
        rx_readRequestFifo_V_full_n,
        rx_readRequestFifo_V_write,
        rx_exhEventMetaFifo_s_12_din,
        rx_exhEventMetaFifo_s_12_full_n,
        rx_exhEventMetaFifo_s_12_write,
        rx_readReqAddr_pop_r_4_din,
        rx_readReqAddr_pop_r_4_full_n,
        rx_readReqAddr_pop_r_4_write,
        m_axis_mem_write_cmd_TREADY,
        rx_readReqTable_upd_1_din,
        rx_readReqTable_upd_1_full_n,
        rx_readReqTable_upd_1_write,
        m_axis_mem_write_cmd_TDATA,
        m_axis_mem_write_cmd_TVALID,
        m_axis_mem_write_cmd_TDEST
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;
parameter    ap_const_lv137_lc_2 = 137'd0;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [151:0] msnTable2rxExh_rsp_V_dout;
input   msnTable2rxExh_rsp_V_empty_n;
output   msnTable2rxExh_rsp_V_read;
input  [15:0] exh_lengthFifo_V_V_dout;
input   exh_lengthFifo_V_V_empty_n;
output   exh_lengthFifo_V_V_read;
input  [63:0] rx_readReqAddr_pop_r_1_dout;
input   rx_readReqAddr_pop_r_1_empty_n;
output   rx_readReqAddr_pop_r_1_read;
input  [91:0] rx_fsm2exh_MetaFifo_s_11_dout;
input   rx_fsm2exh_MetaFifo_s_11_empty_n;
output   rx_fsm2exh_MetaFifo_s_11_read;
input  [240:0] rx_drop2exhFsm_MetaF_1_dout;
input   rx_drop2exhFsm_MetaF_1_empty_n;
output   rx_drop2exhFsm_MetaF_1_read;
output  [1:0] rx_pkgShiftTypeFifo_s_8_din;
input   rx_pkgShiftTypeFifo_s_8_full_n;
output   rx_pkgShiftTypeFifo_s_8_write;
output  [136:0] rxExh2msnTable_upd_r_1_din;
input   rxExh2msnTable_upd_r_1_full_n;
output   rxExh2msnTable_upd_r_1_write;
output  [5:0] rx_pkgSplitTypeFifo_s_7_din;
input   rx_pkgSplitTypeFifo_s_7_full_n;
output   rx_pkgSplitTypeFifo_s_7_write;
output  [128:0] rx_readRequestFifo_V_din;
input   rx_readRequestFifo_V_full_n;
output   rx_readRequestFifo_V_write;
output  [49:0] rx_exhEventMetaFifo_s_12_din;
input   rx_exhEventMetaFifo_s_12_full_n;
output   rx_exhEventMetaFifo_s_12_write;
output  [16:0] rx_readReqAddr_pop_r_4_din;
input   rx_readReqAddr_pop_r_4_full_n;
output   rx_readReqAddr_pop_r_4_write;
input   m_axis_mem_write_cmd_TREADY;
output  [40:0] rx_readReqTable_upd_1_din;
input   rx_readReqTable_upd_1_full_n;
output   rx_readReqTable_upd_1_write;
output  [95:0] m_axis_mem_write_cmd_TDATA;
output   m_axis_mem_write_cmd_TVALID;
output  [0:0] m_axis_mem_write_cmd_TDEST;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg msnTable2rxExh_rsp_V_read;
reg exh_lengthFifo_V_V_read;
reg rx_readReqAddr_pop_r_1_read;
reg rx_fsm2exh_MetaFifo_s_11_read;
reg rx_drop2exhFsm_MetaF_1_read;
reg[1:0] rx_pkgShiftTypeFifo_s_8_din;
reg rx_pkgShiftTypeFifo_s_8_write;
reg[136:0] rxExh2msnTable_upd_r_1_din;
reg rxExh2msnTable_upd_r_1_write;
reg[5:0] rx_pkgSplitTypeFifo_s_7_din;
reg rx_pkgSplitTypeFifo_s_7_write;
reg rx_readRequestFifo_V_write;
reg[49:0] rx_exhEventMetaFifo_s_12_din;
reg rx_exhEventMetaFifo_s_12_write;
reg rx_readReqAddr_pop_r_4_write;
reg rx_readReqTable_upd_1_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire   [1:0] pe_fsmState_load_load_fu_674_p1;
wire   [0:0] tmp_1_nbreadreq_fu_286_p3;
wire   [0:0] tmp_3_nbreadreq_fu_294_p3;
reg    ap_predicate_op55_read_state1;
reg    ap_predicate_op62_read_state1;
wire   [0:0] tmp_4_nbreadreq_fu_314_p3;
reg    ap_predicate_op66_read_state1;
reg    ap_predicate_op73_read_state1;
reg    ap_predicate_op75_read_state1;
wire   [0:0] tmp_nbreadreq_fu_328_p3;
wire   [0:0] tmp_2_nbreadreq_fu_336_p3;
reg    ap_predicate_op82_read_state1;
reg    ap_predicate_op87_read_state1;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [1:0] pe_fsmState_load_reg_1467;
reg   [4:0] tmp_op_code_reg_1471;
reg    ap_predicate_op105_write_state2;
reg    ap_predicate_op114_write_state2;
reg    ap_predicate_op115_write_state2;
reg    ap_predicate_op124_write_state2;
reg   [0:0] icmp_ln906_reg_1509;
reg    ap_predicate_op133_write_state2;
reg    ap_predicate_op138_write_state2;
reg   [0:0] icmp_ln883_1_reg_1513;
reg    ap_predicate_op147_write_state2;
reg    ap_predicate_op151_write_state2;
reg    ap_predicate_op168_write_state2;
reg   [0:0] icmp_ln822_reg_1517;
reg    ap_predicate_op171_write_state2;
reg    ap_predicate_op173_write_state2;
reg    ap_predicate_op174_write_state2;
reg   [0:0] icmp_ln883_reg_1531;
reg    ap_predicate_op217_write_state2;
reg   [0:0] icmp_ln801_reg_1543;
reg    ap_predicate_op219_write_state2;
reg    ap_predicate_op221_write_state2;
reg    ap_predicate_op222_write_state2;
reg   [0:0] tmp_reg_1559;
reg   [0:0] tmp_2_reg_1563;
reg    ap_predicate_op227_write_state2;
reg   [0:0] empty_227_reg_1583;
reg    ap_predicate_op229_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
wire    memoryWriteCmd_V_dat_1_ack_in;
reg    ap_predicate_op108_write_state2;
reg    ap_predicate_op128_write_state2;
reg    ap_predicate_op136_write_state2;
reg   [0:0] icmp_ln827_reg_1522;
reg    ap_predicate_op162_write_state2;
reg   [0:0] empty_230_reg_1535;
reg   [0:0] icmp_ln792_reg_1539;
reg    ap_predicate_op191_write_state2;
reg    ap_predicate_op202_write_state2;
reg    ap_block_state2_io;
reg   [1:0] pe_fsmState_load_reg_1467_pp0_iter1_reg;
reg   [4:0] tmp_op_code_reg_1471_pp0_iter1_reg;
reg   [0:0] icmp_ln879_reg_1597;
reg    ap_predicate_op248_write_state3;
wire    memoryWriteCmd_V_dat_1_ack_out;
reg   [1:0] memoryWriteCmd_V_dat_1_state;
wire    memoryWriteCmd_V_dest_V_1_ack_out;
reg   [1:0] memoryWriteCmd_V_dest_V_1_state;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_predicate_op245_write_state3;
reg   [0:0] icmp_ln906_reg_1509_pp0_iter1_reg;
reg    ap_predicate_op250_write_state3;
reg    ap_predicate_op252_write_state3;
reg   [0:0] icmp_ln827_reg_1522_pp0_iter1_reg;
reg    ap_predicate_op257_write_state3;
reg   [0:0] icmp_ln883_reg_1531_pp0_iter1_reg;
reg   [0:0] empty_230_reg_1535_pp0_iter1_reg;
reg   [0:0] icmp_ln792_reg_1539_pp0_iter1_reg;
reg    ap_predicate_op261_write_state3;
reg    ap_predicate_op264_write_state3;
reg    ap_block_state3_io;
reg    ap_block_pp0_stage0_11001;
reg   [95:0] memoryWriteCmd_V_dat_1_data_in;
reg   [95:0] memoryWriteCmd_V_dat_1_data_out;
reg    memoryWriteCmd_V_dat_1_vld_in;
wire    memoryWriteCmd_V_dat_1_vld_out;
reg   [95:0] memoryWriteCmd_V_dat_1_payload_A;
reg   [95:0] memoryWriteCmd_V_dat_1_payload_B;
reg    memoryWriteCmd_V_dat_1_sel_rd;
reg    memoryWriteCmd_V_dat_1_sel_wr;
wire    memoryWriteCmd_V_dat_1_sel;
wire    memoryWriteCmd_V_dat_1_load_A;
wire    memoryWriteCmd_V_dat_1_load_B;
wire    memoryWriteCmd_V_dat_1_state_cmp_full;
reg   [0:0] memoryWriteCmd_V_dest_V_1_data_in;
reg   [0:0] memoryWriteCmd_V_dest_V_1_data_out;
reg    memoryWriteCmd_V_dest_V_1_vld_in;
wire    memoryWriteCmd_V_dest_V_1_vld_out;
wire    memoryWriteCmd_V_dest_V_1_ack_in;
reg   [0:0] memoryWriteCmd_V_dest_V_1_payload_A;
reg   [0:0] memoryWriteCmd_V_dest_V_1_payload_B;
reg    memoryWriteCmd_V_dest_V_1_sel_rd;
reg    memoryWriteCmd_V_dest_V_1_sel_wr;
wire    memoryWriteCmd_V_dest_V_1_sel;
wire    memoryWriteCmd_V_dest_V_1_load_A;
wire    memoryWriteCmd_V_dest_V_1_load_B;
wire    memoryWriteCmd_V_dest_V_1_state_cmp_full;
reg   [1:0] pe_fsmState;
reg   [4:0] meta_op_code_6;
reg   [23:0] meta_dest_qp_V_2;
reg   [23:0] meta_psn_V_2;
reg   [0:0] consumeReadAddr;
reg   [23:0] dmaMeta_msn_V;
reg   [63:0] dmaMeta_vaddr_V;
reg   [15:0] udpLength_V;
reg   [223:0] exHeader_header_V;
reg   [31:0] dmaMeta_dma_length_V;
reg   [63:0] readReqAddr_V;
reg    m_axis_mem_write_cmd_TDATA_blk_n;
wire    ap_block_pp0_stage0;
reg    rx_fsm2exh_MetaFifo_s_11_blk_n;
reg    rx_drop2exhFsm_MetaF_1_blk_n;
reg    rxExh2msnTable_upd_r_1_blk_n;
reg    rx_readReqAddr_pop_r_4_blk_n;
reg    msnTable2rxExh_rsp_V_blk_n;
reg    exh_lengthFifo_V_V_blk_n;
reg    rx_readReqAddr_pop_r_1_blk_n;
reg    rx_exhEventMetaFifo_s_12_blk_n;
reg    rx_pkgSplitTypeFifo_s_7_blk_n;
reg    rx_pkgShiftTypeFifo_s_8_blk_n;
reg    rx_readRequestFifo_V_blk_n;
reg    rx_readReqTable_upd_1_blk_n;
reg   [223:0] reg_587;
wire   [4:0] tmp_op_code_load_fu_678_p1;
wire   [7:0] grp_fu_441_p4;
reg   [7:0] reg_598;
wire   [7:0] grp_fu_451_p4;
reg   [7:0] reg_602;
wire   [7:0] grp_fu_461_p4;
reg   [7:0] reg_606;
wire   [7:0] grp_fu_471_p4;
reg   [7:0] reg_610;
reg   [23:0] tmp_msn_V_4_reg_1486;
reg   [63:0] tmp_data_addr_V_reg_1492;
reg   [15:0] udpLength_V_load_reg_1501;
wire   [0:0] icmp_ln906_fu_698_p2;
wire   [0:0] icmp_ln883_1_fu_716_p2;
wire   [0:0] icmp_ln822_fu_722_p2;
wire   [0:0] icmp_ln827_fu_744_p2;
wire   [31:0] headerLen_V_fu_750_p5;
reg   [31:0] headerLen_V_reg_1526;
wire   [0:0] icmp_ln883_fu_762_p2;
wire   [0:0] empty_230_fu_780_p2;
wire   [0:0] icmp_ln792_fu_802_p2;
wire   [0:0] icmp_ln801_fu_808_p2;
reg   [23:0] tmp_dest_qp_V_load_n_reg_1567;
reg   [23:0] tmp_psn_V_load_new_i_reg_1572;
reg   [15:0] tmp_qpn_V_11_reg_1577;
wire   [0:0] empty_227_fu_914_p2;
reg   [23:0] tmp_psn_V_reg_1587;
wire  signed [95:0] tmp_data_5_fu_960_p1;
wire   [0:0] icmp_ln879_fu_1005_p2;
wire   [15:0] tmp_qpn_V_8_fu_1011_p1;
reg   [15:0] tmp_qpn_V_8_reg_1601;
wire  signed [95:0] tmp_data_3_fu_1040_p1;
wire  signed [95:0] tmp_data_4_fu_1078_p1;
wire   [0:0] route_3_fu_1152_p2;
wire  signed [95:0] tmp_data_2_fu_1189_p1;
wire   [0:0] route_fu_1249_p2;
wire   [95:0] tmp_data_1_fu_1278_p13;
wire  signed [95:0] tmp_data_fu_1333_p1;
reg    ap_block_pp0_stage0_subdone;
reg   [0:0] ap_phi_mux_consumeReadAddr_new_s_phi_fu_423_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_consumeReadAddr_new_s_reg_420;
wire   [4:0] trunc_ln380_fu_846_p1;
wire   [23:0] trunc_ln321_fu_814_p1;
wire   [23:0] trunc_ln321_2_fu_824_p1;
reg    ap_block_pp0_stage0_01001;
wire   [136:0] tmp_16_fu_978_p5;
wire   [136:0] tmp_14_2_fu_1059_p5;
wire   [136:0] tmp_12_fu_1131_p4;
wire   [136:0] tmp_8_fu_1207_p6;
wire   [136:0] tmp_5_2_fu_1386_p6;
reg   [136:0] tmp_2_4_fu_1439_p4;
wire   [5:0] tmp_15_fu_1083_p3;
wire   [5:0] tmp_10_fu_1231_p3;
wire   [5:0] tmp_7_2_fu_1410_p3;
wire   [49:0] tmp_9_fu_1222_p3;
wire   [49:0] tmp_6137_fu_1401_p3;
wire   [31:0] tmp_dma_length_V_1_fu_704_p5;
wire   [4:0] add_ln827_fu_728_p2;
wire   [3:0] tmp_31_fu_734_p4;
wire   [0:0] empty_229_fu_774_p2;
wire   [0:0] empty_228_fu_768_p2;
wire   [4:0] add_ln792_fu_786_p2;
wire   [3:0] tmp_33_fu_792_p4;
wire   [0:0] empty_226_fu_908_p2;
wire   [0:0] empty_fu_902_p2;
wire   [16:0] zext_ln214_1_fu_940_p1;
wire  signed [16:0] payLoadLength_V_5_fu_943_p2;
wire   [80:0] tmp_s_fu_953_p3;
wire  signed [31:0] sext_ln214_1_fu_949_p1;
wire   [63:0] zext_ln209_fu_969_p1;
wire   [63:0] tmp_vaddr_V_fu_973_p2;
wire   [23:0] grp_fu_519_p2;
wire   [15:0] tmp_qpn_V_fu_965_p1;
wire   [1:0] p_Result_i60_i_fu_995_p4;
wire   [16:0] zext_ln214_3_fu_1015_p1;
wire  signed [16:0] payLoadLength_V_4_fu_1018_p2;
wire   [80:0] tmp_14_fu_1032_p3;
wire  signed [31:0] sext_ln214_3_fu_1024_p1;
wire   [63:0] zext_ln209_3_fu_1049_p1;
wire   [63:0] tmp_vaddr_V_3_fu_1053_p2;
wire   [15:0] tmp_qpn_V_9_fu_1045_p1;
wire   [80:0] tmp_7_fu_1071_p3;
wire   [0:0] route_4_fu_1091_p2;
wire   [7:0] grp_fu_664_p4;
wire   [7:0] grp_fu_654_p4;
wire   [7:0] grp_fu_644_p4;
wire   [7:0] grp_fu_634_p4;
wire   [7:0] grp_fu_624_p4;
wire   [7:0] grp_fu_614_p4;
wire   [15:0] tmp_qpn_V_7_fu_1127_p1;
wire   [0:0] icmp_ln822_1_fu_1142_p2;
wire   [0:0] xor_ln822_fu_1147_p2;
wire   [16:0] zext_ln214_fu_1159_p1;
wire  signed [16:0] payLoadLength_V_3_fu_1162_p2;
wire  signed [31:0] sext_ln214_fu_1168_p1;
wire   [80:0] tmp_6_fu_1182_p3;
wire   [63:0] zext_ln209_1_fu_1198_p1;
wire   [31:0] remainingLength_V_2_fu_1176_p2;
wire   [63:0] tmp_vaddr_V_1_fu_1202_p2;
wire   [15:0] tmp_qpn_V_5_fu_1194_p1;
wire   [0:0] icmp_ln775_fu_1239_p2;
wire   [0:0] icmp_ln775_1_fu_1244_p2;
wire   [16:0] zext_ln214_2_fu_1256_p1;
wire  signed [16:0] payLoadLength_V_fu_1259_p2;
wire  signed [31:0] sext_ln214_2_fu_1265_p1;
wire   [7:0] trunc_ln647_3_fu_1274_p1;
wire   [7:0] grp_fu_578_p4;
wire   [7:0] grp_fu_569_p4;
wire   [7:0] grp_fu_560_p4;
wire   [7:0] grp_fu_551_p4;
wire   [7:0] grp_fu_542_p4;
wire   [7:0] grp_fu_533_p4;
wire   [7:0] grp_fu_524_p4;
wire   [7:0] trunc_ln647_fu_1307_p1;
wire   [80:0] tmp_5_fu_1311_p10;
wire   [7:0] trunc_ln647_4_fu_1352_p1;
wire   [7:0] p_Result_122_6_i_i_2_fu_1342_p4;
wire   [63:0] agg_result_V_0_7_i_i_fu_1356_p9;
wire   [63:0] zext_ln209_2_fu_1376_p1;
wire   [31:0] remainingLength_V_fu_1269_p2;
wire   [63:0] tmp_vaddr_V_4_fu_1380_p2;
wire   [15:0] tmp_qpn_V_10_fu_1338_p1;
wire   [136:0] tmp_2_3_fu_1428_p5;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to1;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_1703;
reg    ap_condition_1709;
reg    ap_condition_1016;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 memoryWriteCmd_V_dat_1_state = 2'd0;
#0 memoryWriteCmd_V_dest_V_1_state = 2'd0;
#0 memoryWriteCmd_V_dat_1_sel_rd = 1'b0;
#0 memoryWriteCmd_V_dat_1_sel_wr = 1'b0;
#0 memoryWriteCmd_V_dest_V_1_sel_rd = 1'b0;
#0 memoryWriteCmd_V_dest_V_1_sel_wr = 1'b0;
#0 pe_fsmState = 2'd0;
#0 meta_op_code_6 = 5'd17;
#0 meta_dest_qp_V_2 = 24'd0;
#0 meta_psn_V_2 = 24'd0;
#0 consumeReadAddr = 1'd0;
#0 dmaMeta_msn_V = 24'd0;
#0 dmaMeta_vaddr_V = 64'd0;
#0 udpLength_V = 16'd0;
#0 exHeader_header_V = 224'd0;
#0 dmaMeta_dma_length_V = 32'd0;
#0 readReqAddr_V = 64'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        memoryWriteCmd_V_dat_1_sel_rd <= 1'b0;
    end else begin
        if (((memoryWriteCmd_V_dat_1_vld_out == 1'b1) & (memoryWriteCmd_V_dat_1_ack_out == 1'b1))) begin
            memoryWriteCmd_V_dat_1_sel_rd <= ~memoryWriteCmd_V_dat_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        memoryWriteCmd_V_dat_1_sel_wr <= 1'b0;
    end else begin
        if (((memoryWriteCmd_V_dat_1_vld_in == 1'b1) & (memoryWriteCmd_V_dat_1_ack_in == 1'b1))) begin
            memoryWriteCmd_V_dat_1_sel_wr <= ~memoryWriteCmd_V_dat_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        memoryWriteCmd_V_dat_1_state <= 2'd0;
    end else begin
        if ((((memoryWriteCmd_V_dat_1_state == 2'd3) & (memoryWriteCmd_V_dat_1_vld_in == 1'b0) & (memoryWriteCmd_V_dat_1_ack_out == 1'b1)) | ((memoryWriteCmd_V_dat_1_vld_in == 1'b0) & (memoryWriteCmd_V_dat_1_state == 2'd2)))) begin
            memoryWriteCmd_V_dat_1_state <= 2'd2;
        end else if ((((memoryWriteCmd_V_dat_1_state == 2'd1) & (m_axis_mem_write_cmd_TREADY == 1'b0)) | ((memoryWriteCmd_V_dat_1_state == 2'd3) & (m_axis_mem_write_cmd_TREADY == 1'b0) & (memoryWriteCmd_V_dat_1_vld_in == 1'b1)))) begin
            memoryWriteCmd_V_dat_1_state <= 2'd1;
        end else if ((((memoryWriteCmd_V_dat_1_state == 2'd1) & (memoryWriteCmd_V_dat_1_ack_out == 1'b1)) | (~((memoryWriteCmd_V_dat_1_vld_in == 1'b0) & (memoryWriteCmd_V_dat_1_ack_out == 1'b1)) & ~((m_axis_mem_write_cmd_TREADY == 1'b0) & (memoryWriteCmd_V_dat_1_vld_in == 1'b1)) & (memoryWriteCmd_V_dat_1_state == 2'd3)) | ((memoryWriteCmd_V_dat_1_vld_in == 1'b1) & (memoryWriteCmd_V_dat_1_state == 2'd2)))) begin
            memoryWriteCmd_V_dat_1_state <= 2'd3;
        end else begin
            memoryWriteCmd_V_dat_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        memoryWriteCmd_V_dest_V_1_sel_rd <= 1'b0;
    end else begin
        if (((memoryWriteCmd_V_dest_V_1_vld_out == 1'b1) & (memoryWriteCmd_V_dest_V_1_ack_out == 1'b1))) begin
            memoryWriteCmd_V_dest_V_1_sel_rd <= ~memoryWriteCmd_V_dest_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        memoryWriteCmd_V_dest_V_1_sel_wr <= 1'b0;
    end else begin
        if (((memoryWriteCmd_V_dest_V_1_ack_in == 1'b1) & (memoryWriteCmd_V_dest_V_1_vld_in == 1'b1))) begin
            memoryWriteCmd_V_dest_V_1_sel_wr <= ~memoryWriteCmd_V_dest_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        memoryWriteCmd_V_dest_V_1_state <= 2'd0;
    end else begin
        if ((((memoryWriteCmd_V_dest_V_1_state == 2'd3) & (memoryWriteCmd_V_dest_V_1_vld_in == 1'b0) & (memoryWriteCmd_V_dest_V_1_ack_out == 1'b1)) | ((memoryWriteCmd_V_dest_V_1_vld_in == 1'b0) & (memoryWriteCmd_V_dest_V_1_state == 2'd2)))) begin
            memoryWriteCmd_V_dest_V_1_state <= 2'd2;
        end else if ((((memoryWriteCmd_V_dest_V_1_state == 2'd1) & (m_axis_mem_write_cmd_TREADY == 1'b0)) | ((memoryWriteCmd_V_dest_V_1_state == 2'd3) & (m_axis_mem_write_cmd_TREADY == 1'b0) & (memoryWriteCmd_V_dest_V_1_vld_in == 1'b1)))) begin
            memoryWriteCmd_V_dest_V_1_state <= 2'd1;
        end else if ((((memoryWriteCmd_V_dest_V_1_state == 2'd1) & (memoryWriteCmd_V_dest_V_1_ack_out == 1'b1)) | (~((memoryWriteCmd_V_dest_V_1_vld_in == 1'b0) & (memoryWriteCmd_V_dest_V_1_ack_out == 1'b1)) & ~((m_axis_mem_write_cmd_TREADY == 1'b0) & (memoryWriteCmd_V_dest_V_1_vld_in == 1'b1)) & (memoryWriteCmd_V_dest_V_1_state == 2'd3)) | ((memoryWriteCmd_V_dest_V_1_vld_in == 1'b1) & (memoryWriteCmd_V_dest_V_1_state == 2'd2)))) begin
            memoryWriteCmd_V_dest_V_1_state <= 2'd3;
        end else begin
            memoryWriteCmd_V_dest_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1709)) begin
        if (((tmp_4_nbreadreq_fu_314_p3 == 1'd1) & (consumeReadAddr == 1'd1))) begin
            dmaMeta_msn_V <= trunc_ln321_2_fu_824_p1;
        end else if ((consumeReadAddr == 1'd0)) begin
            dmaMeta_msn_V <= trunc_ln321_fu_814_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_2_nbreadreq_fu_336_p3 == 1'd1) & (tmp_nbreadreq_fu_328_p3 == 1'd1) & (pe_fsmState == 2'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pe_fsmState <= 2'd1;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((tmp_4_nbreadreq_fu_314_p3 == 1'd1) & (tmp_3_nbreadreq_fu_294_p3 == 1'd1) & (tmp_1_nbreadreq_fu_286_p3 == 1'd1) & (pe_fsmState == 2'd1)) | ((consumeReadAddr == 1'd0) & (tmp_3_nbreadreq_fu_294_p3 == 1'd1) & (tmp_1_nbreadreq_fu_286_p3 == 1'd1) & (pe_fsmState == 2'd1))))) begin
        pe_fsmState <= 2'd2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((((icmp_ln883_fu_762_p2 == 1'd0) & (pe_fsmState_load_load_fu_674_p1 == 2'd2) & (tmp_op_code_load_fu_678_p1 == 5'd24)) | ((icmp_ln883_fu_762_p2 == 1'd0) & (pe_fsmState_load_load_fu_674_p1 == 2'd2) & (tmp_op_code_load_fu_678_p1 == 5'd25))) | ((icmp_ln883_fu_762_p2 == 1'd0) & (pe_fsmState_load_load_fu_674_p1 == 2'd2) & (tmp_op_code_load_fu_678_p1 == 5'd6))) | ((icmp_ln883_fu_762_p2 == 1'd0) & (pe_fsmState_load_load_fu_674_p1 == 2'd2) & (tmp_op_code_load_fu_678_p1 == 5'd10)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((((pe_fsmState_load_load_fu_674_p1 == 2'd2) & (tmp_op_code_load_fu_678_p1 == 5'd26)) | ((pe_fsmState_load_load_fu_674_p1 == 2'd2) & (tmp_op_code_load_fu_678_p1 == 5'd27))) | ((pe_fsmState_load_load_fu_674_p1 == 2'd2) & (tmp_op_code_load_fu_678_p1 == 5'd8))) | ((pe_fsmState_load_load_fu_674_p1 == 2'd2) & (tmp_op_code_load_fu_678_p1 == 5'd7)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((((pe_fsmState_load_load_fu_674_p1 == 2'd2) & (tmp_op_code_load_fu_678_p1 == 5'd13)) | ((pe_fsmState_load_load_fu_674_p1 == 2'd2) & (tmp_op_code_load_fu_678_p1 == 5'd15))) | ((pe_fsmState_load_load_fu_674_p1 == 2'd2) & (tmp_op_code_load_fu_678_p1 == 5'd16)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((pe_fsmState_load_load_fu_674_p1 == 2'd2) & (tmp_op_code_load_fu_678_p1 == 5'd12)) | ((pe_fsmState_load_load_fu_674_p1 == 2'd2) & (tmp_op_code_load_fu_678_p1 == 5'd29)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (pe_fsmState_load_load_fu_674_p1 == 2'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_op_code_load_fu_678_p1 == 5'd14)) | ((tmp_op_code_load_fu_678_p1 == 5'd17) & (1'b0 == ap_block_pp0_stage0_11001) & (pe_fsmState_load_load_fu_674_p1 == 2'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        pe_fsmState <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_2_nbreadreq_fu_336_p3 == 1'd1) & (tmp_nbreadreq_fu_328_p3 == 1'd1) & (pe_fsmState == 2'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        consumeReadAddr <= ap_phi_mux_consumeReadAddr_new_s_phi_fu_423_p4;
        exHeader_header_V <= {{rx_drop2exhFsm_MetaF_1_dout[240:17]}};
        meta_op_code_6 <= trunc_ln380_fu_846_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (tmp_4_nbreadreq_fu_314_p3 == 1'd1) & (consumeReadAddr == 1'd1) & (tmp_3_nbreadreq_fu_294_p3 == 1'd1) & (tmp_1_nbreadreq_fu_286_p3 == 1'd1) & (pe_fsmState == 2'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (consumeReadAddr == 1'd0) & (tmp_3_nbreadreq_fu_294_p3 == 1'd1) & (tmp_1_nbreadreq_fu_286_p3 == 1'd1) & (pe_fsmState == 2'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        dmaMeta_dma_length_V <= {{msnTable2rxExh_rsp_V_dout[119:88]}};
        dmaMeta_vaddr_V <= {{msnTable2rxExh_rsp_V_dout[87:24]}};
        udpLength_V <= exh_lengthFifo_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_2_nbreadreq_fu_336_p3 == 1'd1) & (tmp_nbreadreq_fu_328_p3 == 1'd1) & (pe_fsmState == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_227_reg_1583 <= empty_227_fu_914_p2;
        tmp_dest_qp_V_load_n_reg_1567 <= {{rx_fsm2exh_MetaFifo_s_11_dout[44:21]}};
        tmp_psn_V_load_new_i_reg_1572 <= {{rx_fsm2exh_MetaFifo_s_11_dout[68:45]}};
        tmp_qpn_V_11_reg_1577 <= {{rx_fsm2exh_MetaFifo_s_11_dout[36:21]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((((icmp_ln883_fu_762_p2 == 1'd0) & (pe_fsmState_load_load_fu_674_p1 == 2'd2) & (tmp_op_code_load_fu_678_p1 == 5'd24)) | ((icmp_ln883_fu_762_p2 == 1'd0) & (pe_fsmState_load_load_fu_674_p1 == 2'd2) & (tmp_op_code_load_fu_678_p1 == 5'd25))) | ((icmp_ln883_fu_762_p2 == 1'd0) & (pe_fsmState_load_load_fu_674_p1 == 2'd2) & (tmp_op_code_load_fu_678_p1 == 5'd6))) | ((icmp_ln883_fu_762_p2 == 1'd0) & (pe_fsmState_load_load_fu_674_p1 == 2'd2) & (tmp_op_code_load_fu_678_p1 == 5'd10))))) begin
        empty_230_reg_1535 <= empty_230_fu_780_p2;
        icmp_ln801_reg_1543 <= icmp_ln801_fu_808_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_230_reg_1535_pp0_iter1_reg <= empty_230_reg_1535;
        icmp_ln792_reg_1539_pp0_iter1_reg <= icmp_ln792_reg_1539;
        icmp_ln827_reg_1522_pp0_iter1_reg <= icmp_ln827_reg_1522;
        icmp_ln883_reg_1531_pp0_iter1_reg <= icmp_ln883_reg_1531;
        icmp_ln906_reg_1509_pp0_iter1_reg <= icmp_ln906_reg_1509;
        pe_fsmState_load_reg_1467 <= pe_fsmState;
        pe_fsmState_load_reg_1467_pp0_iter1_reg <= pe_fsmState_load_reg_1467;
        tmp_data_addr_V_reg_1492 <= dmaMeta_vaddr_V;
        tmp_msn_V_4_reg_1486 <= dmaMeta_msn_V;
        tmp_op_code_reg_1471 <= meta_op_code_6;
        tmp_op_code_reg_1471_pp0_iter1_reg <= tmp_op_code_reg_1471;
        tmp_psn_V_reg_1587 <= meta_psn_V_2;
        udpLength_V_load_reg_1501 <= udpLength_V;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((((pe_fsmState_load_load_fu_674_p1 == 2'd2) & (tmp_op_code_load_fu_678_p1 == 5'd24)) | ((pe_fsmState_load_load_fu_674_p1 == 2'd2) & (tmp_op_code_load_fu_678_p1 == 5'd25))) | ((pe_fsmState_load_load_fu_674_p1 == 2'd2) & (tmp_op_code_load_fu_678_p1 == 5'd6))) | ((pe_fsmState_load_load_fu_674_p1 == 2'd2) & (tmp_op_code_load_fu_678_p1 == 5'd10))))) begin
        headerLen_V_reg_1526 <= headerLen_V_fu_750_p5;
        icmp_ln883_reg_1531 <= icmp_ln883_fu_762_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((((empty_230_fu_780_p2 == 1'd0) & (icmp_ln883_fu_762_p2 == 1'd0) & (pe_fsmState_load_load_fu_674_p1 == 2'd2) & (tmp_op_code_load_fu_678_p1 == 5'd24)) | ((empty_230_fu_780_p2 == 1'd0) & (icmp_ln883_fu_762_p2 == 1'd0) & (pe_fsmState_load_load_fu_674_p1 == 2'd2) & (tmp_op_code_load_fu_678_p1 == 5'd25))) | ((empty_230_fu_780_p2 == 1'd0) & (icmp_ln883_fu_762_p2 == 1'd0) & (pe_fsmState_load_load_fu_674_p1 == 2'd2) & (tmp_op_code_load_fu_678_p1 == 5'd6))) | ((empty_230_fu_780_p2 == 1'd0) & (icmp_ln883_fu_762_p2 == 1'd0) & (pe_fsmState_load_load_fu_674_p1 == 2'd2) & (tmp_op_code_load_fu_678_p1 == 5'd10))))) begin
        icmp_ln792_reg_1539 <= icmp_ln792_fu_802_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((((pe_fsmState_load_load_fu_674_p1 == 2'd2) & (tmp_op_code_load_fu_678_p1 == 5'd26)) | ((pe_fsmState_load_load_fu_674_p1 == 2'd2) & (tmp_op_code_load_fu_678_p1 == 5'd27))) | ((pe_fsmState_load_load_fu_674_p1 == 2'd2) & (tmp_op_code_load_fu_678_p1 == 5'd8))) | ((pe_fsmState_load_load_fu_674_p1 == 2'd2) & (tmp_op_code_load_fu_678_p1 == 5'd7))))) begin
        icmp_ln822_reg_1517 <= icmp_ln822_fu_722_p2;
        icmp_ln827_reg_1522 <= icmp_ln827_fu_744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((((tmp_op_code_reg_1471 == 5'd13) & (pe_fsmState_load_reg_1467 == 2'd2)) | ((tmp_op_code_reg_1471 == 5'd15) & (pe_fsmState_load_reg_1467 == 2'd2))) | ((tmp_op_code_reg_1471 == 5'd16) & (pe_fsmState_load_reg_1467 == 2'd2))))) begin
        icmp_ln879_reg_1597 <= icmp_ln879_fu_1005_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((pe_fsmState_load_load_fu_674_p1 == 2'd2) & (tmp_op_code_load_fu_678_p1 == 5'd12)) | ((pe_fsmState_load_load_fu_674_p1 == 2'd2) & (tmp_op_code_load_fu_678_p1 == 5'd29))))) begin
        icmp_ln883_1_reg_1513 <= icmp_ln883_1_fu_716_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((((pe_fsmState_load_load_fu_674_p1 == 2'd2) & (tmp_op_code_load_fu_678_p1 == 5'd13)) | ((pe_fsmState_load_load_fu_674_p1 == 2'd2) & (tmp_op_code_load_fu_678_p1 == 5'd15))) | ((pe_fsmState_load_load_fu_674_p1 == 2'd2) & (tmp_op_code_load_fu_678_p1 == 5'd16))))) begin
        icmp_ln906_reg_1509 <= icmp_ln906_fu_698_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((memoryWriteCmd_V_dat_1_load_A == 1'b1)) begin
        memoryWriteCmd_V_dat_1_payload_A <= memoryWriteCmd_V_dat_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((memoryWriteCmd_V_dat_1_load_B == 1'b1)) begin
        memoryWriteCmd_V_dat_1_payload_B <= memoryWriteCmd_V_dat_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((memoryWriteCmd_V_dest_V_1_load_A == 1'b1)) begin
        memoryWriteCmd_V_dest_V_1_payload_A <= memoryWriteCmd_V_dest_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((memoryWriteCmd_V_dest_V_1_load_B == 1'b1)) begin
        memoryWriteCmd_V_dest_V_1_payload_B <= memoryWriteCmd_V_dest_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if (((pe_fsmState_load_reg_1467 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_2_reg_1563 == 1'd1) & (tmp_reg_1559 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        meta_dest_qp_V_2 <= tmp_dest_qp_V_load_n_reg_1567;
        meta_psn_V_2 <= tmp_psn_V_load_new_i_reg_1572;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_4_nbreadreq_fu_314_p3 == 1'd1) & (consumeReadAddr == 1'd1) & (tmp_3_nbreadreq_fu_294_p3 == 1'd1) & (tmp_1_nbreadreq_fu_286_p3 == 1'd1) & (pe_fsmState == 2'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        readReqAddr_V <= rx_readReqAddr_pop_r_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((((pe_fsmState_load_load_fu_674_p1 == 2'd2) & (tmp_op_code_load_fu_678_p1 == 5'd24)) | ((pe_fsmState_load_load_fu_674_p1 == 2'd2) & (tmp_op_code_load_fu_678_p1 == 5'd25))) | ((pe_fsmState_load_load_fu_674_p1 == 2'd2) & (tmp_op_code_load_fu_678_p1 == 5'd6))) | ((pe_fsmState_load_load_fu_674_p1 == 2'd2) & (tmp_op_code_load_fu_678_p1 == 5'd10)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((pe_fsmState_load_load_fu_674_p1 == 2'd2) & (tmp_op_code_load_fu_678_p1 == 5'd12)) | ((pe_fsmState_load_load_fu_674_p1 == 2'd2) & (tmp_op_code_load_fu_678_p1 == 5'd29)))))) begin
        reg_587 <= exHeader_header_V;
        reg_598 <= {{exHeader_header_V[127:120]}};
        reg_602 <= {{exHeader_header_V[119:112]}};
        reg_606 <= {{exHeader_header_V[111:104]}};
        reg_610 <= {{exHeader_header_V[103:96]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_328_p3 == 1'd1) & (pe_fsmState == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_2_reg_1563 <= tmp_2_nbreadreq_fu_336_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((((icmp_ln879_fu_1005_p2 == 1'd0) & (tmp_op_code_reg_1471 == 5'd13) & (pe_fsmState_load_reg_1467 == 2'd2)) | ((icmp_ln879_fu_1005_p2 == 1'd0) & (tmp_op_code_reg_1471 == 5'd15) & (pe_fsmState_load_reg_1467 == 2'd2))) | ((icmp_ln879_fu_1005_p2 == 1'd0) & (tmp_op_code_reg_1471 == 5'd16) & (pe_fsmState_load_reg_1467 == 2'd2))))) begin
        tmp_qpn_V_8_reg_1601 <= tmp_qpn_V_8_fu_1011_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (pe_fsmState == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_reg_1559 <= tmp_nbreadreq_fu_328_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1703)) begin
        if ((empty_227_fu_914_p2 == 1'd1)) begin
            ap_phi_mux_consumeReadAddr_new_s_phi_fu_423_p4 = 1'd1;
        end else if ((empty_227_fu_914_p2 == 1'd0)) begin
            ap_phi_mux_consumeReadAddr_new_s_phi_fu_423_p4 = 1'd0;
        end else begin
            ap_phi_mux_consumeReadAddr_new_s_phi_fu_423_p4 = ap_phi_reg_pp0_iter0_consumeReadAddr_new_s_reg_420;
        end
    end else begin
        ap_phi_mux_consumeReadAddr_new_s_phi_fu_423_p4 = ap_phi_reg_pp0_iter0_consumeReadAddr_new_s_reg_420;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op73_read_state1 == 1'b1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op62_read_state1 == 1'b1)))) begin
        exh_lengthFifo_V_V_blk_n = exh_lengthFifo_V_V_empty_n;
    end else begin
        exh_lengthFifo_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op73_read_state1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op62_read_state1 == 1'b1)))) begin
        exh_lengthFifo_V_V_read = 1'b1;
    end else begin
        exh_lengthFifo_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op264_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op261_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op257_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op252_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op250_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op245_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op202_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op191_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op162_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op136_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op128_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op108_write_state2 == 1'b1)))) begin
        m_axis_mem_write_cmd_TDATA_blk_n = memoryWriteCmd_V_dat_1_state[1'd1];
    end else begin
        m_axis_mem_write_cmd_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1016)) begin
        if ((ap_predicate_op202_write_state2 == 1'b1)) begin
            memoryWriteCmd_V_dat_1_data_in = tmp_data_fu_1333_p1;
        end else if ((ap_predicate_op191_write_state2 == 1'b1)) begin
            memoryWriteCmd_V_dat_1_data_in = tmp_data_1_fu_1278_p13;
        end else if ((ap_predicate_op162_write_state2 == 1'b1)) begin
            memoryWriteCmd_V_dat_1_data_in = tmp_data_2_fu_1189_p1;
        end else if ((ap_predicate_op136_write_state2 == 1'b1)) begin
            memoryWriteCmd_V_dat_1_data_in = tmp_data_4_fu_1078_p1;
        end else if ((ap_predicate_op128_write_state2 == 1'b1)) begin
            memoryWriteCmd_V_dat_1_data_in = tmp_data_3_fu_1040_p1;
        end else if ((ap_predicate_op108_write_state2 == 1'b1)) begin
            memoryWriteCmd_V_dat_1_data_in = tmp_data_5_fu_960_p1;
        end else begin
            memoryWriteCmd_V_dat_1_data_in = 'bx;
        end
    end else begin
        memoryWriteCmd_V_dat_1_data_in = 'bx;
    end
end

always @ (*) begin
    if ((memoryWriteCmd_V_dat_1_sel == 1'b1)) begin
        memoryWriteCmd_V_dat_1_data_out = memoryWriteCmd_V_dat_1_payload_B;
    end else begin
        memoryWriteCmd_V_dat_1_data_out = memoryWriteCmd_V_dat_1_payload_A;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op202_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op191_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op162_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op136_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op128_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op108_write_state2 == 1'b1)))) begin
        memoryWriteCmd_V_dat_1_vld_in = 1'b1;
    end else begin
        memoryWriteCmd_V_dat_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op202_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op191_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)))) begin
        memoryWriteCmd_V_dest_V_1_data_in = route_fu_1249_p2;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op162_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        memoryWriteCmd_V_dest_V_1_data_in = route_3_fu_1152_p2;
    end else if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op136_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op128_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op108_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)))) begin
        memoryWriteCmd_V_dest_V_1_data_in = 1'd0;
    end else begin
        memoryWriteCmd_V_dest_V_1_data_in = 'bx;
    end
end

always @ (*) begin
    if ((memoryWriteCmd_V_dest_V_1_sel == 1'b1)) begin
        memoryWriteCmd_V_dest_V_1_data_out = memoryWriteCmd_V_dest_V_1_payload_B;
    end else begin
        memoryWriteCmd_V_dest_V_1_data_out = memoryWriteCmd_V_dest_V_1_payload_A;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op202_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op191_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op162_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op136_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op128_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op108_write_state2 == 1'b1)))) begin
        memoryWriteCmd_V_dest_V_1_vld_in = 1'b1;
    end else begin
        memoryWriteCmd_V_dest_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op66_read_state1 == 1'b1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op55_read_state1 == 1'b1)))) begin
        msnTable2rxExh_rsp_V_blk_n = msnTable2rxExh_rsp_V_empty_n;
    end else begin
        msnTable2rxExh_rsp_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op66_read_state1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op55_read_state1 == 1'b1)))) begin
        msnTable2rxExh_rsp_V_read = 1'b1;
    end else begin
        msnTable2rxExh_rsp_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op227_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op217_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op168_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op151_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op133_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op114_write_state2 == 1'b1)))) begin
        rxExh2msnTable_upd_r_1_blk_n = rxExh2msnTable_upd_r_1_full_n;
    end else begin
        rxExh2msnTable_upd_r_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1016)) begin
        if ((ap_predicate_op227_write_state2 == 1'b1)) begin
            rxExh2msnTable_upd_r_1_din = tmp_2_4_fu_1439_p4;
        end else if ((ap_predicate_op217_write_state2 == 1'b1)) begin
            rxExh2msnTable_upd_r_1_din = tmp_5_2_fu_1386_p6;
        end else if ((ap_predicate_op168_write_state2 == 1'b1)) begin
            rxExh2msnTable_upd_r_1_din = tmp_8_fu_1207_p6;
        end else if ((ap_predicate_op151_write_state2 == 1'b1)) begin
            rxExh2msnTable_upd_r_1_din = tmp_12_fu_1131_p4;
        end else if ((ap_predicate_op133_write_state2 == 1'b1)) begin
            rxExh2msnTable_upd_r_1_din = tmp_14_2_fu_1059_p5;
        end else if ((ap_predicate_op114_write_state2 == 1'b1)) begin
            rxExh2msnTable_upd_r_1_din = tmp_16_fu_978_p5;
        end else begin
            rxExh2msnTable_upd_r_1_din = 'bx;
        end
    end else begin
        rxExh2msnTable_upd_r_1_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op227_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op217_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op168_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op151_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op133_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op114_write_state2 == 1'b1)))) begin
        rxExh2msnTable_upd_r_1_write = 1'b1;
    end else begin
        rxExh2msnTable_upd_r_1_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op87_read_state1 == 1'b1))) begin
        rx_drop2exhFsm_MetaF_1_blk_n = rx_drop2exhFsm_MetaF_1_empty_n;
    end else begin
        rx_drop2exhFsm_MetaF_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op87_read_state1 == 1'b1))) begin
        rx_drop2exhFsm_MetaF_1_read = 1'b1;
    end else begin
        rx_drop2exhFsm_MetaF_1_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op219_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op171_write_state2 == 1'b1)))) begin
        rx_exhEventMetaFifo_s_12_blk_n = rx_exhEventMetaFifo_s_12_full_n;
    end else begin
        rx_exhEventMetaFifo_s_12_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1016)) begin
        if ((ap_predicate_op219_write_state2 == 1'b1)) begin
            rx_exhEventMetaFifo_s_12_din = tmp_6137_fu_1401_p3;
        end else if ((ap_predicate_op171_write_state2 == 1'b1)) begin
            rx_exhEventMetaFifo_s_12_din = tmp_9_fu_1222_p3;
        end else begin
            rx_exhEventMetaFifo_s_12_din = 'bx;
        end
    end else begin
        rx_exhEventMetaFifo_s_12_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op219_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op171_write_state2 == 1'b1)))) begin
        rx_exhEventMetaFifo_s_12_write = 1'b1;
    end else begin
        rx_exhEventMetaFifo_s_12_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op82_read_state1 == 1'b1))) begin
        rx_fsm2exh_MetaFifo_s_11_blk_n = rx_fsm2exh_MetaFifo_s_11_empty_n;
    end else begin
        rx_fsm2exh_MetaFifo_s_11_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op82_read_state1 == 1'b1))) begin
        rx_fsm2exh_MetaFifo_s_11_read = 1'b1;
    end else begin
        rx_fsm2exh_MetaFifo_s_11_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op222_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op174_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op124_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op105_write_state2 == 1'b1)))) begin
        rx_pkgShiftTypeFifo_s_8_blk_n = rx_pkgShiftTypeFifo_s_8_full_n;
    end else begin
        rx_pkgShiftTypeFifo_s_8_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op222_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        rx_pkgShiftTypeFifo_s_8_din = 2'd1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op124_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        rx_pkgShiftTypeFifo_s_8_din = 2'd0;
    end else if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op174_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op105_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)))) begin
        rx_pkgShiftTypeFifo_s_8_din = 2'd2;
    end else begin
        rx_pkgShiftTypeFifo_s_8_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op222_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op174_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op124_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op105_write_state2 == 1'b1)))) begin
        rx_pkgShiftTypeFifo_s_8_write = 1'b1;
    end else begin
        rx_pkgShiftTypeFifo_s_8_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op221_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op173_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op138_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op115_write_state2 == 1'b1)))) begin
        rx_pkgSplitTypeFifo_s_7_blk_n = rx_pkgSplitTypeFifo_s_7_full_n;
    end else begin
        rx_pkgSplitTypeFifo_s_7_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1016)) begin
        if ((ap_predicate_op221_write_state2 == 1'b1)) begin
            rx_pkgSplitTypeFifo_s_7_din = tmp_7_2_fu_1410_p3;
        end else if ((ap_predicate_op173_write_state2 == 1'b1)) begin
            rx_pkgSplitTypeFifo_s_7_din = tmp_10_fu_1231_p3;
        end else if ((ap_predicate_op138_write_state2 == 1'b1)) begin
            rx_pkgSplitTypeFifo_s_7_din = tmp_15_fu_1083_p3;
        end else if ((ap_predicate_op115_write_state2 == 1'b1)) begin
            rx_pkgSplitTypeFifo_s_7_din = 6'd14;
        end else begin
            rx_pkgSplitTypeFifo_s_7_din = 'bx;
        end
    end else begin
        rx_pkgSplitTypeFifo_s_7_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op221_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op173_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op138_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op115_write_state2 == 1'b1)))) begin
        rx_pkgSplitTypeFifo_s_7_write = 1'b1;
    end else begin
        rx_pkgSplitTypeFifo_s_7_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op75_read_state1 == 1'b1))) begin
        rx_readReqAddr_pop_r_1_blk_n = rx_readReqAddr_pop_r_1_empty_n;
    end else begin
        rx_readReqAddr_pop_r_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op75_read_state1 == 1'b1))) begin
        rx_readReqAddr_pop_r_1_read = 1'b1;
    end else begin
        rx_readReqAddr_pop_r_1_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op229_write_state2 == 1'b1))) begin
        rx_readReqAddr_pop_r_4_blk_n = rx_readReqAddr_pop_r_4_full_n;
    end else begin
        rx_readReqAddr_pop_r_4_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op229_write_state2 == 1'b1))) begin
        rx_readReqAddr_pop_r_4_write = 1'b1;
    end else begin
        rx_readReqAddr_pop_r_4_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op248_write_state3 == 1'b1))) begin
        rx_readReqTable_upd_1_blk_n = rx_readReqTable_upd_1_full_n;
    end else begin
        rx_readReqTable_upd_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op248_write_state3 == 1'b1))) begin
        rx_readReqTable_upd_1_write = 1'b1;
    end else begin
        rx_readReqTable_upd_1_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op147_write_state2 == 1'b1))) begin
        rx_readRequestFifo_V_blk_n = rx_readRequestFifo_V_full_n;
    end else begin
        rx_readRequestFifo_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op147_write_state2 == 1'b1))) begin
        rx_readRequestFifo_V_write = 1'b1;
    end else begin
        rx_readRequestFifo_V_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln792_fu_786_p2 = (meta_op_code_6 + 5'd8);

assign add_ln827_fu_728_p2 = (meta_op_code_6 + 5'd25);

assign agg_result_V_0_7_i_i_fu_1356_p9 = {{{{{{{{trunc_ln647_4_fu_1352_p1}, {p_Result_122_6_i_i_2_fu_1342_p4}}, {grp_fu_664_p4}}, {grp_fu_654_p4}}, {grp_fu_644_p4}}, {grp_fu_634_p4}}, {grp_fu_624_p4}}, {grp_fu_614_p4}};

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter2 == 1'b1) & ((memoryWriteCmd_V_dest_V_1_state == 2'd1) | (memoryWriteCmd_V_dat_1_state == 2'd1) | ((memoryWriteCmd_V_dest_V_1_state == 2'd3) & (m_axis_mem_write_cmd_TREADY == 1'b0)) | ((memoryWriteCmd_V_dat_1_state == 2'd3) & (m_axis_mem_write_cmd_TREADY == 1'b0)) | ((rx_readReqTable_upd_1_full_n == 1'b0) & (ap_predicate_op248_write_state3 == 1'b1)))) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((rx_fsm2exh_MetaFifo_s_11_empty_n == 1'b0) & (ap_predicate_op82_read_state1 == 1'b1)) | ((rx_readReqAddr_pop_r_1_empty_n == 1'b0) & (ap_predicate_op75_read_state1 == 1'b1)) | ((exh_lengthFifo_V_V_empty_n == 1'b0) & (ap_predicate_op73_read_state1 == 1'b1)) | ((exh_lengthFifo_V_V_empty_n == 1'b0) & (ap_predicate_op62_read_state1 == 1'b1)) | ((msnTable2rxExh_rsp_V_empty_n == 1'b0) & (ap_predicate_op66_read_state1 == 1'b1)) | ((msnTable2rxExh_rsp_V_empty_n == 1'b0) & (ap_predicate_op55_read_state1 == 1'b1)) | ((rx_drop2exhFsm_MetaF_1_empty_n == 1'b0) & (ap_predicate_op87_read_state1 == 1'b1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((rx_readReqAddr_pop_r_4_full_n == 1'b0) & (ap_predicate_op229_write_state2 == 1'b1)) | ((rx_exhEventMetaFifo_s_12_full_n == 1'b0) & (ap_predicate_op219_write_state2 == 1'b1)) | ((rx_exhEventMetaFifo_s_12_full_n == 1'b0) & (ap_predicate_op171_write_state2 == 1'b1)) | ((rx_readRequestFifo_V_full_n == 1'b0) & (ap_predicate_op147_write_state2 == 1'b1)) | ((rx_pkgSplitTypeFifo_s_7_full_n == 1'b0) & (ap_predicate_op221_write_state2 == 1'b1)) | ((rx_pkgSplitTypeFifo_s_7_full_n == 1'b0) & (ap_predicate_op173_write_state2 == 1'b1)) | ((rx_pkgSplitTypeFifo_s_7_full_n == 1'b0) & (ap_predicate_op138_write_state2 == 1'b1)) | ((rx_pkgSplitTypeFifo_s_7_full_n == 1'b0) & (ap_predicate_op115_write_state2 == 1'b1)) | ((rxExh2msnTable_upd_r_1_full_n == 1'b0) & (ap_predicate_op227_write_state2 == 1'b1)) | ((rxExh2msnTable_upd_r_1_full_n == 1'b0) & (ap_predicate_op217_write_state2 == 1'b1)) | ((rxExh2msnTable_upd_r_1_full_n == 1'b0) & (ap_predicate_op168_write_state2 == 1'b1)) | ((rxExh2msnTable_upd_r_1_full_n == 1'b0) & (ap_predicate_op151_write_state2 == 1'b1)) | ((rxExh2msnTable_upd_r_1_full_n == 1'b0) & (ap_predicate_op133_write_state2 == 1'b1)) | ((rxExh2msnTable_upd_r_1_full_n == 1'b0) & (ap_predicate_op114_write_state2 == 1'b1)) | ((rx_pkgShiftTypeFifo_s_8_full_n == 1'b0) & (ap_predicate_op222_write_state2 == 1'b1)) | ((rx_pkgShiftTypeFifo_s_8_full_n == 1'b0) & (ap_predicate_op174_write_state2 == 1'b1)) | ((rx_pkgShiftTypeFifo_s_8_full_n == 1'b0) & (ap_predicate_op124_write_state2 == 1'b1)) | ((rx_pkgShiftTypeFifo_s_8_full_n == 1'b0) & (ap_predicate_op105_write_state2 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter2 == 1'b1) & ((memoryWriteCmd_V_dest_V_1_state == 2'd1) | (memoryWriteCmd_V_dat_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((memoryWriteCmd_V_dest_V_1_state == 2'd3) & (m_axis_mem_write_cmd_TREADY == 1'b0)) | ((memoryWriteCmd_V_dat_1_state == 2'd3) & (m_axis_mem_write_cmd_TREADY == 1'b0)) | ((rx_readReqTable_upd_1_full_n == 1'b0) & (ap_predicate_op248_write_state3 == 1'b1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state2_io) | ((rx_readReqAddr_pop_r_4_full_n == 1'b0) & (ap_predicate_op229_write_state2 == 1'b1)) | ((rx_exhEventMetaFifo_s_12_full_n == 1'b0) & (ap_predicate_op219_write_state2 == 1'b1)) | ((rx_exhEventMetaFifo_s_12_full_n == 1'b0) & (ap_predicate_op171_write_state2 == 1'b1)) | ((rx_readRequestFifo_V_full_n == 1'b0) & (ap_predicate_op147_write_state2 == 1'b1)) | ((rx_pkgSplitTypeFifo_s_7_full_n == 1'b0) & (ap_predicate_op221_write_state2 == 1'b1)) | ((rx_pkgSplitTypeFifo_s_7_full_n == 1'b0) & (ap_predicate_op173_write_state2 == 1'b1)) | ((rx_pkgSplitTypeFifo_s_7_full_n == 1'b0) & (ap_predicate_op138_write_state2 == 1'b1)) | ((rx_pkgSplitTypeFifo_s_7_full_n == 1'b0) & (ap_predicate_op115_write_state2 == 1'b1)) | ((rxExh2msnTable_upd_r_1_full_n == 1'b0) & (ap_predicate_op227_write_state2 == 1'b1)) | ((rxExh2msnTable_upd_r_1_full_n == 1'b0) & (ap_predicate_op217_write_state2 == 1'b1)) | ((rxExh2msnTable_upd_r_1_full_n == 1'b0) & (ap_predicate_op168_write_state2 == 1'b1)) | ((rxExh2msnTable_upd_r_1_full_n == 1'b0) & (ap_predicate_op151_write_state2 == 1'b1)) | ((rxExh2msnTable_upd_r_1_full_n == 1'b0) & (ap_predicate_op133_write_state2 == 1'b1)) | ((rxExh2msnTable_upd_r_1_full_n == 1'b0) & (ap_predicate_op114_write_state2 == 1'b1)) | ((rx_pkgShiftTypeFifo_s_8_full_n == 1'b0) & (ap_predicate_op222_write_state2 == 1'b1)) | ((rx_pkgShiftTypeFifo_s_8_full_n == 1'b0) & (ap_predicate_op174_write_state2 == 1'b1)) | ((rx_pkgShiftTypeFifo_s_8_full_n == 1'b0) & (ap_predicate_op124_write_state2 == 1'b1)) | ((rx_pkgShiftTypeFifo_s_8_full_n == 1'b0) & (ap_predicate_op105_write_state2 == 1'b1)))) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((rx_fsm2exh_MetaFifo_s_11_empty_n == 1'b0) & (ap_predicate_op82_read_state1 == 1'b1)) | ((rx_readReqAddr_pop_r_1_empty_n == 1'b0) & (ap_predicate_op75_read_state1 == 1'b1)) | ((exh_lengthFifo_V_V_empty_n == 1'b0) & (ap_predicate_op73_read_state1 == 1'b1)) | ((exh_lengthFifo_V_V_empty_n == 1'b0) & (ap_predicate_op62_read_state1 == 1'b1)) | ((msnTable2rxExh_rsp_V_empty_n == 1'b0) & (ap_predicate_op66_read_state1 == 1'b1)) | ((msnTable2rxExh_rsp_V_empty_n == 1'b0) & (ap_predicate_op55_read_state1 == 1'b1)) | ((rx_drop2exhFsm_MetaF_1_empty_n == 1'b0) & (ap_predicate_op87_read_state1 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter2 == 1'b1) & ((memoryWriteCmd_V_dest_V_1_state == 2'd1) | (memoryWriteCmd_V_dat_1_state == 2'd1) | (1'b1 == ap_block_state3_io) | ((memoryWriteCmd_V_dest_V_1_state == 2'd3) & (m_axis_mem_write_cmd_TREADY == 1'b0)) | ((memoryWriteCmd_V_dat_1_state == 2'd3) & (m_axis_mem_write_cmd_TREADY == 1'b0)) | ((rx_readReqTable_upd_1_full_n == 1'b0) & (ap_predicate_op248_write_state3 == 1'b1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state2_io) | ((rx_readReqAddr_pop_r_4_full_n == 1'b0) & (ap_predicate_op229_write_state2 == 1'b1)) | ((rx_exhEventMetaFifo_s_12_full_n == 1'b0) & (ap_predicate_op219_write_state2 == 1'b1)) | ((rx_exhEventMetaFifo_s_12_full_n == 1'b0) & (ap_predicate_op171_write_state2 == 1'b1)) | ((rx_readRequestFifo_V_full_n == 1'b0) & (ap_predicate_op147_write_state2 == 1'b1)) | ((rx_pkgSplitTypeFifo_s_7_full_n == 1'b0) & (ap_predicate_op221_write_state2 == 1'b1)) | ((rx_pkgSplitTypeFifo_s_7_full_n == 1'b0) & (ap_predicate_op173_write_state2 == 1'b1)) | ((rx_pkgSplitTypeFifo_s_7_full_n == 1'b0) & (ap_predicate_op138_write_state2 == 1'b1)) | ((rx_pkgSplitTypeFifo_s_7_full_n == 1'b0) & (ap_predicate_op115_write_state2 == 1'b1)) | ((rxExh2msnTable_upd_r_1_full_n == 1'b0) & (ap_predicate_op227_write_state2 == 1'b1)) | ((rxExh2msnTable_upd_r_1_full_n == 1'b0) & (ap_predicate_op217_write_state2 == 1'b1)) | ((rxExh2msnTable_upd_r_1_full_n == 1'b0) & (ap_predicate_op168_write_state2 == 1'b1)) | ((rxExh2msnTable_upd_r_1_full_n == 1'b0) & (ap_predicate_op151_write_state2 == 1'b1)) | ((rxExh2msnTable_upd_r_1_full_n == 1'b0) & (ap_predicate_op133_write_state2 == 1'b1)) | ((rxExh2msnTable_upd_r_1_full_n == 1'b0) & (ap_predicate_op114_write_state2 == 1'b1)) | ((rx_pkgShiftTypeFifo_s_8_full_n == 1'b0) & (ap_predicate_op222_write_state2 == 1'b1)) | ((rx_pkgShiftTypeFifo_s_8_full_n == 1'b0) & (ap_predicate_op174_write_state2 == 1'b1)) | ((rx_pkgShiftTypeFifo_s_8_full_n == 1'b0) & (ap_predicate_op124_write_state2 == 1'b1)) | ((rx_pkgShiftTypeFifo_s_8_full_n == 1'b0) & (ap_predicate_op105_write_state2 == 1'b1)))) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((rx_fsm2exh_MetaFifo_s_11_empty_n == 1'b0) & (ap_predicate_op82_read_state1 == 1'b1)) | ((rx_readReqAddr_pop_r_1_empty_n == 1'b0) & (ap_predicate_op75_read_state1 == 1'b1)) | ((exh_lengthFifo_V_V_empty_n == 1'b0) & (ap_predicate_op73_read_state1 == 1'b1)) | ((exh_lengthFifo_V_V_empty_n == 1'b0) & (ap_predicate_op62_read_state1 == 1'b1)) | ((msnTable2rxExh_rsp_V_empty_n == 1'b0) & (ap_predicate_op66_read_state1 == 1'b1)) | ((msnTable2rxExh_rsp_V_empty_n == 1'b0) & (ap_predicate_op55_read_state1 == 1'b1)) | ((rx_drop2exhFsm_MetaF_1_empty_n == 1'b0) & (ap_predicate_op87_read_state1 == 1'b1)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((rx_fsm2exh_MetaFifo_s_11_empty_n == 1'b0) & (ap_predicate_op82_read_state1 == 1'b1)) | ((rx_readReqAddr_pop_r_1_empty_n == 1'b0) & (ap_predicate_op75_read_state1 == 1'b1)) | ((exh_lengthFifo_V_V_empty_n == 1'b0) & (ap_predicate_op73_read_state1 == 1'b1)) | ((exh_lengthFifo_V_V_empty_n == 1'b0) & (ap_predicate_op62_read_state1 == 1'b1)) | ((msnTable2rxExh_rsp_V_empty_n == 1'b0) & (ap_predicate_op66_read_state1 == 1'b1)) | ((msnTable2rxExh_rsp_V_empty_n == 1'b0) & (ap_predicate_op55_read_state1 == 1'b1)) | ((rx_drop2exhFsm_MetaF_1_empty_n == 1'b0) & (ap_predicate_op87_read_state1 == 1'b1)));
end

always @ (*) begin
    ap_block_state2_io = (((memoryWriteCmd_V_dat_1_ack_in == 1'b0) & (ap_predicate_op202_write_state2 == 1'b1)) | ((memoryWriteCmd_V_dat_1_ack_in == 1'b0) & (ap_predicate_op191_write_state2 == 1'b1)) | ((memoryWriteCmd_V_dat_1_ack_in == 1'b0) & (ap_predicate_op162_write_state2 == 1'b1)) | ((memoryWriteCmd_V_dat_1_ack_in == 1'b0) & (ap_predicate_op136_write_state2 == 1'b1)) | ((memoryWriteCmd_V_dat_1_ack_in == 1'b0) & (ap_predicate_op128_write_state2 == 1'b1)) | ((memoryWriteCmd_V_dat_1_ack_in == 1'b0) & (ap_predicate_op108_write_state2 == 1'b1)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (((rx_readReqAddr_pop_r_4_full_n == 1'b0) & (ap_predicate_op229_write_state2 == 1'b1)) | ((rx_exhEventMetaFifo_s_12_full_n == 1'b0) & (ap_predicate_op219_write_state2 == 1'b1)) | ((rx_exhEventMetaFifo_s_12_full_n == 1'b0) & (ap_predicate_op171_write_state2 == 1'b1)) | ((rx_readRequestFifo_V_full_n == 1'b0) & (ap_predicate_op147_write_state2 == 1'b1)) | ((rx_pkgSplitTypeFifo_s_7_full_n == 1'b0) & (ap_predicate_op221_write_state2 == 1'b1)) | ((rx_pkgSplitTypeFifo_s_7_full_n == 1'b0) & (ap_predicate_op173_write_state2 == 1'b1)) | ((rx_pkgSplitTypeFifo_s_7_full_n == 1'b0) & (ap_predicate_op138_write_state2 == 1'b1)) | ((rx_pkgSplitTypeFifo_s_7_full_n == 1'b0) & (ap_predicate_op115_write_state2 == 1'b1)) | ((rxExh2msnTable_upd_r_1_full_n == 1'b0) & (ap_predicate_op227_write_state2 == 1'b1)) | ((rxExh2msnTable_upd_r_1_full_n == 1'b0) & (ap_predicate_op217_write_state2 == 1'b1)) | ((rxExh2msnTable_upd_r_1_full_n == 1'b0) & (ap_predicate_op168_write_state2 == 1'b1)) | ((rxExh2msnTable_upd_r_1_full_n == 1'b0) & (ap_predicate_op151_write_state2 == 1'b1)) | ((rxExh2msnTable_upd_r_1_full_n == 1'b0) & (ap_predicate_op133_write_state2 == 1'b1)) | ((rxExh2msnTable_upd_r_1_full_n == 1'b0) & (ap_predicate_op114_write_state2 == 1'b1)) | ((rx_pkgShiftTypeFifo_s_8_full_n == 1'b0) & (ap_predicate_op222_write_state2 == 1'b1)) | ((rx_pkgShiftTypeFifo_s_8_full_n == 1'b0) & (ap_predicate_op174_write_state2 == 1'b1)) | ((rx_pkgShiftTypeFifo_s_8_full_n == 1'b0) & (ap_predicate_op124_write_state2 == 1'b1)) | ((rx_pkgShiftTypeFifo_s_8_full_n == 1'b0) & (ap_predicate_op105_write_state2 == 1'b1)));
end

always @ (*) begin
    ap_block_state3_io = (((memoryWriteCmd_V_dat_1_ack_in == 1'b0) & (ap_predicate_op264_write_state3 == 1'b1)) | ((memoryWriteCmd_V_dat_1_ack_in == 1'b0) & (ap_predicate_op261_write_state3 == 1'b1)) | ((memoryWriteCmd_V_dat_1_ack_in == 1'b0) & (ap_predicate_op257_write_state3 == 1'b1)) | ((memoryWriteCmd_V_dat_1_ack_in == 1'b0) & (ap_predicate_op252_write_state3 == 1'b1)) | ((memoryWriteCmd_V_dat_1_ack_in == 1'b0) & (ap_predicate_op250_write_state3 == 1'b1)) | ((memoryWriteCmd_V_dat_1_ack_in == 1'b0) & (ap_predicate_op245_write_state3 == 1'b1)));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((memoryWriteCmd_V_dest_V_1_state == 2'd1) | (memoryWriteCmd_V_dat_1_state == 2'd1) | ((memoryWriteCmd_V_dest_V_1_state == 2'd3) & (m_axis_mem_write_cmd_TREADY == 1'b0)) | ((memoryWriteCmd_V_dat_1_state == 2'd3) & (m_axis_mem_write_cmd_TREADY == 1'b0)) | ((rx_readReqTable_upd_1_full_n == 1'b0) & (ap_predicate_op248_write_state3 == 1'b1)));
end

always @ (*) begin
    ap_condition_1016 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001));
end

always @ (*) begin
    ap_condition_1703 = ((1'b0 == ap_block_pp0_stage0) & (tmp_2_nbreadreq_fu_336_p3 == 1'd1) & (tmp_nbreadreq_fu_328_p3 == 1'd1) & (pe_fsmState == 2'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_1709 = ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_3_nbreadreq_fu_294_p3 == 1'd1) & (tmp_1_nbreadreq_fu_286_p3 == 1'd1) & (pe_fsmState == 2'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_consumeReadAddr_new_s_reg_420 = 'bx;

always @ (*) begin
    ap_predicate_op105_write_state2 = ((tmp_op_code_reg_1471 == 5'd14) & (pe_fsmState_load_reg_1467 == 2'd2));
end

always @ (*) begin
    ap_predicate_op108_write_state2 = ((tmp_op_code_reg_1471 == 5'd14) & (pe_fsmState_load_reg_1467 == 2'd2));
end

always @ (*) begin
    ap_predicate_op114_write_state2 = ((tmp_op_code_reg_1471 == 5'd14) & (pe_fsmState_load_reg_1467 == 2'd2));
end

always @ (*) begin
    ap_predicate_op115_write_state2 = ((tmp_op_code_reg_1471 == 5'd14) & (pe_fsmState_load_reg_1467 == 2'd2));
end

always @ (*) begin
    ap_predicate_op124_write_state2 = ((((tmp_op_code_reg_1471 == 5'd13) & (pe_fsmState_load_reg_1467 == 2'd2)) | ((tmp_op_code_reg_1471 == 5'd15) & (pe_fsmState_load_reg_1467 == 2'd2))) | ((tmp_op_code_reg_1471 == 5'd16) & (pe_fsmState_load_reg_1467 == 2'd2)));
end

always @ (*) begin
    ap_predicate_op128_write_state2 = ((((icmp_ln906_reg_1509 == 1'd0) & (tmp_op_code_reg_1471 == 5'd13) & (pe_fsmState_load_reg_1467 == 2'd2)) | ((icmp_ln906_reg_1509 == 1'd0) & (tmp_op_code_reg_1471 == 5'd15) & (pe_fsmState_load_reg_1467 == 2'd2))) | ((icmp_ln906_reg_1509 == 1'd0) & (tmp_op_code_reg_1471 == 5'd16) & (pe_fsmState_load_reg_1467 == 2'd2)));
end

always @ (*) begin
    ap_predicate_op133_write_state2 = ((((icmp_ln906_reg_1509 == 1'd0) & (tmp_op_code_reg_1471 == 5'd13) & (pe_fsmState_load_reg_1467 == 2'd2)) | ((icmp_ln906_reg_1509 == 1'd0) & (tmp_op_code_reg_1471 == 5'd15) & (pe_fsmState_load_reg_1467 == 2'd2))) | ((icmp_ln906_reg_1509 == 1'd0) & (tmp_op_code_reg_1471 == 5'd16) & (pe_fsmState_load_reg_1467 == 2'd2)));
end

always @ (*) begin
    ap_predicate_op136_write_state2 = ((((icmp_ln906_reg_1509 == 1'd1) & (tmp_op_code_reg_1471 == 5'd13) & (pe_fsmState_load_reg_1467 == 2'd2)) | ((icmp_ln906_reg_1509 == 1'd1) & (tmp_op_code_reg_1471 == 5'd15) & (pe_fsmState_load_reg_1467 == 2'd2))) | ((icmp_ln906_reg_1509 == 1'd1) & (tmp_op_code_reg_1471 == 5'd16) & (pe_fsmState_load_reg_1467 == 2'd2)));
end

always @ (*) begin
    ap_predicate_op138_write_state2 = ((((tmp_op_code_reg_1471 == 5'd13) & (pe_fsmState_load_reg_1467 == 2'd2)) | ((tmp_op_code_reg_1471 == 5'd15) & (pe_fsmState_load_reg_1467 == 2'd2))) | ((tmp_op_code_reg_1471 == 5'd16) & (pe_fsmState_load_reg_1467 == 2'd2)));
end

always @ (*) begin
    ap_predicate_op147_write_state2 = (((icmp_ln883_1_reg_1513 == 1'd0) & (tmp_op_code_reg_1471 == 5'd12) & (pe_fsmState_load_reg_1467 == 2'd2)) | ((icmp_ln883_1_reg_1513 == 1'd0) & (tmp_op_code_reg_1471 == 5'd29) & (pe_fsmState_load_reg_1467 == 2'd2)));
end

always @ (*) begin
    ap_predicate_op151_write_state2 = (((icmp_ln883_1_reg_1513 == 1'd0) & (tmp_op_code_reg_1471 == 5'd12) & (pe_fsmState_load_reg_1467 == 2'd2)) | ((icmp_ln883_1_reg_1513 == 1'd0) & (tmp_op_code_reg_1471 == 5'd29) & (pe_fsmState_load_reg_1467 == 2'd2)));
end

always @ (*) begin
    ap_predicate_op162_write_state2 = (((((icmp_ln827_reg_1522 == 1'd1) & (tmp_op_code_reg_1471 == 5'd26) & (pe_fsmState_load_reg_1467 == 2'd2)) | ((icmp_ln827_reg_1522 == 1'd1) & (tmp_op_code_reg_1471 == 5'd27) & (pe_fsmState_load_reg_1467 == 2'd2))) | ((icmp_ln827_reg_1522 == 1'd1) & (tmp_op_code_reg_1471 == 5'd8) & (pe_fsmState_load_reg_1467 == 2'd2))) | ((icmp_ln827_reg_1522 == 1'd1) & (tmp_op_code_reg_1471 == 5'd7) & (pe_fsmState_load_reg_1467 == 2'd2)));
end

always @ (*) begin
    ap_predicate_op168_write_state2 = (((((tmp_op_code_reg_1471 == 5'd26) & (pe_fsmState_load_reg_1467 == 2'd2)) | ((tmp_op_code_reg_1471 == 5'd27) & (pe_fsmState_load_reg_1467 == 2'd2))) | ((tmp_op_code_reg_1471 == 5'd8) & (pe_fsmState_load_reg_1467 == 2'd2))) | ((tmp_op_code_reg_1471 == 5'd7) & (pe_fsmState_load_reg_1467 == 2'd2)));
end

always @ (*) begin
    ap_predicate_op171_write_state2 = (((((icmp_ln822_reg_1517 == 1'd0) & (tmp_op_code_reg_1471 == 5'd26) & (pe_fsmState_load_reg_1467 == 2'd2)) | ((icmp_ln822_reg_1517 == 1'd0) & (tmp_op_code_reg_1471 == 5'd27) & (pe_fsmState_load_reg_1467 == 2'd2))) | ((icmp_ln822_reg_1517 == 1'd0) & (tmp_op_code_reg_1471 == 5'd8) & (pe_fsmState_load_reg_1467 == 2'd2))) | ((icmp_ln822_reg_1517 == 1'd0) & (tmp_op_code_reg_1471 == 5'd7) & (pe_fsmState_load_reg_1467 == 2'd2)));
end

always @ (*) begin
    ap_predicate_op173_write_state2 = (((((tmp_op_code_reg_1471 == 5'd26) & (pe_fsmState_load_reg_1467 == 2'd2)) | ((tmp_op_code_reg_1471 == 5'd27) & (pe_fsmState_load_reg_1467 == 2'd2))) | ((tmp_op_code_reg_1471 == 5'd8) & (pe_fsmState_load_reg_1467 == 2'd2))) | ((tmp_op_code_reg_1471 == 5'd7) & (pe_fsmState_load_reg_1467 == 2'd2)));
end

always @ (*) begin
    ap_predicate_op174_write_state2 = (((((tmp_op_code_reg_1471 == 5'd26) & (pe_fsmState_load_reg_1467 == 2'd2)) | ((tmp_op_code_reg_1471 == 5'd27) & (pe_fsmState_load_reg_1467 == 2'd2))) | ((tmp_op_code_reg_1471 == 5'd8) & (pe_fsmState_load_reg_1467 == 2'd2))) | ((tmp_op_code_reg_1471 == 5'd7) & (pe_fsmState_load_reg_1467 == 2'd2)));
end

always @ (*) begin
    ap_predicate_op191_write_state2 = (((((empty_230_reg_1535 == 1'd0) & (icmp_ln883_reg_1531 == 1'd0) & (icmp_ln792_reg_1539 == 1'd1) & (tmp_op_code_reg_1471 == 5'd24) & (pe_fsmState_load_reg_1467 == 2'd2)) | ((empty_230_reg_1535 == 1'd0) & (icmp_ln883_reg_1531 == 1'd0) & (icmp_ln792_reg_1539 == 1'd1) & (tmp_op_code_reg_1471 == 5'd25) & (pe_fsmState_load_reg_1467 == 2'd2))) | ((empty_230_reg_1535 == 1'd0) & (icmp_ln883_reg_1531 == 1'd0) & (icmp_ln792_reg_1539 == 1'd1) & (tmp_op_code_reg_1471 == 5'd6) & (pe_fsmState_load_reg_1467 == 2'd2))) | ((empty_230_reg_1535 == 1'd0) & (icmp_ln883_reg_1531 == 1'd0) & (icmp_ln792_reg_1539 == 1'd1) & (tmp_op_code_reg_1471 == 5'd10) & (pe_fsmState_load_reg_1467 == 2'd2)));
end

always @ (*) begin
    ap_predicate_op202_write_state2 = (((((icmp_ln883_reg_1531 == 1'd0) & (empty_230_reg_1535 == 1'd1) & (tmp_op_code_reg_1471 == 5'd24) & (pe_fsmState_load_reg_1467 == 2'd2)) | ((icmp_ln883_reg_1531 == 1'd0) & (empty_230_reg_1535 == 1'd1) & (tmp_op_code_reg_1471 == 5'd25) & (pe_fsmState_load_reg_1467 == 2'd2))) | ((icmp_ln883_reg_1531 == 1'd0) & (empty_230_reg_1535 == 1'd1) & (tmp_op_code_reg_1471 == 5'd6) & (pe_fsmState_load_reg_1467 == 2'd2))) | ((icmp_ln883_reg_1531 == 1'd0) & (empty_230_reg_1535 == 1'd1) & (tmp_op_code_reg_1471 == 5'd10) & (pe_fsmState_load_reg_1467 == 2'd2)));
end

always @ (*) begin
    ap_predicate_op217_write_state2 = (((((icmp_ln883_reg_1531 == 1'd0) & (tmp_op_code_reg_1471 == 5'd24) & (pe_fsmState_load_reg_1467 == 2'd2)) | ((icmp_ln883_reg_1531 == 1'd0) & (tmp_op_code_reg_1471 == 5'd25) & (pe_fsmState_load_reg_1467 == 2'd2))) | ((icmp_ln883_reg_1531 == 1'd0) & (tmp_op_code_reg_1471 == 5'd6) & (pe_fsmState_load_reg_1467 == 2'd2))) | ((icmp_ln883_reg_1531 == 1'd0) & (tmp_op_code_reg_1471 == 5'd10) & (pe_fsmState_load_reg_1467 == 2'd2)));
end

always @ (*) begin
    ap_predicate_op219_write_state2 = (((((icmp_ln801_reg_1543 == 1'd0) & (icmp_ln883_reg_1531 == 1'd0) & (tmp_op_code_reg_1471 == 5'd24) & (pe_fsmState_load_reg_1467 == 2'd2)) | ((icmp_ln801_reg_1543 == 1'd0) & (icmp_ln883_reg_1531 == 1'd0) & (tmp_op_code_reg_1471 == 5'd25) & (pe_fsmState_load_reg_1467 == 2'd2))) | ((icmp_ln801_reg_1543 == 1'd0) & (icmp_ln883_reg_1531 == 1'd0) & (tmp_op_code_reg_1471 == 5'd6) & (pe_fsmState_load_reg_1467 == 2'd2))) | ((icmp_ln801_reg_1543 == 1'd0) & (icmp_ln883_reg_1531 == 1'd0) & (tmp_op_code_reg_1471 == 5'd10) & (pe_fsmState_load_reg_1467 == 2'd2)));
end

always @ (*) begin
    ap_predicate_op221_write_state2 = (((((icmp_ln883_reg_1531 == 1'd0) & (tmp_op_code_reg_1471 == 5'd24) & (pe_fsmState_load_reg_1467 == 2'd2)) | ((icmp_ln883_reg_1531 == 1'd0) & (tmp_op_code_reg_1471 == 5'd25) & (pe_fsmState_load_reg_1467 == 2'd2))) | ((icmp_ln883_reg_1531 == 1'd0) & (tmp_op_code_reg_1471 == 5'd6) & (pe_fsmState_load_reg_1467 == 2'd2))) | ((icmp_ln883_reg_1531 == 1'd0) & (tmp_op_code_reg_1471 == 5'd10) & (pe_fsmState_load_reg_1467 == 2'd2)));
end

always @ (*) begin
    ap_predicate_op222_write_state2 = (((((icmp_ln883_reg_1531 == 1'd0) & (tmp_op_code_reg_1471 == 5'd24) & (pe_fsmState_load_reg_1467 == 2'd2)) | ((icmp_ln883_reg_1531 == 1'd0) & (tmp_op_code_reg_1471 == 5'd25) & (pe_fsmState_load_reg_1467 == 2'd2))) | ((icmp_ln883_reg_1531 == 1'd0) & (tmp_op_code_reg_1471 == 5'd6) & (pe_fsmState_load_reg_1467 == 2'd2))) | ((icmp_ln883_reg_1531 == 1'd0) & (tmp_op_code_reg_1471 == 5'd10) & (pe_fsmState_load_reg_1467 == 2'd2)));
end

always @ (*) begin
    ap_predicate_op227_write_state2 = ((pe_fsmState_load_reg_1467 == 2'd0) & (tmp_2_reg_1563 == 1'd1) & (tmp_reg_1559 == 1'd1));
end

always @ (*) begin
    ap_predicate_op229_write_state2 = ((pe_fsmState_load_reg_1467 == 2'd0) & (empty_227_reg_1583 == 1'd1) & (tmp_2_reg_1563 == 1'd1) & (tmp_reg_1559 == 1'd1));
end

always @ (*) begin
    ap_predicate_op245_write_state3 = ((tmp_op_code_reg_1471_pp0_iter1_reg == 5'd14) & (pe_fsmState_load_reg_1467_pp0_iter1_reg == 2'd2));
end

always @ (*) begin
    ap_predicate_op248_write_state3 = ((((icmp_ln879_reg_1597 == 1'd0) & (tmp_op_code_reg_1471_pp0_iter1_reg == 5'd13) & (pe_fsmState_load_reg_1467_pp0_iter1_reg == 2'd2)) | ((icmp_ln879_reg_1597 == 1'd0) & (tmp_op_code_reg_1471_pp0_iter1_reg == 5'd15) & (pe_fsmState_load_reg_1467_pp0_iter1_reg == 2'd2))) | ((icmp_ln879_reg_1597 == 1'd0) & (tmp_op_code_reg_1471_pp0_iter1_reg == 5'd16) & (pe_fsmState_load_reg_1467_pp0_iter1_reg == 2'd2)));
end

always @ (*) begin
    ap_predicate_op250_write_state3 = ((((icmp_ln906_reg_1509_pp0_iter1_reg == 1'd0) & (tmp_op_code_reg_1471_pp0_iter1_reg == 5'd13) & (pe_fsmState_load_reg_1467_pp0_iter1_reg == 2'd2)) | ((icmp_ln906_reg_1509_pp0_iter1_reg == 1'd0) & (tmp_op_code_reg_1471_pp0_iter1_reg == 5'd15) & (pe_fsmState_load_reg_1467_pp0_iter1_reg == 2'd2))) | ((icmp_ln906_reg_1509_pp0_iter1_reg == 1'd0) & (tmp_op_code_reg_1471_pp0_iter1_reg == 5'd16) & (pe_fsmState_load_reg_1467_pp0_iter1_reg == 2'd2)));
end

always @ (*) begin
    ap_predicate_op252_write_state3 = ((((icmp_ln906_reg_1509_pp0_iter1_reg == 1'd1) & (tmp_op_code_reg_1471_pp0_iter1_reg == 5'd13) & (pe_fsmState_load_reg_1467_pp0_iter1_reg == 2'd2)) | ((icmp_ln906_reg_1509_pp0_iter1_reg == 1'd1) & (tmp_op_code_reg_1471_pp0_iter1_reg == 5'd15) & (pe_fsmState_load_reg_1467_pp0_iter1_reg == 2'd2))) | ((icmp_ln906_reg_1509_pp0_iter1_reg == 1'd1) & (tmp_op_code_reg_1471_pp0_iter1_reg == 5'd16) & (pe_fsmState_load_reg_1467_pp0_iter1_reg == 2'd2)));
end

always @ (*) begin
    ap_predicate_op257_write_state3 = (((((icmp_ln827_reg_1522_pp0_iter1_reg == 1'd1) & (tmp_op_code_reg_1471_pp0_iter1_reg == 5'd26) & (pe_fsmState_load_reg_1467_pp0_iter1_reg == 2'd2)) | ((icmp_ln827_reg_1522_pp0_iter1_reg == 1'd1) & (tmp_op_code_reg_1471_pp0_iter1_reg == 5'd27) & (pe_fsmState_load_reg_1467_pp0_iter1_reg == 2'd2))) | ((icmp_ln827_reg_1522_pp0_iter1_reg == 1'd1) & (tmp_op_code_reg_1471_pp0_iter1_reg == 5'd8) & (pe_fsmState_load_reg_1467_pp0_iter1_reg == 2'd2))) | ((icmp_ln827_reg_1522_pp0_iter1_reg == 1'd1) & (tmp_op_code_reg_1471_pp0_iter1_reg == 5'd7) & (pe_fsmState_load_reg_1467_pp0_iter1_reg == 2'd2)));
end

always @ (*) begin
    ap_predicate_op261_write_state3 = (((((empty_230_reg_1535_pp0_iter1_reg == 1'd0) & (icmp_ln883_reg_1531_pp0_iter1_reg == 1'd0) & (icmp_ln792_reg_1539_pp0_iter1_reg == 1'd1) & (tmp_op_code_reg_1471_pp0_iter1_reg == 5'd24) & (pe_fsmState_load_reg_1467_pp0_iter1_reg == 2'd2)) | ((empty_230_reg_1535_pp0_iter1_reg == 1'd0) & (icmp_ln883_reg_1531_pp0_iter1_reg == 1'd0) & (icmp_ln792_reg_1539_pp0_iter1_reg == 1'd1) & (tmp_op_code_reg_1471_pp0_iter1_reg == 5'd25) & (pe_fsmState_load_reg_1467_pp0_iter1_reg == 2'd2))) | ((empty_230_reg_1535_pp0_iter1_reg == 1'd0) & (icmp_ln883_reg_1531_pp0_iter1_reg == 1'd0) & (icmp_ln792_reg_1539_pp0_iter1_reg == 1'd1) & (tmp_op_code_reg_1471_pp0_iter1_reg == 5'd6) & (pe_fsmState_load_reg_1467_pp0_iter1_reg == 2'd2))) | ((empty_230_reg_1535_pp0_iter1_reg == 1'd0) & (icmp_ln883_reg_1531_pp0_iter1_reg == 1'd0) & (icmp_ln792_reg_1539_pp0_iter1_reg == 1'd1) & (tmp_op_code_reg_1471_pp0_iter1_reg == 5'd10) & (pe_fsmState_load_reg_1467_pp0_iter1_reg == 2'd2)));
end

always @ (*) begin
    ap_predicate_op264_write_state3 = (((((icmp_ln883_reg_1531_pp0_iter1_reg == 1'd0) & (empty_230_reg_1535_pp0_iter1_reg == 1'd1) & (tmp_op_code_reg_1471_pp0_iter1_reg == 5'd24) & (pe_fsmState_load_reg_1467_pp0_iter1_reg == 2'd2)) | ((icmp_ln883_reg_1531_pp0_iter1_reg == 1'd0) & (empty_230_reg_1535_pp0_iter1_reg == 1'd1) & (tmp_op_code_reg_1471_pp0_iter1_reg == 5'd25) & (pe_fsmState_load_reg_1467_pp0_iter1_reg == 2'd2))) | ((icmp_ln883_reg_1531_pp0_iter1_reg == 1'd0) & (empty_230_reg_1535_pp0_iter1_reg == 1'd1) & (tmp_op_code_reg_1471_pp0_iter1_reg == 5'd6) & (pe_fsmState_load_reg_1467_pp0_iter1_reg == 2'd2))) | ((icmp_ln883_reg_1531_pp0_iter1_reg == 1'd0) & (empty_230_reg_1535_pp0_iter1_reg == 1'd1) & (tmp_op_code_reg_1471_pp0_iter1_reg == 5'd10) & (pe_fsmState_load_reg_1467_pp0_iter1_reg == 2'd2)));
end

always @ (*) begin
    ap_predicate_op55_read_state1 = ((consumeReadAddr == 1'd0) & (tmp_3_nbreadreq_fu_294_p3 == 1'd1) & (tmp_1_nbreadreq_fu_286_p3 == 1'd1) & (pe_fsmState == 2'd1));
end

always @ (*) begin
    ap_predicate_op62_read_state1 = ((consumeReadAddr == 1'd0) & (tmp_3_nbreadreq_fu_294_p3 == 1'd1) & (tmp_1_nbreadreq_fu_286_p3 == 1'd1) & (pe_fsmState == 2'd1));
end

always @ (*) begin
    ap_predicate_op66_read_state1 = ((tmp_4_nbreadreq_fu_314_p3 == 1'd1) & (consumeReadAddr == 1'd1) & (tmp_3_nbreadreq_fu_294_p3 == 1'd1) & (tmp_1_nbreadreq_fu_286_p3 == 1'd1) & (pe_fsmState == 2'd1));
end

always @ (*) begin
    ap_predicate_op73_read_state1 = ((tmp_4_nbreadreq_fu_314_p3 == 1'd1) & (consumeReadAddr == 1'd1) & (tmp_3_nbreadreq_fu_294_p3 == 1'd1) & (tmp_1_nbreadreq_fu_286_p3 == 1'd1) & (pe_fsmState == 2'd1));
end

always @ (*) begin
    ap_predicate_op75_read_state1 = ((tmp_4_nbreadreq_fu_314_p3 == 1'd1) & (consumeReadAddr == 1'd1) & (tmp_3_nbreadreq_fu_294_p3 == 1'd1) & (tmp_1_nbreadreq_fu_286_p3 == 1'd1) & (pe_fsmState == 2'd1));
end

always @ (*) begin
    ap_predicate_op82_read_state1 = ((tmp_2_nbreadreq_fu_336_p3 == 1'd1) & (tmp_nbreadreq_fu_328_p3 == 1'd1) & (pe_fsmState == 2'd0));
end

always @ (*) begin
    ap_predicate_op87_read_state1 = ((tmp_2_nbreadreq_fu_336_p3 == 1'd1) & (tmp_nbreadreq_fu_328_p3 == 1'd1) & (pe_fsmState == 2'd0));
end

assign empty_226_fu_908_p2 = ((trunc_ln380_fu_846_p1 == 5'd13) ? 1'b1 : 1'b0);

assign empty_227_fu_914_p2 = (empty_fu_902_p2 | empty_226_fu_908_p2);

assign empty_228_fu_768_p2 = ((meta_op_code_6 == 5'd10) ? 1'b1 : 1'b0);

assign empty_229_fu_774_p2 = ((meta_op_code_6 == 5'd6) ? 1'b1 : 1'b0);

assign empty_230_fu_780_p2 = (empty_229_fu_774_p2 | empty_228_fu_768_p2);

assign empty_fu_902_p2 = ((trunc_ln380_fu_846_p1 == 5'd16) ? 1'b1 : 1'b0);

assign grp_fu_441_p4 = {{exHeader_header_V[127:120]}};

assign grp_fu_451_p4 = {{exHeader_header_V[119:112]}};

assign grp_fu_461_p4 = {{exHeader_header_V[111:104]}};

assign grp_fu_471_p4 = {{exHeader_header_V[103:96]}};

assign grp_fu_519_p2 = (24'd1 + tmp_msn_V_4_reg_1486);

assign grp_fu_524_p4 = {{reg_587[63:56]}};

assign grp_fu_533_p4 = {{reg_587[55:48]}};

assign grp_fu_542_p4 = {{reg_587[47:40]}};

assign grp_fu_551_p4 = {{reg_587[39:32]}};

assign grp_fu_560_p4 = {{reg_587[31:24]}};

assign grp_fu_569_p4 = {{reg_587[23:16]}};

assign grp_fu_578_p4 = {{reg_587[15:8]}};

assign grp_fu_614_p4 = {{reg_587[63:56]}};

assign grp_fu_624_p4 = {{reg_587[55:48]}};

assign grp_fu_634_p4 = {{reg_587[47:40]}};

assign grp_fu_644_p4 = {{reg_587[39:32]}};

assign grp_fu_654_p4 = {{reg_587[31:24]}};

assign grp_fu_664_p4 = {{reg_587[23:16]}};

assign headerLen_V_fu_750_p5 = {{{{grp_fu_471_p4}, {grp_fu_461_p4}}, {grp_fu_451_p4}}, {grp_fu_441_p4}};

assign icmp_ln775_1_fu_1244_p2 = ((tmp_op_code_reg_1471 != 5'd10) ? 1'b1 : 1'b0);

assign icmp_ln775_fu_1239_p2 = ((tmp_op_code_reg_1471 != 5'd6) ? 1'b1 : 1'b0);

assign icmp_ln792_fu_802_p2 = ((tmp_33_fu_792_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln801_fu_808_p2 = ((meta_op_code_6 == 5'd6) ? 1'b1 : 1'b0);

assign icmp_ln822_1_fu_1142_p2 = ((tmp_op_code_reg_1471 != 5'd8) ? 1'b1 : 1'b0);

assign icmp_ln822_fu_722_p2 = ((meta_op_code_6 == 5'd7) ? 1'b1 : 1'b0);

assign icmp_ln827_fu_744_p2 = ((tmp_31_fu_734_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_fu_1005_p2 = ((p_Result_i60_i_fu_995_p4 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln883_1_fu_716_p2 = ((tmp_dma_length_V_1_fu_704_p5 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln883_fu_762_p2 = ((headerLen_V_fu_750_p5 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln906_fu_698_p2 = ((meta_op_code_6 == 5'd15) ? 1'b1 : 1'b0);

assign m_axis_mem_write_cmd_TDATA = memoryWriteCmd_V_dat_1_data_out;

assign m_axis_mem_write_cmd_TDEST = memoryWriteCmd_V_dest_V_1_data_out;

assign m_axis_mem_write_cmd_TVALID = memoryWriteCmd_V_dest_V_1_state[1'd0];

assign memoryWriteCmd_V_dat_1_ack_in = memoryWriteCmd_V_dat_1_state[1'd1];

assign memoryWriteCmd_V_dat_1_ack_out = m_axis_mem_write_cmd_TREADY;

assign memoryWriteCmd_V_dat_1_load_A = (memoryWriteCmd_V_dat_1_state_cmp_full & ~memoryWriteCmd_V_dat_1_sel_wr);

assign memoryWriteCmd_V_dat_1_load_B = (memoryWriteCmd_V_dat_1_state_cmp_full & memoryWriteCmd_V_dat_1_sel_wr);

assign memoryWriteCmd_V_dat_1_sel = memoryWriteCmd_V_dat_1_sel_rd;

assign memoryWriteCmd_V_dat_1_state_cmp_full = ((memoryWriteCmd_V_dat_1_state != 2'd1) ? 1'b1 : 1'b0);

assign memoryWriteCmd_V_dat_1_vld_out = memoryWriteCmd_V_dat_1_state[1'd0];

assign memoryWriteCmd_V_dest_V_1_ack_in = memoryWriteCmd_V_dest_V_1_state[1'd1];

assign memoryWriteCmd_V_dest_V_1_ack_out = m_axis_mem_write_cmd_TREADY;

assign memoryWriteCmd_V_dest_V_1_load_A = (memoryWriteCmd_V_dest_V_1_state_cmp_full & ~memoryWriteCmd_V_dest_V_1_sel_wr);

assign memoryWriteCmd_V_dest_V_1_load_B = (memoryWriteCmd_V_dest_V_1_state_cmp_full & memoryWriteCmd_V_dest_V_1_sel_wr);

assign memoryWriteCmd_V_dest_V_1_sel = memoryWriteCmd_V_dest_V_1_sel_rd;

assign memoryWriteCmd_V_dest_V_1_state_cmp_full = ((memoryWriteCmd_V_dest_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign memoryWriteCmd_V_dest_V_1_vld_out = memoryWriteCmd_V_dest_V_1_state[1'd0];

assign p_Result_122_6_i_i_2_fu_1342_p4 = {{reg_587[15:8]}};

assign p_Result_i60_i_fu_995_p4 = {{exHeader_header_V[6:5]}};

assign payLoadLength_V_3_fu_1162_p2 = ($signed(zext_ln214_fu_1159_p1) + $signed(17'd131048));

assign payLoadLength_V_4_fu_1018_p2 = ($signed(zext_ln214_3_fu_1015_p1) + $signed(17'd131044));

assign payLoadLength_V_5_fu_943_p2 = ($signed(17'd131048) + $signed(zext_ln214_1_fu_940_p1));

assign payLoadLength_V_fu_1259_p2 = ($signed(zext_ln214_2_fu_1256_p1) + $signed(17'd131032));

assign pe_fsmState_load_load_fu_674_p1 = pe_fsmState;

assign remainingLength_V_2_fu_1176_p2 = ($signed(dmaMeta_dma_length_V) - $signed(sext_ln214_fu_1168_p1));

assign remainingLength_V_fu_1269_p2 = ($signed(headerLen_V_reg_1526) - $signed(sext_ln214_2_fu_1265_p1));

assign route_3_fu_1152_p2 = (xor_ln822_fu_1147_p2 & icmp_ln822_1_fu_1142_p2);

assign route_4_fu_1091_p2 = ((tmp_op_code_reg_1471 == 5'd29) ? 1'b1 : 1'b0);

assign route_fu_1249_p2 = (icmp_ln775_fu_1239_p2 & icmp_ln775_1_fu_1244_p2);

assign rx_readReqAddr_pop_r_4_din = {{tmp_qpn_V_11_reg_1577}, {1'd0}};

assign rx_readReqTable_upd_1_din = {{{{1'd1}, {tmp_psn_V_reg_1587}}}, {tmp_qpn_V_8_reg_1601}};

assign rx_readRequestFifo_V_din = {{{{{{{{{{{{{route_4_fu_1091_p2}, {meta_psn_V_2}}, {reg_610}}, {reg_606}}, {reg_602}}, {reg_598}}, {grp_fu_664_p4}}, {grp_fu_654_p4}}, {grp_fu_644_p4}}, {grp_fu_634_p4}}, {grp_fu_624_p4}}, {grp_fu_614_p4}}, {meta_dest_qp_V_2}};

assign sext_ln214_1_fu_949_p1 = payLoadLength_V_5_fu_943_p2;

assign sext_ln214_2_fu_1265_p1 = payLoadLength_V_fu_1259_p2;

assign sext_ln214_3_fu_1024_p1 = payLoadLength_V_4_fu_1018_p2;

assign sext_ln214_fu_1168_p1 = payLoadLength_V_3_fu_1162_p2;

assign tmp_10_fu_1231_p3 = {{route_3_fu_1152_p2}, {tmp_op_code_reg_1471}};

assign tmp_12_fu_1131_p4 = {{{{97'd79228162514264337593543950336}, {grp_fu_519_p2}}}, {tmp_qpn_V_7_fu_1127_p1}};

assign tmp_14_2_fu_1059_p5 = {{{{{{33'd4294967296}, {tmp_vaddr_V_3_fu_1053_p2}}}, {tmp_msn_V_4_reg_1486}}}, {tmp_qpn_V_9_fu_1045_p1}};

assign tmp_14_fu_1032_p3 = {{payLoadLength_V_4_fu_1018_p2}, {readReqAddr_V}};

assign tmp_15_fu_1083_p3 = {{1'd0}, {tmp_op_code_reg_1471}};

assign tmp_16_fu_978_p5 = {{{{{{33'd4294967296}, {tmp_vaddr_V_fu_973_p2}}}, {grp_fu_519_p2}}}, {tmp_qpn_V_fu_965_p1}};

assign tmp_1_nbreadreq_fu_286_p3 = msnTable2rxExh_rsp_V_empty_n;

assign tmp_2_3_fu_1428_p5 = {{ap_const_lv137_lc_2[136:16]}, {tmp_qpn_V_11_reg_1577}};

always @ (*) begin
    tmp_2_4_fu_1439_p4 = tmp_2_3_fu_1428_p5;
    tmp_2_4_fu_1439_p4[32'd136] = |(1'd0);
end

assign tmp_2_nbreadreq_fu_336_p3 = rx_drop2exhFsm_MetaF_1_empty_n;

assign tmp_31_fu_734_p4 = {{add_ln827_fu_728_p2[4:1]}};

assign tmp_33_fu_792_p4 = {{add_ln792_fu_786_p2[4:1]}};

assign tmp_3_nbreadreq_fu_294_p3 = exh_lengthFifo_V_V_empty_n;

assign tmp_4_nbreadreq_fu_314_p3 = rx_readReqAddr_pop_r_1_empty_n;

assign tmp_5_2_fu_1386_p6 = {{{{{{{{1'd1}, {remainingLength_V_fu_1269_p2}}}, {tmp_vaddr_V_4_fu_1380_p2}}}, {grp_fu_519_p2}}}, {tmp_qpn_V_10_fu_1338_p1}};

assign tmp_5_fu_1311_p10 = {{{{{{{{{payLoadLength_V_fu_1259_p2}, {trunc_ln647_fu_1307_p1}}, {grp_fu_578_p4}}, {grp_fu_569_p4}}, {grp_fu_560_p4}}, {grp_fu_551_p4}}, {grp_fu_542_p4}}, {grp_fu_533_p4}}, {grp_fu_524_p4}};

assign tmp_6137_fu_1401_p3 = {{26'd0}, {meta_dest_qp_V_2}};

assign tmp_6_fu_1182_p3 = {{payLoadLength_V_3_fu_1162_p2}, {tmp_data_addr_V_reg_1492}};

assign tmp_7_2_fu_1410_p3 = {{route_fu_1249_p2}, {tmp_op_code_reg_1471}};

assign tmp_7_fu_1071_p3 = {{payLoadLength_V_4_fu_1018_p2}, {tmp_data_addr_V_reg_1492}};

assign tmp_8_fu_1207_p6 = {{{{{{{{1'd1}, {remainingLength_V_2_fu_1176_p2}}}, {tmp_vaddr_V_1_fu_1202_p2}}}, {grp_fu_519_p2}}}, {tmp_qpn_V_5_fu_1194_p1}};

assign tmp_9_fu_1222_p3 = {{26'd0}, {meta_dest_qp_V_2}};

assign tmp_data_1_fu_1278_p13 = {{{{{{{{{{{{reg_610}, {reg_606}}, {reg_602}}, {reg_598}}, {trunc_ln647_3_fu_1274_p1}}, {grp_fu_578_p4}}, {grp_fu_569_p4}}, {grp_fu_560_p4}}, {grp_fu_551_p4}}, {grp_fu_542_p4}}, {grp_fu_533_p4}}, {grp_fu_524_p4}};

assign tmp_data_2_fu_1189_p1 = $signed(tmp_6_fu_1182_p3);

assign tmp_data_3_fu_1040_p1 = $signed(tmp_14_fu_1032_p3);

assign tmp_data_4_fu_1078_p1 = $signed(tmp_7_fu_1071_p3);

assign tmp_data_5_fu_960_p1 = $signed(tmp_s_fu_953_p3);

assign tmp_data_fu_1333_p1 = $signed(tmp_5_fu_1311_p10);

assign tmp_dma_length_V_1_fu_704_p5 = {{{{grp_fu_471_p4}, {grp_fu_461_p4}}, {grp_fu_451_p4}}, {grp_fu_441_p4}};

assign tmp_nbreadreq_fu_328_p3 = rx_fsm2exh_MetaFifo_s_11_empty_n;

assign tmp_op_code_load_fu_678_p1 = meta_op_code_6;

assign tmp_qpn_V_10_fu_1338_p1 = meta_dest_qp_V_2[15:0];

assign tmp_qpn_V_5_fu_1194_p1 = meta_dest_qp_V_2[15:0];

assign tmp_qpn_V_7_fu_1127_p1 = meta_dest_qp_V_2[15:0];

assign tmp_qpn_V_8_fu_1011_p1 = meta_dest_qp_V_2[15:0];

assign tmp_qpn_V_9_fu_1045_p1 = meta_dest_qp_V_2[15:0];

assign tmp_qpn_V_fu_965_p1 = meta_dest_qp_V_2[15:0];

assign tmp_s_fu_953_p3 = {{payLoadLength_V_5_fu_943_p2}, {tmp_data_addr_V_reg_1492}};

assign tmp_vaddr_V_1_fu_1202_p2 = (tmp_data_addr_V_reg_1492 + zext_ln209_1_fu_1198_p1);

assign tmp_vaddr_V_3_fu_1053_p2 = (readReqAddr_V + zext_ln209_3_fu_1049_p1);

assign tmp_vaddr_V_4_fu_1380_p2 = (agg_result_V_0_7_i_i_fu_1356_p9 + zext_ln209_2_fu_1376_p1);

assign tmp_vaddr_V_fu_973_p2 = (tmp_data_addr_V_reg_1492 + zext_ln209_fu_969_p1);

assign trunc_ln321_2_fu_824_p1 = msnTable2rxExh_rsp_V_dout[23:0];

assign trunc_ln321_fu_814_p1 = msnTable2rxExh_rsp_V_dout[23:0];

assign trunc_ln380_fu_846_p1 = rx_fsm2exh_MetaFifo_s_11_dout[4:0];

assign trunc_ln647_3_fu_1274_p1 = reg_587[7:0];

assign trunc_ln647_4_fu_1352_p1 = reg_587[7:0];

assign trunc_ln647_fu_1307_p1 = reg_587[7:0];

assign xor_ln822_fu_1147_p2 = (icmp_ln822_reg_1517 ^ 1'd1);

assign zext_ln209_1_fu_1198_p1 = $unsigned(sext_ln214_fu_1168_p1);

assign zext_ln209_2_fu_1376_p1 = $unsigned(sext_ln214_2_fu_1265_p1);

assign zext_ln209_3_fu_1049_p1 = $unsigned(sext_ln214_3_fu_1024_p1);

assign zext_ln209_fu_969_p1 = $unsigned(sext_ln214_1_fu_949_p1);

assign zext_ln214_1_fu_940_p1 = udpLength_V_load_reg_1501;

assign zext_ln214_2_fu_1256_p1 = udpLength_V_load_reg_1501;

assign zext_ln214_3_fu_1015_p1 = udpLength_V_load_reg_1501;

assign zext_ln214_fu_1159_p1 = udpLength_V_load_reg_1501;

endmodule //rx_exh_fsm_512_s
