# Reading C:/modeltech64_10.3/tcl/vsim/pref.tcl 
# //  ModelSim SE-64 10.3 Jan  7 2014 
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# do Testbench.fdo 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.3 Compiler 2014.01 Jan  7 2014
# Start time: 17:30:45 on May 30,2021
# vlog -reportprogress 300 ../src/sad_beh.v 
# -- Compiling module SAD
# 
# Top level modules:
# 	SAD
# End time: 17:30:45 on May 30,2021
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.3 Compiler 2014.01 Jan  7 2014
# Start time: 17:30:45 on May 30,2021
# vlog -reportprogress 300 dp_sram_coregen.v 
# -- Compiling module dp_sram_coregen
# 
# Top level modules:
# 	dp_sram_coregen
# End time: 17:30:45 on May 30,2021
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.3 Compiler 2014.01 Jan  7 2014
# Start time: 17:30:46 on May 30,2021
# vlog -reportprogress 300 ../src/sad_top.v 
# -- Compiling module SAD_Top
# 
# Top level modules:
# 	SAD_Top
# End time: 17:30:46 on May 30,2021
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.3 Compiler 2014.01 Jan  7 2014
# Start time: 17:30:46 on May 30,2021
# vlog -reportprogress 300 ../src/sad_TB.v 
# -- Compiling module Testbench
# 
# Top level modules:
# 	Testbench
# End time: 17:30:46 on May 30,2021
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.3 Compiler 2014.01 Jan  7 2014
# Start time: 17:30:46 on May 30,2021
# vlog -reportprogress 300 C:/Xilinx/verilog/src/glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 17:30:46 on May 30,2021
# Errors: 0, Warnings: 0
# vsim -L xilinxcorelib_ver -L unisims_ver -lib work -t 1ps Testbench glbl 
# Start time: 17:30:46 on May 30,2021
# ** Note: (vsim-8009) Loading existing optimized design _opt
# 
# Loading work.Testbench(fast)
# Loading xilinxcorelib_ver.BLKMEMDP_V6_3(fast)
# Loading work.glbl(fast)
# .main_pane.wave.interior.cs.body.pw.wf
# ** Error: (vish-4014) No objects found matching '/glbl/GSR'.
# Error in macro ./Testbench.fdo line 14
# (vish-4014) No objects found matching '/glbl/GSR'.
#     while executing
# "add wave *"
add wave -r sim:/Testbench/*
run -all
# SAD is 000055f2 that is equal to 000055f2
# ** Note: $stop    : ../src/sad_TB.v(121)
#    Time: 18110 ns  Iteration: 1  Instance: /Testbench
# Break at ../src/sad_TB.v line 121
quit -sim
