xrun: 20.09-s003: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	xrun	20.09-s003: Started on Jan 28, 2023 at 01:19:33 EST
xrun
	-Q
	-unbuffered
	-timescale 1ns/1ns
	-sysv
	+define+INST_BY_TYPE
	-access +rw
	-uvmnocdnsextra
	-uvmhome /xcelium20.09/tools//methodology/UVM/CDNS-1.2/sv
	/xcelium20.09/tools//methodology/UVM/CDNS-1.2/sv/src/uvm_macros.svh
	design.sv
	testbench.sv
    m_cfg.hello();
              |
xmvlog: *W,FUNTSK (testbench.sv,43|14): function called as a task without void'().
	Top level design units:
		uvm_pkg
		$unit_0x4ccdf83b
		tb
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
Loading snapshot worklib.tb:sv .................... Done
SVSEED default: 1
xmsim: *W,RNDXCELON: A newer version of the SystemVerilog constraint solver is being used which has better support for array-solving, new solve-order mechanism, and seed stability enhancements..
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> source /xcelium20.09/tools/xcelium/files/xmsimrc
xcelium> source /xcelium20.09/tools//methodology/UVM/CDNS-1.2/sv/files/tcl/uvm_sim.tcl
xcelium> run
UVM_INFO /xcelium20.09/tools//methodology/UVM/CDNS-1.2/sv/src/base/uvm_root.svh(412) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
CDNS-UVM-1.2 (20.09-s003)
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO @ 0: reporter [RNTST] Running test base_test...
UVM_INFO /xcelium20.09/tools//methodology/UVM/CDNS-1.2/sv/src/base/uvm_factory.svh(1645) @ 0: reporter [UVM/FACTORY/PRINT] 
#### Factory Configuration (*)

Instance Overrides:

  Requested Type  Override Path  Override Type
  --------------  -------------  -------------
  base_cfg        m_env.*        child_cfg

No type overrides are registered with this factory

All types registered with the factory: 54 total
  Type Name
  ---------
  base_cfg
  base_env
  base_test
  child_cfg
(*) Types with no associated type name will be printed as <unknown>

####


UVM_INFO testbench.sv(8) @ 0: reporter [m_cfg] BASE CFG new
UVM_INFO testbench.sv(12) @ 0: reporter [m_cfg] HELLO from Original class 'base_cfg'
UVM_INFO testbench.sv(45) @ 0: uvm_test_top.m_env [CONFIG] Factory returned cfg of type=base_cfg, path=m_cfg
UVM_INFO /xcelium20.09/tools//methodology/UVM/CDNS-1.2/sv/src/base/uvm_report_server.svh(847) @ 0: reporter [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :    6
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[CONFIG]     1
[RNTST]     1
[UVM/FACTORY/PRINT]     1
[UVM/RELNOTES]     1
[m_cfg]     2

Simulation complete via $finish(1) at time 0 FS + 231
/xcelium20.09/tools/methodology/UVM/CDNS-1.2/sv/src/base/uvm_root.svh:543     $finish;
xcelium> exit
TOOL:	xrun	20.09-s003: Exiting on Jan 28, 2023 at 01:19:38 EST  (total: 00:00:05)
