#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Jan  4 22:54:13 2023
# Process ID: 48196
# Current directory: /home/rafael/vivado_projects/kria_kr260/kria_kr260.runs/impl_1
# Command line: vivado -log kria_bd_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source kria_bd_wrapper.tcl -notrace
# Log file: /home/rafael/vivado_projects/kria_kr260/kria_kr260.runs/impl_1/kria_bd_wrapper.vdi
# Journal file: /home/rafael/vivado_projects/kria_kr260/kria_kr260.runs/impl_1/vivado.jou
# Running On: lenovo-yoga-720, OS: Linux, CPU Frequency: 2800.000 MHz, CPU Physical cores: 4, Host memory: 16625 MB
#-----------------------------------------------------------
source kria_bd_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1703.059 ; gain = 72.023 ; free physical = 5714 ; free virtual = 11592
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/rafael/Xilinx/Vivado/2022.2/data/ip'.
Command: link_design -top kria_bd_wrapper -part xck26-sfvc784-2LV-c
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2693.816 ; gain = 0.000 ; free physical = 4864 ; free virtual = 10738
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/rafael/vivado_projects/kria_kr260/kria_kr260.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/kria_bd_zynq_ultra_ps_e_0_0.xdc] for cell 'kria_bd_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/rafael/vivado_projects/kria_kr260/kria_kr260.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/kria_bd_zynq_ultra_ps_e_0_0.xdc] for cell 'kria_bd_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/rafael/vivado_projects/kria_kr260/kria_kr260.gen/sources_1/bd/kria_bd/ip/kria_bd_clk_wiz_0_0/kria_bd_clk_wiz_0_0_board.xdc] for cell 'kria_bd_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/rafael/vivado_projects/kria_kr260/kria_kr260.gen/sources_1/bd/kria_bd/ip/kria_bd_clk_wiz_0_0/kria_bd_clk_wiz_0_0_board.xdc] for cell 'kria_bd_i/clk_wiz_0/inst'
Parsing XDC File [/home/rafael/vivado_projects/kria_kr260/kria_kr260.gen/sources_1/bd/kria_bd/ip/kria_bd_clk_wiz_0_0/kria_bd_clk_wiz_0_0.xdc] for cell 'kria_bd_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/rafael/vivado_projects/kria_kr260/kria_kr260.gen/sources_1/bd/kria_bd/ip/kria_bd_clk_wiz_0_0/kria_bd_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/rafael/vivado_projects/kria_kr260/kria_kr260.gen/sources_1/bd/kria_bd/ip/kria_bd_clk_wiz_0_0/kria_bd_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [/home/rafael/vivado_projects/kria_kr260/kria_kr260.gen/sources_1/bd/kria_bd/ip/kria_bd_clk_wiz_0_0/kria_bd_clk_wiz_0_0.xdc] for cell 'kria_bd_i/clk_wiz_0/inst'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'kria_bd_proc_sys_reset_0_0'. The XDC file /home/rafael/vivado_projects/kria_kr260/kria_kr260.gen/sources_1/bd/kria_bd/ip/kria_bd_proc_sys_reset_0_0/kria_bd_proc_sys_reset_0_0_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'kria_bd_proc_sys_reset_0_0'. The XDC file /home/rafael/vivado_projects/kria_kr260/kria_kr260.gen/sources_1/bd/kria_bd/ip/kria_bd_proc_sys_reset_0_0/kria_bd_proc_sys_reset_0_0.xdc will not be read for any cell of this module.
Parsing XDC File [/home/rafael/vivado_projects/kria_kr260/kria_kr260.gen/sources_1/bd/kria_bd/ip/kria_bd_proc_sys_reset_1_0/kria_bd_proc_sys_reset_1_0_board.xdc] for cell 'kria_bd_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/rafael/vivado_projects/kria_kr260/kria_kr260.gen/sources_1/bd/kria_bd/ip/kria_bd_proc_sys_reset_1_0/kria_bd_proc_sys_reset_1_0_board.xdc] for cell 'kria_bd_i/proc_sys_reset_1/U0'
Parsing XDC File [/home/rafael/vivado_projects/kria_kr260/kria_kr260.gen/sources_1/bd/kria_bd/ip/kria_bd_proc_sys_reset_1_0/kria_bd_proc_sys_reset_1_0.xdc] for cell 'kria_bd_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/rafael/vivado_projects/kria_kr260/kria_kr260.gen/sources_1/bd/kria_bd/ip/kria_bd_proc_sys_reset_1_0/kria_bd_proc_sys_reset_1_0.xdc] for cell 'kria_bd_i/proc_sys_reset_1/U0'
Parsing XDC File [/home/rafael/vivado_projects/kria_kr260/kria_kr260.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_intc_0_0/kria_bd_axi_intc_0_0.xdc] for cell 'kria_bd_i/axi_intc_0/U0'
Finished Parsing XDC File [/home/rafael/vivado_projects/kria_kr260/kria_kr260.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_intc_0_0/kria_bd_axi_intc_0_0.xdc] for cell 'kria_bd_i/axi_intc_0/U0'
Parsing XDC File [/home/rafael/vivado_projects/kria_kr260/kria_kr260.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_intc_0_0/kria_bd_axi_intc_0_0_clocks.xdc] for cell 'kria_bd_i/axi_intc_0/U0'
Finished Parsing XDC File [/home/rafael/vivado_projects/kria_kr260/kria_kr260.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_intc_0_0/kria_bd_axi_intc_0_0_clocks.xdc] for cell 'kria_bd_i/axi_intc_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3220.746 ; gain = 0.000 ; free physical = 4557 ; free virtual = 10436
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

12 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 3220.746 ; gain = 1439.023 ; free physical = 4556 ; free virtual = 10435
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3220.746 ; gain = 0.000 ; free physical = 4539 ; free virtual = 10419

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 11760fd15

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3220.746 ; gain = 0.000 ; free physical = 4539 ; free virtual = 10419

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[0]_i_1__0 into driver instance kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[0]_i_2__0, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_offset_r[0]_i_1 into driver instance kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_offset_r[0]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-138] Pushed 4 inverter(s) to 25 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 13f9fa200

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3410.469 ; gain = 0.000 ; free physical = 4303 ; free virtual = 10181
INFO: [Opt 31-389] Phase Retarget created 3 cells and removed 272 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: ee52a4d7

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3410.469 ; gain = 0.000 ; free physical = 4303 ; free virtual = 10181
INFO: [Opt 31-389] Phase Constant propagation created 5 cells and removed 19 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 125646bbd

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3410.469 ; gain = 0.000 ; free physical = 4303 ; free virtual = 10181
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 4 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 125646bbd

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3410.469 ; gain = 0.000 ; free physical = 4303 ; free virtual = 10181
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 125646bbd

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3410.469 ; gain = 0.000 ; free physical = 4303 ; free virtual = 10181
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 125646bbd

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3410.469 ; gain = 0.000 ; free physical = 4302 ; free virtual = 10181
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               3  |             272  |                                              0  |
|  Constant propagation         |               5  |              19  |                                              0  |
|  Sweep                        |               0  |               4  |                                              1  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3410.469 ; gain = 0.000 ; free physical = 4302 ; free virtual = 10181
Ending Logic Optimization Task | Checksum: 178985b05

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3410.469 ; gain = 0.000 ; free physical = 4302 ; free virtual = 10181

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 178985b05

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3410.469 ; gain = 0.000 ; free physical = 4302 ; free virtual = 10181

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 178985b05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3410.469 ; gain = 0.000 ; free physical = 4302 ; free virtual = 10181

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3410.469 ; gain = 0.000 ; free physical = 4302 ; free virtual = 10181
Ending Netlist Obfuscation Task | Checksum: 178985b05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3410.469 ; gain = 0.000 ; free physical = 4302 ; free virtual = 10181
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/rafael/vivado_projects/kria_kr260/kria_kr260.runs/impl_1/kria_bd_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file kria_bd_wrapper_drc_opted.rpt -pb kria_bd_wrapper_drc_opted.pb -rpx kria_bd_wrapper_drc_opted.rpx
Command: report_drc -file kria_bd_wrapper_drc_opted.rpt -pb kria_bd_wrapper_drc_opted.pb -rpx kria_bd_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/rafael/vivado_projects/kria_kr260/kria_kr260.runs/impl_1/kria_bd_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 4687.055 ; gain = 1228.562 ; free physical = 3281 ; free virtual = 9292
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4687.055 ; gain = 0.000 ; free physical = 3281 ; free virtual = 9291
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 8d2f06a0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4687.055 ; gain = 0.000 ; free physical = 3281 ; free virtual = 9291
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4687.055 ; gain = 0.000 ; free physical = 3281 ; free virtual = 9291

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10f40836d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 4687.055 ; gain = 0.000 ; free physical = 3299 ; free virtual = 9313

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1d9785976

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4687.055 ; gain = 0.000 ; free physical = 3266 ; free virtual = 9281

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1d9785976

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4687.055 ; gain = 0.000 ; free physical = 3266 ; free virtual = 9281
Phase 1 Placer Initialization | Checksum: 1d9785976

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4687.055 ; gain = 0.000 ; free physical = 3265 ; free virtual = 9280

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 121ad6f5f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4687.055 ; gain = 0.000 ; free physical = 3262 ; free virtual = 9278

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 121ad6f5f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4687.055 ; gain = 0.000 ; free physical = 3257 ; free virtual = 9275

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 121ad6f5f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4725.414 ; gain = 38.359 ; free physical = 3201 ; free virtual = 9271

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 160618753

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4755.430 ; gain = 68.375 ; free physical = 3200 ; free virtual = 9270

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 160618753

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4755.430 ; gain = 68.375 ; free physical = 3200 ; free virtual = 9270
Phase 2.1.1 Partition Driven Placement | Checksum: 160618753

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4755.430 ; gain = 68.375 ; free physical = 3200 ; free virtual = 9270
Phase 2.1 Floorplanning | Checksum: 160618753

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4755.430 ; gain = 68.375 ; free physical = 3200 ; free virtual = 9270

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 160618753

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4755.430 ; gain = 68.375 ; free physical = 3200 ; free virtual = 9270

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 160618753

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4755.430 ; gain = 68.375 ; free physical = 3200 ; free virtual = 9270

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 11741ca60

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 4755.430 ; gain = 68.375 ; free physical = 3176 ; free virtual = 9247

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 8 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 3 nets or LUTs. Breaked 0 LUT, combined 3 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-69] No nets found for rewiring optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4755.430 ; gain = 0.000 ; free physical = 3176 ; free virtual = 9250

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              3  |                     3  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              3  |                     3  |           0  |           5  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 23cdf0a4a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 4755.430 ; gain = 68.375 ; free physical = 3176 ; free virtual = 9250
Phase 2.4 Global Placement Core | Checksum: 1abd4a3db

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 4755.430 ; gain = 68.375 ; free physical = 3178 ; free virtual = 9251
Phase 2 Global Placement | Checksum: 1abd4a3db

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 4755.430 ; gain = 68.375 ; free physical = 3178 ; free virtual = 9251

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2005a64ac

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 4755.430 ; gain = 68.375 ; free physical = 3187 ; free virtual = 9261

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 117d05826

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 4755.430 ; gain = 68.375 ; free physical = 3184 ; free virtual = 9258

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1f3a384b9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 4755.430 ; gain = 68.375 ; free physical = 3183 ; free virtual = 9257

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 1850dea25

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 4755.430 ; gain = 68.375 ; free physical = 3183 ; free virtual = 9257

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 19cff552e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 4755.430 ; gain = 68.375 ; free physical = 3180 ; free virtual = 9254
Phase 3.3.3 Slice Area Swap | Checksum: 19cff552e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 4755.430 ; gain = 68.375 ; free physical = 3170 ; free virtual = 9244
Phase 3.3 Small Shape DP | Checksum: 1b19d754d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 4755.430 ; gain = 68.375 ; free physical = 3177 ; free virtual = 9252

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 207c48c26

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 4755.430 ; gain = 68.375 ; free physical = 3177 ; free virtual = 9252

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 1ef351f43

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 4755.430 ; gain = 68.375 ; free physical = 3177 ; free virtual = 9252
Phase 3 Detail Placement | Checksum: 1ef351f43

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 4755.430 ; gain = 68.375 ; free physical = 3177 ; free virtual = 9252

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 11a107bbb

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.507 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1a40e82e8

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4755.430 ; gain = 0.000 ; free physical = 3179 ; free virtual = 9251
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 15ab42445

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4755.430 ; gain = 0.000 ; free physical = 3179 ; free virtual = 9251
Phase 4.1.1.1 BUFG Insertion | Checksum: 11a107bbb

Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 4755.430 ; gain = 68.375 ; free physical = 3179 ; free virtual = 9251

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.507. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: aa264253

Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 4755.430 ; gain = 68.375 ; free physical = 3179 ; free virtual = 9251

Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 4755.430 ; gain = 68.375 ; free physical = 3179 ; free virtual = 9251
Phase 4.1 Post Commit Optimization | Checksum: aa264253

Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 4755.430 ; gain = 68.375 ; free physical = 3179 ; free virtual = 9251
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4755.430 ; gain = 0.000 ; free physical = 3189 ; free virtual = 9262

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 18394b632

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 4755.430 ; gain = 68.375 ; free physical = 3186 ; free virtual = 9259

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 18394b632

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 4755.430 ; gain = 68.375 ; free physical = 3186 ; free virtual = 9259
Phase 4.3 Placer Reporting | Checksum: 18394b632

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 4755.430 ; gain = 68.375 ; free physical = 3186 ; free virtual = 9259

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4755.430 ; gain = 0.000 ; free physical = 3186 ; free virtual = 9259

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 4755.430 ; gain = 68.375 ; free physical = 3186 ; free virtual = 9259
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 207fb646a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 4755.430 ; gain = 68.375 ; free physical = 3186 ; free virtual = 9259
Ending Placer Task | Checksum: 1cd1ff1f7

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 4755.430 ; gain = 68.375 ; free physical = 3186 ; free virtual = 9259
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 4755.430 ; gain = 68.375 ; free physical = 3255 ; free virtual = 9327
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.22 . Memory (MB): peak = 4755.430 ; gain = 0.000 ; free physical = 3237 ; free virtual = 9315
INFO: [Common 17-1381] The checkpoint '/home/rafael/vivado_projects/kria_kr260/kria_kr260.runs/impl_1/kria_bd_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file kria_bd_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.3 . Memory (MB): peak = 4755.430 ; gain = 0.000 ; free physical = 3207 ; free virtual = 9282
INFO: [runtcl-4] Executing : report_utilization -file kria_bd_wrapper_utilization_placed.rpt -pb kria_bd_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file kria_bd_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.13 . Memory (MB): peak = 4755.430 ; gain = 0.000 ; free physical = 3224 ; free virtual = 9299
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.22 . Memory (MB): peak = 4755.430 ; gain = 0.000 ; free physical = 3219 ; free virtual = 9294
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
80 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.24 . Memory (MB): peak = 4755.430 ; gain = 0.000 ; free physical = 3210 ; free virtual = 9289
INFO: [Common 17-1381] The checkpoint '/home/rafael/vivado_projects/kria_kr260/kria_kr260.runs/impl_1/kria_bd_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 616b4d38 ConstDB: 0 ShapeSum: 924630e0 RouteDB: d96e73df
Nodegraph reading from file.  Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.76 . Memory (MB): peak = 4755.430 ; gain = 0.000 ; free physical = 3084 ; free virtual = 9167
Post Restoration Checksum: NetGraph: aac84488 NumContArr: a2a0dc3a Constraints: d3ed4c7e Timing: 0
Phase 1 Build RT Design | Checksum: 221566d40

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4755.430 ; gain = 0.000 ; free physical = 3078 ; free virtual = 9162

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 221566d40

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4755.430 ; gain = 0.000 ; free physical = 3029 ; free virtual = 9113

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 221566d40

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4755.430 ; gain = 0.000 ; free physical = 3029 ; free virtual = 9113

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 1c082d2c8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4755.430 ; gain = 0.000 ; free physical = 3034 ; free virtual = 9118

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 293853725

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4755.430 ; gain = 0.000 ; free physical = 3039 ; free virtual = 9123
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.572  | TNS=0.000  | WHS=0.003  | THS=0.000  |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1041
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 864
  Number of Partially Routed Nets     = 177
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1ddac5581

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4755.430 ; gain = 0.000 ; free physical = 3041 ; free virtual = 9126

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1ddac5581

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4755.430 ; gain = 0.000 ; free physical = 3041 ; free virtual = 9126
Phase 3 Initial Routing | Checksum: 3176538ca

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 4755.430 ; gain = 0.000 ; free physical = 3022 ; free virtual = 9106

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 173
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.471  | TNS=0.000  | WHS=0.023  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 2c37e38c1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 4755.430 ; gain = 0.000 ; free physical = 3017 ; free virtual = 9101

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 316ae6925

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 4755.430 ; gain = 0.000 ; free physical = 3013 ; free virtual = 9097
Phase 4 Rip-up And Reroute | Checksum: 316ae6925

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 4755.430 ; gain = 0.000 ; free physical = 3013 ; free virtual = 9097

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 316ae6925

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 4755.430 ; gain = 0.000 ; free physical = 3013 ; free virtual = 9098

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 316ae6925

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 4755.430 ; gain = 0.000 ; free physical = 3013 ; free virtual = 9098
Phase 5 Delay and Skew Optimization | Checksum: 316ae6925

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 4755.430 ; gain = 0.000 ; free physical = 3013 ; free virtual = 9098

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 27c46e60c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 4755.430 ; gain = 0.000 ; free physical = 2996 ; free virtual = 9096
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.471  | TNS=0.000  | WHS=0.023  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 27c46e60c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 4755.430 ; gain = 0.000 ; free physical = 2996 ; free virtual = 9096
Phase 6 Post Hold Fix | Checksum: 27c46e60c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 4755.430 ; gain = 0.000 ; free physical = 2996 ; free virtual = 9096

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.056294 %
  Global Horizontal Routing Utilization  = 0.0754229 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2d2fcb236

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 4755.430 ; gain = 0.000 ; free physical = 2994 ; free virtual = 9094

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2d2fcb236

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 4755.430 ; gain = 0.000 ; free physical = 2989 ; free virtual = 9089

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2d2fcb236

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 4755.430 ; gain = 0.000 ; free physical = 2988 ; free virtual = 9088

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 2d2fcb236

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 4755.430 ; gain = 0.000 ; free physical = 2988 ; free virtual = 9088

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.471  | TNS=0.000  | WHS=0.023  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 2d2fcb236

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 4755.430 ; gain = 0.000 ; free physical = 2988 ; free virtual = 9088
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 4755.430 ; gain = 0.000 ; free physical = 3052 ; free virtual = 9152

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 4755.430 ; gain = 0.000 ; free physical = 3052 ; free virtual = 9152
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.24 . Memory (MB): peak = 4755.430 ; gain = 0.000 ; free physical = 3042 ; free virtual = 9147
INFO: [Common 17-1381] The checkpoint '/home/rafael/vivado_projects/kria_kr260/kria_kr260.runs/impl_1/kria_bd_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file kria_bd_wrapper_drc_routed.rpt -pb kria_bd_wrapper_drc_routed.pb -rpx kria_bd_wrapper_drc_routed.rpx
Command: report_drc -file kria_bd_wrapper_drc_routed.rpt -pb kria_bd_wrapper_drc_routed.pb -rpx kria_bd_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/rafael/vivado_projects/kria_kr260/kria_kr260.runs/impl_1/kria_bd_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file kria_bd_wrapper_methodology_drc_routed.rpt -pb kria_bd_wrapper_methodology_drc_routed.pb -rpx kria_bd_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file kria_bd_wrapper_methodology_drc_routed.rpt -pb kria_bd_wrapper_methodology_drc_routed.pb -rpx kria_bd_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/rafael/vivado_projects/kria_kr260/kria_kr260.runs/impl_1/kria_bd_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file kria_bd_wrapper_power_routed.rpt -pb kria_bd_wrapper_power_summary_routed.pb -rpx kria_bd_wrapper_power_routed.rpx
Command: report_power -file kria_bd_wrapper_power_routed.rpt -pb kria_bd_wrapper_power_summary_routed.pb -rpx kria_bd_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
106 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file kria_bd_wrapper_route_status.rpt -pb kria_bd_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file kria_bd_wrapper_timing_summary_routed.rpt -pb kria_bd_wrapper_timing_summary_routed.pb -rpx kria_bd_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file kria_bd_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file kria_bd_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file kria_bd_wrapper_bus_skew_routed.rpt -pb kria_bd_wrapper_bus_skew_routed.pb -rpx kria_bd_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force kria_bd_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./kria_bd_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 4781.477 ; gain = 0.000 ; free physical = 2987 ; free virtual = 9092
INFO: [Common 17-206] Exiting Vivado at Wed Jan  4 22:56:19 2023...
