Release 14.2 ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Command Line: d:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-4 -nt timestamp -bm system.bmm
C:/FPGA_leet/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "C:/FPGA_leet/implementation/system.ngc" ...
Loading design module
"C:/FPGA_leet/implementation/system_microblaze_0_wrapper.ngc"...
Loading design module "C:/FPGA_leet/implementation/system_mb_plb_wrapper.ngc"...
Loading design module "C:/FPGA_leet/implementation/system_ilmb_wrapper.ngc"...
Loading design module "C:/FPGA_leet/implementation/system_dlmb_wrapper.ngc"...
Loading design module
"C:/FPGA_leet/implementation/system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"C:/FPGA_leet/implementation/system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"C:/FPGA_leet/implementation/system_lmb_bram_wrapper.ngc"...
Loading design module "C:/FPGA_leet/implementation/system_sclk_wrapper.ngc"...
Loading design module "C:/FPGA_leet/implementation/system_mdm_0_wrapper.ngc"...
Loading design module
"C:/FPGA_leet/implementation/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"C:/FPGA_leet/implementation/system_xps_gpio_0_wrapper.ngc"...
Loading design module
"C:/FPGA_leet/implementation/system_running_leds_wrapper.ngc"...
Loading design module
"C:/FPGA_leet/implementation/system_vga_interface_0_wrapper.ngc"...
Loading design module
"C:/FPGA_leet/implementation/system_camera_interface_0_wrapper.ngc"...
Loading design module
"C:/FPGA_leet/implementation/system_camera2mb_wrapper.ngc"...
Loading design module "C:/FPGA_leet/implementation/system_mb2vga_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM instance
   sclk/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM groups and period
   specifications were generated at the DCM output(s): 
   CLK0: <TIMESPEC TS_sclk_sclk_SIG_DCM0_CLK0 = PERIOD "sclk_sclk_SIG_DCM0_CLK0"
   TS_sys_clk_pin HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 230768 kilobytes

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  15 sec
Total CPU time to NGDBUILD completion:   15 sec

Writing NGDBUILD log file "system.bld"...
