; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16

define void @triton_red_fused_add_mean_25(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, i32 %3, i32 %4) local_unnamed_addr !dbg !7 {
  %6 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !10
  %7 = shl i32 %6, 6, !dbg !11
  %8 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %9 = shl i32 %8, 2, !dbg !12
  %10 = and i32 %9, 60, !dbg !12
  %11 = or disjoint i32 %7, %10, !dbg !13
  %12 = lshr i32 %8, 4, !dbg !14
  %13 = and i32 %12, 7, !dbg !14
  %.frozen = freeze i32 %11, !dbg !15
  %14 = sdiv i32 %.frozen, 384, !dbg !15
  %15 = mul i32 %14, 384, !dbg !16
  %.decomposed = sub i32 %.frozen, %15, !dbg !16
  %16 = mul i32 %14, 49152, !dbg !17
  %17 = add i32 %16, %.decomposed
  br label %18, !dbg !18

18:                                               ; preds = %5, %18
  %indvars.iv = phi i64 [ 0, %5 ], [ %indvars.iv.next, %18 ]
  %19 = phi <4 x float> [ zeroinitializer, %5 ], [ %48, %18 ]
  %20 = trunc i64 %indvars.iv to i32, !dbg !19
  %21 = or disjoint i32 %13, %20, !dbg !19
  %22 = mul i32 %21, 384, !dbg !19
  %23 = add i32 %17, %22, !dbg !19
  %24 = sext i32 %23 to i64, !dbg !20
  %25 = getelementptr float, ptr addrspace(1) %0, i64 %24, !dbg !20
  %26 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_first.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %25, i1 true, i32 0, i1 true, i32 0, i1 true, i32 0, i1 true, i32 0, i1 true) #3, !dbg !21
  %27 = extractvalue { i32, i32, i32, i32 } %26, 0, !dbg !21
  %28 = extractvalue { i32, i32, i32, i32 } %26, 1, !dbg !21
  %29 = extractvalue { i32, i32, i32, i32 } %26, 2, !dbg !21
  %30 = extractvalue { i32, i32, i32, i32 } %26, 3, !dbg !21
  %31 = getelementptr float, ptr addrspace(1) %1, i64 %24, !dbg !22
  %32 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_first.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];\0A\09@!$7 mov.u32 $0, $6;\0A\09@!$9 mov.u32 $1, $8;\0A\09@!$11 mov.u32 $2, $10;\0A\09@!$13 mov.u32 $3, $12;", "=r,=r,=r,=r,l,b,r,b,r,b,r,b,r,b"(ptr addrspace(1) %31, i1 true, i32 0, i1 true, i32 0, i1 true, i32 0, i1 true, i32 0, i1 true) #3, !dbg !23
  %33 = extractvalue { i32, i32, i32, i32 } %32, 0, !dbg !23
  %34 = extractvalue { i32, i32, i32, i32 } %32, 1, !dbg !23
  %35 = extractvalue { i32, i32, i32, i32 } %32, 2, !dbg !23
  %36 = extractvalue { i32, i32, i32, i32 } %32, 3, !dbg !23
  %37 = insertelement <4 x i32> poison, i32 %27, i64 0, !dbg !21
  %38 = insertelement <4 x i32> %37, i32 %28, i64 1, !dbg !21
  %39 = insertelement <4 x i32> %38, i32 %29, i64 2, !dbg !21
  %40 = insertelement <4 x i32> %39, i32 %30, i64 3, !dbg !21
  %41 = bitcast <4 x i32> %40 to <4 x float>, !dbg !21
  %42 = insertelement <4 x i32> poison, i32 %33, i64 0, !dbg !23
  %43 = insertelement <4 x i32> %42, i32 %34, i64 1, !dbg !23
  %44 = insertelement <4 x i32> %43, i32 %35, i64 2, !dbg !23
  %45 = insertelement <4 x i32> %44, i32 %36, i64 3, !dbg !23
  %46 = bitcast <4 x i32> %45 to <4 x float>, !dbg !23
  %47 = fadd <4 x float> %41, %46, !dbg !24
  %48 = fadd <4 x float> %19, %47, !dbg !25
  %indvars.iv.next = add nuw nsw i64 %indvars.iv, 8, !dbg !18
  %49 = icmp samesign ult i64 %indvars.iv, 120, !dbg !18
  br i1 %49, label %18, label %50, !dbg !18

50:                                               ; preds = %18
  %51 = lshr i32 %8, 5, !dbg !12
  %52 = and i32 %8, 63, !dbg !12
  %53 = or disjoint i32 %7, %52, !dbg !13
  %54 = and i32 %8, 16, !dbg !12
  %55 = extractelement <4 x float> %48, i64 0, !dbg !26
  %56 = bitcast float %55 to i32, !dbg !26
  %57 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %56, i32 16, i32 31), !dbg !26
  %58 = bitcast i32 %57 to float, !dbg !26
  %59 = fadd float %55, %58, !dbg !30
  %60 = extractelement <4 x float> %48, i64 1, !dbg !26
  %61 = bitcast float %60 to i32, !dbg !26
  %62 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %61, i32 16, i32 31), !dbg !26
  %63 = bitcast i32 %62 to float, !dbg !26
  %64 = fadd float %60, %63, !dbg !30
  %65 = extractelement <4 x float> %48, i64 2, !dbg !26
  %66 = bitcast float %65 to i32, !dbg !26
  %67 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %66, i32 16, i32 31), !dbg !26
  %68 = bitcast i32 %67 to float, !dbg !26
  %69 = fadd float %65, %68, !dbg !30
  %70 = extractelement <4 x float> %48, i64 3, !dbg !26
  %71 = bitcast float %70 to i32, !dbg !26
  %72 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %71, i32 16, i32 31), !dbg !26
  %73 = bitcast i32 %72 to float, !dbg !26
  %74 = fadd float %70, %73, !dbg !30
  %75 = icmp eq i32 %54, 0, !dbg !26
  %76 = and i32 %51, 3, !dbg !26
  %77 = shl nuw nsw i32 %10, 2, !dbg !26
  %78 = or disjoint i32 %77, %76, !dbg !26
  %79 = zext nneg i32 %78 to i64, !dbg !26
  %80 = getelementptr float, ptr addrspace(3) @global_smem, i64 %79, !dbg !26
  %81 = bitcast float %59 to <1 x i32>, !dbg !26
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %80, <1 x i32> %81, i1 %75) #3, !dbg !26
  %82 = or disjoint i32 %77, 4, !dbg !26
  %83 = or disjoint i32 %82, %76, !dbg !26
  %84 = zext nneg i32 %83 to i64, !dbg !26
  %85 = getelementptr float, ptr addrspace(3) @global_smem, i64 %84, !dbg !26
  %86 = bitcast float %64 to <1 x i32>, !dbg !26
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %85, <1 x i32> %86, i1 %75) #3, !dbg !26
  %87 = or disjoint i32 %77, 8, !dbg !26
  %88 = or disjoint i32 %87, %76, !dbg !26
  %89 = zext nneg i32 %88 to i64, !dbg !26
  %90 = getelementptr float, ptr addrspace(3) @global_smem, i64 %89, !dbg !26
  %91 = bitcast float %69 to <1 x i32>, !dbg !26
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %90, <1 x i32> %91, i1 %75) #3, !dbg !26
  %92 = or disjoint i32 %77, 12, !dbg !26
  %93 = or disjoint i32 %92, %76, !dbg !26
  %94 = zext nneg i32 %93 to i64, !dbg !26
  %95 = getelementptr float, ptr addrspace(3) @global_smem, i64 %94, !dbg !26
  %96 = bitcast float %74 to <1 x i32>, !dbg !26
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %95, <1 x i32> %96, i1 %75) #3, !dbg !26
  tail call void @llvm.nvvm.barrier0(), !dbg !26
  %97 = icmp slt i32 %8, 256, !dbg !26
  %98 = sext i32 %8 to i64, !dbg !26
  %99 = getelementptr float, ptr addrspace(3) @global_smem, i64 %98, !dbg !26
  %100 = tail call i32 asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %99, i1 %97) #3, !dbg !26
  %101 = bitcast i32 %100 to float, !dbg !26
  %102 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %100, i32 2, i32 31), !dbg !26
  %103 = bitcast i32 %102 to float, !dbg !26
  %104 = fadd float %101, %103, !dbg !30
  %105 = bitcast float %104 to i32, !dbg !26
  %106 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %105, i32 1, i32 31), !dbg !26
  %107 = bitcast i32 %106 to float, !dbg !26
  %108 = fadd float %104, %107, !dbg !30
  %109 = and i32 %8, 3, !dbg !26
  %110 = icmp eq i32 %109, 0, !dbg !26
  %111 = and i1 %97, %110, !dbg !26
  %112 = bitcast float %108 to <1 x i32>, !dbg !26
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %99, <1 x i32> %112, i1 %111) #3, !dbg !26
  %113 = add i32 %8, 128, !dbg !26
  %114 = sext i32 %113 to i64, !dbg !26
  %115 = getelementptr float, ptr addrspace(3) @global_smem, i64 %114, !dbg !26
  %116 = tail call i32 asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %115, i1 %97) #3, !dbg !26
  %117 = bitcast i32 %116 to float, !dbg !26
  %118 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %116, i32 2, i32 31), !dbg !26
  %119 = bitcast i32 %118 to float, !dbg !26
  %120 = fadd float %117, %119, !dbg !30
  %121 = bitcast float %120 to i32, !dbg !26
  %122 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %121, i32 1, i32 31), !dbg !26
  %123 = bitcast i32 %122 to float, !dbg !26
  %124 = fadd float %120, %123, !dbg !30
  %125 = bitcast float %124 to <1 x i32>, !dbg !26
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %115, <1 x i32> %125, i1 %111) #3, !dbg !26
  tail call void @llvm.nvvm.barrier0(), !dbg !26
  %126 = zext nneg i32 %77 to i64, !dbg !26
  %127 = getelementptr float, ptr addrspace(3) @global_smem, i64 %126, !dbg !26
  %128 = load i32, ptr addrspace(3) %127, align 16, !dbg !26
  %129 = zext nneg i32 %82 to i64, !dbg !26
  %130 = getelementptr float, ptr addrspace(3) @global_smem, i64 %129, !dbg !26
  %131 = load i32, ptr addrspace(3) %130, align 16, !dbg !26
  %132 = zext nneg i32 %87 to i64, !dbg !26
  %133 = getelementptr float, ptr addrspace(3) @global_smem, i64 %132, !dbg !26
  %134 = load i32, ptr addrspace(3) %133, align 16, !dbg !26
  %135 = zext nneg i32 %92 to i64, !dbg !26
  %136 = getelementptr float, ptr addrspace(3) @global_smem, i64 %135, !dbg !26
  %137 = load i32, ptr addrspace(3) %136, align 16, !dbg !26
  tail call void @llvm.nvvm.barrier0(), !dbg !32
  %138 = zext nneg i32 %10 to i64, !dbg !32
  %139 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %138, !dbg !32
  tail call void asm sideeffect "@$5 st.shared.v4.b32 [ $0 + 0 ], { $1, $2, $3, $4 };", "r,r,r,r,r,b"(ptr addrspace(3) %139, i32 %128, i32 %131, i32 %134, i32 %137, i1 true) #3, !dbg !32
  tail call void @llvm.nvvm.barrier0(), !dbg !32
  %140 = zext nneg i32 %52 to i64, !dbg !32
  %141 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %140, !dbg !32
  %142 = load i32, ptr addrspace(3) %141, align 4, !dbg !32
  %143 = sext i32 %53 to i64, !dbg !33
  %144 = getelementptr float, ptr addrspace(1) %2, i64 %143, !dbg !33
  %145 = and i32 %8, 64, !dbg !34
  %146 = icmp eq i32 %145, 0, !dbg !34
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %142, ptr addrspace(1) %144, i1 %146) #3, !dbg !34
  ret void, !dbg !35
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #1

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #2 = { convergent nocallback nounwind }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cb3uykyul2s2lbbppxjjhlytilovyw2sxytzwucdpmwonugvks4o.py", directory: "inductor_cache/b3")
!4 = !{ptr @triton_red_fused_add_mean_25, !"kernel", i32 1}
!5 = !{ptr @triton_red_fused_add_mean_25, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_red_fused_add_mean_25", linkageName: "triton_red_fused_add_mean_25", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 22, column: 28, scope: !7)
!11 = !DILocation(line: 22, column: 33, scope: !7)
!12 = !DILocation(line: 23, column: 44, scope: !7)
!13 = !DILocation(line: 23, column: 23, scope: !7)
!14 = !DILocation(line: 25, column: 33, scope: !7)
!15 = !DILocation(line: 27, column: 19, scope: !7)
!16 = !DILocation(line: 26, column: 19, scope: !7)
!17 = !DILocation(line: 34, column: 54, scope: !7)
!18 = !DILocation(line: 30, column: 36, scope: !7)
!19 = !DILocation(line: 34, column: 48, scope: !7)
!20 = !DILocation(line: 34, column: 34, scope: !7)
!21 = !DILocation(line: 34, column: 59, scope: !7)
!22 = !DILocation(line: 35, column: 34, scope: !7)
!23 = !DILocation(line: 35, column: 59, scope: !7)
!24 = !DILocation(line: 36, column: 22, scope: !7)
!25 = !DILocation(line: 38, column: 23, scope: !7)
!26 = !DILocation(line: 267, column: 36, scope: !27, inlinedAt: !29)
!27 = distinct !DILexicalBlockFile(scope: !7, file: !28, discriminator: 0)
!28 = !DIFile(filename: "standard.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/triton/language")
!29 = !DILocation(line: 40, column: 25, scope: !7)
!30 = !DILocation(line: 256, column: 15, scope: !31, inlinedAt: !29)
!31 = distinct !DILexicalBlockFile(scope: !27, file: !28, discriminator: 0)
!32 = !DILocation(line: 40, column: 28, scope: !7)
!33 = !DILocation(line: 41, column: 25, scope: !7)
!34 = !DILocation(line: 41, column: 36, scope: !7)
!35 = !DILocation(line: 41, column: 4, scope: !7)
