 
****************************************
Report : timing
        -path full_clock
        -delay max
        -nets
        -max_paths 30
        -transition_time
Design : fft_N_rad2
Version: T-2022.03-SP3
Date   : Wed Dec 11 14:15:23 2024
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: tt1p05v25c   Library: saed32rvt_tt1p05v25c
Wire Load Model Mode: enclosed

  Startpoint: enable (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_2__i__6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.36       0.46 r
  enable (in)                                             0.01      0.00       0.46 r
  enable (net)                                  1                   0.00       0.46 r
  U7462/Y (INVX2_RVT)                                     0.01      0.29       0.75 f
  n6603 (net)                                   1                   0.00       0.75 f
  U7535/Y (OR2X1_RVT)                                     0.38      1.07       1.83 f
  n10836 (net)                                 20                   0.00       1.83 f
  U12852/Y (INVX4_RVT)                                    0.09     13.03      14.85 r
  n10563 (net)                                 69                   0.00      14.85 r
  U20757/Y (AND2X1_RVT)                                   0.01      1.10      15.95 r
  interleaver_inst_delay_x1_N141 (net)          1                   0.00      15.95 r
  interleaver_inst_delay_x1_delay_reg_reg_2__i__6_/D (DFFX1_RVT)     0.01     0.11    16.06 r
  data arrival time                                                           16.06

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  interleaver_inst_delay_x1_delay_reg_reg_2__i__6_/CLK (DFFX1_RVT)     0.00    17.65 r
  library setup time                                               -0.02      17.63
  data required time                                                          17.63
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.63
  data arrival time                                                          -16.06
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  1.57


  Startpoint: enable (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_2__i__28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.36       0.46 r
  enable (in)                                             0.01      0.00       0.46 r
  enable (net)                                  1                   0.00       0.46 r
  U7462/Y (INVX2_RVT)                                     0.01      0.29       0.75 f
  n6603 (net)                                   1                   0.00       0.75 f
  U7535/Y (OR2X1_RVT)                                     0.38      1.07       1.83 f
  n10836 (net)                                 20                   0.00       1.83 f
  U12852/Y (INVX4_RVT)                                    0.09     13.03      14.85 r
  n10563 (net)                                 69                   0.00      14.85 r
  U20779/Y (AND2X1_RVT)                                   0.01      1.10      15.95 r
  interleaver_inst_delay_x1_N163 (net)          1                   0.00      15.95 r
  interleaver_inst_delay_x1_delay_reg_reg_2__i__28_/D (DFFX1_RVT)     0.01     0.11    16.06 r
  data arrival time                                                           16.06

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  interleaver_inst_delay_x1_delay_reg_reg_2__i__28_/CLK (DFFX1_RVT)     0.00    17.65 r
  library setup time                                               -0.02      17.63
  data required time                                                          17.63
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.63
  data arrival time                                                          -16.06
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  1.57


  Startpoint: enable (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_2__r__8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.36       0.46 r
  enable (in)                                             0.01      0.00       0.46 r
  enable (net)                                  1                   0.00       0.46 r
  U7462/Y (INVX2_RVT)                                     0.01      0.29       0.75 f
  n6603 (net)                                   1                   0.00       0.75 f
  U7535/Y (OR2X1_RVT)                                     0.38      1.07       1.83 f
  n10836 (net)                                 20                   0.00       1.83 f
  U12852/Y (INVX4_RVT)                                    0.09     13.03      14.85 r
  n10563 (net)                                 69                   0.00      14.85 r
  U20790/Y (AND2X1_RVT)                                   0.01      1.10      15.95 r
  interleaver_inst_delay_x1_N175 (net)          1                   0.00      15.95 r
  interleaver_inst_delay_x1_delay_reg_reg_2__r__8_/D (DFFX1_RVT)     0.01     0.11    16.06 r
  data arrival time                                                           16.06

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  interleaver_inst_delay_x1_delay_reg_reg_2__r__8_/CLK (DFFX1_RVT)     0.00    17.65 r
  library setup time                                               -0.02      17.63
  data required time                                                          17.63
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.63
  data arrival time                                                          -16.06
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  1.57


  Startpoint: enable (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_2__r__9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.36       0.46 r
  enable (in)                                             0.01      0.00       0.46 r
  enable (net)                                  1                   0.00       0.46 r
  U7462/Y (INVX2_RVT)                                     0.01      0.29       0.75 f
  n6603 (net)                                   1                   0.00       0.75 f
  U7535/Y (OR2X1_RVT)                                     0.38      1.07       1.83 f
  n10836 (net)                                 20                   0.00       1.83 f
  U12852/Y (INVX4_RVT)                                    0.09     13.03      14.85 r
  n10563 (net)                                 69                   0.00      14.85 r
  U20791/Y (AND2X1_RVT)                                   0.01      1.10      15.95 r
  interleaver_inst_delay_x1_N176 (net)          1                   0.00      15.95 r
  interleaver_inst_delay_x1_delay_reg_reg_2__r__9_/D (DFFX1_RVT)     0.01     0.11    16.06 r
  data arrival time                                                           16.06

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  interleaver_inst_delay_x1_delay_reg_reg_2__r__9_/CLK (DFFX1_RVT)     0.00    17.65 r
  library setup time                                               -0.02      17.63
  data required time                                                          17.63
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.63
  data arrival time                                                          -16.06
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  1.57


  Startpoint: enable (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_3__r__6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.36       0.46 r
  enable (in)                                             0.01      0.00       0.46 r
  enable (net)                                  1                   0.00       0.46 r
  U7462/Y (INVX2_RVT)                                     0.01      0.29       0.75 f
  n6603 (net)                                   1                   0.00       0.75 f
  U7535/Y (OR2X1_RVT)                                     0.38      1.07       1.83 f
  n10836 (net)                                 20                   0.00       1.83 f
  U12852/Y (INVX4_RVT)                                    0.09     13.03      14.85 r
  n10563 (net)                                 69                   0.00      14.85 r
  U20850/Y (AND2X1_RVT)                                   0.01      1.10      15.95 r
  interleaver_inst_delay_x1_N237 (net)          1                   0.00      15.95 r
  interleaver_inst_delay_x1_delay_reg_reg_3__r__6_/D (DFFX1_RVT)     0.01     0.11    16.06 r
  data arrival time                                                           16.06

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  interleaver_inst_delay_x1_delay_reg_reg_3__r__6_/CLK (DFFX1_RVT)     0.00    17.65 r
  library setup time                                               -0.02      17.63
  data required time                                                          17.63
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.63
  data arrival time                                                          -16.06
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  1.57


  Startpoint: enable (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_3__r__12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.36       0.46 r
  enable (in)                                             0.01      0.00       0.46 r
  enable (net)                                  1                   0.00       0.46 r
  U7462/Y (INVX2_RVT)                                     0.01      0.29       0.75 f
  n6603 (net)                                   1                   0.00       0.75 f
  U7535/Y (OR2X1_RVT)                                     0.38      1.07       1.83 f
  n10836 (net)                                 20                   0.00       1.83 f
  U12852/Y (INVX4_RVT)                                    0.09     13.03      14.85 r
  n10563 (net)                                 69                   0.00      14.85 r
  U20856/Y (AND2X1_RVT)                                   0.01      1.10      15.95 r
  interleaver_inst_delay_x1_N243 (net)          1                   0.00      15.95 r
  interleaver_inst_delay_x1_delay_reg_reg_3__r__12_/D (DFFX1_RVT)     0.01     0.11    16.06 r
  data arrival time                                                           16.06

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  interleaver_inst_delay_x1_delay_reg_reg_3__r__12_/CLK (DFFX1_RVT)     0.00    17.65 r
  library setup time                                               -0.02      17.63
  data required time                                                          17.63
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.63
  data arrival time                                                          -16.06
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  1.57


  Startpoint: enable (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_3__r__13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.36       0.46 r
  enable (in)                                             0.01      0.00       0.46 r
  enable (net)                                  1                   0.00       0.46 r
  U7462/Y (INVX2_RVT)                                     0.01      0.29       0.75 f
  n6603 (net)                                   1                   0.00       0.75 f
  U7535/Y (OR2X1_RVT)                                     0.38      1.07       1.83 f
  n10836 (net)                                 20                   0.00       1.83 f
  U12852/Y (INVX4_RVT)                                    0.09     13.03      14.85 r
  n10563 (net)                                 69                   0.00      14.85 r
  U20857/Y (AND2X1_RVT)                                   0.01      1.10      15.95 r
  interleaver_inst_delay_x1_N244 (net)          1                   0.00      15.95 r
  interleaver_inst_delay_x1_delay_reg_reg_3__r__13_/D (DFFX1_RVT)     0.01     0.11    16.06 r
  data arrival time                                                           16.06

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  interleaver_inst_delay_x1_delay_reg_reg_3__r__13_/CLK (DFFX1_RVT)     0.00    17.65 r
  library setup time                                               -0.02      17.63
  data required time                                                          17.63
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.63
  data arrival time                                                          -16.06
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  1.57


  Startpoint: enable (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_3__r__14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.36       0.46 r
  enable (in)                                             0.01      0.00       0.46 r
  enable (net)                                  1                   0.00       0.46 r
  U7462/Y (INVX2_RVT)                                     0.01      0.29       0.75 f
  n6603 (net)                                   1                   0.00       0.75 f
  U7535/Y (OR2X1_RVT)                                     0.38      1.07       1.83 f
  n10836 (net)                                 20                   0.00       1.83 f
  U12852/Y (INVX4_RVT)                                    0.09     13.03      14.85 r
  n10563 (net)                                 69                   0.00      14.85 r
  U20858/Y (AND2X1_RVT)                                   0.01      1.10      15.95 r
  interleaver_inst_delay_x1_N245 (net)          1                   0.00      15.95 r
  interleaver_inst_delay_x1_delay_reg_reg_3__r__14_/D (DFFX1_RVT)     0.01     0.11    16.06 r
  data arrival time                                                           16.06

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  interleaver_inst_delay_x1_delay_reg_reg_3__r__14_/CLK (DFFX1_RVT)     0.00    17.65 r
  library setup time                                               -0.02      17.63
  data required time                                                          17.63
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.63
  data arrival time                                                          -16.06
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  1.57


  Startpoint: enable (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_3__r__15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.36       0.46 r
  enable (in)                                             0.01      0.00       0.46 r
  enable (net)                                  1                   0.00       0.46 r
  U7462/Y (INVX2_RVT)                                     0.01      0.29       0.75 f
  n6603 (net)                                   1                   0.00       0.75 f
  U7535/Y (OR2X1_RVT)                                     0.38      1.07       1.83 f
  n10836 (net)                                 20                   0.00       1.83 f
  U12852/Y (INVX4_RVT)                                    0.09     13.03      14.85 r
  n10563 (net)                                 69                   0.00      14.85 r
  U20859/Y (AND2X1_RVT)                                   0.01      1.10      15.95 r
  interleaver_inst_delay_x1_N246 (net)          1                   0.00      15.95 r
  interleaver_inst_delay_x1_delay_reg_reg_3__r__15_/D (DFFX1_RVT)     0.01     0.11    16.06 r
  data arrival time                                                           16.06

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  interleaver_inst_delay_x1_delay_reg_reg_3__r__15_/CLK (DFFX1_RVT)     0.00    17.65 r
  library setup time                                               -0.02      17.63
  data required time                                                          17.63
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.63
  data arrival time                                                          -16.06
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  1.57


  Startpoint: enable (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_3__r__16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.36       0.46 r
  enable (in)                                             0.01      0.00       0.46 r
  enable (net)                                  1                   0.00       0.46 r
  U7462/Y (INVX2_RVT)                                     0.01      0.29       0.75 f
  n6603 (net)                                   1                   0.00       0.75 f
  U7535/Y (OR2X1_RVT)                                     0.38      1.07       1.83 f
  n10836 (net)                                 20                   0.00       1.83 f
  U12852/Y (INVX4_RVT)                                    0.09     13.03      14.85 r
  n10563 (net)                                 69                   0.00      14.85 r
  U20860/Y (AND2X1_RVT)                                   0.01      1.10      15.95 r
  interleaver_inst_delay_x1_N247 (net)          1                   0.00      15.95 r
  interleaver_inst_delay_x1_delay_reg_reg_3__r__16_/D (DFFX1_RVT)     0.01     0.11    16.06 r
  data arrival time                                                           16.06

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  interleaver_inst_delay_x1_delay_reg_reg_3__r__16_/CLK (DFFX1_RVT)     0.00    17.65 r
  library setup time                                               -0.02      17.63
  data required time                                                          17.63
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.63
  data arrival time                                                          -16.06
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  1.57


  Startpoint: enable (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_3__r__17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.36       0.46 r
  enable (in)                                             0.01      0.00       0.46 r
  enable (net)                                  1                   0.00       0.46 r
  U7462/Y (INVX2_RVT)                                     0.01      0.29       0.75 f
  n6603 (net)                                   1                   0.00       0.75 f
  U7535/Y (OR2X1_RVT)                                     0.38      1.07       1.83 f
  n10836 (net)                                 20                   0.00       1.83 f
  U12852/Y (INVX4_RVT)                                    0.09     13.03      14.85 r
  n10563 (net)                                 69                   0.00      14.85 r
  U20861/Y (AND2X1_RVT)                                   0.01      1.10      15.95 r
  interleaver_inst_delay_x1_N248 (net)          1                   0.00      15.95 r
  interleaver_inst_delay_x1_delay_reg_reg_3__r__17_/D (DFFX1_RVT)     0.01     0.11    16.06 r
  data arrival time                                                           16.06

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  interleaver_inst_delay_x1_delay_reg_reg_3__r__17_/CLK (DFFX1_RVT)     0.00    17.65 r
  library setup time                                               -0.02      17.63
  data required time                                                          17.63
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.63
  data arrival time                                                          -16.06
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  1.57


  Startpoint: enable (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_3__r__18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.36       0.46 r
  enable (in)                                             0.01      0.00       0.46 r
  enable (net)                                  1                   0.00       0.46 r
  U7462/Y (INVX2_RVT)                                     0.01      0.29       0.75 f
  n6603 (net)                                   1                   0.00       0.75 f
  U7535/Y (OR2X1_RVT)                                     0.38      1.07       1.83 f
  n10836 (net)                                 20                   0.00       1.83 f
  U12852/Y (INVX4_RVT)                                    0.09     13.03      14.85 r
  n10563 (net)                                 69                   0.00      14.85 r
  U20862/Y (AND2X1_RVT)                                   0.01      1.10      15.95 r
  interleaver_inst_delay_x1_N249 (net)          1                   0.00      15.95 r
  interleaver_inst_delay_x1_delay_reg_reg_3__r__18_/D (DFFX1_RVT)     0.01     0.11    16.06 r
  data arrival time                                                           16.06

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  interleaver_inst_delay_x1_delay_reg_reg_3__r__18_/CLK (DFFX1_RVT)     0.00    17.65 r
  library setup time                                               -0.02      17.63
  data required time                                                          17.63
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.63
  data arrival time                                                          -16.06
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  1.57


  Startpoint: enable (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_3__r__19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.36       0.46 r
  enable (in)                                             0.01      0.00       0.46 r
  enable (net)                                  1                   0.00       0.46 r
  U7462/Y (INVX2_RVT)                                     0.01      0.29       0.75 f
  n6603 (net)                                   1                   0.00       0.75 f
  U7535/Y (OR2X1_RVT)                                     0.38      1.07       1.83 f
  n10836 (net)                                 20                   0.00       1.83 f
  U12852/Y (INVX4_RVT)                                    0.09     13.03      14.85 r
  n10563 (net)                                 69                   0.00      14.85 r
  U20863/Y (AND2X1_RVT)                                   0.01      1.10      15.95 r
  interleaver_inst_delay_x1_N250 (net)          1                   0.00      15.95 r
  interleaver_inst_delay_x1_delay_reg_reg_3__r__19_/D (DFFX1_RVT)     0.01     0.11    16.06 r
  data arrival time                                                           16.06

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  interleaver_inst_delay_x1_delay_reg_reg_3__r__19_/CLK (DFFX1_RVT)     0.00    17.65 r
  library setup time                                               -0.02      17.63
  data required time                                                          17.63
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.63
  data arrival time                                                          -16.06
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  1.57


  Startpoint: enable (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_3__r__20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.36       0.46 r
  enable (in)                                             0.01      0.00       0.46 r
  enable (net)                                  1                   0.00       0.46 r
  U7462/Y (INVX2_RVT)                                     0.01      0.29       0.75 f
  n6603 (net)                                   1                   0.00       0.75 f
  U7535/Y (OR2X1_RVT)                                     0.38      1.07       1.83 f
  n10836 (net)                                 20                   0.00       1.83 f
  U12852/Y (INVX4_RVT)                                    0.09     13.03      14.85 r
  n10563 (net)                                 69                   0.00      14.85 r
  U20864/Y (AND2X1_RVT)                                   0.01      1.10      15.95 r
  interleaver_inst_delay_x1_N251 (net)          1                   0.00      15.95 r
  interleaver_inst_delay_x1_delay_reg_reg_3__r__20_/D (DFFX1_RVT)     0.01     0.11    16.06 r
  data arrival time                                                           16.06

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  interleaver_inst_delay_x1_delay_reg_reg_3__r__20_/CLK (DFFX1_RVT)     0.00    17.65 r
  library setup time                                               -0.02      17.63
  data required time                                                          17.63
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.63
  data arrival time                                                          -16.06
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  1.57


  Startpoint: enable (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_3__r__21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.36       0.46 r
  enable (in)                                             0.01      0.00       0.46 r
  enable (net)                                  1                   0.00       0.46 r
  U7462/Y (INVX2_RVT)                                     0.01      0.29       0.75 f
  n6603 (net)                                   1                   0.00       0.75 f
  U7535/Y (OR2X1_RVT)                                     0.38      1.07       1.83 f
  n10836 (net)                                 20                   0.00       1.83 f
  U12852/Y (INVX4_RVT)                                    0.09     13.03      14.85 r
  n10563 (net)                                 69                   0.00      14.85 r
  U20865/Y (AND2X1_RVT)                                   0.01      1.10      15.95 r
  interleaver_inst_delay_x1_N252 (net)          1                   0.00      15.95 r
  interleaver_inst_delay_x1_delay_reg_reg_3__r__21_/D (DFFX1_RVT)     0.01     0.11    16.06 r
  data arrival time                                                           16.06

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  interleaver_inst_delay_x1_delay_reg_reg_3__r__21_/CLK (DFFX1_RVT)     0.00    17.65 r
  library setup time                                               -0.02      17.63
  data required time                                                          17.63
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.63
  data arrival time                                                          -16.06
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  1.57


  Startpoint: enable (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_3__r__22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.36       0.46 r
  enable (in)                                             0.01      0.00       0.46 r
  enable (net)                                  1                   0.00       0.46 r
  U7462/Y (INVX2_RVT)                                     0.01      0.29       0.75 f
  n6603 (net)                                   1                   0.00       0.75 f
  U7535/Y (OR2X1_RVT)                                     0.38      1.07       1.83 f
  n10836 (net)                                 20                   0.00       1.83 f
  U12852/Y (INVX4_RVT)                                    0.09     13.03      14.85 r
  n10563 (net)                                 69                   0.00      14.85 r
  U20866/Y (AND2X1_RVT)                                   0.01      1.10      15.95 r
  interleaver_inst_delay_x1_N253 (net)          1                   0.00      15.95 r
  interleaver_inst_delay_x1_delay_reg_reg_3__r__22_/D (DFFX1_RVT)     0.01     0.11    16.06 r
  data arrival time                                                           16.06

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  interleaver_inst_delay_x1_delay_reg_reg_3__r__22_/CLK (DFFX1_RVT)     0.00    17.65 r
  library setup time                                               -0.02      17.63
  data required time                                                          17.63
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.63
  data arrival time                                                          -16.06
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  1.57


  Startpoint: enable (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_3__r__23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.36       0.46 r
  enable (in)                                             0.01      0.00       0.46 r
  enable (net)                                  1                   0.00       0.46 r
  U7462/Y (INVX2_RVT)                                     0.01      0.29       0.75 f
  n6603 (net)                                   1                   0.00       0.75 f
  U7535/Y (OR2X1_RVT)                                     0.38      1.07       1.83 f
  n10836 (net)                                 20                   0.00       1.83 f
  U12852/Y (INVX4_RVT)                                    0.09     13.03      14.85 r
  n10563 (net)                                 69                   0.00      14.85 r
  U20867/Y (AND2X1_RVT)                                   0.01      1.10      15.95 r
  interleaver_inst_delay_x1_N254 (net)          1                   0.00      15.95 r
  interleaver_inst_delay_x1_delay_reg_reg_3__r__23_/D (DFFX1_RVT)     0.01     0.11    16.06 r
  data arrival time                                                           16.06

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  interleaver_inst_delay_x1_delay_reg_reg_3__r__23_/CLK (DFFX1_RVT)     0.00    17.65 r
  library setup time                                               -0.02      17.63
  data required time                                                          17.63
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.63
  data arrival time                                                          -16.06
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  1.57


  Startpoint: enable (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_3__r__24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.36       0.46 r
  enable (in)                                             0.01      0.00       0.46 r
  enable (net)                                  1                   0.00       0.46 r
  U7462/Y (INVX2_RVT)                                     0.01      0.29       0.75 f
  n6603 (net)                                   1                   0.00       0.75 f
  U7535/Y (OR2X1_RVT)                                     0.38      1.07       1.83 f
  n10836 (net)                                 20                   0.00       1.83 f
  U12852/Y (INVX4_RVT)                                    0.09     13.03      14.85 r
  n10563 (net)                                 69                   0.00      14.85 r
  U20868/Y (AND2X1_RVT)                                   0.01      1.10      15.95 r
  interleaver_inst_delay_x1_N255 (net)          1                   0.00      15.95 r
  interleaver_inst_delay_x1_delay_reg_reg_3__r__24_/D (DFFX1_RVT)     0.01     0.11    16.06 r
  data arrival time                                                           16.06

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  interleaver_inst_delay_x1_delay_reg_reg_3__r__24_/CLK (DFFX1_RVT)     0.00    17.65 r
  library setup time                                               -0.02      17.63
  data required time                                                          17.63
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.63
  data arrival time                                                          -16.06
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  1.57


  Startpoint: enable (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_3__r__26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.36       0.46 r
  enable (in)                                             0.01      0.00       0.46 r
  enable (net)                                  1                   0.00       0.46 r
  U7462/Y (INVX2_RVT)                                     0.01      0.29       0.75 f
  n6603 (net)                                   1                   0.00       0.75 f
  U7535/Y (OR2X1_RVT)                                     0.38      1.07       1.83 f
  n10836 (net)                                 20                   0.00       1.83 f
  U12852/Y (INVX4_RVT)                                    0.09     13.03      14.85 r
  n10563 (net)                                 69                   0.00      14.85 r
  U20869/Y (AND2X1_RVT)                                   0.01      1.10      15.95 r
  interleaver_inst_delay_x1_N257 (net)          1                   0.00      15.95 r
  interleaver_inst_delay_x1_delay_reg_reg_3__r__26_/D (DFFX1_RVT)     0.01     0.11    16.06 r
  data arrival time                                                           16.06

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  interleaver_inst_delay_x1_delay_reg_reg_3__r__26_/CLK (DFFX1_RVT)     0.00    17.65 r
  library setup time                                               -0.02      17.63
  data required time                                                          17.63
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.63
  data arrival time                                                          -16.06
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  1.57


  Startpoint: enable (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_3__r__27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.36       0.46 r
  enable (in)                                             0.01      0.00       0.46 r
  enable (net)                                  1                   0.00       0.46 r
  U7462/Y (INVX2_RVT)                                     0.01      0.29       0.75 f
  n6603 (net)                                   1                   0.00       0.75 f
  U7535/Y (OR2X1_RVT)                                     0.38      1.07       1.83 f
  n10836 (net)                                 20                   0.00       1.83 f
  U12852/Y (INVX4_RVT)                                    0.09     13.03      14.85 r
  n10563 (net)                                 69                   0.00      14.85 r
  U20870/Y (AND2X1_RVT)                                   0.01      1.10      15.95 r
  interleaver_inst_delay_x1_N258 (net)          1                   0.00      15.95 r
  interleaver_inst_delay_x1_delay_reg_reg_3__r__27_/D (DFFX1_RVT)     0.01     0.11    16.06 r
  data arrival time                                                           16.06

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  interleaver_inst_delay_x1_delay_reg_reg_3__r__27_/CLK (DFFX1_RVT)     0.00    17.65 r
  library setup time                                               -0.02      17.63
  data required time                                                          17.63
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.63
  data arrival time                                                          -16.06
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  1.57


  Startpoint: enable (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_3__r__28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.36       0.46 r
  enable (in)                                             0.01      0.00       0.46 r
  enable (net)                                  1                   0.00       0.46 r
  U7462/Y (INVX2_RVT)                                     0.01      0.29       0.75 f
  n6603 (net)                                   1                   0.00       0.75 f
  U7535/Y (OR2X1_RVT)                                     0.38      1.07       1.83 f
  n10836 (net)                                 20                   0.00       1.83 f
  U12852/Y (INVX4_RVT)                                    0.09     13.03      14.85 r
  n10563 (net)                                 69                   0.00      14.85 r
  U20871/Y (AND2X1_RVT)                                   0.01      1.10      15.95 r
  interleaver_inst_delay_x1_N259 (net)          1                   0.00      15.95 r
  interleaver_inst_delay_x1_delay_reg_reg_3__r__28_/D (DFFX1_RVT)     0.01     0.11    16.06 r
  data arrival time                                                           16.06

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  interleaver_inst_delay_x1_delay_reg_reg_3__r__28_/CLK (DFFX1_RVT)     0.00    17.65 r
  library setup time                                               -0.02      17.63
  data required time                                                          17.63
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.63
  data arrival time                                                          -16.06
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  1.57


  Startpoint: enable (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_3__r__29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.36       0.46 r
  enable (in)                                             0.01      0.00       0.46 r
  enable (net)                                  1                   0.00       0.46 r
  U7462/Y (INVX2_RVT)                                     0.01      0.29       0.75 f
  n6603 (net)                                   1                   0.00       0.75 f
  U7535/Y (OR2X1_RVT)                                     0.38      1.07       1.83 f
  n10836 (net)                                 20                   0.00       1.83 f
  U12852/Y (INVX4_RVT)                                    0.09     13.03      14.85 r
  n10563 (net)                                 69                   0.00      14.85 r
  U20872/Y (AND2X1_RVT)                                   0.01      1.10      15.95 r
  interleaver_inst_delay_x1_N260 (net)          1                   0.00      15.95 r
  interleaver_inst_delay_x1_delay_reg_reg_3__r__29_/D (DFFX1_RVT)     0.01     0.11    16.06 r
  data arrival time                                                           16.06

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  interleaver_inst_delay_x1_delay_reg_reg_3__r__29_/CLK (DFFX1_RVT)     0.00    17.65 r
  library setup time                                               -0.02      17.63
  data required time                                                          17.63
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.63
  data arrival time                                                          -16.06
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  1.57


  Startpoint: enable (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_3__r__30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.36       0.46 r
  enable (in)                                             0.01      0.00       0.46 r
  enable (net)                                  1                   0.00       0.46 r
  U7462/Y (INVX2_RVT)                                     0.01      0.29       0.75 f
  n6603 (net)                                   1                   0.00       0.75 f
  U7535/Y (OR2X1_RVT)                                     0.38      1.07       1.83 f
  n10836 (net)                                 20                   0.00       1.83 f
  U12852/Y (INVX4_RVT)                                    0.09     13.03      14.85 r
  n10563 (net)                                 69                   0.00      14.85 r
  U20873/Y (AND2X1_RVT)                                   0.01      1.10      15.95 r
  interleaver_inst_delay_x1_N261 (net)          1                   0.00      15.95 r
  interleaver_inst_delay_x1_delay_reg_reg_3__r__30_/D (DFFX1_RVT)     0.01     0.11    16.06 r
  data arrival time                                                           16.06

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  interleaver_inst_delay_x1_delay_reg_reg_3__r__30_/CLK (DFFX1_RVT)     0.00    17.65 r
  library setup time                                               -0.02      17.63
  data required time                                                          17.63
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.63
  data arrival time                                                          -16.06
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  1.57


  Startpoint: enable (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_3__r__31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.36       0.46 r
  enable (in)                                             0.01      0.00       0.46 r
  enable (net)                                  1                   0.00       0.46 r
  U7462/Y (INVX2_RVT)                                     0.01      0.29       0.75 f
  n6603 (net)                                   1                   0.00       0.75 f
  U7535/Y (OR2X1_RVT)                                     0.38      1.07       1.83 f
  n10836 (net)                                 20                   0.00       1.83 f
  U12852/Y (INVX4_RVT)                                    0.09     13.03      14.85 r
  n10563 (net)                                 69                   0.00      14.85 r
  U20874/Y (AND2X1_RVT)                                   0.01      1.10      15.95 r
  interleaver_inst_delay_x1_N262 (net)          1                   0.00      15.95 r
  interleaver_inst_delay_x1_delay_reg_reg_3__r__31_/D (DFFX1_RVT)     0.01     0.11    16.06 r
  data arrival time                                                           16.06

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  interleaver_inst_delay_x1_delay_reg_reg_3__r__31_/CLK (DFFX1_RVT)     0.00    17.65 r
  library setup time                                               -0.02      17.63
  data required time                                                          17.63
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.63
  data arrival time                                                          -16.06
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  1.57


  Startpoint: enable (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_4__i__0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.36       0.46 r
  enable (in)                                             0.01      0.00       0.46 r
  enable (net)                                  1                   0.00       0.46 r
  U7462/Y (INVX2_RVT)                                     0.01      0.29       0.75 f
  n6603 (net)                                   1                   0.00       0.75 f
  U7535/Y (OR2X1_RVT)                                     0.38      1.07       1.83 f
  n10836 (net)                                 20                   0.00       1.83 f
  U12852/Y (INVX4_RVT)                                    0.09     13.03      14.85 r
  n10563 (net)                                 69                   0.00      14.85 r
  U20875/Y (AND2X1_RVT)                                   0.01      1.10      15.95 r
  interleaver_inst_delay_x1_N263 (net)          1                   0.00      15.95 r
  interleaver_inst_delay_x1_delay_reg_reg_4__i__0_/D (DFFX1_RVT)     0.01     0.11    16.06 r
  data arrival time                                                           16.06

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  interleaver_inst_delay_x1_delay_reg_reg_4__i__0_/CLK (DFFX1_RVT)     0.00    17.65 r
  library setup time                                               -0.02      17.63
  data required time                                                          17.63
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.63
  data arrival time                                                          -16.06
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  1.57


  Startpoint: enable (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_4__i__1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.36       0.46 r
  enable (in)                                             0.01      0.00       0.46 r
  enable (net)                                  1                   0.00       0.46 r
  U7462/Y (INVX2_RVT)                                     0.01      0.29       0.75 f
  n6603 (net)                                   1                   0.00       0.75 f
  U7535/Y (OR2X1_RVT)                                     0.38      1.07       1.83 f
  n10836 (net)                                 20                   0.00       1.83 f
  U12852/Y (INVX4_RVT)                                    0.09     13.03      14.85 r
  n10563 (net)                                 69                   0.00      14.85 r
  U20876/Y (AND2X1_RVT)                                   0.01      1.10      15.95 r
  interleaver_inst_delay_x1_N264 (net)          1                   0.00      15.95 r
  interleaver_inst_delay_x1_delay_reg_reg_4__i__1_/D (DFFX1_RVT)     0.01     0.11    16.06 r
  data arrival time                                                           16.06

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  interleaver_inst_delay_x1_delay_reg_reg_4__i__1_/CLK (DFFX1_RVT)     0.00    17.65 r
  library setup time                                               -0.02      17.63
  data required time                                                          17.63
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.63
  data arrival time                                                          -16.06
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  1.57


  Startpoint: enable (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_4__i__2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.36       0.46 r
  enable (in)                                             0.01      0.00       0.46 r
  enable (net)                                  1                   0.00       0.46 r
  U7462/Y (INVX2_RVT)                                     0.01      0.29       0.75 f
  n6603 (net)                                   1                   0.00       0.75 f
  U7535/Y (OR2X1_RVT)                                     0.38      1.07       1.83 f
  n10836 (net)                                 20                   0.00       1.83 f
  U12852/Y (INVX4_RVT)                                    0.09     13.03      14.85 r
  n10563 (net)                                 69                   0.00      14.85 r
  U20877/Y (AND2X1_RVT)                                   0.01      1.10      15.95 r
  interleaver_inst_delay_x1_N265 (net)          1                   0.00      15.95 r
  interleaver_inst_delay_x1_delay_reg_reg_4__i__2_/D (DFFX1_RVT)     0.01     0.11    16.06 r
  data arrival time                                                           16.06

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  interleaver_inst_delay_x1_delay_reg_reg_4__i__2_/CLK (DFFX1_RVT)     0.00    17.65 r
  library setup time                                               -0.02      17.63
  data required time                                                          17.63
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.63
  data arrival time                                                          -16.06
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  1.57


  Startpoint: enable (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_4__i__3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.36       0.46 r
  enable (in)                                             0.01      0.00       0.46 r
  enable (net)                                  1                   0.00       0.46 r
  U7462/Y (INVX2_RVT)                                     0.01      0.29       0.75 f
  n6603 (net)                                   1                   0.00       0.75 f
  U7535/Y (OR2X1_RVT)                                     0.38      1.07       1.83 f
  n10836 (net)                                 20                   0.00       1.83 f
  U12852/Y (INVX4_RVT)                                    0.09     13.03      14.85 r
  n10563 (net)                                 69                   0.00      14.85 r
  U20878/Y (AND2X1_RVT)                                   0.01      1.10      15.95 r
  interleaver_inst_delay_x1_N266 (net)          1                   0.00      15.95 r
  interleaver_inst_delay_x1_delay_reg_reg_4__i__3_/D (DFFX1_RVT)     0.01     0.11    16.06 r
  data arrival time                                                           16.06

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  interleaver_inst_delay_x1_delay_reg_reg_4__i__3_/CLK (DFFX1_RVT)     0.00    17.65 r
  library setup time                                               -0.02      17.63
  data required time                                                          17.63
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.63
  data arrival time                                                          -16.06
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  1.57


  Startpoint: enable (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_4__i__4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.36       0.46 r
  enable (in)                                             0.01      0.00       0.46 r
  enable (net)                                  1                   0.00       0.46 r
  U7462/Y (INVX2_RVT)                                     0.01      0.29       0.75 f
  n6603 (net)                                   1                   0.00       0.75 f
  U7535/Y (OR2X1_RVT)                                     0.38      1.07       1.83 f
  n10836 (net)                                 20                   0.00       1.83 f
  U12852/Y (INVX4_RVT)                                    0.09     13.03      14.85 r
  n10563 (net)                                 69                   0.00      14.85 r
  U20879/Y (AND2X1_RVT)                                   0.01      1.10      15.95 r
  interleaver_inst_delay_x1_N267 (net)          1                   0.00      15.95 r
  interleaver_inst_delay_x1_delay_reg_reg_4__i__4_/D (DFFX1_RVT)     0.01     0.11    16.06 r
  data arrival time                                                           16.06

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  interleaver_inst_delay_x1_delay_reg_reg_4__i__4_/CLK (DFFX1_RVT)     0.00    17.65 r
  library setup time                                               -0.02      17.63
  data required time                                                          17.63
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.63
  data arrival time                                                          -16.06
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  1.57


  Startpoint: enable (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_4__i__5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.36       0.46 r
  enable (in)                                             0.01      0.00       0.46 r
  enable (net)                                  1                   0.00       0.46 r
  U7462/Y (INVX2_RVT)                                     0.01      0.29       0.75 f
  n6603 (net)                                   1                   0.00       0.75 f
  U7535/Y (OR2X1_RVT)                                     0.38      1.07       1.83 f
  n10836 (net)                                 20                   0.00       1.83 f
  U12852/Y (INVX4_RVT)                                    0.09     13.03      14.85 r
  n10563 (net)                                 69                   0.00      14.85 r
  U20880/Y (AND2X1_RVT)                                   0.01      1.10      15.95 r
  interleaver_inst_delay_x1_N268 (net)          1                   0.00      15.95 r
  interleaver_inst_delay_x1_delay_reg_reg_4__i__5_/D (DFFX1_RVT)     0.01     0.11    16.06 r
  data arrival time                                                           16.06

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  interleaver_inst_delay_x1_delay_reg_reg_4__i__5_/CLK (DFFX1_RVT)     0.00    17.65 r
  library setup time                                               -0.02      17.63
  data required time                                                          17.63
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.63
  data arrival time                                                          -16.06
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  1.57


  Startpoint: input_reorder_output_array_reg_0__i__29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: fft_out[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input_reorder_output_array_reg_0__i__29_/CLK (DFFX1_RVT)     0.08     0.00 #     0.10 r
  input_reorder_output_array_reg_0__i__29_/Q (DFFX1_RVT)     0.01     0.10     0.20 f
  fft_out[29] (net)                             1                   0.00       0.20 f
  fft_out[29] (out)                                       0.01      0.02       0.22 f
  data arrival time                                                            0.22

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  output external delay                                            -0.54      17.11
  data required time                                                          17.11
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.11
  data arrival time                                                           -0.22
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 16.89


  Startpoint: input_reorder_output_array_reg_0__i__28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: fft_out[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input_reorder_output_array_reg_0__i__28_/CLK (DFFX1_RVT)     0.08     0.00 #     0.10 r
  input_reorder_output_array_reg_0__i__28_/Q (DFFX1_RVT)     0.01     0.10     0.20 f
  fft_out[28] (net)                             1                   0.00       0.20 f
  fft_out[28] (out)                                       0.01      0.02       0.22 f
  data arrival time                                                            0.22

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  output external delay                                            -0.54      17.11
  data required time                                                          17.11
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.11
  data arrival time                                                           -0.22
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 16.89


  Startpoint: input_reorder_output_array_reg_0__i__27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: fft_out[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input_reorder_output_array_reg_0__i__27_/CLK (DFFX1_RVT)     0.08     0.00 #     0.10 r
  input_reorder_output_array_reg_0__i__27_/Q (DFFX1_RVT)     0.01     0.10     0.20 f
  fft_out[27] (net)                             1                   0.00       0.20 f
  fft_out[27] (out)                                       0.01      0.02       0.22 f
  data arrival time                                                            0.22

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  output external delay                                            -0.54      17.11
  data required time                                                          17.11
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.11
  data arrival time                                                           -0.22
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 16.89


  Startpoint: input_reorder_output_array_reg_0__i__26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: fft_out[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input_reorder_output_array_reg_0__i__26_/CLK (DFFX1_RVT)     0.08     0.00 #     0.10 r
  input_reorder_output_array_reg_0__i__26_/Q (DFFX1_RVT)     0.01     0.10     0.20 f
  fft_out[26] (net)                             1                   0.00       0.20 f
  fft_out[26] (out)                                       0.01      0.02       0.22 f
  data arrival time                                                            0.22

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  output external delay                                            -0.54      17.11
  data required time                                                          17.11
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.11
  data arrival time                                                           -0.22
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 16.89


  Startpoint: input_reorder_output_array_reg_0__i__25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: fft_out[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input_reorder_output_array_reg_0__i__25_/CLK (DFFX1_RVT)     0.08     0.00 #     0.10 r
  input_reorder_output_array_reg_0__i__25_/Q (DFFX1_RVT)     0.01     0.10     0.20 f
  fft_out[25] (net)                             1                   0.00       0.20 f
  fft_out[25] (out)                                       0.01      0.02       0.22 f
  data arrival time                                                            0.22

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  output external delay                                            -0.54      17.11
  data required time                                                          17.11
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.11
  data arrival time                                                           -0.22
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 16.89


  Startpoint: input_reorder_output_array_reg_0__i__24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: fft_out[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input_reorder_output_array_reg_0__i__24_/CLK (DFFX1_RVT)     0.08     0.00 #     0.10 r
  input_reorder_output_array_reg_0__i__24_/Q (DFFX1_RVT)     0.01     0.10     0.20 f
  fft_out[24] (net)                             1                   0.00       0.20 f
  fft_out[24] (out)                                       0.01      0.02       0.22 f
  data arrival time                                                            0.22

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  output external delay                                            -0.54      17.11
  data required time                                                          17.11
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.11
  data arrival time                                                           -0.22
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 16.89


  Startpoint: input_reorder_output_array_reg_0__i__23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: fft_out[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input_reorder_output_array_reg_0__i__23_/CLK (DFFX1_RVT)     0.08     0.00 #     0.10 r
  input_reorder_output_array_reg_0__i__23_/Q (DFFX1_RVT)     0.01     0.10     0.20 f
  fft_out[23] (net)                             1                   0.00       0.20 f
  fft_out[23] (out)                                       0.01      0.02       0.22 f
  data arrival time                                                            0.22

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  output external delay                                            -0.54      17.11
  data required time                                                          17.11
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.11
  data arrival time                                                           -0.22
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 16.89


  Startpoint: input_reorder_output_array_reg_0__i__22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: fft_out[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input_reorder_output_array_reg_0__i__22_/CLK (DFFX1_RVT)     0.08     0.00 #     0.10 r
  input_reorder_output_array_reg_0__i__22_/Q (DFFX1_RVT)     0.01     0.10     0.20 f
  fft_out[22] (net)                             1                   0.00       0.20 f
  fft_out[22] (out)                                       0.01      0.02       0.22 f
  data arrival time                                                            0.22

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  output external delay                                            -0.54      17.11
  data required time                                                          17.11
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.11
  data arrival time                                                           -0.22
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 16.89


  Startpoint: input_reorder_output_array_reg_0__i__21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: fft_out[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input_reorder_output_array_reg_0__i__21_/CLK (DFFX1_RVT)     0.08     0.00 #     0.10 r
  input_reorder_output_array_reg_0__i__21_/Q (DFFX1_RVT)     0.01     0.10     0.20 f
  fft_out[21] (net)                             1                   0.00       0.20 f
  fft_out[21] (out)                                       0.01      0.02       0.22 f
  data arrival time                                                            0.22

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  output external delay                                            -0.54      17.11
  data required time                                                          17.11
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.11
  data arrival time                                                           -0.22
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 16.89


  Startpoint: input_reorder_output_array_reg_0__i__20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: fft_out[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input_reorder_output_array_reg_0__i__20_/CLK (DFFX1_RVT)     0.08     0.00 #     0.10 r
  input_reorder_output_array_reg_0__i__20_/Q (DFFX1_RVT)     0.01     0.10     0.20 f
  fft_out[20] (net)                             1                   0.00       0.20 f
  fft_out[20] (out)                                       0.01      0.02       0.22 f
  data arrival time                                                            0.22

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  output external delay                                            -0.54      17.11
  data required time                                                          17.11
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.11
  data arrival time                                                           -0.22
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 16.89


  Startpoint: input_reorder_output_array_reg_0__i__19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: fft_out[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input_reorder_output_array_reg_0__i__19_/CLK (DFFX1_RVT)     0.08     0.00 #     0.10 r
  input_reorder_output_array_reg_0__i__19_/Q (DFFX1_RVT)     0.01     0.10     0.20 f
  fft_out[19] (net)                             1                   0.00       0.20 f
  fft_out[19] (out)                                       0.01      0.02       0.22 f
  data arrival time                                                            0.22

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  output external delay                                            -0.54      17.11
  data required time                                                          17.11
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.11
  data arrival time                                                           -0.22
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 16.89


  Startpoint: input_reorder_output_array_reg_0__i__18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: fft_out[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input_reorder_output_array_reg_0__i__18_/CLK (DFFX1_RVT)     0.08     0.00 #     0.10 r
  input_reorder_output_array_reg_0__i__18_/Q (DFFX1_RVT)     0.01     0.10     0.20 f
  fft_out[18] (net)                             1                   0.00       0.20 f
  fft_out[18] (out)                                       0.01      0.02       0.22 f
  data arrival time                                                            0.22

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  output external delay                                            -0.54      17.11
  data required time                                                          17.11
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.11
  data arrival time                                                           -0.22
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 16.89


  Startpoint: input_reorder_output_array_reg_0__i__17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: fft_out[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input_reorder_output_array_reg_0__i__17_/CLK (DFFX1_RVT)     0.08     0.00 #     0.10 r
  input_reorder_output_array_reg_0__i__17_/Q (DFFX1_RVT)     0.01     0.10     0.20 f
  fft_out[17] (net)                             1                   0.00       0.20 f
  fft_out[17] (out)                                       0.01      0.02       0.22 f
  data arrival time                                                            0.22

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  output external delay                                            -0.54      17.11
  data required time                                                          17.11
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.11
  data arrival time                                                           -0.22
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 16.89


  Startpoint: input_reorder_output_array_reg_0__i__16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: fft_out[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input_reorder_output_array_reg_0__i__16_/CLK (DFFX1_RVT)     0.08     0.00 #     0.10 r
  input_reorder_output_array_reg_0__i__16_/Q (DFFX1_RVT)     0.01     0.10     0.20 f
  fft_out[16] (net)                             1                   0.00       0.20 f
  fft_out[16] (out)                                       0.01      0.02       0.22 f
  data arrival time                                                            0.22

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  output external delay                                            -0.54      17.11
  data required time                                                          17.11
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.11
  data arrival time                                                           -0.22
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 16.89


  Startpoint: input_reorder_output_array_reg_0__i__15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: fft_out[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input_reorder_output_array_reg_0__i__15_/CLK (DFFX1_RVT)     0.08     0.00 #     0.10 r
  input_reorder_output_array_reg_0__i__15_/Q (DFFX1_RVT)     0.01     0.10     0.20 f
  fft_out[15] (net)                             1                   0.00       0.20 f
  fft_out[15] (out)                                       0.01      0.02       0.22 f
  data arrival time                                                            0.22

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  output external delay                                            -0.54      17.11
  data required time                                                          17.11
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.11
  data arrival time                                                           -0.22
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 16.89


  Startpoint: input_reorder_output_array_reg_0__i__14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: fft_out[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input_reorder_output_array_reg_0__i__14_/CLK (DFFX1_RVT)     0.08     0.00 #     0.10 r
  input_reorder_output_array_reg_0__i__14_/Q (DFFX1_RVT)     0.01     0.10     0.20 f
  fft_out[14] (net)                             1                   0.00       0.20 f
  fft_out[14] (out)                                       0.01      0.02       0.22 f
  data arrival time                                                            0.22

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  output external delay                                            -0.54      17.11
  data required time                                                          17.11
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.11
  data arrival time                                                           -0.22
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 16.89


  Startpoint: input_reorder_output_array_reg_0__i__13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: fft_out[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input_reorder_output_array_reg_0__i__13_/CLK (DFFX1_RVT)     0.08     0.00 #     0.10 r
  input_reorder_output_array_reg_0__i__13_/Q (DFFX1_RVT)     0.01     0.10     0.20 f
  fft_out[13] (net)                             1                   0.00       0.20 f
  fft_out[13] (out)                                       0.01      0.02       0.22 f
  data arrival time                                                            0.22

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  output external delay                                            -0.54      17.11
  data required time                                                          17.11
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.11
  data arrival time                                                           -0.22
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 16.89


  Startpoint: input_reorder_output_array_reg_0__i__12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: fft_out[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input_reorder_output_array_reg_0__i__12_/CLK (DFFX1_RVT)     0.08     0.00 #     0.10 r
  input_reorder_output_array_reg_0__i__12_/Q (DFFX1_RVT)     0.01     0.10     0.20 f
  fft_out[12] (net)                             1                   0.00       0.20 f
  fft_out[12] (out)                                       0.01      0.02       0.22 f
  data arrival time                                                            0.22

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  output external delay                                            -0.54      17.11
  data required time                                                          17.11
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.11
  data arrival time                                                           -0.22
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 16.89


  Startpoint: input_reorder_output_array_reg_0__i__11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: fft_out[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input_reorder_output_array_reg_0__i__11_/CLK (DFFX1_RVT)     0.08     0.00 #     0.10 r
  input_reorder_output_array_reg_0__i__11_/Q (DFFX1_RVT)     0.01     0.10     0.20 f
  fft_out[11] (net)                             1                   0.00       0.20 f
  fft_out[11] (out)                                       0.01      0.02       0.22 f
  data arrival time                                                            0.22

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  output external delay                                            -0.54      17.11
  data required time                                                          17.11
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.11
  data arrival time                                                           -0.22
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 16.89


  Startpoint: input_reorder_output_array_reg_0__i__10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: fft_out[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input_reorder_output_array_reg_0__i__10_/CLK (DFFX1_RVT)     0.08     0.00 #     0.10 r
  input_reorder_output_array_reg_0__i__10_/Q (DFFX1_RVT)     0.01     0.10     0.20 f
  fft_out[10] (net)                             1                   0.00       0.20 f
  fft_out[10] (out)                                       0.01      0.02       0.22 f
  data arrival time                                                            0.22

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  output external delay                                            -0.54      17.11
  data required time                                                          17.11
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.11
  data arrival time                                                           -0.22
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 16.89


  Startpoint: input_reorder_output_array_reg_0__i__9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: fft_out[9] (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input_reorder_output_array_reg_0__i__9_/CLK (DFFX1_RVT)     0.08     0.00 #     0.10 r
  input_reorder_output_array_reg_0__i__9_/Q (DFFX1_RVT)     0.01     0.10      0.20 f
  fft_out[9] (net)                              1                   0.00       0.20 f
  fft_out[9] (out)                                        0.01      0.02       0.22 f
  data arrival time                                                            0.22

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  output external delay                                            -0.54      17.11
  data required time                                                          17.11
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.11
  data arrival time                                                           -0.22
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 16.89


  Startpoint: input_reorder_output_array_reg_0__i__8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: fft_out[8] (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input_reorder_output_array_reg_0__i__8_/CLK (DFFX1_RVT)     0.08     0.00 #     0.10 r
  input_reorder_output_array_reg_0__i__8_/Q (DFFX1_RVT)     0.01     0.10      0.20 f
  fft_out[8] (net)                              1                   0.00       0.20 f
  fft_out[8] (out)                                        0.01      0.02       0.22 f
  data arrival time                                                            0.22

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  output external delay                                            -0.54      17.11
  data required time                                                          17.11
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.11
  data arrival time                                                           -0.22
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 16.89


  Startpoint: input_reorder_output_array_reg_0__i__7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: fft_out[7] (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input_reorder_output_array_reg_0__i__7_/CLK (DFFX1_RVT)     0.08     0.00 #     0.10 r
  input_reorder_output_array_reg_0__i__7_/Q (DFFX1_RVT)     0.01     0.10      0.20 f
  fft_out[7] (net)                              1                   0.00       0.20 f
  fft_out[7] (out)                                        0.01      0.02       0.22 f
  data arrival time                                                            0.22

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  output external delay                                            -0.54      17.11
  data required time                                                          17.11
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.11
  data arrival time                                                           -0.22
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 16.89


  Startpoint: input_reorder_output_array_reg_0__i__6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: fft_out[6] (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input_reorder_output_array_reg_0__i__6_/CLK (DFFX1_RVT)     0.08     0.00 #     0.10 r
  input_reorder_output_array_reg_0__i__6_/Q (DFFX1_RVT)     0.01     0.10      0.20 f
  fft_out[6] (net)                              1                   0.00       0.20 f
  fft_out[6] (out)                                        0.01      0.02       0.22 f
  data arrival time                                                            0.22

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  output external delay                                            -0.54      17.11
  data required time                                                          17.11
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.11
  data arrival time                                                           -0.22
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 16.89


  Startpoint: input_reorder_output_array_reg_0__i__5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: fft_out[5] (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input_reorder_output_array_reg_0__i__5_/CLK (DFFX1_RVT)     0.08     0.00 #     0.10 r
  input_reorder_output_array_reg_0__i__5_/Q (DFFX1_RVT)     0.01     0.10      0.20 f
  fft_out[5] (net)                              1                   0.00       0.20 f
  fft_out[5] (out)                                        0.01      0.02       0.22 f
  data arrival time                                                            0.22

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  output external delay                                            -0.54      17.11
  data required time                                                          17.11
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.11
  data arrival time                                                           -0.22
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 16.89


  Startpoint: input_reorder_output_array_reg_0__i__4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: fft_out[4] (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input_reorder_output_array_reg_0__i__4_/CLK (DFFX1_RVT)     0.08     0.00 #     0.10 r
  input_reorder_output_array_reg_0__i__4_/Q (DFFX1_RVT)     0.01     0.10      0.20 f
  fft_out[4] (net)                              1                   0.00       0.20 f
  fft_out[4] (out)                                        0.01      0.02       0.22 f
  data arrival time                                                            0.22

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  output external delay                                            -0.54      17.11
  data required time                                                          17.11
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.11
  data arrival time                                                           -0.22
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 16.89


  Startpoint: input_reorder_output_array_reg_0__i__3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: fft_out[3] (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input_reorder_output_array_reg_0__i__3_/CLK (DFFX1_RVT)     0.08     0.00 #     0.10 r
  input_reorder_output_array_reg_0__i__3_/Q (DFFX1_RVT)     0.01     0.10      0.20 f
  fft_out[3] (net)                              1                   0.00       0.20 f
  fft_out[3] (out)                                        0.01      0.02       0.22 f
  data arrival time                                                            0.22

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  output external delay                                            -0.54      17.11
  data required time                                                          17.11
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.11
  data arrival time                                                           -0.22
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 16.89


  Startpoint: input_reorder_output_array_reg_0__i__2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: fft_out[2] (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input_reorder_output_array_reg_0__i__2_/CLK (DFFX1_RVT)     0.08     0.00 #     0.10 r
  input_reorder_output_array_reg_0__i__2_/Q (DFFX1_RVT)     0.01     0.10      0.20 f
  fft_out[2] (net)                              1                   0.00       0.20 f
  fft_out[2] (out)                                        0.01      0.02       0.22 f
  data arrival time                                                            0.22

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  output external delay                                            -0.54      17.11
  data required time                                                          17.11
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.11
  data arrival time                                                           -0.22
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 16.89


  Startpoint: input_reorder_output_array_reg_0__i__1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: fft_out[1] (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input_reorder_output_array_reg_0__i__1_/CLK (DFFX1_RVT)     0.08     0.00 #     0.10 r
  input_reorder_output_array_reg_0__i__1_/Q (DFFX1_RVT)     0.01     0.10      0.20 f
  fft_out[1] (net)                              1                   0.00       0.20 f
  fft_out[1] (out)                                        0.01      0.02       0.22 f
  data arrival time                                                            0.22

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  output external delay                                            -0.54      17.11
  data required time                                                          17.11
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.11
  data arrival time                                                           -0.22
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 16.89


  Startpoint: input_reorder_output_array_reg_0__i__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: fft_out[0] (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input_reorder_output_array_reg_0__i__0_/CLK (DFFX1_RVT)     0.08     0.00 #     0.10 r
  input_reorder_output_array_reg_0__i__0_/Q (DFFX1_RVT)     0.01     0.10      0.20 f
  fft_out[0] (net)                              1                   0.00       0.20 f
  fft_out[0] (out)                                        0.01      0.02       0.22 f
  data arrival time                                                            0.22

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  output external delay                                            -0.54      17.11
  data required time                                                          17.11
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.11
  data arrival time                                                           -0.22
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 16.89


  Startpoint: interleaver_inst_switch_line_reg
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_0__butterfly_inst_X_ff_1_reg_i__31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  interleaver_inst_switch_line_reg/CLK (DFFX1_RVT)        0.08      0.00 #     0.10 r
  interleaver_inst_switch_line_reg/QN (DFFX1_RVT)         0.01      0.08       0.18 f
  n11286 (net)                                  2                   0.00       0.18 f
  U8725/Y (NBUFFX4_RVT)                                   0.16      0.33       0.51 f
  n1714 (net)                                  63                   0.00       0.51 f
  U8355/Y (AO22X2_RVT)                                    0.03      4.40       4.91 f
  n8645 (net)                                   3                   0.00       4.91 f
  U8392/SO (HADDX2_RVT)                                   0.01      1.16       6.07 f
  n8647 (net)                                   2                   0.00       6.07 f
  U8251/Y (OA22X2_RVT)                                    0.01      0.66       6.73 f
  n8607 (net)                                   2                   0.00       6.73 f
  U7936/Y (OR2X4_RVT)                                     0.01      0.70       7.42 f
  n2653 (net)                                   2                   0.00       7.42 f
  U12266/Y (NAND2X0_RVT)                                  0.02      0.50       7.92 r
  n8653 (net)                                   2                   0.00       7.92 r
  U7883/Y (AND2X1_RVT)                                    0.01      0.17       8.09 r
  n8655 (net)                                   2                   0.00       8.09 r
  U8433/Y (IBUFFX4_RVT)                                   0.00      0.16       8.25 f
  n1900 (net)                                   1                   0.00       8.25 f
  U11717/Y (AO22X1_RVT)                                   0.02      0.50       8.75 f
  n6168 (net)                                   2                   0.00       8.75 f
  U7935/Y (OR2X4_RVT)                                     0.01      0.70       9.45 f
  n2651 (net)                                   2                   0.00       9.45 f
  U9368/Y (AND2X1_RVT)                                    0.02      0.60      10.05 f
  n8793 (net)                                   2                   0.00      10.05 f
  U8354/Y (NOR2X4_RVT)                                    0.01      0.68      10.73 r
  n8795 (net)                                   2                   0.00      10.73 r
  U11861/Y (AO22X1_RVT)                                   0.01      0.16      10.89 r
  n8879 (net)                                   2                   0.00      10.89 r
  U8033/Y (AO21X1_RVT)                                    0.01      0.15      11.04 r
  n8918 (net)                                   2                   0.00      11.04 r
  U15638/Y (AND2X1_RVT)                                   0.01      0.16      11.20 r
  n8921 (net)                                   2                   0.00      11.20 r
  U7934/Y (OR2X1_RVT)                                     0.01      0.17      11.37 r
  n2491 (net)                                   2                   0.00      11.37 r
  U7881/Y (AND2X1_RVT)                                    0.01      0.16      11.53 r
  n5487 (net)                                   2                   0.00      11.53 r
  U8165/Y (AOI21X2_RVT)                                   0.01      0.18      11.71 f
  n9472 (net)                                   2                   0.00      11.71 f
  U7932/Y (NOR2X4_RVT)                                    0.01      0.80      12.51 r
  n9474 (net)                                   2                   0.00      12.51 r
  U7554/Y (OR2X1_RVT)                                     0.01      0.17      12.68 r
  n2496 (net)                                   2                   0.00      12.68 r
  U7882/Y (AND2X1_RVT)                                    0.01      0.16      12.84 r
  n2495 (net)                                   2                   0.00      12.84 r
  U8060/Y (IBUFFX4_RVT)                                   0.00      0.16      13.00 f
  n1321 (net)                                   1                   0.00      13.00 f
  U7933/Y (AO21X2_RVT)                                    0.01      0.51      13.51 f
  n2230 (net)                                   2                   0.00      13.51 f
  U7879/Y (AND3X4_RVT)                                    0.02      0.50      14.00 f
  n2631 (net)                                   2                   0.00      14.00 f
  U8031/Y (OR2X4_RVT)                                     0.01      0.70      14.70 f
  n2636 (net)                                   2                   0.00      14.70 f
  U12119/Y (AND2X1_RVT)                                   0.02      0.60      15.30 f
  n6203 (net)                                   2                   0.00      15.30 f
  U7937/Y (OR2X4_RVT)                                     0.01      0.69      16.00 f
  n10249 (net)                                  2                   0.00      16.00 f
  U8356/Y (IBUFFX4_RVT)                                   0.01      0.16      16.15 r
  n1489 (net)                                   1                   0.00      16.15 r
  U7863/Y (OR2X1_RVT)                                     0.01      0.15      16.30 r
  n2487 (net)                                   2                   0.00      16.30 r
  U7945/Y (OR2X1_RVT)                                     0.01      0.17      16.47 r
  n2486 (net)                                   2                   0.00      16.47 r
  U7880/Y (AND3X1_RVT)                                    0.01      0.15      16.62 r
  n2484 (net)                                   2                   0.00      16.62 r
  U7852/Y (OR2X1_RVT)                                     0.01      0.17      16.79 r
  n10338 (net)                                  2                   0.00      16.79 r
  U15658/Y (NAND2X0_RVT)                                  0.02      0.14      16.92 f
  n6210 (net)                                   1                   0.00      16.92 f
  U8032/Y (OA21X2_RVT)                                    0.01      0.44      17.37 f
  n6212 (net)                                   1                   0.00      17.37 f
  U14974/Y (XNOR2X1_RVT)                                  0.02      0.97      18.34 f
  n5657 (net)                                   1                   0.00      18.34 f
  U8324/Y (NOR2X4_RVT)                                    0.01      0.69      19.03 r
  engine_0__butterfly_inst_N36 (net)            1                   0.00      19.03 r
  engine_0__butterfly_inst_X_ff_1_reg_i__31_/D (DFFX1_RVT)     0.01     0.11    19.13 r
  data arrival time                                                           19.13

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  engine_0__butterfly_inst_X_ff_1_reg_i__31_/CLK (DFFX1_RVT)        0.00      17.65 r
  library setup time                                               -0.02      17.63
  data required time                                                          17.63
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.63
  data arrival time                                                          -19.13
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -1.51


  Startpoint: engine_1__butterfly_inst_W_I_ff_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_1__butterfly_inst_Y_Wout_ii_ff_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_1__butterfly_inst_W_I_ff_reg_1_/CLK (DFFX1_RVT)     0.08     0.00 #     0.10 r
  engine_1__butterfly_inst_W_I_ff_reg_1_/Q (DFFX1_RVT)     0.01     0.09       0.19 r
  engine_1__butterfly_inst_W_I_ff[1] (net)      1                   0.00       0.19 r
  U8734/Y (IBUFFX4_RVT)                                   0.00      0.14       0.33 f
  n1729 (net)                                   2                   0.00       0.33 f
  U8735/Y (NBUFFX4_RVT)                                   0.55      0.35       0.68 f
  n1731 (net)                                  52                   0.00       0.68 f
  U8088/Y (OR2X4_RVT)                                     0.04      4.83       5.51 f
  n7262 (net)                                   4                   0.00       5.51 f
  U11257/S (FADDX1_RVT)                                   0.03      2.35       7.86 f
  intadd_7_B_1_ (net)                           2                   0.00       7.86 f
  U12573/Y (INVX1_RVT)                                    0.01      0.89       8.75 r
  n4883 (net)                                   2                   0.00       8.75 r
  U13989/Y (AND2X1_RVT)                                   0.01      0.16       8.91 r
  n5179 (net)                                   1                   0.00       8.91 r
  U7581/Y (OAI22X1_RVT)                                   0.02      0.17       9.08 f
  intadd_7_n12 (net)                            2                   0.00       9.08 f
  U8058/Y (AO21X1_RVT)                                    0.03      0.58       9.66 f
  intadd_7_n11 (net)                            3                   0.00       9.66 f
  U12036/Y (AO21X1_RVT)                                   0.01      0.61      10.27 f
  intadd_7_n10 (net)                            1                   0.00      10.27 f
  U8246/Y (AO21X1_RVT)                                    0.03      0.50      10.77 f
  intadd_7_n9 (net)                             2                   0.00      10.77 f
  U13163/Y (AO22X1_RVT)                                   0.03      0.61      11.38 f
  n3894 (net)                                   2                   0.00      11.38 f
  U7857/Y (AO22X1_RVT)                                    0.02      0.64      12.01 f
  intadd_7_n7 (net)                             2                   0.00      12.01 f
  U13121/Y (AO22X1_RVT)                                   0.01      0.58      12.60 f
  n2224 (net)                                   1                   0.00      12.60 f
  U8545/Y (AO21X1_RVT)                                    0.01      0.48      13.08 f
  intadd_7_n5 (net)                             1                   0.00      13.08 f
  U13084/Y (AO22X1_RVT)                                   0.02      0.52      13.59 f
  intadd_7_n4 (net)                             2                   0.00      13.59 f
  U13075/Y (AO22X1_RVT)                                   0.03      0.60      14.19 f
  intadd_7_n3 (net)                             1                   0.00      14.19 f
  U7485/CO (FADDX1_RVT)                                   0.03      1.27      15.47 f    mo 
  intadd_7_n2 (net)                             1                   0.00      15.47 f
  intadd_7_U2/CO (FADDX2_RVT)                             0.02      1.26      16.73 f    mo 
  intadd_7_n1 (net)                             3                   0.00      16.73 f
  U8047/Y (OAI21X1_RVT)                                   0.01      0.68      17.41 r
  n9802 (net)                                   4                   0.00      17.41 r
  U7410/Y (OR2X1_RVT)                                     0.01      0.20      17.60 r
  n4005 (net)                                   1                   0.00      17.60 r
  U13915/Y (AO21X1_RVT)                                   0.01      0.14      17.74 r
  n9816 (net)                                   1                   0.00      17.74 r
  U8514/Y (XOR3X2_RVT)                                    0.01      0.22      17.96 f
  n9803 (net)                                   1                   0.00      17.96 f
  U7859/Y (AND2X4_RVT)                                    0.02      0.57      18.53 f
  engine_1__butterfly_inst_N286 (net)           1                   0.00      18.53 f
  engine_1__butterfly_inst_Y_Wout_ii_ff_reg_22_/D (DFFX1_RVT)     0.02     0.52    19.05 f
  data arrival time                                                           19.05

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  engine_1__butterfly_inst_Y_Wout_ii_ff_reg_22_/CLK (DFFX1_RVT)     0.00      17.65 r
  library setup time                                               -0.01      17.64
  data required time                                                          17.64
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.64
  data arrival time                                                          -19.05
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -1.42


  Startpoint: interleaver_inst_switch_line_reg
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_0__butterfly_inst_X_ff_1_reg_r__31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  interleaver_inst_switch_line_reg/CLK (DFFX1_RVT)        0.08      0.00 #     0.10 r
  interleaver_inst_switch_line_reg/Q (DFFX1_RVT)          0.01      0.11       0.21 f
  interleaver_inst_switch_line (net)            2                   0.00       0.21 f
  U8302/Y (NBUFFX16_RVT)                                  0.00      0.02       0.23 f
  n1716 (net)                                  65                   0.00       0.23 f
  U7699/Y (AO22X1_RVT)                                    0.03      4.51       4.73 f
  n8578 (net)                                   3                   0.00       4.73 f
  U9189/Y (NAND2X0_RVT)                                   0.03      0.57       5.30 r
  n10634 (net)                                  4                   0.00       5.30 r
  U8346/Y (OR2X1_RVT)                                     0.01      0.20       5.50 r
  n2112 (net)                                   1                   0.00       5.50 r
  U7827/Y (AO22X1_RVT)                                    0.01      0.14       5.64 r
  n8550 (net)                                   2                   0.00       5.64 r
  U10964/Y (INVX1_RVT)                                    0.02      0.20       5.84 f
  n8566 (net)                                   2                   0.00       5.84 f
  U8228/Y (AO22X2_RVT)                                    0.01      0.62       6.46 f
  n8567 (net)                                   2                   0.00       6.46 f
  U8669/Y (NOR2X4_RVT)                                    0.01      0.68       7.15 r
  n8604 (net)                                   3                   0.00       7.15 r
  U8344/Y (NOR2X2_RVT)                                    0.01      0.20       7.35 f
  n8606 (net)                                   2                   0.00       7.35 f
  U8648/Y (NOR2X4_RVT)                                    0.01      0.69       8.03 r
  n8668 (net)                                   5                   0.00       8.03 r
  U8445/Y (AO22X1_RVT)                                    0.01      0.20       8.23 r
  n8745 (net)                                   2                   0.00       8.23 r
  U8952/Y (INVX1_RVT)                                     0.01      0.19       8.43 f
  n2482 (net)                                   1                   0.00       8.43 f
  U8158/Y (AO22X1_RVT)                                    0.01      0.50       8.93 f
  n8785 (net)                                   2                   0.00       8.93 f
  U8413/Y (IBUFFX4_RVT)                                   0.01      0.16       9.09 r
  n2481 (net)                                   1                   0.00       9.09 r
  U12060/Y (AND2X1_RVT)                                   0.01      0.14       9.22 r
  n8823 (net)                                   2                   0.00       9.22 r
  U8554/Y (AOI21X2_RVT)                                   0.01      0.17       9.39 f
  n8827 (net)                                   2                   0.00       9.39 f
  U8024/Y (OA21X2_RVT)                                    0.01      0.60       9.99 f
  n8876 (net)                                   2                   0.00       9.99 f
  U8444/Y (IBUFFX4_RVT)                                   0.01      0.16      10.14 r
  n1511 (net)                                   1                   0.00      10.14 r
  U8213/Y (AOI21X1_RVT)                                   0.02      0.16      10.31 f
  n1496 (net)                                   2                   0.00      10.31 f
  U7834/Y (OR2X4_RVT)                                     0.01      0.70      11.00 f
  n5439 (net)                                   2                   0.00      11.00 f
  U8513/Y (AO21X2_RVT)                                    0.02      0.56      11.56 f
  n9025 (net)                                   2                   0.00      11.56 f
  U8022/Y (OR2X4_RVT)                                     0.01      0.70      12.26 f
  n2480 (net)                                   2                   0.00      12.26 f
  U12859/Y (NAND2X0_RVT)                                  0.02      0.50      12.76 r
  n9116 (net)                                   2                   0.00      12.76 r
  U8345/Y (AND2X1_RVT)                                    0.01      0.17      12.93 r
  n9216 (net)                                   2                   0.00      12.93 r
  U8025/Y (AO21X1_RVT)                                    0.01      0.15      13.08 r
  n9219 (net)                                   2                   0.00      13.08 r
  U8160/Y (OAI21X2_RVT)                                   0.01      0.19      13.26 f
  n9749 (net)                                   2                   0.00      13.26 f
  U8023/Y (OR2X4_RVT)                                     0.01      0.70      13.96 f
  n5459 (net)                                   2                   0.00      13.96 f
  U7957/Y (AND3X4_RVT)                                    0.02      0.50      14.46 f
  n3852 (net)                                   2                   0.00      14.46 f
  U12976/Y (OR3X1_RVT)                                    0.03      0.65      15.10 f
  n5455 (net)                                   2                   0.00      15.10 f
  U14866/Y (AO22X1_RVT)                                   0.02      0.59      15.69 f
  n10182 (net)                                  2                   0.00      15.69 f
  U8161/Y (AO21X2_RVT)                                    0.01      0.56      16.24 f
  n10255 (net)                                  2                   0.00      16.24 f
  U19540/Y (AND2X1_RVT)                                   0.02      0.61      16.85 f
  n10256 (net)                                  2                   0.00      16.85 f
  U8555/Y (NOR2X2_RVT)                                    0.01      0.70      17.55 r
  n10271 (net)                                  4                   0.00      17.55 r
  U8162/Y (OA22X1_RVT)                                    0.01      0.18      17.73 r
  n10296 (net)                                  3                   0.00      17.73 r
  U8019/Y (AO21X1_RVT)                                    0.01      0.17      17.90 r
  n2255 (net)                                   2                   0.00      17.90 r
  U12816/Y (AOI21X1_RVT)                                  0.01      0.17      18.07 f
  n11770 (net)                                  1                   0.00      18.07 f
  U12815/Y (OA21X1_RVT)                                   0.01      0.45      18.52 f
  engine_0__butterfly_inst_N68 (net)            1                   0.00      18.52 f
  engine_0__butterfly_inst_X_ff_1_reg_r__31_/D (DFFX1_RVT)     0.01     0.52    19.05 f
  data arrival time                                                           19.05

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  engine_0__butterfly_inst_X_ff_1_reg_r__31_/CLK (DFFX1_RVT)        0.00      17.65 r
  library setup time                                               -0.01      17.64
  data required time                                                          17.64
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.64
  data arrival time                                                          -19.05
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -1.41


  Startpoint: engine_0__dc_2_switch_enable_ff_reg
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_1__butterfly_inst_Y_ff_1_reg_r__31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_0__dc_2_switch_enable_ff_reg/CLK (DFFX1_RVT)     0.08      0.00 #     0.10 r
  engine_0__dc_2_switch_enable_ff_reg/Q (DFFX1_RVT)       0.02      0.11       0.21 f
  engine_0__dc_2_switch_enable_ff (net)         3                   0.00       0.21 f
  U11806/Y (IBUFFX4_RVT)                                  0.01      0.17       0.39 r
  n7901 (net)                                   2                   0.00       0.39 r
  U17261/Y (INVX1_RVT)                                    0.10      0.28       0.67 f
  n7900 (net)                                  12                   0.00       0.67 f
  U11857/Y (AO22X1_RVT)                                   0.06      1.51       2.18 f
  intadd_17_B_1_ (net)                          5                   0.00       2.18 f
  U9200/Y (INVX1_RVT)                                     0.02      1.19       3.37 r
  intadd_23_B_2_ (net)                          2                   0.00       3.37 r
  U11115/Y (AO22X1_RVT)                                   0.01      0.16       3.53 r
  intadd_23_n8 (net)                            2                   0.00       3.53 r
  U11953/Y (IBUFFX4_RVT)                                  0.00      0.16       3.69 f
  n2503 (net)                                   1                   0.00       3.69 f
  U10842/Y (NOR2X0_RVT)                                   0.01      0.70       4.39 r
  n2502 (net)                                   1                   0.00       4.39 r
  U8374/Y (AO21X2_RVT)                                    0.02      0.13       4.52 r
  intadd_23_n7 (net)                            2                   0.00       4.52 r
  U10622/Y (AO22X1_RVT)                                   0.01      0.16       4.68 r
  intadd_23_n6 (net)                            2                   0.00       4.68 r
  U10614/Y (AO22X1_RVT)                                   0.01      0.16       4.84 r
  intadd_23_n5 (net)                            1                   0.00       4.84 r
  intadd_23_U5/CO (FADDX1_RVT)                            0.02      0.33       5.18 r    mo 
  intadd_23_n4 (net)                            1                   0.00       5.18 r
  intadd_23_U4/CO (FADDX1_RVT)                            0.01      0.33       5.51 r    mo 
  intadd_23_n3 (net)                            2                   0.00       5.51 r
  U10340/Y (AO22X1_RVT)                                   0.01      0.17       5.68 r
  intadd_23_n2 (net)                            1                   0.00       5.68 r
  intadd_23_U2/CO (FADDX1_RVT)                            0.01      0.33       6.01 r    mo 
  intadd_23_n1 (net)                            2                   0.00       6.01 r
  U11970/Y (IBUFFX4_RVT)                                  0.00      0.16       6.17 f
  n2507 (net)                                   1                   0.00       6.17 f
  U12142/Y (AND2X1_RVT)                                   0.01      0.51       6.68 f
  n4193 (net)                                   1                   0.00       6.68 f
  U11766/Y (AO21X1_RVT)                                   0.04      0.55       7.23 f
  n9105 (net)                                   3                   0.00       7.23 f
  U18746/Y (AO222X1_RVT)                                  0.04      0.77       8.01 f
  n9152 (net)                                   4                   0.00       8.01 f
  U12253/Y (AND3X1_RVT)                                   0.02      0.63       8.63 f
  n2618 (net)                                   1                   0.00       8.63 f
  U11726/Y (OR2X1_RVT)                                    0.03      0.63       9.26 f
  n9293 (net)                                   2                   0.00       9.26 f
  U10004/Y (OAI22X1_RVT)                                  0.01      0.68       9.94 r
  n9357 (net)                                   1                   0.00       9.94 r
  U11728/CO (FADDX1_RVT)                                  0.02      0.33      10.28 r
  n9530 (net)                                   2                   0.00      10.28 r
  U9951/Y (AO21X1_RVT)                                    0.01      0.16      10.44 r
  n9574 (net)                                   1                   0.00      10.44 r
  U9938/CO (FADDX1_RVT)                                   0.02      0.34      10.77 r
  n9757 (net)                                   3                   0.00      10.77 r
  U14266/Y (IBUFFX4_RVT)                                  1.81      0.26      11.03 f
  n4569 (net)                                   2                   0.00      11.03 f
  U8611/Y (OAI222X1_RVT)                                  0.04      0.90      11.93 r
  n9812 (net)                                   1                   0.00      11.93 r
  U19249/CO (FADDX1_RVT)                                  0.01      0.34      12.27 r
  n9813 (net)                                   2                   0.00      12.27 r
  U8801/Y (INVX1_RVT)                                     0.05      0.23      12.50 f
  n9834 (net)                                   5                   0.00      12.50 f
  U12199/Y (AND2X1_RVT)                                   0.01      0.80      13.30 f
  n2510 (net)                                   1                   0.00      13.30 f
  U11767/Y (OR2X1_RVT)                                    0.02      0.62      13.92 f
  n5377 (net)                                   2                   0.00      13.92 f
  U11951/Y (OA21X1_RVT)                                   0.03      0.63      14.55 f
  n9952 (net)                                   2                   0.00      14.55 f
  U11725/Y (AO21X1_RVT)                                   0.04      0.58      15.13 f
  n9984 (net)                                   3                   0.00      15.13 f
  U11727/Y (AO21X1_RVT)                                   0.02      0.63      15.76 f
  n9998 (net)                                   2                   0.00      15.76 f
  U12486/Y (AO222X1_RVT)                                  0.04      0.69      16.46 f
  n10006 (net)                                  3                   0.00      16.46 f
  U14397/Y (AO222X1_RVT)                                  0.02      0.75      17.21 f
  n10007 (net)                                  1                   0.00      17.21 f
  U14447/Y (XNOR2X1_RVT)                                  0.02      0.97      18.18 f
  n4674 (net)                                   1                   0.00      18.18 f
  U9620/Y (NOR2X0_RVT)                                    0.01      0.70      18.88 r
  engine_1__butterfly_inst_N132 (net)           1                   0.00      18.88 r
  engine_1__butterfly_inst_Y_ff_1_reg_r__31_/D (DFFX1_RVT)     0.01     0.11    18.99 r
  data arrival time                                                           18.99

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  engine_1__butterfly_inst_Y_ff_1_reg_r__31_/CLK (DFFX1_RVT)        0.00      17.65 r
  library setup time                                               -0.02      17.63
  data required time                                                          17.63
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.63
  data arrival time                                                          -18.99
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -1.36


  Startpoint: engine_1__dc_2_switch_enable_ff_reg
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_2__butterfly_inst_X_ff_1_reg_r__29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_1__dc_2_switch_enable_ff_reg/CLK (DFFX1_RVT)     0.08      0.00 #     0.10 r
  engine_1__dc_2_switch_enable_ff_reg/QN (DFFX1_RVT)      0.01      0.08       0.18 f
  n1673 (net)                                   2                   0.00       0.18 f
  U8708/Y (NBUFFX4_RVT)                                   0.08      0.26       0.44 f
  n1706 (net)                                  32                   0.00       0.44 f
  U13204/Y (AO22X1_RVT)                                   0.05      3.63       4.08 f
  intadd_16_B_1_ (net)                          3                   0.00       4.08 f
  U14382/Y (INVX1_RVT)                                    0.02      1.00       5.07 r
  n4549 (net)                                   2                   0.00       5.07 r
  U14381/Y (NOR2X0_RVT)                                   0.01      0.21       5.28 f
  n4548 (net)                                   1                   0.00       5.28 f
  U8527/Y (AO21X2_RVT)                                    0.02      0.48       5.76 f
  intadd_16_n10 (net)                           2                   0.00       5.76 f
  U7913/Y (AO22X1_RVT)                                    0.03      0.66       6.42 f
  intadd_16_n9 (net)                            2                   0.00       6.42 f
  U7754/Y (IBUFFX4_RVT)                                   0.01      0.16       6.58 r
  n2116 (net)                                   1                   0.00       6.58 r
  U8204/Y (OAI22X2_RVT)                                   0.01      0.18       6.76 f
  intadd_16_n8 (net)                            1                   0.00       6.76 f
  intadd_16_U8/CO (FADDX1_RVT)                            0.02      1.26       8.01 f    mo 
  intadd_16_n7 (net)                            2                   0.00       8.01 f
  U8639/Y (AOI22X2_RVT)                                   0.01      0.64       8.66 r
  n2335 (net)                                   2                   0.00       8.66 r
  U8199/Y (OA21X1_RVT)                                    0.01      0.17       8.83 r
  n1672 (net)                                   2                   0.00       8.83 r
  U7928/Y (OAI22X2_RVT)                                   0.01      0.18       9.01 f
  intadd_16_n4 (net)                            2                   0.00       9.01 f
  U7914/Y (AO21X1_RVT)                                    0.03      0.64       9.65 f
  n4444 (net)                                   2                   0.00       9.65 f
  U8678/Y (IBUFFX4_RVT)                                   0.01      0.16       9.81 r
  n2338 (net)                                   1                   0.00       9.81 r
  U8203/Y (OAI22X2_RVT)                                   0.01      0.18       9.99 f
  intadd_16_n2 (net)                            1                   0.00       9.99 f
  intadd_16_U2/CO (FADDX2_RVT)                            0.03      1.28      11.26 f    mo 
  intadd_16_n1 (net)                            3                   0.00      11.26 f
  U11262/Y (NOR2X0_RVT)                                   0.01      0.77      12.03 r
  n4890 (net)                                   3                   0.00      12.03 r
  U11256/Y (OR3X1_RVT)                                    0.01      0.18      12.21 r
  n3647 (net)                                   2                   0.00      12.21 r
  U8432/Y (AND3X1_RVT)                                    0.01      0.15      12.35 r
  n4901 (net)                                   2                   0.00      12.35 r
  U7767/Y (OAI22X2_RVT)                                   0.02      0.19      12.54 f
  n9738 (net)                                   3                   0.00      12.54 f
  U15029/Y (AO222X1_RVT)                                  0.04      0.76      13.31 f
  n9899 (net)                                   3                   0.00      13.31 f
  U15028/Y (AO222X1_RVT)                                  0.03      0.75      14.06 f
  n9910 (net)                                   3                   0.00      14.06 f
  U9307/Y (AO222X1_RVT)                                   0.04      0.76      14.82 f
  n10036 (net)                                  3                   0.00      14.82 f
  U15026/Y (AO222X1_RVT)                                  0.01      0.74      15.56 f
  n10064 (net)                                  3                   0.00      15.56 f
  U11977/Y (IBUFFX4_RVT)                                  0.01      0.17      15.73 r
  n4579 (net)                                   1                   0.00      15.73 r
  U11965/Y (OR2X1_RVT)                                    0.01      0.15      15.87 r
  n3645 (net)                                   1                   0.00      15.87 r
  U13659/Y (AND2X1_RVT)                                   0.01      0.14      16.01 r
  n4897 (net)                                   2                   0.00      16.01 r
  U13658/Y (AO21X1_RVT)                                   0.01      0.16      16.17 r
  n5271 (net)                                   2                   0.00      16.17 r
  U9710/Y (OR2X1_RVT)                                     0.01      0.17      16.34 r
  n5269 (net)                                   2                   0.00      16.34 r
  U14560/Y (AND3X1_RVT)                                   0.01      0.14      16.48 r
  n4885 (net)                                   1                   0.00      16.48 r
  U11943/Y (AO21X1_RVT)                                   0.01      0.13      16.62 r
  n2115 (net)                                   2                   0.00      16.62 r
  U11942/Y (AO22X1_RVT)                                   0.01      0.16      16.78 r
  n10206 (net)                                  3                   0.00      16.78 r
  U11973/Y (INVX1_RVT)                                    0.02      0.22      17.00 f
  n2149 (net)                                   1                   0.00      17.00 f
  U11972/Y (MUX21X1_RVT)                                  0.02      1.11      18.11 f
  n10210 (net)                                  2                   0.00      18.11 f
  U8431/Y (IBUFFX16_RVT)                                  0.00      0.18      18.29 r
  n5539 (net)                                   1                   0.00      18.29 r
  U12958/Y (AOI221X1_RVT)                                 0.01      0.18      18.47 f
  engine_2__butterfly_inst_N66 (net)            1                   0.00      18.47 f
  engine_2__butterfly_inst_X_ff_1_reg_r__29_/D (DFFX1_RVT)     0.01     0.52    19.00 f
  data arrival time                                                           19.00

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  engine_2__butterfly_inst_X_ff_1_reg_r__29_/CLK (DFFX1_RVT)        0.00      17.65 r
  library setup time                                               -0.01      17.64
  data required time                                                          17.64
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.64
  data arrival time                                                          -19.00
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -1.36


  Startpoint: engine_1__butterfly_inst_W_I_ff_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_1__butterfly_inst_Y_Wout_ii_ff_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_1__butterfly_inst_W_I_ff_reg_1_/CLK (DFFX1_RVT)     0.08     0.00 #     0.10 r
  engine_1__butterfly_inst_W_I_ff_reg_1_/Q (DFFX1_RVT)     0.01     0.09       0.19 r
  engine_1__butterfly_inst_W_I_ff[1] (net)      1                   0.00       0.19 r
  U8734/Y (IBUFFX4_RVT)                                   0.00      0.14       0.33 f
  n1729 (net)                                   2                   0.00       0.33 f
  U8735/Y (NBUFFX4_RVT)                                   0.55      0.35       0.68 f
  n1731 (net)                                  52                   0.00       0.68 f
  U8088/Y (OR2X4_RVT)                                     0.04      4.83       5.51 f
  n7262 (net)                                   4                   0.00       5.51 f
  U11257/S (FADDX1_RVT)                                   0.03      2.35       7.86 f
  intadd_7_B_1_ (net)                           2                   0.00       7.86 f
  U12573/Y (INVX1_RVT)                                    0.01      0.89       8.75 r
  n4883 (net)                                   2                   0.00       8.75 r
  U13989/Y (AND2X1_RVT)                                   0.01      0.16       8.91 r
  n5179 (net)                                   1                   0.00       8.91 r
  U7581/Y (OAI22X1_RVT)                                   0.02      0.17       9.08 f
  intadd_7_n12 (net)                            2                   0.00       9.08 f
  U8058/Y (AO21X1_RVT)                                    0.03      0.58       9.66 f
  intadd_7_n11 (net)                            3                   0.00       9.66 f
  U12036/Y (AO21X1_RVT)                                   0.01      0.61      10.27 f
  intadd_7_n10 (net)                            1                   0.00      10.27 f
  U8246/Y (AO21X1_RVT)                                    0.03      0.50      10.77 f
  intadd_7_n9 (net)                             2                   0.00      10.77 f
  U13163/Y (AO22X1_RVT)                                   0.03      0.61      11.38 f
  n3894 (net)                                   2                   0.00      11.38 f
  U7857/Y (AO22X1_RVT)                                    0.02      0.64      12.01 f
  intadd_7_n7 (net)                             2                   0.00      12.01 f
  U13121/Y (AO22X1_RVT)                                   0.01      0.58      12.60 f
  n2224 (net)                                   1                   0.00      12.60 f
  U8545/Y (AO21X1_RVT)                                    0.01      0.48      13.08 f
  intadd_7_n5 (net)                             1                   0.00      13.08 f
  U13084/Y (AO22X1_RVT)                                   0.02      0.52      13.59 f
  intadd_7_n4 (net)                             2                   0.00      13.59 f
  U13075/Y (AO22X1_RVT)                                   0.03      0.60      14.19 f
  intadd_7_n3 (net)                             1                   0.00      14.19 f
  U7485/CO (FADDX1_RVT)                                   0.03      1.27      15.47 f    mo 
  intadd_7_n2 (net)                             1                   0.00      15.47 f
  intadd_7_U2/CO (FADDX2_RVT)                             0.02      1.26      16.73 f    mo 
  intadd_7_n1 (net)                             3                   0.00      16.73 f
  U8047/Y (OAI21X1_RVT)                                   0.01      0.68      17.41 r
  n9802 (net)                                   4                   0.00      17.41 r
  U7806/Y (AND3X2_RVT)                                    0.01      0.17      17.58 r
  n3989 (net)                                   3                   0.00      17.58 r
  U13294/Y (AND2X1_RVT)                                   0.01      0.17      17.75 r
  n3181 (net)                                   2                   0.00      17.75 r
  U8219/Y (OR2X2_RVT)                                     0.01      0.17      17.92 r
  n3984 (net)                                   2                   0.00      17.92 r
  U8218/Y (XOR3X2_RVT)                                    0.02      0.26      18.18 f
  n9887 (net)                                   1                   0.00      18.18 f
  U7748/Y (NOR2X4_RVT)                                    0.01      0.69      18.86 r
  engine_1__butterfly_inst_N290 (net)           1                   0.00      18.86 r
  engine_1__butterfly_inst_Y_Wout_ii_ff_reg_26_/D (DFFX1_RVT)     0.01     0.11    18.97 r
  data arrival time                                                           18.97

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  engine_1__butterfly_inst_Y_Wout_ii_ff_reg_26_/CLK (DFFX1_RVT)     0.00      17.65 r
  library setup time                                               -0.02      17.63
  data required time                                                          17.63
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.63
  data arrival time                                                          -18.97
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -1.35


  Startpoint: engine_1__butterfly_inst_W_I_ff_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_1__butterfly_inst_Y_Wout_ii_ff_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_1__butterfly_inst_W_I_ff_reg_1_/CLK (DFFX1_RVT)     0.08     0.00 #     0.10 r
  engine_1__butterfly_inst_W_I_ff_reg_1_/Q (DFFX1_RVT)     0.01     0.09       0.19 r
  engine_1__butterfly_inst_W_I_ff[1] (net)      1                   0.00       0.19 r
  U8734/Y (IBUFFX4_RVT)                                   0.00      0.14       0.33 f
  n1729 (net)                                   2                   0.00       0.33 f
  U8735/Y (NBUFFX4_RVT)                                   0.55      0.35       0.68 f
  n1731 (net)                                  52                   0.00       0.68 f
  U8088/Y (OR2X4_RVT)                                     0.04      4.83       5.51 f
  n7262 (net)                                   4                   0.00       5.51 f
  U11257/S (FADDX1_RVT)                                   0.03      2.35       7.86 f
  intadd_7_B_1_ (net)                           2                   0.00       7.86 f
  U12573/Y (INVX1_RVT)                                    0.01      0.89       8.75 r
  n4883 (net)                                   2                   0.00       8.75 r
  U13989/Y (AND2X1_RVT)                                   0.01      0.16       8.91 r
  n5179 (net)                                   1                   0.00       8.91 r
  U7581/Y (OAI22X1_RVT)                                   0.02      0.17       9.08 f
  intadd_7_n12 (net)                            2                   0.00       9.08 f
  U8058/Y (AO21X1_RVT)                                    0.03      0.58       9.66 f
  intadd_7_n11 (net)                            3                   0.00       9.66 f
  U12036/Y (AO21X1_RVT)                                   0.01      0.61      10.27 f
  intadd_7_n10 (net)                            1                   0.00      10.27 f
  U8246/Y (AO21X1_RVT)                                    0.03      0.50      10.77 f
  intadd_7_n9 (net)                             2                   0.00      10.77 f
  U13163/Y (AO22X1_RVT)                                   0.03      0.61      11.38 f
  n3894 (net)                                   2                   0.00      11.38 f
  U7857/Y (AO22X1_RVT)                                    0.02      0.64      12.01 f
  intadd_7_n7 (net)                             2                   0.00      12.01 f
  U13121/Y (AO22X1_RVT)                                   0.01      0.58      12.60 f
  n2224 (net)                                   1                   0.00      12.60 f
  U8545/Y (AO21X1_RVT)                                    0.01      0.48      13.08 f
  intadd_7_n5 (net)                             1                   0.00      13.08 f
  U13084/Y (AO22X1_RVT)                                   0.02      0.52      13.59 f
  intadd_7_n4 (net)                             2                   0.00      13.59 f
  U13075/Y (AO22X1_RVT)                                   0.03      0.60      14.19 f
  intadd_7_n3 (net)                             1                   0.00      14.19 f
  U7485/CO (FADDX1_RVT)                                   0.03      1.27      15.47 f    mo 
  intadd_7_n2 (net)                             1                   0.00      15.47 f
  intadd_7_U2/CO (FADDX2_RVT)                             0.02      1.26      16.73 f    mo 
  intadd_7_n1 (net)                             3                   0.00      16.73 f
  U8047/Y (OAI21X1_RVT)                                   0.01      0.68      17.41 r
  n9802 (net)                                   4                   0.00      17.41 r
  U7806/Y (AND3X2_RVT)                                    0.01      0.17      17.58 r
  n3989 (net)                                   3                   0.00      17.58 r
  U7411/Y (AND3X1_RVT)                                    0.01      0.16      17.74 r
  n3667 (net)                                   1                   0.00      17.74 r
  U13687/Y (OR3X2_RVT)                                    0.01      0.16      17.90 r
  n9898 (net)                                   2                   0.00      17.90 r
  U8417/Y (XNOR3X2_RVT)                                   0.02      0.34      18.23 f
  n4100 (net)                                   1                   0.00      18.23 f
  U14323/Y (NOR2X0_RVT)                                   0.01      0.60      18.83 r
  engine_1__butterfly_inst_N291 (net)           1                   0.00      18.83 r
  engine_1__butterfly_inst_Y_Wout_ii_ff_reg_27_/D (DFFX1_RVT)     0.01     0.11    18.94 r
  data arrival time                                                           18.94

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  engine_1__butterfly_inst_Y_Wout_ii_ff_reg_27_/CLK (DFFX1_RVT)     0.00      17.65 r
  library setup time                                               -0.02      17.63
  data required time                                                          17.63
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.63
  data arrival time                                                          -18.94
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -1.31


  Startpoint: interleaver_inst_switch_line_reg
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_0__butterfly_inst_X_ff_1_reg_r__29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  interleaver_inst_switch_line_reg/CLK (DFFX1_RVT)        0.08      0.00 #     0.10 r
  interleaver_inst_switch_line_reg/Q (DFFX1_RVT)          0.01      0.11       0.21 f
  interleaver_inst_switch_line (net)            2                   0.00       0.21 f
  U8302/Y (NBUFFX16_RVT)                                  0.00      0.02       0.23 f
  n1716 (net)                                  65                   0.00       0.23 f
  U7699/Y (AO22X1_RVT)                                    0.03      4.51       4.73 f
  n8578 (net)                                   3                   0.00       4.73 f
  U9189/Y (NAND2X0_RVT)                                   0.03      0.57       5.30 r
  n10634 (net)                                  4                   0.00       5.30 r
  U8346/Y (OR2X1_RVT)                                     0.01      0.20       5.50 r
  n2112 (net)                                   1                   0.00       5.50 r
  U7827/Y (AO22X1_RVT)                                    0.01      0.14       5.64 r
  n8550 (net)                                   2                   0.00       5.64 r
  U10964/Y (INVX1_RVT)                                    0.02      0.20       5.84 f
  n8566 (net)                                   2                   0.00       5.84 f
  U8228/Y (AO22X2_RVT)                                    0.01      0.62       6.46 f
  n8567 (net)                                   2                   0.00       6.46 f
  U8669/Y (NOR2X4_RVT)                                    0.01      0.68       7.15 r
  n8604 (net)                                   3                   0.00       7.15 r
  U8344/Y (NOR2X2_RVT)                                    0.01      0.20       7.35 f
  n8606 (net)                                   2                   0.00       7.35 f
  U8648/Y (NOR2X4_RVT)                                    0.01      0.69       8.03 r
  n8668 (net)                                   5                   0.00       8.03 r
  U8445/Y (AO22X1_RVT)                                    0.01      0.20       8.23 r
  n8745 (net)                                   2                   0.00       8.23 r
  U8952/Y (INVX1_RVT)                                     0.01      0.19       8.43 f
  n2482 (net)                                   1                   0.00       8.43 f
  U8158/Y (AO22X1_RVT)                                    0.01      0.50       8.93 f
  n8785 (net)                                   2                   0.00       8.93 f
  U8413/Y (IBUFFX4_RVT)                                   0.01      0.16       9.09 r
  n2481 (net)                                   1                   0.00       9.09 r
  U12060/Y (AND2X1_RVT)                                   0.01      0.14       9.22 r
  n8823 (net)                                   2                   0.00       9.22 r
  U8554/Y (AOI21X2_RVT)                                   0.01      0.17       9.39 f
  n8827 (net)                                   2                   0.00       9.39 f
  U8024/Y (OA21X2_RVT)                                    0.01      0.60       9.99 f
  n8876 (net)                                   2                   0.00       9.99 f
  U8444/Y (IBUFFX4_RVT)                                   0.01      0.16      10.14 r
  n1511 (net)                                   1                   0.00      10.14 r
  U8213/Y (AOI21X1_RVT)                                   0.02      0.16      10.31 f
  n1496 (net)                                   2                   0.00      10.31 f
  U7834/Y (OR2X4_RVT)                                     0.01      0.70      11.00 f
  n5439 (net)                                   2                   0.00      11.00 f
  U8513/Y (AO21X2_RVT)                                    0.02      0.56      11.56 f
  n9025 (net)                                   2                   0.00      11.56 f
  U8022/Y (OR2X4_RVT)                                     0.01      0.70      12.26 f
  n2480 (net)                                   2                   0.00      12.26 f
  U12859/Y (NAND2X0_RVT)                                  0.02      0.50      12.76 r
  n9116 (net)                                   2                   0.00      12.76 r
  U8345/Y (AND2X1_RVT)                                    0.01      0.17      12.93 r
  n9216 (net)                                   2                   0.00      12.93 r
  U8025/Y (AO21X1_RVT)                                    0.01      0.15      13.08 r
  n9219 (net)                                   2                   0.00      13.08 r
  U8160/Y (OAI21X2_RVT)                                   0.01      0.19      13.26 f
  n9749 (net)                                   2                   0.00      13.26 f
  U8023/Y (OR2X4_RVT)                                     0.01      0.70      13.96 f
  n5459 (net)                                   2                   0.00      13.96 f
  U7957/Y (AND3X4_RVT)                                    0.02      0.50      14.46 f
  n3852 (net)                                   2                   0.00      14.46 f
  U12976/Y (OR3X1_RVT)                                    0.03      0.65      15.10 f
  n5455 (net)                                   2                   0.00      15.10 f
  U14866/Y (AO22X1_RVT)                                   0.02      0.59      15.69 f
  n10182 (net)                                  2                   0.00      15.69 f
  U8161/Y (AO21X2_RVT)                                    0.01      0.56      16.24 f
  n10255 (net)                                  2                   0.00      16.24 f
  U19540/Y (AND2X1_RVT)                                   0.02      0.61      16.85 f
  n10256 (net)                                  2                   0.00      16.85 f
  U8555/Y (NOR2X2_RVT)                                    0.01      0.70      17.55 r
  n10271 (net)                                  4                   0.00      17.55 r
  U12904/Y (OR2X1_RVT)                                    0.01      0.20      17.75 r
  n10274 (net)                                  2                   0.00      17.75 r
  U9602/Y (INVX1_RVT)                                     0.01      0.19      17.94 f
  n10276 (net)                                  1                   0.00      17.94 f
  U19553/Y (OA221X1_RVT)                                  0.02      0.48      18.42 f
  engine_0__butterfly_inst_N66 (net)            1                   0.00      18.42 f
  engine_0__butterfly_inst_X_ff_1_reg_r__29_/D (DFFX1_RVT)     0.02     0.52    18.94 f
  data arrival time                                                           18.94

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  engine_0__butterfly_inst_X_ff_1_reg_r__29_/CLK (DFFX1_RVT)        0.00      17.65 r
  library setup time                                               -0.01      17.64
  data required time                                                          17.64
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.64
  data arrival time                                                          -18.94
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -1.31


  Startpoint: interleaver_inst_switch_line_reg
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_0__butterfly_inst_X_ff_1_reg_i__28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  interleaver_inst_switch_line_reg/CLK (DFFX1_RVT)        0.08      0.00 #     0.10 r
  interleaver_inst_switch_line_reg/QN (DFFX1_RVT)         0.01      0.08       0.18 f
  n11286 (net)                                  2                   0.00       0.18 f
  U8725/Y (NBUFFX4_RVT)                                   0.16      0.33       0.51 f
  n1714 (net)                                  63                   0.00       0.51 f
  U8355/Y (AO22X2_RVT)                                    0.03      4.40       4.91 f
  n8645 (net)                                   3                   0.00       4.91 f
  U8392/SO (HADDX2_RVT)                                   0.01      1.16       6.07 f
  n8647 (net)                                   2                   0.00       6.07 f
  U8251/Y (OA22X2_RVT)                                    0.01      0.66       6.73 f
  n8607 (net)                                   2                   0.00       6.73 f
  U7936/Y (OR2X4_RVT)                                     0.01      0.70       7.42 f
  n2653 (net)                                   2                   0.00       7.42 f
  U12266/Y (NAND2X0_RVT)                                  0.02      0.50       7.92 r
  n8653 (net)                                   2                   0.00       7.92 r
  U7883/Y (AND2X1_RVT)                                    0.01      0.17       8.09 r
  n8655 (net)                                   2                   0.00       8.09 r
  U8433/Y (IBUFFX4_RVT)                                   0.00      0.16       8.25 f
  n1900 (net)                                   1                   0.00       8.25 f
  U11717/Y (AO22X1_RVT)                                   0.02      0.50       8.75 f
  n6168 (net)                                   2                   0.00       8.75 f
  U7935/Y (OR2X4_RVT)                                     0.01      0.70       9.45 f
  n2651 (net)                                   2                   0.00       9.45 f
  U9368/Y (AND2X1_RVT)                                    0.02      0.60      10.05 f
  n8793 (net)                                   2                   0.00      10.05 f
  U8354/Y (NOR2X4_RVT)                                    0.01      0.68      10.73 r
  n8795 (net)                                   2                   0.00      10.73 r
  U11861/Y (AO22X1_RVT)                                   0.01      0.16      10.89 r
  n8879 (net)                                   2                   0.00      10.89 r
  U8033/Y (AO21X1_RVT)                                    0.01      0.15      11.04 r
  n8918 (net)                                   2                   0.00      11.04 r
  U15638/Y (AND2X1_RVT)                                   0.01      0.16      11.20 r
  n8921 (net)                                   2                   0.00      11.20 r
  U7934/Y (OR2X1_RVT)                                     0.01      0.17      11.37 r
  n2491 (net)                                   2                   0.00      11.37 r
  U7881/Y (AND2X1_RVT)                                    0.01      0.16      11.53 r
  n5487 (net)                                   2                   0.00      11.53 r
  U8165/Y (AOI21X2_RVT)                                   0.01      0.18      11.71 f
  n9472 (net)                                   2                   0.00      11.71 f
  U7932/Y (NOR2X4_RVT)                                    0.01      0.80      12.51 r
  n9474 (net)                                   2                   0.00      12.51 r
  U7554/Y (OR2X1_RVT)                                     0.01      0.17      12.68 r
  n2496 (net)                                   2                   0.00      12.68 r
  U7882/Y (AND2X1_RVT)                                    0.01      0.16      12.84 r
  n2495 (net)                                   2                   0.00      12.84 r
  U8060/Y (IBUFFX4_RVT)                                   0.00      0.16      13.00 f
  n1321 (net)                                   1                   0.00      13.00 f
  U7933/Y (AO21X2_RVT)                                    0.01      0.51      13.51 f
  n2230 (net)                                   2                   0.00      13.51 f
  U7879/Y (AND3X4_RVT)                                    0.02      0.50      14.00 f
  n2631 (net)                                   2                   0.00      14.00 f
  U8031/Y (OR2X4_RVT)                                     0.01      0.70      14.70 f
  n2636 (net)                                   2                   0.00      14.70 f
  U12119/Y (AND2X1_RVT)                                   0.02      0.60      15.30 f
  n6203 (net)                                   2                   0.00      15.30 f
  U7937/Y (OR2X4_RVT)                                     0.01      0.69      16.00 f
  n10249 (net)                                  2                   0.00      16.00 f
  U8356/Y (IBUFFX4_RVT)                                   0.01      0.16      16.15 r
  n1489 (net)                                   1                   0.00      16.15 r
  U7863/Y (OR2X1_RVT)                                     0.01      0.15      16.30 r
  n2487 (net)                                   2                   0.00      16.30 r
  U12928/Y (IBUFFX2_RVT)                                  0.01      0.16      16.46 f
  n10267 (net)                                  3                   0.00      16.46 f
  U9631/Y (OR2X4_RVT)                                     0.01      0.77      17.23 f
  n10265 (net)                                  2                   0.00      17.23 f
  U13199/Y (AND2X1_RVT)                                   0.01      0.69      17.93 f
  n3050 (net)                                   1                   0.00      17.93 f
  U19567/Y (OA221X1_RVT)                                  0.02      0.49      18.41 f
  engine_0__butterfly_inst_N33 (net)            1                   0.00      18.41 f
  engine_0__butterfly_inst_X_ff_1_reg_i__28_/D (DFFX1_RVT)     0.02     0.52    18.93 f
  data arrival time                                                           18.93

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  engine_0__butterfly_inst_X_ff_1_reg_i__28_/CLK (DFFX1_RVT)        0.00      17.65 r
  library setup time                                               -0.02      17.63
  data required time                                                          17.63
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.63
  data arrival time                                                          -18.93
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -1.30


  Startpoint: interleaver_inst_switch_line_reg
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_0__butterfly_inst_X_ff_1_reg_r__30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  interleaver_inst_switch_line_reg/CLK (DFFX1_RVT)        0.08      0.00 #     0.10 r
  interleaver_inst_switch_line_reg/Q (DFFX1_RVT)          0.01      0.11       0.21 f
  interleaver_inst_switch_line (net)            2                   0.00       0.21 f
  U8302/Y (NBUFFX16_RVT)                                  0.00      0.02       0.23 f
  n1716 (net)                                  65                   0.00       0.23 f
  U7699/Y (AO22X1_RVT)                                    0.03      4.51       4.73 f
  n8578 (net)                                   3                   0.00       4.73 f
  U9189/Y (NAND2X0_RVT)                                   0.03      0.57       5.30 r
  n10634 (net)                                  4                   0.00       5.30 r
  U8346/Y (OR2X1_RVT)                                     0.01      0.20       5.50 r
  n2112 (net)                                   1                   0.00       5.50 r
  U7827/Y (AO22X1_RVT)                                    0.01      0.14       5.64 r
  n8550 (net)                                   2                   0.00       5.64 r
  U10964/Y (INVX1_RVT)                                    0.02      0.20       5.84 f
  n8566 (net)                                   2                   0.00       5.84 f
  U8228/Y (AO22X2_RVT)                                    0.01      0.62       6.46 f
  n8567 (net)                                   2                   0.00       6.46 f
  U8669/Y (NOR2X4_RVT)                                    0.01      0.68       7.15 r
  n8604 (net)                                   3                   0.00       7.15 r
  U8344/Y (NOR2X2_RVT)                                    0.01      0.20       7.35 f
  n8606 (net)                                   2                   0.00       7.35 f
  U8648/Y (NOR2X4_RVT)                                    0.01      0.69       8.03 r
  n8668 (net)                                   5                   0.00       8.03 r
  U8445/Y (AO22X1_RVT)                                    0.01      0.20       8.23 r
  n8745 (net)                                   2                   0.00       8.23 r
  U8952/Y (INVX1_RVT)                                     0.01      0.19       8.43 f
  n2482 (net)                                   1                   0.00       8.43 f
  U8158/Y (AO22X1_RVT)                                    0.01      0.50       8.93 f
  n8785 (net)                                   2                   0.00       8.93 f
  U8413/Y (IBUFFX4_RVT)                                   0.01      0.16       9.09 r
  n2481 (net)                                   1                   0.00       9.09 r
  U12060/Y (AND2X1_RVT)                                   0.01      0.14       9.22 r
  n8823 (net)                                   2                   0.00       9.22 r
  U8554/Y (AOI21X2_RVT)                                   0.01      0.17       9.39 f
  n8827 (net)                                   2                   0.00       9.39 f
  U8024/Y (OA21X2_RVT)                                    0.01      0.60       9.99 f
  n8876 (net)                                   2                   0.00       9.99 f
  U8444/Y (IBUFFX4_RVT)                                   0.01      0.16      10.14 r
  n1511 (net)                                   1                   0.00      10.14 r
  U8213/Y (AOI21X1_RVT)                                   0.02      0.16      10.31 f
  n1496 (net)                                   2                   0.00      10.31 f
  U7834/Y (OR2X4_RVT)                                     0.01      0.70      11.00 f
  n5439 (net)                                   2                   0.00      11.00 f
  U8513/Y (AO21X2_RVT)                                    0.02      0.56      11.56 f
  n9025 (net)                                   2                   0.00      11.56 f
  U8022/Y (OR2X4_RVT)                                     0.01      0.70      12.26 f
  n2480 (net)                                   2                   0.00      12.26 f
  U12859/Y (NAND2X0_RVT)                                  0.02      0.50      12.76 r
  n9116 (net)                                   2                   0.00      12.76 r
  U8345/Y (AND2X1_RVT)                                    0.01      0.17      12.93 r
  n9216 (net)                                   2                   0.00      12.93 r
  U8025/Y (AO21X1_RVT)                                    0.01      0.15      13.08 r
  n9219 (net)                                   2                   0.00      13.08 r
  U8160/Y (OAI21X2_RVT)                                   0.01      0.19      13.26 f
  n9749 (net)                                   2                   0.00      13.26 f
  U8023/Y (OR2X4_RVT)                                     0.01      0.70      13.96 f
  n5459 (net)                                   2                   0.00      13.96 f
  U7957/Y (AND3X4_RVT)                                    0.02      0.50      14.46 f
  n3852 (net)                                   2                   0.00      14.46 f
  U12976/Y (OR3X1_RVT)                                    0.03      0.65      15.10 f
  n5455 (net)                                   2                   0.00      15.10 f
  U14866/Y (AO22X1_RVT)                                   0.02      0.59      15.69 f
  n10182 (net)                                  2                   0.00      15.69 f
  U8161/Y (AO21X2_RVT)                                    0.01      0.56      16.24 f
  n10255 (net)                                  2                   0.00      16.24 f
  U19540/Y (AND2X1_RVT)                                   0.02      0.61      16.85 f
  n10256 (net)                                  2                   0.00      16.85 f
  U8555/Y (NOR2X2_RVT)                                    0.01      0.70      17.55 r
  n10271 (net)                                  4                   0.00      17.55 r
  U8162/Y (OA22X1_RVT)                                    0.01      0.18      17.73 r
  n10296 (net)                                  3                   0.00      17.73 r
  U19556/Y (INVX1_RVT)                                    0.01      0.21      17.94 f
  n10280 (net)                                  1                   0.00      17.94 f
  U19557/Y (OA221X1_RVT)                                  0.02      0.47      18.41 f
  engine_0__butterfly_inst_N67 (net)            1                   0.00      18.41 f
  engine_0__butterfly_inst_X_ff_1_reg_r__30_/D (DFFX1_RVT)     0.02     0.52    18.94 f
  data arrival time                                                           18.94

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  engine_0__butterfly_inst_X_ff_1_reg_r__30_/CLK (DFFX1_RVT)        0.00      17.65 r
  library setup time                                               -0.01      17.64
  data required time                                                          17.64
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.64
  data arrival time                                                          -18.94
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -1.30


  Startpoint: engine_1__butterfly_inst_W_I_ff_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_1__butterfly_inst_Y_Wout_rr_ff_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_1__butterfly_inst_W_I_ff_reg_1_/CLK (DFFX1_RVT)     0.08     0.00 #     0.10 r
  engine_1__butterfly_inst_W_I_ff_reg_1_/QN (DFFX1_RVT)     0.02     0.09      0.19 r
  n11292 (net)                                  3                   0.00       0.19 r
  U8244/Y (IBUFFX16_RVT)                                  0.12      0.29       0.48 f
  n1728 (net)                                 101                   0.00       0.48 f
  U8006/Y (AO22X1_RVT)                                    0.03      4.87       5.35 f
  intadd_25_B_0_ (net)                          1                   0.00       5.35 f
  intadd_25_U10/S (FADDX1_RVT)                            0.04      1.69       7.04 f    mo 
  intadd_25_SUM_0_ (net)                        2                   0.00       7.04 f
  U11783/Y (XOR2X1_RVT)                                   0.03      1.12       8.16 f
  n2697 (net)                                   4                   0.00       8.16 f
  U8419/Y (IBUFFX4_RVT)                                   0.01      0.19       8.35 r
  n1500 (net)                                   1                   0.00       8.35 r
  U8420/Y (OAI21X2_RVT)                                   0.01      0.16       8.51 f
  n2699 (net)                                   1                   0.00       8.51 f
  U10068/Y (OAI21X1_RVT)                                  0.01      0.50       9.01 r
  n4389 (net)                                   3                   0.00       9.01 r
  U8009/Y (IBUFFX4_RVT)                                   0.00      0.17       9.18 f
  n2875 (net)                                   1                   0.00       9.18 f
  U12034/Y (NAND2X0_RVT)                                  0.01      0.51       9.69 r
  n2876 (net)                                   2                   0.00       9.69 r
  U12165/Y (AO22X1_RVT)                                   0.01      0.16       9.85 r
  n2438 (net)                                   2                   0.00       9.85 r
  U12164/Y (AO22X1_RVT)                                   0.01      0.16      10.01 r
  intadd_25_n7 (net)                            1                   0.00      10.01 r
  U12109/CO (FADDX1_RVT)                                  0.02      0.33      10.34 r    mo 
  intadd_25_n6 (net)                            2                   0.00      10.34 r
  U8010/Y (IBUFFX4_RVT)                                   0.04      0.16      10.50 f
  n2693 (net)                                   1                   0.00      10.50 f
  U9881/Y (AO21X1_RVT)                                    0.04      0.53      11.03 f
  n2790 (net)                                   3                   0.00      11.03 f
  U9853/Y (OR2X1_RVT)                                     0.01      0.89      11.92 f
  n4086 (net)                                   1                   0.00      11.92 f
  U9833/Y (AND3X1_RVT)                                    0.03      0.54      12.46 f
  n2435 (net)                                   2                   0.00      12.46 f
  U11971/Y (OAI22X1_RVT)                                  0.01      0.63      13.09 r
  intadd_25_n3 (net)                            2                   0.00      13.09 r
  U11936/Y (AO22X1_RVT)                                   0.01      0.16      13.25 r
  intadd_25_n2 (net)                            2                   0.00      13.25 r
  U8008/Y (AO22X1_RVT)                                    0.02      0.17      13.42 r
  intadd_25_n1 (net)                            5                   0.00      13.42 r
  U12337/Y (IBUFFX4_RVT)                                  0.04      0.20      13.61 f
  intadd_53_B_2_ (net)                          1                   0.00      13.61 f
  U8238/Y (AO21X2_RVT)                                    0.03      0.51      14.13 f
  intadd_11_A_3_ (net)                          3                   0.00      14.13 f
  U9665/Y (OR2X1_RVT)                                     0.01      0.79      14.91 f
  n2228 (net)                                   1                   0.00      14.91 f
  U12033/Y (AO22X1_RVT)                                   0.01      0.54      15.45 f
  intadd_11_n9 (net)                            3                   0.00      15.45 f
  U12032/Y (IBUFFX4_RVT)                                  0.01      0.17      15.62 r
  n2227 (net)                                   1                   0.00      15.62 r
  U12031/Y (NOR2X2_RVT)                                   0.01      0.19      15.81 f
  n3617 (net)                                   2                   0.00      15.81 f
  U13641/Y (AO21X1_RVT)                                   0.03      0.64      16.45 f
  intadd_11_n7 (net)                            1                   0.00      16.45 f
  U9599/Y (XOR3X1_RVT)                                    0.02      1.42      17.87 f
  intadd_11_SUM_6_ (net)                        1                   0.00      17.87 f
  U19315/Y (AND2X1_RVT)                                   0.02      0.52      18.39 f
  engine_1__butterfly_inst_N255 (net)           1                   0.00      18.39 f
  engine_1__butterfly_inst_Y_Wout_rr_ff_reg_23_/D (DFFX1_RVT)     0.02     0.52    18.92 f
  data arrival time                                                           18.92

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  engine_1__butterfly_inst_Y_Wout_rr_ff_reg_23_/CLK (DFFX1_RVT)     0.00      17.65 r
  library setup time                                               -0.01      17.64
  data required time                                                          17.64
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.64
  data arrival time                                                          -18.92
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -1.28


  Startpoint: engine_0__dc_2_switch_enable_ff_reg
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_1__butterfly_inst_Y_ff_1_reg_r__29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_0__dc_2_switch_enable_ff_reg/CLK (DFFX1_RVT)     0.08      0.00 #     0.10 r
  engine_0__dc_2_switch_enable_ff_reg/Q (DFFX1_RVT)       0.01      0.10       0.20 r
  engine_0__dc_2_switch_enable_ff (net)         3                   0.00       0.20 r
  U11919/Y (NBUFFX4_RVT)                                  0.01      0.21       0.41 r
  n2088 (net)                                   3                   0.00       0.41 r
  U8372/Y (AO22X1_RVT)                                    0.01      0.18       0.58 r
  n5383 (net)                                   3                   0.00       0.58 r
  U8371/Y (INVX1_RVT)                                     0.02      0.22       0.80 f
  n5388 (net)                                   2                   0.00       0.80 f
  U8036/Y (AO22X1_RVT)                                    0.03      0.67       1.48 f
  intadd_23_n10 (net)                           2                   0.00       1.48 f
  U11238/Y (AO22X1_RVT)                                   0.03      0.67       2.14 f
  intadd_23_n9 (net)                            2                   0.00       2.14 f
  U11115/Y (AO22X1_RVT)                                   0.02      0.64       2.78 f
  intadd_23_n8 (net)                            2                   0.00       2.78 f
  U11953/Y (IBUFFX4_RVT)                                  0.01      0.16       2.94 r
  n2503 (net)                                   1                   0.00       2.94 r
  U10842/Y (NOR2X0_RVT)                                   0.01      0.18       3.12 f
  n2502 (net)                                   1                   0.00       3.12 f
  U8374/Y (AO21X2_RVT)                                    0.02      0.49       3.61 f
  intadd_23_n7 (net)                            2                   0.00       3.61 f
  U10622/Y (AO22X1_RVT)                                   0.03      0.65       4.26 f
  intadd_23_n6 (net)                            2                   0.00       4.26 f
  U10614/Y (AO22X1_RVT)                                   0.03      0.65       4.91 f
  intadd_23_n5 (net)                            1                   0.00       4.91 f
  intadd_23_U5/CO (FADDX1_RVT)                            0.03      1.27       6.18 f    mo 
  intadd_23_n4 (net)                            1                   0.00       6.18 f
  intadd_23_U4/CO (FADDX1_RVT)                            0.03      1.27       7.46 f    mo 
  intadd_23_n3 (net)                            2                   0.00       7.46 f
  U10340/Y (AO22X1_RVT)                                   0.03      0.66       8.12 f
  intadd_23_n2 (net)                            1                   0.00       8.12 f
  intadd_23_U2/CO (FADDX1_RVT)                            0.02      1.26       9.38 f    mo 
  intadd_23_n1 (net)                            2                   0.00       9.38 f
  U11970/Y (IBUFFX4_RVT)                                  0.01      0.16       9.54 r
  n2507 (net)                                   1                   0.00       9.54 r
  U12142/Y (AND2X1_RVT)                                   0.01      0.13       9.67 r
  n4193 (net)                                   1                   0.00       9.67 r
  U11766/Y (AO21X1_RVT)                                   0.01      0.13       9.81 r
  n9105 (net)                                   3                   0.00       9.81 r
  U18746/Y (AO222X1_RVT)                                  0.02      0.21      10.02 r
  n9152 (net)                                   4                   0.00      10.02 r
  U12253/Y (AND3X1_RVT)                                   0.01      0.17      10.19 r
  n2618 (net)                                   1                   0.00      10.19 r
  U11726/Y (OR2X1_RVT)                                    0.01      0.15      10.34 r
  n9293 (net)                                   2                   0.00      10.34 r
  U10004/Y (OAI22X1_RVT)                                  0.02      0.20      10.53 f
  n9357 (net)                                   1                   0.00      10.53 f
  U11728/CO (FADDX1_RVT)                                  0.03      1.28      11.81 f
  n9530 (net)                                   2                   0.00      11.81 f
  U9951/Y (AO21X1_RVT)                                    0.03      0.58      12.39 f
  n9574 (net)                                   1                   0.00      12.39 f
  U9938/CO (FADDX1_RVT)                                   0.03      1.27      13.66 f
  n9757 (net)                                   3                   0.00      13.66 f
  U14266/Y (IBUFFX4_RVT)                                  0.01      0.18      13.84 r
  n4569 (net)                                   2                   0.00      13.84 r
  U8611/Y (OAI222X1_RVT)                                  0.02      0.21      14.05 f
  n9812 (net)                                   1                   0.00      14.05 f
  U19249/CO (FADDX1_RVT)                                  0.03      1.27      15.32 f
  n9813 (net)                                   2                   0.00      15.32 f
  U8801/Y (INVX1_RVT)                                     0.01      0.89      16.21 r
  n9834 (net)                                   5                   0.00      16.21 r
  U12199/Y (AND2X1_RVT)                                   0.01      0.19      16.41 r
  n2510 (net)                                   1                   0.00      16.41 r
  U11767/Y (OR2X1_RVT)                                    0.01      0.15      16.55 r
  n5377 (net)                                   2                   0.00      16.55 r
  U11951/Y (OA21X1_RVT)                                   0.01      0.17      16.72 r
  n9952 (net)                                   2                   0.00      16.72 r
  U11725/Y (AO21X1_RVT)                                   0.01      0.16      16.88 r
  n9984 (net)                                   3                   0.00      16.88 r
  U14467/Y (OA21X1_RVT)                                   0.01      0.18      17.06 r
  n5372 (net)                                   1                   0.00      17.06 r
  U12198/Y (MUX21X1_RVT)                                  0.02      0.27      17.33 f
  n10000 (net)                                  1                   0.00      17.33 f
  U9284/Y (INVX0_RVT)                                     0.01      0.57      17.90 r
  n1820 (net)                                   2                   0.00      17.90 r
  U9280/Y (OAI21X1_RVT)                                   0.02      0.19      18.09 f
  n2508 (net)                                   1                   0.00      18.09 f
  U9618/Y (NOR2X0_RVT)                                    0.01      0.70      18.79 r
  engine_1__butterfly_inst_N130 (net)           1                   0.00      18.79 r
  engine_1__butterfly_inst_Y_ff_1_reg_r__29_/D (DFFX1_RVT)     0.01     0.11    18.90 r
  data arrival time                                                           18.90

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  engine_1__butterfly_inst_Y_ff_1_reg_r__29_/CLK (DFFX1_RVT)        0.00      17.65 r
  library setup time                                               -0.02      17.63
  data required time                                                          17.63
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.63
  data arrival time                                                          -18.90
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -1.27


  Startpoint: engine_1__butterfly_inst_W_I_ff_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_1__butterfly_inst_Y_Wout_ii_ff_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_1__butterfly_inst_W_I_ff_reg_1_/CLK (DFFX1_RVT)     0.08     0.00 #     0.10 r
  engine_1__butterfly_inst_W_I_ff_reg_1_/Q (DFFX1_RVT)     0.01     0.09       0.19 r
  engine_1__butterfly_inst_W_I_ff[1] (net)      1                   0.00       0.19 r
  U8734/Y (IBUFFX4_RVT)                                   0.00      0.14       0.33 f
  n1729 (net)                                   2                   0.00       0.33 f
  U8735/Y (NBUFFX4_RVT)                                   0.55      0.35       0.68 f
  n1731 (net)                                  52                   0.00       0.68 f
  U8088/Y (OR2X4_RVT)                                     0.04      4.83       5.51 f
  n7262 (net)                                   4                   0.00       5.51 f
  U11257/S (FADDX1_RVT)                                   0.03      2.35       7.86 f
  intadd_7_B_1_ (net)                           2                   0.00       7.86 f
  U12573/Y (INVX1_RVT)                                    0.01      0.89       8.75 r
  n4883 (net)                                   2                   0.00       8.75 r
  U13989/Y (AND2X1_RVT)                                   0.01      0.16       8.91 r
  n5179 (net)                                   1                   0.00       8.91 r
  U7581/Y (OAI22X1_RVT)                                   0.02      0.17       9.08 f
  intadd_7_n12 (net)                            2                   0.00       9.08 f
  U8058/Y (AO21X1_RVT)                                    0.03      0.58       9.66 f
  intadd_7_n11 (net)                            3                   0.00       9.66 f
  U12036/Y (AO21X1_RVT)                                   0.01      0.61      10.27 f
  intadd_7_n10 (net)                            1                   0.00      10.27 f
  U8246/Y (AO21X1_RVT)                                    0.03      0.50      10.77 f
  intadd_7_n9 (net)                             2                   0.00      10.77 f
  U13163/Y (AO22X1_RVT)                                   0.03      0.61      11.38 f
  n3894 (net)                                   2                   0.00      11.38 f
  U7857/Y (AO22X1_RVT)                                    0.02      0.64      12.01 f
  intadd_7_n7 (net)                             2                   0.00      12.01 f
  U13121/Y (AO22X1_RVT)                                   0.01      0.58      12.60 f
  n2224 (net)                                   1                   0.00      12.60 f
  U8545/Y (AO21X1_RVT)                                    0.01      0.48      13.08 f
  intadd_7_n5 (net)                             1                   0.00      13.08 f
  U13084/Y (AO22X1_RVT)                                   0.02      0.52      13.59 f
  intadd_7_n4 (net)                             2                   0.00      13.59 f
  U13075/Y (AO22X1_RVT)                                   0.03      0.60      14.19 f
  intadd_7_n3 (net)                             1                   0.00      14.19 f
  U7485/CO (FADDX1_RVT)                                   0.03      1.27      15.47 f    mo 
  intadd_7_n2 (net)                             1                   0.00      15.47 f
  intadd_7_U2/CO (FADDX2_RVT)                             0.02      1.26      16.73 f    mo 
  intadd_7_n1 (net)                             3                   0.00      16.73 f
  U8047/Y (OAI21X1_RVT)                                   0.01      0.68      17.41 r
  n9802 (net)                                   4                   0.00      17.41 r
  U7806/Y (AND3X2_RVT)                                    0.01      0.17      17.58 r
  n3989 (net)                                   3                   0.00      17.58 r
  U13294/Y (AND2X1_RVT)                                   0.01      0.17      17.75 r
  n3181 (net)                                   2                   0.00      17.75 r
  U8219/Y (OR2X2_RVT)                                     0.01      0.17      17.92 r
  n3984 (net)                                   2                   0.00      17.92 r
  U13904/Y (AO21X1_RVT)                                   0.01      0.16      18.08 r
  n4028 (net)                                   1                   0.00      18.08 r
  U13929/Y (AO21X1_RVT)                                   0.01      0.13      18.20 r
  n4033 (net)                                   1                   0.00      18.20 r
  U13297/Y (AOI21X1_RVT)                                  0.01      0.15      18.35 f
  n3184 (net)                                   1                   0.00      18.35 f
  engine_1__butterfly_inst_Y_Wout_ii_ff_reg_28_/D (DFFX1_RVT)     0.01     0.52    18.88 f
  data arrival time                                                           18.88

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  engine_1__butterfly_inst_Y_Wout_ii_ff_reg_28_/CLK (DFFX1_RVT)     0.00      17.65 r
  library setup time                                               -0.01      17.64
  data required time                                                          17.64
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.64
  data arrival time                                                          -18.88
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -1.24


  Startpoint: engine_0__butterfly_inst_W_R_ff_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_0__butterfly_inst_Y_Wout_rr_ff_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_0__butterfly_inst_W_R_ff_reg_4_/CLK (DFFX2_RVT)     0.08     0.00 #     0.10 r
  engine_0__butterfly_inst_W_R_ff_reg_4_/Q (DFFX2_RVT)     0.02     0.12       0.22 f
  engine_0__butterfly_inst_W_R_ff[4] (net)      2                   0.00       0.22 f
  U11683/Y (INVX1_RVT)                                    0.01      0.89       1.11 r
  n3719 (net)                                   3                   0.00       1.11 r
  U8048/Y (AO22X1_RVT)                                    0.03      0.20       1.31 r
  n10410 (net)                                 18                   0.00       1.31 r
  U9571/Y (IBUFFX8_RVT)                                   0.03      0.59       1.89 f
  n1809 (net)                                  33                   0.00       1.89 f
  U15951/Y (NAND2X0_RVT)                                  0.03      2.94       4.84 r
  n8234 (net)                                   4                   0.00       4.84 r
  U12112/Y (XOR2X1_RVT)                                   0.03      0.39       5.23 f
  n2773 (net)                                   3                   0.00       5.23 f
  U10789/Y (NOR3X0_RVT)                                   0.01      0.72       5.95 r
  n2769 (net)                                   1                   0.00       5.95 r
  U10473/Y (NOR3X0_RVT)                                   0.04      0.19       6.14 f
  intadd_142_A_2_ (net)                         3                   0.00       6.14 f
  U13433/Y (OR2X1_RVT)                                    0.01      0.79       6.93 f
  n2079 (net)                                   1                   0.00       6.93 f
  U13415/Y (AO22X1_RVT)                                   0.03      0.52       7.45 f
  intadd_142_n1 (net)                           3                   0.00       7.45 f
  U8127/Y (IBUFFX4_RVT)                                   0.01      0.18       7.62 r
  n1364 (net)                                   1                   0.00       7.62 r
  U8128/Y (AO21X1_RVT)                                    0.01      0.14       7.76 r
  n5690 (net)                                   1                   0.00       7.76 r
  U8293/Y (OAI22X2_RVT)                                   0.02      0.18       7.95 f
  n8887 (net)                                   3                   0.00       7.95 f
  U8050/Y (NAND2X0_RVT)                                   0.01      0.65       8.60 r
  n6564 (net)                                   1                   0.00       8.60 r
  U8342/Y (AND3X1_RVT)                                    0.01      0.14       8.74 r
  n2782 (net)                                   2                   0.00       8.74 r
  U8294/Y (OAI22X2_RVT)                                   0.02      0.19       8.93 f
  intadd_10_n10 (net)                           2                   0.00       8.93 f
  U13238/Y (AO22X1_RVT)                                   0.03      0.60       9.52 f
  n3701 (net)                                   2                   0.00       9.52 f
  U13219/Y (AO22X1_RVT)                                   0.03      0.60      10.13 f
  intadd_10_n8 (net)                            2                   0.00      10.13 f
  U13195/Y (AO22X1_RVT)                                   0.01      0.59      10.72 f
  intadd_10_n7 (net)                            2                   0.00      10.72 f
  U8053/Y (IBUFFX4_RVT)                                   0.01      0.16      10.87 r
  n2375 (net)                                   1                   0.00      10.87 r
  U8131/Y (OAI22X2_RVT)                                   0.01      0.17      11.04 f
  intadd_10_n6 (net)                            2                   0.00      11.04 f
  U8359/Y (AOI22X2_RVT)                                   0.01      0.64      11.68 r
  intadd_10_n5 (net)                            2                   0.00      11.68 r
  U8341/Y (OAI22X2_RVT)                                   0.01      0.19      11.87 f
  intadd_10_n4 (net)                            1                   0.00      11.87 f
  U7868/CO (FADDX2_RVT)                                   0.02      1.27      13.13 f    mo 
  intadd_10_n3 (net)                            2                   0.00      13.13 f
  U8149/Y (OAI21X1_RVT)                                   0.01      0.61      13.74 r
  n3808 (net)                                   3                   0.00      13.74 r
  U7874/Y (AND3X1_RVT)                                    0.01      0.16      13.90 r
  n3809 (net)                                   2                   0.00      13.90 r
  U8198/Y (IBUFFX4_RVT)                                   0.00      0.16      14.06 f
  n1389 (net)                                   1                   0.00      14.06 f
  U8197/Y (AND2X1_RVT)                                    0.02      0.52      14.58 f
  n4859 (net)                                   2                   0.00      14.58 f
  U8146/Y (OR3X2_RVT)                                     0.01      0.66      15.25 f
  n4858 (net)                                   2                   0.00      15.25 f
  U13020/Y (OA21X1_RVT)                                   0.01      0.61      15.86 f
  n4689 (net)                                   1                   0.00      15.86 f
  U14452/Y (AND2X1_RVT)                                   0.03      0.54      16.40 f
  n10334 (net)                                  3                   0.00      16.40 f
  U14975/Y (NAND2X0_RVT)                                  0.01      0.66      17.06 r
  n6380 (net)                                   1                   0.00      17.06 r
  U7716/Y (AND3X1_RVT)                                    0.01      0.14      17.19 r
  n4998 (net)                                   3                   0.00      17.19 r
  U8490/Y (OR2X2_RVT)                                     0.01      0.18      17.38 r
  n6382 (net)                                   2                   0.00      17.38 r
  U8296/Y (AND3X1_RVT)                                    0.01      0.15      17.53 r
  n5712 (net)                                   2                   0.00      17.53 r
  U7873/Y (OA22X1_RVT)                                    0.01      0.16      17.69 r
  n3971 (net)                                   3                   0.00      17.69 r
  U12071/Y (XNOR2X1_RVT)                                  0.02      0.33      18.03 f
  n2271 (net)                                   1                   0.00      18.03 f
  U8130/Y (NOR2X4_RVT)                                    0.01      0.69      18.72 r
  engine_0__butterfly_inst_N262 (net)           1                   0.00      18.72 r
  engine_0__butterfly_inst_Y_Wout_rr_ff_reg_30_/D (DFFX1_RVT)     0.01     0.11    18.82 r
  data arrival time                                                           18.82

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  engine_0__butterfly_inst_Y_Wout_rr_ff_reg_30_/CLK (DFFX1_RVT)     0.00      17.65 r
  library setup time                                               -0.02      17.63
  data required time                                                          17.63
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.63
  data arrival time                                                          -18.82
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -1.20


  Startpoint: engine_1__butterfly_inst_W_I_ff_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_1__butterfly_inst_Y_Wout_ii_ff_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_1__butterfly_inst_W_I_ff_reg_1_/CLK (DFFX1_RVT)     0.08     0.00 #     0.10 r
  engine_1__butterfly_inst_W_I_ff_reg_1_/Q (DFFX1_RVT)     0.01     0.09       0.19 r
  engine_1__butterfly_inst_W_I_ff[1] (net)      1                   0.00       0.19 r
  U8734/Y (IBUFFX4_RVT)                                   0.00      0.14       0.33 f
  n1729 (net)                                   2                   0.00       0.33 f
  U8735/Y (NBUFFX4_RVT)                                   0.55      0.35       0.68 f
  n1731 (net)                                  52                   0.00       0.68 f
  U8088/Y (OR2X4_RVT)                                     0.04      4.83       5.51 f
  n7262 (net)                                   4                   0.00       5.51 f
  U11257/S (FADDX1_RVT)                                   0.03      2.35       7.86 f
  intadd_7_B_1_ (net)                           2                   0.00       7.86 f
  U12573/Y (INVX1_RVT)                                    0.01      0.89       8.75 r
  n4883 (net)                                   2                   0.00       8.75 r
  U13989/Y (AND2X1_RVT)                                   0.01      0.16       8.91 r
  n5179 (net)                                   1                   0.00       8.91 r
  U7581/Y (OAI22X1_RVT)                                   0.02      0.17       9.08 f
  intadd_7_n12 (net)                            2                   0.00       9.08 f
  U8058/Y (AO21X1_RVT)                                    0.03      0.58       9.66 f
  intadd_7_n11 (net)                            3                   0.00       9.66 f
  U12036/Y (AO21X1_RVT)                                   0.01      0.61      10.27 f
  intadd_7_n10 (net)                            1                   0.00      10.27 f
  U8246/Y (AO21X1_RVT)                                    0.03      0.50      10.77 f
  intadd_7_n9 (net)                             2                   0.00      10.77 f
  U13163/Y (AO22X1_RVT)                                   0.03      0.61      11.38 f
  n3894 (net)                                   2                   0.00      11.38 f
  U7857/Y (AO22X1_RVT)                                    0.02      0.64      12.01 f
  intadd_7_n7 (net)                             2                   0.00      12.01 f
  U13121/Y (AO22X1_RVT)                                   0.01      0.58      12.60 f
  n2224 (net)                                   1                   0.00      12.60 f
  U8545/Y (AO21X1_RVT)                                    0.01      0.48      13.08 f
  intadd_7_n5 (net)                             1                   0.00      13.08 f
  U13084/Y (AO22X1_RVT)                                   0.02      0.52      13.59 f
  intadd_7_n4 (net)                             2                   0.00      13.59 f
  U13075/Y (AO22X1_RVT)                                   0.03      0.60      14.19 f
  intadd_7_n3 (net)                             1                   0.00      14.19 f
  U7485/CO (FADDX1_RVT)                                   0.03      1.27      15.47 f    mo 
  intadd_7_n2 (net)                             1                   0.00      15.47 f
  intadd_7_U2/CO (FADDX2_RVT)                             0.02      1.26      16.73 f    mo 
  intadd_7_n1 (net)                             3                   0.00      16.73 f
  U8047/Y (OAI21X1_RVT)                                   0.01      0.68      17.41 r
  n9802 (net)                                   4                   0.00      17.41 r
  U7805/Y (XOR3X2_RVT)                                    0.02      0.30      17.71 f
  n9753 (net)                                   1                   0.00      17.71 f
  U19215/Y (AND2X1_RVT)                                   0.02      0.60      18.31 f
  engine_1__butterfly_inst_N285 (net)           1                   0.00      18.31 f
  engine_1__butterfly_inst_Y_Wout_ii_ff_reg_21_/D (DFFX1_RVT)     0.02     0.52    18.83 f
  data arrival time                                                           18.83

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  engine_1__butterfly_inst_Y_Wout_ii_ff_reg_21_/CLK (DFFX1_RVT)     0.00      17.65 r
  library setup time                                               -0.01      17.64
  data required time                                                          17.64
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.64
  data arrival time                                                          -18.83
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -1.20


  Startpoint: engine_1__butterfly_inst_W_I_ff_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_1__butterfly_inst_Y_Wout_ii_ff_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_1__butterfly_inst_W_I_ff_reg_1_/CLK (DFFX1_RVT)     0.08     0.00 #     0.10 r
  engine_1__butterfly_inst_W_I_ff_reg_1_/Q (DFFX1_RVT)     0.01     0.09       0.19 r
  engine_1__butterfly_inst_W_I_ff[1] (net)      1                   0.00       0.19 r
  U8734/Y (IBUFFX4_RVT)                                   0.00      0.14       0.33 f
  n1729 (net)                                   2                   0.00       0.33 f
  U8735/Y (NBUFFX4_RVT)                                   0.55      0.35       0.68 f
  n1731 (net)                                  52                   0.00       0.68 f
  U8088/Y (OR2X4_RVT)                                     0.04      4.83       5.51 f
  n7262 (net)                                   4                   0.00       5.51 f
  U11257/S (FADDX1_RVT)                                   0.03      2.35       7.86 f
  intadd_7_B_1_ (net)                           2                   0.00       7.86 f
  U12573/Y (INVX1_RVT)                                    0.01      0.89       8.75 r
  n4883 (net)                                   2                   0.00       8.75 r
  U13989/Y (AND2X1_RVT)                                   0.01      0.16       8.91 r
  n5179 (net)                                   1                   0.00       8.91 r
  U7581/Y (OAI22X1_RVT)                                   0.02      0.17       9.08 f
  intadd_7_n12 (net)                            2                   0.00       9.08 f
  U8058/Y (AO21X1_RVT)                                    0.03      0.58       9.66 f
  intadd_7_n11 (net)                            3                   0.00       9.66 f
  U12036/Y (AO21X1_RVT)                                   0.01      0.61      10.27 f
  intadd_7_n10 (net)                            1                   0.00      10.27 f
  U8246/Y (AO21X1_RVT)                                    0.03      0.50      10.77 f
  intadd_7_n9 (net)                             2                   0.00      10.77 f
  U13163/Y (AO22X1_RVT)                                   0.03      0.61      11.38 f
  n3894 (net)                                   2                   0.00      11.38 f
  U7857/Y (AO22X1_RVT)                                    0.02      0.64      12.01 f
  intadd_7_n7 (net)                             2                   0.00      12.01 f
  U13121/Y (AO22X1_RVT)                                   0.01      0.58      12.60 f
  n2224 (net)                                   1                   0.00      12.60 f
  U8545/Y (AO21X1_RVT)                                    0.01      0.48      13.08 f
  intadd_7_n5 (net)                             1                   0.00      13.08 f
  U13084/Y (AO22X1_RVT)                                   0.02      0.52      13.59 f
  intadd_7_n4 (net)                             2                   0.00      13.59 f
  U13075/Y (AO22X1_RVT)                                   0.03      0.60      14.19 f
  intadd_7_n3 (net)                             1                   0.00      14.19 f
  U7485/CO (FADDX1_RVT)                                   0.03      1.27      15.47 f    mo 
  intadd_7_n2 (net)                             1                   0.00      15.47 f
  intadd_7_U2/CO (FADDX2_RVT)                             0.02      1.26      16.73 f    mo 
  intadd_7_n1 (net)                             3                   0.00      16.73 f
  U8047/Y (OAI21X1_RVT)                                   0.01      0.68      17.41 r
  n9802 (net)                                   4                   0.00      17.41 r
  U7806/Y (AND3X2_RVT)                                    0.01      0.17      17.58 r
  n3989 (net)                                   3                   0.00      17.58 r
  U9794/Y (OR2X1_RVT)                                     0.01      0.20      17.78 r
  n9886 (net)                                   1                   0.00      17.78 r
  U8532/Y (XOR3X2_RVT)                                    0.02      0.23      18.01 f
  n1561 (net)                                   1                   0.00      18.01 f
  U9298/Y (NOR2X0_RVT)                                    0.01      0.70      18.71 r
  engine_1__butterfly_inst_N289 (net)           1                   0.00      18.71 r
  engine_1__butterfly_inst_Y_Wout_ii_ff_reg_25_/D (DFFX1_RVT)     0.01     0.11    18.82 r
  data arrival time                                                           18.82

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  engine_1__butterfly_inst_Y_Wout_ii_ff_reg_25_/CLK (DFFX1_RVT)     0.00      17.65 r
  library setup time                                               -0.02      17.63
  data required time                                                          17.63
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.63
  data arrival time                                                          -18.82
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -1.19


  Startpoint: engine_0__butterfly_inst_W_I_ff_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_0__butterfly_inst_Y_Wout_ii_ff_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_0__butterfly_inst_W_I_ff_reg_6_/CLK (DFFX2_RVT)     0.08     0.00 #     0.10 r
  engine_0__butterfly_inst_W_I_ff_reg_6_/Q (DFFX2_RVT)     0.03     0.14       0.24 f
  engine_0__butterfly_inst_W_I_ff[6] (net)      6                   0.00       0.24 f
  U8469/Y (NAND2X2_RVT)                                   0.02      1.05       1.29 r
  n7139 (net)                                  14                   0.00       1.29 r
  U14936/Y (IBUFFX8_RVT)                                  0.03      0.44       1.72 f
  n10507 (net)                                 20                   0.00       1.72 f
  U16973/Y (AO22X1_RVT)                                   0.02      2.27       4.00 f
  n7159 (net)                                   1                   0.00       4.00 f
  U11360/Y (AO21X1_RVT)                                   0.02      0.53       4.53 f
  n8467 (net)                                   2                   0.00       4.53 f
  U17459/Y (OA21X2_RVT)                                   0.03      0.63       5.16 f
  intadd_43_B_0_ (net)                          2                   0.00       5.16 f
  U14233/CO (FADDX1_RVT)                                  0.03      1.47       6.63 f
  intadd_43_n4 (net)                            1                   0.00       6.63 f
  intadd_43_U4/S (FADDX1_RVT)                             0.01      1.28       7.92 r    mo 
  intadd_43_SUM_1_ (net)                        1                   0.00       7.92 r
  U10342/Y (INVX0_RVT)                                    0.05      0.17       8.08 f
  intadd_153_A_2_ (net)                         1                   0.00       8.08 f
  intadd_153_U2/S (FADDX1_RVT)                            0.01      1.68       9.76 r    mo 
  intadd_153_SUM_2_ (net)                       1                   0.00       9.76 r
  intadd_13_U2/CO (FADDX2_RVT)                            0.02      0.43      10.19 r    mo 
  intadd_13_n1 (net)                            3                   0.00      10.19 r
  U7948/Y (OAI222X2_RVT)                                  0.02      0.22      10.41 f
  intadd_43_B_3_ (net)                          1                   0.00      10.41 f
  intadd_43_U2/CO (FADDX1_RVT)                            0.04      1.73      12.13 f    mo 
  intadd_43_n1 (net)                            3                   0.00      12.13 f
  U9305/Y (AO222X1_RVT)                                   0.04      0.73      12.86 f
  n10694 (net)                                  3                   0.00      12.86 f
  U17440/Y (AO222X2_RVT)                                  0.02      0.79      13.65 f
  n10696 (net)                                  3                   0.00      13.65 f
  U12991/Y (AO21X1_RVT)                                   0.03      0.64      14.29 f
  n10698 (net)                                  3                   0.00      14.29 f
  U8256/Y (AO21X2_RVT)                                    0.02      0.68      14.96 f
  intadd_42_B_3_ (net)                          3                   0.00      14.96 f
  U7893/Y (OR2X1_RVT)                                     0.02      0.79      15.75 f
  n4660 (net)                                   2                   0.00      15.75 f
  U12919/Y (AO21X1_RVT)                                   0.04      0.58      16.33 f
  n4464 (net)                                   3                   0.00      16.33 f
  U12899/Y (AO21X1_RVT)                                   0.02      0.71      17.04 f
  n10501 (net)                                  1                   0.00      17.04 f
  U12108/Y (XNOR2X1_RVT)                                  0.02      0.97      18.01 f
  n2321 (net)                                   1                   0.00      18.01 f
  U7894/Y (NOR2X2_RVT)                                    0.01      0.70      18.71 r
  engine_0__butterfly_inst_N293 (net)           1                   0.00      18.71 r
  engine_0__butterfly_inst_Y_Wout_ii_ff_reg_29_/D (DFFX1_RVT)     0.01     0.11    18.82 r
  data arrival time                                                           18.82

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  engine_0__butterfly_inst_Y_Wout_ii_ff_reg_29_/CLK (DFFX1_RVT)     0.00      17.65 r
  library setup time                                               -0.02      17.63
  data required time                                                          17.63
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.63
  data arrival time                                                          -18.82
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -1.19


  Startpoint: engine_1__butterfly_inst_W_I_ff_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_1__butterfly_inst_Y_Wout_ii_ff_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_1__butterfly_inst_W_I_ff_reg_1_/CLK (DFFX1_RVT)     0.08     0.00 #     0.10 r
  engine_1__butterfly_inst_W_I_ff_reg_1_/Q (DFFX1_RVT)     0.01     0.09       0.19 r
  engine_1__butterfly_inst_W_I_ff[1] (net)      1                   0.00       0.19 r
  U8734/Y (IBUFFX4_RVT)                                   0.00      0.14       0.33 f
  n1729 (net)                                   2                   0.00       0.33 f
  U8735/Y (NBUFFX4_RVT)                                   0.55      0.35       0.68 f
  n1731 (net)                                  52                   0.00       0.68 f
  U8088/Y (OR2X4_RVT)                                     0.04      4.83       5.51 f
  n7262 (net)                                   4                   0.00       5.51 f
  U11257/S (FADDX1_RVT)                                   0.03      2.35       7.86 f
  intadd_7_B_1_ (net)                           2                   0.00       7.86 f
  U12573/Y (INVX1_RVT)                                    0.01      0.89       8.75 r
  n4883 (net)                                   2                   0.00       8.75 r
  U13989/Y (AND2X1_RVT)                                   0.01      0.16       8.91 r
  n5179 (net)                                   1                   0.00       8.91 r
  U7581/Y (OAI22X1_RVT)                                   0.02      0.17       9.08 f
  intadd_7_n12 (net)                            2                   0.00       9.08 f
  U8058/Y (AO21X1_RVT)                                    0.03      0.58       9.66 f
  intadd_7_n11 (net)                            3                   0.00       9.66 f
  U12036/Y (AO21X1_RVT)                                   0.01      0.61      10.27 f
  intadd_7_n10 (net)                            1                   0.00      10.27 f
  U8246/Y (AO21X1_RVT)                                    0.03      0.50      10.77 f
  intadd_7_n9 (net)                             2                   0.00      10.77 f
  U13163/Y (AO22X1_RVT)                                   0.03      0.61      11.38 f
  n3894 (net)                                   2                   0.00      11.38 f
  U7857/Y (AO22X1_RVT)                                    0.02      0.64      12.01 f
  intadd_7_n7 (net)                             2                   0.00      12.01 f
  U13121/Y (AO22X1_RVT)                                   0.01      0.58      12.60 f
  n2224 (net)                                   1                   0.00      12.60 f
  U8545/Y (AO21X1_RVT)                                    0.01      0.48      13.08 f
  intadd_7_n5 (net)                             1                   0.00      13.08 f
  U13084/Y (AO22X1_RVT)                                   0.02      0.52      13.59 f
  intadd_7_n4 (net)                             2                   0.00      13.59 f
  U13075/Y (AO22X1_RVT)                                   0.03      0.60      14.19 f
  intadd_7_n3 (net)                             1                   0.00      14.19 f
  U7485/CO (FADDX1_RVT)                                   0.03      1.27      15.47 f    mo 
  intadd_7_n2 (net)                             1                   0.00      15.47 f
  intadd_7_U2/CO (FADDX2_RVT)                             0.02      1.26      16.73 f    mo 
  intadd_7_n1 (net)                             3                   0.00      16.73 f
  U8217/Y (NBUFFX8_RVT)                                   0.01      0.37      17.10 f
  n1397 (net)                                   2                   0.00      17.10 f
  U8164/Y (OA22X2_RVT)                                    0.02      0.56      17.67 f
  n9683 (net)                                   2                   0.00      17.67 f
  U19181/Y (INVX1_RVT)                                    0.01      0.88      18.55 r
  n9685 (net)                                   1                   0.00      18.55 r
  U19182/Y (OA221X1_RVT)                                  0.01      0.15      18.70 r
  engine_1__butterfly_inst_N282 (net)           1                   0.00      18.70 r
  engine_1__butterfly_inst_Y_Wout_ii_ff_reg_18_/D (DFFX1_RVT)     0.01     0.11    18.81 r
  data arrival time                                                           18.81

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  engine_1__butterfly_inst_Y_Wout_ii_ff_reg_18_/CLK (DFFX1_RVT)     0.00      17.65 r
  library setup time                                               -0.02      17.63
  data required time                                                          17.63
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.63
  data arrival time                                                          -18.81
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -1.18


  Startpoint: engine_1__butterfly_inst_W_I_ff_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_1__butterfly_inst_Y_Wout_ii_ff_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_1__butterfly_inst_W_I_ff_reg_1_/CLK (DFFX1_RVT)     0.08     0.00 #     0.10 r
  engine_1__butterfly_inst_W_I_ff_reg_1_/QN (DFFX1_RVT)     0.02     0.09      0.19 r
  n11292 (net)                                  3                   0.00       0.19 r
  U8403/Y (IBUFFX16_RVT)                                  0.12      0.29       0.48 f
  n1727 (net)                                 104                   0.00       0.48 f
  U11377/Y (AND2X1_RVT)                                   0.03      5.44       5.92 f
  n8020 (net)                                   3                   0.00       5.92 f
  U8370/Y (OA21X2_RVT)                                    0.02      0.68       6.61 f
  n9442 (net)                                   1                   0.00       6.61 f
  U19034/CO (FADDX1_RVT)                                  0.04      1.67       8.27 f
  n9446 (net)                                   2                   0.00       8.27 f
  U8055/CO (FADDX1_RVT)                                   0.02      1.47       9.74 f
  n8805 (net)                                   2                   0.00       9.74 f
  U10710/Y (OAI21X1_RVT)                                  0.01      0.61      10.35 r
  intadd_7_A_1_ (net)                           3                   0.00      10.35 r
  U8661/Y (IBUFFX4_RVT)                                   0.00      0.17      10.52 f
  n4099 (net)                                   1                   0.00      10.52 f
  U13989/Y (AND2X1_RVT)                                   0.01      0.51      11.04 f
  n5179 (net)                                   1                   0.00      11.04 f
  U7581/Y (OAI22X1_RVT)                                   0.01      0.54      11.58 r
  intadd_7_n12 (net)                            2                   0.00      11.58 r
  U8058/Y (AO21X1_RVT)                                    0.01      0.16      11.74 r
  intadd_7_n11 (net)                            3                   0.00      11.74 r
  U12036/Y (AO21X1_RVT)                                   0.01      0.17      11.90 r
  intadd_7_n10 (net)                            1                   0.00      11.90 r
  U8246/Y (AO21X1_RVT)                                    0.01      0.14      12.04 r
  intadd_7_n9 (net)                             2                   0.00      12.04 r
  U13163/Y (AO22X1_RVT)                                   0.01      0.17      12.21 r
  n3894 (net)                                   2                   0.00      12.21 r
  U7857/Y (AO22X1_RVT)                                    0.01      0.16      12.37 r
  intadd_7_n7 (net)                             2                   0.00      12.37 r
  U13121/Y (AO22X1_RVT)                                   0.01      0.16      12.53 r
  n2224 (net)                                   1                   0.00      12.53 r
  U8545/Y (AO21X1_RVT)                                    0.01      0.14      12.67 r
  intadd_7_n5 (net)                             1                   0.00      12.67 r
  U13084/Y (AO22X1_RVT)                                   0.01      0.15      12.81 r
  intadd_7_n4 (net)                             2                   0.00      12.81 r
  U13075/Y (AO22X1_RVT)                                   0.01      0.16      12.98 r
  intadd_7_n3 (net)                             1                   0.00      12.98 r
  U7485/CO (FADDX1_RVT)                                   0.02      0.33      13.31 r    mo 
  intadd_7_n2 (net)                             1                   0.00      13.31 r
  intadd_7_U2/CO (FADDX2_RVT)                             0.02      0.34      13.65 r    mo 
  intadd_7_n1 (net)                             3                   0.00      13.65 r
  U8249/Y (IBUFFX4_RVT)                                   0.09      0.17      13.82 f
  n1409 (net)                                   1                   0.00      13.82 f
  U13016/Y (AO21X1_RVT)                                   0.02      0.58      14.40 f
  n9729 (net)                                   2                   0.00      14.40 f
  U7821/Y (AND3X1_RVT)                                    0.02      0.53      14.93 f
  n3874 (net)                                   2                   0.00      14.93 f
  U8056/Y (OR2X1_RVT)                                     0.02      0.72      15.65 f
  n1551 (net)                                   2                   0.00      15.65 f
  U8488/Y (AO21X1_RVT)                                    0.03      0.58      16.23 f
  n9838 (net)                                   1                   0.00      16.23 f
  U12914/S (FADDX1_RVT)                                   0.01      1.73      17.95 r
  n9817 (net)                                   1                   0.00      17.95 r
  U8309/Y (IBUFFX4_RVT)                                   0.00      0.14      18.10 f
  n1451 (net)                                   1                   0.00      18.10 f
  U7290/Y (NOR2X0_RVT)                                    0.01      0.59      18.69 r
  engine_1__butterfly_inst_N288 (net)           1                   0.00      18.69 r
  engine_1__butterfly_inst_Y_Wout_ii_ff_reg_24_/D (DFFX1_RVT)     0.01     0.11    18.79 r
  data arrival time                                                           18.79

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  engine_1__butterfly_inst_Y_Wout_ii_ff_reg_24_/CLK (DFFX1_RVT)     0.00      17.65 r
  library setup time                                               -0.02      17.63
  data required time                                                          17.63
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.63
  data arrival time                                                          -18.79
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -1.17


  Startpoint: engine_1__butterfly_inst_W_I_ff_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_1__butterfly_inst_Y_Wout_ii_ff_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_1__butterfly_inst_W_I_ff_reg_1_/CLK (DFFX1_RVT)     0.08     0.00 #     0.10 r
  engine_1__butterfly_inst_W_I_ff_reg_1_/Q (DFFX1_RVT)     0.01     0.09       0.19 r
  engine_1__butterfly_inst_W_I_ff[1] (net)      1                   0.00       0.19 r
  U8734/Y (IBUFFX4_RVT)                                   0.00      0.14       0.33 f
  n1729 (net)                                   2                   0.00       0.33 f
  U8735/Y (NBUFFX4_RVT)                                   0.55      0.35       0.68 f
  n1731 (net)                                  52                   0.00       0.68 f
  U8088/Y (OR2X4_RVT)                                     0.04      4.83       5.51 f
  n7262 (net)                                   4                   0.00       5.51 f
  U11257/S (FADDX1_RVT)                                   0.03      2.35       7.86 f
  intadd_7_B_1_ (net)                           2                   0.00       7.86 f
  U12573/Y (INVX1_RVT)                                    0.01      0.89       8.75 r
  n4883 (net)                                   2                   0.00       8.75 r
  U13989/Y (AND2X1_RVT)                                   0.01      0.16       8.91 r
  n5179 (net)                                   1                   0.00       8.91 r
  U7581/Y (OAI22X1_RVT)                                   0.02      0.17       9.08 f
  intadd_7_n12 (net)                            2                   0.00       9.08 f
  U8058/Y (AO21X1_RVT)                                    0.03      0.58       9.66 f
  intadd_7_n11 (net)                            3                   0.00       9.66 f
  U12036/Y (AO21X1_RVT)                                   0.01      0.61      10.27 f
  intadd_7_n10 (net)                            1                   0.00      10.27 f
  U8246/Y (AO21X1_RVT)                                    0.03      0.50      10.77 f
  intadd_7_n9 (net)                             2                   0.00      10.77 f
  U13163/Y (AO22X1_RVT)                                   0.03      0.61      11.38 f
  n3894 (net)                                   2                   0.00      11.38 f
  U7857/Y (AO22X1_RVT)                                    0.02      0.64      12.01 f
  intadd_7_n7 (net)                             2                   0.00      12.01 f
  U13121/Y (AO22X1_RVT)                                   0.01      0.58      12.60 f
  n2224 (net)                                   1                   0.00      12.60 f
  U8545/Y (AO21X1_RVT)                                    0.01      0.48      13.08 f
  intadd_7_n5 (net)                             1                   0.00      13.08 f
  U13084/Y (AO22X1_RVT)                                   0.02      0.52      13.59 f
  intadd_7_n4 (net)                             2                   0.00      13.59 f
  U13075/Y (AO22X1_RVT)                                   0.03      0.60      14.19 f
  intadd_7_n3 (net)                             1                   0.00      14.19 f
  U7485/CO (FADDX1_RVT)                                   0.03      1.27      15.47 f    mo 
  intadd_7_n2 (net)                             1                   0.00      15.47 f
  intadd_7_U2/CO (FADDX2_RVT)                             0.02      1.26      16.73 f    mo 
  intadd_7_n1 (net)                             3                   0.00      16.73 f
  U8249/Y (IBUFFX4_RVT)                                   0.01      0.17      16.90 r
  n1409 (net)                                   1                   0.00      16.90 r
  U13016/Y (AO21X1_RVT)                                   0.01      0.14      17.04 r
  n9729 (net)                                   2                   0.00      17.04 r
  U7821/Y (AND3X1_RVT)                                    0.01      0.15      17.19 r
  n3874 (net)                                   2                   0.00      17.19 r
  U8056/Y (OR2X1_RVT)                                     0.01      0.17      17.36 r
  n1551 (net)                                   2                   0.00      17.36 r
  U12949/Y (AND4X1_RVT)                                   0.01      0.16      17.51 r
  n4872 (net)                                   2                   0.00      17.51 r
  U7903/Y (AO21X1_RVT)                                    0.01      0.16      17.67 r
  n10127 (net)                                  2                   0.00      17.67 r
  U8311/Y (XNOR2X1_RVT)                                   0.02      0.31      17.98 f
  n1452 (net)                                   1                   0.00      17.98 f
  U8310/Y (NOR2X4_RVT)                                    0.01      0.69      18.67 r
  engine_1__butterfly_inst_N294 (net)           1                   0.00      18.67 r
  engine_1__butterfly_inst_Y_Wout_ii_ff_reg_30_/D (DFFX1_RVT)     0.01     0.11    18.78 r
  data arrival time                                                           18.78

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  engine_1__butterfly_inst_Y_Wout_ii_ff_reg_30_/CLK (DFFX1_RVT)     0.00      17.65 r
  library setup time                                               -0.02      17.63
  data required time                                                          17.63
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.63
  data arrival time                                                          -18.78
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -1.15


  Startpoint: interleaver_inst_switch_line_reg
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_0__butterfly_inst_Y_ff_1_reg_i__30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  interleaver_inst_switch_line_reg/CLK (DFFX1_RVT)        0.08      0.00 #     0.10 r
  interleaver_inst_switch_line_reg/QN (DFFX1_RVT)         0.01      0.08       0.18 f
  n11286 (net)                                  2                   0.00       0.18 f
  U8725/Y (NBUFFX4_RVT)                                   0.16      0.33       0.51 f
  n1714 (net)                                  63                   0.00       0.51 f
  U8355/Y (AO22X2_RVT)                                    0.03      4.40       4.91 f
  n8645 (net)                                   3                   0.00       4.91 f
  U8392/SO (HADDX2_RVT)                                   0.01      1.17       6.08 r
  n8647 (net)                                   2                   0.00       6.08 r
  U8096/Y (NBUFFX4_RVT)                                   0.01      0.19       6.27 r
  n1372 (net)                                   2                   0.00       6.27 r
  U8320/Y (IBUFFX8_RVT)                                   0.01      0.17       6.45 f
  n1796 (net)                                   4                   0.00       6.45 f
  U8658/Y (NOR2X4_RVT)                                    0.01      0.82       7.27 r
  n2410 (net)                                   1                   0.00       7.27 r
  U12849/Y (AO21X1_RVT)                                   0.01      0.14       7.41 r
  n8673 (net)                                   3                   0.00       7.41 r
  U18235/Y (NAND2X0_RVT)                                  0.03      0.16       7.57 f
  n8675 (net)                                   2                   0.00       7.57 f
  U8653/Y (OA21X2_RVT)                                    0.01      0.61       8.18 f
  n5165 (net)                                   2                   0.00       8.18 f
  U13390/Y (OA21X1_RVT)                                   0.02      0.62       8.80 f
  n1424 (net)                                   2                   0.00       8.80 f
  U8185/Y (OA21X2_RVT)                                    0.01      0.61       9.41 f
  n3941 (net)                                   2                   0.00       9.41 f
  U8174/Y (OAI21X2_RVT)                                   0.01      0.62      10.02 r
  n8790 (net)                                   3                   0.00      10.02 r
  U8315/Y (AO21X1_RVT)                                    0.01      0.17      10.19 r
  n2412 (net)                                   2                   0.00      10.19 r
  U8367/Y (AO21X1_RVT)                                    0.01      0.15      10.34 r
  n8835 (net)                                   1                   0.00      10.34 r
  U8183/Y (AO21X1_RVT)                                    0.01      0.15      10.49 r
  n8865 (net)                                   3                   0.00      10.49 r
  U8172/Y (AO21X1_RVT)                                    0.01      0.17      10.66 r
  n8885 (net)                                   2                   0.00      10.66 r
  U8169/Y (AOI21X2_RVT)                                   0.01      0.18      10.83 f
  n3958 (net)                                   2                   0.00      10.83 f
  U8077/Y (OAI21X2_RVT)                                   0.01      0.61      11.45 r
  n8935 (net)                                   3                   0.00      11.45 r
  U8913/Y (AO21X1_RVT)                                    0.01      0.17      11.62 r
  n8953 (net)                                   2                   0.00      11.62 r
  U8076/Y (AO21X1_RVT)                                    0.01      0.16      11.77 r
  n4457 (net)                                   2                   0.00      11.77 r
  U7870/Y (OAI21X2_RVT)                                   0.01      0.18      11.96 f
  n4081 (net)                                   1                   0.00      11.96 f
  U8365/Y (OA21X2_RVT)                                    0.02      0.53      12.49 f
  n4624 (net)                                   2                   0.00      12.49 f
  U7869/Y (OR2X4_RVT)                                     0.01      0.70      13.19 f
  n5162 (net)                                   2                   0.00      13.19 f
  U8278/Y (OR2X2_RVT)                                     0.01      0.70      13.89 f
  n3948 (net)                                   2                   0.00      13.89 f
  U8184/Y (AOI21X1_RVT)                                   0.01      0.56      14.45 r
  n2145 (net)                                   1                   0.00      14.45 r
  U13041/Y (OR2X1_RVT)                                    0.01      0.15      14.60 r
  n9480 (net)                                   2                   0.00      14.60 r
  U8075/Y (AO21X1_RVT)                                    0.01      0.16      14.76 r
  n9543 (net)                                   2                   0.00      14.76 r
  U8787/Y (INVX1_RVT)                                     0.02      0.20      14.96 f
  n9481 (net)                                   2                   0.00      14.96 f
  U7942/Y (OR2X4_RVT)                                     0.01      0.70      15.66 f
  n3010 (net)                                   2                   0.00      15.66 f
  U9349/Y (AO21X1_RVT)                                    0.02      0.63      16.29 f
  n9692 (net)                                   2                   0.00      16.29 f
  U9347/Y (AND3X1_RVT)                                    0.03      0.53      16.82 f
  n5173 (net)                                   2                   0.00      16.82 f
  U9619/Y (OR2X1_RVT)                                     0.02      0.82      17.64 f
  n5176 (net)                                   2                   0.00      17.64 f
  U14742/Y (INVX1_RVT)                                    0.01      0.88      18.52 r
  n9935 (net)                                   1                   0.00      18.52 r
  U19221/Y (OA221X1_RVT)                                  0.01      0.14      18.66 r
  engine_0__butterfly_inst_N99 (net)            1                   0.00      18.66 r
  engine_0__butterfly_inst_Y_ff_1_reg_i__30_/D (DFFX1_RVT)     0.01     0.11    18.77 r
  data arrival time                                                           18.77

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  engine_0__butterfly_inst_Y_ff_1_reg_i__30_/CLK (DFFX1_RVT)        0.00      17.65 r
  library setup time                                               -0.02      17.63
  data required time                                                          17.63
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.63
  data arrival time                                                          -18.77
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -1.15


  Startpoint: engine_0__butterfly_inst_W_I_ff_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_0__butterfly_inst_Y_Wout_ii_ff_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_0__butterfly_inst_W_I_ff_reg_6_/CLK (DFFX2_RVT)     0.08     0.00 #     0.10 r
  engine_0__butterfly_inst_W_I_ff_reg_6_/Q (DFFX2_RVT)     0.03     0.14       0.24 f
  engine_0__butterfly_inst_W_I_ff[6] (net)      6                   0.00       0.24 f
  U8469/Y (NAND2X2_RVT)                                   0.02      1.05       1.29 r
  n7139 (net)                                  14                   0.00       1.29 r
  U14936/Y (IBUFFX8_RVT)                                  0.03      0.44       1.72 f
  n10507 (net)                                 20                   0.00       1.72 f
  U16973/Y (AO22X1_RVT)                                   0.02      2.27       4.00 f
  n7159 (net)                                   1                   0.00       4.00 f
  U11360/Y (AO21X1_RVT)                                   0.02      0.53       4.53 f
  n8467 (net)                                   2                   0.00       4.53 f
  U17459/Y (OA21X2_RVT)                                   0.03      0.63       5.16 f
  intadd_43_B_0_ (net)                          2                   0.00       5.16 f
  U14233/CO (FADDX1_RVT)                                  0.03      1.47       6.63 f
  intadd_43_n4 (net)                            1                   0.00       6.63 f
  intadd_43_U4/S (FADDX1_RVT)                             0.01      1.28       7.92 r    mo 
  intadd_43_SUM_1_ (net)                        1                   0.00       7.92 r
  U10342/Y (INVX0_RVT)                                    0.05      0.17       8.08 f
  intadd_153_A_2_ (net)                         1                   0.00       8.08 f
  intadd_153_U2/S (FADDX1_RVT)                            0.01      1.68       9.76 r    mo 
  intadd_153_SUM_2_ (net)                       1                   0.00       9.76 r
  intadd_13_U2/CO (FADDX2_RVT)                            0.02      0.43      10.19 r    mo 
  intadd_13_n1 (net)                            3                   0.00      10.19 r
  U7948/Y (OAI222X2_RVT)                                  0.02      0.22      10.41 f
  intadd_43_B_3_ (net)                          1                   0.00      10.41 f
  intadd_43_U2/CO (FADDX1_RVT)                            0.04      1.73      12.13 f    mo 
  intadd_43_n1 (net)                            3                   0.00      12.13 f
  U9305/Y (AO222X1_RVT)                                   0.04      0.73      12.86 f
  n10694 (net)                                  3                   0.00      12.86 f
  U17440/Y (AO222X2_RVT)                                  0.02      0.79      13.65 f
  n10696 (net)                                  3                   0.00      13.65 f
  U12991/Y (AO21X1_RVT)                                   0.03      0.64      14.29 f
  n10698 (net)                                  3                   0.00      14.29 f
  U8256/Y (AO21X2_RVT)                                    0.02      0.68      14.96 f
  intadd_42_B_3_ (net)                          3                   0.00      14.96 f
  U7893/Y (OR2X1_RVT)                                     0.02      0.79      15.75 f
  n4660 (net)                                   2                   0.00      15.75 f
  U12919/Y (AO21X1_RVT)                                   0.04      0.58      16.33 f
  n4464 (net)                                   3                   0.00      16.33 f
  U8145/Y (AO21X2_RVT)                                    0.01      0.67      17.00 f
  n5436 (net)                                   1                   0.00      17.00 f
  U14385/Y (XNOR2X1_RVT)                                  0.02      0.97      17.97 f
  n4565 (net)                                   1                   0.00      17.97 f
  U12019/Y (NOR2X4_RVT)                                   0.01      0.69      18.66 r
  engine_0__butterfly_inst_N295 (net)           1                   0.00      18.66 r
  engine_0__butterfly_inst_Y_Wout_ii_ff_reg_31_/D (DFFX1_RVT)     0.01     0.11    18.77 r
  data arrival time                                                           18.77

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  engine_0__butterfly_inst_Y_Wout_ii_ff_reg_31_/CLK (DFFX1_RVT)     0.00      17.65 r
  library setup time                                               -0.02      17.63
  data required time                                                          17.63
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.63
  data arrival time                                                          -18.77
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -1.14


  Startpoint: interleaver_inst_switch_line_reg
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_0__butterfly_inst_Y_ff_1_reg_i__31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  interleaver_inst_switch_line_reg/CLK (DFFX1_RVT)        0.08      0.00 #     0.10 r
  interleaver_inst_switch_line_reg/QN (DFFX1_RVT)         0.01      0.08       0.18 f
  n11286 (net)                                  2                   0.00       0.18 f
  U8725/Y (NBUFFX4_RVT)                                   0.16      0.33       0.51 f
  n1714 (net)                                  63                   0.00       0.51 f
  U8355/Y (AO22X2_RVT)                                    0.03      4.40       4.91 f
  n8645 (net)                                   3                   0.00       4.91 f
  U8392/SO (HADDX2_RVT)                                   0.01      1.16       6.07 f
  n8647 (net)                                   2                   0.00       6.07 f
  U8096/Y (NBUFFX4_RVT)                                   0.21      0.19       6.26 f
  n1372 (net)                                   2                   0.00       6.26 f
  U8320/Y (IBUFFX8_RVT)                                   0.02      0.21       6.47 r
  n1796 (net)                                   4                   0.00       6.47 r
  U8515/Y (OAI21X1_RVT)                                   0.01      0.21       6.69 f
  n2147 (net)                                   1                   0.00       6.69 f
  U12849/Y (AO21X1_RVT)                                   0.03      0.54       7.23 f
  n8673 (net)                                   3                   0.00       7.23 f
  U18235/Y (NAND2X0_RVT)                                  0.02      0.56       7.79 r
  n8675 (net)                                   2                   0.00       7.79 r
  U8653/Y (OA21X2_RVT)                                    0.01      0.18       7.97 r
  n5165 (net)                                   2                   0.00       7.97 r
  U13390/Y (OA21X1_RVT)                                   0.01      0.16       8.13 r
  n1424 (net)                                   2                   0.00       8.13 r
  U8185/Y (OA21X2_RVT)                                    0.01      0.17       8.30 r
  n3941 (net)                                   2                   0.00       8.30 r
  U8174/Y (OAI21X2_RVT)                                   0.02      0.19       8.49 f
  n8790 (net)                                   3                   0.00       8.49 f
  U8315/Y (AO21X1_RVT)                                    0.02      0.62       9.11 f
  n2412 (net)                                   2                   0.00       9.11 f
  U8367/Y (AO21X1_RVT)                                    0.01      0.56       9.67 f
  n8835 (net)                                   1                   0.00       9.67 f
  U8183/Y (AO21X1_RVT)                                    0.03      0.56      10.23 f
  n8865 (net)                                   3                   0.00      10.23 f
  U8172/Y (AO21X1_RVT)                                    0.02      0.63      10.86 f
  n8885 (net)                                   2                   0.00      10.86 f
  U8169/Y (AOI21X2_RVT)                                   0.01      0.63      11.49 r
  n3958 (net)                                   2                   0.00      11.49 r
  U8077/Y (OAI21X2_RVT)                                   0.02      0.19      11.68 f
  n8935 (net)                                   3                   0.00      11.68 f
  U8913/Y (AO21X1_RVT)                                    0.02      0.62      12.30 f
  n8953 (net)                                   2                   0.00      12.30 f
  U8076/Y (AO21X1_RVT)                                    0.02      0.57      12.87 f
  n4457 (net)                                   2                   0.00      12.87 f
  U7870/Y (OAI21X2_RVT)                                   0.01      0.62      13.49 r
  n4081 (net)                                   1                   0.00      13.49 r
  U8365/Y (OA21X2_RVT)                                    0.01      0.15      13.64 r
  n4624 (net)                                   2                   0.00      13.64 r
  U7869/Y (OR2X4_RVT)                                     0.01      0.18      13.82 r
  n5162 (net)                                   2                   0.00      13.82 r
  U8278/Y (OR2X2_RVT)                                     0.01      0.17      13.99 r
  n3948 (net)                                   2                   0.00      13.99 r
  U8184/Y (AOI21X1_RVT)                                   0.01      0.17      14.16 f
  n2145 (net)                                   1                   0.00      14.16 f
  U13041/Y (OR2X1_RVT)                                    0.02      0.62      14.78 f
  n9480 (net)                                   2                   0.00      14.78 f
  U8075/Y (AO21X1_RVT)                                    0.02      0.64      15.42 f
  n9543 (net)                                   2                   0.00      15.42 f
  U8787/Y (INVX1_RVT)                                     0.01      0.89      16.31 r
  n9481 (net)                                   2                   0.00      16.31 r
  U7942/Y (OR2X4_RVT)                                     0.01      0.18      16.49 r
  n3010 (net)                                   2                   0.00      16.49 r
  U9349/Y (AO21X1_RVT)                                    0.01      0.16      16.65 r
  n9692 (net)                                   2                   0.00      16.65 r
  U9347/Y (AND3X1_RVT)                                    0.01      0.15      16.79 r
  n5173 (net)                                   2                   0.00      16.79 r
  U8930/Y (OAI22X1_RVT)                                   0.02      0.20      16.99 f
  n9938 (net)                                   1                   0.00      16.99 f
  U8317/SO (HADDX1_RVT)                                   0.01      0.93      17.92 r
  n9940 (net)                                   1                   0.00      17.92 r
  U8275/Y (IBUFFX4_RVT)                                   0.00      0.14      18.06 f
  n1425 (net)                                   1                   0.00      18.06 f
  U7781/Y (NOR2X2_RVT)                                    0.01      0.59      18.65 r
  engine_0__butterfly_inst_N100 (net)           1                   0.00      18.65 r
  engine_0__butterfly_inst_Y_ff_1_reg_i__31_/D (DFFX1_RVT)     0.01     0.11    18.76 r
  data arrival time                                                           18.76

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  engine_0__butterfly_inst_Y_ff_1_reg_i__31_/CLK (DFFX1_RVT)        0.00      17.65 r
  library setup time                                               -0.02      17.63
  data required time                                                          17.63
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.63
  data arrival time                                                          -18.76
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -1.13


  Startpoint: engine_1__butterfly_inst_W_I_ff_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_1__butterfly_inst_Y_Wout_rr_ff_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_1__butterfly_inst_W_I_ff_reg_1_/CLK (DFFX1_RVT)     0.08     0.00 #     0.10 r
  engine_1__butterfly_inst_W_I_ff_reg_1_/QN (DFFX1_RVT)     0.02     0.09      0.19 r
  n11292 (net)                                  3                   0.00       0.19 r
  U8244/Y (IBUFFX16_RVT)                                  0.12      0.29       0.48 f
  n1728 (net)                                 101                   0.00       0.48 f
  U8006/Y (AO22X1_RVT)                                    0.03      4.87       5.35 f
  intadd_25_B_0_ (net)                          1                   0.00       5.35 f
  intadd_25_U10/S (FADDX1_RVT)                            0.04      1.69       7.04 f    mo 
  intadd_25_SUM_0_ (net)                        2                   0.00       7.04 f
  U11783/Y (XOR2X1_RVT)                                   0.03      1.12       8.16 f
  n2697 (net)                                   4                   0.00       8.16 f
  U8419/Y (IBUFFX4_RVT)                                   0.01      0.19       8.35 r
  n1500 (net)                                   1                   0.00       8.35 r
  U8420/Y (OAI21X2_RVT)                                   0.01      0.16       8.51 f
  n2699 (net)                                   1                   0.00       8.51 f
  U10068/Y (OAI21X1_RVT)                                  0.01      0.50       9.01 r
  n4389 (net)                                   3                   0.00       9.01 r
  U8009/Y (IBUFFX4_RVT)                                   0.00      0.17       9.18 f
  n2875 (net)                                   1                   0.00       9.18 f
  U12034/Y (NAND2X0_RVT)                                  0.01      0.51       9.69 r
  n2876 (net)                                   2                   0.00       9.69 r
  U12165/Y (AO22X1_RVT)                                   0.01      0.16       9.85 r
  n2438 (net)                                   2                   0.00       9.85 r
  U12164/Y (AO22X1_RVT)                                   0.01      0.16      10.01 r
  intadd_25_n7 (net)                            1                   0.00      10.01 r
  U12109/CO (FADDX1_RVT)                                  0.02      0.33      10.34 r    mo 
  intadd_25_n6 (net)                            2                   0.00      10.34 r
  U8010/Y (IBUFFX4_RVT)                                   0.04      0.16      10.50 f
  n2693 (net)                                   1                   0.00      10.50 f
  U9881/Y (AO21X1_RVT)                                    0.04      0.53      11.03 f
  n2790 (net)                                   3                   0.00      11.03 f
  U9853/Y (OR2X1_RVT)                                     0.01      0.89      11.92 f
  n4086 (net)                                   1                   0.00      11.92 f
  U9833/Y (AND3X1_RVT)                                    0.03      0.54      12.46 f
  n2435 (net)                                   2                   0.00      12.46 f
  U11971/Y (OAI22X1_RVT)                                  0.01      0.63      13.09 r
  intadd_25_n3 (net)                            2                   0.00      13.09 r
  U11936/Y (AO22X1_RVT)                                   0.01      0.16      13.25 r
  intadd_25_n2 (net)                            2                   0.00      13.25 r
  U8008/Y (AO22X1_RVT)                                    0.02      0.17      13.42 r
  intadd_25_n1 (net)                            5                   0.00      13.42 r
  U12337/Y (IBUFFX4_RVT)                                  0.04      0.20      13.61 f
  intadd_53_B_2_ (net)                          1                   0.00      13.61 f
  U8238/Y (AO21X2_RVT)                                    0.03      0.51      14.13 f
  intadd_11_A_3_ (net)                          3                   0.00      14.13 f
  U9665/Y (OR2X1_RVT)                                     0.01      0.79      14.91 f
  n2228 (net)                                   1                   0.00      14.91 f
  U12033/Y (AO22X1_RVT)                                   0.01      0.54      15.45 f
  intadd_11_n9 (net)                            3                   0.00      15.45 f
  U8736/Y (NBUFFX4_RVT)                                   0.22      0.21      15.66 f
  n2820 (net)                                   3                   0.00      15.66 f
  U12356/Y (IBUFFX8_RVT)                                  0.02      0.23      15.90 r
  n2823 (net)                                   2                   0.00      15.90 r
  U9613/Y (OR2X1_RVT)                                     0.01      0.17      16.07 r
  n2692 (net)                                   2                   0.00      16.07 r
  U11894/Y (NAND2X0_RVT)                                  0.10      0.22      16.29 f
  n2904 (net)                                   3                   0.00      16.29 f
  U8240/Y (AO21X2_RVT)                                    0.02      0.69      16.98 f
  n7480 (net)                                   1                   0.00      16.98 f
  U13984/Y (XNOR2X1_RVT)                                  0.02      0.97      17.95 f
  n4481 (net)                                   1                   0.00      17.95 f
  U11952/Y (NOR2X4_RVT)                                   0.01      0.69      18.64 r
  engine_1__butterfly_inst_N262 (net)           1                   0.00      18.64 r
  engine_1__butterfly_inst_Y_Wout_rr_ff_reg_30_/D (DFFX1_RVT)     0.01     0.11    18.75 r
  data arrival time                                                           18.75

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  engine_1__butterfly_inst_Y_Wout_rr_ff_reg_30_/CLK (DFFX1_RVT)     0.00      17.65 r
  library setup time                                               -0.02      17.63
  data required time                                                          17.63
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.63
  data arrival time                                                          -18.75
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -1.12


  Startpoint: engine_1__butterfly_inst_W_I_ff_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_1__butterfly_inst_Y_Wout_ii_ff_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_1__butterfly_inst_W_I_ff_reg_1_/CLK (DFFX1_RVT)     0.08     0.00 #     0.10 r
  engine_1__butterfly_inst_W_I_ff_reg_1_/Q (DFFX1_RVT)     0.01     0.09       0.19 r
  engine_1__butterfly_inst_W_I_ff[1] (net)      1                   0.00       0.19 r
  U8734/Y (IBUFFX4_RVT)                                   0.00      0.14       0.33 f
  n1729 (net)                                   2                   0.00       0.33 f
  U8735/Y (NBUFFX4_RVT)                                   0.55      0.35       0.68 f
  n1731 (net)                                  52                   0.00       0.68 f
  U8088/Y (OR2X4_RVT)                                     0.04      4.83       5.51 f
  n7262 (net)                                   4                   0.00       5.51 f
  U11257/S (FADDX1_RVT)                                   0.03      2.35       7.86 f
  intadd_7_B_1_ (net)                           2                   0.00       7.86 f
  U12573/Y (INVX1_RVT)                                    0.01      0.89       8.75 r
  n4883 (net)                                   2                   0.00       8.75 r
  U13989/Y (AND2X1_RVT)                                   0.01      0.16       8.91 r
  n5179 (net)                                   1                   0.00       8.91 r
  U7581/Y (OAI22X1_RVT)                                   0.02      0.17       9.08 f
  intadd_7_n12 (net)                            2                   0.00       9.08 f
  U8058/Y (AO21X1_RVT)                                    0.03      0.58       9.66 f
  intadd_7_n11 (net)                            3                   0.00       9.66 f
  U12036/Y (AO21X1_RVT)                                   0.01      0.61      10.27 f
  intadd_7_n10 (net)                            1                   0.00      10.27 f
  U8246/Y (AO21X1_RVT)                                    0.03      0.50      10.77 f
  intadd_7_n9 (net)                             2                   0.00      10.77 f
  U13163/Y (AO22X1_RVT)                                   0.03      0.61      11.38 f
  n3894 (net)                                   2                   0.00      11.38 f
  U7857/Y (AO22X1_RVT)                                    0.02      0.64      12.01 f
  intadd_7_n7 (net)                             2                   0.00      12.01 f
  U13121/Y (AO22X1_RVT)                                   0.01      0.58      12.60 f
  n2224 (net)                                   1                   0.00      12.60 f
  U8545/Y (AO21X1_RVT)                                    0.01      0.48      13.08 f
  intadd_7_n5 (net)                             1                   0.00      13.08 f
  U13084/Y (AO22X1_RVT)                                   0.02      0.52      13.59 f
  intadd_7_n4 (net)                             2                   0.00      13.59 f
  U13075/Y (AO22X1_RVT)                                   0.03      0.60      14.19 f
  intadd_7_n3 (net)                             1                   0.00      14.19 f
  U7485/CO (FADDX1_RVT)                                   0.03      1.27      15.47 f    mo 
  intadd_7_n2 (net)                             1                   0.00      15.47 f
  intadd_7_U2/CO (FADDX2_RVT)                             0.02      1.26      16.73 f    mo 
  intadd_7_n1 (net)                             3                   0.00      16.73 f
  U8249/Y (IBUFFX4_RVT)                                   0.01      0.17      16.90 r
  n1409 (net)                                   1                   0.00      16.90 r
  U13016/Y (AO21X1_RVT)                                   0.01      0.14      17.04 r
  n9729 (net)                                   2                   0.00      17.04 r
  U7821/Y (AND3X1_RVT)                                    0.01      0.15      17.19 r
  n3874 (net)                                   2                   0.00      17.19 r
  U8056/Y (OR2X1_RVT)                                     0.01      0.17      17.36 r
  n1551 (net)                                   2                   0.00      17.36 r
  U12949/Y (AND4X1_RVT)                                   0.01      0.16      17.51 r
  n4872 (net)                                   2                   0.00      17.51 r
  U7903/Y (AO21X1_RVT)                                    0.01      0.16      17.67 r
  n10127 (net)                                  2                   0.00      17.67 r
  U8057/Y (NBUFFX4_RVT)                                   0.01      0.19      17.86 r
  n2226 (net)                                   2                   0.00      17.86 r
  U13893/Y (NOR3X0_RVT)                                   0.01      0.18      18.05 f
  n3960 (net)                                   1                   0.00      18.05 f
  U12814/Y (NOR3X0_RVT)                                   0.01      0.58      18.63 r
  engine_1__butterfly_inst_N295 (net)           1                   0.00      18.63 r
  engine_1__butterfly_inst_Y_Wout_ii_ff_reg_31_/D (DFFX1_RVT)     0.01     0.11    18.73 r
  data arrival time                                                           18.73

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  engine_1__butterfly_inst_Y_Wout_ii_ff_reg_31_/CLK (DFFX1_RVT)     0.00      17.65 r
  library setup time                                               -0.02      17.63
  data required time                                                          17.63
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.63
  data arrival time                                                          -18.73
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -1.11


  Startpoint: engine_2__dc_2_delay_x1_switch_counter_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: butterfly_final_X_ff_1_reg_r__28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_2__dc_2_delay_x1_switch_counter_reg_0_/CLK (DFFX2_RVT)     0.08     0.00 #     0.10 r
  engine_2__dc_2_delay_x1_switch_counter_reg_0_/QN (DFFX2_RVT)     0.06     0.16     0.26 f
  n11294 (net)                                 13                   0.00       0.26 f
  U8717/Y (INVX1_RVT)                                     0.02      2.26       2.52 r
  n6344 (net)                                   6                   0.00       2.52 r
  U8622/Y (IBUFFX8_RVT)                                   0.03      0.25       2.77 f
  n3926 (net)                                  17                   0.00       2.77 f
  U8599/Y (AO22X1_RVT)                                    0.06      2.07       4.84 f
  intadd_15_B_4_ (net)                          2                   0.00       4.84 f
  U9544/Y (INVX1_RVT)                                     0.02      0.91       5.75 r
  n4678 (net)                                   3                   0.00       5.75 r
  U13141/Y (NOR2X0_RVT)                                   0.01      0.22       5.97 f
  n2971 (net)                                   1                   0.00       5.97 f
  U7751/Y (AO21X2_RVT)                                    0.02      0.49       6.46 f
  n4677 (net)                                   2                   0.00       6.46 f
  U13444/Y (AO22X1_RVT)                                   0.03      0.60       7.06 f
  intadd_15_n6 (net)                            1                   0.00       7.06 f
  intadd_15_U6/CO (FADDX1_RVT)                            0.03      1.27       8.33 f    mo 
  intadd_15_n5 (net)                            1                   0.00       8.33 f
  intadd_15_U5/CO (FADDX1_RVT)                            0.03      1.27       9.61 f    mo 
  intadd_15_n4 (net)                            1                   0.00       9.61 f
  intadd_15_U4/CO (FADDX1_RVT)                            0.03      1.27      10.88 f    mo 
  intadd_15_n3 (net)                            1                   0.00      10.88 f
  intadd_15_U3/CO (FADDX1_RVT)                            0.03      1.27      12.15 f    mo 
  intadd_15_n2 (net)                            1                   0.00      12.15 f
  intadd_15_U2/CO (FADDX1_RVT)                            0.04      1.29      13.44 f    mo 
  intadd_15_n1 (net)                            3                   0.00      13.44 f
  U14448/Y (AO222X1_RVT)                                  0.01      0.74      14.18 f
  n9311 (net)                                   2                   0.00      14.18 f
  U8193/Y (IBUFFX4_RVT)                                   0.01      0.16      14.33 r
  n1388 (net)                                   1                   0.00      14.33 r
  U8194/Y (OR2X2_RVT)                                     0.01      0.15      14.48 r
  n3911 (net)                                   1                   0.00      14.48 r
  U13850/Y (AND4X1_RVT)                                   0.01      0.14      14.62 r
  n5052 (net)                                   1                   0.00      14.62 r
  U8414/Y (OR2X2_RVT)                                     0.01      0.15      14.77 r
  n4716 (net)                                   3                   0.00      14.77 r
  U13853/Y (AND4X1_RVT)                                   0.01      0.16      14.93 r
  n3917 (net)                                   1                   0.00      14.93 r
  U7887/Y (AO21X1_RVT)                                    0.01      0.13      15.06 r
  n4534 (net)                                   1                   0.00      15.06 r
  U14297/Y (AO21X2_RVT)                                   0.02      0.14      15.19 r
  n9677 (net)                                   6                   0.00      15.19 r
  U14369/Y (AND2X1_RVT)                                   0.01      0.21      15.41 r
  n4835 (net)                                   2                   0.00      15.41 r
  U12154/Y (OR2X1_RVT)                                    0.01      0.17      15.57 r
  n4781 (net)                                   1                   0.00      15.57 r
  U8750/Y (AO21X1_RVT)                                    0.01      0.13      15.71 r
  n5058 (net)                                   4                   0.00      15.71 r
  U8396/Y (AND3X1_RVT)                                    0.01      0.17      15.87 r
  n3923 (net)                                   1                   0.00      15.87 r
  U11729/Y (OR2X1_RVT)                                    0.01      0.15      16.02 r
  n9796 (net)                                   2                   0.00      16.02 r
  U7886/Y (AND3X1_RVT)                                    0.01      0.14      16.16 r
  n4918 (net)                                   1                   0.00      16.16 r
  U11742/Y (AO21X1_RVT)                                   0.01      0.13      16.29 r
  n4921 (net)                                   2                   0.00      16.29 r
  U13030/Y (OA21X1_RVT)                                   0.01      0.17      16.46 r
  n1908 (net)                                   2                   0.00      16.46 r
  U8409/Y (AO22X1_RVT)                                    0.01      0.16      16.62 r
  n9882 (net)                                   3                   0.00      16.62 r
  U14403/Y (AO21X1_RVT)                                   0.01      0.17      16.79 r
  n9956 (net)                                   2                   0.00      16.79 r
  U19326/Y (NAND2X0_RVT)                                  0.05      0.17      16.96 f
  n9957 (net)                                   1                   0.00      16.96 f
  U8408/SO (HADDX2_RVT)                                   0.01      0.93      17.89 r
  n9958 (net)                                   1                   0.00      17.89 r
  U8196/Y (IBUFFX4_RVT)                                   0.00      0.14      18.03 f
  n2263 (net)                                   1                   0.00      18.03 f
  U11853/Y (NOR2X0_RVT)                                   0.01      0.59      18.62 r
  butterfly_final_N65 (net)                     1                   0.00      18.62 r
  butterfly_final_X_ff_1_reg_r__28_/D (DFFX1_RVT)         0.01      0.11      18.73 r
  data arrival time                                                           18.73

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  butterfly_final_X_ff_1_reg_r__28_/CLK (DFFX1_RVT)                 0.00      17.65 r
  library setup time                                               -0.02      17.63
  data required time                                                          17.63
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.63
  data arrival time                                                          -18.73
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -1.10


  Startpoint: engine_0__butterfly_inst_W_I_ff_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_0__butterfly_inst_Y_Wout_ii_ff_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_0__butterfly_inst_W_I_ff_reg_6_/CLK (DFFX2_RVT)     0.08     0.00 #     0.10 r
  engine_0__butterfly_inst_W_I_ff_reg_6_/Q (DFFX2_RVT)     0.03     0.14       0.24 f
  engine_0__butterfly_inst_W_I_ff[6] (net)      6                   0.00       0.24 f
  U8469/Y (NAND2X2_RVT)                                   0.02      1.05       1.29 r
  n7139 (net)                                  14                   0.00       1.29 r
  U14936/Y (IBUFFX8_RVT)                                  0.03      0.44       1.72 f
  n10507 (net)                                 20                   0.00       1.72 f
  U16973/Y (AO22X1_RVT)                                   0.02      2.27       4.00 f
  n7159 (net)                                   1                   0.00       4.00 f
  U11360/Y (AO21X1_RVT)                                   0.02      0.53       4.53 f
  n8467 (net)                                   2                   0.00       4.53 f
  U17459/Y (OA21X2_RVT)                                   0.03      0.63       5.16 f
  intadd_43_B_0_ (net)                          2                   0.00       5.16 f
  U14233/CO (FADDX1_RVT)                                  0.03      1.47       6.63 f
  intadd_43_n4 (net)                            1                   0.00       6.63 f
  intadd_43_U4/S (FADDX1_RVT)                             0.01      1.28       7.92 r    mo 
  intadd_43_SUM_1_ (net)                        1                   0.00       7.92 r
  U10342/Y (INVX0_RVT)                                    0.05      0.17       8.08 f
  intadd_153_A_2_ (net)                         1                   0.00       8.08 f
  intadd_153_U2/S (FADDX1_RVT)                            0.01      1.68       9.76 r    mo 
  intadd_153_SUM_2_ (net)                       1                   0.00       9.76 r
  intadd_13_U2/CO (FADDX2_RVT)                            0.02      0.43      10.19 r    mo 
  intadd_13_n1 (net)                            3                   0.00      10.19 r
  U7948/Y (OAI222X2_RVT)                                  0.02      0.22      10.41 f
  intadd_43_B_3_ (net)                          1                   0.00      10.41 f
  intadd_43_U2/CO (FADDX1_RVT)                            0.04      1.73      12.13 f    mo 
  intadd_43_n1 (net)                            3                   0.00      12.13 f
  U9305/Y (AO222X1_RVT)                                   0.04      0.73      12.86 f
  n10694 (net)                                  3                   0.00      12.86 f
  U17440/Y (AO222X2_RVT)                                  0.02      0.79      13.65 f
  n10696 (net)                                  3                   0.00      13.65 f
  U12991/Y (AO21X1_RVT)                                   0.03      0.64      14.29 f
  n10698 (net)                                  3                   0.00      14.29 f
  U8256/Y (AO21X2_RVT)                                    0.02      0.68      14.96 f
  intadd_42_B_3_ (net)                          3                   0.00      14.96 f
  U14430/Y (AND2X1_RVT)                                   0.02      0.67      15.63 f
  n4629 (net)                                   2                   0.00      15.63 f
  U9707/Y (AO21X1_RVT)                                    0.01      0.56      16.19 f
  n4135 (net)                                   1                   0.00      16.19 f
  U9289/Y (AO21X1_RVT)                                    0.04      0.56      16.74 f
  n2720 (net)                                   3                   0.00      16.74 f
  U9649/Y (OR2X1_RVT)                                     0.01      0.89      17.63 f
  n2719 (net)                                   1                   0.00      17.63 f
  U7348/Y (NAND3X1_RVT)                                   0.01      0.43      18.06 r
  n4195 (net)                                   1                   0.00      18.06 r
  U9614/Y (AOI21X1_RVT)                                   0.01      0.15      18.21 f
  engine_0__butterfly_inst_N294 (net)           1                   0.00      18.21 f
  engine_0__butterfly_inst_Y_Wout_ii_ff_reg_30_/D (DFFX1_RVT)     0.01     0.52    18.74 f
  data arrival time                                                           18.74

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  engine_0__butterfly_inst_Y_Wout_ii_ff_reg_30_/CLK (DFFX1_RVT)     0.00      17.65 r
  library setup time                                               -0.01      17.64
  data required time                                                          17.64
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.64
  data arrival time                                                          -18.74
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -1.10


  Startpoint: engine_2__dc_2_delay_x1_switch_counter_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: butterfly_final_X_ff_1_reg_r__31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_2__dc_2_delay_x1_switch_counter_reg_0_/CLK (DFFX2_RVT)     0.08     0.00 #     0.10 r
  engine_2__dc_2_delay_x1_switch_counter_reg_0_/QN (DFFX2_RVT)     0.06     0.16     0.26 f
  n11294 (net)                                 13                   0.00       0.26 f
  U8717/Y (INVX1_RVT)                                     0.02      2.26       2.52 r
  n6344 (net)                                   6                   0.00       2.52 r
  U8622/Y (IBUFFX8_RVT)                                   0.03      0.25       2.77 f
  n3926 (net)                                  17                   0.00       2.77 f
  U8599/Y (AO22X1_RVT)                                    0.06      2.07       4.84 f
  intadd_15_B_4_ (net)                          2                   0.00       4.84 f
  U9544/Y (INVX1_RVT)                                     0.02      0.91       5.75 r
  n4678 (net)                                   3                   0.00       5.75 r
  U13141/Y (NOR2X0_RVT)                                   0.01      0.22       5.97 f
  n2971 (net)                                   1                   0.00       5.97 f
  U7751/Y (AO21X2_RVT)                                    0.02      0.49       6.46 f
  n4677 (net)                                   2                   0.00       6.46 f
  U13444/Y (AO22X1_RVT)                                   0.03      0.60       7.06 f
  intadd_15_n6 (net)                            1                   0.00       7.06 f
  intadd_15_U6/CO (FADDX1_RVT)                            0.03      1.27       8.33 f    mo 
  intadd_15_n5 (net)                            1                   0.00       8.33 f
  intadd_15_U5/CO (FADDX1_RVT)                            0.03      1.27       9.61 f    mo 
  intadd_15_n4 (net)                            1                   0.00       9.61 f
  intadd_15_U4/CO (FADDX1_RVT)                            0.03      1.27      10.88 f    mo 
  intadd_15_n3 (net)                            1                   0.00      10.88 f
  intadd_15_U3/CO (FADDX1_RVT)                            0.03      1.27      12.15 f    mo 
  intadd_15_n2 (net)                            1                   0.00      12.15 f
  intadd_15_U2/CO (FADDX1_RVT)                            0.04      1.29      13.44 f    mo 
  intadd_15_n1 (net)                            3                   0.00      13.44 f
  U14448/Y (AO222X1_RVT)                                  0.01      0.74      14.18 f
  n9311 (net)                                   2                   0.00      14.18 f
  U8193/Y (IBUFFX4_RVT)                                   0.01      0.16      14.33 r
  n1388 (net)                                   1                   0.00      14.33 r
  U8194/Y (OR2X2_RVT)                                     0.01      0.15      14.48 r
  n3911 (net)                                   1                   0.00      14.48 r
  U13850/Y (AND4X1_RVT)                                   0.01      0.14      14.62 r
  n5052 (net)                                   1                   0.00      14.62 r
  U8414/Y (OR2X2_RVT)                                     0.01      0.15      14.77 r
  n4716 (net)                                   3                   0.00      14.77 r
  U13853/Y (AND4X1_RVT)                                   0.01      0.16      14.93 r
  n3917 (net)                                   1                   0.00      14.93 r
  U7887/Y (AO21X1_RVT)                                    0.01      0.13      15.06 r
  n4534 (net)                                   1                   0.00      15.06 r
  U14297/Y (AO21X2_RVT)                                   0.02      0.14      15.19 r
  n9677 (net)                                   6                   0.00      15.19 r
  U14369/Y (AND2X1_RVT)                                   0.01      0.21      15.41 r
  n4835 (net)                                   2                   0.00      15.41 r
  U12154/Y (OR2X1_RVT)                                    0.01      0.17      15.57 r
  n4781 (net)                                   1                   0.00      15.57 r
  U8750/Y (AO21X1_RVT)                                    0.01      0.13      15.71 r
  n5058 (net)                                   4                   0.00      15.71 r
  U8396/Y (AND3X1_RVT)                                    0.01      0.17      15.87 r
  n3923 (net)                                   1                   0.00      15.87 r
  U11729/Y (OR2X1_RVT)                                    0.01      0.15      16.02 r
  n9796 (net)                                   2                   0.00      16.02 r
  U7886/Y (AND3X1_RVT)                                    0.01      0.14      16.16 r
  n4918 (net)                                   1                   0.00      16.16 r
  U11742/Y (AO21X1_RVT)                                   0.01      0.13      16.29 r
  n4921 (net)                                   2                   0.00      16.29 r
  U13030/Y (OA21X1_RVT)                                   0.01      0.17      16.46 r
  n1908 (net)                                   2                   0.00      16.46 r
  U8409/Y (AO22X1_RVT)                                    0.01      0.16      16.62 r
  n9882 (net)                                   3                   0.00      16.62 r
  U8448/Y (AND3X2_RVT)                                    0.01      0.16      16.79 r
  n4926 (net)                                   2                   0.00      16.79 r
  U7885/Y (OA21X1_RVT)                                    0.01      0.17      16.95 r
  n4720 (net)                                   3                   0.00      16.95 r
  U12932/Y (AO22X1_RVT)                                   0.01      0.18      17.13 r
  n9970 (net)                                   3                   0.00      17.13 r
  U13135/Y (NOR2X0_RVT)                                   0.01      0.20      17.33 f
  n2959 (net)                                   1                   0.00      17.33 f
  U11743/Y (AO21X1_RVT)                                   0.01      0.53      17.86 f
  n9980 (net)                                   2                   0.00      17.86 f
  U8457/Y (IBUFFX4_RVT)                                   0.01      0.16      18.01 r
  n2202 (net)                                   1                   0.00      18.01 r
  U11762/Y (AOI221X1_RVT)                                 0.01      0.18      18.19 f
  butterfly_final_N68 (net)                     1                   0.00      18.19 f
  butterfly_final_X_ff_1_reg_r__31_/D (DFFX1_RVT)         0.01      0.52      18.72 f
  data arrival time                                                           18.72

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  butterfly_final_X_ff_1_reg_r__31_/CLK (DFFX1_RVT)                 0.00      17.65 r
  library setup time                                               -0.01      17.64
  data required time                                                          17.64
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.64
  data arrival time                                                          -18.72
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -1.08


  Startpoint: engine_1__butterfly_inst_W_I_ff_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_1__butterfly_inst_Y_Wout_ii_ff_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_1__butterfly_inst_W_I_ff_reg_1_/CLK (DFFX1_RVT)     0.08     0.00 #     0.10 r
  engine_1__butterfly_inst_W_I_ff_reg_1_/Q (DFFX1_RVT)     0.01     0.09       0.19 r
  engine_1__butterfly_inst_W_I_ff[1] (net)      1                   0.00       0.19 r
  U8734/Y (IBUFFX4_RVT)                                   0.00      0.14       0.33 f
  n1729 (net)                                   2                   0.00       0.33 f
  U8735/Y (NBUFFX4_RVT)                                   0.55      0.35       0.68 f
  n1731 (net)                                  52                   0.00       0.68 f
  U8088/Y (OR2X4_RVT)                                     0.04      4.83       5.51 f
  n7262 (net)                                   4                   0.00       5.51 f
  U11257/S (FADDX1_RVT)                                   0.03      2.35       7.86 f
  intadd_7_B_1_ (net)                           2                   0.00       7.86 f
  U12573/Y (INVX1_RVT)                                    0.01      0.89       8.75 r
  n4883 (net)                                   2                   0.00       8.75 r
  U13989/Y (AND2X1_RVT)                                   0.01      0.16       8.91 r
  n5179 (net)                                   1                   0.00       8.91 r
  U7581/Y (OAI22X1_RVT)                                   0.02      0.17       9.08 f
  intadd_7_n12 (net)                            2                   0.00       9.08 f
  U8058/Y (AO21X1_RVT)                                    0.03      0.58       9.66 f
  intadd_7_n11 (net)                            3                   0.00       9.66 f
  U12036/Y (AO21X1_RVT)                                   0.01      0.61      10.27 f
  intadd_7_n10 (net)                            1                   0.00      10.27 f
  U8246/Y (AO21X1_RVT)                                    0.03      0.50      10.77 f
  intadd_7_n9 (net)                             2                   0.00      10.77 f
  U13163/Y (AO22X1_RVT)                                   0.03      0.61      11.38 f
  n3894 (net)                                   2                   0.00      11.38 f
  U7857/Y (AO22X1_RVT)                                    0.02      0.64      12.01 f
  intadd_7_n7 (net)                             2                   0.00      12.01 f
  U13121/Y (AO22X1_RVT)                                   0.01      0.58      12.60 f
  n2224 (net)                                   1                   0.00      12.60 f
  U8545/Y (AO21X1_RVT)                                    0.01      0.48      13.08 f
  intadd_7_n5 (net)                             1                   0.00      13.08 f
  U13084/Y (AO22X1_RVT)                                   0.02      0.52      13.59 f
  intadd_7_n4 (net)                             2                   0.00      13.59 f
  U13075/Y (AO22X1_RVT)                                   0.03      0.60      14.19 f
  intadd_7_n3 (net)                             1                   0.00      14.19 f
  U7485/CO (FADDX1_RVT)                                   0.03      1.27      15.47 f    mo 
  intadd_7_n2 (net)                             1                   0.00      15.47 f
  intadd_7_U2/CO (FADDX2_RVT)                             0.02      1.26      16.73 f    mo 
  intadd_7_n1 (net)                             3                   0.00      16.73 f
  U8249/Y (IBUFFX4_RVT)                                   0.01      0.17      16.90 r
  n1409 (net)                                   1                   0.00      16.90 r
  U13016/Y (AO21X1_RVT)                                   0.01      0.14      17.04 r
  n9729 (net)                                   2                   0.00      17.04 r
  U7821/Y (AND3X1_RVT)                                    0.01      0.15      17.19 r
  n3874 (net)                                   2                   0.00      17.19 r
  U8473/Y (OR2X1_RVT)                                     0.01      0.17      17.36 r
  n9832 (net)                                   1                   0.00      17.36 r
  U9793/Y (XOR3X1_RVT)                                    0.02      0.31      17.67 f
  n9833 (net)                                   1                   0.00      17.67 f
  U19263/Y (AND2X1_RVT)                                   0.02      0.52      18.19 f
  engine_1__butterfly_inst_N287 (net)           1                   0.00      18.19 f
  engine_1__butterfly_inst_Y_Wout_ii_ff_reg_23_/D (DFFX1_RVT)     0.02     0.52    18.71 f
  data arrival time                                                           18.71

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  engine_1__butterfly_inst_Y_Wout_ii_ff_reg_23_/CLK (DFFX1_RVT)     0.00      17.65 r
  library setup time                                               -0.01      17.64
  data required time                                                          17.64
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.64
  data arrival time                                                          -18.71
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -1.08


  Startpoint: interleaver_inst_switch_line_reg
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_0__butterfly_inst_X_ff_1_reg_i__30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         140000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  interleaver_inst_switch_line_reg/CLK (DFFX1_RVT)        0.08      0.00 #     0.10 r
  interleaver_inst_switch_line_reg/QN (DFFX1_RVT)         0.01      0.08       0.18 f
  n11286 (net)                                  2                   0.00       0.18 f
  U8725/Y (NBUFFX4_RVT)                                   0.16      0.33       0.51 f
  n1714 (net)                                  63                   0.00       0.51 f
  U8355/Y (AO22X2_RVT)                                    0.03      4.40       4.91 f
  n8645 (net)                                   3                   0.00       4.91 f
  U8392/SO (HADDX2_RVT)                                   0.01      1.17       6.08 r
  n8647 (net)                                   2                   0.00       6.08 r
  U8251/Y (OA22X2_RVT)                                    0.01      0.17       6.25 r
  n8607 (net)                                   2                   0.00       6.25 r
  U7936/Y (OR2X4_RVT)                                     0.01      0.18       6.43 r
  n2653 (net)                                   2                   0.00       6.43 r
  U12266/Y (NAND2X0_RVT)                                  0.06      0.17       6.60 f
  n8653 (net)                                   2                   0.00       6.60 f
  U7883/Y (AND2X1_RVT)                                    0.02      0.71       7.31 f
  n8655 (net)                                   2                   0.00       7.31 f
  U8433/Y (IBUFFX4_RVT)                                   0.01      0.16       7.47 r
  n1900 (net)                                   1                   0.00       7.47 r
  U11717/Y (AO22X1_RVT)                                   0.01      0.14       7.61 r
  n6168 (net)                                   2                   0.00       7.61 r
  U7935/Y (OR2X4_RVT)                                     0.01      0.18       7.79 r
  n2651 (net)                                   2                   0.00       7.79 r
  U9368/Y (AND2X1_RVT)                                    0.01      0.16       7.94 r
  n8793 (net)                                   2                   0.00       7.94 r
  U8354/Y (NOR2X4_RVT)                                    0.01      0.19       8.13 f
  n8795 (net)                                   2                   0.00       8.13 f
  U11861/Y (AO22X1_RVT)                                   0.02      0.59       8.73 f
  n8879 (net)                                   2                   0.00       8.73 f
  U8033/Y (AO21X1_RVT)                                    0.03      0.63       9.35 f
  n8918 (net)                                   2                   0.00       9.35 f
  U15638/Y (AND2X1_RVT)                                   0.02      0.61       9.97 f
  n8921 (net)                                   2                   0.00       9.97 f
  U7934/Y (OR2X1_RVT)                                     0.02      0.72      10.69 f
  n2491 (net)                                   2                   0.00      10.69 f
  U7881/Y (AND2X1_RVT)                                    0.02      0.71      11.40 f
  n5487 (net)                                   2                   0.00      11.40 f
  U8165/Y (AOI21X2_RVT)                                   0.01      0.63      12.02 r
  n9472 (net)                                   2                   0.00      12.02 r
  U7932/Y (NOR2X4_RVT)                                    0.01      0.21      12.24 f
  n9474 (net)                                   2                   0.00      12.24 f
  U7554/Y (OR2X1_RVT)                                     0.02      0.72      12.95 f
  n2496 (net)                                   2                   0.00      12.95 f
  U7882/Y (AND2X1_RVT)                                    0.02      0.70      13.66 f
  n2495 (net)                                   2                   0.00      13.66 f
  U8060/Y (IBUFFX4_RVT)                                   0.01      0.16      13.81 r
  n1321 (net)                                   1                   0.00      13.81 r
  U7933/Y (AO21X2_RVT)                                    0.01      0.15      13.96 r
  n2230 (net)                                   2                   0.00      13.96 r
  U7879/Y (AND3X4_RVT)                                    0.02      0.17      14.13 r
  n2631 (net)                                   2                   0.00      14.13 r
  U8031/Y (OR2X4_RVT)                                     0.01      0.18      14.31 r
  n2636 (net)                                   2                   0.00      14.31 r
  U12119/Y (AND2X1_RVT)                                   0.01      0.16      14.46 r
  n6203 (net)                                   2                   0.00      14.46 r
  U7937/Y (OR2X4_RVT)                                     0.01      0.18      14.64 r
  n10249 (net)                                  2                   0.00      14.64 r
  U8356/Y (IBUFFX4_RVT)                                   0.00      0.16      14.80 f
  n1489 (net)                                   1                   0.00      14.80 f
  U7863/Y (OR2X1_RVT)                                     0.02      0.62      15.42 f
  n2487 (net)                                   2                   0.00      15.42 f
  U7945/Y (OR2X1_RVT)                                     0.02      0.72      16.13 f
  n2486 (net)                                   2                   0.00      16.13 f
  U7880/Y (AND3X1_RVT)                                    0.02      0.55      16.68 f
  n2484 (net)                                   2                   0.00      16.68 f
  U7852/Y (OR2X1_RVT)                                     0.01      0.71      17.39 f
  n10338 (net)                                  2                   0.00      17.39 f
  U7862/Y (NBUFFX4_RVT)                                   0.00      0.19      17.59 f
  n1253 (net)                                   2                   0.00      17.59 f
  U8434/Y (IBUFFX16_RVT)                                  0.00      0.16      17.75 r
  n2656 (net)                                   1                   0.00      17.75 r
  U9597/Y (NOR2X0_RVT)                                    0.01      0.18      17.93 f
  n2655 (net)                                   1                   0.00      17.93 f
  U9593/Y (NOR3X0_RVT)                                    0.01      0.66      18.59 r
  engine_0__butterfly_inst_N35 (net)            1                   0.00      18.59 r
  engine_0__butterfly_inst_X_ff_1_reg_i__30_/D (DFFX1_RVT)     0.01     0.11    18.69 r
  data arrival time                                                           18.69

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  engine_0__butterfly_inst_X_ff_1_reg_i__30_/CLK (DFFX1_RVT)        0.00      17.65 r
  library setup time                                               -0.02      17.63
  data required time                                                          17.63
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.63
  data arrival time                                                          -18.69
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -1.07


1
