/**************************************************************************************************\
 *** 
 ***                            P. C. A.
 *** 
 ***                     Peugeot Citroen Automobile
 *** 
 ***         This file is the property of PCA. All rights are reserved
 ***         by PCA and this file must not be copied or disclosed
 ***        (in whole or in part) without prior written consent of PCA.
 *** 
 *** *******************************************************************************
 *** 
 ***  %name: TraBVx_016_DRE_fct.c %
 *** 
 ***  %version: 14.0.build1 %
 *** 
 ***  %date_modified: Tue Jun 19 10:10:42 2012 %
 *** 
 *** 
 ***  %derived_by: u391752 %
 ***  %release: TqStruct/14.0 %
 ***  %full_filespec: TraBVx_016_DRE_fct.c-14.0.build1:csrc:1 %
 *** 
 *** *******************************************************************************
 *** 
 *** Simulink model       : RE_016
 *** TargetLink subsystem : RE_016/F00_Regulation_Regime_BV
 *** Codefile             : trabvx_016_dre_fct.c
 ***
 *** Generated by TargetLink, the dSPACE production quality code generator
 *** Generation date: 2012-01-04 15:27:20
 ***
 *** CODE GENERATOR OPTIONS:
 *** Compiler                            : <unknown>
 *** Target                              : Generic
 *** ANSI-C compatible code              : yes
 *** Optimization level                  : 2
 *** Constant style                      : decimal
 *** Clean code option                   : enabled
 *** Logging mode                        : Do not log anything
 *** Linker sections                     : enabled
 *** Assembler statements                : disabled
 *** Variable name length                : 31 chars
 *** Use global bitfields                : disabled
 *** Stateflow: use of bitfields         : enabled
 *** State activity encoding limit       : 5
 *** Omit zero inits in restart function : disabled
 *** Share fcns between TL subsystems    : enabled
 *** Generate 64bit functions            : enabled
 *** Inlining Threshold                  : 6
 *** Line break limit                    : 100
 *** Target optimized boolean data type  : enabled
 *** Keep saturation elements            : disabled
 *** Extended variable sharing           : enabled
 *** Style definition file               : C:\dSPACE\Matlab\Tl\config\codegen\cconfig.xml
 *** Root style sheet                    : C:\dSPACE\Matlab\Tl\XML\CodeGen\Stylesheets\TL_CSourceCod
 ***                                       eSS.xsl
 *** Enable Multirate codegeneration     : disabled
 *** Add model checksum                  : disabled
 ***
 *** SUBSYS                   CORRESPONDING SIMULINK SUBSYSTEM
 *** S0161                    RE_016/F00_Regulation_Regime_BV
 *** S0162                    F00_Regulation_Regime_BV/F01_01460_10_01243
 *** S0163                    F00_Regulation_Regime_BV/F01_01460_10_01243/F02_Adapatation_Trigger
 *** S0164                    F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime
 *** S0165                    F00_Regulation_Regime_BV/F01_01460_10_01243/F02_Adapatation_Trigger/Hy
 ***                          sPos
 *** S0166                    F00_Regulation_Regime_BV/F01_01460_10_01243/F02_Adapatation_Trigger/Mo
 ***                          dulo
 *** S0167                    F00_Regulation_Regime_BV/F01_01460_10_01243/F02_Adapatation_Trigger/Hy
 ***                          sPos/BasculeRS
 *** S0168                    F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_
 ***                          01_Calcul_Gain_PID
 *** S0169                    F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_
 ***                          02_Calcul_PID
 *** S01610                   F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_
 ***                          01_Calcul_Gain_PID/F04_01_01_Calcul_Gain_P
 *** S01611                   F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_
 ***                          01_Calcul_Gain_PID/F04_01_02_Calcul_Gain_I
 *** S01612                   F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_
 ***                          01_Calcul_Gain_PID/F04_01_03_Calcul_Gain_D
 *** S01613                   F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_
 ***                          02_Calcul_PID/DetectSat
 *** S01614                   F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_
 ***                          02_Calcul_PID/rising_edge
 *** S01615                   F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_
 ***                          02_Calcul_PID/rising_edge1
 *** 
 *** SF-NODE   CORRESPONDING STATEFLOW NODE                           DESCRIPTION
 *** C0160     RE_016                                                 
 *** C0161     F00_Regulation_Regime_BV/F01_01460_10_01243/F02_Adapat
 ***           ation_Trigger/Chart                                    
 *** 
 *** TargetLink version      : 3.0.1 from 26-May-2009
 *** Code generator version  : Build Id 3.0.1.7 from 2009-May-06 15:28:18
 *** Copyright (c) 2006 dSPACE GmbH
\**************************************************************************************************/

#ifndef _TRABVX_016_DRE_FCT_C_
#define _TRABVX_016_DRE_FCT_C_

/*----------------------------------------------------------------------------*\
  DEFINES (OPT)
\*----------------------------------------------------------------------------*/
/*----------------------------------------------------------------------------*\
  INCLUDES
\*----------------------------------------------------------------------------*/
#include "TraBVx_016_lut.h"
#include "TraBVx_016_DRE_fct.h"
#include "TraBVx_016_calibrations.h"
#include "dsfxp.h"
/*----------------------------------------------------------------------------*\
  DEFINES
\*----------------------------------------------------------------------------*/
/*----------------------------------------------------------------------------*\
  TYPEDEFS
\*----------------------------------------------------------------------------*/
/*----------------------------------------------------------------------------*\
  ENUMS
\*----------------------------------------------------------------------------*/
/*----------------------------------------------------------------------------*\
  VARIABLES
\*----------------------------------------------------------------------------*/

#define TRABVX_START_SEC_GLOBAL_16BIT
#include "TraBVx_MemMap.h"
/******************************************************************************\
   AR_IF_GLOBAL_16BIT: Global 16 bits for AUTOSAR modules | Width: 16
\******************************************************************************/
AR_IF_GLOBAL_16BIT SInt16 Re_TraBVx_016_DRE_CoPt_nErrNReg_irv_in /* 
   Unit       : N.m
   Description: Ecart de régime de régulation
   LSB: 2^0 OFF:  0 MIN/MAX:  -8000 .. 8000 */;
AR_IF_GLOBAL_16BIT SInt16 Re_TraBVx_016_DRE_CoPt_tqGBxLossNReg_irv_in /* 
   Unit       : N.m
   Description: Couple de pertes BV en régulation de régime
   LSB: 2^-4 OFF:  0 MIN/MAX:  -2000 .. 2000 */;
AR_IF_GLOBAL_16BIT SInt16 Re_TraBVx_016_DRE_CoPt_tqIdcNReg_irv_out /* 
   Unit       : N.m
   Description: Couple de régulation de régime boite
   LSB: 2^-4 OFF:  0 MIN/MAX:  -2000 .. 2000 */;
AR_IF_GLOBAL_16BIT SInt16 Re_TraBVx_016_DRE_CoPt_tqIniNReg_irv_in /* 
   Unit       : N.m
   Description: Couple d'initialisation du régulateur de régime
   LSB: 2^-4 OFF:  0 MIN/MAX:  -2000 .. 2000 */;
AR_IF_GLOBAL_16BIT UInt16 TraBVx_016_CoPt_nTarBuf_in /* 
   Unit       : RPM
   Description: Régime cible boite en régulation de régime synchronisé
   LSB: 2^-2 OFF:  0 MIN/MAX:  0 .. 8000 */;
AR_IF_GLOBAL_16BIT SInt16 TraBVx_016_CoPt_tqFfNRegBuf_in /* 
   Unit       : N.m
   Description: Couple de feed-forward pour la régulation de régime bufferisé
   LSB: 2^-4 OFF:  0 MIN/MAX:  -2000 .. 2000 */;
AR_IF_GLOBAL_16BIT SInt16 TraBVx_016_CoPt_tqMaxGBx_nRegBuf_in /* 
   Unit       : N.m
   Description: Couple max transmissible par la boite en relance en régime synchronisé
   LSB: 2^-4 OFF:  0 MIN/MAX:  -2000 .. 2000 */;
AR_IF_GLOBAL_16BIT SInt16 TraBVx_016_EngLim_tqEfcMaxNReg_in /* 
   Unit       : N.m
   Description: Couple de limitation en effectif pour la régulation de régime BV
   LSB: 2^-4 OFF:  0 MIN/MAX:  -2000 .. 2000 */;
AR_IF_GLOBAL_16BIT UInt16 TraBVx_016_Ext_nEng_in /* 
   Unit       : RPM
   Description: Régime moteur au PMH
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 7500 */;
AR_IF_GLOBAL_16BIT SInt16 TraBVx_016_TqCmp_tqSumLossCmp_in /* 
   Unit       : N.m
   Description: Couple de pertes globales à compenser
   LSB: 2^-4 OFF:  0 MIN/MAX:  -2000 .. 2000 */;
AR_IF_GLOBAL_16BIT SInt16 TraBVx_016_TqSys_tqEfcIdl_in /* 
   Unit       : N.m
   Description: Couple effectif du régulateur ralenti avance Essence/Diesel
   LSB: 2^-4 OFF:  0 MIN/MAX:  -2000 .. 2000 */;

#define TRABVX_STOP_SEC_GLOBAL_16BIT
#include "TraBVx_MemMap.h"

#define TRABVX_START_SEC_GLOBAL_8BIT
#include "TraBVx_MemMap.h"

/******************************************************************************\
   AR_IF_GLOBAL_8BIT: Global 8 bits for AUTOSAR modules | Width: 8
\******************************************************************************/
AR_IF_GLOBAL_8BIT UInt8 Re_TraBVx_016_DRE_CoPt_noTypPIDGain_irv_in /* 
   Description: Type de régulation de régime
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 4 */;
AR_IF_GLOBAL_8BIT SInt8 TraBVx_016_CoPt_noTarGearCordBuf_in /* 
   Description: Rapport cible synchronisé
   LSB: 2^0 OFF:  0 MIN/MAX:  -1 .. 8 */;

#define TRABVX_STOP_SEC_GLOBAL_8BIT
#include "TraBVx_MemMap.h"

#define TRABVX_START_SEC_GLOBAL_BOOLEAN
#include "TraBVx_MemMap.h"

/******************************************************************************\
   AR_IF_GLOBAL_BOOLEAN: Global boolean for AUTOSAR modules | Width: 8
\******************************************************************************/
AR_IF_GLOBAL_BOOLEAN Boolean Re_TraBVx_016_DRE_CoPt_bVldAcvNReg_irv_out /* 
   Unit       : N.m
   Description: Activation effective du régulateur de régime
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean TraBVx_016_CoPt_bAcvNRegReqBuf_in /* 
   Description: Demande d'activation de la régulation de régime synchronisée
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean TraBVx_016_TqSys_bTqSysAcv_in /* 
   Description: Structure couple active
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;

#define TRABVX_STOP_SEC_GLOBAL_BOOLEAN
#include "TraBVx_MemMap.h"

#define TRABVX_START_SEC_VAR_16BIT
#include "TraBVx_MemMap.h"

/******************************************************************************\
   UserSLStaticGlobalInit: SLStaticGlobalInit = { AR_SEC_VAR_BOOLEAN AR_SEC_UNSPECIFIED AR_SEC_VAR_8
   BIT AR_SEC_VAR_16BIT AR_SEC_VAR_32BIT AR_SEC_UNSPECIFIED } | Width: 16
\******************************************************************************/
static UInt16 UnitDelay1 /* LSB: 2^-2 OFF:  0 MIN/MAX:  0 .. 16383.75 */;
static UInt16 UnitDelay2;
static UInt16 UnitDelay3;
static SInt16 UnitDelay5 /* LSB: 2^-4 OFF:  0 MIN/MAX:  -2048 .. 2047.9375 */;

#define TRABVX_STOP_SEC_VAR_16BIT
#include "TraBVx_MemMap.h"

#define TRABVX_START_SEC_VAR_16BIT
#include "TraBVx_MemMap.h"

/******************************************************************************\
   UserSLStaticLocalInit: SLStaticLocalInit = { AR_SEC_VAR_BOOLEAN AR_SEC_UNSPECIFIED AR_SEC_VAR_8BI
   T AR_SEC_VAR_16BIT AR_SEC_VAR_32BIT AR_SEC_UNSPECIFIED } | Width: 16
\******************************************************************************/
static UInt16 S0168_Prelookup1_k;
static UInt16 S0168_Prelookup_k;

#define TRABVX_STOP_SEC_VAR_16BIT
#include "TraBVx_MemMap.h"

#define TRABVX_START_SEC_VAR_32BIT
#include "TraBVx_MemMap.h"

/******************************************************************************\
   UserSFStaticGlobalInit: SFStaticGlobalInit = { AR_SEC_VAR_BOOLEAN AR_SEC_UNSPECIFIED AR_SEC_VAR_8
   BIT AR_SEC_VAR_16BIT AR_SEC_VAR_32BIT AR_SEC_UNSPECIFIED } | Width: 32
\******************************************************************************/
static UInt32 C0161_Count;

#define TRABVX_STOP_SEC_VAR_32BIT
#include "TraBVx_MemMap.h"

#define TRABVX_START_SEC_VAR_8BIT
#include "TraBVx_MemMap.h"

/******************************************************************************\
   UserSLStaticGlobalInit: SLStaticGlobalInit = { AR_SEC_VAR_BOOLEAN AR_SEC_UNSPECIFIED AR_SEC_VAR_8
   BIT AR_SEC_VAR_16BIT AR_SEC_VAR_32BIT AR_SEC_UNSPECIFIED } | Width: 8
\******************************************************************************/
static SInt8 UnitDelay4;

#define TRABVX_STOP_SEC_VAR_8BIT
#include "TraBVx_MemMap.h"

#define TRABVX_START_SEC_VAR_BOOLEAN
#include "TraBVx_MemMap.h"

/******************************************************************************\
   UserSLStaticGlobalInit: SLStaticGlobalInit = { AR_SEC_VAR_BOOLEAN AR_SEC_UNSPECIFIED AR_SEC_VAR_8
   BIT AR_SEC_VAR_16BIT AR_SEC_VAR_32BIT AR_SEC_UNSPECIFIED } | Width: 8
\******************************************************************************/
static Boolean X_S01614_UnitDelay;
static Boolean X_S01615_UnitDelay;
static Boolean X_S0167_UnitDelay;
static Boolean X_S0167_UnitDelay1;

#define TRABVX_STOP_SEC_VAR_BOOLEAN
#include "TraBVx_MemMap.h"

#define TRABVX_START_SEC_VAR_8BIT
#include "TraBVx_MemMap.h"

/******************************************************************************\
   UserSLStaticLocalInit: SLStaticLocalInit = { AR_SEC_VAR_BOOLEAN AR_SEC_UNSPECIFIED AR_SEC_VAR_8BI
   T AR_SEC_VAR_16BIT AR_SEC_VAR_32BIT AR_SEC_UNSPECIFIED } | Width: 8
\******************************************************************************/
static UInt8 S0168_Prelookup1_f /* LSB: 2^-8 OFF:  0 MIN/MAX:  0 .. 0.99609375 */;
static UInt8 S0168_Prelookup2_f /* LSB: 2^-8 OFF:  0 MIN/MAX:  0 .. 0.99609375 */;
static UInt8 S0168_Prelookup2_k;
static UInt8 S0168_Prelookup_f /* LSB: 2^-8 OFF:  0 MIN/MAX:  0 .. 0.99609375 */;

#define TRABVX_STOP_SEC_VAR_8BIT
#include "TraBVx_MemMap.h"

/*----------------------------------------------------------------------------*\
  PARAMETERIZED MACROS
\*----------------------------------------------------------------------------*/
/*----------------------------------------------------------------------------*\
  FUNCTION PROTOTYPES
\*----------------------------------------------------------------------------*/
/*----------------------------------------------------------------------------*\
  INLINE FUNCTIONS
\*----------------------------------------------------------------------------*/
/*----------------------------------------------------------------------------*\
  FUNCTION DEFINITIONS
\*----------------------------------------------------------------------------*/

/**************************************************************************************************\
 ***  FUNCTION:
 ***      TraBVx_016_MSE_ini
 *** 
 ***  DESCRIPTION:
 ***      Main restart function
 ***      
 *** 
 ***  PARAMETERS:
 ***      Type               Name                Description
 ***      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
 ***
 ***  RETURNS:
 ***      Void
 ***
 ***  SETTINGS:
 ***
\**************************************************************************************************/

#define TRABVX_START_SEC_CODE
#include "TraBVx_MemMap.h"
Void TraBVx_016_MSE_ini(Void)
{
   TraBVx_016_FctVarInit();
}

#define TRABVX_STOP_SEC_CODE
#include "TraBVx_MemMap.h"

/**************************************************************************************************\
 ***  FUNCTION:
 ***      TraBVx_016_DRE_fct
 *** 
 ***  DESCRIPTION:
 ***      
 *** 
 ***  PARAMETERS:
 ***      Type               Name                Description
 ***      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
 ***
 ***  RETURNS:
 ***      Void
 ***
 ***  SETTINGS:
 ***
\**************************************************************************************************/

#define TRABVX_START_SEC_CODE
#include "TraBVx_MemMap.h"
Void TraBVx_016_DRE_fct(Void)
{
   /* SLLocal: Default storage class for local variables | Width: 16 */
   SInt16 Aux_I16;

   /* Switch: F00_Regulation_Regime_BV/F01_01460_10_01243/F02_Adapatation_Trigger/HysPos/BasculeRS/S
      witch
      
      F00_Regulation_Regime_BV/F01_01460_10_01243/F02_Adapatation_Trigger/HysPos/BasculeRS/Switch: O
      mitted comparison with constant. */
   if (X_S0167_UnitDelay1) {
      /* Switch: F00_Regulation_Regime_BV/F01_01460_10_01243/F02_Adapatation_Trigger/HysPos/Switch
         F00_Regulation_Regime_BV/F01_01460_10_01243/F02_Adapatation_Trigger/HysPos/Switch: Omitted 
         comparison with constant. */
      if (CoPt_nHiThdEveTDC_C != CoPt_nLoThdEveTDC_C) {
         /* Variable 'S0165_Switch' replaced by 'Aux_I16' */
         Aux_I16 = TraBVx_016_Ext_nEng_in <= ((UInt16) CoPt_nLoThdEveTDC_C);
      }
      else {
         /* Variable 'S0165_Switch' replaced by 'Aux_I16' */
         Aux_I16 = TraBVx_016_Ext_nEng_in < ((UInt16) CoPt_nLoThdEveTDC_C);
      }
      CoPt_bAcvSdlAdp = (X_S0167_UnitDelay || (((UInt16) CoPt_nHiThdEveTDC_C) <=
       TraBVx_016_Ext_nEng_in)) && (!(Aux_I16));
   }
   else {
      CoPt_bAcvSdlAdp = 1 /* 1. */;
   }

   /* Begin execution of chart F00_Regulation_Regime_BV/F01_01460_10_01243/F02_Adapatation_Trigger/C
      hart */
   if (CoPt_bAcvSdlAdp) {
      C0161_Count = C0161_Count + 1;
   }
   else {
      C0161_Count = 1 /* 1. */;
   }

   /* End execution of chart F00_Regulation_Regime_BV/F01_01460_10_01243/F02_Adapatation_Trigger/Cha
      rt */

   /* F00_Regulation_Regime_BV/F01_01460_10_01243/F02_Adapatation_Trigger/Rescaler */
   CoPt_EveSyncAdp = ((UInt16) (C0161_Count % 2)) != 0 /* 0. */;

   /* F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/Enable: Enable condition
      F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/Enable: Omitted comparison w
      ith constant. */
   if (CoPt_EveSyncAdp) {
      /* SLLocal: Default storage class for local variables | Width: 32 */
      SInt32 Aux_I32;
      SInt32 Aux_I32_a /* LSB: 2^-4 OFF:  0 MIN/MAX:  -134217728 .. 134217727.9375 */;
      SInt32 Aux_I32_b /* LSB: 2^-4 OFF:  0 MIN/MAX:  -134217728 .. 134217727.9375 */;
      SInt32 Aux_I32_c /* LSB: 2^-4 OFF:  0 MIN/MAX:  -134217728 .. 134217727.9375 */;
      SInt32 Aux_I32_d;
      SInt32 Aux_I32_e /* LSB: 2^-2 OFF:  0 MIN/MAX:  -536870912 .. 536870911.75 */;

      /* SLLocal: Default storage class for local variables | Width: 16 */
      SInt16 Aux_I16_a /* LSB: 2^-10 OFF:  0 MIN/MAX:  -32 .. 31.9990234375 */;
      SInt16 Aux_I16_b /* LSB: 2^-10 OFF:  0 MIN/MAX:  -32 .. 31.9990234375 */;
      UInt16 Aux_U16;
      UInt16 Aux_U16_a /* LSB: 2^-2 OFF:  0 MIN/MAX:  0 .. 16383.75 */;

      /* SLLocal: Default storage class for local variables | Width: 8 */
      Boolean Aux__r;

      /* Sum: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID/Su
         m12 */
      Aux_I32 = (SInt32) CoPt_tqMinNReg_C;
      Aux_I32 -= ((SInt32) Re_TraBVx_016_DRE_CoPt_tqGBxLossNReg_irv_in);

      /* Variable 'S0169_Sum12' replaced by 'Aux_I32_a'
         F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID/Sum12: 
         Omitted upper saturation
         
         F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID/Sum12: 
         Omitted lower saturation */
      Aux_I32_a = (SInt32) (((UInt32) Aux_I32) - ((UInt32) TraBVx_016_TqCmp_tqSumLossCmp_in));

      /* Switch: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID
         /Switch7
         
         F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID/Switch7
         : Omitted comparison with constant. */
      if (CoPt_bTqIdlNReg_C) {
         /* F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID/Swit
            ch7: Omitted upper saturation
            
            F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID/Swit
            ch7: Omitted lower saturation
            
            # combined # Sum: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_
            02_Calcul_PID/Sum14
            
            Variable 'S0169_Switch7' replaced by 'Aux_I32'
            F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID/Sum1
            4: Omitted upper saturation
            
            F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID/Sum1
            4: Omitted lower saturation */
         Aux_I32 = (SInt32) (((UInt32) TraBVx_016_TqSys_tqEfcIdl_in) - ((UInt32)
          Re_TraBVx_016_DRE_CoPt_tqGBxLossNReg_irv_in));
      }
      else {
         /* Variable 'S0169_Switch7' replaced by 'Aux_I32' */
         Aux_I32 = -32000 /* -2000. */;
      }

      /* MinMax: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID
         /MinMax3 */
      if (Aux_I32_a > Aux_I32) {
         /* Variable 'S0169_MinMax3' replaced by 'Aux_I32_b' */
         Aux_I32_b = Aux_I32_a;
      }
      else {
         /* Variable 'S0169_MinMax3' replaced by 'Aux_I32_b' */
         Aux_I32_b = Aux_I32;
      }

      /* MinMax: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID
         /MinMax7 */
      if (TraBVx_016_CoPt_tqMaxGBx_nRegBuf_in < TraBVx_016_EngLim_tqEfcMaxNReg_in) {
         /* Variable 'S0169_MinMax7' replaced by 'Aux_I16' */
         Aux_I16 = TraBVx_016_CoPt_tqMaxGBx_nRegBuf_in;
      }
      else {
         /* Variable 'S0169_MinMax7' replaced by 'Aux_I16' */
         Aux_I16 = TraBVx_016_EngLim_tqEfcMaxNReg_in;
      }

      /* Sum: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID/Su
         m13
         
         Variable 'S0169_Sum13' replaced by 'Aux_I32'
         F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID/Sum13: 
         Omitted upper saturation
         
         F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID/Sum13: 
         Omitted lower saturation */
      Aux_I32 = (SInt32) (((UInt32) Aux_I16) - ((UInt32)
       Re_TraBVx_016_DRE_CoPt_tqGBxLossNReg_irv_in));

      /* Switch: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID
         /Switch8
         
         F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID/Switch8
         : Omitted comparison with constant. */
      if (CoPt_bAcvTqFf_C) {
         Aux_I32_a = (SInt32) TraBVx_016_CoPt_tqFfNRegBuf_in;

         /* MinMax: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_
            PID/MinMax4 */
         if (Aux_I32 < Aux_I32_a) {
            /* Variable 'S0169_MinMax4' replaced by 'Aux_I32_c' */
            Aux_I32_c = Aux_I32;
         }
         else {
            /* Variable 'S0169_MinMax4' replaced by 'Aux_I32_c' */
            Aux_I32_c = Aux_I32_a;
         }

         /* MinMax: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_
            PID/MinMax5 */
         if (Aux_I32_b > Aux_I32_c) {
            /* # combined # F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02
               _Calcul_PID/Switch8: Omitted upper saturation
               
               F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID/S
               witch8: Omitted lower saturation
               
               Variable 'S0169_Switch8' replaced by 'Aux_I32_a' */
            Aux_I32_a = Aux_I32_b;
         }
         else {
            /* # combined # F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02
               _Calcul_PID/Switch8: Omitted upper saturation
               
               F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID/S
               witch8: Omitted lower saturation
               
               Variable 'S0169_Switch8' replaced by 'Aux_I32_a' */
            Aux_I32_a = Aux_I32_c;
         }
      }
      else {
         /* Variable 'S0169_Switch8' replaced by 'Aux_I32_a' */
         Aux_I32_a = 0 /* 0. */;
      }

      /* Switch: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID
         /Switch9
         
         F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID/Switch9
         : Omitted comparison with constant. */
      if (CoPt_bAcvTqFfPID_C) {
         /* F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID/Swit
            ch9: Omitted upper saturation
            
            F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID/Swit
            ch9: Omitted lower saturation
            
            Variable 'S0169_Switch9' replaced by 'Aux_I32_c' */
         Aux_I32_c = Aux_I32_a;
      }
      else {
         /* Variable 'S0169_Switch9' replaced by 'Aux_I32_c' */
         Aux_I32_c = 0 /* 0. */;
      }

      /* Sum: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID/Su
         m9 */
      Aux_I32_d = Aux_I32;
      Aux_I32_d -= Aux_I32_c;

      /* Variable 'S0169_Sum9' replaced by 'Aux_I32'
         F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID/Sum9: O
         mitted upper saturation
         
         F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID/Sum9: O
         mitted lower saturation */
      Aux_I32 = Aux_I32_d + ((SInt32) CoPt_tqPosOfs_C);

      /* IndexSearch: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_01_Calcu
         l_Gain_PID/Prelookup */
      TraBVx_016_TabIdxS50T73((const UInt16 *) CoPt_nEngNRegX_A, 10, TraBVx_016_Ext_nEng_in,
       &(S0168_Prelookup_k), &(S0168_Prelookup_f));

      /* IndexSearch: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_01_Calcu
         l_Gain_PID/Prelookup1 */
      TraBVx_016_TabIdxS50T76((const SInt16 *) CoPt_nErrNRegY_A, 11,
       Re_TraBVx_016_DRE_CoPt_nErrNReg_irv_in, &(S0168_Prelookup1_k), &(S0168_Prelookup1_f));

      /* Multiport switch: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_01_
         Calcul_Gain_PID/F04_01_01_Calcul_Gain_P/Multiport Switch */
      switch (Re_TraBVx_016_DRE_CoPt_noTypPIDGain_irv_in) {
         case 0: {
            /* F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_01_Calcul_Gain_
               PID/F04_01_01_Calcul_Gain_P/Multiport Switch: Omitted upper saturation
               
               F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_01_Calcul_Gain_
               PID/F04_01_01_Calcul_Gain_P/Multiport Switch: Omitted lower saturation
               
               # combined # Interpolation: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulatio
               n_Regime/F04_01_Calcul_Gain_PID/F04_01_01_Calcul_Gain_P/Interpolation Using Prelookup
               
               Variable 'S01610_Multiport_Switch' replaced by 'Aux_I16' */
            Aux_I16 = TraBVx_016_Tab2DIntp2I1T4164((const SInt16 *) &(CoPt_facP0NReg_M[0][0]), 11,
             S0168_Prelookup_k, S0168_Prelookup_f, S0168_Prelookup1_k, S0168_Prelookup1_f);
            break;
         }
         case 1: {
            /* F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_01_Calcul_Gain_
               PID/F04_01_01_Calcul_Gain_P/Multiport Switch: Omitted upper saturation
               
               F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_01_Calcul_Gain_
               PID/F04_01_01_Calcul_Gain_P/Multiport Switch: Omitted lower saturation
               
               # combined # Interpolation: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulatio
               n_Regime/F04_01_Calcul_Gain_PID/F04_01_01_Calcul_Gain_P/Interpolation Using Prelookup
               1
               
               Variable 'S01610_Multiport_Switch' replaced by 'Aux_I16' */
            Aux_I16 = TraBVx_016_Tab2DIntp2I1T4164((const SInt16 *) &(CoPt_facP1NReg_M[0][0]), 11,
             S0168_Prelookup_k, S0168_Prelookup_f, S0168_Prelookup1_k, S0168_Prelookup1_f);
            break;
         }
         case 2: {
            /* F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_01_Calcul_Gain_
               PID/F04_01_01_Calcul_Gain_P/Multiport Switch: Omitted upper saturation
               
               F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_01_Calcul_Gain_
               PID/F04_01_01_Calcul_Gain_P/Multiport Switch: Omitted lower saturation
               
               # combined # Interpolation: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulatio
               n_Regime/F04_01_Calcul_Gain_PID/F04_01_01_Calcul_Gain_P/Interpolation Using Prelookup
               2
               
               Variable 'S01610_Multiport_Switch' replaced by 'Aux_I16' */
            Aux_I16 = TraBVx_016_Tab2DIntp2I1T4164((const SInt16 *) &(CoPt_facP2NReg_M[0][0]), 11,
             S0168_Prelookup_k, S0168_Prelookup_f, S0168_Prelookup1_k, S0168_Prelookup1_f);
            break;
         }
         case 3: {
            /* F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_01_Calcul_Gain_
               PID/F04_01_01_Calcul_Gain_P/Multiport Switch: Omitted upper saturation
               
               F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_01_Calcul_Gain_
               PID/F04_01_01_Calcul_Gain_P/Multiport Switch: Omitted lower saturation
               
               # combined # Interpolation: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulatio
               n_Regime/F04_01_Calcul_Gain_PID/F04_01_01_Calcul_Gain_P/Interpolation Using Prelookup
               3
               
               Variable 'S01610_Multiport_Switch' replaced by 'Aux_I16' */
            Aux_I16 = TraBVx_016_Tab2DIntp2I1T4164((const SInt16 *) &(CoPt_facP3NReg_M[0][0]), 11,
             S0168_Prelookup_k, S0168_Prelookup_f, S0168_Prelookup1_k, S0168_Prelookup1_f);
            break;
         }
         case 4: {
            /* F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_01_Calcul_Gain_
               PID/F04_01_01_Calcul_Gain_P/Multiport Switch: Omitted upper saturation
               
               F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_01_Calcul_Gain_
               PID/F04_01_01_Calcul_Gain_P/Multiport Switch: Omitted lower saturation
               
               # combined # Interpolation: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulatio
               n_Regime/F04_01_Calcul_Gain_PID/F04_01_01_Calcul_Gain_P/Interpolation Using Prelookup
               4
               
               Variable 'S01610_Multiport_Switch' replaced by 'Aux_I16' */
            Aux_I16 = TraBVx_016_Tab2DIntp2I1T4164((const SInt16 *) &(CoPt_facP4NReg_M[0][0]), 11,
             S0168_Prelookup_k, S0168_Prelookup_f, S0168_Prelookup1_k, S0168_Prelookup1_f);
            break;
         }
      }

      /* Switch: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_01_Calcul_Gai
         n_PID/F04_01_01_Calcul_Gain_P/Switch
         
         F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_01_Calcul_Gain_PID/F0
         4_01_01_Calcul_Gain_P/Switch: Omitted comparison with constant. */
      if (CoPt_bAcvSdlAdp) {
         /* Product: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_01_Calcul
            _Gain_PID/F04_01_01_Calcul_Gain_P/Product1 */
         Aux_I32_d = ((SInt32) CoPt_facGainPSdlAdp_C) * ((SInt32) Aux_I16);

         /* F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_01_Calcul_Gain_PID
            /F04_01_01_Calcul_Gain_P/Switch: Omitted upper saturation
            
            F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_01_Calcul_Gain_PID
            /F04_01_01_Calcul_Gain_P/Switch: Omitted lower saturation
            
            Variable 'S01610_Switch' replaced by 'Aux_I16_a' */
         Aux_I16_a = C__I16SHRI32C6_LT16_SATb(Aux_I32_d, 7, 4194176, -4194304);
      }
      else {
         /* F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_01_Calcul_Gain_PID
            /F04_01_01_Calcul_Gain_P/Switch: Omitted upper saturation
            
            F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_01_Calcul_Gain_PID
            /F04_01_01_Calcul_Gain_P/Switch: Omitted lower saturation
            
            Variable 'S01610_Switch' replaced by 'Aux_I16_a' */
         Aux_I16_a = Aux_I16;
      }

      /* IndexSearch: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_01_Calcu
         l_Gain_PID/Prelookup2 */
      TraBVx_016_TabIdxS50T3((const SInt8 *) CoPt_noGearNRegX_A, 10,
       TraBVx_016_CoPt_noTarGearCordBuf_in, &(S0168_Prelookup2_k), &(S0168_Prelookup2_f));

      /* Product: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_01_Calcul_Ga
         in_PID/F04_01_01_Calcul_Gain_P/Product2
         
         # combined # Interpolation: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regi
         me/F04_01_Calcul_Gain_PID/F04_01_01_Calcul_Gain_P/Interpolation Using Prelookup5 */
      CoPt_facPNReg = (SInt16) ((((SInt32) Aux_I16_a) * ((SInt32)
       TraBVx_016_Tab2DIntp2I1T4097((const UInt16 *) &(CoPt_facPNReg_M[0][0]), 11,
       S0168_Prelookup2_k, S0168_Prelookup2_f, S0168_Prelookup1_k, S0168_Prelookup1_f))) >> 7);

      /* Variable 'S0169_Logical_Operator' replaced by 'Aux__r' */
      Aux__r = (CoPt_bAcvRstVarGear_C && (TraBVx_016_CoPt_noTarGearCordBuf_in != UnitDelay4)) ||
       (TraBVx_016_TqSys_bTqSysAcv_in && (!(X_S01614_UnitDelay))) ||
       (TraBVx_016_CoPt_bAcvNRegReqBuf_in && (!(X_S01615_UnitDelay)));

      /* Switch: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID
         /Switch2
         
         F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID/Switch2
         : Omitted comparison with constant. */
      if (Aux__r) {
         /* F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID/Swit
            ch2: Omitted upper saturation
            
            F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID/Swit
            ch2: Omitted lower saturation
            
            Variable 'S0169_Switch2' replaced by 'Aux_U16' */
         Aux_U16 = TraBVx_016_Ext_nEng_in;
      }
      else {
         /* F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID/Swit
            ch2: Omitted upper saturation
            
            F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID/Swit
            ch2: Omitted lower saturation
            
            Variable 'S0169_Switch2' replaced by 'Aux_U16' */
         Aux_U16 = UnitDelay2;
      }

      /* Sum: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID/Su
         m3
         
         Variable 'S0169_Sum3' replaced by 'Aux_I16'
         F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID/Sum3: O
         mitted upper saturation
         
         F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID/Sum3: O
         mitted lower saturation */
      Aux_I16 = (SInt16) (TraBVx_016_CoPt_nTarBuf_in - ((UInt16) (SInt16) (TraBVx_016_Ext_nEng_in <<
        2)));

      /* Switch: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID
         /Switch
         
         F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID/Switch:
          Omitted comparison with constant. */
      if (CoPt_bTypNReg_C) {
         /* Sum: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID
            /Sum1
            
            F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID/Sum1
            : Omitted lower saturation */
         Aux_I32_d = (SInt32) (((UInt32) Aux_U16) - ((UInt32) TraBVx_016_Ext_nEng_in));

         /* F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID/Swit
            ch: Omitted upper saturation
            
            F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID/Swit
            ch: Omitted lower saturation
            
            Variable 'S0169_Switch' replaced by 'Aux_I32_e' */
         Aux_I32_e = (SInt32) (((SInt32) C__I16FITI32_SATu(Aux_I32_d, 32767 /* 32767. */)) << 2);
      }
      else {
         /* Switch: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_
            PID/Switch1
            
            F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID/Swit
            ch1: Omitted comparison with constant. */
         if (Aux__r) {
            /* F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID/S
               witch1: Omitted upper saturation
               
               F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID/S
               witch1: Omitted lower saturation
               
               Variable 'S0169_Switch1' replaced by 'Aux_U16_a' */
            Aux_U16_a = TraBVx_016_CoPt_nTarBuf_in;
         }
         else {
            /* F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID/S
               witch1: Omitted upper saturation
               
               F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID/S
               witch1: Omitted lower saturation
               
               Variable 'S0169_Switch1' replaced by 'Aux_U16_a' */
            Aux_U16_a = UnitDelay1;
         }

         /* Sum: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID
            /Sum2 */
         Aux_I32_d = (SInt32) (((UInt32) Aux_U16_a) - ((UInt32) (((UInt32) Aux_U16) << 2)));

         /* F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID/Swit
            ch: Omitted upper saturation
            
            F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID/Swit
            ch: Omitted lower saturation
            
            # combined # Sum: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_
            02_Calcul_PID/Sum4
            
            Variable 'S0169_Switch' replaced by 'Aux_I32_e'
            F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID/Sum4
            : Omitted upper saturation
            
            F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID/Sum4
            : Omitted lower saturation */
         Aux_I32_e = (SInt32) (((UInt32) Aux_I16) - ((UInt32) C__I16FITI32_SAT(Aux_I32_d, 32767 /* 8
         191.75 */)));
      }

      /* Product: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PI
         D/Product1 */
      Aux_I32_d = (SInt32) ((((SInt32) CoPt_facPNReg) * Aux_I32_e) >> 8);

      /* Saturation: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul
         _PID/Saturation4 */
      CoPt_tqPNReg_MP = (SInt16) C__I32SATI32_SATb(Aux_I32_d, 32000 /* 2000. */, -32000 /* -2000. */
       );

      /* Multiport switch: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_01_
         Calcul_Gain_PID/F04_01_02_Calcul_Gain_I/Multiport Switch */
      switch (Re_TraBVx_016_DRE_CoPt_noTypPIDGain_irv_in) {
         case 0: {
            /* F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_01_Calcul_Gain_
               PID/F04_01_02_Calcul_Gain_I/Multiport Switch: Omitted upper saturation
               
               F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_01_Calcul_Gain_
               PID/F04_01_02_Calcul_Gain_I/Multiport Switch: Omitted lower saturation
               
               # combined # Interpolation: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulatio
               n_Regime/F04_01_Calcul_Gain_PID/F04_01_02_Calcul_Gain_I/Interpolation Using Prelookup
               
               Variable 'S01611_Multiport_Switch' replaced by 'Aux_I16_a' */
            Aux_I16_a = TraBVx_016_Tab2DIntp2I1T4164((const SInt16 *) &(CoPt_facI0NReg_M[0][0]), 11,
              S0168_Prelookup_k, S0168_Prelookup_f, S0168_Prelookup1_k, S0168_Prelookup1_f);
            break;
         }
         case 1: {
            /* F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_01_Calcul_Gain_
               PID/F04_01_02_Calcul_Gain_I/Multiport Switch: Omitted upper saturation
               
               F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_01_Calcul_Gain_
               PID/F04_01_02_Calcul_Gain_I/Multiport Switch: Omitted lower saturation
               
               # combined # Interpolation: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulatio
               n_Regime/F04_01_Calcul_Gain_PID/F04_01_02_Calcul_Gain_I/Interpolation Using Prelookup
               1
               
               Variable 'S01611_Multiport_Switch' replaced by 'Aux_I16_a' */
            Aux_I16_a = TraBVx_016_Tab2DIntp2I1T4164((const SInt16 *) &(CoPt_facI1NReg_M[0][0]), 11,
              S0168_Prelookup_k, S0168_Prelookup_f, S0168_Prelookup1_k, S0168_Prelookup1_f);
            break;
         }
         case 2: {
            /* F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_01_Calcul_Gain_
               PID/F04_01_02_Calcul_Gain_I/Multiport Switch: Omitted upper saturation
               
               F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_01_Calcul_Gain_
               PID/F04_01_02_Calcul_Gain_I/Multiport Switch: Omitted lower saturation
               
               # combined # Interpolation: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulatio
               n_Regime/F04_01_Calcul_Gain_PID/F04_01_02_Calcul_Gain_I/Interpolation Using Prelookup
               2
               
               Variable 'S01611_Multiport_Switch' replaced by 'Aux_I16_a' */
            Aux_I16_a = TraBVx_016_Tab2DIntp2I1T4164((const SInt16 *) &(CoPt_facI2NReg_M[0][0]), 11,
              S0168_Prelookup_k, S0168_Prelookup_f, S0168_Prelookup1_k, S0168_Prelookup1_f);
            break;
         }
         case 3: {
            /* F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_01_Calcul_Gain_
               PID/F04_01_02_Calcul_Gain_I/Multiport Switch: Omitted upper saturation
               
               F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_01_Calcul_Gain_
               PID/F04_01_02_Calcul_Gain_I/Multiport Switch: Omitted lower saturation
               
               # combined # Interpolation: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulatio
               n_Regime/F04_01_Calcul_Gain_PID/F04_01_02_Calcul_Gain_I/Interpolation Using Prelookup
               3
               
               Variable 'S01611_Multiport_Switch' replaced by 'Aux_I16_a' */
            Aux_I16_a = TraBVx_016_Tab2DIntp2I1T4164((const SInt16 *) &(CoPt_facI3NReg_M[0][0]), 11,
              S0168_Prelookup_k, S0168_Prelookup_f, S0168_Prelookup1_k, S0168_Prelookup1_f);
            break;
         }
         case 4: {
            /* F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_01_Calcul_Gain_
               PID/F04_01_02_Calcul_Gain_I/Multiport Switch: Omitted upper saturation
               
               F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_01_Calcul_Gain_
               PID/F04_01_02_Calcul_Gain_I/Multiport Switch: Omitted lower saturation
               
               # combined # Interpolation: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulatio
               n_Regime/F04_01_Calcul_Gain_PID/F04_01_02_Calcul_Gain_I/Interpolation Using Prelookup
               4
               
               Variable 'S01611_Multiport_Switch' replaced by 'Aux_I16_a' */
            Aux_I16_a = TraBVx_016_Tab2DIntp2I1T4164((const SInt16 *) &(CoPt_facI4NReg_M[0][0]), 11,
              S0168_Prelookup_k, S0168_Prelookup_f, S0168_Prelookup1_k, S0168_Prelookup1_f);
            break;
         }
      }

      /* Switch: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_01_Calcul_Gai
         n_PID/F04_01_02_Calcul_Gain_I/Switch
         
         F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_01_Calcul_Gain_PID/F0
         4_01_02_Calcul_Gain_I/Switch: Omitted comparison with constant. */
      if (CoPt_bAcvSdlAdp) {
         /* Product: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_01_Calcul
            _Gain_PID/F04_01_02_Calcul_Gain_I/Product1 */
         Aux_I32_d = ((SInt32) CoPt_facGainISdlAdp_C) * ((SInt32) Aux_I16_a);

         /* F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_01_Calcul_Gain_PID
            /F04_01_02_Calcul_Gain_I/Switch: Omitted upper saturation
            
            F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_01_Calcul_Gain_PID
            /F04_01_02_Calcul_Gain_I/Switch: Omitted lower saturation
            
            Variable 'S01611_Switch' replaced by 'Aux_I16_b' */
         Aux_I16_b = C__I16SHRI32C6_LT16_SATb(Aux_I32_d, 7, 4194176, -4194304);
      }
      else {
         /* F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_01_Calcul_Gain_PID
            /F04_01_02_Calcul_Gain_I/Switch: Omitted upper saturation
            
            F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_01_Calcul_Gain_PID
            /F04_01_02_Calcul_Gain_I/Switch: Omitted lower saturation
            
            Variable 'S01611_Switch' replaced by 'Aux_I16_b' */
         Aux_I16_b = Aux_I16_a;
      }

      /* Product: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_01_Calcul_Ga
         in_PID/F04_01_02_Calcul_Gain_I/Product2
         
         # combined # Interpolation: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regi
         me/F04_01_Calcul_Gain_PID/F04_01_02_Calcul_Gain_I/Interpolation Using Prelookup5 */
      CoPt_facINReg = (SInt16) ((((SInt32) Aux_I16_b) * ((SInt32) (UInt16)
       TraBVx_016_Tab2DIntp2I1T4100((const SInt16 *) &(CoPt_facINReg_M[0][0]), 11,
       S0168_Prelookup2_k, S0168_Prelookup2_f, S0168_Prelookup1_k, S0168_Prelookup1_f))) >> 7);

      /* Product: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PI
         D/Product2 */
      Aux_I32_d = (SInt32) ((((SInt32) CoPt_facINReg) * ((SInt32) Aux_I16)) >> 8);

      /* Saturation: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul
         _PID/Saturation5 */
      CoPt_tqINReg_MP = (SInt16) C__I32SATI32_SATb(Aux_I32_d, 32000 /* 2000. */, -32000 /* -2000. */
       );

      /* Multiport switch: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_01_
         Calcul_Gain_PID/F04_01_03_Calcul_Gain_D/Multiport Switch */
      switch (Re_TraBVx_016_DRE_CoPt_noTypPIDGain_irv_in) {
         case 0: {
            /* F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_01_Calcul_Gain_
               PID/F04_01_03_Calcul_Gain_D/Multiport Switch: Omitted upper saturation
               
               F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_01_Calcul_Gain_
               PID/F04_01_03_Calcul_Gain_D/Multiport Switch: Omitted lower saturation
               
               # combined # Interpolation: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulatio
               n_Regime/F04_01_Calcul_Gain_PID/F04_01_03_Calcul_Gain_D/Interpolation Using Prelookup
               
               Variable 'S01612_Multiport_Switch' replaced by 'Aux_I16' */
            Aux_I16 = TraBVx_016_Tab2DIntp2I1T4164((const SInt16 *) &(CoPt_facD0NReg_M[0][0]), 11,
             S0168_Prelookup_k, S0168_Prelookup_f, S0168_Prelookup1_k, S0168_Prelookup1_f);
            break;
         }
         case 1: {
            /* F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_01_Calcul_Gain_
               PID/F04_01_03_Calcul_Gain_D/Multiport Switch: Omitted upper saturation
               
               F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_01_Calcul_Gain_
               PID/F04_01_03_Calcul_Gain_D/Multiport Switch: Omitted lower saturation
               
               # combined # Interpolation: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulatio
               n_Regime/F04_01_Calcul_Gain_PID/F04_01_03_Calcul_Gain_D/Interpolation Using Prelookup
               1
               
               Variable 'S01612_Multiport_Switch' replaced by 'Aux_I16' */
            Aux_I16 = TraBVx_016_Tab2DIntp2I1T4164((const SInt16 *) &(CoPt_facD1NReg_M[0][0]), 11,
             S0168_Prelookup_k, S0168_Prelookup_f, S0168_Prelookup1_k, S0168_Prelookup1_f);
            break;
         }
         case 2: {
            /* F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_01_Calcul_Gain_
               PID/F04_01_03_Calcul_Gain_D/Multiport Switch: Omitted upper saturation
               
               F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_01_Calcul_Gain_
               PID/F04_01_03_Calcul_Gain_D/Multiport Switch: Omitted lower saturation
               
               # combined # Interpolation: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulatio
               n_Regime/F04_01_Calcul_Gain_PID/F04_01_03_Calcul_Gain_D/Interpolation Using Prelookup
               2
               
               Variable 'S01612_Multiport_Switch' replaced by 'Aux_I16' */
            Aux_I16 = TraBVx_016_Tab2DIntp2I1T4164((const SInt16 *) &(CoPt_facD2NReg_M[0][0]), 11,
             S0168_Prelookup_k, S0168_Prelookup_f, S0168_Prelookup1_k, S0168_Prelookup1_f);
            break;
         }
         case 3: {
            /* F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_01_Calcul_Gain_
               PID/F04_01_03_Calcul_Gain_D/Multiport Switch: Omitted upper saturation
               
               F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_01_Calcul_Gain_
               PID/F04_01_03_Calcul_Gain_D/Multiport Switch: Omitted lower saturation
               
               # combined # Interpolation: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulatio
               n_Regime/F04_01_Calcul_Gain_PID/F04_01_03_Calcul_Gain_D/Interpolation Using Prelookup
               3
               
               Variable 'S01612_Multiport_Switch' replaced by 'Aux_I16' */
            Aux_I16 = TraBVx_016_Tab2DIntp2I1T4164((const SInt16 *) &(CoPt_facD3NReg_M[0][0]), 11,
             S0168_Prelookup_k, S0168_Prelookup_f, S0168_Prelookup1_k, S0168_Prelookup1_f);
            break;
         }
         case 4: {
            /* F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_01_Calcul_Gain_
               PID/F04_01_03_Calcul_Gain_D/Multiport Switch: Omitted upper saturation
               
               F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_01_Calcul_Gain_
               PID/F04_01_03_Calcul_Gain_D/Multiport Switch: Omitted lower saturation
               
               # combined # Interpolation: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulatio
               n_Regime/F04_01_Calcul_Gain_PID/F04_01_03_Calcul_Gain_D/Interpolation Using Prelookup
               4
               
               Variable 'S01612_Multiport_Switch' replaced by 'Aux_I16' */
            Aux_I16 = TraBVx_016_Tab2DIntp2I1T4164((const SInt16 *) &(CoPt_facD4NReg_M[0][0]), 11,
             S0168_Prelookup_k, S0168_Prelookup_f, S0168_Prelookup1_k, S0168_Prelookup1_f);
            break;
         }
      }

      /* Switch: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_01_Calcul_Gai
         n_PID/F04_01_03_Calcul_Gain_D/Switch
         
         F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_01_Calcul_Gain_PID/F0
         4_01_03_Calcul_Gain_D/Switch: Omitted comparison with constant. */
      if (CoPt_bAcvSdlAdp) {
         /* Product: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_01_Calcul
            _Gain_PID/F04_01_03_Calcul_Gain_D/Product1 */
         Aux_I32_d = ((SInt32) CoPt_facGainDSdlAdp_C) * ((SInt32) Aux_I16);

         /* F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_01_Calcul_Gain_PID
            /F04_01_03_Calcul_Gain_D/Switch: Omitted upper saturation
            
            F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_01_Calcul_Gain_PID
            /F04_01_03_Calcul_Gain_D/Switch: Omitted lower saturation
            
            Variable 'S01612_Switch' replaced by 'Aux_I16_a' */
         Aux_I16_a = C__I16SHRI32C6_LT16_SATb(Aux_I32_d, 7, 4194176, -4194304);
      }
      else {
         /* F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_01_Calcul_Gain_PID
            /F04_01_03_Calcul_Gain_D/Switch: Omitted upper saturation
            
            F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_01_Calcul_Gain_PID
            /F04_01_03_Calcul_Gain_D/Switch: Omitted lower saturation
            
            Variable 'S01612_Switch' replaced by 'Aux_I16_a' */
         Aux_I16_a = Aux_I16;
      }

      /* Product: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_01_Calcul_Ga
         in_PID/F04_01_03_Calcul_Gain_D/Product2
         
         # combined # Interpolation: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regi
         me/F04_01_Calcul_Gain_PID/F04_01_03_Calcul_Gain_D/Interpolation Using Prelookup5 */
      CoPt_facDNReg = (SInt16) ((((SInt32) Aux_I16_a) * ((SInt32) (UInt16)
       TraBVx_016_Tab2DIntp2I1T4100((const SInt16 *) &(CoPt_facDNReg_M[0][0]), 11,
       S0168_Prelookup2_k, S0168_Prelookup2_f, S0168_Prelookup1_k, S0168_Prelookup1_f))) >> 7);

      /* Switch: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID
         /Switch3
         
         F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID/Switch3
         : Omitted comparison with constant. */
      if (Aux__r) {
         /* F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID/Swit
            ch3: Omitted upper saturation
            
            F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID/Swit
            ch3: Omitted lower saturation
            
            Variable 'S0169_Switch3' replaced by 'Aux_U16_a' */
         Aux_U16_a = Aux_U16;
      }
      else {
         /* F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID/Swit
            ch3: Omitted upper saturation
            
            F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID/Swit
            ch3: Omitted lower saturation
            
            Variable 'S0169_Switch3' replaced by 'Aux_U16_a' */
         Aux_U16_a = UnitDelay3;
      }

      /* Sum: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID/Su
         m5 */
      Aux_I32_d = (SInt32) TraBVx_016_Ext_nEng_in;

      /* # combined # Product: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04
         _02_Calcul_PID/Product4
         
         F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID/Product
         4: Omitted lower saturation */
      Aux_I32_d -= ((SInt32) C__I16SHLU16C6_SATu(Aux_U16, 1, 16383));

      /* F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID/Sum5: O
         mitted lower saturation */
      Aux_I32_e = (SInt32) (Aux_I32_d + ((UInt32) Aux_U16_a));

      /* Product: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PI
         D/Product3 */
      Aux_I32_d = (SInt32) ((((SInt32) CoPt_facDNReg) * ((SInt32) C__I16FITI32_SATu(Aux_I32_e, 32767
        /* 32767. */))) >> 6);

      /* Saturation: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul
         _PID/Saturation6 */
      CoPt_tqDNReg_MP = (SInt16) C__I32SATI32_SATb(Aux_I32_d, 32000 /* 2000. */, -32000 /* -2000. */
       );

      /* Switch: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID
         /Switch4
         
         F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID/Switch4
         : Omitted comparison with constant. */
      if (Aux__r) {
         /* F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID/Swit
            ch4: Omitted upper saturation
            
            F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID/Swit
            ch4: Omitted lower saturation
            
            Variable 'S0169_Switch4' replaced by 'Aux_I16' */
         Aux_I16 = Re_TraBVx_016_DRE_CoPt_tqIniNReg_irv_in;
      }
      else {
         /* F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID/Swit
            ch4: Omitted upper saturation
            
            F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID/Swit
            ch4: Omitted lower saturation
            
            Variable 'S0169_Switch4' replaced by 'Aux_I16' */
         Aux_I16 = UnitDelay5;
      }

      /* Sum: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID/Su
         m6 */
      Aux_I32_d = (SInt32) CoPt_tqPNReg_MP;
      Aux_I32_d += ((SInt32) CoPt_tqINReg_MP);
      Aux_I32_d += ((SInt32) CoPt_tqDNReg_MP);

      /* Variable 'S0169_Sum6' replaced by 'Aux_I32_e'
         F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID/Sum6: O
         mitted upper saturation
         
         F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID/Sum6: O
         mitted lower saturation */
      Aux_I32_e = Aux_I32_d + ((SInt32) Aux_I16);

      /* MinMax: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID
         /MinMax */
      if (Aux_I32 < Aux_I32_e) {
         /* Variable 'S0169_MinMax' replaced by 'Aux_I32_d' */
         Aux_I32_d = Aux_I32;
      }
      else {
         /* Variable 'S0169_MinMax' replaced by 'Aux_I32_d' */
         Aux_I32_d = Aux_I32_e;
      }

      /* Sum: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID/Su
         m7 */
      Aux_I32 = Aux_I32_b;
      Aux_I32 -= Aux_I32_c;

      /* Variable 'S0169_Sum7' replaced by 'Aux_I32_b'
         F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID/Sum7: O
         mitted upper saturation
         
         F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID/Sum7: O
         mitted lower saturation */
      Aux_I32_b = (SInt32) (((UInt32) Aux_I32) - ((UInt32) CoPt_tqNegOfs_C));

      /* MinMax: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID
         /MinMax1 */
      if (Aux_I32_d > Aux_I32_b) {
         /* Variable 'S0169_MinMax1' replaced by 'Aux_I32' */
         Aux_I32 = Aux_I32_d;
      }
      else {
         /* Variable 'S0169_MinMax1' replaced by 'Aux_I32' */
         Aux_I32 = Aux_I32_b;
      }

      /* Saturation: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul
         _PID/Saturation2 */
      CoPt_tqSumPIDLim_MP = C__I16SATI32_SATb(Aux_I32, 32000 /* 2000. */, -32000 /* -2000. */);

      /* Sum: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID/Su
         m8 */
      Aux_I32 = (SInt32) Re_TraBVx_016_DRE_CoPt_tqGBxLossNReg_irv_in;
      Aux_I32 += ((SInt32) TraBVx_016_TqCmp_tqSumLossCmp_in);
      Aux_I32 += Aux_I32_a;
      Aux_I32_a = Aux_I32 + ((SInt32) CoPt_tqSumPIDLim_MP);

      /* Saturation: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul
         _PID/Saturation */
      CoPt_tqIdcSumPID_MP = (SInt16) C__I32SATI32_SATb(Aux_I32_a, 32000 /* 2000. */, -32000 /* -2000
      . */);

      /* Switch: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID
         /Switch6
         
         F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID/Switch6
         : Omitted comparison with constant. */
      if (CoPt_bTqIdlNReg_C) {
         /* F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID/Swit
            ch6: Omitted upper saturation
            
            F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID/Swit
            ch6: Omitted lower saturation
            
            # combined # Sum: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_
            02_Calcul_PID/Sum10
            
            Variable 'S0169_Switch6' replaced by 'Aux_I32' */
         Aux_I32 = ((SInt32) TraBVx_016_TqSys_tqEfcIdl_in) + ((SInt32)
          TraBVx_016_TqCmp_tqSumLossCmp_in);
      }
      else {
         /* Variable 'S0169_Switch6' replaced by 'Aux_I32' */
         Aux_I32 = 0 /* 0. */;
      }
      Aux_I32_a = (SInt32) CoPt_tqMinNReg_C;

      /* MinMax: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID
         /MinMax6 */
      if (Aux_I32_a > Aux_I32) {
         /* Variable 'S0169_MinMax6' replaced by 'Aux_I32_b' */
         Aux_I32_b = Aux_I32_a;
      }
      else {
         /* Variable 'S0169_MinMax6' replaced by 'Aux_I32_b' */
         Aux_I32_b = Aux_I32;
      }

      /* Saturation: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul
         _PID/Saturation3
         
         Variable 'S0169_Saturation3' replaced by 'Aux_I16' */
      Aux_I16 = C__I16SATI32_SATb(Aux_I32_b, 32000 /* 2000. */, -32000 /* -2000. */);

      /* MinMax: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID
         /MinMax2 */
      if (TraBVx_016_CoPt_tqMaxGBx_nRegBuf_in < TraBVx_016_EngLim_tqEfcMaxNReg_in) {
         /* Variable 'S0169_MinMax2' replaced by 'Aux_I16_a' */
         Aux_I16_a = TraBVx_016_CoPt_tqMaxGBx_nRegBuf_in;
      }
      else {
         /* Variable 'S0169_MinMax2' replaced by 'Aux_I16_a' */
         Aux_I16_a = TraBVx_016_EngLim_tqEfcMaxNReg_in;
      }

      /* Sum: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID/Su
         m11
         
         Variable 'S0169_Sum11' replaced by 'Aux_I32' */
      Aux_I32 = ((SInt32) Aux_I16_a) + ((SInt32) TraBVx_016_TqCmp_tqSumLossCmp_in);

      /* Saturation: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul
         _PID/Saturation1
         
         Variable 'S0169_Saturation1' replaced by 'Aux_I16_a' */
      Aux_I16_a = C__I16SATI32_SATb(Aux_I32, 32000 /* 2000. */, -32000 /* -2000. */);

      /* F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID/Rescale
         r */
      CoPt_bVldAcvNReg = TraBVx_016_CoPt_bAcvNRegReqBuf_in;

      /* Switch: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID
         /Switch5
         
         F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_PID/Switch5
         : Omitted comparison with constant. */
      if (!(TraBVx_016_CoPt_bAcvNRegReqBuf_in)) {
         CoPt_tqIdcNReg_MP = 0 /* 0. */;
      }
      else {
         /* MinMax: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_
            PID/DetectSat/MinMax1 */
         if (CoPt_tqIdcSumPID_MP > Aux_I16) {
            /* Variable 'S01613_MinMax1' replaced by 'Aux_I16_b' */
            Aux_I16_b = CoPt_tqIdcSumPID_MP;
         }
         else {
            /* Variable 'S01613_MinMax1' replaced by 'Aux_I16_b' */
            Aux_I16_b = Aux_I16;
         }

         /* MinMax: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul_
            PID/DetectSat/MinMax2 */
         if (Aux_I16_a < Aux_I16_b) {
            CoPt_tqIdcNReg_MP = Aux_I16_a;
         }
         else {
            CoPt_tqIdcNReg_MP = Aux_I16_b;
         }
      }

      /* Unit delay: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul
         _PID/UnitDelay4 */
      UnitDelay4 = TraBVx_016_CoPt_noTarGearCordBuf_in;

      /* Unit delay: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul
         _PID/rising_edge/UnitDelay */
      X_S01614_UnitDelay = TraBVx_016_TqSys_bTqSysAcv_in;

      /* Unit delay: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul
         _PID/rising_edge1/UnitDelay */
      X_S01615_UnitDelay = TraBVx_016_CoPt_bAcvNRegReqBuf_in;

      /* Unit delay: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul
         _PID/UnitDelay1 */
      UnitDelay2 = TraBVx_016_Ext_nEng_in;

      /* Unit delay: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul
         _PID/UnitDelay */
      UnitDelay1 = TraBVx_016_CoPt_nTarBuf_in;

      /* Unit delay: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul
         _PID/UnitDelay2 */
      UnitDelay3 = Aux_U16;

      /* Unit delay: F00_Regulation_Regime_BV/F01_01460_10_01243/F04_Regulation_Regime/F04_02_Calcul
         _PID/UnitDelay3 */
      UnitDelay5 = CoPt_tqSumPIDLim_MP;
   }

   /* TargetLink outport: F00_Regulation_Regime_BV/CoPt_bVldAcvNReg */
   Re_TraBVx_016_DRE_CoPt_bVldAcvNReg_irv_out = CoPt_bVldAcvNReg;

   /* TargetLink outport: F00_Regulation_Regime_BV/CoPt_tqIdcNReg */
   Re_TraBVx_016_DRE_CoPt_tqIdcNReg_irv_out = CoPt_tqIdcNReg_MP;

   /* Unit delay: F00_Regulation_Regime_BV/F01_01460_10_01243/F02_Adapatation_Trigger/HysPos/Bascule
      RS/UnitDelay1 */
   X_S0167_UnitDelay1 = 1 /* 1. */;

   /* Unit delay: F00_Regulation_Regime_BV/F01_01460_10_01243/F02_Adapatation_Trigger/HysPos/Bascule
      RS/UnitDelay */
   X_S0167_UnitDelay = CoPt_bAcvSdlAdp;
}

#define TRABVX_STOP_SEC_CODE
#include "TraBVx_MemMap.h"

/**************************************************************************************************\
 ***  FUNCTION:
 ***      TraBVx_016_FctVarInit
 *** 
 ***  DESCRIPTION:
 ***      AR_INTERNAL_VAR_DISP_16BIT
 *** 
 ***  PARAMETERS:
 ***      Type               Name                Description
 ***      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
 ***
 ***  RETURNS:
 ***      Void
 ***
 ***  SETTINGS:
 ***
\**************************************************************************************************/

#define TRABVX_START_SEC_CODE
#include "TraBVx_MemMap.h"
Void TraBVx_016_FctVarInit(Void)
{
   C0161_Count = 0 /* 0. */;
   CoPt_bVldAcvNReg = 0 /* 0. */;
   CoPt_tqIdcNReg_MP = 0 /* 0. */;
   Re_TraBVx_016_DRE_CoPt_bVldAcvNReg_irv_out = 0 /* 0. */;
   Re_TraBVx_016_DRE_CoPt_nErrNReg_irv_in = 0 /* 0. */;
   Re_TraBVx_016_DRE_CoPt_noTypPIDGain_irv_in = 0 /* 0. */;
   Re_TraBVx_016_DRE_CoPt_tqGBxLossNReg_irv_in = 0 /* 0. */;
   Re_TraBVx_016_DRE_CoPt_tqIdcNReg_irv_out = 0 /* 0. */;
   Re_TraBVx_016_DRE_CoPt_tqIniNReg_irv_in = 0 /* 0. */;
   S0168_Prelookup1_f = 0 /* 0. */;
   S0168_Prelookup1_k = 0 /* 0. */;
   S0168_Prelookup2_f = 0 /* 0. */;
   S0168_Prelookup2_k = 0 /* 0. */;
   S0168_Prelookup_f = 0 /* 0. */;
   S0168_Prelookup_k = 0 /* 0. */;
   TraBVx_016_CoPt_bAcvNRegReqBuf_in = 0 /* 0. */;
   TraBVx_016_CoPt_nTarBuf_in = 0 /* 0. */;
   TraBVx_016_CoPt_noTarGearCordBuf_in = 0 /* 0. */;
   TraBVx_016_CoPt_tqMaxGBx_nRegBuf_in = 0 /* 0. */;
   TraBVx_016_EngLim_tqEfcMaxNReg_in = 0 /* 0. */;
   TraBVx_016_TqSys_bTqSysAcv_in = 0 /* 0. */;
   TraBVx_016_TqSys_tqEfcIdl_in = 0 /* 0. */;
   UnitDelay1 = 0 /* 0. */;
   UnitDelay2 = 0 /* 0. */;
   UnitDelay3 = 0 /* 0. */;
   UnitDelay4 = 0 /* 0. */;
   UnitDelay5 = 0 /* 0. */;
   X_S01614_UnitDelay = 0 /* 0. */;
   X_S01615_UnitDelay = 0 /* 0. */;
   X_S0167_UnitDelay = 1 /* 1. */;
   X_S0167_UnitDelay1 = 0 /* 0. */;
}

#define TRABVX_STOP_SEC_CODE
#include "TraBVx_MemMap.h"

/*----------------------------------------------------------------------------*\
  MODULE LOCAL FUNCTION DEFINITIONS
\*----------------------------------------------------------------------------*/

#endif/*_TRABVX_016_DRE_FCT_C_ */
/*----------------------------------------------------------------------------*\
  END OF FILE
\*----------------------------------------------------------------------------*/
