<stg><name>s_compute_acoustics</name>


<trans_list>

<trans id="2707" from="1" to="2">
<condition id="991">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2708" from="2" to="3">
<condition id="993">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2709" from="3" to="3">
<condition id="995">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2710" from="3" to="2">
<condition id="997">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2711" from="3" to="4">
<condition id="999">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2712" from="4" to="5">
<condition id="1001">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2713" from="5" to="5">
<condition id="1003">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2714" from="5" to="4">
<condition id="1005">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2715" from="5" to="6">
<condition id="1007">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2716" from="6" to="7">
<condition id="1009">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2717" from="7" to="7">
<condition id="1011">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2718" from="7" to="6">
<condition id="1014">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2719" from="7" to="8">
<condition id="1012">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2721" from="8" to="9">
<condition id="1016">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2722" from="9" to="10">
<condition id="1017">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2723" from="10" to="11">
<condition id="1018">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2724" from="11" to="12">
<condition id="1019">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2725" from="12" to="13">
<condition id="1020">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2726" from="13" to="14">
<condition id="1022">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2727" from="14" to="15">
<condition id="1023">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2728" from="15" to="16">
<condition id="1024">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2729" from="16" to="17">
<condition id="1025">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2730" from="17" to="18">
<condition id="1026">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2731" from="18" to="19">
<condition id="1027">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2732" from="19" to="20">
<condition id="1028">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2733" from="20" to="21">
<condition id="1029">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2734" from="21" to="22">
<condition id="1030">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2735" from="22" to="23">
<condition id="1031">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2736" from="23" to="24">
<condition id="1032">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2737" from="24" to="25">
<condition id="1033">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2738" from="25" to="26">
<condition id="1034">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2739" from="26" to="27">
<condition id="1035">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2740" from="27" to="28">
<condition id="1036">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2741" from="28" to="29">
<condition id="1037">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2742" from="29" to="30">
<condition id="1038">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2743" from="30" to="31">
<condition id="1039">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2744" from="31" to="32">
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2745" from="32" to="33">
<condition id="1041">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2746" from="33" to="34">
<condition id="1042">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2747" from="34" to="35">
<condition id="1043">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2748" from="35" to="36">
<condition id="1044">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2749" from="36" to="37">
<condition id="1045">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2750" from="37" to="38">
<condition id="1046">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2751" from="38" to="39">
<condition id="1047">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2752" from="39" to="40">
<condition id="1048">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2753" from="40" to="41">
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2754" from="41" to="42">
<condition id="1050">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2755" from="42" to="43">
<condition id="1051">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2756" from="43" to="44">
<condition id="1052">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2757" from="44" to="45">
<condition id="1053">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2758" from="45" to="46">
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2759" from="46" to="47">
<condition id="1055">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3445" from="46" to="638">
<condition id="1776">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2761" from="47" to="48">
<condition id="1057">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2762" from="48" to="49">
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2763" from="49" to="50">
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2764" from="50" to="51">
<condition id="1060">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2765" from="51" to="52">
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2766" from="52" to="53">
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2767" from="53" to="54">
<condition id="1063">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2768" from="54" to="55">
<condition id="1064">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2769" from="55" to="56">
<condition id="1065">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2770" from="56" to="57">
<condition id="1066">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2771" from="57" to="58">
<condition id="1067">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2772" from="58" to="59">
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2773" from="59" to="60">
<condition id="1069">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2774" from="60" to="61">
<condition id="1070">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2775" from="61" to="62">
<condition id="1071">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2776" from="62" to="63">
<condition id="1072">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2777" from="63" to="64">
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2778" from="64" to="65">
<condition id="1074">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2779" from="65" to="66">
<condition id="1075">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2780" from="66" to="67">
<condition id="1076">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2781" from="67" to="68">
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2782" from="68" to="69">
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2783" from="69" to="70">
<condition id="1079">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2784" from="70" to="71">
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2785" from="71" to="72">
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2786" from="72" to="73">
<condition id="1082">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2787" from="73" to="74">
<condition id="1083">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2788" from="74" to="75">
<condition id="1084">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2789" from="75" to="76">
<condition id="1085">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2790" from="76" to="77">
<condition id="1086">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2791" from="77" to="78">
<condition id="1087">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2792" from="78" to="79">
<condition id="1088">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2793" from="79" to="80">
<condition id="1089">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2794" from="80" to="81">
<condition id="1090">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2795" from="81" to="134">
<condition id="1091">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_17" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2796" from="81" to="132">
<condition id="1092">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_17" val="0"/>
<literal name="tmp_24" val="1"/>
<literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2797" from="81" to="133">
<condition id="1094">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_17" val="0"/>
<literal name="tmp_24" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2798" from="81" to="82">
<condition id="1096">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_17" val="0"/>
<literal name="tmp_24" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3012" from="81" to="318">
<condition id="1319">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_17" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3013" from="81" to="319">
<condition id="1321">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_17" val="1"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3014" from="81" to="268">
<condition id="1323">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_17" val="1"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_70" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3228" from="81" to="503">
<condition id="1546">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3229" from="81" to="504">
<condition id="1548">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_16" val="0"/>
<literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3230" from="81" to="453">
<condition id="1550">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_16" val="0"/>
<literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2799" from="82" to="83">
<condition id="1098">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2851" from="82" to="133">
<condition id="1153">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2800" from="83" to="84">
<condition id="1099">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2850" from="83" to="82">
<condition id="1151">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2802" from="84" to="85">
<condition id="1101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2803" from="85" to="86">
<condition id="1102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2804" from="86" to="87">
<condition id="1103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2805" from="87" to="88">
<condition id="1104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2806" from="88" to="89">
<condition id="1105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2807" from="89" to="90">
<condition id="1106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2808" from="90" to="91">
<condition id="1107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2809" from="91" to="92">
<condition id="1108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2810" from="92" to="93">
<condition id="1109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2811" from="93" to="94">
<condition id="1110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2812" from="94" to="95">
<condition id="1111">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2813" from="95" to="96">
<condition id="1112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2814" from="96" to="97">
<condition id="1113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2815" from="97" to="98">
<condition id="1114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2816" from="98" to="99">
<condition id="1115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2817" from="99" to="100">
<condition id="1116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2818" from="100" to="101">
<condition id="1117">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2819" from="101" to="102">
<condition id="1118">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2820" from="102" to="103">
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2821" from="103" to="104">
<condition id="1120">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2822" from="104" to="105">
<condition id="1121">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2823" from="105" to="106">
<condition id="1122">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2824" from="106" to="107">
<condition id="1123">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2825" from="107" to="108">
<condition id="1124">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2826" from="108" to="109">
<condition id="1125">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2827" from="109" to="110">
<condition id="1126">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2828" from="110" to="111">
<condition id="1127">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2829" from="111" to="112">
<condition id="1128">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2830" from="112" to="113">
<condition id="1129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2831" from="113" to="114">
<condition id="1130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2832" from="114" to="115">
<condition id="1131">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2833" from="115" to="116">
<condition id="1132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2834" from="116" to="117">
<condition id="1133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2835" from="117" to="118">
<condition id="1134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2836" from="118" to="119">
<condition id="1135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2837" from="119" to="120">
<condition id="1136">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2838" from="120" to="121">
<condition id="1137">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2839" from="121" to="122">
<condition id="1138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2840" from="122" to="123">
<condition id="1139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2841" from="123" to="124">
<condition id="1140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2842" from="124" to="125">
<condition id="1141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2843" from="125" to="126">
<condition id="1142">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2844" from="126" to="127">
<condition id="1143">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2845" from="127" to="128">
<condition id="1144">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2846" from="128" to="129">
<condition id="1145">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2847" from="129" to="130">
<condition id="1146">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2848" from="130" to="131">
<condition id="1147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2849" from="131" to="83">
<condition id="1149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2853" from="132" to="133">
<condition id="1156">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2854" from="133" to="134">
<condition id="1158">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2855" from="134" to="135">
<condition id="1159">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_17" val="0"/>
<literal name="tmp_24" val="1"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3071" from="134" to="320">
<condition id="1386">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_17" val="1"/>
<literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3287" from="134" to="505">
<condition id="1613">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3444" from="134" to="14">
<condition id="1774">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_36" val="0"/>
</and_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_17" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_17" val="1"/>
<literal name="tmp_43" val="0"/>
</and_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_17" val="0"/>
<literal name="tmp_51" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2857" from="135" to="136">
<condition id="1162">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2858" from="136" to="137">
<condition id="1163">
<or_exp><and_exp><literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3011" from="136" to="134">
<condition id="1318">
<or_exp><and_exp><literal name="tmp_61" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2860" from="137" to="138">
<condition id="1165">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2861" from="137" to="191">
<condition id="1166">
<or_exp><and_exp><literal name="tmp_66" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2863" from="138" to="139">
<condition id="1168">
<or_exp><and_exp><literal name="tmp_72" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2864" from="138" to="191">
<condition id="1169">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2866" from="139" to="140">
<condition id="1171">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2867" from="140" to="141">
<condition id="1172">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2868" from="141" to="142">
<condition id="1173">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2869" from="142" to="143">
<condition id="1174">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2870" from="143" to="144">
<condition id="1175">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2871" from="144" to="145">
<condition id="1176">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2872" from="145" to="146">
<condition id="1177">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2873" from="146" to="147">
<condition id="1178">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2874" from="147" to="148">
<condition id="1179">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2875" from="148" to="149">
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2876" from="149" to="150">
<condition id="1181">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2877" from="150" to="151">
<condition id="1182">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2878" from="151" to="152">
<condition id="1183">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2879" from="152" to="153">
<condition id="1184">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2880" from="153" to="154">
<condition id="1185">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2881" from="154" to="155">
<condition id="1186">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2882" from="155" to="156">
<condition id="1187">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2883" from="156" to="157">
<condition id="1188">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2884" from="157" to="158">
<condition id="1189">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2885" from="158" to="159">
<condition id="1190">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2886" from="159" to="160">
<condition id="1191">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2887" from="160" to="161">
<condition id="1192">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2888" from="161" to="162">
<condition id="1193">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2889" from="162" to="163">
<condition id="1194">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2890" from="163" to="164">
<condition id="1195">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2891" from="164" to="165">
<condition id="1196">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2892" from="165" to="166">
<condition id="1197">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2893" from="166" to="167">
<condition id="1198">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2894" from="167" to="168">
<condition id="1199">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2895" from="168" to="169">
<condition id="1200">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2896" from="169" to="170">
<condition id="1201">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2897" from="170" to="171">
<condition id="1202">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2898" from="171" to="172">
<condition id="1203">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2899" from="172" to="173">
<condition id="1204">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2900" from="173" to="174">
<condition id="1205">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2901" from="174" to="175">
<condition id="1206">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2902" from="175" to="176">
<condition id="1207">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2903" from="176" to="177">
<condition id="1208">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2904" from="177" to="178">
<condition id="1209">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2905" from="178" to="179">
<condition id="1210">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2906" from="179" to="180">
<condition id="1211">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2907" from="180" to="181">
<condition id="1212">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2908" from="181" to="182">
<condition id="1213">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2909" from="182" to="183">
<condition id="1214">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2910" from="183" to="184">
<condition id="1215">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2911" from="184" to="185">
<condition id="1216">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2912" from="185" to="186">
<condition id="1217">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2913" from="186" to="187">
<condition id="1219">
<or_exp><and_exp><literal name="demorgan2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2914" from="186" to="191">
<condition id="1218">
<or_exp><and_exp><literal name="demorgan2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2916" from="187" to="188">
<condition id="1221">
<or_exp><and_exp><literal name="tmp_85" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2917" from="187" to="191">
<condition id="1222">
<or_exp><and_exp><literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2918" from="188" to="189">
<condition id="1223">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2919" from="189" to="190">
<condition id="1224">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2920" from="190" to="191">
<condition id="1225">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2922" from="191" to="192">
<condition id="1228">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
<literal name="tmp_72" val="1"/>
<literal name="demorgan2" val="0"/>
<literal name="tmp_85" val="1"/>
<literal name="tmp_92" val="1"/>
<literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2923" from="191" to="231">
<condition id="1227">
<or_exp><and_exp><literal name="tmp_66" val="0"/>
</and_exp><and_exp><literal name="tmp_72" val="0"/>
</and_exp><and_exp><literal name="demorgan2" val="1"/>
</and_exp><and_exp><literal name="tmp_85" val="0"/>
</and_exp><and_exp><literal name="tmp_92" val="0"/>
</and_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2925" from="192" to="193">
<condition id="1230">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2926" from="193" to="194">
<condition id="1231">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2927" from="194" to="195">
<condition id="1232">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2928" from="195" to="196">
<condition id="1233">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2929" from="196" to="197">
<condition id="1234">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2930" from="197" to="198">
<condition id="1235">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2931" from="198" to="199">
<condition id="1236">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2932" from="199" to="200">
<condition id="1237">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2933" from="200" to="201">
<condition id="1238">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2934" from="201" to="202">
<condition id="1239">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2935" from="202" to="203">
<condition id="1240">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2936" from="203" to="204">
<condition id="1241">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2937" from="204" to="205">
<condition id="1242">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2938" from="205" to="206">
<condition id="1243">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2939" from="206" to="207">
<condition id="1244">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2940" from="207" to="208">
<condition id="1245">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2941" from="208" to="209">
<condition id="1246">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2942" from="209" to="210">
<condition id="1247">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2943" from="210" to="211">
<condition id="1248">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2944" from="211" to="212">
<condition id="1249">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2945" from="212" to="213">
<condition id="1250">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2946" from="213" to="214">
<condition id="1251">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2947" from="214" to="215">
<condition id="1252">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2948" from="215" to="216">
<condition id="1253">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2949" from="216" to="217">
<condition id="1254">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2950" from="217" to="218">
<condition id="1255">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2951" from="218" to="219">
<condition id="1256">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2952" from="219" to="220">
<condition id="1257">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2953" from="220" to="221">
<condition id="1258">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2954" from="221" to="222">
<condition id="1259">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2955" from="222" to="223">
<condition id="1260">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2956" from="223" to="224">
<condition id="1261">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2957" from="224" to="225">
<condition id="1262">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2958" from="225" to="226">
<condition id="1263">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2959" from="226" to="227">
<condition id="1264">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2960" from="227" to="228">
<condition id="1265">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2961" from="228" to="229">
<condition id="1266">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2962" from="229" to="230">
<condition id="1267">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3010" from="230" to="136">
<condition id="1316">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2964" from="231" to="232">
<condition id="1269">
<or_exp><and_exp><literal name="tmp_100" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2968" from="231" to="234">
<condition id="1274">
<or_exp><and_exp><literal name="tmp_66" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2969" from="231" to="248">
<condition id="1273">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2966" from="232" to="233">
<condition id="1271">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2967" from="233" to="267">
<condition id="1272">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2971" from="234" to="235">
<condition id="1276">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2972" from="235" to="236">
<condition id="1277">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2973" from="236" to="237">
<condition id="1278">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2974" from="237" to="238">
<condition id="1279">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2975" from="238" to="239">
<condition id="1280">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2976" from="239" to="240">
<condition id="1281">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2977" from="240" to="241">
<condition id="1282">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2978" from="241" to="242">
<condition id="1283">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2979" from="242" to="243">
<condition id="1284">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2980" from="243" to="244">
<condition id="1285">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2981" from="244" to="245">
<condition id="1286">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2982" from="245" to="246">
<condition id="1287">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2983" from="246" to="247">
<condition id="1288">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2984" from="247" to="267">
<condition id="1289">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2986" from="248" to="249">
<condition id="1292">
<or_exp><and_exp><literal name="tmp_114" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2987" from="248" to="251">
<condition id="1291">
<or_exp><and_exp><literal name="tmp_114" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2989" from="249" to="250">
<condition id="1294">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2990" from="250" to="267">
<condition id="1295">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2991" from="251" to="252">
<condition id="1296">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2992" from="252" to="253">
<condition id="1297">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2993" from="253" to="254">
<condition id="1299">
<or_exp><and_exp><literal name="tmp_119" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2994" from="253" to="267">
<condition id="1298">
<or_exp><and_exp><literal name="tmp_119" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2996" from="254" to="255">
<condition id="1301">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2997" from="255" to="256">
<condition id="1302">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2998" from="256" to="257">
<condition id="1303">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2999" from="257" to="258">
<condition id="1304">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3000" from="258" to="259">
<condition id="1305">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3001" from="259" to="260">
<condition id="1306">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3002" from="260" to="261">
<condition id="1307">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3003" from="261" to="262">
<condition id="1308">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3004" from="262" to="263">
<condition id="1309">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3005" from="263" to="264">
<condition id="1310">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3006" from="264" to="265">
<condition id="1311">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3007" from="265" to="266">
<condition id="1312">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3008" from="266" to="267">
<condition id="1313">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3009" from="267" to="230">
<condition id="1314">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3015" from="268" to="269">
<condition id="1325">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3067" from="268" to="319">
<condition id="1380">
<or_exp><and_exp><literal name="tmp_30" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3016" from="269" to="270">
<condition id="1326">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3066" from="269" to="268">
<condition id="1378">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3018" from="270" to="271">
<condition id="1328">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3019" from="271" to="272">
<condition id="1329">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3020" from="272" to="273">
<condition id="1330">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3021" from="273" to="274">
<condition id="1331">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3022" from="274" to="275">
<condition id="1332">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3023" from="275" to="276">
<condition id="1333">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3024" from="276" to="277">
<condition id="1334">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3025" from="277" to="278">
<condition id="1335">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3026" from="278" to="279">
<condition id="1336">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3027" from="279" to="280">
<condition id="1337">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3028" from="280" to="281">
<condition id="1338">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3029" from="281" to="282">
<condition id="1339">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3030" from="282" to="283">
<condition id="1340">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3031" from="283" to="284">
<condition id="1341">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3032" from="284" to="285">
<condition id="1342">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3033" from="285" to="286">
<condition id="1343">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3034" from="286" to="287">
<condition id="1344">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3035" from="287" to="288">
<condition id="1345">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3036" from="288" to="289">
<condition id="1346">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3037" from="289" to="290">
<condition id="1347">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3038" from="290" to="291">
<condition id="1348">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3039" from="291" to="292">
<condition id="1349">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3040" from="292" to="293">
<condition id="1350">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3041" from="293" to="294">
<condition id="1351">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3042" from="294" to="295">
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3043" from="295" to="296">
<condition id="1353">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3044" from="296" to="297">
<condition id="1354">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3045" from="297" to="298">
<condition id="1355">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3046" from="298" to="299">
<condition id="1356">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3047" from="299" to="300">
<condition id="1357">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3048" from="300" to="301">
<condition id="1358">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3049" from="301" to="302">
<condition id="1359">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3050" from="302" to="303">
<condition id="1360">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3051" from="303" to="304">
<condition id="1361">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3052" from="304" to="305">
<condition id="1362">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3053" from="305" to="306">
<condition id="1363">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3054" from="306" to="307">
<condition id="1364">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3055" from="307" to="308">
<condition id="1365">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3056" from="308" to="309">
<condition id="1366">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3057" from="309" to="310">
<condition id="1367">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3058" from="310" to="311">
<condition id="1368">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3059" from="311" to="312">
<condition id="1369">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3060" from="312" to="313">
<condition id="1370">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3061" from="313" to="314">
<condition id="1371">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3062" from="314" to="315">
<condition id="1372">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3063" from="315" to="316">
<condition id="1373">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3064" from="316" to="317">
<condition id="1374">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3065" from="317" to="269">
<condition id="1376">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3069" from="318" to="319">
<condition id="1383">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3070" from="319" to="134">
<condition id="1385">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3073" from="320" to="321">
<condition id="1389">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3074" from="321" to="322">
<condition id="1390">
<or_exp><and_exp><literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3227" from="321" to="134">
<condition id="1545">
<or_exp><and_exp><literal name="tmp_55" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3076" from="322" to="323">
<condition id="1392">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3077" from="322" to="376">
<condition id="1393">
<or_exp><and_exp><literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3079" from="323" to="324">
<condition id="1395">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3080" from="323" to="376">
<condition id="1396">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3082" from="324" to="325">
<condition id="1398">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3083" from="325" to="326">
<condition id="1399">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3084" from="326" to="327">
<condition id="1400">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3085" from="327" to="328">
<condition id="1401">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3086" from="328" to="329">
<condition id="1402">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3087" from="329" to="330">
<condition id="1403">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3088" from="330" to="331">
<condition id="1404">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3089" from="331" to="332">
<condition id="1405">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3090" from="332" to="333">
<condition id="1406">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3091" from="333" to="334">
<condition id="1407">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3092" from="334" to="335">
<condition id="1408">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3093" from="335" to="336">
<condition id="1409">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3094" from="336" to="337">
<condition id="1410">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3095" from="337" to="338">
<condition id="1411">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3096" from="338" to="339">
<condition id="1412">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3097" from="339" to="340">
<condition id="1413">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3098" from="340" to="341">
<condition id="1414">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3099" from="341" to="342">
<condition id="1415">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3100" from="342" to="343">
<condition id="1416">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3101" from="343" to="344">
<condition id="1417">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3102" from="344" to="345">
<condition id="1418">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3103" from="345" to="346">
<condition id="1419">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3104" from="346" to="347">
<condition id="1420">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3105" from="347" to="348">
<condition id="1421">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3106" from="348" to="349">
<condition id="1422">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3107" from="349" to="350">
<condition id="1423">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3108" from="350" to="351">
<condition id="1424">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3109" from="351" to="352">
<condition id="1425">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3110" from="352" to="353">
<condition id="1426">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3111" from="353" to="354">
<condition id="1427">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3112" from="354" to="355">
<condition id="1428">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3113" from="355" to="356">
<condition id="1429">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3114" from="356" to="357">
<condition id="1430">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3115" from="357" to="358">
<condition id="1431">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3116" from="358" to="359">
<condition id="1432">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3117" from="359" to="360">
<condition id="1433">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3118" from="360" to="361">
<condition id="1434">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3119" from="361" to="362">
<condition id="1435">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3120" from="362" to="363">
<condition id="1436">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3121" from="363" to="364">
<condition id="1437">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3122" from="364" to="365">
<condition id="1438">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3123" from="365" to="366">
<condition id="1439">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3124" from="366" to="367">
<condition id="1440">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3125" from="367" to="368">
<condition id="1441">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3126" from="368" to="369">
<condition id="1442">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3127" from="369" to="370">
<condition id="1443">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3128" from="370" to="371">
<condition id="1444">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3129" from="371" to="372">
<condition id="1446">
<or_exp><and_exp><literal name="demorgan1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3130" from="371" to="376">
<condition id="1445">
<or_exp><and_exp><literal name="demorgan1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3132" from="372" to="373">
<condition id="1448">
<or_exp><and_exp><literal name="tmp_76" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3133" from="372" to="376">
<condition id="1449">
<or_exp><and_exp><literal name="tmp_76" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3134" from="373" to="374">
<condition id="1450">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3135" from="374" to="375">
<condition id="1451">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3136" from="375" to="376">
<condition id="1452">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3138" from="376" to="377">
<condition id="1455">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
<literal name="tmp_65" val="1"/>
<literal name="demorgan1" val="0"/>
<literal name="tmp_76" val="1"/>
<literal name="tmp_83" val="1"/>
<literal name="tmp_88" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3139" from="376" to="416">
<condition id="1454">
<or_exp><and_exp><literal name="tmp_60" val="0"/>
</and_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp><and_exp><literal name="demorgan1" val="1"/>
</and_exp><and_exp><literal name="tmp_76" val="0"/>
</and_exp><and_exp><literal name="tmp_83" val="0"/>
</and_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3141" from="377" to="378">
<condition id="1457">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3142" from="378" to="379">
<condition id="1458">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3143" from="379" to="380">
<condition id="1459">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3144" from="380" to="381">
<condition id="1460">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3145" from="381" to="382">
<condition id="1461">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3146" from="382" to="383">
<condition id="1462">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3147" from="383" to="384">
<condition id="1463">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3148" from="384" to="385">
<condition id="1464">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3149" from="385" to="386">
<condition id="1465">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3150" from="386" to="387">
<condition id="1466">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3151" from="387" to="388">
<condition id="1467">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3152" from="388" to="389">
<condition id="1468">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3153" from="389" to="390">
<condition id="1469">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3154" from="390" to="391">
<condition id="1470">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3155" from="391" to="392">
<condition id="1471">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3156" from="392" to="393">
<condition id="1472">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3157" from="393" to="394">
<condition id="1473">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3158" from="394" to="395">
<condition id="1474">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3159" from="395" to="396">
<condition id="1475">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3160" from="396" to="397">
<condition id="1476">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3161" from="397" to="398">
<condition id="1477">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3162" from="398" to="399">
<condition id="1478">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3163" from="399" to="400">
<condition id="1479">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3164" from="400" to="401">
<condition id="1480">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3165" from="401" to="402">
<condition id="1481">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3166" from="402" to="403">
<condition id="1482">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3167" from="403" to="404">
<condition id="1483">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3168" from="404" to="405">
<condition id="1484">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3169" from="405" to="406">
<condition id="1485">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3170" from="406" to="407">
<condition id="1486">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3171" from="407" to="408">
<condition id="1487">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3172" from="408" to="409">
<condition id="1488">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3173" from="409" to="410">
<condition id="1489">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3174" from="410" to="411">
<condition id="1490">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3175" from="411" to="412">
<condition id="1491">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3176" from="412" to="413">
<condition id="1492">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3177" from="413" to="414">
<condition id="1493">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3178" from="414" to="415">
<condition id="1494">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3226" from="415" to="321">
<condition id="1543">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3180" from="416" to="417">
<condition id="1496">
<or_exp><and_exp><literal name="tmp_90" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3184" from="416" to="419">
<condition id="1501">
<or_exp><and_exp><literal name="tmp_60" val="0"/>
<literal name="tmp_90" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3185" from="416" to="433">
<condition id="1500">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
<literal name="tmp_90" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3182" from="417" to="418">
<condition id="1498">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3183" from="418" to="452">
<condition id="1499">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3187" from="419" to="420">
<condition id="1503">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3188" from="420" to="421">
<condition id="1504">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3189" from="421" to="422">
<condition id="1505">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3190" from="422" to="423">
<condition id="1506">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3191" from="423" to="424">
<condition id="1507">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3192" from="424" to="425">
<condition id="1508">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3193" from="425" to="426">
<condition id="1509">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3194" from="426" to="427">
<condition id="1510">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3195" from="427" to="428">
<condition id="1511">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3196" from="428" to="429">
<condition id="1512">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3197" from="429" to="430">
<condition id="1513">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3198" from="430" to="431">
<condition id="1514">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3199" from="431" to="432">
<condition id="1515">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3200" from="432" to="452">
<condition id="1516">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3202" from="433" to="434">
<condition id="1519">
<or_exp><and_exp><literal name="tmp_104" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3203" from="433" to="436">
<condition id="1518">
<or_exp><and_exp><literal name="tmp_104" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3205" from="434" to="435">
<condition id="1521">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3206" from="435" to="452">
<condition id="1522">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3207" from="436" to="437">
<condition id="1523">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3208" from="437" to="438">
<condition id="1524">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3209" from="438" to="439">
<condition id="1526">
<or_exp><and_exp><literal name="tmp_111" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3210" from="438" to="452">
<condition id="1525">
<or_exp><and_exp><literal name="tmp_111" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3212" from="439" to="440">
<condition id="1528">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3213" from="440" to="441">
<condition id="1529">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3214" from="441" to="442">
<condition id="1530">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3215" from="442" to="443">
<condition id="1531">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3216" from="443" to="444">
<condition id="1532">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3217" from="444" to="445">
<condition id="1533">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3218" from="445" to="446">
<condition id="1534">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3219" from="446" to="447">
<condition id="1535">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3220" from="447" to="448">
<condition id="1536">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3221" from="448" to="449">
<condition id="1537">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3222" from="449" to="450">
<condition id="1538">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3223" from="450" to="451">
<condition id="1539">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3224" from="451" to="452">
<condition id="1540">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3225" from="452" to="415">
<condition id="1541">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3231" from="453" to="454">
<condition id="1552">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3283" from="453" to="504">
<condition id="1607">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3232" from="454" to="455">
<condition id="1553">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3282" from="454" to="453">
<condition id="1605">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3234" from="455" to="456">
<condition id="1555">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3235" from="456" to="457">
<condition id="1556">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3236" from="457" to="458">
<condition id="1557">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3237" from="458" to="459">
<condition id="1558">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3238" from="459" to="460">
<condition id="1559">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3239" from="460" to="461">
<condition id="1560">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3240" from="461" to="462">
<condition id="1561">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3241" from="462" to="463">
<condition id="1562">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3242" from="463" to="464">
<condition id="1563">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3243" from="464" to="465">
<condition id="1564">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3244" from="465" to="466">
<condition id="1565">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3245" from="466" to="467">
<condition id="1566">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3246" from="467" to="468">
<condition id="1567">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3247" from="468" to="469">
<condition id="1568">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3248" from="469" to="470">
<condition id="1569">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3249" from="470" to="471">
<condition id="1570">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3250" from="471" to="472">
<condition id="1571">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3251" from="472" to="473">
<condition id="1572">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3252" from="473" to="474">
<condition id="1573">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3253" from="474" to="475">
<condition id="1574">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3254" from="475" to="476">
<condition id="1575">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3255" from="476" to="477">
<condition id="1576">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3256" from="477" to="478">
<condition id="1577">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3257" from="478" to="479">
<condition id="1578">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3258" from="479" to="480">
<condition id="1579">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3259" from="480" to="481">
<condition id="1580">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3260" from="481" to="482">
<condition id="1581">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3261" from="482" to="483">
<condition id="1582">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3262" from="483" to="484">
<condition id="1583">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3263" from="484" to="485">
<condition id="1584">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3264" from="485" to="486">
<condition id="1585">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3265" from="486" to="487">
<condition id="1586">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3266" from="487" to="488">
<condition id="1587">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3267" from="488" to="489">
<condition id="1588">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3268" from="489" to="490">
<condition id="1589">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3269" from="490" to="491">
<condition id="1590">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3270" from="491" to="492">
<condition id="1591">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3271" from="492" to="493">
<condition id="1592">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3272" from="493" to="494">
<condition id="1593">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3273" from="494" to="495">
<condition id="1594">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3274" from="495" to="496">
<condition id="1595">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3275" from="496" to="497">
<condition id="1596">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3276" from="497" to="498">
<condition id="1597">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3277" from="498" to="499">
<condition id="1598">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3278" from="499" to="500">
<condition id="1599">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3279" from="500" to="501">
<condition id="1600">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3280" from="501" to="502">
<condition id="1601">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3281" from="502" to="454">
<condition id="1603">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3285" from="503" to="504">
<condition id="1610">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3286" from="504" to="134">
<condition id="1612">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3289" from="505" to="506">
<condition id="1616">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3290" from="506" to="507">
<condition id="1617">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3443" from="506" to="134">
<condition id="1772">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3292" from="507" to="508">
<condition id="1619">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3293" from="507" to="561">
<condition id="1620">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3295" from="508" to="509">
<condition id="1622">
<or_exp><and_exp><literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3296" from="508" to="561">
<condition id="1623">
<or_exp><and_exp><literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3298" from="509" to="510">
<condition id="1625">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3299" from="510" to="511">
<condition id="1626">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3300" from="511" to="512">
<condition id="1627">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3301" from="512" to="513">
<condition id="1628">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3302" from="513" to="514">
<condition id="1629">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3303" from="514" to="515">
<condition id="1630">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3304" from="515" to="516">
<condition id="1631">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3305" from="516" to="517">
<condition id="1632">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3306" from="517" to="518">
<condition id="1633">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3307" from="518" to="519">
<condition id="1634">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3308" from="519" to="520">
<condition id="1635">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3309" from="520" to="521">
<condition id="1636">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3310" from="521" to="522">
<condition id="1637">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3311" from="522" to="523">
<condition id="1638">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3312" from="523" to="524">
<condition id="1639">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3313" from="524" to="525">
<condition id="1640">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3314" from="525" to="526">
<condition id="1641">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3315" from="526" to="527">
<condition id="1642">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3316" from="527" to="528">
<condition id="1643">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3317" from="528" to="529">
<condition id="1644">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3318" from="529" to="530">
<condition id="1645">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3319" from="530" to="531">
<condition id="1646">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3320" from="531" to="532">
<condition id="1647">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3321" from="532" to="533">
<condition id="1648">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3322" from="533" to="534">
<condition id="1649">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3323" from="534" to="535">
<condition id="1650">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3324" from="535" to="536">
<condition id="1651">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3325" from="536" to="537">
<condition id="1652">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3326" from="537" to="538">
<condition id="1653">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3327" from="538" to="539">
<condition id="1654">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3328" from="539" to="540">
<condition id="1655">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3329" from="540" to="541">
<condition id="1656">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3330" from="541" to="542">
<condition id="1657">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3331" from="542" to="543">
<condition id="1658">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3332" from="543" to="544">
<condition id="1659">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3333" from="544" to="545">
<condition id="1660">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3334" from="545" to="546">
<condition id="1661">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3335" from="546" to="547">
<condition id="1662">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3336" from="547" to="548">
<condition id="1663">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3337" from="548" to="549">
<condition id="1664">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3338" from="549" to="550">
<condition id="1665">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3339" from="550" to="551">
<condition id="1666">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3340" from="551" to="552">
<condition id="1667">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3341" from="552" to="553">
<condition id="1668">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3342" from="553" to="554">
<condition id="1669">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3343" from="554" to="555">
<condition id="1670">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3344" from="555" to="556">
<condition id="1671">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3345" from="556" to="557">
<condition id="1673">
<or_exp><and_exp><literal name="demorgan" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3346" from="556" to="561">
<condition id="1672">
<or_exp><and_exp><literal name="demorgan" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3348" from="557" to="558">
<condition id="1675">
<or_exp><and_exp><literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3349" from="557" to="561">
<condition id="1676">
<or_exp><and_exp><literal name="tmp_68" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3350" from="558" to="559">
<condition id="1677">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3351" from="559" to="560">
<condition id="1678">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3352" from="560" to="561">
<condition id="1679">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3354" from="561" to="562">
<condition id="1682">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="demorgan" val="0"/>
<literal name="tmp_68" val="1"/>
<literal name="tmp_74" val="1"/>
<literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3355" from="561" to="601">
<condition id="1681">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
</and_exp><and_exp><literal name="tmp_59" val="0"/>
</and_exp><and_exp><literal name="demorgan" val="1"/>
</and_exp><and_exp><literal name="tmp_68" val="0"/>
</and_exp><and_exp><literal name="tmp_74" val="0"/>
</and_exp><and_exp><literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3357" from="562" to="563">
<condition id="1684">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3358" from="563" to="564">
<condition id="1685">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3359" from="564" to="565">
<condition id="1686">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3360" from="565" to="566">
<condition id="1687">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3361" from="566" to="567">
<condition id="1688">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3362" from="567" to="568">
<condition id="1689">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3363" from="568" to="569">
<condition id="1690">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3364" from="569" to="570">
<condition id="1691">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3365" from="570" to="571">
<condition id="1692">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3366" from="571" to="572">
<condition id="1693">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3367" from="572" to="573">
<condition id="1694">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3368" from="573" to="574">
<condition id="1695">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3369" from="574" to="575">
<condition id="1696">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3370" from="575" to="576">
<condition id="1697">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3371" from="576" to="577">
<condition id="1698">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3372" from="577" to="578">
<condition id="1699">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3373" from="578" to="579">
<condition id="1700">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3374" from="579" to="580">
<condition id="1701">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3375" from="580" to="581">
<condition id="1702">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3376" from="581" to="582">
<condition id="1703">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3377" from="582" to="583">
<condition id="1704">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3378" from="583" to="584">
<condition id="1705">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3379" from="584" to="585">
<condition id="1706">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3380" from="585" to="586">
<condition id="1707">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3381" from="586" to="587">
<condition id="1708">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3382" from="587" to="588">
<condition id="1709">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3383" from="588" to="589">
<condition id="1710">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3384" from="589" to="590">
<condition id="1711">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3385" from="590" to="591">
<condition id="1712">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3386" from="591" to="592">
<condition id="1713">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3387" from="592" to="593">
<condition id="1714">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3388" from="593" to="594">
<condition id="1715">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3389" from="594" to="595">
<condition id="1716">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3390" from="595" to="596">
<condition id="1717">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3391" from="596" to="597">
<condition id="1718">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3392" from="597" to="598">
<condition id="1719">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3393" from="598" to="599">
<condition id="1720">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3394" from="599" to="600">
<condition id="1721">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3442" from="600" to="506">
<condition id="1770">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3396" from="601" to="602">
<condition id="1723">
<or_exp><and_exp><literal name="tmp_81" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3400" from="601" to="604">
<condition id="1728">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3401" from="601" to="618">
<condition id="1727">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
<literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3398" from="602" to="603">
<condition id="1725">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3399" from="603" to="637">
<condition id="1726">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3403" from="604" to="605">
<condition id="1730">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3404" from="605" to="606">
<condition id="1731">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3405" from="606" to="607">
<condition id="1732">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3406" from="607" to="608">
<condition id="1733">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3407" from="608" to="609">
<condition id="1734">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3408" from="609" to="610">
<condition id="1735">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3409" from="610" to="611">
<condition id="1736">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3410" from="611" to="612">
<condition id="1737">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3411" from="612" to="613">
<condition id="1738">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3412" from="613" to="614">
<condition id="1739">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3413" from="614" to="615">
<condition id="1740">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3414" from="615" to="616">
<condition id="1741">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3415" from="616" to="617">
<condition id="1742">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3416" from="617" to="637">
<condition id="1743">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3418" from="618" to="619">
<condition id="1746">
<or_exp><and_exp><literal name="tmp_93" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3419" from="618" to="621">
<condition id="1745">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3421" from="619" to="620">
<condition id="1748">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3422" from="620" to="637">
<condition id="1749">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3423" from="621" to="622">
<condition id="1750">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3424" from="622" to="623">
<condition id="1751">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3425" from="623" to="624">
<condition id="1753">
<or_exp><and_exp><literal name="tmp_101" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3426" from="623" to="637">
<condition id="1752">
<or_exp><and_exp><literal name="tmp_101" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3428" from="624" to="625">
<condition id="1755">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3429" from="625" to="626">
<condition id="1756">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3430" from="626" to="627">
<condition id="1757">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3431" from="627" to="628">
<condition id="1758">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3432" from="628" to="629">
<condition id="1759">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3433" from="629" to="630">
<condition id="1760">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3434" from="630" to="631">
<condition id="1761">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3435" from="631" to="632">
<condition id="1762">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3436" from="632" to="633">
<condition id="1763">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3437" from="633" to="634">
<condition id="1764">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3438" from="634" to="635">
<condition id="1765">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3439" from="635" to="636">
<condition id="1766">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3440" from="636" to="637">
<condition id="1767">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3441" from="637" to="600">
<condition id="1768">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3458" from="638" to="641">
<condition id="1788">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3459" from="638" to="639">
<condition id="1791">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3456" from="639" to="640">
<condition id="1789">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3457" from="640" to="638">
<condition id="1790">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3451" from="641" to="642">
<condition id="1784">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3452" from="642" to="643">
<condition id="1785">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3453" from="643" to="644">
<condition id="1786">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3454" from="644" to="645">
<condition id="1787">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="646" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(double* %result) nounwind, !map !1333

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="647" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecTopModule([20 x i8]* @s_compute_acoustics_s) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="648" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64">
<![CDATA[
:2  %ua = alloca [10000 x double], align 8

]]></Node>
<StgValue><ssdm name="ua"/></StgValue>
</operation>

<operation id="649" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64">
<![CDATA[
:3  %ub = alloca [10000 x double], align 8

]]></Node>
<StgValue><ssdm name="ub"/></StgValue>
</operation>

<operation id="650" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64">
<![CDATA[
:4  %uc = alloca [10000 x double], align 8

]]></Node>
<StgValue><ssdm name="uc"/></StgValue>
</operation>

<operation id="651" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [12 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="652" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecInterface(double* %result, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="653" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  store i32 100, i32* @ny, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="654" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  store i32 100, i32* @nx, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="655" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %meminst

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="656" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
meminst:0  %invdar = phi i7 [ 0, %0 ], [ %indvarinc, %meminst45 ]

]]></Node>
<StgValue><ssdm name="invdar"/></StgValue>
</operation>

<operation id="657" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
meminst:1  %phi_mul = phi i14 [ 0, %0 ], [ %next_mul, %meminst45 ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="658" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst:2  %next_mul = add i14 %phi_mul, 100

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="659" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
meminst:3  %indvarinc = add i7 %invdar, 1

]]></Node>
<StgValue><ssdm name="indvarinc"/></StgValue>
</operation>

<operation id="660" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="661" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
meminst:5  br label %meminst46

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="662" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
meminst46:0  %invdar1 = phi i7 [ 0, %meminst ], [ %indvarinc1, %meminst46 ]

]]></Node>
<StgValue><ssdm name="invdar1"/></StgValue>
</operation>

<operation id="663" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
meminst46:1  %indvarinc1 = add i7 %invdar1, 1

]]></Node>
<StgValue><ssdm name="indvarinc1"/></StgValue>
</operation>

<operation id="664" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="14" op_0_bw="7">
<![CDATA[
meminst46:2  %tmp_1_cast = zext i7 %invdar1 to i14

]]></Node>
<StgValue><ssdm name="tmp_1_cast"/></StgValue>
</operation>

<operation id="665" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst46:3  %tmp_29 = add i14 %phi_mul, %tmp_1_cast

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="666" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="14">
<![CDATA[
meminst46:4  %tmp_39_cast = zext i14 %tmp_29 to i64

]]></Node>
<StgValue><ssdm name="tmp_39_cast"/></StgValue>
</operation>

<operation id="667" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst46:5  %ua_addr = getelementptr [10000 x double]* %ua, i64 0, i64 %tmp_39_cast

]]></Node>
<StgValue><ssdm name="ua_addr"/></StgValue>
</operation>

<operation id="668" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
meminst46:6  store double 0.000000e+00, double* %ua_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="669" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
meminst46:7  %tmp_2 = icmp eq i7 %invdar1, -29

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="670" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
meminst46:8  %empty_36 = call i32 (...)* @_ssdm_op_SpecLoopName([10 x i8]* @memset_ua_str) nounwind

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="671" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst46:9  %empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="672" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst46:10  br i1 %tmp_2, label %meminst45, label %meminst46

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="673" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
meminst45:0  %tmp_3 = icmp eq i7 %invdar, -29

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="674" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
meminst45:1  %empty_38 = call i32 (...)* @_ssdm_op_SpecLoopName([10 x i8]* @memset_ua_str) nounwind

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="675" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst45:2  br i1 %tmp_3, label %meminst49.preheader, label %meminst

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="676" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
meminst49.preheader:0  br label %meminst49

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="677" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
meminst49:0  %invdar2 = phi i7 [ %indvarinc2, %meminst4952 ], [ 0, %meminst49.preheader ]

]]></Node>
<StgValue><ssdm name="invdar2"/></StgValue>
</operation>

<operation id="678" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
meminst49:1  %phi_mul5 = phi i14 [ %next_mul6, %meminst4952 ], [ 0, %meminst49.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul5"/></StgValue>
</operation>

<operation id="679" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst49:2  %next_mul6 = add i14 %phi_mul5, 100

]]></Node>
<StgValue><ssdm name="next_mul6"/></StgValue>
</operation>

<operation id="680" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
meminst49:3  %indvarinc2 = add i7 %invdar2, 1

]]></Node>
<StgValue><ssdm name="indvarinc2"/></StgValue>
</operation>

<operation id="681" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst49:4  %empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="682" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
meminst49:5  br label %meminst53

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="683" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
meminst53:0  %invdar3 = phi i7 [ 0, %meminst49 ], [ %indvarinc3, %meminst53 ]

]]></Node>
<StgValue><ssdm name="invdar3"/></StgValue>
</operation>

<operation id="684" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
meminst53:1  %indvarinc3 = add i7 %invdar3, 1

]]></Node>
<StgValue><ssdm name="indvarinc3"/></StgValue>
</operation>

<operation id="685" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="14" op_0_bw="7">
<![CDATA[
meminst53:2  %tmp_5_cast = zext i7 %invdar3 to i14

]]></Node>
<StgValue><ssdm name="tmp_5_cast"/></StgValue>
</operation>

<operation id="686" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst53:3  %tmp_32 = add i14 %phi_mul5, %tmp_5_cast

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="687" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="14">
<![CDATA[
meminst53:4  %tmp_54_cast = zext i14 %tmp_32 to i64

]]></Node>
<StgValue><ssdm name="tmp_54_cast"/></StgValue>
</operation>

<operation id="688" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst53:5  %ub_addr = getelementptr [10000 x double]* %ub, i64 0, i64 %tmp_54_cast

]]></Node>
<StgValue><ssdm name="ub_addr"/></StgValue>
</operation>

<operation id="689" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
meminst53:6  store double 0.000000e+00, double* %ub_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="690" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
meminst53:7  %tmp_6 = icmp eq i7 %invdar3, -29

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="691" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
meminst53:8  %empty_40 = call i32 (...)* @_ssdm_op_SpecLoopName([10 x i8]* @memset_ub_str) nounwind

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="692" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst53:9  %empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="693" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst53:10  br i1 %tmp_6, label %meminst4952, label %meminst53

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="694" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
meminst4952:0  %tmp_7 = icmp eq i7 %invdar2, -29

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="695" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
meminst4952:1  %empty_42 = call i32 (...)* @_ssdm_op_SpecLoopName([10 x i8]* @memset_ub_str) nounwind

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="696" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst4952:2  br i1 %tmp_7, label %meminst56.preheader, label %meminst49

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="697" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
meminst56.preheader:0  br label %meminst56

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="698" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
meminst56:0  %invdar4 = phi i7 [ %indvarinc4, %meminst5659 ], [ 0, %meminst56.preheader ]

]]></Node>
<StgValue><ssdm name="invdar4"/></StgValue>
</operation>

<operation id="699" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
meminst56:1  %phi_mul7 = phi i14 [ %next_mul8, %meminst5659 ], [ 0, %meminst56.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul7"/></StgValue>
</operation>

<operation id="700" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst56:2  %next_mul8 = add i14 %phi_mul7, 100

]]></Node>
<StgValue><ssdm name="next_mul8"/></StgValue>
</operation>

<operation id="701" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
meminst56:3  %indvarinc4 = add i7 %invdar4, 1

]]></Node>
<StgValue><ssdm name="indvarinc4"/></StgValue>
</operation>

<operation id="702" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst56:4  %empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="703" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
meminst56:5  br label %meminst60

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="704" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
meminst60:0  %invdar5 = phi i7 [ 0, %meminst56 ], [ %indvarinc5, %meminst60 ]

]]></Node>
<StgValue><ssdm name="invdar5"/></StgValue>
</operation>

<operation id="705" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
meminst60:1  %indvarinc5 = add i7 %invdar5, 1

]]></Node>
<StgValue><ssdm name="indvarinc5"/></StgValue>
</operation>

<operation id="706" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="14" op_0_bw="7">
<![CDATA[
meminst60:2  %tmp_9_cast = zext i7 %invdar5 to i14

]]></Node>
<StgValue><ssdm name="tmp_9_cast"/></StgValue>
</operation>

<operation id="707" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst60:3  %tmp_35 = add i14 %phi_mul7, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="708" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="14">
<![CDATA[
meminst60:4  %tmp_94_cast = zext i14 %tmp_35 to i64

]]></Node>
<StgValue><ssdm name="tmp_94_cast"/></StgValue>
</operation>

<operation id="709" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst60:5  %uc_addr = getelementptr [10000 x double]* %uc, i64 0, i64 %tmp_94_cast

]]></Node>
<StgValue><ssdm name="uc_addr"/></StgValue>
</operation>

<operation id="710" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
meminst60:6  store double 0.000000e+00, double* %uc_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="711" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
meminst60:7  %tmp_s = icmp eq i7 %invdar5, -29

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="712" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
meminst60:8  %empty_44 = call i32 (...)* @_ssdm_op_SpecLoopName([10 x i8]* @memset_uc_str) nounwind

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="713" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst60:9  %empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="714" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst60:10  br i1 %tmp_s, label %meminst5659, label %meminst60

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="715" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
meminst5659:0  %tmp_10 = icmp eq i7 %invdar4, -29

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="716" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
meminst5659:1  %empty_46 = call i32 (...)* @_ssdm_op_SpecLoopName([10 x i8]* @memset_uc_str) nounwind

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="717" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst5659:2  br i1 %tmp_10, label %1, label %meminst56

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="718" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32">
<![CDATA[
:0  %source_active_assign = alloca i32

]]></Node>
<StgValue><ssdm name="source_active_assign"/></StgValue>
</operation>

<operation id="719" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  store i32 100, i32* @scenario_nx, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="720" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  store i32 100, i32* @scenario_ny, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="721" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  store double 2.000000e-01, double* @scenario_H, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="722" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  store double 3.000000e+01, double* @scenario_MAX_TIME, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="723" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  store double 5.000000e-02, double* @scenario_TIME_STEP, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="724" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  store i32 0, i32* @scenario_source_x, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="725" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  store i32 0, i32* @scenario_source_y, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="726" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  store double 2.000000e+02, double* @scenario_source_p_am, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="727" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  store i32 0, i32* @scenario_nr_struct, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="728" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32">
<![CDATA[
:10  %radius = load i32* @scenario_source_radi, align 8

]]></Node>
<StgValue><ssdm name="radius"/></StgValue>
</operation>

<operation id="729" st_id="7" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="32">
<![CDATA[
:11  %tmp_179_i3 = sitofp i32 %radius to double

]]></Node>
<StgValue><ssdm name="tmp_179_i3"/></StgValue>
</operation>

<operation id="730" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  store i32 1, i32* %source_active_assign

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="731" st_id="8" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="32">
<![CDATA[
:11  %tmp_179_i3 = sitofp i32 %radius to double

]]></Node>
<StgValue><ssdm name="tmp_179_i3"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="732" st_id="9" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="32">
<![CDATA[
:11  %tmp_179_i3 = sitofp i32 %radius to double

]]></Node>
<StgValue><ssdm name="tmp_179_i3"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="733" st_id="10" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="32">
<![CDATA[
:11  %tmp_179_i3 = sitofp i32 %radius to double

]]></Node>
<StgValue><ssdm name="tmp_179_i3"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="734" st_id="11" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="32">
<![CDATA[
:11  %tmp_179_i3 = sitofp i32 %radius to double

]]></Node>
<StgValue><ssdm name="tmp_179_i3"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="735" st_id="12" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="32">
<![CDATA[
:11  %tmp_179_i3 = sitofp i32 %radius to double

]]></Node>
<StgValue><ssdm name="tmp_179_i3"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="736" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64">
<![CDATA[
:12  %tmp_179_i21_to_int = bitcast double %tmp_179_i3 to i64

]]></Node>
<StgValue><ssdm name="tmp_179_i21_to_int"/></StgValue>
</operation>

<operation id="737" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="52" op_0_bw="64">
<![CDATA[
:13  %tmp = trunc i64 %tmp_179_i21_to_int to i52

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="738" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
:14  %notrhs8 = icmp eq i52 %tmp, 0

]]></Node>
<StgValue><ssdm name="notrhs8"/></StgValue>
</operation>

<operation id="739" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="740" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64">
<![CDATA[
.loopexit:1  %MAX_TIME_load = load double* @MAX_TIME, align 8

]]></Node>
<StgValue><ssdm name="MAX_TIME_load"/></StgValue>
</operation>

<operation id="741" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64">
<![CDATA[
.loopexit:2  %TIME_STEP_load = load double* @TIME_STEP, align 8

]]></Node>
<StgValue><ssdm name="TIME_STEP_load"/></StgValue>
</operation>

<operation id="742" st_id="14" stage="31" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit:3  %x_assign = fdiv double %MAX_TIME_load, %TIME_STEP_load

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="743" st_id="15" stage="30" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit:3  %x_assign = fdiv double %MAX_TIME_load, %TIME_STEP_load

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="744" st_id="16" stage="29" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit:3  %x_assign = fdiv double %MAX_TIME_load, %TIME_STEP_load

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="745" st_id="17" stage="28" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit:3  %x_assign = fdiv double %MAX_TIME_load, %TIME_STEP_load

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="746" st_id="18" stage="27" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit:3  %x_assign = fdiv double %MAX_TIME_load, %TIME_STEP_load

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="747" st_id="19" stage="26" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit:3  %x_assign = fdiv double %MAX_TIME_load, %TIME_STEP_load

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="748" st_id="20" stage="25" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit:3  %x_assign = fdiv double %MAX_TIME_load, %TIME_STEP_load

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="749" st_id="21" stage="24" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit:3  %x_assign = fdiv double %MAX_TIME_load, %TIME_STEP_load

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="750" st_id="22" stage="23" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit:3  %x_assign = fdiv double %MAX_TIME_load, %TIME_STEP_load

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="751" st_id="23" stage="22" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit:3  %x_assign = fdiv double %MAX_TIME_load, %TIME_STEP_load

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="752" st_id="24" stage="21" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit:3  %x_assign = fdiv double %MAX_TIME_load, %TIME_STEP_load

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="753" st_id="25" stage="20" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit:3  %x_assign = fdiv double %MAX_TIME_load, %TIME_STEP_load

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="754" st_id="26" stage="19" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit:3  %x_assign = fdiv double %MAX_TIME_load, %TIME_STEP_load

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="755" st_id="27" stage="18" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit:3  %x_assign = fdiv double %MAX_TIME_load, %TIME_STEP_load

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="756" st_id="28" stage="17" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit:3  %x_assign = fdiv double %MAX_TIME_load, %TIME_STEP_load

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="757" st_id="29" stage="16" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit:3  %x_assign = fdiv double %MAX_TIME_load, %TIME_STEP_load

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="758" st_id="30" stage="15" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit:3  %x_assign = fdiv double %MAX_TIME_load, %TIME_STEP_load

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="759" st_id="31" stage="14" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit:3  %x_assign = fdiv double %MAX_TIME_load, %TIME_STEP_load

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="760" st_id="32" stage="13" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit:3  %x_assign = fdiv double %MAX_TIME_load, %TIME_STEP_load

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="761" st_id="33" stage="12" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit:3  %x_assign = fdiv double %MAX_TIME_load, %TIME_STEP_load

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="762" st_id="34" stage="11" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit:3  %x_assign = fdiv double %MAX_TIME_load, %TIME_STEP_load

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="763" st_id="35" stage="10" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit:3  %x_assign = fdiv double %MAX_TIME_load, %TIME_STEP_load

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="764" st_id="36" stage="9" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit:3  %x_assign = fdiv double %MAX_TIME_load, %TIME_STEP_load

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="765" st_id="37" stage="8" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit:3  %x_assign = fdiv double %MAX_TIME_load, %TIME_STEP_load

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="766" st_id="38" stage="7" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit:3  %x_assign = fdiv double %MAX_TIME_load, %TIME_STEP_load

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="767" st_id="39" stage="6" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit:3  %x_assign = fdiv double %MAX_TIME_load, %TIME_STEP_load

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="768" st_id="40" stage="5" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit:3  %x_assign = fdiv double %MAX_TIME_load, %TIME_STEP_load

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="769" st_id="41" stage="4" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit:3  %x_assign = fdiv double %MAX_TIME_load, %TIME_STEP_load

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="770" st_id="42" stage="3" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit:3  %x_assign = fdiv double %MAX_TIME_load, %TIME_STEP_load

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="771" st_id="43" stage="2" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit:3  %x_assign = fdiv double %MAX_TIME_load, %TIME_STEP_load

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="772" st_id="44" stage="1" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit:3  %x_assign = fdiv double %MAX_TIME_load, %TIME_STEP_load

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="773" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64">
<![CDATA[
.loopexit:4  %p_Val2_s = bitcast double %x_assign to i64

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="774" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.loopexit:5  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="775" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit:6  %loc_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="loc_V"/></StgValue>
</operation>

<operation id="776" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="52" op_0_bw="64">
<![CDATA[
.loopexit:7  %loc_V_5 = trunc i64 %p_Val2_s to i52

]]></Node>
<StgValue><ssdm name="loc_V_5"/></StgValue>
</operation>

<operation id="777" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
.loopexit:8  %p_Result_12 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %loc_V_5) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_12"/></StgValue>
</operation>

<operation id="778" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="136" op_0_bw="53">
<![CDATA[
.loopexit:9  %tmp_i_i = zext i53 %p_Result_12 to i136

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="779" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="12" op_0_bw="11">
<![CDATA[
.loopexit:10  %tmp_i_i_i_cast = zext i11 %loc_V to i12

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_cast"/></StgValue>
</operation>

<operation id="780" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.loopexit:11  %sh_assign = add i12 -1023, %tmp_i_i_i_cast

]]></Node>
<StgValue><ssdm name="sh_assign"/></StgValue>
</operation>

<operation id="781" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
.loopexit:12  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign, i32 11)

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="782" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.loopexit:13  %tmp_i_i_47 = sub i11 1023, %loc_V

]]></Node>
<StgValue><ssdm name="tmp_i_i_47"/></StgValue>
</operation>

<operation id="783" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="12" op_0_bw="11">
<![CDATA[
.loopexit:14  %tmp_i_i_cast = sext i11 %tmp_i_i_47 to i12

]]></Node>
<StgValue><ssdm name="tmp_i_i_cast"/></StgValue>
</operation>

<operation id="784" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.loopexit:15  %sh_assign_1 = select i1 %isNeg, i12 %tmp_i_i_cast, i12 %sh_assign

]]></Node>
<StgValue><ssdm name="sh_assign_1"/></StgValue>
</operation>

<operation id="785" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="12">
<![CDATA[
.loopexit:16  %sh_assign_1_cast = sext i12 %sh_assign_1 to i32

]]></Node>
<StgValue><ssdm name="sh_assign_1_cast"/></StgValue>
</operation>

<operation id="786" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="136" op_0_bw="32">
<![CDATA[
.loopexit:17  %tmp_239_i_i = zext i32 %sh_assign_1_cast to i136

]]></Node>
<StgValue><ssdm name="tmp_239_i_i"/></StgValue>
</operation>

<operation id="787" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="53" op_0_bw="32">
<![CDATA[
.loopexit:18  %tmp_239_i_i_cast = zext i32 %sh_assign_1_cast to i53

]]></Node>
<StgValue><ssdm name="tmp_239_i_i_cast"/></StgValue>
</operation>

<operation id="788" st_id="45" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
.loopexit:19  %tmp_240_i_i = lshr i53 %p_Result_12, %tmp_239_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp_240_i_i"/></StgValue>
</operation>

<operation id="789" st_id="45" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="136" op_0_bw="136" op_1_bw="136">
<![CDATA[
.loopexit:20  %tmp_241_i_i = shl i136 %tmp_i_i, %tmp_239_i_i

]]></Node>
<StgValue><ssdm name="tmp_241_i_i"/></StgValue>
</operation>

<operation id="790" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="53" op_2_bw="32">
<![CDATA[
.loopexit:21  %tmp_50 = call i1 @_ssdm_op_BitSelect.i1.i53.i32(i53 %tmp_240_i_i, i32 52)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="791" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="1">
<![CDATA[
.loopexit:22  %tmp_38 = zext i1 %tmp_50 to i32

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="792" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="136" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit:23  %tmp_39 = call i32 @_ssdm_op_PartSelect.i32.i136.i32.i32(i136 %tmp_241_i_i, i32 52, i32 83)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="793" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.loopexit:24  %p_Val2_30 = select i1 %isNeg, i32 %tmp_38, i32 %tmp_39

]]></Node>
<StgValue><ssdm name="p_Val2_30"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="794" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit:0  %step = phi i32 [ 0, %1 ], [ %step_1, %.loopexit.backedge ]

]]></Node>
<StgValue><ssdm name="step"/></StgValue>
</operation>

<operation id="795" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1793">
<or_exp><and_exp><literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:25  %p_Val2_i_i = sub i32 0, %p_Val2_30

]]></Node>
<StgValue><ssdm name="p_Val2_i_i"/></StgValue>
</operation>

<operation id="796" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.loopexit:26  %p_Val2_32 = select i1 %p_Result_s, i32 %p_Val2_i_i, i32 %p_Val2_30

]]></Node>
<StgValue><ssdm name="p_Val2_32"/></StgValue>
</operation>

<operation id="797" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:27  %tmp_11 = icmp slt i32 %step, %p_Val2_32

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="798" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:28  %step_1 = add nsw i32 1, %step

]]></Node>
<StgValue><ssdm name="step_1"/></StgValue>
</operation>

<operation id="799" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:29  br i1 %tmp_11, label %2, label %burst.wr.header.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="800" st_id="46" stage="36" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="3" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_13 = srem i32 %step, 3

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="801" st_id="46" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
burst.wr.header.preheader:0  %result_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.doubleP(double* %result, i32 10000) nounwind

]]></Node>
<StgValue><ssdm name="result_wr_req"/></StgValue>
</operation>

<operation id="802" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.header.preheader:1  br label %burst.wr.header

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="803" st_id="47" stage="35" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="3" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_13 = srem i32 %step, 3

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="804" st_id="48" stage="34" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="3" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_13 = srem i32 %step, 3

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="805" st_id="49" stage="33" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="3" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_13 = srem i32 %step, 3

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="806" st_id="50" stage="32" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="3" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_13 = srem i32 %step, 3

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="807" st_id="51" stage="31" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="3" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_13 = srem i32 %step, 3

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="808" st_id="52" stage="30" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="3" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_13 = srem i32 %step, 3

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="809" st_id="53" stage="29" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="3" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_13 = srem i32 %step, 3

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="810" st_id="54" stage="28" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="3" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_13 = srem i32 %step, 3

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="811" st_id="55" stage="27" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="3" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_13 = srem i32 %step, 3

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="812" st_id="56" stage="26" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="3" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_13 = srem i32 %step, 3

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="813" st_id="57" stage="25" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="3" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_13 = srem i32 %step, 3

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="814" st_id="58" stage="24" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="3" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_13 = srem i32 %step, 3

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="815" st_id="59" stage="23" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="3" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_13 = srem i32 %step, 3

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="816" st_id="60" stage="22" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="3" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_13 = srem i32 %step, 3

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="817" st_id="61" stage="21" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="3" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_13 = srem i32 %step, 3

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="818" st_id="62" stage="20" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="3" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_13 = srem i32 %step, 3

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="819" st_id="63" stage="19" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="3" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_13 = srem i32 %step, 3

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="820" st_id="64" stage="18" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="3" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_13 = srem i32 %step, 3

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="821" st_id="65" stage="17" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="3" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_13 = srem i32 %step, 3

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="822" st_id="66" stage="16" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="3" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_13 = srem i32 %step, 3

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="823" st_id="67" stage="15" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="3" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_13 = srem i32 %step, 3

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="824" st_id="68" stage="14" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="3" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_13 = srem i32 %step, 3

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="825" st_id="69" stage="13" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="3" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_13 = srem i32 %step, 3

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="826" st_id="70" stage="12" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="3" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_13 = srem i32 %step, 3

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="827" st_id="71" stage="11" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="3" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_13 = srem i32 %step, 3

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="828" st_id="72" stage="10" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="3" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_13 = srem i32 %step, 3

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="829" st_id="73" stage="9" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="3" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_13 = srem i32 %step, 3

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="830" st_id="74" stage="8" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="3" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_13 = srem i32 %step, 3

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="831" st_id="75" stage="7" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="3" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_13 = srem i32 %step, 3

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="832" st_id="76" stage="6" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="3" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_13 = srem i32 %step, 3

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="833" st_id="77" stage="5" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="3" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_13 = srem i32 %step, 3

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="834" st_id="78" stage="4" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="3" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_13 = srem i32 %step, 3

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="835" st_id="79" stage="3" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="3" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_13 = srem i32 %step, 3

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="836" st_id="80" stage="2" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="3" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_13 = srem i32 %step, 3

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="837" st_id="81" stage="1" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="3" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_13 = srem i32 %step, 3

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="838" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="3" op_0_bw="3">
<![CDATA[
:1  %tmp_54 = trunc i32 %tmp_13 to i3

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="839" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %tmp_14 = icmp eq i3 %tmp_54, 0

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="840" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_14, label %3, label %26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="841" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %tmp_17 = icmp eq i3 %tmp_54, 1

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="842" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_17, label %27, label %50

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="843" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %tmp_24 = icmp eq i3 %tmp_54, 2

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="844" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_24, label %51, label %.loopexit.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="845" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_17" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_78 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_32, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="846" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_17" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %p_neg1 = sub i32 0, %p_Val2_32

]]></Node>
<StgValue><ssdm name="p_neg1"/></StgValue>
</operation>

<operation id="847" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_17" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %p_lshr1 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %p_neg1, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="p_lshr1"/></StgValue>
</operation>

<operation id="848" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_17" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="31">
<![CDATA[
:3  %tmp_86 = zext i31 %p_lshr1 to i32

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="849" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_17" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %p_neg_t1 = sub i32 0, %tmp_86

]]></Node>
<StgValue><ssdm name="p_neg_t1"/></StgValue>
</operation>

<operation id="850" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_17" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %p_lshr_f1 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %p_Val2_32, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="p_lshr_f1"/></StgValue>
</operation>

<operation id="851" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_17" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="31">
<![CDATA[
:6  %tmp_87 = zext i31 %p_lshr_f1 to i32

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="852" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_17" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %tmp_26 = select i1 %tmp_78, i32 %p_neg_t1, i32 %tmp_87

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="853" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_17" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_27 = icmp slt i32 %step, %tmp_26

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="854" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_17" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %tmp_27, label %52, label %53

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="855" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_17" val="0"/>
<literal name="tmp_24" val="1"/>
<literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32">
<![CDATA[
:0  %source_active_assign_5 = load i32* %source_active_assign

]]></Node>
<StgValue><ssdm name="source_active_assign_5"/></StgValue>
</operation>

<operation id="856" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_17" val="0"/>
<literal name="tmp_24" val="1"/>
<literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_95 = icmp eq i32 %source_active_assign_5, 0

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="857" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_17" val="0"/>
<literal name="tmp_24" val="1"/>
<literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_95, label %.loopexit3, label %.preheader2.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="858" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_17" val="0"/>
<literal name="tmp_24" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:0  br label %.preheader2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="859" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_17" val="0"/>
<literal name="tmp_24" val="1"/>
<literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="64">
<![CDATA[
:0  %scenario_source_p_am_2 = load double* @scenario_source_p_am, align 8

]]></Node>
<StgValue><ssdm name="scenario_source_p_am_2"/></StgValue>
</operation>

<operation id="860" st_id="81" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_17" val="0"/>
<literal name="tmp_24" val="1"/>
<literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="64" op_4_bw="64">
<![CDATA[
:1  call fastcc void @pulse_source(i32 %radius, i32 %step, double %scenario_source_p_am_2, [10000 x double]* %ub) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="861" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_32, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="862" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %p_neg5 = sub i32 0, %p_Val2_32

]]></Node>
<StgValue><ssdm name="p_neg5"/></StgValue>
</operation>

<operation id="863" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %p_lshr6 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %p_neg5, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="p_lshr6"/></StgValue>
</operation>

<operation id="864" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="31">
<![CDATA[
:3  %tmp_47 = zext i31 %p_lshr6 to i32

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="865" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %p_neg_t7 = sub i32 0, %tmp_47

]]></Node>
<StgValue><ssdm name="p_neg_t7"/></StgValue>
</operation>

<operation id="866" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %p_lshr_f8 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %p_Val2_32, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="p_lshr_f8"/></StgValue>
</operation>

<operation id="867" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="31">
<![CDATA[
:6  %tmp_49 = zext i31 %p_lshr_f8 to i32

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="868" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %tmp_18 = select i1 %tmp_57, i32 %p_neg_t7, i32 %tmp_49

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="869" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_21 = icmp slt i32 %step, %tmp_18

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="870" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %tmp_21, label %28, label %29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="871" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_17" val="1"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32">
<![CDATA[
:0  %source_active_assign_3 = load i32* %source_active_assign

]]></Node>
<StgValue><ssdm name="source_active_assign_3"/></StgValue>
</operation>

<operation id="872" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_17" val="1"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_70 = icmp eq i32 %source_active_assign_3, 0

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="873" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_17" val="1"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_70, label %.loopexit8, label %.preheader7.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="874" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_17" val="1"/>
<literal name="tmp_21" val="0"/>
<literal name="tmp_70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.preheader:0  br label %.preheader7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="875" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_17" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="64">
<![CDATA[
:0  %scenario_source_p_am_1 = load double* @scenario_source_p_am, align 8

]]></Node>
<StgValue><ssdm name="scenario_source_p_am_1"/></StgValue>
</operation>

<operation id="876" st_id="81" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_17" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="64" op_4_bw="64">
<![CDATA[
:1  call fastcc void @pulse_source(i32 %radius, i32 %step, double %scenario_source_p_am_1, [10000 x double]* %ua) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="877" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_32, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="878" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %p_neg = sub i32 0, %p_Val2_32

]]></Node>
<StgValue><ssdm name="p_neg"/></StgValue>
</operation>

<operation id="879" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %p_lshr = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %p_neg, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="p_lshr"/></StgValue>
</operation>

<operation id="880" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="32" op_0_bw="31">
<![CDATA[
:3  %tmp_41 = zext i31 %p_lshr to i32

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="881" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %p_neg_t = sub i32 0, %tmp_41

]]></Node>
<StgValue><ssdm name="p_neg_t"/></StgValue>
</operation>

<operation id="882" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %p_lshr_f = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %p_Val2_32, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="p_lshr_f"/></StgValue>
</operation>

<operation id="883" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="32" op_0_bw="31">
<![CDATA[
:6  %tmp_42 = zext i31 %p_lshr_f to i32

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="884" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %tmp_15 = select i1 %tmp_56, i32 %p_neg_t, i32 %tmp_42

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="885" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_16 = icmp slt i32 %step, %tmp_15

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="886" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %tmp_16, label %4, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="887" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="32" op_0_bw="32">
<![CDATA[
:0  %source_active_assign_1 = load i32* %source_active_assign

]]></Node>
<StgValue><ssdm name="source_active_assign_1"/></StgValue>
</operation>

<operation id="888" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_44 = icmp eq i32 %source_active_assign_1, 0

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="889" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_44, label %.loopexit13, label %.preheader12.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="890" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_16" val="0"/>
<literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="0" op_0_bw="0">
<![CDATA[
.preheader12.preheader:0  br label %.preheader12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="891" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="64" op_0_bw="64">
<![CDATA[
:0  %scenario_source_p_am = load double* @scenario_source_p_am, align 8

]]></Node>
<StgValue><ssdm name="scenario_source_p_am"/></StgValue>
</operation>

<operation id="892" st_id="81" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="64" op_4_bw="64">
<![CDATA[
:1  call fastcc void @pulse_source(i32 %radius, i32 %step, double %scenario_source_p_am, [10000 x double]* %uc) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="893" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader2:0  %x_assign_6 = phi i32 [ %i_4, %.preheader2.loopexit ], [ 0, %.preheader2.preheader ]

]]></Node>
<StgValue><ssdm name="x_assign_6"/></StgValue>
</operation>

<operation id="894" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.preheader2:1  %phi_mul2 = phi i64 [ %next_mul3, %.preheader2.loopexit ], [ 0, %.preheader2.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul2"/></StgValue>
</operation>

<operation id="895" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="15" op_0_bw="64">
<![CDATA[
.preheader2:2  %tmp_103 = trunc i64 %phi_mul2 to i15

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="896" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader2:3  %next_mul3 = add i64 100, %phi_mul2

]]></Node>
<StgValue><ssdm name="next_mul3"/></StgValue>
</operation>

<operation id="897" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32">
<![CDATA[
.preheader2:4  %ny_load_2 = load i32* @ny, align 4

]]></Node>
<StgValue><ssdm name="ny_load_2"/></StgValue>
</operation>

<operation id="898" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2:5  %tmp_33 = icmp slt i32 %x_assign_6, %ny_load_2

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="899" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2:6  %i_4 = add nsw i32 1, %x_assign_6

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="900" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:7  br i1 %tmp_33, label %.preheader1.preheader, label %.loopexit3.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="901" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="902" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit3.loopexit:0  store i32 0, i32* %source_active_assign

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="903" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp><literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0">
<![CDATA[
.loopexit3.loopexit:1  br label %.loopexit3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="904" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader1:0  %y_assign_5 = phi i32 [ %j_2, %._crit_edge35 ], [ 0, %.preheader1.preheader ]

]]></Node>
<StgValue><ssdm name="y_assign_5"/></StgValue>
</operation>

<operation id="905" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32">
<![CDATA[
.preheader1:1  %nx_load_2 = load i32* @nx, align 4

]]></Node>
<StgValue><ssdm name="nx_load_2"/></StgValue>
</operation>

<operation id="906" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:2  %tmp_48 = icmp slt i32 %y_assign_5, %nx_load_2

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="907" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:3  %j_2 = add nsw i32 %y_assign_5, 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="908" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:4  br i1 %tmp_48, label %54, label %.preheader2.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="909" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32">
<![CDATA[
:0  %scenario_source_x_lo_4 = load i32* @scenario_source_x, align 8

]]></Node>
<StgValue><ssdm name="scenario_source_x_lo_4"/></StgValue>
</operation>

<operation id="910" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_i2 = sub nsw i32 %scenario_source_x_lo_4, %x_assign_6

]]></Node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="911" st_id="83" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_172_i2 = sitofp i32 %tmp_i2 to double

]]></Node>
<StgValue><ssdm name="tmp_172_i2"/></StgValue>
</operation>

<operation id="912" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32">
<![CDATA[
:4  %scenario_source_y_lo_4 = load i32* @scenario_source_y, align 4

]]></Node>
<StgValue><ssdm name="scenario_source_y_lo_4"/></StgValue>
</operation>

<operation id="913" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_174_i2 = sub nsw i32 %scenario_source_y_lo_4, %y_assign_5

]]></Node>
<StgValue><ssdm name="tmp_174_i2"/></StgValue>
</operation>

<operation id="914" st_id="83" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_175_i2 = sitofp i32 %tmp_174_i2 to double

]]></Node>
<StgValue><ssdm name="tmp_175_i2"/></StgValue>
</operation>

<operation id="915" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.loopexit:0  br label %.preheader2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="916" st_id="84" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_172_i2 = sitofp i32 %tmp_i2 to double

]]></Node>
<StgValue><ssdm name="tmp_172_i2"/></StgValue>
</operation>

<operation id="917" st_id="84" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_175_i2 = sitofp i32 %tmp_174_i2 to double

]]></Node>
<StgValue><ssdm name="tmp_175_i2"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="918" st_id="85" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_172_i2 = sitofp i32 %tmp_i2 to double

]]></Node>
<StgValue><ssdm name="tmp_172_i2"/></StgValue>
</operation>

<operation id="919" st_id="85" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_175_i2 = sitofp i32 %tmp_174_i2 to double

]]></Node>
<StgValue><ssdm name="tmp_175_i2"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="920" st_id="86" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_172_i2 = sitofp i32 %tmp_i2 to double

]]></Node>
<StgValue><ssdm name="tmp_172_i2"/></StgValue>
</operation>

<operation id="921" st_id="86" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_175_i2 = sitofp i32 %tmp_174_i2 to double

]]></Node>
<StgValue><ssdm name="tmp_175_i2"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="922" st_id="87" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_172_i2 = sitofp i32 %tmp_i2 to double

]]></Node>
<StgValue><ssdm name="tmp_172_i2"/></StgValue>
</operation>

<operation id="923" st_id="87" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_175_i2 = sitofp i32 %tmp_174_i2 to double

]]></Node>
<StgValue><ssdm name="tmp_175_i2"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="924" st_id="88" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_172_i2 = sitofp i32 %tmp_i2 to double

]]></Node>
<StgValue><ssdm name="tmp_172_i2"/></StgValue>
</operation>

<operation id="925" st_id="88" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_175_i2 = sitofp i32 %tmp_174_i2 to double

]]></Node>
<StgValue><ssdm name="tmp_175_i2"/></StgValue>
</operation>

<operation id="926" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13  %tmp_112 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_179_i21_to_int, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="927" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:17  %notlhs6 = icmp ne i11 %tmp_112, -1

]]></Node>
<StgValue><ssdm name="notlhs6"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="928" st_id="89" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_173_i2 = fmul double %tmp_172_i2, %tmp_172_i2

]]></Node>
<StgValue><ssdm name="tmp_173_i2"/></StgValue>
</operation>

<operation id="929" st_id="89" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_176_i2 = fmul double %tmp_175_i2, %tmp_175_i2

]]></Node>
<StgValue><ssdm name="tmp_176_i2"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="930" st_id="90" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_173_i2 = fmul double %tmp_172_i2, %tmp_172_i2

]]></Node>
<StgValue><ssdm name="tmp_173_i2"/></StgValue>
</operation>

<operation id="931" st_id="90" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_176_i2 = fmul double %tmp_175_i2, %tmp_175_i2

]]></Node>
<StgValue><ssdm name="tmp_176_i2"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="932" st_id="91" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_173_i2 = fmul double %tmp_172_i2, %tmp_172_i2

]]></Node>
<StgValue><ssdm name="tmp_173_i2"/></StgValue>
</operation>

<operation id="933" st_id="91" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_176_i2 = fmul double %tmp_175_i2, %tmp_175_i2

]]></Node>
<StgValue><ssdm name="tmp_176_i2"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="934" st_id="92" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_173_i2 = fmul double %tmp_172_i2, %tmp_172_i2

]]></Node>
<StgValue><ssdm name="tmp_173_i2"/></StgValue>
</operation>

<operation id="935" st_id="92" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_176_i2 = fmul double %tmp_175_i2, %tmp_175_i2

]]></Node>
<StgValue><ssdm name="tmp_176_i2"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="936" st_id="93" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_173_i2 = fmul double %tmp_172_i2, %tmp_172_i2

]]></Node>
<StgValue><ssdm name="tmp_173_i2"/></StgValue>
</operation>

<operation id="937" st_id="93" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_176_i2 = fmul double %tmp_175_i2, %tmp_175_i2

]]></Node>
<StgValue><ssdm name="tmp_176_i2"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="938" st_id="94" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_173_i2 = fmul double %tmp_172_i2, %tmp_172_i2

]]></Node>
<StgValue><ssdm name="tmp_173_i2"/></StgValue>
</operation>

<operation id="939" st_id="94" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_176_i2 = fmul double %tmp_175_i2, %tmp_175_i2

]]></Node>
<StgValue><ssdm name="tmp_176_i2"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="940" st_id="95" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_177_i2 = fadd double %tmp_173_i2, %tmp_176_i2

]]></Node>
<StgValue><ssdm name="tmp_177_i2"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="941" st_id="96" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_177_i2 = fadd double %tmp_173_i2, %tmp_176_i2

]]></Node>
<StgValue><ssdm name="tmp_177_i2"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="942" st_id="97" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_177_i2 = fadd double %tmp_173_i2, %tmp_176_i2

]]></Node>
<StgValue><ssdm name="tmp_177_i2"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="943" st_id="98" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_177_i2 = fadd double %tmp_173_i2, %tmp_176_i2

]]></Node>
<StgValue><ssdm name="tmp_177_i2"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="944" st_id="99" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_177_i2 = fadd double %tmp_173_i2, %tmp_176_i2

]]></Node>
<StgValue><ssdm name="tmp_177_i2"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="945" st_id="100" stage="31" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i2 = call double @llvm.sqrt.f64(double %tmp_177_i2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i2"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="946" st_id="101" stage="30" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i2 = call double @llvm.sqrt.f64(double %tmp_177_i2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i2"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="947" st_id="102" stage="29" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i2 = call double @llvm.sqrt.f64(double %tmp_177_i2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i2"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="948" st_id="103" stage="28" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i2 = call double @llvm.sqrt.f64(double %tmp_177_i2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i2"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="949" st_id="104" stage="27" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i2 = call double @llvm.sqrt.f64(double %tmp_177_i2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i2"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="950" st_id="105" stage="26" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i2 = call double @llvm.sqrt.f64(double %tmp_177_i2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i2"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="951" st_id="106" stage="25" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i2 = call double @llvm.sqrt.f64(double %tmp_177_i2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i2"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="952" st_id="107" stage="24" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i2 = call double @llvm.sqrt.f64(double %tmp_177_i2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i2"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="953" st_id="108" stage="23" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i2 = call double @llvm.sqrt.f64(double %tmp_177_i2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i2"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="954" st_id="109" stage="22" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i2 = call double @llvm.sqrt.f64(double %tmp_177_i2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i2"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="955" st_id="110" stage="21" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i2 = call double @llvm.sqrt.f64(double %tmp_177_i2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i2"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="956" st_id="111" stage="20" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i2 = call double @llvm.sqrt.f64(double %tmp_177_i2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i2"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="957" st_id="112" stage="19" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i2 = call double @llvm.sqrt.f64(double %tmp_177_i2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i2"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="958" st_id="113" stage="18" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i2 = call double @llvm.sqrt.f64(double %tmp_177_i2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i2"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="959" st_id="114" stage="17" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i2 = call double @llvm.sqrt.f64(double %tmp_177_i2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i2"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="960" st_id="115" stage="16" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i2 = call double @llvm.sqrt.f64(double %tmp_177_i2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i2"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="961" st_id="116" stage="15" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i2 = call double @llvm.sqrt.f64(double %tmp_177_i2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i2"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="962" st_id="117" stage="14" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i2 = call double @llvm.sqrt.f64(double %tmp_177_i2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i2"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="963" st_id="118" stage="13" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i2 = call double @llvm.sqrt.f64(double %tmp_177_i2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i2"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="964" st_id="119" stage="12" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i2 = call double @llvm.sqrt.f64(double %tmp_177_i2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i2"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="965" st_id="120" stage="11" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i2 = call double @llvm.sqrt.f64(double %tmp_177_i2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i2"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="966" st_id="121" stage="10" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i2 = call double @llvm.sqrt.f64(double %tmp_177_i2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i2"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="967" st_id="122" stage="9" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i2 = call double @llvm.sqrt.f64(double %tmp_177_i2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i2"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="968" st_id="123" stage="8" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i2 = call double @llvm.sqrt.f64(double %tmp_177_i2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i2"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="969" st_id="124" stage="7" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i2 = call double @llvm.sqrt.f64(double %tmp_177_i2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i2"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="970" st_id="125" stage="6" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i2 = call double @llvm.sqrt.f64(double %tmp_177_i2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i2"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="971" st_id="126" stage="5" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i2 = call double @llvm.sqrt.f64(double %tmp_177_i2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i2"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="972" st_id="127" stage="4" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i2 = call double @llvm.sqrt.f64(double %tmp_177_i2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i2"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="973" st_id="128" stage="3" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i2 = call double @llvm.sqrt.f64(double %tmp_177_i2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i2"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="974" st_id="129" stage="2" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i2 = call double @llvm.sqrt.f64(double %tmp_177_i2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i2"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="975" st_id="130" stage="1" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i2 = call double @llvm.sqrt.f64(double %tmp_177_i2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i2"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="976" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="64">
<![CDATA[
:10  %tmp_178_i265_to_int = bitcast double %tmp_178_i2 to i64

]]></Node>
<StgValue><ssdm name="tmp_178_i265_to_int"/></StgValue>
</operation>

<operation id="977" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11  %tmp_108 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_178_i265_to_int, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="978" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="52" op_0_bw="64">
<![CDATA[
:12  %tmp_139 = trunc i64 %tmp_178_i265_to_int to i52

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="979" st_id="131" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:14  %notlhs5 = icmp ne i11 %tmp_108, -1

]]></Node>
<StgValue><ssdm name="notlhs5"/></StgValue>
</operation>

<operation id="980" st_id="131" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
:15  %notrhs5 = icmp eq i52 %tmp_139, 0

]]></Node>
<StgValue><ssdm name="notrhs5"/></StgValue>
</operation>

<operation id="981" st_id="131" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:16  %tmp_115 = or i1 %notrhs5, %notlhs5

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="982" st_id="131" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:18  %tmp_120 = or i1 %notrhs8, %notlhs6

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="983" st_id="131" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:19  %tmp_122 = and i1 %tmp_115, %tmp_120

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="984" st_id="131" stage="1" lat="1">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20  %tmp_127 = fcmp ole double %tmp_178_i2, %tmp_179_i3

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="985" st_id="131" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:21  %tmp_128 = and i1 %tmp_122, %tmp_127

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="986" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:22  br i1 %tmp_128, label %55, label %._crit_edge35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="987" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp><literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="15" op_0_bw="32">
<![CDATA[
:0  %tmp_142 = trunc i32 %y_assign_5 to i15

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="988" st_id="131" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp><literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %tmp_145 = add i15 %tmp_103, %tmp_142

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="989" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp><literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="15">
<![CDATA[
:2  %tmp_154_cast = zext i15 %tmp_145 to i64

]]></Node>
<StgValue><ssdm name="tmp_154_cast"/></StgValue>
</operation>

<operation id="990" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp><literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %ua_addr_3 = getelementptr [10000 x double]* %ua, i64 0, i64 %tmp_154_cast

]]></Node>
<StgValue><ssdm name="ua_addr_3"/></StgValue>
</operation>

<operation id="991" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp><literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %ub_addr_3 = getelementptr [10000 x double]* %ub, i64 0, i64 %tmp_154_cast

]]></Node>
<StgValue><ssdm name="ub_addr_3"/></StgValue>
</operation>

<operation id="992" st_id="131" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp><literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:5  store double 0.000000e+00, double* %ua_addr_3, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="993" st_id="131" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp><literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:6  store double 0.000000e+00, double* %ub_addr_3, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="994" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp><literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="995" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge35:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="996" st_id="132" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="64" op_4_bw="64">
<![CDATA[
:1  call fastcc void @pulse_source(i32 %radius, i32 %step, double %scenario_source_p_am_2, [10000 x double]* %ub) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="997" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.loopexit3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="998" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32">
<![CDATA[
.loopexit3:0  %source_active_assign_6 = load i32* %source_active_assign

]]></Node>
<StgValue><ssdm name="source_active_assign_6"/></StgValue>
</operation>

<operation id="999" st_id="133" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit3:1  %tmp_i8 = icmp ne i32 %source_active_assign_6, 0

]]></Node>
<StgValue><ssdm name="tmp_i8"/></StgValue>
</operation>

<operation id="1000" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0">
<![CDATA[
.loopexit3:2  br label %.loopexit487

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="1001" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_17" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit487:0  %x_assign_9 = phi i32 [ 0, %.loopexit3 ], [ %i_5, %.loopexit487.loopexit ]

]]></Node>
<StgValue><ssdm name="x_assign_9"/></StgValue>
</operation>

<operation id="1002" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_17" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.loopexit487:1  %phi_mul6 = phi i64 [ 0, %.loopexit3 ], [ %next_mul7, %.loopexit487.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul6"/></StgValue>
</operation>

<operation id="1003" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_17" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="15" op_0_bw="64">
<![CDATA[
.loopexit487:2  %tmp_140 = trunc i64 %phi_mul6 to i15

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="1004" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_17" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit487:3  %next_mul7 = add i64 100, %phi_mul6

]]></Node>
<StgValue><ssdm name="next_mul7"/></StgValue>
</operation>

<operation id="1005" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_17" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32">
<![CDATA[
.loopexit487:4  %ny_load_5 = load i32* @ny, align 4

]]></Node>
<StgValue><ssdm name="ny_load_5"/></StgValue>
</operation>

<operation id="1006" st_id="134" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_17" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit487:5  %tmp_51 = icmp slt i32 %x_assign_9, %ny_load_5

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="1007" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_17" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit487:6  %i_5 = add nsw i32 1, %x_assign_9

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="1008" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_17" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit487:7  br i1 %tmp_51, label %.preheader.preheader, label %.loopexit.backedge.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1009" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_17" val="0"/>
<literal name="tmp_24" val="1"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="15" op_0_bw="32">
<![CDATA[
.preheader.preheader:0  %tmp_151 = trunc i32 %i_5 to i15

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="1010" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_17" val="0"/>
<literal name="tmp_24" val="1"/>
<literal name="tmp_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.backedge.loopexit:0  br label %.loopexit.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1011" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit488:0  %x_assign_8 = phi i32 [ 0, %.loopexit8 ], [ %i_3, %.loopexit488.loopexit ]

]]></Node>
<StgValue><ssdm name="x_assign_8"/></StgValue>
</operation>

<operation id="1012" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.loopexit488:1  %phi_mul4 = phi i64 [ 0, %.loopexit8 ], [ %next_mul5, %.loopexit488.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul4"/></StgValue>
</operation>

<operation id="1013" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="15" op_0_bw="64">
<![CDATA[
.loopexit488:2  %tmp_125 = trunc i64 %phi_mul4 to i15

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="1014" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit488:3  %next_mul5 = add i64 100, %phi_mul4

]]></Node>
<StgValue><ssdm name="next_mul5"/></StgValue>
</operation>

<operation id="1015" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="32">
<![CDATA[
.loopexit488:4  %ny_load_4 = load i32* @ny, align 4

]]></Node>
<StgValue><ssdm name="ny_load_4"/></StgValue>
</operation>

<operation id="1016" st_id="134" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit488:5  %tmp_43 = icmp slt i32 %x_assign_8, %ny_load_4

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="1017" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit488:6  %i_3 = add nsw i32 1, %x_assign_8

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="1018" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit488:7  br i1 %tmp_43, label %.preheader4.preheader, label %.loopexit.backedge.loopexit34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1019" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_17" val="1"/>
<literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="15" op_0_bw="32">
<![CDATA[
.preheader4.preheader:0  %tmp_132 = trunc i32 %i_3 to i15

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="1020" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_17" val="1"/>
<literal name="tmp_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.backedge.loopexit34:0  br label %.loopexit.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1021" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit490:0  %x_assign_7 = phi i32 [ 0, %.loopexit13 ], [ %i_1, %.loopexit490.loopexit ]

]]></Node>
<StgValue><ssdm name="x_assign_7"/></StgValue>
</operation>

<operation id="1022" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.loopexit490:1  %phi_mul3 = phi i64 [ 0, %.loopexit13 ], [ %next_mul4, %.loopexit490.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul3"/></StgValue>
</operation>

<operation id="1023" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="15" op_0_bw="64">
<![CDATA[
.loopexit490:2  %tmp_109 = trunc i64 %phi_mul3 to i15

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="1024" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit490:3  %next_mul4 = add i64 100, %phi_mul3

]]></Node>
<StgValue><ssdm name="next_mul4"/></StgValue>
</operation>

<operation id="1025" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="32" op_0_bw="32">
<![CDATA[
.loopexit490:4  %ny_load_3 = load i32* @ny, align 4

]]></Node>
<StgValue><ssdm name="ny_load_3"/></StgValue>
</operation>

<operation id="1026" st_id="134" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit490:5  %tmp_36 = icmp slt i32 %x_assign_7, %ny_load_3

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="1027" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit490:6  %i_1 = add nsw i32 1, %x_assign_7

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="1028" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit490:7  br i1 %tmp_36, label %.preheader9.preheader, label %.loopexit.backedge.loopexit35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1029" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="15" op_0_bw="32">
<![CDATA[
.preheader9.preheader:0  %tmp_116 = trunc i32 %i_1 to i15

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="1030" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.backedge.loopexit35:0  br label %.loopexit.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1031" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="362">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_36" val="0"/>
</and_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_17" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_17" val="1"/>
<literal name="tmp_43" val="0"/>
</and_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_17" val="0"/>
<literal name="tmp_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.backedge:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="1032" st_id="135" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader:1  %tmp_153 = mul i15 100, %tmp_151

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="1033" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="15" op_0_bw="32">
<![CDATA[
.preheader.preheader:2  %tmp_154 = trunc i32 %x_assign_9 to i15

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="1034" st_id="135" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader:3  %tmp_155 = mul i15 100, %tmp_154

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="1035" st_id="135" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader:4  %tmp_157 = add i15 -100, %tmp_155

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="1036" st_id="135" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:5  %tmp_164_i2 = icmp eq i32 %x_assign_9, 0

]]></Node>
<StgValue><ssdm name="tmp_164_i2"/></StgValue>
</operation>

<operation id="1037" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:6  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="1038" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:0  %y_assign_7 = phi i32 [ %j_5, %73 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="y_assign_7"/></StgValue>
</operation>

<operation id="1039" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32">
<![CDATA[
.preheader:1  %nx_load_5 = load i32* @nx, align 4

]]></Node>
<StgValue><ssdm name="nx_load_5"/></StgValue>
</operation>

<operation id="1040" st_id="136" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:2  %tmp_61 = icmp slt i32 %y_assign_7, %nx_load_5

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="1041" st_id="136" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:3  %j_5 = add nsw i32 %y_assign_7, 1

]]></Node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="1042" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %tmp_61, label %56, label %.loopexit487.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1043" st_id="136" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp><literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_165_i2 = add nsw i32 %nx_load_5, -1

]]></Node>
<StgValue><ssdm name="tmp_165_i2"/></StgValue>
</operation>

<operation id="1044" st_id="136" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp><literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_166_i2 = icmp eq i32 %tmp_165_i2, %y_assign_7

]]></Node>
<StgValue><ssdm name="tmp_166_i2"/></StgValue>
</operation>

<operation id="1045" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp><literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32">
<![CDATA[
:4  %ny_load_8 = load i32* @ny, align 4

]]></Node>
<StgValue><ssdm name="ny_load_8"/></StgValue>
</operation>

<operation id="1046" st_id="136" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp><literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_167_i2 = add nsw i32 %ny_load_8, -1

]]></Node>
<StgValue><ssdm name="tmp_167_i2"/></StgValue>
</operation>

<operation id="1047" st_id="136" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp><literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_168_i2 = icmp eq i32 %tmp_167_i2, %x_assign_9

]]></Node>
<StgValue><ssdm name="tmp_168_i2"/></StgValue>
</operation>

<operation id="1048" st_id="136" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp><literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_169_i2 = icmp eq i32 %y_assign_7, 0

]]></Node>
<StgValue><ssdm name="tmp_169_i2"/></StgValue>
</operation>

<operation id="1049" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp><literal name="tmp_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="0">
<![CDATA[
.loopexit487.loopexit:0  br label %.loopexit487

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="1050" st_id="137" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_i6 = or i32 %y_assign_7, %x_assign_9

]]></Node>
<StgValue><ssdm name="tmp_i6"/></StgValue>
</operation>

<operation id="1051" st_id="137" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_i6_52 = icmp eq i32 %tmp_i6, 0

]]></Node>
<StgValue><ssdm name="tmp_i6_52"/></StgValue>
</operation>

<operation id="1052" st_id="137" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %or_cond1_i2 = and i1 %tmp_168_i2, %tmp_169_i2

]]></Node>
<StgValue><ssdm name="or_cond1_i2"/></StgValue>
</operation>

<operation id="1053" st_id="137" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9  %sel_tmp1_i1 = xor i1 %tmp_i6_52, true

]]></Node>
<StgValue><ssdm name="sel_tmp1_i1"/></StgValue>
</operation>

<operation id="1054" st_id="137" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %tmp151 = and i1 %tmp_166_i2, %sel_tmp1_i1

]]></Node>
<StgValue><ssdm name="tmp151"/></StgValue>
</operation>

<operation id="1055" st_id="137" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11  %sel_tmp3_i2 = and i1 %tmp151, %tmp_164_i2

]]></Node>
<StgValue><ssdm name="sel_tmp3_i2"/></StgValue>
</operation>

<operation id="1056" st_id="137" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
:12  %sel_tmp_i1 = select i1 %sel_tmp3_i2, i3 -2, i3 -3

]]></Node>
<StgValue><ssdm name="sel_tmp_i1"/></StgValue>
</operation>

<operation id="1057" st_id="137" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13  %tmp_150 = or i1 %sel_tmp3_i2, %tmp_i6_52

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="1058" st_id="137" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
:14  %sel_tmp4_i2 = select i1 %tmp_150, i3 %sel_tmp_i1, i3 0

]]></Node>
<StgValue><ssdm name="sel_tmp4_i2"/></StgValue>
</operation>

<operation id="1059" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="4" op_0_bw="3">
<![CDATA[
:15  %sel_tmp4_i287_cast = zext i3 %sel_tmp4_i2 to i4

]]></Node>
<StgValue><ssdm name="sel_tmp4_i287_cast"/></StgValue>
</operation>

<operation id="1060" st_id="137" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:16  %sel_tmp9_demorgan_i2 = and i1 %tmp_164_i2, %tmp_166_i2

]]></Node>
<StgValue><ssdm name="sel_tmp9_demorgan_i2"/></StgValue>
</operation>

<operation id="1061" st_id="137" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:17  %sel_tmp9_i2 = xor i1 %sel_tmp9_demorgan_i2, true

]]></Node>
<StgValue><ssdm name="sel_tmp9_i2"/></StgValue>
</operation>

<operation id="1062" st_id="137" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:18  %tmp153 = and i1 %sel_tmp1_i1, %sel_tmp9_i2

]]></Node>
<StgValue><ssdm name="tmp153"/></StgValue>
</operation>

<operation id="1063" st_id="137" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:19  %sel_tmp10_i2 = and i1 %tmp153, %or_cond1_i2

]]></Node>
<StgValue><ssdm name="sel_tmp10_i2"/></StgValue>
</operation>

<operation id="1064" st_id="137" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:20  %sel_tmp14_demorgan_i_2 = or i1 %tmp_i6_52, %or_cond1_i2

]]></Node>
<StgValue><ssdm name="sel_tmp14_demorgan_i_2"/></StgValue>
</operation>

<operation id="1065" st_id="137" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:21  %sel_tmp14_i2 = xor i1 %sel_tmp14_demorgan_i_2, true

]]></Node>
<StgValue><ssdm name="sel_tmp14_i2"/></StgValue>
</operation>

<operation id="1066" st_id="137" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:22  %tmp154 = and i1 %tmp_168_i2, %sel_tmp14_i2

]]></Node>
<StgValue><ssdm name="tmp154"/></StgValue>
</operation>

<operation id="1067" st_id="137" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:23  %tmp155 = xor i1 %sel_tmp9_demorgan_i2, %tmp_166_i2

]]></Node>
<StgValue><ssdm name="tmp155"/></StgValue>
</operation>

<operation id="1068" st_id="137" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:24  %sel_tmp20_i2 = and i1 %tmp155, %tmp154

]]></Node>
<StgValue><ssdm name="sel_tmp20_i2"/></StgValue>
</operation>

<operation id="1069" st_id="137" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
:25  %sel_tmp11_i2 = select i1 %sel_tmp20_i2, i4 7, i4 -8

]]></Node>
<StgValue><ssdm name="sel_tmp11_i2"/></StgValue>
</operation>

<operation id="1070" st_id="137" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:26  %tmp_152 = or i1 %sel_tmp20_i2, %sel_tmp10_i2

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="1071" st_id="137" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
:27  %place_10 = select i1 %tmp_152, i4 %sel_tmp11_i2, i4 %sel_tmp4_i287_cast

]]></Node>
<StgValue><ssdm name="place_10"/></StgValue>
</operation>

<operation id="1072" st_id="137" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:28  %tmp_66 = icmp eq i4 %place_10, 0

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="1073" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:29  br i1 %tmp_66, label %57, label %._crit_edge36

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1074" st_id="137" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_71 = call fastcc i3 @on_edge(i32 %x_assign_9, i32 %y_assign_7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="1075" st_id="138" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_71 = call fastcc i3 @on_edge(i32 %x_assign_9, i32 %y_assign_7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="1076" st_id="138" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %tmp_72 = icmp eq i3 %tmp_71, 0

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="1077" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_72, label %58, label %._crit_edge36

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1078" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp><literal name="tmp_72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32">
<![CDATA[
:0  %scenario_source_x_lo_5 = load i32* @scenario_source_x, align 8

]]></Node>
<StgValue><ssdm name="scenario_source_x_lo_5"/></StgValue>
</operation>

<operation id="1079" st_id="138" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp><literal name="tmp_72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_i8_53 = sub nsw i32 %scenario_source_x_lo_5, %x_assign_9

]]></Node>
<StgValue><ssdm name="tmp_i8_53"/></StgValue>
</operation>

<operation id="1080" st_id="138" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp><literal name="tmp_72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_172_i5 = sitofp i32 %tmp_i8_53 to double

]]></Node>
<StgValue><ssdm name="tmp_172_i5"/></StgValue>
</operation>

<operation id="1081" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp><literal name="tmp_72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32">
<![CDATA[
:4  %scenario_source_y_lo_5 = load i32* @scenario_source_y, align 4

]]></Node>
<StgValue><ssdm name="scenario_source_y_lo_5"/></StgValue>
</operation>

<operation id="1082" st_id="138" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp><literal name="tmp_72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_174_i5 = sub nsw i32 %scenario_source_y_lo_5, %y_assign_7

]]></Node>
<StgValue><ssdm name="tmp_174_i5"/></StgValue>
</operation>

<operation id="1083" st_id="138" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp><literal name="tmp_72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_175_i5 = sitofp i32 %tmp_174_i5 to double

]]></Node>
<StgValue><ssdm name="tmp_175_i5"/></StgValue>
</operation>

<operation id="1084" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp><literal name="tmp_72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13  %tmp_167 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_179_i21_to_int, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="1085" st_id="138" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp><literal name="tmp_72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:17  %notlhs11 = icmp ne i11 %tmp_167, -1

]]></Node>
<StgValue><ssdm name="notlhs11"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="1086" st_id="139" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_172_i5 = sitofp i32 %tmp_i8_53 to double

]]></Node>
<StgValue><ssdm name="tmp_172_i5"/></StgValue>
</operation>

<operation id="1087" st_id="139" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_175_i5 = sitofp i32 %tmp_174_i5 to double

]]></Node>
<StgValue><ssdm name="tmp_175_i5"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="1088" st_id="140" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_172_i5 = sitofp i32 %tmp_i8_53 to double

]]></Node>
<StgValue><ssdm name="tmp_172_i5"/></StgValue>
</operation>

<operation id="1089" st_id="140" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_175_i5 = sitofp i32 %tmp_174_i5 to double

]]></Node>
<StgValue><ssdm name="tmp_175_i5"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="1090" st_id="141" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_172_i5 = sitofp i32 %tmp_i8_53 to double

]]></Node>
<StgValue><ssdm name="tmp_172_i5"/></StgValue>
</operation>

<operation id="1091" st_id="141" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_175_i5 = sitofp i32 %tmp_174_i5 to double

]]></Node>
<StgValue><ssdm name="tmp_175_i5"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="1092" st_id="142" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_172_i5 = sitofp i32 %tmp_i8_53 to double

]]></Node>
<StgValue><ssdm name="tmp_172_i5"/></StgValue>
</operation>

<operation id="1093" st_id="142" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_175_i5 = sitofp i32 %tmp_174_i5 to double

]]></Node>
<StgValue><ssdm name="tmp_175_i5"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="1094" st_id="143" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_172_i5 = sitofp i32 %tmp_i8_53 to double

]]></Node>
<StgValue><ssdm name="tmp_172_i5"/></StgValue>
</operation>

<operation id="1095" st_id="143" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_175_i5 = sitofp i32 %tmp_174_i5 to double

]]></Node>
<StgValue><ssdm name="tmp_175_i5"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="1096" st_id="144" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_173_i5 = fmul double %tmp_172_i5, %tmp_172_i5

]]></Node>
<StgValue><ssdm name="tmp_173_i5"/></StgValue>
</operation>

<operation id="1097" st_id="144" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_176_i5 = fmul double %tmp_175_i5, %tmp_175_i5

]]></Node>
<StgValue><ssdm name="tmp_176_i5"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="1098" st_id="145" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_173_i5 = fmul double %tmp_172_i5, %tmp_172_i5

]]></Node>
<StgValue><ssdm name="tmp_173_i5"/></StgValue>
</operation>

<operation id="1099" st_id="145" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_176_i5 = fmul double %tmp_175_i5, %tmp_175_i5

]]></Node>
<StgValue><ssdm name="tmp_176_i5"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="1100" st_id="146" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_173_i5 = fmul double %tmp_172_i5, %tmp_172_i5

]]></Node>
<StgValue><ssdm name="tmp_173_i5"/></StgValue>
</operation>

<operation id="1101" st_id="146" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_176_i5 = fmul double %tmp_175_i5, %tmp_175_i5

]]></Node>
<StgValue><ssdm name="tmp_176_i5"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="1102" st_id="147" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_173_i5 = fmul double %tmp_172_i5, %tmp_172_i5

]]></Node>
<StgValue><ssdm name="tmp_173_i5"/></StgValue>
</operation>

<operation id="1103" st_id="147" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_176_i5 = fmul double %tmp_175_i5, %tmp_175_i5

]]></Node>
<StgValue><ssdm name="tmp_176_i5"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="1104" st_id="148" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_173_i5 = fmul double %tmp_172_i5, %tmp_172_i5

]]></Node>
<StgValue><ssdm name="tmp_173_i5"/></StgValue>
</operation>

<operation id="1105" st_id="148" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_176_i5 = fmul double %tmp_175_i5, %tmp_175_i5

]]></Node>
<StgValue><ssdm name="tmp_176_i5"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="1106" st_id="149" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_173_i5 = fmul double %tmp_172_i5, %tmp_172_i5

]]></Node>
<StgValue><ssdm name="tmp_173_i5"/></StgValue>
</operation>

<operation id="1107" st_id="149" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_176_i5 = fmul double %tmp_175_i5, %tmp_175_i5

]]></Node>
<StgValue><ssdm name="tmp_176_i5"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="1108" st_id="150" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_177_i5 = fadd double %tmp_173_i5, %tmp_176_i5

]]></Node>
<StgValue><ssdm name="tmp_177_i5"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="1109" st_id="151" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_177_i5 = fadd double %tmp_173_i5, %tmp_176_i5

]]></Node>
<StgValue><ssdm name="tmp_177_i5"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="1110" st_id="152" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_177_i5 = fadd double %tmp_173_i5, %tmp_176_i5

]]></Node>
<StgValue><ssdm name="tmp_177_i5"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="1111" st_id="153" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_177_i5 = fadd double %tmp_173_i5, %tmp_176_i5

]]></Node>
<StgValue><ssdm name="tmp_177_i5"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="1112" st_id="154" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_177_i5 = fadd double %tmp_173_i5, %tmp_176_i5

]]></Node>
<StgValue><ssdm name="tmp_177_i5"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="1113" st_id="155" stage="31" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i5 = call double @llvm.sqrt.f64(double %tmp_177_i5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i5"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="1114" st_id="156" stage="30" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i5 = call double @llvm.sqrt.f64(double %tmp_177_i5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i5"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="1115" st_id="157" stage="29" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i5 = call double @llvm.sqrt.f64(double %tmp_177_i5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i5"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="1116" st_id="158" stage="28" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i5 = call double @llvm.sqrt.f64(double %tmp_177_i5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i5"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="1117" st_id="159" stage="27" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i5 = call double @llvm.sqrt.f64(double %tmp_177_i5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i5"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="1118" st_id="160" stage="26" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i5 = call double @llvm.sqrt.f64(double %tmp_177_i5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i5"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="1119" st_id="161" stage="25" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i5 = call double @llvm.sqrt.f64(double %tmp_177_i5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i5"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="1120" st_id="162" stage="24" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i5 = call double @llvm.sqrt.f64(double %tmp_177_i5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i5"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="1121" st_id="163" stage="23" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i5 = call double @llvm.sqrt.f64(double %tmp_177_i5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i5"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="1122" st_id="164" stage="22" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i5 = call double @llvm.sqrt.f64(double %tmp_177_i5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i5"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="1123" st_id="165" stage="21" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i5 = call double @llvm.sqrt.f64(double %tmp_177_i5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i5"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="1124" st_id="166" stage="20" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i5 = call double @llvm.sqrt.f64(double %tmp_177_i5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i5"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="1125" st_id="167" stage="19" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i5 = call double @llvm.sqrt.f64(double %tmp_177_i5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i5"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="1126" st_id="168" stage="18" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i5 = call double @llvm.sqrt.f64(double %tmp_177_i5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i5"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="1127" st_id="169" stage="17" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i5 = call double @llvm.sqrt.f64(double %tmp_177_i5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i5"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="1128" st_id="170" stage="16" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i5 = call double @llvm.sqrt.f64(double %tmp_177_i5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i5"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="1129" st_id="171" stage="15" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i5 = call double @llvm.sqrt.f64(double %tmp_177_i5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i5"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="1130" st_id="172" stage="14" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i5 = call double @llvm.sqrt.f64(double %tmp_177_i5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i5"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="1131" st_id="173" stage="13" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i5 = call double @llvm.sqrt.f64(double %tmp_177_i5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i5"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="1132" st_id="174" stage="12" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i5 = call double @llvm.sqrt.f64(double %tmp_177_i5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i5"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="1133" st_id="175" stage="11" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i5 = call double @llvm.sqrt.f64(double %tmp_177_i5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i5"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="1134" st_id="176" stage="10" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i5 = call double @llvm.sqrt.f64(double %tmp_177_i5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i5"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="1135" st_id="177" stage="9" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i5 = call double @llvm.sqrt.f64(double %tmp_177_i5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i5"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="1136" st_id="178" stage="8" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i5 = call double @llvm.sqrt.f64(double %tmp_177_i5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i5"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="1137" st_id="179" stage="7" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="413">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i5 = call double @llvm.sqrt.f64(double %tmp_177_i5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i5"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="1138" st_id="180" stage="6" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i5 = call double @llvm.sqrt.f64(double %tmp_177_i5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i5"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="1139" st_id="181" stage="5" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i5 = call double @llvm.sqrt.f64(double %tmp_177_i5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i5"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="1140" st_id="182" stage="4" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i5 = call double @llvm.sqrt.f64(double %tmp_177_i5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i5"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="1141" st_id="183" stage="3" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i5 = call double @llvm.sqrt.f64(double %tmp_177_i5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i5"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="1142" st_id="184" stage="2" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i5 = call double @llvm.sqrt.f64(double %tmp_177_i5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i5"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="1143" st_id="185" stage="1" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i5 = call double @llvm.sqrt.f64(double %tmp_177_i5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i5"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="1144" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="64">
<![CDATA[
:10  %tmp_178_i309_to_int = bitcast double %tmp_178_i5 to i64

]]></Node>
<StgValue><ssdm name="tmp_178_i309_to_int"/></StgValue>
</operation>

<operation id="1145" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11  %tmp_165 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_178_i309_to_int, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="1146" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="52" op_0_bw="64">
<![CDATA[
:12  %tmp_169 = trunc i64 %tmp_178_i309_to_int to i52

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="1147" st_id="186" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:14  %notlhs = icmp ne i11 %tmp_165, -1

]]></Node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="1148" st_id="186" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
:15  %notrhs = icmp eq i52 %tmp_169, 0

]]></Node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="1149" st_id="186" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:16  %tmp_168 = or i1 %notrhs, %notlhs

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="1150" st_id="186" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:18  %tmp_170 = or i1 %notrhs8, %notlhs11

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="1151" st_id="186" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:19  %tmp_171 = and i1 %tmp_168, %tmp_170

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="1152" st_id="186" stage="1" lat="1">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20  %tmp_172 = fcmp ole double %tmp_178_i5, %tmp_179_i3

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="1153" st_id="186" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:21  %tmp_173 = and i1 %tmp_171, %tmp_172

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="1154" st_id="186" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:22  %demorgan2 = and i1 %tmp_173, %tmp_i8

]]></Node>
<StgValue><ssdm name="demorgan2"/></StgValue>
</operation>

<operation id="1155" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:23  br i1 %demorgan2, label %._crit_edge36, label %59

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1156" st_id="186" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp><literal name="demorgan2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_84 = call fastcc i3 @on_structure_edge(i32 %x_assign_9, i32 %y_assign_7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="1157" st_id="187" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_84 = call fastcc i3 @on_structure_edge(i32 %x_assign_9, i32 %y_assign_7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="1158" st_id="187" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %tmp_85 = icmp eq i3 %tmp_84, 0

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="1159" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_85, label %60, label %._crit_edge36

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="1160" st_id="188" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_91 = call fastcc i4 @on_structure_corner(i32 %x_assign_9, i32 %y_assign_7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="1161" st_id="189" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_91 = call fastcc i4 @on_structure_corner(i32 %x_assign_9, i32 %y_assign_7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="1162" st_id="190" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %tmp_92 = icmp eq i4 %tmp_91, 0

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="1163" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_92, label %61, label %._crit_edge36

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1164" st_id="190" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp><literal name="tmp_92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_98 = call fastcc i1 @in_structure(i32 %x_assign_9, i32 %y_assign_7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="1165" st_id="191" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
<literal name="tmp_72" val="1"/>
<literal name="demorgan2" val="0"/>
<literal name="tmp_85" val="1"/>
<literal name="tmp_92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_98 = call fastcc i1 @in_structure(i32 %x_assign_9, i32 %y_assign_7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="1166" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
<literal name="tmp_72" val="1"/>
<literal name="demorgan2" val="0"/>
<literal name="tmp_85" val="1"/>
<literal name="tmp_92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_98, label %._crit_edge36, label %62

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1167" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
<literal name="tmp_72" val="1"/>
<literal name="demorgan2" val="0"/>
<literal name="tmp_85" val="1"/>
<literal name="tmp_92" val="1"/>
<literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="15" op_0_bw="32">
<![CDATA[
:0  %tmp_280 = trunc i32 %y_assign_7 to i15

]]></Node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>

<operation id="1168" st_id="191" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
<literal name="tmp_72" val="1"/>
<literal name="demorgan2" val="0"/>
<literal name="tmp_85" val="1"/>
<literal name="tmp_92" val="1"/>
<literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %tmp_209 = add i15 %tmp_140, %tmp_280

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="1169" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
<literal name="tmp_72" val="1"/>
<literal name="demorgan2" val="0"/>
<literal name="tmp_85" val="1"/>
<literal name="tmp_92" val="1"/>
<literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="15">
<![CDATA[
:2  %tmp_209_cast = zext i15 %tmp_209 to i64

]]></Node>
<StgValue><ssdm name="tmp_209_cast"/></StgValue>
</operation>

<operation id="1170" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
<literal name="tmp_72" val="1"/>
<literal name="demorgan2" val="0"/>
<literal name="tmp_85" val="1"/>
<literal name="tmp_92" val="1"/>
<literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %ua_addr_8 = getelementptr [10000 x double]* %ua, i64 0, i64 %tmp_209_cast

]]></Node>
<StgValue><ssdm name="ua_addr_8"/></StgValue>
</operation>

<operation id="1171" st_id="191" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
<literal name="tmp_72" val="1"/>
<literal name="demorgan2" val="0"/>
<literal name="tmp_85" val="1"/>
<literal name="tmp_92" val="1"/>
<literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="14">
<![CDATA[
:12  %ua_load_1 = load double* %ua_addr_8, align 8

]]></Node>
<StgValue><ssdm name="ua_load_1"/></StgValue>
</operation>

<operation id="1172" st_id="191" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp><literal name="tmp_66" val="0"/>
</and_exp><and_exp><literal name="tmp_72" val="0"/>
</and_exp><and_exp><literal name="demorgan2" val="1"/>
</and_exp><and_exp><literal name="tmp_85" val="0"/>
</and_exp><and_exp><literal name="tmp_92" val="0"/>
</and_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge36:0  %place_5 = call fastcc i3 @on_edge(i32 %x_assign_9, i32 %y_assign_7) nounwind

]]></Node>
<StgValue><ssdm name="place_5"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="1173" st_id="192" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="14">
<![CDATA[
:12  %ua_load_1 = load double* %ua_addr_8, align 8

]]></Node>
<StgValue><ssdm name="ua_load_1"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="1174" st_id="193" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  %tmp_321_i2 = fmul double %ua_load_1, 4.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_321_i2"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="1175" st_id="194" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  %tmp_321_i2 = fmul double %ua_load_1, 4.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_321_i2"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="1176" st_id="195" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  %tmp_321_i2 = fmul double %ua_load_1, 4.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_321_i2"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="1177" st_id="196" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  %tmp_321_i2 = fmul double %ua_load_1, 4.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_321_i2"/></StgValue>
</operation>

<operation id="1178" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="15" op_0_bw="32">
<![CDATA[
:22  %tmp_281 = trunc i32 %j_5 to i15

]]></Node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="1179" st_id="197" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:4  %tmp_210 = add i15 %tmp_153, %tmp_280

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="1180" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="15">
<![CDATA[
:5  %tmp_210_cast = sext i15 %tmp_210 to i64

]]></Node>
<StgValue><ssdm name="tmp_210_cast"/></StgValue>
</operation>

<operation id="1181" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %ua_addr_9 = getelementptr [10000 x double]* %ua, i64 0, i64 %tmp_210_cast

]]></Node>
<StgValue><ssdm name="ua_addr_9"/></StgValue>
</operation>

<operation id="1182" st_id="197" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:7  %tmp_211 = add i15 %tmp_157, %tmp_280

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="1183" st_id="197" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="14">
<![CDATA[
:17  %ua_load_2 = load double* %ua_addr_9, align 8

]]></Node>
<StgValue><ssdm name="ua_load_2"/></StgValue>
</operation>

<operation id="1184" st_id="197" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  %tmp_321_i2 = fmul double %ua_load_1, 4.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_321_i2"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="1185" st_id="198" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="14">
<![CDATA[
:17  %ua_load_2 = load double* %ua_addr_9, align 8

]]></Node>
<StgValue><ssdm name="ua_load_2"/></StgValue>
</operation>

<operation id="1186" st_id="198" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  %tmp_321_i2 = fmul double %ua_load_1, 4.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_321_i2"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="1187" st_id="199" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19  %tmp_322_i2 = fsub double %ua_load_2, %tmp_321_i2

]]></Node>
<StgValue><ssdm name="tmp_322_i2"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="1188" st_id="200" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19  %tmp_322_i2 = fsub double %ua_load_2, %tmp_321_i2

]]></Node>
<StgValue><ssdm name="tmp_322_i2"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="1189" st_id="201" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19  %tmp_322_i2 = fsub double %ua_load_2, %tmp_321_i2

]]></Node>
<StgValue><ssdm name="tmp_322_i2"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="1190" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="15">
<![CDATA[
:8  %tmp_211_cast = sext i15 %tmp_211 to i64

]]></Node>
<StgValue><ssdm name="tmp_211_cast"/></StgValue>
</operation>

<operation id="1191" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %ua_addr_10 = getelementptr [10000 x double]* %ua, i64 0, i64 %tmp_211_cast

]]></Node>
<StgValue><ssdm name="ua_addr_10"/></StgValue>
</operation>

<operation id="1192" st_id="202" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19  %tmp_322_i2 = fsub double %ua_load_2, %tmp_321_i2

]]></Node>
<StgValue><ssdm name="tmp_322_i2"/></StgValue>
</operation>

<operation id="1193" st_id="202" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="14">
<![CDATA[
:20  %ua_load_3 = load double* %ua_addr_10, align 8

]]></Node>
<StgValue><ssdm name="ua_load_3"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="1194" st_id="203" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19  %tmp_322_i2 = fsub double %ua_load_2, %tmp_321_i2

]]></Node>
<StgValue><ssdm name="tmp_322_i2"/></StgValue>
</operation>

<operation id="1195" st_id="203" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="14">
<![CDATA[
:20  %ua_load_3 = load double* %ua_addr_10, align 8

]]></Node>
<StgValue><ssdm name="ua_load_3"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="1196" st_id="204" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_325_i2 = fadd double %tmp_322_i2, %ua_load_3

]]></Node>
<StgValue><ssdm name="tmp_325_i2"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="1197" st_id="205" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_325_i2 = fadd double %tmp_322_i2, %ua_load_3

]]></Node>
<StgValue><ssdm name="tmp_325_i2"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="1198" st_id="206" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_325_i2 = fadd double %tmp_322_i2, %ua_load_3

]]></Node>
<StgValue><ssdm name="tmp_325_i2"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="1199" st_id="207" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_325_i2 = fadd double %tmp_322_i2, %ua_load_3

]]></Node>
<StgValue><ssdm name="tmp_325_i2"/></StgValue>
</operation>

<operation id="1200" st_id="207" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:23  %tmp_212 = add i15 %tmp_140, %tmp_281

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="1201" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="15">
<![CDATA[
:24  %tmp_212_cast = zext i15 %tmp_212 to i64

]]></Node>
<StgValue><ssdm name="tmp_212_cast"/></StgValue>
</operation>

<operation id="1202" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %ua_addr_11 = getelementptr [10000 x double]* %ua, i64 0, i64 %tmp_212_cast

]]></Node>
<StgValue><ssdm name="ua_addr_11"/></StgValue>
</operation>

<operation id="1203" st_id="207" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="14">
<![CDATA[
:26  %ua_load_4 = load double* %ua_addr_11, align 8

]]></Node>
<StgValue><ssdm name="ua_load_4"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="1204" st_id="208" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_325_i2 = fadd double %tmp_322_i2, %ua_load_3

]]></Node>
<StgValue><ssdm name="tmp_325_i2"/></StgValue>
</operation>

<operation id="1205" st_id="208" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="14">
<![CDATA[
:26  %ua_load_4 = load double* %ua_addr_11, align 8

]]></Node>
<StgValue><ssdm name="ua_load_4"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="1206" st_id="209" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %tmp_328_i2 = fadd double %tmp_325_i2, %ua_load_4

]]></Node>
<StgValue><ssdm name="tmp_328_i2"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="1207" st_id="210" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %tmp_328_i2 = fadd double %tmp_325_i2, %ua_load_4

]]></Node>
<StgValue><ssdm name="tmp_328_i2"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="1208" st_id="211" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %tmp_328_i2 = fadd double %tmp_325_i2, %ua_load_4

]]></Node>
<StgValue><ssdm name="tmp_328_i2"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="1209" st_id="212" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %tmp_328_i2 = fadd double %tmp_325_i2, %ua_load_4

]]></Node>
<StgValue><ssdm name="tmp_328_i2"/></StgValue>
</operation>

<operation id="1210" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="15" op_0_bw="32">
<![CDATA[
:28  %tmp_282 = trunc i32 %y_assign_7 to i15

]]></Node>
<StgValue><ssdm name="tmp_282"/></StgValue>
</operation>

<operation id="1211" st_id="212" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:29  %tmp_283 = add i15 -1, %tmp_282

]]></Node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>

<operation id="1212" st_id="212" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:30  %tmp_213 = add i15 %tmp_140, %tmp_283

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="1213" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="15">
<![CDATA[
:31  %tmp_213_cast = zext i15 %tmp_213 to i64

]]></Node>
<StgValue><ssdm name="tmp_213_cast"/></StgValue>
</operation>

<operation id="1214" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %ua_addr_12 = getelementptr [10000 x double]* %ua, i64 0, i64 %tmp_213_cast

]]></Node>
<StgValue><ssdm name="ua_addr_12"/></StgValue>
</operation>

<operation id="1215" st_id="212" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="14">
<![CDATA[
:33  %ua_load_5 = load double* %ua_addr_12, align 8

]]></Node>
<StgValue><ssdm name="ua_load_5"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="1216" st_id="213" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %tmp_328_i2 = fadd double %tmp_325_i2, %ua_load_4

]]></Node>
<StgValue><ssdm name="tmp_328_i2"/></StgValue>
</operation>

<operation id="1217" st_id="213" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="14">
<![CDATA[
:33  %ua_load_5 = load double* %ua_addr_12, align 8

]]></Node>
<StgValue><ssdm name="ua_load_5"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="1218" st_id="214" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_317_i2 = fmul double %ua_load_1, 2.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_317_i2"/></StgValue>
</operation>

<operation id="1219" st_id="214" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:34  %tmp_331_i2 = fadd double %tmp_328_i2, %ua_load_5

]]></Node>
<StgValue><ssdm name="tmp_331_i2"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="1220" st_id="215" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_317_i2 = fmul double %ua_load_1, 2.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_317_i2"/></StgValue>
</operation>

<operation id="1221" st_id="215" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:34  %tmp_331_i2 = fadd double %tmp_328_i2, %ua_load_5

]]></Node>
<StgValue><ssdm name="tmp_331_i2"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="1222" st_id="216" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_317_i2 = fmul double %ua_load_1, 2.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_317_i2"/></StgValue>
</operation>

<operation id="1223" st_id="216" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:34  %tmp_331_i2 = fadd double %tmp_328_i2, %ua_load_5

]]></Node>
<StgValue><ssdm name="tmp_331_i2"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="1224" st_id="217" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_317_i2 = fmul double %ua_load_1, 2.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_317_i2"/></StgValue>
</operation>

<operation id="1225" st_id="217" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:34  %tmp_331_i2 = fadd double %tmp_328_i2, %ua_load_5

]]></Node>
<StgValue><ssdm name="tmp_331_i2"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="1226" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %uc_addr_21 = getelementptr [10000 x double]* %uc, i64 0, i64 %tmp_209_cast

]]></Node>
<StgValue><ssdm name="uc_addr_21"/></StgValue>
</operation>

<operation id="1227" st_id="218" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_317_i2 = fmul double %ua_load_1, 2.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_317_i2"/></StgValue>
</operation>

<operation id="1228" st_id="218" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="14">
<![CDATA[
:14  %uc_load_14 = load double* %uc_addr_21, align 8

]]></Node>
<StgValue><ssdm name="uc_load_14"/></StgValue>
</operation>

<operation id="1229" st_id="218" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:34  %tmp_331_i2 = fadd double %tmp_328_i2, %ua_load_5

]]></Node>
<StgValue><ssdm name="tmp_331_i2"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="1230" st_id="219" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_317_i2 = fmul double %ua_load_1, 2.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_317_i2"/></StgValue>
</operation>

<operation id="1231" st_id="219" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="14">
<![CDATA[
:14  %uc_load_14 = load double* %uc_addr_21, align 8

]]></Node>
<StgValue><ssdm name="uc_load_14"/></StgValue>
</operation>

<operation id="1232" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="64">
<![CDATA[
:16  %gain_load_2 = load double* @gain, align 8

]]></Node>
<StgValue><ssdm name="gain_load_2"/></StgValue>
</operation>

<operation id="1233" st_id="219" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:35  %tmp_332_i2 = fmul double %gain_load_2, %tmp_331_i2

]]></Node>
<StgValue><ssdm name="tmp_332_i2"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="1234" st_id="220" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_318_i2 = fsub double %tmp_317_i2, %uc_load_14

]]></Node>
<StgValue><ssdm name="tmp_318_i2"/></StgValue>
</operation>

<operation id="1235" st_id="220" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:35  %tmp_332_i2 = fmul double %gain_load_2, %tmp_331_i2

]]></Node>
<StgValue><ssdm name="tmp_332_i2"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="1236" st_id="221" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_318_i2 = fsub double %tmp_317_i2, %uc_load_14

]]></Node>
<StgValue><ssdm name="tmp_318_i2"/></StgValue>
</operation>

<operation id="1237" st_id="221" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:35  %tmp_332_i2 = fmul double %gain_load_2, %tmp_331_i2

]]></Node>
<StgValue><ssdm name="tmp_332_i2"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="1238" st_id="222" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_318_i2 = fsub double %tmp_317_i2, %uc_load_14

]]></Node>
<StgValue><ssdm name="tmp_318_i2"/></StgValue>
</operation>

<operation id="1239" st_id="222" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:35  %tmp_332_i2 = fmul double %gain_load_2, %tmp_331_i2

]]></Node>
<StgValue><ssdm name="tmp_332_i2"/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="1240" st_id="223" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_318_i2 = fsub double %tmp_317_i2, %uc_load_14

]]></Node>
<StgValue><ssdm name="tmp_318_i2"/></StgValue>
</operation>

<operation id="1241" st_id="223" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:35  %tmp_332_i2 = fmul double %gain_load_2, %tmp_331_i2

]]></Node>
<StgValue><ssdm name="tmp_332_i2"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="1242" st_id="224" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_318_i2 = fsub double %tmp_317_i2, %uc_load_14

]]></Node>
<StgValue><ssdm name="tmp_318_i2"/></StgValue>
</operation>

<operation id="1243" st_id="224" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:35  %tmp_332_i2 = fmul double %gain_load_2, %tmp_331_i2

]]></Node>
<StgValue><ssdm name="tmp_332_i2"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="1244" st_id="225" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:36  %tmp_333_i2 = fadd double %tmp_318_i2, %tmp_332_i2

]]></Node>
<StgValue><ssdm name="tmp_333_i2"/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="1245" st_id="226" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:36  %tmp_333_i2 = fadd double %tmp_318_i2, %tmp_332_i2

]]></Node>
<StgValue><ssdm name="tmp_333_i2"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="1246" st_id="227" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:36  %tmp_333_i2 = fadd double %tmp_318_i2, %tmp_332_i2

]]></Node>
<StgValue><ssdm name="tmp_333_i2"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="1247" st_id="228" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:36  %tmp_333_i2 = fadd double %tmp_318_i2, %tmp_332_i2

]]></Node>
<StgValue><ssdm name="tmp_333_i2"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="1248" st_id="229" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:36  %tmp_333_i2 = fadd double %tmp_318_i2, %tmp_332_i2

]]></Node>
<StgValue><ssdm name="tmp_333_i2"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="1249" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
<literal name="tmp_72" val="1"/>
<literal name="demorgan2" val="0"/>
<literal name="tmp_85" val="1"/>
<literal name="tmp_92" val="1"/>
<literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %ub_addr_22 = getelementptr [10000 x double]* %ub, i64 0, i64 %tmp_209_cast

]]></Node>
<StgValue><ssdm name="ub_addr_22"/></StgValue>
</operation>

<operation id="1250" st_id="230" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
<literal name="tmp_72" val="1"/>
<literal name="demorgan2" val="0"/>
<literal name="tmp_85" val="1"/>
<literal name="tmp_92" val="1"/>
<literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:37  store double %tmp_333_i2, double* %ub_addr_22, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1251" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
<literal name="tmp_72" val="1"/>
<literal name="demorgan2" val="0"/>
<literal name="tmp_85" val="1"/>
<literal name="tmp_92" val="1"/>
<literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0">
<![CDATA[
:38  br label %73

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1252" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="15" op_0_bw="32">
<![CDATA[
:0  %tmp_314 = trunc i32 %y_assign_7 to i15

]]></Node>
<StgValue><ssdm name="tmp_314"/></StgValue>
</operation>

<operation id="1253" st_id="230" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %tmp_251 = add i15 %tmp_140, %tmp_314

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="1254" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="64" op_0_bw="15">
<![CDATA[
:2  %tmp_251_cast = zext i15 %tmp_251 to i64

]]></Node>
<StgValue><ssdm name="tmp_251_cast"/></StgValue>
</operation>

<operation id="1255" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %uc_addr_31 = getelementptr [10000 x double]* %uc, i64 0, i64 %tmp_251_cast

]]></Node>
<StgValue><ssdm name="uc_addr_31"/></StgValue>
</operation>

<operation id="1256" st_id="230" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:4  store double 0.000000e+00, double* %uc_addr_31, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1257" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="1258" st_id="231" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge36:0  %place_5 = call fastcc i3 @on_edge(i32 %x_assign_9, i32 %y_assign_7) nounwind

]]></Node>
<StgValue><ssdm name="place_5"/></StgValue>
</operation>

<operation id="1259" st_id="231" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge36:1  %tmp_100 = icmp eq i3 %place_5, 0

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="1260" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge36:2  br i1 %tmp_100, label %64, label %63

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1261" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp><literal name="tmp_100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="15" op_0_bw="32">
<![CDATA[
:0  %tmp_284 = trunc i32 %y_assign_7 to i15

]]></Node>
<StgValue><ssdm name="tmp_284"/></StgValue>
</operation>

<operation id="1262" st_id="231" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp><literal name="tmp_100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %tmp_214 = add i15 %tmp_153, %tmp_284

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="1263" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp><literal name="tmp_100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="15">
<![CDATA[
:2  %tmp_214_cast = sext i15 %tmp_214 to i64

]]></Node>
<StgValue><ssdm name="tmp_214_cast"/></StgValue>
</operation>

<operation id="1264" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp><literal name="tmp_100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %ua_addr_13 = getelementptr [10000 x double]* %ua, i64 0, i64 %tmp_214_cast

]]></Node>
<StgValue><ssdm name="ua_addr_13"/></StgValue>
</operation>

<operation id="1265" st_id="231" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp><literal name="tmp_100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="14">
<![CDATA[
:7  %ua_load_6 = load double* %ua_addr_13, align 8

]]></Node>
<StgValue><ssdm name="ua_load_6"/></StgValue>
</operation>

<operation id="1266" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp><literal name="tmp_100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="15" op_0_bw="32">
<![CDATA[
:8  %tmp_285 = trunc i32 %y_assign_7 to i15

]]></Node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="1267" st_id="231" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp><literal name="tmp_100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:9  %tmp_286 = add i15 -1, %tmp_285

]]></Node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>

<operation id="1268" st_id="231" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp><literal name="tmp_100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:10  %tmp_216 = add i15 %tmp_140, %tmp_286

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="1269" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp><literal name="tmp_100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="15">
<![CDATA[
:11  %tmp_216_cast = zext i15 %tmp_216 to i64

]]></Node>
<StgValue><ssdm name="tmp_216_cast"/></StgValue>
</operation>

<operation id="1270" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp><literal name="tmp_100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %ua_addr_15 = getelementptr [10000 x double]* %ua, i64 0, i64 %tmp_216_cast

]]></Node>
<StgValue><ssdm name="ua_addr_15"/></StgValue>
</operation>

<operation id="1271" st_id="231" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp><literal name="tmp_100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="14">
<![CDATA[
:13  %ua_load_7 = load double* %ua_addr_15, align 8

]]></Node>
<StgValue><ssdm name="ua_load_7"/></StgValue>
</operation>

<operation id="1272" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_66, label %66, label %65

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1273" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp><literal name="tmp_66" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="15" op_0_bw="32">
<![CDATA[
:0  %tmp_296 = trunc i32 %j_5 to i15

]]></Node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>

<operation id="1274" st_id="231" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp><literal name="tmp_66" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %tmp_229 = add i15 %tmp_140, %tmp_296

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="1275" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp><literal name="tmp_66" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="15">
<![CDATA[
:2  %tmp_229_cast = zext i15 %tmp_229 to i64

]]></Node>
<StgValue><ssdm name="tmp_229_cast"/></StgValue>
</operation>

<operation id="1276" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp><literal name="tmp_66" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %ua_addr_18 = getelementptr [10000 x double]* %ua, i64 0, i64 %tmp_229_cast

]]></Node>
<StgValue><ssdm name="ua_addr_18"/></StgValue>
</operation>

<operation id="1277" st_id="231" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp><literal name="tmp_66" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="64" op_0_bw="14">
<![CDATA[
:4  %ua_load_10 = load double* %ua_addr_18, align 8

]]></Node>
<StgValue><ssdm name="ua_load_10"/></StgValue>
</operation>

<operation id="1278" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp><literal name="tmp_66" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="15" op_0_bw="32">
<![CDATA[
:5  %tmp_297 = trunc i32 %y_assign_7 to i15

]]></Node>
<StgValue><ssdm name="tmp_297"/></StgValue>
</operation>

<operation id="1279" st_id="231" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp><literal name="tmp_66" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:6  %tmp_230 = add i15 %tmp_153, %tmp_297

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="1280" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp><literal name="tmp_66" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="15">
<![CDATA[
:7  %tmp_230_cast = sext i15 %tmp_230 to i64

]]></Node>
<StgValue><ssdm name="tmp_230_cast"/></StgValue>
</operation>

<operation id="1281" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp><literal name="tmp_66" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %ua_addr_19 = getelementptr [10000 x double]* %ua, i64 0, i64 %tmp_230_cast

]]></Node>
<StgValue><ssdm name="ua_addr_19"/></StgValue>
</operation>

<operation id="1282" st_id="231" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp><literal name="tmp_66" val="0"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="14">
<![CDATA[
:12  %ua_load_11 = load double* %ua_addr_19, align 8

]]></Node>
<StgValue><ssdm name="ua_load_11"/></StgValue>
</operation>

<operation id="1283" st_id="231" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %place_s = call fastcc i3 @on_structure_edge(i32 %x_assign_9, i32 %y_assign_7) nounwind

]]></Node>
<StgValue><ssdm name="place_s"/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="1284" st_id="232" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:4  %tmp_215 = add i15 %tmp_157, %tmp_284

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="1285" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="15">
<![CDATA[
:5  %tmp_215_cast = sext i15 %tmp_215 to i64

]]></Node>
<StgValue><ssdm name="tmp_215_cast"/></StgValue>
</operation>

<operation id="1286" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %ua_addr_14 = getelementptr [10000 x double]* %ua, i64 0, i64 %tmp_215_cast

]]></Node>
<StgValue><ssdm name="ua_addr_14"/></StgValue>
</operation>

<operation id="1287" st_id="232" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="14">
<![CDATA[
:7  %ua_load_6 = load double* %ua_addr_13, align 8

]]></Node>
<StgValue><ssdm name="ua_load_6"/></StgValue>
</operation>

<operation id="1288" st_id="232" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="14">
<![CDATA[
:13  %ua_load_7 = load double* %ua_addr_15, align 8

]]></Node>
<StgValue><ssdm name="ua_load_7"/></StgValue>
</operation>

<operation id="1289" st_id="232" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="14">
<![CDATA[
:14  %ua_load_8 = load double* %ua_addr_14, align 8

]]></Node>
<StgValue><ssdm name="ua_load_8"/></StgValue>
</operation>

<operation id="1290" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="15" op_0_bw="32">
<![CDATA[
:15  %tmp_287 = trunc i32 %j_5 to i15

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="1291" st_id="232" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:16  %tmp_217 = add i15 %tmp_140, %tmp_287

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="1292" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="15">
<![CDATA[
:17  %tmp_217_cast = zext i15 %tmp_217 to i64

]]></Node>
<StgValue><ssdm name="tmp_217_cast"/></StgValue>
</operation>

<operation id="1293" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %ua_addr_16 = getelementptr [10000 x double]* %ua, i64 0, i64 %tmp_217_cast

]]></Node>
<StgValue><ssdm name="ua_addr_16"/></StgValue>
</operation>

<operation id="1294" st_id="232" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="14">
<![CDATA[
:19  %ua_load_9 = load double* %ua_addr_16, align 8

]]></Node>
<StgValue><ssdm name="ua_load_9"/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="1295" st_id="233" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="14">
<![CDATA[
:14  %ua_load_8 = load double* %ua_addr_14, align 8

]]></Node>
<StgValue><ssdm name="ua_load_8"/></StgValue>
</operation>

<operation id="1296" st_id="233" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="14">
<![CDATA[
:19  %ua_load_9 = load double* %ua_addr_16, align 8

]]></Node>
<StgValue><ssdm name="ua_load_9"/></StgValue>
</operation>

<operation id="1297" st_id="233" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:20  %sel_tmp_i8 = icmp eq i3 %place_5, 2

]]></Node>
<StgValue><ssdm name="sel_tmp_i8"/></StgValue>
</operation>

<operation id="1298" st_id="233" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %sel_tmp1_i8 = select i1 %sel_tmp_i8, double %ua_load_9, double 0.000000e+00

]]></Node>
<StgValue><ssdm name="sel_tmp1_i8"/></StgValue>
</operation>

<operation id="1299" st_id="233" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:22  %sel_tmp2_i5 = icmp eq i3 %place_5, 3

]]></Node>
<StgValue><ssdm name="sel_tmp2_i5"/></StgValue>
</operation>

<operation id="1300" st_id="233" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %sel_tmp3_i8 = select i1 %sel_tmp2_i5, double %ua_load_8, double %sel_tmp1_i8

]]></Node>
<StgValue><ssdm name="sel_tmp3_i8"/></StgValue>
</operation>

<operation id="1301" st_id="233" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:24  %sel_tmp4_i8 = icmp eq i3 %place_5, -4

]]></Node>
<StgValue><ssdm name="sel_tmp4_i8"/></StgValue>
</operation>

<operation id="1302" st_id="233" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %sel_tmp5_i5 = select i1 %sel_tmp4_i8, double %ua_load_7, double %sel_tmp3_i8

]]></Node>
<StgValue><ssdm name="sel_tmp5_i5"/></StgValue>
</operation>

<operation id="1303" st_id="233" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:26  %sel_tmp6_i5 = icmp eq i3 %place_5, 1

]]></Node>
<StgValue><ssdm name="sel_tmp6_i5"/></StgValue>
</operation>

<operation id="1304" st_id="233" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %p_0_i6 = select i1 %sel_tmp6_i5, double %ua_load_6, double %sel_tmp5_i5

]]></Node>
<StgValue><ssdm name="p_0_i6"/></StgValue>
</operation>

<operation id="1305" st_id="233" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:28  %tmp_218 = add i15 %tmp_140, %tmp_284

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="1306" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="15">
<![CDATA[
:29  %tmp_218_cast = zext i15 %tmp_218 to i64

]]></Node>
<StgValue><ssdm name="tmp_218_cast"/></StgValue>
</operation>

<operation id="1307" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %ub_addr_23 = getelementptr [10000 x double]* %ub, i64 0, i64 %tmp_218_cast

]]></Node>
<StgValue><ssdm name="ub_addr_23"/></StgValue>
</operation>

<operation id="1308" st_id="233" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:31  store double %p_0_i6, double* %ub_addr_23, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1309" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0">
<![CDATA[
:32  br label %72

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="1310" st_id="234" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="64" op_0_bw="14">
<![CDATA[
:4  %ua_load_10 = load double* %ua_addr_18, align 8

]]></Node>
<StgValue><ssdm name="ua_load_10"/></StgValue>
</operation>

<operation id="1311" st_id="234" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:9  %tmp_231 = add i15 %tmp_157, %tmp_297

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="1312" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="64" op_0_bw="15">
<![CDATA[
:10  %tmp_231_cast = sext i15 %tmp_231 to i64

]]></Node>
<StgValue><ssdm name="tmp_231_cast"/></StgValue>
</operation>

<operation id="1313" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %ua_addr_20 = getelementptr [10000 x double]* %ua, i64 0, i64 %tmp_231_cast

]]></Node>
<StgValue><ssdm name="ua_addr_20"/></StgValue>
</operation>

<operation id="1314" st_id="234" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="14">
<![CDATA[
:12  %ua_load_11 = load double* %ua_addr_19, align 8

]]></Node>
<StgValue><ssdm name="ua_load_11"/></StgValue>
</operation>

<operation id="1315" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="15" op_0_bw="32">
<![CDATA[
:15  %tmp_298 = trunc i32 %y_assign_7 to i15

]]></Node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>

<operation id="1316" st_id="234" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:16  %tmp_299 = add i15 -1, %tmp_298

]]></Node>
<StgValue><ssdm name="tmp_299"/></StgValue>
</operation>

<operation id="1317" st_id="234" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:17  %tmp_232 = add i15 %tmp_140, %tmp_299

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="1318" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="15">
<![CDATA[
:18  %tmp_232_cast = zext i15 %tmp_232 to i64

]]></Node>
<StgValue><ssdm name="tmp_232_cast"/></StgValue>
</operation>

<operation id="1319" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %ua_addr_21 = getelementptr [10000 x double]* %ua, i64 0, i64 %tmp_232_cast

]]></Node>
<StgValue><ssdm name="ua_addr_21"/></StgValue>
</operation>

<operation id="1320" st_id="234" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="14">
<![CDATA[
:20  %ua_load_12 = load double* %ua_addr_21, align 8

]]></Node>
<StgValue><ssdm name="ua_load_12"/></StgValue>
</operation>

<operation id="1321" st_id="234" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="64" op_0_bw="14">
<![CDATA[
:23  %ua_load_13 = load double* %ua_addr_20, align 8

]]></Node>
<StgValue><ssdm name="ua_load_13"/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="1322" st_id="235" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="14">
<![CDATA[
:20  %ua_load_12 = load double* %ua_addr_21, align 8

]]></Node>
<StgValue><ssdm name="ua_load_12"/></StgValue>
</operation>

<operation id="1323" st_id="235" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="64" op_0_bw="14">
<![CDATA[
:23  %ua_load_13 = load double* %ua_addr_20, align 8

]]></Node>
<StgValue><ssdm name="ua_load_13"/></StgValue>
</operation>

<operation id="1324" st_id="235" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:28  %sel_tmp_i11 = icmp eq i4 %place_10, -8

]]></Node>
<StgValue><ssdm name="sel_tmp_i11"/></StgValue>
</operation>

<operation id="1325" st_id="235" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:30  %sel_tmp2_i8 = icmp eq i4 %place_10, 7

]]></Node>
<StgValue><ssdm name="sel_tmp2_i8"/></StgValue>
</operation>

<operation id="1326" st_id="235" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:32  %sel_tmp4_i11 = icmp eq i4 %place_10, 6

]]></Node>
<StgValue><ssdm name="sel_tmp4_i11"/></StgValue>
</operation>

<operation id="1327" st_id="235" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:34  %sel_tmp6_i8 = icmp eq i4 %place_10, 5

]]></Node>
<StgValue><ssdm name="sel_tmp6_i8"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="1328" st_id="236" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1876">
<or_exp><and_exp><literal name="sel_tmp6_i8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_294_i2 = fadd double %ua_load_10, %ua_load_11

]]></Node>
<StgValue><ssdm name="tmp_294_i2"/></StgValue>
</operation>

<operation id="1329" st_id="236" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1889">
<or_exp><and_exp><literal name="sel_tmp4_i11" val="1"/>
<literal name="sel_tmp6_i8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_302_i2 = fadd double %ua_load_11, %ua_load_12

]]></Node>
<StgValue><ssdm name="tmp_302_i2"/></StgValue>
</operation>

<operation id="1330" st_id="236" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1901">
<or_exp><and_exp><literal name="sel_tmp2_i8" val="1"/>
<literal name="sel_tmp4_i11" val="0"/>
<literal name="sel_tmp6_i8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %tmp_310_i2 = fadd double %ua_load_12, %ua_load_13

]]></Node>
<StgValue><ssdm name="tmp_310_i2"/></StgValue>
</operation>

<operation id="1331" st_id="236" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1912">
<or_exp><and_exp><literal name="sel_tmp_i11" val="1"/>
<literal name="sel_tmp2_i8" val="0"/>
<literal name="sel_tmp4_i11" val="0"/>
<literal name="sel_tmp6_i8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:26  %tmp_318_i5 = fadd double %ua_load_13, %ua_load_10

]]></Node>
<StgValue><ssdm name="tmp_318_i5"/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="1332" st_id="237" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1877">
<or_exp><and_exp><literal name="sel_tmp6_i8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_294_i2 = fadd double %ua_load_10, %ua_load_11

]]></Node>
<StgValue><ssdm name="tmp_294_i2"/></StgValue>
</operation>

<operation id="1333" st_id="237" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1890">
<or_exp><and_exp><literal name="sel_tmp4_i11" val="1"/>
<literal name="sel_tmp6_i8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_302_i2 = fadd double %ua_load_11, %ua_load_12

]]></Node>
<StgValue><ssdm name="tmp_302_i2"/></StgValue>
</operation>

<operation id="1334" st_id="237" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1902">
<or_exp><and_exp><literal name="sel_tmp2_i8" val="1"/>
<literal name="sel_tmp4_i11" val="0"/>
<literal name="sel_tmp6_i8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %tmp_310_i2 = fadd double %ua_load_12, %ua_load_13

]]></Node>
<StgValue><ssdm name="tmp_310_i2"/></StgValue>
</operation>

<operation id="1335" st_id="237" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1913">
<or_exp><and_exp><literal name="sel_tmp_i11" val="1"/>
<literal name="sel_tmp2_i8" val="0"/>
<literal name="sel_tmp4_i11" val="0"/>
<literal name="sel_tmp6_i8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:26  %tmp_318_i5 = fadd double %ua_load_13, %ua_load_10

]]></Node>
<StgValue><ssdm name="tmp_318_i5"/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="1336" st_id="238" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1878">
<or_exp><and_exp><literal name="sel_tmp6_i8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_294_i2 = fadd double %ua_load_10, %ua_load_11

]]></Node>
<StgValue><ssdm name="tmp_294_i2"/></StgValue>
</operation>

<operation id="1337" st_id="238" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1891">
<or_exp><and_exp><literal name="sel_tmp4_i11" val="1"/>
<literal name="sel_tmp6_i8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_302_i2 = fadd double %ua_load_11, %ua_load_12

]]></Node>
<StgValue><ssdm name="tmp_302_i2"/></StgValue>
</operation>

<operation id="1338" st_id="238" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1903">
<or_exp><and_exp><literal name="sel_tmp2_i8" val="1"/>
<literal name="sel_tmp4_i11" val="0"/>
<literal name="sel_tmp6_i8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %tmp_310_i2 = fadd double %ua_load_12, %ua_load_13

]]></Node>
<StgValue><ssdm name="tmp_310_i2"/></StgValue>
</operation>

<operation id="1339" st_id="238" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1914">
<or_exp><and_exp><literal name="sel_tmp_i11" val="1"/>
<literal name="sel_tmp2_i8" val="0"/>
<literal name="sel_tmp4_i11" val="0"/>
<literal name="sel_tmp6_i8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:26  %tmp_318_i5 = fadd double %ua_load_13, %ua_load_10

]]></Node>
<StgValue><ssdm name="tmp_318_i5"/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="1340" st_id="239" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1879">
<or_exp><and_exp><literal name="sel_tmp6_i8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_294_i2 = fadd double %ua_load_10, %ua_load_11

]]></Node>
<StgValue><ssdm name="tmp_294_i2"/></StgValue>
</operation>

<operation id="1341" st_id="239" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1892">
<or_exp><and_exp><literal name="sel_tmp4_i11" val="1"/>
<literal name="sel_tmp6_i8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_302_i2 = fadd double %ua_load_11, %ua_load_12

]]></Node>
<StgValue><ssdm name="tmp_302_i2"/></StgValue>
</operation>

<operation id="1342" st_id="239" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1904">
<or_exp><and_exp><literal name="sel_tmp2_i8" val="1"/>
<literal name="sel_tmp4_i11" val="0"/>
<literal name="sel_tmp6_i8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %tmp_310_i2 = fadd double %ua_load_12, %ua_load_13

]]></Node>
<StgValue><ssdm name="tmp_310_i2"/></StgValue>
</operation>

<operation id="1343" st_id="239" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1915">
<or_exp><and_exp><literal name="sel_tmp_i11" val="1"/>
<literal name="sel_tmp2_i8" val="0"/>
<literal name="sel_tmp4_i11" val="0"/>
<literal name="sel_tmp6_i8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:26  %tmp_318_i5 = fadd double %ua_load_13, %ua_load_10

]]></Node>
<StgValue><ssdm name="tmp_318_i5"/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="1344" st_id="240" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1880">
<or_exp><and_exp><literal name="sel_tmp6_i8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_294_i2 = fadd double %ua_load_10, %ua_load_11

]]></Node>
<StgValue><ssdm name="tmp_294_i2"/></StgValue>
</operation>

<operation id="1345" st_id="240" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1893">
<or_exp><and_exp><literal name="sel_tmp4_i11" val="1"/>
<literal name="sel_tmp6_i8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_302_i2 = fadd double %ua_load_11, %ua_load_12

]]></Node>
<StgValue><ssdm name="tmp_302_i2"/></StgValue>
</operation>

<operation id="1346" st_id="240" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1905">
<or_exp><and_exp><literal name="sel_tmp2_i8" val="1"/>
<literal name="sel_tmp4_i11" val="0"/>
<literal name="sel_tmp6_i8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %tmp_310_i2 = fadd double %ua_load_12, %ua_load_13

]]></Node>
<StgValue><ssdm name="tmp_310_i2"/></StgValue>
</operation>

<operation id="1347" st_id="240" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1916">
<or_exp><and_exp><literal name="sel_tmp_i11" val="1"/>
<literal name="sel_tmp2_i8" val="0"/>
<literal name="sel_tmp4_i11" val="0"/>
<literal name="sel_tmp6_i8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:26  %tmp_318_i5 = fadd double %ua_load_13, %ua_load_10

]]></Node>
<StgValue><ssdm name="tmp_318_i5"/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="1348" st_id="241" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1870">
<or_exp><and_exp><literal name="sel_tmp6_i8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_295_i2 = fmul double %tmp_294_i2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_295_i2"/></StgValue>
</operation>

<operation id="1349" st_id="241" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1882">
<or_exp><and_exp><literal name="sel_tmp4_i11" val="1"/>
<literal name="sel_tmp6_i8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %tmp_303_i2 = fmul double %tmp_302_i2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_303_i2"/></StgValue>
</operation>

<operation id="1350" st_id="241" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1894">
<or_exp><and_exp><literal name="sel_tmp2_i8" val="1"/>
<literal name="sel_tmp4_i11" val="0"/>
<literal name="sel_tmp6_i8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25  %tmp_311_i2 = fmul double %tmp_310_i2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_311_i2"/></StgValue>
</operation>

<operation id="1351" st_id="241" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1906">
<or_exp><and_exp><literal name="sel_tmp_i11" val="1"/>
<literal name="sel_tmp2_i8" val="0"/>
<literal name="sel_tmp4_i11" val="0"/>
<literal name="sel_tmp6_i8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %tmp_319_i2 = fmul double %tmp_318_i5, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_319_i2"/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="1352" st_id="242" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1871">
<or_exp><and_exp><literal name="sel_tmp6_i8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_295_i2 = fmul double %tmp_294_i2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_295_i2"/></StgValue>
</operation>

<operation id="1353" st_id="242" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1883">
<or_exp><and_exp><literal name="sel_tmp4_i11" val="1"/>
<literal name="sel_tmp6_i8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %tmp_303_i2 = fmul double %tmp_302_i2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_303_i2"/></StgValue>
</operation>

<operation id="1354" st_id="242" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1895">
<or_exp><and_exp><literal name="sel_tmp2_i8" val="1"/>
<literal name="sel_tmp4_i11" val="0"/>
<literal name="sel_tmp6_i8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25  %tmp_311_i2 = fmul double %tmp_310_i2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_311_i2"/></StgValue>
</operation>

<operation id="1355" st_id="242" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1907">
<or_exp><and_exp><literal name="sel_tmp_i11" val="1"/>
<literal name="sel_tmp2_i8" val="0"/>
<literal name="sel_tmp4_i11" val="0"/>
<literal name="sel_tmp6_i8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %tmp_319_i2 = fmul double %tmp_318_i5, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_319_i2"/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="1356" st_id="243" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1872">
<or_exp><and_exp><literal name="sel_tmp6_i8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_295_i2 = fmul double %tmp_294_i2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_295_i2"/></StgValue>
</operation>

<operation id="1357" st_id="243" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1884">
<or_exp><and_exp><literal name="sel_tmp4_i11" val="1"/>
<literal name="sel_tmp6_i8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %tmp_303_i2 = fmul double %tmp_302_i2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_303_i2"/></StgValue>
</operation>

<operation id="1358" st_id="243" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1896">
<or_exp><and_exp><literal name="sel_tmp2_i8" val="1"/>
<literal name="sel_tmp4_i11" val="0"/>
<literal name="sel_tmp6_i8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25  %tmp_311_i2 = fmul double %tmp_310_i2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_311_i2"/></StgValue>
</operation>

<operation id="1359" st_id="243" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1908">
<or_exp><and_exp><literal name="sel_tmp_i11" val="1"/>
<literal name="sel_tmp2_i8" val="0"/>
<literal name="sel_tmp4_i11" val="0"/>
<literal name="sel_tmp6_i8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %tmp_319_i2 = fmul double %tmp_318_i5, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_319_i2"/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="1360" st_id="244" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1873">
<or_exp><and_exp><literal name="sel_tmp6_i8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_295_i2 = fmul double %tmp_294_i2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_295_i2"/></StgValue>
</operation>

<operation id="1361" st_id="244" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1885">
<or_exp><and_exp><literal name="sel_tmp4_i11" val="1"/>
<literal name="sel_tmp6_i8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %tmp_303_i2 = fmul double %tmp_302_i2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_303_i2"/></StgValue>
</operation>

<operation id="1362" st_id="244" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1897">
<or_exp><and_exp><literal name="sel_tmp2_i8" val="1"/>
<literal name="sel_tmp4_i11" val="0"/>
<literal name="sel_tmp6_i8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25  %tmp_311_i2 = fmul double %tmp_310_i2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_311_i2"/></StgValue>
</operation>

<operation id="1363" st_id="244" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1909">
<or_exp><and_exp><literal name="sel_tmp_i11" val="1"/>
<literal name="sel_tmp2_i8" val="0"/>
<literal name="sel_tmp4_i11" val="0"/>
<literal name="sel_tmp6_i8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %tmp_319_i2 = fmul double %tmp_318_i5, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_319_i2"/></StgValue>
</operation>
</state>

<state id="245" st_id="245">

<operation id="1364" st_id="245" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1874">
<or_exp><and_exp><literal name="sel_tmp6_i8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_295_i2 = fmul double %tmp_294_i2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_295_i2"/></StgValue>
</operation>

<operation id="1365" st_id="245" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1886">
<or_exp><and_exp><literal name="sel_tmp4_i11" val="1"/>
<literal name="sel_tmp6_i8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %tmp_303_i2 = fmul double %tmp_302_i2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_303_i2"/></StgValue>
</operation>

<operation id="1366" st_id="245" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1898">
<or_exp><and_exp><literal name="sel_tmp2_i8" val="1"/>
<literal name="sel_tmp4_i11" val="0"/>
<literal name="sel_tmp6_i8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25  %tmp_311_i2 = fmul double %tmp_310_i2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_311_i2"/></StgValue>
</operation>

<operation id="1367" st_id="245" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1910">
<or_exp><and_exp><literal name="sel_tmp_i11" val="1"/>
<literal name="sel_tmp2_i8" val="0"/>
<literal name="sel_tmp4_i11" val="0"/>
<literal name="sel_tmp6_i8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %tmp_319_i2 = fmul double %tmp_318_i5, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_319_i2"/></StgValue>
</operation>
</state>

<state id="246" st_id="246">

<operation id="1368" st_id="246" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1875">
<or_exp><and_exp><literal name="sel_tmp6_i8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_295_i2 = fmul double %tmp_294_i2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_295_i2"/></StgValue>
</operation>

<operation id="1369" st_id="246" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1887">
<or_exp><and_exp><literal name="sel_tmp4_i11" val="1"/>
<literal name="sel_tmp6_i8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %tmp_303_i2 = fmul double %tmp_302_i2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_303_i2"/></StgValue>
</operation>

<operation id="1370" st_id="246" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1899">
<or_exp><and_exp><literal name="sel_tmp2_i8" val="1"/>
<literal name="sel_tmp4_i11" val="0"/>
<literal name="sel_tmp6_i8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25  %tmp_311_i2 = fmul double %tmp_310_i2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_311_i2"/></StgValue>
</operation>

<operation id="1371" st_id="246" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1911">
<or_exp><and_exp><literal name="sel_tmp_i11" val="1"/>
<literal name="sel_tmp2_i8" val="0"/>
<literal name="sel_tmp4_i11" val="0"/>
<literal name="sel_tmp6_i8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %tmp_319_i2 = fmul double %tmp_318_i5, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_319_i2"/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="1372" st_id="247" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1900">
<or_exp><and_exp><literal name="sel_tmp2_i8" val="0"/>
<literal name="sel_tmp4_i11" val="0"/>
<literal name="sel_tmp6_i8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %sel_tmp1_i11 = select i1 %sel_tmp_i11, double %tmp_319_i2, double 0.000000e+00

]]></Node>
<StgValue><ssdm name="sel_tmp1_i11"/></StgValue>
</operation>

<operation id="1373" st_id="247" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1888">
<or_exp><and_exp><literal name="sel_tmp4_i11" val="0"/>
<literal name="sel_tmp6_i8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %sel_tmp3_i11 = select i1 %sel_tmp2_i8, double %tmp_311_i2, double %sel_tmp1_i11

]]></Node>
<StgValue><ssdm name="sel_tmp3_i11"/></StgValue>
</operation>

<operation id="1374" st_id="247" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1881">
<or_exp><and_exp><literal name="sel_tmp6_i8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %sel_tmp5_i8 = select i1 %sel_tmp4_i11, double %tmp_303_i2, double %sel_tmp3_i11

]]></Node>
<StgValue><ssdm name="sel_tmp5_i8"/></StgValue>
</operation>

<operation id="1375" st_id="247" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %p_0_i9 = select i1 %sel_tmp6_i8, double %tmp_295_i2, double %sel_tmp5_i8

]]></Node>
<StgValue><ssdm name="p_0_i9"/></StgValue>
</operation>

<operation id="1376" st_id="247" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:36  %tmp_233 = add i15 %tmp_140, %tmp_297

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="1377" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="15">
<![CDATA[
:37  %tmp_233_cast = zext i15 %tmp_233 to i64

]]></Node>
<StgValue><ssdm name="tmp_233_cast"/></StgValue>
</operation>

<operation id="1378" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %ub_addr_28 = getelementptr [10000 x double]* %ub, i64 0, i64 %tmp_233_cast

]]></Node>
<StgValue><ssdm name="ub_addr_28"/></StgValue>
</operation>

<operation id="1379" st_id="247" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:39  store double %p_0_i9, double* %ub_addr_28, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1380" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0">
<![CDATA[
:40  br label %71

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="248" st_id="248">

<operation id="1381" st_id="248" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %place_s = call fastcc i3 @on_structure_edge(i32 %x_assign_9, i32 %y_assign_7) nounwind

]]></Node>
<StgValue><ssdm name="place_s"/></StgValue>
</operation>

<operation id="1382" st_id="248" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %tmp_114 = icmp eq i3 %place_s, 0

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="1383" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_114, label %68, label %67

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1384" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp><literal name="tmp_114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="15" op_0_bw="32">
<![CDATA[
:0  %tmp_304 = trunc i32 %y_assign_7 to i15

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="1385" st_id="248" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp><literal name="tmp_114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %tmp_239 = add i15 %tmp_157, %tmp_304

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="1386" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp><literal name="tmp_114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="64" op_0_bw="15">
<![CDATA[
:2  %tmp_239_cast = sext i15 %tmp_239 to i64

]]></Node>
<StgValue><ssdm name="tmp_239_cast"/></StgValue>
</operation>

<operation id="1387" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp><literal name="tmp_114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %ua_addr_23 = getelementptr [10000 x double]* %ua, i64 0, i64 %tmp_239_cast

]]></Node>
<StgValue><ssdm name="ua_addr_23"/></StgValue>
</operation>

<operation id="1388" st_id="248" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp><literal name="tmp_114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="64" op_0_bw="14">
<![CDATA[
:7  %ua_load_14 = load double* %ua_addr_23, align 8

]]></Node>
<StgValue><ssdm name="ua_load_14"/></StgValue>
</operation>

<operation id="1389" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp><literal name="tmp_114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="15" op_0_bw="32">
<![CDATA[
:8  %tmp_305 = trunc i32 %j_5 to i15

]]></Node>
<StgValue><ssdm name="tmp_305"/></StgValue>
</operation>

<operation id="1390" st_id="248" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp><literal name="tmp_114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:9  %tmp_241 = add i15 %tmp_140, %tmp_305

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="1391" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp><literal name="tmp_114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="15">
<![CDATA[
:10  %tmp_241_cast = zext i15 %tmp_241 to i64

]]></Node>
<StgValue><ssdm name="tmp_241_cast"/></StgValue>
</operation>

<operation id="1392" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp><literal name="tmp_114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %ua_addr_25 = getelementptr [10000 x double]* %ua, i64 0, i64 %tmp_241_cast

]]></Node>
<StgValue><ssdm name="ua_addr_25"/></StgValue>
</operation>

<operation id="1393" st_id="248" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp><literal name="tmp_114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="14">
<![CDATA[
:12  %ua_load_15 = load double* %ua_addr_25, align 8

]]></Node>
<StgValue><ssdm name="ua_load_15"/></StgValue>
</operation>
</state>

<state id="249" st_id="249">

<operation id="1394" st_id="249" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:4  %tmp_240 = add i15 %tmp_153, %tmp_304

]]></Node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="1395" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="15">
<![CDATA[
:5  %tmp_240_cast = sext i15 %tmp_240 to i64

]]></Node>
<StgValue><ssdm name="tmp_240_cast"/></StgValue>
</operation>

<operation id="1396" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %ua_addr_24 = getelementptr [10000 x double]* %ua, i64 0, i64 %tmp_240_cast

]]></Node>
<StgValue><ssdm name="ua_addr_24"/></StgValue>
</operation>

<operation id="1397" st_id="249" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="64" op_0_bw="14">
<![CDATA[
:7  %ua_load_14 = load double* %ua_addr_23, align 8

]]></Node>
<StgValue><ssdm name="ua_load_14"/></StgValue>
</operation>

<operation id="1398" st_id="249" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="14">
<![CDATA[
:12  %ua_load_15 = load double* %ua_addr_25, align 8

]]></Node>
<StgValue><ssdm name="ua_load_15"/></StgValue>
</operation>

<operation id="1399" st_id="249" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="64" op_0_bw="14">
<![CDATA[
:13  %ua_load_16 = load double* %ua_addr_24, align 8

]]></Node>
<StgValue><ssdm name="ua_load_16"/></StgValue>
</operation>

<operation id="1400" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="15" op_0_bw="32">
<![CDATA[
:14  %tmp_306 = trunc i32 %y_assign_7 to i15

]]></Node>
<StgValue><ssdm name="tmp_306"/></StgValue>
</operation>

<operation id="1401" st_id="249" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:15  %tmp_307 = add i15 -1, %tmp_306

]]></Node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>

<operation id="1402" st_id="249" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:16  %tmp_242 = add i15 %tmp_140, %tmp_307

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="1403" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="15">
<![CDATA[
:17  %tmp_242_cast = zext i15 %tmp_242 to i64

]]></Node>
<StgValue><ssdm name="tmp_242_cast"/></StgValue>
</operation>

<operation id="1404" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %ua_addr_26 = getelementptr [10000 x double]* %ua, i64 0, i64 %tmp_242_cast

]]></Node>
<StgValue><ssdm name="ua_addr_26"/></StgValue>
</operation>

<operation id="1405" st_id="249" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="64" op_0_bw="14">
<![CDATA[
:19  %ua_load_17 = load double* %ua_addr_26, align 8

]]></Node>
<StgValue><ssdm name="ua_load_17"/></StgValue>
</operation>
</state>

<state id="250" st_id="250">

<operation id="1406" st_id="250" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="64" op_0_bw="14">
<![CDATA[
:13  %ua_load_16 = load double* %ua_addr_24, align 8

]]></Node>
<StgValue><ssdm name="ua_load_16"/></StgValue>
</operation>

<operation id="1407" st_id="250" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="64" op_0_bw="14">
<![CDATA[
:19  %ua_load_17 = load double* %ua_addr_26, align 8

]]></Node>
<StgValue><ssdm name="ua_load_17"/></StgValue>
</operation>

<operation id="1408" st_id="250" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:20  %sel_tmp_i13 = icmp eq i3 %place_s, 2

]]></Node>
<StgValue><ssdm name="sel_tmp_i13"/></StgValue>
</operation>

<operation id="1409" st_id="250" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %sel_tmp1_i13 = select i1 %sel_tmp_i13, double %ua_load_17, double 0.000000e+00

]]></Node>
<StgValue><ssdm name="sel_tmp1_i13"/></StgValue>
</operation>

<operation id="1410" st_id="250" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:22  %sel_tmp2_i10 = icmp eq i3 %place_s, 3

]]></Node>
<StgValue><ssdm name="sel_tmp2_i10"/></StgValue>
</operation>

<operation id="1411" st_id="250" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %sel_tmp3_i13 = select i1 %sel_tmp2_i10, double %ua_load_16, double %sel_tmp1_i13

]]></Node>
<StgValue><ssdm name="sel_tmp3_i13"/></StgValue>
</operation>

<operation id="1412" st_id="250" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:24  %sel_tmp4_i13 = icmp eq i3 %place_s, -4

]]></Node>
<StgValue><ssdm name="sel_tmp4_i13"/></StgValue>
</operation>

<operation id="1413" st_id="250" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %sel_tmp5_i10 = select i1 %sel_tmp4_i13, double %ua_load_15, double %sel_tmp3_i13

]]></Node>
<StgValue><ssdm name="sel_tmp5_i10"/></StgValue>
</operation>

<operation id="1414" st_id="250" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:26  %sel_tmp6_i10 = icmp eq i3 %place_s, 1

]]></Node>
<StgValue><ssdm name="sel_tmp6_i10"/></StgValue>
</operation>

<operation id="1415" st_id="250" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %p_0_i10 = select i1 %sel_tmp6_i10, double %ua_load_14, double %sel_tmp5_i10

]]></Node>
<StgValue><ssdm name="p_0_i10"/></StgValue>
</operation>

<operation id="1416" st_id="250" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:28  %tmp_243 = add i15 %tmp_140, %tmp_304

]]></Node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="1417" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="64" op_0_bw="15">
<![CDATA[
:29  %tmp_243_cast = zext i15 %tmp_243 to i64

]]></Node>
<StgValue><ssdm name="tmp_243_cast"/></StgValue>
</operation>

<operation id="1418" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %ub_addr_29 = getelementptr [10000 x double]* %ub, i64 0, i64 %tmp_243_cast

]]></Node>
<StgValue><ssdm name="ub_addr_29"/></StgValue>
</operation>

<operation id="1419" st_id="250" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:31  store double %p_0_i10, double* %ub_addr_29, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1420" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0">
<![CDATA[
:32  br label %70

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="251" st_id="251">

<operation id="1421" st_id="251" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %place_1 = call fastcc i4 @on_structure_corner(i32 %x_assign_9, i32 %y_assign_7) nounwind

]]></Node>
<StgValue><ssdm name="place_1"/></StgValue>
</operation>
</state>

<state id="252" st_id="252">

<operation id="1422" st_id="252" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %place_1 = call fastcc i4 @on_structure_corner(i32 %x_assign_9, i32 %y_assign_7) nounwind

]]></Node>
<StgValue><ssdm name="place_1"/></StgValue>
</operation>
</state>

<state id="253" st_id="253">

<operation id="1423" st_id="253" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %tmp_119 = icmp eq i4 %place_1, 0

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="1424" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_119, label %._crit_edge42, label %69

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1425" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp><literal name="tmp_119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="15" op_0_bw="32">
<![CDATA[
:0  %tmp_308 = trunc i32 %y_assign_7 to i15

]]></Node>
<StgValue><ssdm name="tmp_308"/></StgValue>
</operation>

<operation id="1426" st_id="253" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp><literal name="tmp_119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %tmp_309 = add i15 -1, %tmp_308

]]></Node>
<StgValue><ssdm name="tmp_309"/></StgValue>
</operation>

<operation id="1427" st_id="253" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp><literal name="tmp_119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:2  %tmp_244 = add i15 %tmp_140, %tmp_309

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="1428" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp><literal name="tmp_119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="15">
<![CDATA[
:3  %tmp_244_cast = zext i15 %tmp_244 to i64

]]></Node>
<StgValue><ssdm name="tmp_244_cast"/></StgValue>
</operation>

<operation id="1429" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp><literal name="tmp_119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %ua_addr_27 = getelementptr [10000 x double]* %ua, i64 0, i64 %tmp_244_cast

]]></Node>
<StgValue><ssdm name="ua_addr_27"/></StgValue>
</operation>

<operation id="1430" st_id="253" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp><literal name="tmp_119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="64" op_0_bw="14">
<![CDATA[
:5  %ua_load_18 = load double* %ua_addr_27, align 8

]]></Node>
<StgValue><ssdm name="ua_load_18"/></StgValue>
</operation>

<operation id="1431" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp><literal name="tmp_119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="15" op_0_bw="32">
<![CDATA[
:6  %tmp_310 = trunc i32 %y_assign_7 to i15

]]></Node>
<StgValue><ssdm name="tmp_310"/></StgValue>
</operation>

<operation id="1432" st_id="253" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp><literal name="tmp_119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:7  %tmp_245 = add i15 %tmp_157, %tmp_310

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="1433" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp><literal name="tmp_119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="15">
<![CDATA[
:8  %tmp_245_cast = sext i15 %tmp_245 to i64

]]></Node>
<StgValue><ssdm name="tmp_245_cast"/></StgValue>
</operation>

<operation id="1434" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp><literal name="tmp_119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %ua_addr_28 = getelementptr [10000 x double]* %ua, i64 0, i64 %tmp_245_cast

]]></Node>
<StgValue><ssdm name="ua_addr_28"/></StgValue>
</operation>

<operation id="1435" st_id="253" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp><literal name="tmp_119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="14">
<![CDATA[
:13  %ua_load_19 = load double* %ua_addr_28, align 8

]]></Node>
<StgValue><ssdm name="ua_load_19"/></StgValue>
</operation>

<operation id="1436" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp><literal name="tmp_119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="15" op_0_bw="32">
<![CDATA[
:16  %tmp_311 = trunc i32 %j_5 to i15

]]></Node>
<StgValue><ssdm name="tmp_311"/></StgValue>
</operation>
</state>

<state id="254" st_id="254">

<operation id="1437" st_id="254" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="64" op_0_bw="14">
<![CDATA[
:5  %ua_load_18 = load double* %ua_addr_27, align 8

]]></Node>
<StgValue><ssdm name="ua_load_18"/></StgValue>
</operation>

<operation id="1438" st_id="254" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:10  %tmp_246 = add i15 %tmp_153, %tmp_310

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="1439" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="64" op_0_bw="15">
<![CDATA[
:11  %tmp_246_cast = sext i15 %tmp_246 to i64

]]></Node>
<StgValue><ssdm name="tmp_246_cast"/></StgValue>
</operation>

<operation id="1440" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %ua_addr_29 = getelementptr [10000 x double]* %ua, i64 0, i64 %tmp_246_cast

]]></Node>
<StgValue><ssdm name="ua_addr_29"/></StgValue>
</operation>

<operation id="1441" st_id="254" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="14">
<![CDATA[
:13  %ua_load_19 = load double* %ua_addr_28, align 8

]]></Node>
<StgValue><ssdm name="ua_load_19"/></StgValue>
</operation>

<operation id="1442" st_id="254" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:17  %tmp_247 = add i15 %tmp_140, %tmp_311

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="1443" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="15">
<![CDATA[
:18  %tmp_247_cast = zext i15 %tmp_247 to i64

]]></Node>
<StgValue><ssdm name="tmp_247_cast"/></StgValue>
</operation>

<operation id="1444" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %ua_addr_30 = getelementptr [10000 x double]* %ua, i64 0, i64 %tmp_247_cast

]]></Node>
<StgValue><ssdm name="ua_addr_30"/></StgValue>
</operation>

<operation id="1445" st_id="254" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="64" op_0_bw="14">
<![CDATA[
:20  %ua_load_20 = load double* %ua_addr_30, align 8

]]></Node>
<StgValue><ssdm name="ua_load_20"/></StgValue>
</operation>

<operation id="1446" st_id="254" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="64" op_0_bw="14">
<![CDATA[
:23  %ua_load_21 = load double* %ua_addr_29, align 8

]]></Node>
<StgValue><ssdm name="ua_load_21"/></StgValue>
</operation>
</state>

<state id="255" st_id="255">

<operation id="1447" st_id="255" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="64" op_0_bw="14">
<![CDATA[
:20  %ua_load_20 = load double* %ua_addr_30, align 8

]]></Node>
<StgValue><ssdm name="ua_load_20"/></StgValue>
</operation>

<operation id="1448" st_id="255" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="64" op_0_bw="14">
<![CDATA[
:23  %ua_load_21 = load double* %ua_addr_29, align 8

]]></Node>
<StgValue><ssdm name="ua_load_21"/></StgValue>
</operation>

<operation id="1449" st_id="255" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:28  %sel_tmp_i14 = icmp eq i4 %place_1, -8

]]></Node>
<StgValue><ssdm name="sel_tmp_i14"/></StgValue>
</operation>

<operation id="1450" st_id="255" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:30  %sel_tmp2_i11 = icmp eq i4 %place_1, 7

]]></Node>
<StgValue><ssdm name="sel_tmp2_i11"/></StgValue>
</operation>

<operation id="1451" st_id="255" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:32  %sel_tmp4_i14 = icmp eq i4 %place_1, 6

]]></Node>
<StgValue><ssdm name="sel_tmp4_i14"/></StgValue>
</operation>

<operation id="1452" st_id="255" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:34  %sel_tmp6_i11 = icmp eq i4 %place_1, 5

]]></Node>
<StgValue><ssdm name="sel_tmp6_i11"/></StgValue>
</operation>
</state>

<state id="256" st_id="256">

<operation id="1453" st_id="256" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1999">
<or_exp><and_exp><literal name="sel_tmp6_i11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_254_i2 = fadd double %ua_load_18, %ua_load_19

]]></Node>
<StgValue><ssdm name="tmp_254_i2"/></StgValue>
</operation>

<operation id="1454" st_id="256" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2012">
<or_exp><and_exp><literal name="sel_tmp4_i14" val="1"/>
<literal name="sel_tmp6_i11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_262_i2 = fadd double %ua_load_19, %ua_load_20

]]></Node>
<StgValue><ssdm name="tmp_262_i2"/></StgValue>
</operation>

<operation id="1455" st_id="256" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2024">
<or_exp><and_exp><literal name="sel_tmp2_i11" val="1"/>
<literal name="sel_tmp4_i14" val="0"/>
<literal name="sel_tmp6_i11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %tmp_270_i2 = fadd double %ua_load_20, %ua_load_21

]]></Node>
<StgValue><ssdm name="tmp_270_i2"/></StgValue>
</operation>

<operation id="1456" st_id="256" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2035">
<or_exp><and_exp><literal name="sel_tmp_i14" val="1"/>
<literal name="sel_tmp2_i11" val="0"/>
<literal name="sel_tmp4_i14" val="0"/>
<literal name="sel_tmp6_i11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:26  %tmp_278_i2 = fadd double %ua_load_21, %ua_load_18

]]></Node>
<StgValue><ssdm name="tmp_278_i2"/></StgValue>
</operation>
</state>

<state id="257" st_id="257">

<operation id="1457" st_id="257" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2000">
<or_exp><and_exp><literal name="sel_tmp6_i11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_254_i2 = fadd double %ua_load_18, %ua_load_19

]]></Node>
<StgValue><ssdm name="tmp_254_i2"/></StgValue>
</operation>

<operation id="1458" st_id="257" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2013">
<or_exp><and_exp><literal name="sel_tmp4_i14" val="1"/>
<literal name="sel_tmp6_i11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_262_i2 = fadd double %ua_load_19, %ua_load_20

]]></Node>
<StgValue><ssdm name="tmp_262_i2"/></StgValue>
</operation>

<operation id="1459" st_id="257" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2025">
<or_exp><and_exp><literal name="sel_tmp2_i11" val="1"/>
<literal name="sel_tmp4_i14" val="0"/>
<literal name="sel_tmp6_i11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %tmp_270_i2 = fadd double %ua_load_20, %ua_load_21

]]></Node>
<StgValue><ssdm name="tmp_270_i2"/></StgValue>
</operation>

<operation id="1460" st_id="257" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2036">
<or_exp><and_exp><literal name="sel_tmp_i14" val="1"/>
<literal name="sel_tmp2_i11" val="0"/>
<literal name="sel_tmp4_i14" val="0"/>
<literal name="sel_tmp6_i11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:26  %tmp_278_i2 = fadd double %ua_load_21, %ua_load_18

]]></Node>
<StgValue><ssdm name="tmp_278_i2"/></StgValue>
</operation>
</state>

<state id="258" st_id="258">

<operation id="1461" st_id="258" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2001">
<or_exp><and_exp><literal name="sel_tmp6_i11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_254_i2 = fadd double %ua_load_18, %ua_load_19

]]></Node>
<StgValue><ssdm name="tmp_254_i2"/></StgValue>
</operation>

<operation id="1462" st_id="258" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2014">
<or_exp><and_exp><literal name="sel_tmp4_i14" val="1"/>
<literal name="sel_tmp6_i11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_262_i2 = fadd double %ua_load_19, %ua_load_20

]]></Node>
<StgValue><ssdm name="tmp_262_i2"/></StgValue>
</operation>

<operation id="1463" st_id="258" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2026">
<or_exp><and_exp><literal name="sel_tmp2_i11" val="1"/>
<literal name="sel_tmp4_i14" val="0"/>
<literal name="sel_tmp6_i11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %tmp_270_i2 = fadd double %ua_load_20, %ua_load_21

]]></Node>
<StgValue><ssdm name="tmp_270_i2"/></StgValue>
</operation>

<operation id="1464" st_id="258" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2037">
<or_exp><and_exp><literal name="sel_tmp_i14" val="1"/>
<literal name="sel_tmp2_i11" val="0"/>
<literal name="sel_tmp4_i14" val="0"/>
<literal name="sel_tmp6_i11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:26  %tmp_278_i2 = fadd double %ua_load_21, %ua_load_18

]]></Node>
<StgValue><ssdm name="tmp_278_i2"/></StgValue>
</operation>
</state>

<state id="259" st_id="259">

<operation id="1465" st_id="259" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2002">
<or_exp><and_exp><literal name="sel_tmp6_i11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_254_i2 = fadd double %ua_load_18, %ua_load_19

]]></Node>
<StgValue><ssdm name="tmp_254_i2"/></StgValue>
</operation>

<operation id="1466" st_id="259" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2015">
<or_exp><and_exp><literal name="sel_tmp4_i14" val="1"/>
<literal name="sel_tmp6_i11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_262_i2 = fadd double %ua_load_19, %ua_load_20

]]></Node>
<StgValue><ssdm name="tmp_262_i2"/></StgValue>
</operation>

<operation id="1467" st_id="259" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2027">
<or_exp><and_exp><literal name="sel_tmp2_i11" val="1"/>
<literal name="sel_tmp4_i14" val="0"/>
<literal name="sel_tmp6_i11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %tmp_270_i2 = fadd double %ua_load_20, %ua_load_21

]]></Node>
<StgValue><ssdm name="tmp_270_i2"/></StgValue>
</operation>

<operation id="1468" st_id="259" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2038">
<or_exp><and_exp><literal name="sel_tmp_i14" val="1"/>
<literal name="sel_tmp2_i11" val="0"/>
<literal name="sel_tmp4_i14" val="0"/>
<literal name="sel_tmp6_i11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:26  %tmp_278_i2 = fadd double %ua_load_21, %ua_load_18

]]></Node>
<StgValue><ssdm name="tmp_278_i2"/></StgValue>
</operation>
</state>

<state id="260" st_id="260">

<operation id="1469" st_id="260" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2003">
<or_exp><and_exp><literal name="sel_tmp6_i11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_254_i2 = fadd double %ua_load_18, %ua_load_19

]]></Node>
<StgValue><ssdm name="tmp_254_i2"/></StgValue>
</operation>

<operation id="1470" st_id="260" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2016">
<or_exp><and_exp><literal name="sel_tmp4_i14" val="1"/>
<literal name="sel_tmp6_i11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_262_i2 = fadd double %ua_load_19, %ua_load_20

]]></Node>
<StgValue><ssdm name="tmp_262_i2"/></StgValue>
</operation>

<operation id="1471" st_id="260" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2028">
<or_exp><and_exp><literal name="sel_tmp2_i11" val="1"/>
<literal name="sel_tmp4_i14" val="0"/>
<literal name="sel_tmp6_i11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %tmp_270_i2 = fadd double %ua_load_20, %ua_load_21

]]></Node>
<StgValue><ssdm name="tmp_270_i2"/></StgValue>
</operation>

<operation id="1472" st_id="260" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2039">
<or_exp><and_exp><literal name="sel_tmp_i14" val="1"/>
<literal name="sel_tmp2_i11" val="0"/>
<literal name="sel_tmp4_i14" val="0"/>
<literal name="sel_tmp6_i11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:26  %tmp_278_i2 = fadd double %ua_load_21, %ua_load_18

]]></Node>
<StgValue><ssdm name="tmp_278_i2"/></StgValue>
</operation>
</state>

<state id="261" st_id="261">

<operation id="1473" st_id="261" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1993">
<or_exp><and_exp><literal name="sel_tmp6_i11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_255_i2 = fmul double %tmp_254_i2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_255_i2"/></StgValue>
</operation>

<operation id="1474" st_id="261" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2005">
<or_exp><and_exp><literal name="sel_tmp4_i14" val="1"/>
<literal name="sel_tmp6_i11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %tmp_263_i2 = fmul double %tmp_262_i2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_263_i2"/></StgValue>
</operation>

<operation id="1475" st_id="261" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2017">
<or_exp><and_exp><literal name="sel_tmp2_i11" val="1"/>
<literal name="sel_tmp4_i14" val="0"/>
<literal name="sel_tmp6_i11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25  %tmp_271_i2 = fmul double %tmp_270_i2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_271_i2"/></StgValue>
</operation>

<operation id="1476" st_id="261" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2029">
<or_exp><and_exp><literal name="sel_tmp_i14" val="1"/>
<literal name="sel_tmp2_i11" val="0"/>
<literal name="sel_tmp4_i14" val="0"/>
<literal name="sel_tmp6_i11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %tmp_279_i2 = fmul double %tmp_278_i2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_279_i2"/></StgValue>
</operation>
</state>

<state id="262" st_id="262">

<operation id="1477" st_id="262" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1994">
<or_exp><and_exp><literal name="sel_tmp6_i11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_255_i2 = fmul double %tmp_254_i2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_255_i2"/></StgValue>
</operation>

<operation id="1478" st_id="262" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2006">
<or_exp><and_exp><literal name="sel_tmp4_i14" val="1"/>
<literal name="sel_tmp6_i11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %tmp_263_i2 = fmul double %tmp_262_i2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_263_i2"/></StgValue>
</operation>

<operation id="1479" st_id="262" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2018">
<or_exp><and_exp><literal name="sel_tmp2_i11" val="1"/>
<literal name="sel_tmp4_i14" val="0"/>
<literal name="sel_tmp6_i11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25  %tmp_271_i2 = fmul double %tmp_270_i2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_271_i2"/></StgValue>
</operation>

<operation id="1480" st_id="262" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2030">
<or_exp><and_exp><literal name="sel_tmp_i14" val="1"/>
<literal name="sel_tmp2_i11" val="0"/>
<literal name="sel_tmp4_i14" val="0"/>
<literal name="sel_tmp6_i11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %tmp_279_i2 = fmul double %tmp_278_i2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_279_i2"/></StgValue>
</operation>
</state>

<state id="263" st_id="263">

<operation id="1481" st_id="263" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1995">
<or_exp><and_exp><literal name="sel_tmp6_i11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_255_i2 = fmul double %tmp_254_i2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_255_i2"/></StgValue>
</operation>

<operation id="1482" st_id="263" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2007">
<or_exp><and_exp><literal name="sel_tmp4_i14" val="1"/>
<literal name="sel_tmp6_i11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %tmp_263_i2 = fmul double %tmp_262_i2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_263_i2"/></StgValue>
</operation>

<operation id="1483" st_id="263" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2019">
<or_exp><and_exp><literal name="sel_tmp2_i11" val="1"/>
<literal name="sel_tmp4_i14" val="0"/>
<literal name="sel_tmp6_i11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25  %tmp_271_i2 = fmul double %tmp_270_i2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_271_i2"/></StgValue>
</operation>

<operation id="1484" st_id="263" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2031">
<or_exp><and_exp><literal name="sel_tmp_i14" val="1"/>
<literal name="sel_tmp2_i11" val="0"/>
<literal name="sel_tmp4_i14" val="0"/>
<literal name="sel_tmp6_i11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %tmp_279_i2 = fmul double %tmp_278_i2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_279_i2"/></StgValue>
</operation>
</state>

<state id="264" st_id="264">

<operation id="1485" st_id="264" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1996">
<or_exp><and_exp><literal name="sel_tmp6_i11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_255_i2 = fmul double %tmp_254_i2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_255_i2"/></StgValue>
</operation>

<operation id="1486" st_id="264" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2008">
<or_exp><and_exp><literal name="sel_tmp4_i14" val="1"/>
<literal name="sel_tmp6_i11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %tmp_263_i2 = fmul double %tmp_262_i2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_263_i2"/></StgValue>
</operation>

<operation id="1487" st_id="264" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2020">
<or_exp><and_exp><literal name="sel_tmp2_i11" val="1"/>
<literal name="sel_tmp4_i14" val="0"/>
<literal name="sel_tmp6_i11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25  %tmp_271_i2 = fmul double %tmp_270_i2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_271_i2"/></StgValue>
</operation>

<operation id="1488" st_id="264" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2032">
<or_exp><and_exp><literal name="sel_tmp_i14" val="1"/>
<literal name="sel_tmp2_i11" val="0"/>
<literal name="sel_tmp4_i14" val="0"/>
<literal name="sel_tmp6_i11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %tmp_279_i2 = fmul double %tmp_278_i2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_279_i2"/></StgValue>
</operation>
</state>

<state id="265" st_id="265">

<operation id="1489" st_id="265" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1997">
<or_exp><and_exp><literal name="sel_tmp6_i11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_255_i2 = fmul double %tmp_254_i2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_255_i2"/></StgValue>
</operation>

<operation id="1490" st_id="265" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2009">
<or_exp><and_exp><literal name="sel_tmp4_i14" val="1"/>
<literal name="sel_tmp6_i11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %tmp_263_i2 = fmul double %tmp_262_i2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_263_i2"/></StgValue>
</operation>

<operation id="1491" st_id="265" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2021">
<or_exp><and_exp><literal name="sel_tmp2_i11" val="1"/>
<literal name="sel_tmp4_i14" val="0"/>
<literal name="sel_tmp6_i11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25  %tmp_271_i2 = fmul double %tmp_270_i2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_271_i2"/></StgValue>
</operation>

<operation id="1492" st_id="265" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2033">
<or_exp><and_exp><literal name="sel_tmp_i14" val="1"/>
<literal name="sel_tmp2_i11" val="0"/>
<literal name="sel_tmp4_i14" val="0"/>
<literal name="sel_tmp6_i11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %tmp_279_i2 = fmul double %tmp_278_i2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_279_i2"/></StgValue>
</operation>
</state>

<state id="266" st_id="266">

<operation id="1493" st_id="266" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1998">
<or_exp><and_exp><literal name="sel_tmp6_i11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_255_i2 = fmul double %tmp_254_i2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_255_i2"/></StgValue>
</operation>

<operation id="1494" st_id="266" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2010">
<or_exp><and_exp><literal name="sel_tmp4_i14" val="1"/>
<literal name="sel_tmp6_i11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %tmp_263_i2 = fmul double %tmp_262_i2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_263_i2"/></StgValue>
</operation>

<operation id="1495" st_id="266" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2022">
<or_exp><and_exp><literal name="sel_tmp2_i11" val="1"/>
<literal name="sel_tmp4_i14" val="0"/>
<literal name="sel_tmp6_i11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25  %tmp_271_i2 = fmul double %tmp_270_i2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_271_i2"/></StgValue>
</operation>

<operation id="1496" st_id="266" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2034">
<or_exp><and_exp><literal name="sel_tmp_i14" val="1"/>
<literal name="sel_tmp2_i11" val="0"/>
<literal name="sel_tmp4_i14" val="0"/>
<literal name="sel_tmp6_i11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %tmp_279_i2 = fmul double %tmp_278_i2, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_279_i2"/></StgValue>
</operation>
</state>

<state id="267" st_id="267">

<operation id="1497" st_id="267" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2023">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
<literal name="tmp_100" val="1"/>
<literal name="tmp_114" val="1"/>
<literal name="tmp_119" val="0"/>
<literal name="sel_tmp2_i11" val="0"/>
<literal name="sel_tmp4_i14" val="0"/>
<literal name="sel_tmp6_i11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %sel_tmp1_i14 = select i1 %sel_tmp_i14, double %tmp_279_i2, double 0.000000e+00

]]></Node>
<StgValue><ssdm name="sel_tmp1_i14"/></StgValue>
</operation>

<operation id="1498" st_id="267" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2011">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
<literal name="tmp_100" val="1"/>
<literal name="tmp_114" val="1"/>
<literal name="tmp_119" val="0"/>
<literal name="sel_tmp4_i14" val="0"/>
<literal name="sel_tmp6_i11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %sel_tmp3_i14 = select i1 %sel_tmp2_i11, double %tmp_271_i2, double %sel_tmp1_i14

]]></Node>
<StgValue><ssdm name="sel_tmp3_i14"/></StgValue>
</operation>

<operation id="1499" st_id="267" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2004">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
<literal name="tmp_100" val="1"/>
<literal name="tmp_114" val="1"/>
<literal name="tmp_119" val="0"/>
<literal name="sel_tmp6_i11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %sel_tmp5_i11 = select i1 %sel_tmp4_i14, double %tmp_263_i2, double %sel_tmp3_i14

]]></Node>
<StgValue><ssdm name="sel_tmp5_i11"/></StgValue>
</operation>

<operation id="1500" st_id="267" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
<literal name="tmp_100" val="1"/>
<literal name="tmp_114" val="1"/>
<literal name="tmp_119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %p_0_i11 = select i1 %sel_tmp6_i11, double %tmp_255_i2, double %sel_tmp5_i11

]]></Node>
<StgValue><ssdm name="p_0_i11"/></StgValue>
</operation>

<operation id="1501" st_id="267" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
<literal name="tmp_100" val="1"/>
<literal name="tmp_114" val="1"/>
<literal name="tmp_119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:36  %tmp_248 = add i15 %tmp_140, %tmp_310

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="1502" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
<literal name="tmp_100" val="1"/>
<literal name="tmp_114" val="1"/>
<literal name="tmp_119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="64" op_0_bw="15">
<![CDATA[
:37  %tmp_248_cast = zext i15 %tmp_248 to i64

]]></Node>
<StgValue><ssdm name="tmp_248_cast"/></StgValue>
</operation>

<operation id="1503" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
<literal name="tmp_100" val="1"/>
<literal name="tmp_114" val="1"/>
<literal name="tmp_119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %ub_addr_30 = getelementptr [10000 x double]* %ub, i64 0, i64 %tmp_248_cast

]]></Node>
<StgValue><ssdm name="ub_addr_30"/></StgValue>
</operation>

<operation id="1504" st_id="267" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
<literal name="tmp_100" val="1"/>
<literal name="tmp_114" val="1"/>
<literal name="tmp_119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:39  store double %p_0_i11, double* %ub_addr_30, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1505" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
<literal name="tmp_100" val="1"/>
<literal name="tmp_114" val="1"/>
<literal name="tmp_119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="0">
<![CDATA[
:40  br label %._crit_edge42

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1506" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
<literal name="tmp_100" val="1"/>
<literal name="tmp_114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge42:0  br label %70

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1507" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
<literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %71

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1508" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %72

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1509" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="526">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %73

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="268" st_id="268">

<operation id="1510" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7:0  %x_assign_5 = phi i32 [ %i_2, %.preheader7.loopexit ], [ 0, %.preheader7.preheader ]

]]></Node>
<StgValue><ssdm name="x_assign_5"/></StgValue>
</operation>

<operation id="1511" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.preheader7:1  %phi_mul1 = phi i64 [ %next_mul2, %.preheader7.loopexit ], [ 0, %.preheader7.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul1"/></StgValue>
</operation>

<operation id="1512" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="15" op_0_bw="64">
<![CDATA[
.preheader7:2  %tmp_97 = trunc i64 %phi_mul1 to i15

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="1513" st_id="268" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader7:3  %next_mul2 = add i64 100, %phi_mul1

]]></Node>
<StgValue><ssdm name="next_mul2"/></StgValue>
</operation>

<operation id="1514" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="32">
<![CDATA[
.preheader7:4  %ny_load_1 = load i32* @ny, align 4

]]></Node>
<StgValue><ssdm name="ny_load_1"/></StgValue>
</operation>

<operation id="1515" st_id="268" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7:5  %tmp_30 = icmp slt i32 %x_assign_5, %ny_load_1

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="1516" st_id="268" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7:6  %i_2 = add nsw i32 1, %x_assign_5

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="1517" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:7  br i1 %tmp_30, label %.preheader6.preheader, label %.loopexit8.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1518" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="529">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader:0  br label %.preheader6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1519" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp><literal name="tmp_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit8.loopexit:0  store i32 0, i32* %source_active_assign

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1520" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp><literal name="tmp_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="0">
<![CDATA[
.loopexit8.loopexit:1  br label %.loopexit8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="269" st_id="269">

<operation id="1521" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader6:0  %y_assign_4 = phi i32 [ %j_1, %._crit_edge27 ], [ 0, %.preheader6.preheader ]

]]></Node>
<StgValue><ssdm name="y_assign_4"/></StgValue>
</operation>

<operation id="1522" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="32">
<![CDATA[
.preheader6:1  %nx_load_1 = load i32* @nx, align 4

]]></Node>
<StgValue><ssdm name="nx_load_1"/></StgValue>
</operation>

<operation id="1523" st_id="269" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6:2  %tmp_40 = icmp slt i32 %y_assign_4, %nx_load_1

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="1524" st_id="269" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6:3  %j_1 = add nsw i32 %y_assign_4, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="1525" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:4  br i1 %tmp_40, label %30, label %.preheader7.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1526" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="32">
<![CDATA[
:0  %scenario_source_x_lo_2 = load i32* @scenario_source_x, align 8

]]></Node>
<StgValue><ssdm name="scenario_source_x_lo_2"/></StgValue>
</operation>

<operation id="1527" st_id="269" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_i1 = sub nsw i32 %scenario_source_x_lo_2, %x_assign_5

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="1528" st_id="269" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_172_i1 = sitofp i32 %tmp_i1 to double

]]></Node>
<StgValue><ssdm name="tmp_172_i1"/></StgValue>
</operation>

<operation id="1529" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32">
<![CDATA[
:4  %scenario_source_y_lo_2 = load i32* @scenario_source_y, align 4

]]></Node>
<StgValue><ssdm name="scenario_source_y_lo_2"/></StgValue>
</operation>

<operation id="1530" st_id="269" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_174_i1 = sub nsw i32 %scenario_source_y_lo_2, %y_assign_4

]]></Node>
<StgValue><ssdm name="tmp_174_i1"/></StgValue>
</operation>

<operation id="1531" st_id="269" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_175_i1 = sitofp i32 %tmp_174_i1 to double

]]></Node>
<StgValue><ssdm name="tmp_175_i1"/></StgValue>
</operation>

<operation id="1532" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.loopexit:0  br label %.preheader7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="270" st_id="270">

<operation id="1533" st_id="270" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_172_i1 = sitofp i32 %tmp_i1 to double

]]></Node>
<StgValue><ssdm name="tmp_172_i1"/></StgValue>
</operation>

<operation id="1534" st_id="270" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_175_i1 = sitofp i32 %tmp_174_i1 to double

]]></Node>
<StgValue><ssdm name="tmp_175_i1"/></StgValue>
</operation>
</state>

<state id="271" st_id="271">

<operation id="1535" st_id="271" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="538">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_172_i1 = sitofp i32 %tmp_i1 to double

]]></Node>
<StgValue><ssdm name="tmp_172_i1"/></StgValue>
</operation>

<operation id="1536" st_id="271" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="538">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_175_i1 = sitofp i32 %tmp_174_i1 to double

]]></Node>
<StgValue><ssdm name="tmp_175_i1"/></StgValue>
</operation>
</state>

<state id="272" st_id="272">

<operation id="1537" st_id="272" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="539">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_172_i1 = sitofp i32 %tmp_i1 to double

]]></Node>
<StgValue><ssdm name="tmp_172_i1"/></StgValue>
</operation>

<operation id="1538" st_id="272" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="539">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_175_i1 = sitofp i32 %tmp_174_i1 to double

]]></Node>
<StgValue><ssdm name="tmp_175_i1"/></StgValue>
</operation>
</state>

<state id="273" st_id="273">

<operation id="1539" st_id="273" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="540">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_172_i1 = sitofp i32 %tmp_i1 to double

]]></Node>
<StgValue><ssdm name="tmp_172_i1"/></StgValue>
</operation>

<operation id="1540" st_id="273" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="540">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_175_i1 = sitofp i32 %tmp_174_i1 to double

]]></Node>
<StgValue><ssdm name="tmp_175_i1"/></StgValue>
</operation>
</state>

<state id="274" st_id="274">

<operation id="1541" st_id="274" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_172_i1 = sitofp i32 %tmp_i1 to double

]]></Node>
<StgValue><ssdm name="tmp_172_i1"/></StgValue>
</operation>

<operation id="1542" st_id="274" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_175_i1 = sitofp i32 %tmp_174_i1 to double

]]></Node>
<StgValue><ssdm name="tmp_175_i1"/></StgValue>
</operation>

<operation id="1543" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13  %tmp_89 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_179_i21_to_int, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="1544" st_id="274" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:17  %notlhs4 = icmp ne i11 %tmp_89, -1

]]></Node>
<StgValue><ssdm name="notlhs4"/></StgValue>
</operation>
</state>

<state id="275" st_id="275">

<operation id="1545" st_id="275" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="542">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_173_i1 = fmul double %tmp_172_i1, %tmp_172_i1

]]></Node>
<StgValue><ssdm name="tmp_173_i1"/></StgValue>
</operation>

<operation id="1546" st_id="275" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="542">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_176_i1 = fmul double %tmp_175_i1, %tmp_175_i1

]]></Node>
<StgValue><ssdm name="tmp_176_i1"/></StgValue>
</operation>
</state>

<state id="276" st_id="276">

<operation id="1547" st_id="276" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="543">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_173_i1 = fmul double %tmp_172_i1, %tmp_172_i1

]]></Node>
<StgValue><ssdm name="tmp_173_i1"/></StgValue>
</operation>

<operation id="1548" st_id="276" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="543">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_176_i1 = fmul double %tmp_175_i1, %tmp_175_i1

]]></Node>
<StgValue><ssdm name="tmp_176_i1"/></StgValue>
</operation>
</state>

<state id="277" st_id="277">

<operation id="1549" st_id="277" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="544">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_173_i1 = fmul double %tmp_172_i1, %tmp_172_i1

]]></Node>
<StgValue><ssdm name="tmp_173_i1"/></StgValue>
</operation>

<operation id="1550" st_id="277" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="544">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_176_i1 = fmul double %tmp_175_i1, %tmp_175_i1

]]></Node>
<StgValue><ssdm name="tmp_176_i1"/></StgValue>
</operation>
</state>

<state id="278" st_id="278">

<operation id="1551" st_id="278" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="545">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_173_i1 = fmul double %tmp_172_i1, %tmp_172_i1

]]></Node>
<StgValue><ssdm name="tmp_173_i1"/></StgValue>
</operation>

<operation id="1552" st_id="278" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="545">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_176_i1 = fmul double %tmp_175_i1, %tmp_175_i1

]]></Node>
<StgValue><ssdm name="tmp_176_i1"/></StgValue>
</operation>
</state>

<state id="279" st_id="279">

<operation id="1553" st_id="279" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_173_i1 = fmul double %tmp_172_i1, %tmp_172_i1

]]></Node>
<StgValue><ssdm name="tmp_173_i1"/></StgValue>
</operation>

<operation id="1554" st_id="279" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_176_i1 = fmul double %tmp_175_i1, %tmp_175_i1

]]></Node>
<StgValue><ssdm name="tmp_176_i1"/></StgValue>
</operation>
</state>

<state id="280" st_id="280">

<operation id="1555" st_id="280" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_173_i1 = fmul double %tmp_172_i1, %tmp_172_i1

]]></Node>
<StgValue><ssdm name="tmp_173_i1"/></StgValue>
</operation>

<operation id="1556" st_id="280" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_176_i1 = fmul double %tmp_175_i1, %tmp_175_i1

]]></Node>
<StgValue><ssdm name="tmp_176_i1"/></StgValue>
</operation>
</state>

<state id="281" st_id="281">

<operation id="1557" st_id="281" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="548">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_177_i1 = fadd double %tmp_173_i1, %tmp_176_i1

]]></Node>
<StgValue><ssdm name="tmp_177_i1"/></StgValue>
</operation>
</state>

<state id="282" st_id="282">

<operation id="1558" st_id="282" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_177_i1 = fadd double %tmp_173_i1, %tmp_176_i1

]]></Node>
<StgValue><ssdm name="tmp_177_i1"/></StgValue>
</operation>
</state>

<state id="283" st_id="283">

<operation id="1559" st_id="283" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_177_i1 = fadd double %tmp_173_i1, %tmp_176_i1

]]></Node>
<StgValue><ssdm name="tmp_177_i1"/></StgValue>
</operation>
</state>

<state id="284" st_id="284">

<operation id="1560" st_id="284" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_177_i1 = fadd double %tmp_173_i1, %tmp_176_i1

]]></Node>
<StgValue><ssdm name="tmp_177_i1"/></StgValue>
</operation>
</state>

<state id="285" st_id="285">

<operation id="1561" st_id="285" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="552">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_177_i1 = fadd double %tmp_173_i1, %tmp_176_i1

]]></Node>
<StgValue><ssdm name="tmp_177_i1"/></StgValue>
</operation>
</state>

<state id="286" st_id="286">

<operation id="1562" st_id="286" stage="31" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i1 = call double @llvm.sqrt.f64(double %tmp_177_i1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i1"/></StgValue>
</operation>
</state>

<state id="287" st_id="287">

<operation id="1563" st_id="287" stage="30" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i1 = call double @llvm.sqrt.f64(double %tmp_177_i1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i1"/></StgValue>
</operation>
</state>

<state id="288" st_id="288">

<operation id="1564" st_id="288" stage="29" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i1 = call double @llvm.sqrt.f64(double %tmp_177_i1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i1"/></StgValue>
</operation>
</state>

<state id="289" st_id="289">

<operation id="1565" st_id="289" stage="28" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i1 = call double @llvm.sqrt.f64(double %tmp_177_i1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i1"/></StgValue>
</operation>
</state>

<state id="290" st_id="290">

<operation id="1566" st_id="290" stage="27" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i1 = call double @llvm.sqrt.f64(double %tmp_177_i1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i1"/></StgValue>
</operation>
</state>

<state id="291" st_id="291">

<operation id="1567" st_id="291" stage="26" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i1 = call double @llvm.sqrt.f64(double %tmp_177_i1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i1"/></StgValue>
</operation>
</state>

<state id="292" st_id="292">

<operation id="1568" st_id="292" stage="25" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i1 = call double @llvm.sqrt.f64(double %tmp_177_i1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i1"/></StgValue>
</operation>
</state>

<state id="293" st_id="293">

<operation id="1569" st_id="293" stage="24" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="560">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i1 = call double @llvm.sqrt.f64(double %tmp_177_i1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i1"/></StgValue>
</operation>
</state>

<state id="294" st_id="294">

<operation id="1570" st_id="294" stage="23" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="561">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i1 = call double @llvm.sqrt.f64(double %tmp_177_i1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i1"/></StgValue>
</operation>
</state>

<state id="295" st_id="295">

<operation id="1571" st_id="295" stage="22" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i1 = call double @llvm.sqrt.f64(double %tmp_177_i1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i1"/></StgValue>
</operation>
</state>

<state id="296" st_id="296">

<operation id="1572" st_id="296" stage="21" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i1 = call double @llvm.sqrt.f64(double %tmp_177_i1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i1"/></StgValue>
</operation>
</state>

<state id="297" st_id="297">

<operation id="1573" st_id="297" stage="20" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i1 = call double @llvm.sqrt.f64(double %tmp_177_i1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i1"/></StgValue>
</operation>
</state>

<state id="298" st_id="298">

<operation id="1574" st_id="298" stage="19" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="565">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i1 = call double @llvm.sqrt.f64(double %tmp_177_i1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i1"/></StgValue>
</operation>
</state>

<state id="299" st_id="299">

<operation id="1575" st_id="299" stage="18" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i1 = call double @llvm.sqrt.f64(double %tmp_177_i1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i1"/></StgValue>
</operation>
</state>

<state id="300" st_id="300">

<operation id="1576" st_id="300" stage="17" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i1 = call double @llvm.sqrt.f64(double %tmp_177_i1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i1"/></StgValue>
</operation>
</state>

<state id="301" st_id="301">

<operation id="1577" st_id="301" stage="16" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="568">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i1 = call double @llvm.sqrt.f64(double %tmp_177_i1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i1"/></StgValue>
</operation>
</state>

<state id="302" st_id="302">

<operation id="1578" st_id="302" stage="15" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i1 = call double @llvm.sqrt.f64(double %tmp_177_i1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i1"/></StgValue>
</operation>
</state>

<state id="303" st_id="303">

<operation id="1579" st_id="303" stage="14" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="570">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i1 = call double @llvm.sqrt.f64(double %tmp_177_i1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i1"/></StgValue>
</operation>
</state>

<state id="304" st_id="304">

<operation id="1580" st_id="304" stage="13" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="571">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i1 = call double @llvm.sqrt.f64(double %tmp_177_i1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i1"/></StgValue>
</operation>
</state>

<state id="305" st_id="305">

<operation id="1581" st_id="305" stage="12" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i1 = call double @llvm.sqrt.f64(double %tmp_177_i1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i1"/></StgValue>
</operation>
</state>

<state id="306" st_id="306">

<operation id="1582" st_id="306" stage="11" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="573">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i1 = call double @llvm.sqrt.f64(double %tmp_177_i1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i1"/></StgValue>
</operation>
</state>

<state id="307" st_id="307">

<operation id="1583" st_id="307" stage="10" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i1 = call double @llvm.sqrt.f64(double %tmp_177_i1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i1"/></StgValue>
</operation>
</state>

<state id="308" st_id="308">

<operation id="1584" st_id="308" stage="9" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i1 = call double @llvm.sqrt.f64(double %tmp_177_i1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i1"/></StgValue>
</operation>
</state>

<state id="309" st_id="309">

<operation id="1585" st_id="309" stage="8" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="576">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i1 = call double @llvm.sqrt.f64(double %tmp_177_i1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i1"/></StgValue>
</operation>
</state>

<state id="310" st_id="310">

<operation id="1586" st_id="310" stage="7" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="577">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i1 = call double @llvm.sqrt.f64(double %tmp_177_i1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i1"/></StgValue>
</operation>
</state>

<state id="311" st_id="311">

<operation id="1587" st_id="311" stage="6" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i1 = call double @llvm.sqrt.f64(double %tmp_177_i1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i1"/></StgValue>
</operation>
</state>

<state id="312" st_id="312">

<operation id="1588" st_id="312" stage="5" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i1 = call double @llvm.sqrt.f64(double %tmp_177_i1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i1"/></StgValue>
</operation>
</state>

<state id="313" st_id="313">

<operation id="1589" st_id="313" stage="4" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i1 = call double @llvm.sqrt.f64(double %tmp_177_i1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i1"/></StgValue>
</operation>
</state>

<state id="314" st_id="314">

<operation id="1590" st_id="314" stage="3" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i1 = call double @llvm.sqrt.f64(double %tmp_177_i1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i1"/></StgValue>
</operation>
</state>

<state id="315" st_id="315">

<operation id="1591" st_id="315" stage="2" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i1 = call double @llvm.sqrt.f64(double %tmp_177_i1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i1"/></StgValue>
</operation>
</state>

<state id="316" st_id="316">

<operation id="1592" st_id="316" stage="1" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i1 = call double @llvm.sqrt.f64(double %tmp_177_i1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i1"/></StgValue>
</operation>
</state>

<state id="317" st_id="317">

<operation id="1593" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="64" op_0_bw="64">
<![CDATA[
:10  %tmp_178_i84_to_int = bitcast double %tmp_178_i1 to i64

]]></Node>
<StgValue><ssdm name="tmp_178_i84_to_int"/></StgValue>
</operation>

<operation id="1594" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11  %tmp_80 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_178_i84_to_int, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="1595" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="52" op_0_bw="64">
<![CDATA[
:12  %tmp_124 = trunc i64 %tmp_178_i84_to_int to i52

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="1596" st_id="317" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:14  %notlhs3 = icmp ne i11 %tmp_80, -1

]]></Node>
<StgValue><ssdm name="notlhs3"/></StgValue>
</operation>

<operation id="1597" st_id="317" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
:15  %notrhs3 = icmp eq i52 %tmp_124, 0

]]></Node>
<StgValue><ssdm name="notrhs3"/></StgValue>
</operation>

<operation id="1598" st_id="317" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:16  %tmp_96 = or i1 %notrhs3, %notlhs3

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="1599" st_id="317" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:18  %tmp_99 = or i1 %notrhs8, %notlhs4

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="1600" st_id="317" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:19  %tmp_102 = and i1 %tmp_96, %tmp_99

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="1601" st_id="317" stage="1" lat="1">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20  %tmp_105 = fcmp ole double %tmp_178_i1, %tmp_179_i3

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="1602" st_id="317" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:21  %tmp_107 = and i1 %tmp_102, %tmp_105

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="1603" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:22  br i1 %tmp_107, label %31, label %._crit_edge27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1604" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp><literal name="tmp_107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="15" op_0_bw="32">
<![CDATA[
:0  %tmp_126 = trunc i32 %y_assign_4 to i15

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="1605" st_id="317" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp><literal name="tmp_107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %tmp_130 = add i15 %tmp_97, %tmp_126

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="1606" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp><literal name="tmp_107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="64" op_0_bw="15">
<![CDATA[
:2  %tmp_140_cast = zext i15 %tmp_130 to i64

]]></Node>
<StgValue><ssdm name="tmp_140_cast"/></StgValue>
</operation>

<operation id="1607" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp><literal name="tmp_107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %ua_addr_2 = getelementptr [10000 x double]* %ua, i64 0, i64 %tmp_140_cast

]]></Node>
<StgValue><ssdm name="ua_addr_2"/></StgValue>
</operation>

<operation id="1608" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp><literal name="tmp_107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %ub_addr_2 = getelementptr [10000 x double]* %ub, i64 0, i64 %tmp_140_cast

]]></Node>
<StgValue><ssdm name="ub_addr_2"/></StgValue>
</operation>

<operation id="1609" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp><literal name="tmp_107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %uc_addr_3 = getelementptr [10000 x double]* %uc, i64 0, i64 %tmp_140_cast

]]></Node>
<StgValue><ssdm name="uc_addr_3"/></StgValue>
</operation>

<operation id="1610" st_id="317" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp><literal name="tmp_107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:6  store double 0.000000e+00, double* %ua_addr_2, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1611" st_id="317" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp><literal name="tmp_107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:7  store double 0.000000e+00, double* %ub_addr_2, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1612" st_id="317" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp><literal name="tmp_107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:8  store double 0.000000e+00, double* %uc_addr_3, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1613" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp><literal name="tmp_107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1614" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge27:0  br label %.preheader6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="318" st_id="318">

<operation id="1615" st_id="318" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="64" op_4_bw="64">
<![CDATA[
:1  call fastcc void @pulse_source(i32 %radius, i32 %step, double %scenario_source_p_am_1, [10000 x double]* %ua) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1616" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.loopexit8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="319" st_id="319">

<operation id="1617" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="591">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32">
<![CDATA[
.loopexit8:0  %source_active_assign_4 = load i32* %source_active_assign

]]></Node>
<StgValue><ssdm name="source_active_assign_4"/></StgValue>
</operation>

<operation id="1618" st_id="319" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="591">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit8:1  %tmp_i7 = icmp ne i32 %source_active_assign_4, 0

]]></Node>
<StgValue><ssdm name="tmp_i7"/></StgValue>
</operation>

<operation id="1619" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="591">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="0">
<![CDATA[
.loopexit8:2  br label %.loopexit488

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="320" st_id="320">

<operation id="1620" st_id="320" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader4.preheader:1  %tmp_133 = mul i15 100, %tmp_132

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="1621" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="15" op_0_bw="32">
<![CDATA[
.preheader4.preheader:2  %tmp_134 = trunc i32 %x_assign_8 to i15

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="1622" st_id="320" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader4.preheader:3  %tmp_136 = mul i15 100, %tmp_134

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="1623" st_id="320" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader4.preheader:4  %tmp_138 = add i15 -100, %tmp_136

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="1624" st_id="320" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader4.preheader:5  %tmp_164_i1 = icmp eq i32 %x_assign_8, 0

]]></Node>
<StgValue><ssdm name="tmp_164_i1"/></StgValue>
</operation>

<operation id="1625" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:6  br label %.preheader4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="321" st_id="321">

<operation id="1626" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader4:0  %y_assign_6 = phi i32 [ %j_4, %49 ], [ 0, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="y_assign_6"/></StgValue>
</operation>

<operation id="1627" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="32">
<![CDATA[
.preheader4:1  %nx_load_4 = load i32* @nx, align 4

]]></Node>
<StgValue><ssdm name="nx_load_4"/></StgValue>
</operation>

<operation id="1628" st_id="321" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader4:2  %tmp_55 = icmp slt i32 %y_assign_6, %nx_load_4

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="1629" st_id="321" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader4:3  %j_4 = add nsw i32 %y_assign_6, 1

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="1630" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:4  br i1 %tmp_55, label %32, label %.loopexit488.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1631" st_id="321" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="595">
<or_exp><and_exp><literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_165_i1 = add nsw i32 %nx_load_4, -1

]]></Node>
<StgValue><ssdm name="tmp_165_i1"/></StgValue>
</operation>

<operation id="1632" st_id="321" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="595">
<or_exp><and_exp><literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_166_i1 = icmp eq i32 %tmp_165_i1, %y_assign_6

]]></Node>
<StgValue><ssdm name="tmp_166_i1"/></StgValue>
</operation>

<operation id="1633" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="595">
<or_exp><and_exp><literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32">
<![CDATA[
:4  %ny_load_7 = load i32* @ny, align 4

]]></Node>
<StgValue><ssdm name="ny_load_7"/></StgValue>
</operation>

<operation id="1634" st_id="321" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="595">
<or_exp><and_exp><literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_167_i1 = add nsw i32 %ny_load_7, -1

]]></Node>
<StgValue><ssdm name="tmp_167_i1"/></StgValue>
</operation>

<operation id="1635" st_id="321" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="595">
<or_exp><and_exp><literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_168_i1 = icmp eq i32 %tmp_167_i1, %x_assign_8

]]></Node>
<StgValue><ssdm name="tmp_168_i1"/></StgValue>
</operation>

<operation id="1636" st_id="321" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="595">
<or_exp><and_exp><literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_169_i1 = icmp eq i32 %y_assign_6, 0

]]></Node>
<StgValue><ssdm name="tmp_169_i1"/></StgValue>
</operation>

<operation id="1637" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp><literal name="tmp_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="0" op_0_bw="0">
<![CDATA[
.loopexit488.loopexit:0  br label %.loopexit488

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="322" st_id="322">

<operation id="1638" st_id="322" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_i3 = or i32 %y_assign_6, %x_assign_8

]]></Node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="1639" st_id="322" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_i3_50 = icmp eq i32 %tmp_i3, 0

]]></Node>
<StgValue><ssdm name="tmp_i3_50"/></StgValue>
</operation>

<operation id="1640" st_id="322" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %or_cond1_i1 = and i1 %tmp_168_i1, %tmp_169_i1

]]></Node>
<StgValue><ssdm name="or_cond1_i1"/></StgValue>
</operation>

<operation id="1641" st_id="322" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9  %sel_tmp1_i = xor i1 %tmp_i3_50, true

]]></Node>
<StgValue><ssdm name="sel_tmp1_i"/></StgValue>
</operation>

<operation id="1642" st_id="322" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %tmp136 = and i1 %tmp_166_i1, %sel_tmp1_i

]]></Node>
<StgValue><ssdm name="tmp136"/></StgValue>
</operation>

<operation id="1643" st_id="322" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11  %sel_tmp3_i1 = and i1 %tmp136, %tmp_164_i1

]]></Node>
<StgValue><ssdm name="sel_tmp3_i1"/></StgValue>
</operation>

<operation id="1644" st_id="322" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
:12  %sel_tmp_i = select i1 %sel_tmp3_i1, i3 -2, i3 -3

]]></Node>
<StgValue><ssdm name="sel_tmp_i"/></StgValue>
</operation>

<operation id="1645" st_id="322" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13  %tmp_135 = or i1 %sel_tmp3_i1, %tmp_i3_50

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="1646" st_id="322" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
:14  %sel_tmp4_i1 = select i1 %tmp_135, i3 %sel_tmp_i, i3 0

]]></Node>
<StgValue><ssdm name="sel_tmp4_i1"/></StgValue>
</operation>

<operation id="1647" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="4" op_0_bw="3">
<![CDATA[
:15  %sel_tmp4_i106_cast = zext i3 %sel_tmp4_i1 to i4

]]></Node>
<StgValue><ssdm name="sel_tmp4_i106_cast"/></StgValue>
</operation>

<operation id="1648" st_id="322" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:16  %sel_tmp9_demorgan_i1 = and i1 %tmp_164_i1, %tmp_166_i1

]]></Node>
<StgValue><ssdm name="sel_tmp9_demorgan_i1"/></StgValue>
</operation>

<operation id="1649" st_id="322" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:17  %sel_tmp9_i1 = xor i1 %sel_tmp9_demorgan_i1, true

]]></Node>
<StgValue><ssdm name="sel_tmp9_i1"/></StgValue>
</operation>

<operation id="1650" st_id="322" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:18  %tmp138 = and i1 %sel_tmp1_i, %sel_tmp9_i1

]]></Node>
<StgValue><ssdm name="tmp138"/></StgValue>
</operation>

<operation id="1651" st_id="322" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:19  %sel_tmp10_i1 = and i1 %tmp138, %or_cond1_i1

]]></Node>
<StgValue><ssdm name="sel_tmp10_i1"/></StgValue>
</operation>

<operation id="1652" st_id="322" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:20  %sel_tmp14_demorgan_i_1 = or i1 %tmp_i3_50, %or_cond1_i1

]]></Node>
<StgValue><ssdm name="sel_tmp14_demorgan_i_1"/></StgValue>
</operation>

<operation id="1653" st_id="322" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:21  %sel_tmp14_i1 = xor i1 %sel_tmp14_demorgan_i_1, true

]]></Node>
<StgValue><ssdm name="sel_tmp14_i1"/></StgValue>
</operation>

<operation id="1654" st_id="322" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:22  %tmp139 = and i1 %tmp_168_i1, %sel_tmp14_i1

]]></Node>
<StgValue><ssdm name="tmp139"/></StgValue>
</operation>

<operation id="1655" st_id="322" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:23  %tmp140 = xor i1 %sel_tmp9_demorgan_i1, %tmp_166_i1

]]></Node>
<StgValue><ssdm name="tmp140"/></StgValue>
</operation>

<operation id="1656" st_id="322" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:24  %sel_tmp20_i1 = and i1 %tmp140, %tmp139

]]></Node>
<StgValue><ssdm name="sel_tmp20_i1"/></StgValue>
</operation>

<operation id="1657" st_id="322" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
:25  %sel_tmp11_i1 = select i1 %sel_tmp20_i1, i4 7, i4 -8

]]></Node>
<StgValue><ssdm name="sel_tmp11_i1"/></StgValue>
</operation>

<operation id="1658" st_id="322" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:26  %tmp_137 = or i1 %sel_tmp20_i1, %sel_tmp10_i1

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="1659" st_id="322" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
:27  %place_8 = select i1 %tmp_137, i4 %sel_tmp11_i1, i4 %sel_tmp4_i106_cast

]]></Node>
<StgValue><ssdm name="place_8"/></StgValue>
</operation>

<operation id="1660" st_id="322" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:28  %tmp_60 = icmp eq i4 %place_8, 0

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1661" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:29  br i1 %tmp_60, label %33, label %._crit_edge28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1662" st_id="322" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_64 = call fastcc i3 @on_edge(i32 %x_assign_8, i32 %y_assign_6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>
</state>

<state id="323" st_id="323">

<operation id="1663" st_id="323" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_64 = call fastcc i3 @on_edge(i32 %x_assign_8, i32 %y_assign_6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="1664" st_id="323" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %tmp_65 = icmp eq i3 %tmp_64, 0

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="1665" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_65, label %34, label %._crit_edge28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1666" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32">
<![CDATA[
:0  %scenario_source_x_lo_3 = load i32* @scenario_source_x, align 8

]]></Node>
<StgValue><ssdm name="scenario_source_x_lo_3"/></StgValue>
</operation>

<operation id="1667" st_id="323" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_i7_51 = sub nsw i32 %scenario_source_x_lo_3, %x_assign_8

]]></Node>
<StgValue><ssdm name="tmp_i7_51"/></StgValue>
</operation>

<operation id="1668" st_id="323" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_172_i4 = sitofp i32 %tmp_i7_51 to double

]]></Node>
<StgValue><ssdm name="tmp_172_i4"/></StgValue>
</operation>

<operation id="1669" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32">
<![CDATA[
:4  %scenario_source_y_lo_3 = load i32* @scenario_source_y, align 4

]]></Node>
<StgValue><ssdm name="scenario_source_y_lo_3"/></StgValue>
</operation>

<operation id="1670" st_id="323" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_174_i4 = sub nsw i32 %scenario_source_y_lo_3, %y_assign_6

]]></Node>
<StgValue><ssdm name="tmp_174_i4"/></StgValue>
</operation>

<operation id="1671" st_id="323" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_175_i4 = sitofp i32 %tmp_174_i4 to double

]]></Node>
<StgValue><ssdm name="tmp_175_i4"/></StgValue>
</operation>

<operation id="1672" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13  %tmp_158 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_179_i21_to_int, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="1673" st_id="323" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:17  %notlhs10 = icmp ne i11 %tmp_158, -1

]]></Node>
<StgValue><ssdm name="notlhs10"/></StgValue>
</operation>
</state>

<state id="324" st_id="324">

<operation id="1674" st_id="324" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_172_i4 = sitofp i32 %tmp_i7_51 to double

]]></Node>
<StgValue><ssdm name="tmp_172_i4"/></StgValue>
</operation>

<operation id="1675" st_id="324" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_175_i4 = sitofp i32 %tmp_174_i4 to double

]]></Node>
<StgValue><ssdm name="tmp_175_i4"/></StgValue>
</operation>
</state>

<state id="325" st_id="325">

<operation id="1676" st_id="325" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_172_i4 = sitofp i32 %tmp_i7_51 to double

]]></Node>
<StgValue><ssdm name="tmp_172_i4"/></StgValue>
</operation>

<operation id="1677" st_id="325" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_175_i4 = sitofp i32 %tmp_174_i4 to double

]]></Node>
<StgValue><ssdm name="tmp_175_i4"/></StgValue>
</operation>
</state>

<state id="326" st_id="326">

<operation id="1678" st_id="326" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="604">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_172_i4 = sitofp i32 %tmp_i7_51 to double

]]></Node>
<StgValue><ssdm name="tmp_172_i4"/></StgValue>
</operation>

<operation id="1679" st_id="326" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="604">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_175_i4 = sitofp i32 %tmp_174_i4 to double

]]></Node>
<StgValue><ssdm name="tmp_175_i4"/></StgValue>
</operation>
</state>

<state id="327" st_id="327">

<operation id="1680" st_id="327" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="605">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_172_i4 = sitofp i32 %tmp_i7_51 to double

]]></Node>
<StgValue><ssdm name="tmp_172_i4"/></StgValue>
</operation>

<operation id="1681" st_id="327" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="605">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_175_i4 = sitofp i32 %tmp_174_i4 to double

]]></Node>
<StgValue><ssdm name="tmp_175_i4"/></StgValue>
</operation>
</state>

<state id="328" st_id="328">

<operation id="1682" st_id="328" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="606">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_172_i4 = sitofp i32 %tmp_i7_51 to double

]]></Node>
<StgValue><ssdm name="tmp_172_i4"/></StgValue>
</operation>

<operation id="1683" st_id="328" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="606">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_175_i4 = sitofp i32 %tmp_174_i4 to double

]]></Node>
<StgValue><ssdm name="tmp_175_i4"/></StgValue>
</operation>
</state>

<state id="329" st_id="329">

<operation id="1684" st_id="329" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_173_i4 = fmul double %tmp_172_i4, %tmp_172_i4

]]></Node>
<StgValue><ssdm name="tmp_173_i4"/></StgValue>
</operation>

<operation id="1685" st_id="329" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_176_i4 = fmul double %tmp_175_i4, %tmp_175_i4

]]></Node>
<StgValue><ssdm name="tmp_176_i4"/></StgValue>
</operation>
</state>

<state id="330" st_id="330">

<operation id="1686" st_id="330" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="608">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_173_i4 = fmul double %tmp_172_i4, %tmp_172_i4

]]></Node>
<StgValue><ssdm name="tmp_173_i4"/></StgValue>
</operation>

<operation id="1687" st_id="330" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="608">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_176_i4 = fmul double %tmp_175_i4, %tmp_175_i4

]]></Node>
<StgValue><ssdm name="tmp_176_i4"/></StgValue>
</operation>
</state>

<state id="331" st_id="331">

<operation id="1688" st_id="331" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="609">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_173_i4 = fmul double %tmp_172_i4, %tmp_172_i4

]]></Node>
<StgValue><ssdm name="tmp_173_i4"/></StgValue>
</operation>

<operation id="1689" st_id="331" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="609">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_176_i4 = fmul double %tmp_175_i4, %tmp_175_i4

]]></Node>
<StgValue><ssdm name="tmp_176_i4"/></StgValue>
</operation>
</state>

<state id="332" st_id="332">

<operation id="1690" st_id="332" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="610">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_173_i4 = fmul double %tmp_172_i4, %tmp_172_i4

]]></Node>
<StgValue><ssdm name="tmp_173_i4"/></StgValue>
</operation>

<operation id="1691" st_id="332" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="610">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_176_i4 = fmul double %tmp_175_i4, %tmp_175_i4

]]></Node>
<StgValue><ssdm name="tmp_176_i4"/></StgValue>
</operation>
</state>

<state id="333" st_id="333">

<operation id="1692" st_id="333" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="611">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_173_i4 = fmul double %tmp_172_i4, %tmp_172_i4

]]></Node>
<StgValue><ssdm name="tmp_173_i4"/></StgValue>
</operation>

<operation id="1693" st_id="333" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="611">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_176_i4 = fmul double %tmp_175_i4, %tmp_175_i4

]]></Node>
<StgValue><ssdm name="tmp_176_i4"/></StgValue>
</operation>
</state>

<state id="334" st_id="334">

<operation id="1694" st_id="334" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_173_i4 = fmul double %tmp_172_i4, %tmp_172_i4

]]></Node>
<StgValue><ssdm name="tmp_173_i4"/></StgValue>
</operation>

<operation id="1695" st_id="334" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_176_i4 = fmul double %tmp_175_i4, %tmp_175_i4

]]></Node>
<StgValue><ssdm name="tmp_176_i4"/></StgValue>
</operation>
</state>

<state id="335" st_id="335">

<operation id="1696" st_id="335" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="613">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_177_i4 = fadd double %tmp_173_i4, %tmp_176_i4

]]></Node>
<StgValue><ssdm name="tmp_177_i4"/></StgValue>
</operation>
</state>

<state id="336" st_id="336">

<operation id="1697" st_id="336" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_177_i4 = fadd double %tmp_173_i4, %tmp_176_i4

]]></Node>
<StgValue><ssdm name="tmp_177_i4"/></StgValue>
</operation>
</state>

<state id="337" st_id="337">

<operation id="1698" st_id="337" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="615">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_177_i4 = fadd double %tmp_173_i4, %tmp_176_i4

]]></Node>
<StgValue><ssdm name="tmp_177_i4"/></StgValue>
</operation>
</state>

<state id="338" st_id="338">

<operation id="1699" st_id="338" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="616">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_177_i4 = fadd double %tmp_173_i4, %tmp_176_i4

]]></Node>
<StgValue><ssdm name="tmp_177_i4"/></StgValue>
</operation>
</state>

<state id="339" st_id="339">

<operation id="1700" st_id="339" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="617">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_177_i4 = fadd double %tmp_173_i4, %tmp_176_i4

]]></Node>
<StgValue><ssdm name="tmp_177_i4"/></StgValue>
</operation>
</state>

<state id="340" st_id="340">

<operation id="1701" st_id="340" stage="31" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="618">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i4 = call double @llvm.sqrt.f64(double %tmp_177_i4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i4"/></StgValue>
</operation>
</state>

<state id="341" st_id="341">

<operation id="1702" st_id="341" stage="30" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i4 = call double @llvm.sqrt.f64(double %tmp_177_i4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i4"/></StgValue>
</operation>
</state>

<state id="342" st_id="342">

<operation id="1703" st_id="342" stage="29" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i4 = call double @llvm.sqrt.f64(double %tmp_177_i4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i4"/></StgValue>
</operation>
</state>

<state id="343" st_id="343">

<operation id="1704" st_id="343" stage="28" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="621">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i4 = call double @llvm.sqrt.f64(double %tmp_177_i4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i4"/></StgValue>
</operation>
</state>

<state id="344" st_id="344">

<operation id="1705" st_id="344" stage="27" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="622">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i4 = call double @llvm.sqrt.f64(double %tmp_177_i4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i4"/></StgValue>
</operation>
</state>

<state id="345" st_id="345">

<operation id="1706" st_id="345" stage="26" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i4 = call double @llvm.sqrt.f64(double %tmp_177_i4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i4"/></StgValue>
</operation>
</state>

<state id="346" st_id="346">

<operation id="1707" st_id="346" stage="25" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="624">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i4 = call double @llvm.sqrt.f64(double %tmp_177_i4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i4"/></StgValue>
</operation>
</state>

<state id="347" st_id="347">

<operation id="1708" st_id="347" stage="24" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="625">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i4 = call double @llvm.sqrt.f64(double %tmp_177_i4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i4"/></StgValue>
</operation>
</state>

<state id="348" st_id="348">

<operation id="1709" st_id="348" stage="23" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i4 = call double @llvm.sqrt.f64(double %tmp_177_i4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i4"/></StgValue>
</operation>
</state>

<state id="349" st_id="349">

<operation id="1710" st_id="349" stage="22" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="627">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i4 = call double @llvm.sqrt.f64(double %tmp_177_i4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i4"/></StgValue>
</operation>
</state>

<state id="350" st_id="350">

<operation id="1711" st_id="350" stage="21" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="628">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i4 = call double @llvm.sqrt.f64(double %tmp_177_i4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i4"/></StgValue>
</operation>
</state>

<state id="351" st_id="351">

<operation id="1712" st_id="351" stage="20" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="629">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i4 = call double @llvm.sqrt.f64(double %tmp_177_i4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i4"/></StgValue>
</operation>
</state>

<state id="352" st_id="352">

<operation id="1713" st_id="352" stage="19" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="630">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i4 = call double @llvm.sqrt.f64(double %tmp_177_i4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i4"/></StgValue>
</operation>
</state>

<state id="353" st_id="353">

<operation id="1714" st_id="353" stage="18" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i4 = call double @llvm.sqrt.f64(double %tmp_177_i4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i4"/></StgValue>
</operation>
</state>

<state id="354" st_id="354">

<operation id="1715" st_id="354" stage="17" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i4 = call double @llvm.sqrt.f64(double %tmp_177_i4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i4"/></StgValue>
</operation>
</state>

<state id="355" st_id="355">

<operation id="1716" st_id="355" stage="16" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="633">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i4 = call double @llvm.sqrt.f64(double %tmp_177_i4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i4"/></StgValue>
</operation>
</state>

<state id="356" st_id="356">

<operation id="1717" st_id="356" stage="15" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="634">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i4 = call double @llvm.sqrt.f64(double %tmp_177_i4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i4"/></StgValue>
</operation>
</state>

<state id="357" st_id="357">

<operation id="1718" st_id="357" stage="14" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i4 = call double @llvm.sqrt.f64(double %tmp_177_i4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i4"/></StgValue>
</operation>
</state>

<state id="358" st_id="358">

<operation id="1719" st_id="358" stage="13" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i4 = call double @llvm.sqrt.f64(double %tmp_177_i4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i4"/></StgValue>
</operation>
</state>

<state id="359" st_id="359">

<operation id="1720" st_id="359" stage="12" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i4 = call double @llvm.sqrt.f64(double %tmp_177_i4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i4"/></StgValue>
</operation>
</state>

<state id="360" st_id="360">

<operation id="1721" st_id="360" stage="11" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i4 = call double @llvm.sqrt.f64(double %tmp_177_i4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i4"/></StgValue>
</operation>
</state>

<state id="361" st_id="361">

<operation id="1722" st_id="361" stage="10" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i4 = call double @llvm.sqrt.f64(double %tmp_177_i4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i4"/></StgValue>
</operation>
</state>

<state id="362" st_id="362">

<operation id="1723" st_id="362" stage="9" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="640">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i4 = call double @llvm.sqrt.f64(double %tmp_177_i4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i4"/></StgValue>
</operation>
</state>

<state id="363" st_id="363">

<operation id="1724" st_id="363" stage="8" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="641">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i4 = call double @llvm.sqrt.f64(double %tmp_177_i4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i4"/></StgValue>
</operation>
</state>

<state id="364" st_id="364">

<operation id="1725" st_id="364" stage="7" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i4 = call double @llvm.sqrt.f64(double %tmp_177_i4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i4"/></StgValue>
</operation>
</state>

<state id="365" st_id="365">

<operation id="1726" st_id="365" stage="6" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i4 = call double @llvm.sqrt.f64(double %tmp_177_i4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i4"/></StgValue>
</operation>
</state>

<state id="366" st_id="366">

<operation id="1727" st_id="366" stage="5" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i4 = call double @llvm.sqrt.f64(double %tmp_177_i4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i4"/></StgValue>
</operation>
</state>

<state id="367" st_id="367">

<operation id="1728" st_id="367" stage="4" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="645">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i4 = call double @llvm.sqrt.f64(double %tmp_177_i4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i4"/></StgValue>
</operation>
</state>

<state id="368" st_id="368">

<operation id="1729" st_id="368" stage="3" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i4 = call double @llvm.sqrt.f64(double %tmp_177_i4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i4"/></StgValue>
</operation>
</state>

<state id="369" st_id="369">

<operation id="1730" st_id="369" stage="2" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i4 = call double @llvm.sqrt.f64(double %tmp_177_i4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i4"/></StgValue>
</operation>
</state>

<state id="370" st_id="370">

<operation id="1731" st_id="370" stage="1" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i4 = call double @llvm.sqrt.f64(double %tmp_177_i4) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i4"/></StgValue>
</operation>
</state>

<state id="371" st_id="371">

<operation id="1732" st_id="371" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="64" op_0_bw="64">
<![CDATA[
:10  %tmp_178_i128_to_int = bitcast double %tmp_178_i4 to i64

]]></Node>
<StgValue><ssdm name="tmp_178_i128_to_int"/></StgValue>
</operation>

<operation id="1733" st_id="371" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11  %tmp_156 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_178_i128_to_int, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="1734" st_id="371" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="52" op_0_bw="64">
<![CDATA[
:12  %tmp_166 = trunc i64 %tmp_178_i128_to_int to i52

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="1735" st_id="371" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:14  %notlhs9 = icmp ne i11 %tmp_156, -1

]]></Node>
<StgValue><ssdm name="notlhs9"/></StgValue>
</operation>

<operation id="1736" st_id="371" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
:15  %notrhs9 = icmp eq i52 %tmp_166, 0

]]></Node>
<StgValue><ssdm name="notrhs9"/></StgValue>
</operation>

<operation id="1737" st_id="371" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:16  %tmp_159 = or i1 %notrhs9, %notlhs9

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="1738" st_id="371" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:18  %tmp_161 = or i1 %notrhs8, %notlhs10

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="1739" st_id="371" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:19  %tmp_162 = and i1 %tmp_159, %tmp_161

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="1740" st_id="371" stage="1" lat="1">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20  %tmp_163 = fcmp ole double %tmp_178_i4, %tmp_179_i3

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="1741" st_id="371" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:21  %tmp_164 = and i1 %tmp_162, %tmp_163

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="1742" st_id="371" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:22  %demorgan1 = and i1 %tmp_164, %tmp_i7

]]></Node>
<StgValue><ssdm name="demorgan1"/></StgValue>
</operation>

<operation id="1743" st_id="371" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:23  br i1 %demorgan1, label %._crit_edge28, label %35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1744" st_id="371" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="650">
<or_exp><and_exp><literal name="demorgan1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_75 = call fastcc i3 @on_structure_edge(i32 %x_assign_8, i32 %y_assign_6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>
</state>

<state id="372" st_id="372">

<operation id="1745" st_id="372" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="651">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_75 = call fastcc i3 @on_structure_edge(i32 %x_assign_8, i32 %y_assign_6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="1746" st_id="372" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="651">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %tmp_76 = icmp eq i3 %tmp_75, 0

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="1747" st_id="372" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="651">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_76, label %36, label %._crit_edge28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="373" st_id="373">

<operation id="1748" st_id="373" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="652">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_82 = call fastcc i4 @on_structure_corner(i32 %x_assign_8, i32 %y_assign_6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>
</state>

<state id="374" st_id="374">

<operation id="1749" st_id="374" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="653">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_82 = call fastcc i4 @on_structure_corner(i32 %x_assign_8, i32 %y_assign_6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>
</state>

<state id="375" st_id="375">

<operation id="1750" st_id="375" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %tmp_83 = icmp eq i4 %tmp_82, 0

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="1751" st_id="375" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_83, label %37, label %._crit_edge28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1752" st_id="375" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="655">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_88 = call fastcc i1 @in_structure(i32 %x_assign_8, i32 %y_assign_6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>
</state>

<state id="376" st_id="376">

<operation id="1753" st_id="376" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="656">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
<literal name="tmp_65" val="1"/>
<literal name="demorgan1" val="0"/>
<literal name="tmp_76" val="1"/>
<literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_88 = call fastcc i1 @in_structure(i32 %x_assign_8, i32 %y_assign_6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="1754" st_id="376" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="656">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
<literal name="tmp_65" val="1"/>
<literal name="demorgan1" val="0"/>
<literal name="tmp_76" val="1"/>
<literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_88, label %._crit_edge28, label %38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1755" st_id="376" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="657">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
<literal name="tmp_65" val="1"/>
<literal name="demorgan1" val="0"/>
<literal name="tmp_76" val="1"/>
<literal name="tmp_83" val="1"/>
<literal name="tmp_88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="15" op_0_bw="32">
<![CDATA[
:0  %tmp_264 = trunc i32 %y_assign_6 to i15

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="1756" st_id="376" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="657">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
<literal name="tmp_65" val="1"/>
<literal name="demorgan1" val="0"/>
<literal name="tmp_76" val="1"/>
<literal name="tmp_83" val="1"/>
<literal name="tmp_88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %tmp_189 = add i15 %tmp_125, %tmp_264

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="1757" st_id="376" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="657">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
<literal name="tmp_65" val="1"/>
<literal name="demorgan1" val="0"/>
<literal name="tmp_76" val="1"/>
<literal name="tmp_83" val="1"/>
<literal name="tmp_88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="64" op_0_bw="15">
<![CDATA[
:2  %tmp_189_cast = zext i15 %tmp_189 to i64

]]></Node>
<StgValue><ssdm name="tmp_189_cast"/></StgValue>
</operation>

<operation id="1758" st_id="376" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="657">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
<literal name="tmp_65" val="1"/>
<literal name="demorgan1" val="0"/>
<literal name="tmp_76" val="1"/>
<literal name="tmp_83" val="1"/>
<literal name="tmp_88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %uc_addr_7 = getelementptr [10000 x double]* %uc, i64 0, i64 %tmp_189_cast

]]></Node>
<StgValue><ssdm name="uc_addr_7"/></StgValue>
</operation>

<operation id="1759" st_id="376" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="657">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
<literal name="tmp_65" val="1"/>
<literal name="demorgan1" val="0"/>
<literal name="tmp_76" val="1"/>
<literal name="tmp_83" val="1"/>
<literal name="tmp_88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="64" op_0_bw="14">
<![CDATA[
:12  %uc_load_1 = load double* %uc_addr_7, align 8

]]></Node>
<StgValue><ssdm name="uc_load_1"/></StgValue>
</operation>

<operation id="1760" st_id="376" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="658">
<or_exp><and_exp><literal name="tmp_60" val="0"/>
</and_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp><and_exp><literal name="demorgan1" val="1"/>
</and_exp><and_exp><literal name="tmp_76" val="0"/>
</and_exp><and_exp><literal name="tmp_83" val="0"/>
</and_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge28:0  %place_2 = call fastcc i3 @on_edge(i32 %x_assign_8, i32 %y_assign_6) nounwind

]]></Node>
<StgValue><ssdm name="place_2"/></StgValue>
</operation>
</state>

<state id="377" st_id="377">

<operation id="1761" st_id="377" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="659">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="64" op_0_bw="14">
<![CDATA[
:12  %uc_load_1 = load double* %uc_addr_7, align 8

]]></Node>
<StgValue><ssdm name="uc_load_1"/></StgValue>
</operation>
</state>

<state id="378" st_id="378">

<operation id="1762" st_id="378" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  %tmp_321_i1 = fmul double %uc_load_1, 4.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_321_i1"/></StgValue>
</operation>
</state>

<state id="379" st_id="379">

<operation id="1763" st_id="379" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="661">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  %tmp_321_i1 = fmul double %uc_load_1, 4.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_321_i1"/></StgValue>
</operation>
</state>

<state id="380" st_id="380">

<operation id="1764" st_id="380" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  %tmp_321_i1 = fmul double %uc_load_1, 4.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_321_i1"/></StgValue>
</operation>
</state>

<state id="381" st_id="381">

<operation id="1765" st_id="381" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="663">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  %tmp_321_i1 = fmul double %uc_load_1, 4.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_321_i1"/></StgValue>
</operation>

<operation id="1766" st_id="381" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="663">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="15" op_0_bw="32">
<![CDATA[
:22  %tmp_265 = trunc i32 %j_4 to i15

]]></Node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>
</state>

<state id="382" st_id="382">

<operation id="1767" st_id="382" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:6  %tmp_190 = add i15 %tmp_133, %tmp_264

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="1768" st_id="382" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="64" op_0_bw="15">
<![CDATA[
:7  %tmp_190_cast = sext i15 %tmp_190 to i64

]]></Node>
<StgValue><ssdm name="tmp_190_cast"/></StgValue>
</operation>

<operation id="1769" st_id="382" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %uc_addr_8 = getelementptr [10000 x double]* %uc, i64 0, i64 %tmp_190_cast

]]></Node>
<StgValue><ssdm name="uc_addr_8"/></StgValue>
</operation>

<operation id="1770" st_id="382" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:9  %tmp_191 = add i15 %tmp_138, %tmp_264

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="1771" st_id="382" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="64" op_0_bw="14">
<![CDATA[
:17  %uc_load_2 = load double* %uc_addr_8, align 8

]]></Node>
<StgValue><ssdm name="uc_load_2"/></StgValue>
</operation>

<operation id="1772" st_id="382" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  %tmp_321_i1 = fmul double %uc_load_1, 4.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_321_i1"/></StgValue>
</operation>
</state>

<state id="383" st_id="383">

<operation id="1773" st_id="383" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="665">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="64" op_0_bw="14">
<![CDATA[
:17  %uc_load_2 = load double* %uc_addr_8, align 8

]]></Node>
<StgValue><ssdm name="uc_load_2"/></StgValue>
</operation>

<operation id="1774" st_id="383" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="665">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  %tmp_321_i1 = fmul double %uc_load_1, 4.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_321_i1"/></StgValue>
</operation>
</state>

<state id="384" st_id="384">

<operation id="1775" st_id="384" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19  %tmp_322_i1 = fsub double %uc_load_2, %tmp_321_i1

]]></Node>
<StgValue><ssdm name="tmp_322_i1"/></StgValue>
</operation>
</state>

<state id="385" st_id="385">

<operation id="1776" st_id="385" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="667">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19  %tmp_322_i1 = fsub double %uc_load_2, %tmp_321_i1

]]></Node>
<StgValue><ssdm name="tmp_322_i1"/></StgValue>
</operation>
</state>

<state id="386" st_id="386">

<operation id="1777" st_id="386" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="668">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19  %tmp_322_i1 = fsub double %uc_load_2, %tmp_321_i1

]]></Node>
<StgValue><ssdm name="tmp_322_i1"/></StgValue>
</operation>
</state>

<state id="387" st_id="387">

<operation id="1778" st_id="387" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="669">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="64" op_0_bw="15">
<![CDATA[
:10  %tmp_191_cast = sext i15 %tmp_191 to i64

]]></Node>
<StgValue><ssdm name="tmp_191_cast"/></StgValue>
</operation>

<operation id="1779" st_id="387" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="669">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %uc_addr_9 = getelementptr [10000 x double]* %uc, i64 0, i64 %tmp_191_cast

]]></Node>
<StgValue><ssdm name="uc_addr_9"/></StgValue>
</operation>

<operation id="1780" st_id="387" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="669">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19  %tmp_322_i1 = fsub double %uc_load_2, %tmp_321_i1

]]></Node>
<StgValue><ssdm name="tmp_322_i1"/></StgValue>
</operation>

<operation id="1781" st_id="387" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="669">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="64" op_0_bw="14">
<![CDATA[
:20  %uc_load_3 = load double* %uc_addr_9, align 8

]]></Node>
<StgValue><ssdm name="uc_load_3"/></StgValue>
</operation>
</state>

<state id="388" st_id="388">

<operation id="1782" st_id="388" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="670">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19  %tmp_322_i1 = fsub double %uc_load_2, %tmp_321_i1

]]></Node>
<StgValue><ssdm name="tmp_322_i1"/></StgValue>
</operation>

<operation id="1783" st_id="388" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="670">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="64" op_0_bw="14">
<![CDATA[
:20  %uc_load_3 = load double* %uc_addr_9, align 8

]]></Node>
<StgValue><ssdm name="uc_load_3"/></StgValue>
</operation>
</state>

<state id="389" st_id="389">

<operation id="1784" st_id="389" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="671">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_325_i1 = fadd double %tmp_322_i1, %uc_load_3

]]></Node>
<StgValue><ssdm name="tmp_325_i1"/></StgValue>
</operation>
</state>

<state id="390" st_id="390">

<operation id="1785" st_id="390" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_325_i1 = fadd double %tmp_322_i1, %uc_load_3

]]></Node>
<StgValue><ssdm name="tmp_325_i1"/></StgValue>
</operation>
</state>

<state id="391" st_id="391">

<operation id="1786" st_id="391" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_325_i1 = fadd double %tmp_322_i1, %uc_load_3

]]></Node>
<StgValue><ssdm name="tmp_325_i1"/></StgValue>
</operation>
</state>

<state id="392" st_id="392">

<operation id="1787" st_id="392" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_325_i1 = fadd double %tmp_322_i1, %uc_load_3

]]></Node>
<StgValue><ssdm name="tmp_325_i1"/></StgValue>
</operation>

<operation id="1788" st_id="392" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:23  %tmp_192 = add i15 %tmp_125, %tmp_265

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="1789" st_id="392" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="64" op_0_bw="15">
<![CDATA[
:24  %tmp_192_cast = zext i15 %tmp_192 to i64

]]></Node>
<StgValue><ssdm name="tmp_192_cast"/></StgValue>
</operation>

<operation id="1790" st_id="392" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %uc_addr_10 = getelementptr [10000 x double]* %uc, i64 0, i64 %tmp_192_cast

]]></Node>
<StgValue><ssdm name="uc_addr_10"/></StgValue>
</operation>

<operation id="1791" st_id="392" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="64" op_0_bw="14">
<![CDATA[
:26  %uc_load_4 = load double* %uc_addr_10, align 8

]]></Node>
<StgValue><ssdm name="uc_load_4"/></StgValue>
</operation>
</state>

<state id="393" st_id="393">

<operation id="1792" st_id="393" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="675">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_325_i1 = fadd double %tmp_322_i1, %uc_load_3

]]></Node>
<StgValue><ssdm name="tmp_325_i1"/></StgValue>
</operation>

<operation id="1793" st_id="393" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="675">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="64" op_0_bw="14">
<![CDATA[
:26  %uc_load_4 = load double* %uc_addr_10, align 8

]]></Node>
<StgValue><ssdm name="uc_load_4"/></StgValue>
</operation>
</state>

<state id="394" st_id="394">

<operation id="1794" st_id="394" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %tmp_328_i1 = fadd double %tmp_325_i1, %uc_load_4

]]></Node>
<StgValue><ssdm name="tmp_328_i1"/></StgValue>
</operation>
</state>

<state id="395" st_id="395">

<operation id="1795" st_id="395" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="677">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %tmp_328_i1 = fadd double %tmp_325_i1, %uc_load_4

]]></Node>
<StgValue><ssdm name="tmp_328_i1"/></StgValue>
</operation>
</state>

<state id="396" st_id="396">

<operation id="1796" st_id="396" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="678">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %tmp_328_i1 = fadd double %tmp_325_i1, %uc_load_4

]]></Node>
<StgValue><ssdm name="tmp_328_i1"/></StgValue>
</operation>
</state>

<state id="397" st_id="397">

<operation id="1797" st_id="397" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="679">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %tmp_328_i1 = fadd double %tmp_325_i1, %uc_load_4

]]></Node>
<StgValue><ssdm name="tmp_328_i1"/></StgValue>
</operation>

<operation id="1798" st_id="397" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="679">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="15" op_0_bw="32">
<![CDATA[
:28  %tmp_266 = trunc i32 %y_assign_6 to i15

]]></Node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="1799" st_id="397" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="679">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:29  %tmp_267 = add i15 -1, %tmp_266

]]></Node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="1800" st_id="397" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="679">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:30  %tmp_193 = add i15 %tmp_125, %tmp_267

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="1801" st_id="397" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="679">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="64" op_0_bw="15">
<![CDATA[
:31  %tmp_193_cast = zext i15 %tmp_193 to i64

]]></Node>
<StgValue><ssdm name="tmp_193_cast"/></StgValue>
</operation>

<operation id="1802" st_id="397" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="679">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %uc_addr_11 = getelementptr [10000 x double]* %uc, i64 0, i64 %tmp_193_cast

]]></Node>
<StgValue><ssdm name="uc_addr_11"/></StgValue>
</operation>

<operation id="1803" st_id="397" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="679">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="64" op_0_bw="14">
<![CDATA[
:33  %uc_load_5 = load double* %uc_addr_11, align 8

]]></Node>
<StgValue><ssdm name="uc_load_5"/></StgValue>
</operation>
</state>

<state id="398" st_id="398">

<operation id="1804" st_id="398" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %tmp_328_i1 = fadd double %tmp_325_i1, %uc_load_4

]]></Node>
<StgValue><ssdm name="tmp_328_i1"/></StgValue>
</operation>

<operation id="1805" st_id="398" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="64" op_0_bw="14">
<![CDATA[
:33  %uc_load_5 = load double* %uc_addr_11, align 8

]]></Node>
<StgValue><ssdm name="uc_load_5"/></StgValue>
</operation>
</state>

<state id="399" st_id="399">

<operation id="1806" st_id="399" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_317_i1 = fmul double %uc_load_1, 2.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_317_i1"/></StgValue>
</operation>

<operation id="1807" st_id="399" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:34  %tmp_331_i1 = fadd double %tmp_328_i1, %uc_load_5

]]></Node>
<StgValue><ssdm name="tmp_331_i1"/></StgValue>
</operation>
</state>

<state id="400" st_id="400">

<operation id="1808" st_id="400" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="682">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_317_i1 = fmul double %uc_load_1, 2.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_317_i1"/></StgValue>
</operation>

<operation id="1809" st_id="400" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="682">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:34  %tmp_331_i1 = fadd double %tmp_328_i1, %uc_load_5

]]></Node>
<StgValue><ssdm name="tmp_331_i1"/></StgValue>
</operation>
</state>

<state id="401" st_id="401">

<operation id="1810" st_id="401" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="683">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_317_i1 = fmul double %uc_load_1, 2.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_317_i1"/></StgValue>
</operation>

<operation id="1811" st_id="401" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="683">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:34  %tmp_331_i1 = fadd double %tmp_328_i1, %uc_load_5

]]></Node>
<StgValue><ssdm name="tmp_331_i1"/></StgValue>
</operation>
</state>

<state id="402" st_id="402">

<operation id="1812" st_id="402" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="684">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_317_i1 = fmul double %uc_load_1, 2.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_317_i1"/></StgValue>
</operation>

<operation id="1813" st_id="402" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="684">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:34  %tmp_331_i1 = fadd double %tmp_328_i1, %uc_load_5

]]></Node>
<StgValue><ssdm name="tmp_331_i1"/></StgValue>
</operation>
</state>

<state id="403" st_id="403">

<operation id="1814" st_id="403" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %ub_addr_17 = getelementptr [10000 x double]* %ub, i64 0, i64 %tmp_189_cast

]]></Node>
<StgValue><ssdm name="ub_addr_17"/></StgValue>
</operation>

<operation id="1815" st_id="403" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_317_i1 = fmul double %uc_load_1, 2.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_317_i1"/></StgValue>
</operation>

<operation id="1816" st_id="403" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="64" op_0_bw="14">
<![CDATA[
:14  %ub_load_13 = load double* %ub_addr_17, align 8

]]></Node>
<StgValue><ssdm name="ub_load_13"/></StgValue>
</operation>

<operation id="1817" st_id="403" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:34  %tmp_331_i1 = fadd double %tmp_328_i1, %uc_load_5

]]></Node>
<StgValue><ssdm name="tmp_331_i1"/></StgValue>
</operation>
</state>

<state id="404" st_id="404">

<operation id="1818" st_id="404" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_317_i1 = fmul double %uc_load_1, 2.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_317_i1"/></StgValue>
</operation>

<operation id="1819" st_id="404" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="64" op_0_bw="14">
<![CDATA[
:14  %ub_load_13 = load double* %ub_addr_17, align 8

]]></Node>
<StgValue><ssdm name="ub_load_13"/></StgValue>
</operation>

<operation id="1820" st_id="404" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="64" op_0_bw="64">
<![CDATA[
:16  %gain_load_1 = load double* @gain, align 8

]]></Node>
<StgValue><ssdm name="gain_load_1"/></StgValue>
</operation>

<operation id="1821" st_id="404" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:35  %tmp_332_i1 = fmul double %gain_load_1, %tmp_331_i1

]]></Node>
<StgValue><ssdm name="tmp_332_i1"/></StgValue>
</operation>
</state>

<state id="405" st_id="405">

<operation id="1822" st_id="405" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="687">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_318_i1 = fsub double %tmp_317_i1, %ub_load_13

]]></Node>
<StgValue><ssdm name="tmp_318_i1"/></StgValue>
</operation>

<operation id="1823" st_id="405" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="687">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:35  %tmp_332_i1 = fmul double %gain_load_1, %tmp_331_i1

]]></Node>
<StgValue><ssdm name="tmp_332_i1"/></StgValue>
</operation>
</state>

<state id="406" st_id="406">

<operation id="1824" st_id="406" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="688">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_318_i1 = fsub double %tmp_317_i1, %ub_load_13

]]></Node>
<StgValue><ssdm name="tmp_318_i1"/></StgValue>
</operation>

<operation id="1825" st_id="406" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="688">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:35  %tmp_332_i1 = fmul double %gain_load_1, %tmp_331_i1

]]></Node>
<StgValue><ssdm name="tmp_332_i1"/></StgValue>
</operation>
</state>

<state id="407" st_id="407">

<operation id="1826" st_id="407" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_318_i1 = fsub double %tmp_317_i1, %ub_load_13

]]></Node>
<StgValue><ssdm name="tmp_318_i1"/></StgValue>
</operation>

<operation id="1827" st_id="407" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:35  %tmp_332_i1 = fmul double %gain_load_1, %tmp_331_i1

]]></Node>
<StgValue><ssdm name="tmp_332_i1"/></StgValue>
</operation>
</state>

<state id="408" st_id="408">

<operation id="1828" st_id="408" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_318_i1 = fsub double %tmp_317_i1, %ub_load_13

]]></Node>
<StgValue><ssdm name="tmp_318_i1"/></StgValue>
</operation>

<operation id="1829" st_id="408" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:35  %tmp_332_i1 = fmul double %gain_load_1, %tmp_331_i1

]]></Node>
<StgValue><ssdm name="tmp_332_i1"/></StgValue>
</operation>
</state>

<state id="409" st_id="409">

<operation id="1830" st_id="409" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_318_i1 = fsub double %tmp_317_i1, %ub_load_13

]]></Node>
<StgValue><ssdm name="tmp_318_i1"/></StgValue>
</operation>

<operation id="1831" st_id="409" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:35  %tmp_332_i1 = fmul double %gain_load_1, %tmp_331_i1

]]></Node>
<StgValue><ssdm name="tmp_332_i1"/></StgValue>
</operation>
</state>

<state id="410" st_id="410">

<operation id="1832" st_id="410" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="692">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:36  %tmp_333_i1 = fadd double %tmp_318_i1, %tmp_332_i1

]]></Node>
<StgValue><ssdm name="tmp_333_i1"/></StgValue>
</operation>
</state>

<state id="411" st_id="411">

<operation id="1833" st_id="411" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="693">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:36  %tmp_333_i1 = fadd double %tmp_318_i1, %tmp_332_i1

]]></Node>
<StgValue><ssdm name="tmp_333_i1"/></StgValue>
</operation>
</state>

<state id="412" st_id="412">

<operation id="1834" st_id="412" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:36  %tmp_333_i1 = fadd double %tmp_318_i1, %tmp_332_i1

]]></Node>
<StgValue><ssdm name="tmp_333_i1"/></StgValue>
</operation>
</state>

<state id="413" st_id="413">

<operation id="1835" st_id="413" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="695">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:36  %tmp_333_i1 = fadd double %tmp_318_i1, %tmp_332_i1

]]></Node>
<StgValue><ssdm name="tmp_333_i1"/></StgValue>
</operation>
</state>

<state id="414" st_id="414">

<operation id="1836" st_id="414" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="696">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:36  %tmp_333_i1 = fadd double %tmp_318_i1, %tmp_332_i1

]]></Node>
<StgValue><ssdm name="tmp_333_i1"/></StgValue>
</operation>
</state>

<state id="415" st_id="415">

<operation id="1837" st_id="415" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="697">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
<literal name="tmp_65" val="1"/>
<literal name="demorgan1" val="0"/>
<literal name="tmp_76" val="1"/>
<literal name="tmp_83" val="1"/>
<literal name="tmp_88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %ua_addr_5 = getelementptr [10000 x double]* %ua, i64 0, i64 %tmp_189_cast

]]></Node>
<StgValue><ssdm name="ua_addr_5"/></StgValue>
</operation>

<operation id="1838" st_id="415" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="697">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
<literal name="tmp_65" val="1"/>
<literal name="demorgan1" val="0"/>
<literal name="tmp_76" val="1"/>
<literal name="tmp_83" val="1"/>
<literal name="tmp_88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:37  store double %tmp_333_i1, double* %ua_addr_5, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1839" st_id="415" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="697">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
<literal name="tmp_65" val="1"/>
<literal name="demorgan1" val="0"/>
<literal name="tmp_76" val="1"/>
<literal name="tmp_83" val="1"/>
<literal name="tmp_88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="0" op_0_bw="0">
<![CDATA[
:38  br label %49

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1840" st_id="415" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="700">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="15" op_0_bw="32">
<![CDATA[
:0  %tmp_313 = trunc i32 %y_assign_6 to i15

]]></Node>
<StgValue><ssdm name="tmp_313"/></StgValue>
</operation>

<operation id="1841" st_id="415" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="700">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %tmp_250 = add i15 %tmp_125, %tmp_313

]]></Node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="1842" st_id="415" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="700">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="64" op_0_bw="15">
<![CDATA[
:2  %tmp_250_cast = zext i15 %tmp_250 to i64

]]></Node>
<StgValue><ssdm name="tmp_250_cast"/></StgValue>
</operation>

<operation id="1843" st_id="415" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="700">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %ub_addr_31 = getelementptr [10000 x double]* %ub, i64 0, i64 %tmp_250_cast

]]></Node>
<StgValue><ssdm name="ub_addr_31"/></StgValue>
</operation>

<operation id="1844" st_id="415" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="700">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:4  store double 0.000000e+00, double* %ub_addr_31, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1845" st_id="415" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="700">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="416" st_id="416">

<operation id="1846" st_id="416" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge28:0  %place_2 = call fastcc i3 @on_edge(i32 %x_assign_8, i32 %y_assign_6) nounwind

]]></Node>
<StgValue><ssdm name="place_2"/></StgValue>
</operation>

<operation id="1847" st_id="416" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge28:1  %tmp_90 = icmp eq i3 %place_2, 0

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="1848" st_id="416" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge28:2  br i1 %tmp_90, label %40, label %39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1849" st_id="416" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp><literal name="tmp_90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="15" op_0_bw="32">
<![CDATA[
:0  %tmp_268 = trunc i32 %y_assign_6 to i15

]]></Node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="1850" st_id="416" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp><literal name="tmp_90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %tmp_194 = add i15 %tmp_133, %tmp_268

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="1851" st_id="416" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp><literal name="tmp_90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="64" op_0_bw="15">
<![CDATA[
:2  %tmp_194_cast = sext i15 %tmp_194 to i64

]]></Node>
<StgValue><ssdm name="tmp_194_cast"/></StgValue>
</operation>

<operation id="1852" st_id="416" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp><literal name="tmp_90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %uc_addr_12 = getelementptr [10000 x double]* %uc, i64 0, i64 %tmp_194_cast

]]></Node>
<StgValue><ssdm name="uc_addr_12"/></StgValue>
</operation>

<operation id="1853" st_id="416" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp><literal name="tmp_90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="64" op_0_bw="14">
<![CDATA[
:7  %uc_load_6 = load double* %uc_addr_12, align 8

]]></Node>
<StgValue><ssdm name="uc_load_6"/></StgValue>
</operation>

<operation id="1854" st_id="416" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp><literal name="tmp_90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="15" op_0_bw="32">
<![CDATA[
:8  %tmp_269 = trunc i32 %y_assign_6 to i15

]]></Node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="1855" st_id="416" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp><literal name="tmp_90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:9  %tmp_270 = add i15 -1, %tmp_269

]]></Node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="1856" st_id="416" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp><literal name="tmp_90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:10  %tmp_196 = add i15 %tmp_125, %tmp_270

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="1857" st_id="416" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp><literal name="tmp_90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="64" op_0_bw="15">
<![CDATA[
:11  %tmp_196_cast = zext i15 %tmp_196 to i64

]]></Node>
<StgValue><ssdm name="tmp_196_cast"/></StgValue>
</operation>

<operation id="1858" st_id="416" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp><literal name="tmp_90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %uc_addr_14 = getelementptr [10000 x double]* %uc, i64 0, i64 %tmp_196_cast

]]></Node>
<StgValue><ssdm name="uc_addr_14"/></StgValue>
</operation>

<operation id="1859" st_id="416" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp><literal name="tmp_90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="64" op_0_bw="14">
<![CDATA[
:13  %uc_load_7 = load double* %uc_addr_14, align 8

]]></Node>
<StgValue><ssdm name="uc_load_7"/></StgValue>
</operation>

<operation id="1860" st_id="416" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="703">
<or_exp><and_exp><literal name="tmp_90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_60, label %42, label %41

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1861" st_id="416" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp><literal name="tmp_60" val="0"/>
<literal name="tmp_90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="15" op_0_bw="32">
<![CDATA[
:0  %tmp_276 = trunc i32 %j_4 to i15

]]></Node>
<StgValue><ssdm name="tmp_276"/></StgValue>
</operation>

<operation id="1862" st_id="416" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp><literal name="tmp_60" val="0"/>
<literal name="tmp_90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %tmp_204 = add i15 %tmp_125, %tmp_276

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="1863" st_id="416" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp><literal name="tmp_60" val="0"/>
<literal name="tmp_90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="64" op_0_bw="15">
<![CDATA[
:2  %tmp_204_cast = zext i15 %tmp_204 to i64

]]></Node>
<StgValue><ssdm name="tmp_204_cast"/></StgValue>
</operation>

<operation id="1864" st_id="416" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp><literal name="tmp_60" val="0"/>
<literal name="tmp_90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %uc_addr_17 = getelementptr [10000 x double]* %uc, i64 0, i64 %tmp_204_cast

]]></Node>
<StgValue><ssdm name="uc_addr_17"/></StgValue>
</operation>

<operation id="1865" st_id="416" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp><literal name="tmp_60" val="0"/>
<literal name="tmp_90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="64" op_0_bw="14">
<![CDATA[
:4  %uc_load_10 = load double* %uc_addr_17, align 8

]]></Node>
<StgValue><ssdm name="uc_load_10"/></StgValue>
</operation>

<operation id="1866" st_id="416" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp><literal name="tmp_60" val="0"/>
<literal name="tmp_90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="15" op_0_bw="32">
<![CDATA[
:5  %tmp_277 = trunc i32 %y_assign_6 to i15

]]></Node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>

<operation id="1867" st_id="416" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp><literal name="tmp_60" val="0"/>
<literal name="tmp_90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:6  %tmp_205 = add i15 %tmp_133, %tmp_277

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="1868" st_id="416" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp><literal name="tmp_60" val="0"/>
<literal name="tmp_90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="64" op_0_bw="15">
<![CDATA[
:7  %tmp_205_cast = sext i15 %tmp_205 to i64

]]></Node>
<StgValue><ssdm name="tmp_205_cast"/></StgValue>
</operation>

<operation id="1869" st_id="416" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp><literal name="tmp_60" val="0"/>
<literal name="tmp_90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %uc_addr_18 = getelementptr [10000 x double]* %uc, i64 0, i64 %tmp_205_cast

]]></Node>
<StgValue><ssdm name="uc_addr_18"/></StgValue>
</operation>

<operation id="1870" st_id="416" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp><literal name="tmp_60" val="0"/>
<literal name="tmp_90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="64" op_0_bw="14">
<![CDATA[
:12  %uc_load_11 = load double* %uc_addr_18, align 8

]]></Node>
<StgValue><ssdm name="uc_load_11"/></StgValue>
</operation>

<operation id="1871" st_id="416" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="705">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
<literal name="tmp_90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %place_7 = call fastcc i3 @on_structure_edge(i32 %x_assign_8, i32 %y_assign_6) nounwind

]]></Node>
<StgValue><ssdm name="place_7"/></StgValue>
</operation>
</state>

<state id="417" st_id="417">

<operation id="1872" st_id="417" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="706">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:4  %tmp_195 = add i15 %tmp_138, %tmp_268

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="1873" st_id="417" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="706">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="64" op_0_bw="15">
<![CDATA[
:5  %tmp_195_cast = sext i15 %tmp_195 to i64

]]></Node>
<StgValue><ssdm name="tmp_195_cast"/></StgValue>
</operation>

<operation id="1874" st_id="417" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="706">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %uc_addr_13 = getelementptr [10000 x double]* %uc, i64 0, i64 %tmp_195_cast

]]></Node>
<StgValue><ssdm name="uc_addr_13"/></StgValue>
</operation>

<operation id="1875" st_id="417" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="706">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="64" op_0_bw="14">
<![CDATA[
:7  %uc_load_6 = load double* %uc_addr_12, align 8

]]></Node>
<StgValue><ssdm name="uc_load_6"/></StgValue>
</operation>

<operation id="1876" st_id="417" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="706">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="64" op_0_bw="14">
<![CDATA[
:13  %uc_load_7 = load double* %uc_addr_14, align 8

]]></Node>
<StgValue><ssdm name="uc_load_7"/></StgValue>
</operation>

<operation id="1877" st_id="417" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="706">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="14">
<![CDATA[
:14  %uc_load_8 = load double* %uc_addr_13, align 8

]]></Node>
<StgValue><ssdm name="uc_load_8"/></StgValue>
</operation>

<operation id="1878" st_id="417" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="706">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="15" op_0_bw="32">
<![CDATA[
:15  %tmp_271 = trunc i32 %j_4 to i15

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="1879" st_id="417" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="706">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:16  %tmp_197 = add i15 %tmp_125, %tmp_271

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="1880" st_id="417" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="706">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="64" op_0_bw="15">
<![CDATA[
:17  %tmp_197_cast = zext i15 %tmp_197 to i64

]]></Node>
<StgValue><ssdm name="tmp_197_cast"/></StgValue>
</operation>

<operation id="1881" st_id="417" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="706">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %uc_addr_15 = getelementptr [10000 x double]* %uc, i64 0, i64 %tmp_197_cast

]]></Node>
<StgValue><ssdm name="uc_addr_15"/></StgValue>
</operation>

<operation id="1882" st_id="417" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="706">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="64" op_0_bw="14">
<![CDATA[
:19  %uc_load_9 = load double* %uc_addr_15, align 8

]]></Node>
<StgValue><ssdm name="uc_load_9"/></StgValue>
</operation>
</state>

<state id="418" st_id="418">

<operation id="1883" st_id="418" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="707">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="14">
<![CDATA[
:14  %uc_load_8 = load double* %uc_addr_13, align 8

]]></Node>
<StgValue><ssdm name="uc_load_8"/></StgValue>
</operation>

<operation id="1884" st_id="418" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="707">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="64" op_0_bw="14">
<![CDATA[
:19  %uc_load_9 = load double* %uc_addr_15, align 8

]]></Node>
<StgValue><ssdm name="uc_load_9"/></StgValue>
</operation>

<operation id="1885" st_id="418" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="707">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:20  %sel_tmp_i4 = icmp eq i3 %place_2, 2

]]></Node>
<StgValue><ssdm name="sel_tmp_i4"/></StgValue>
</operation>

<operation id="1886" st_id="418" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="707">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %sel_tmp1_i4 = select i1 %sel_tmp_i4, double %uc_load_9, double 0.000000e+00

]]></Node>
<StgValue><ssdm name="sel_tmp1_i4"/></StgValue>
</operation>

<operation id="1887" st_id="418" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="707">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:22  %sel_tmp2_i2 = icmp eq i3 %place_2, 3

]]></Node>
<StgValue><ssdm name="sel_tmp2_i2"/></StgValue>
</operation>

<operation id="1888" st_id="418" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="707">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %sel_tmp3_i5 = select i1 %sel_tmp2_i2, double %uc_load_8, double %sel_tmp1_i4

]]></Node>
<StgValue><ssdm name="sel_tmp3_i5"/></StgValue>
</operation>

<operation id="1889" st_id="418" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="707">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:24  %sel_tmp4_i5 = icmp eq i3 %place_2, -4

]]></Node>
<StgValue><ssdm name="sel_tmp4_i5"/></StgValue>
</operation>

<operation id="1890" st_id="418" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="707">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %sel_tmp5_i2 = select i1 %sel_tmp4_i5, double %uc_load_7, double %sel_tmp3_i5

]]></Node>
<StgValue><ssdm name="sel_tmp5_i2"/></StgValue>
</operation>

<operation id="1891" st_id="418" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="707">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:26  %sel_tmp6_i2 = icmp eq i3 %place_2, 1

]]></Node>
<StgValue><ssdm name="sel_tmp6_i2"/></StgValue>
</operation>

<operation id="1892" st_id="418" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="707">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %p_0_i = select i1 %sel_tmp6_i2, double %uc_load_6, double %sel_tmp5_i2

]]></Node>
<StgValue><ssdm name="p_0_i"/></StgValue>
</operation>

<operation id="1893" st_id="418" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="707">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:28  %tmp_198 = add i15 %tmp_125, %tmp_268

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="1894" st_id="418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="707">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="64" op_0_bw="15">
<![CDATA[
:29  %tmp_198_cast = zext i15 %tmp_198 to i64

]]></Node>
<StgValue><ssdm name="tmp_198_cast"/></StgValue>
</operation>

<operation id="1895" st_id="418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="707">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %ua_addr_6 = getelementptr [10000 x double]* %ua, i64 0, i64 %tmp_198_cast

]]></Node>
<StgValue><ssdm name="ua_addr_6"/></StgValue>
</operation>

<operation id="1896" st_id="418" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="707">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:31  store double %p_0_i, double* %ua_addr_6, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1897" st_id="418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="707">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="0" op_0_bw="0">
<![CDATA[
:32  br label %48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="419" st_id="419">

<operation id="1898" st_id="419" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="708">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="64" op_0_bw="14">
<![CDATA[
:4  %uc_load_10 = load double* %uc_addr_17, align 8

]]></Node>
<StgValue><ssdm name="uc_load_10"/></StgValue>
</operation>

<operation id="1899" st_id="419" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="708">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:9  %tmp_206 = add i15 %tmp_138, %tmp_277

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="1900" st_id="419" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="708">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="64" op_0_bw="15">
<![CDATA[
:10  %tmp_206_cast = sext i15 %tmp_206 to i64

]]></Node>
<StgValue><ssdm name="tmp_206_cast"/></StgValue>
</operation>

<operation id="1901" st_id="419" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="708">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %uc_addr_19 = getelementptr [10000 x double]* %uc, i64 0, i64 %tmp_206_cast

]]></Node>
<StgValue><ssdm name="uc_addr_19"/></StgValue>
</operation>

<operation id="1902" st_id="419" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="708">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="64" op_0_bw="14">
<![CDATA[
:12  %uc_load_11 = load double* %uc_addr_18, align 8

]]></Node>
<StgValue><ssdm name="uc_load_11"/></StgValue>
</operation>

<operation id="1903" st_id="419" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="708">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="15" op_0_bw="32">
<![CDATA[
:15  %tmp_278 = trunc i32 %y_assign_6 to i15

]]></Node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="1904" st_id="419" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="708">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:16  %tmp_279 = add i15 -1, %tmp_278

]]></Node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="1905" st_id="419" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="708">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:17  %tmp_207 = add i15 %tmp_125, %tmp_279

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="1906" st_id="419" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="708">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="64" op_0_bw="15">
<![CDATA[
:18  %tmp_207_cast = zext i15 %tmp_207 to i64

]]></Node>
<StgValue><ssdm name="tmp_207_cast"/></StgValue>
</operation>

<operation id="1907" st_id="419" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="708">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %uc_addr_20 = getelementptr [10000 x double]* %uc, i64 0, i64 %tmp_207_cast

]]></Node>
<StgValue><ssdm name="uc_addr_20"/></StgValue>
</operation>

<operation id="1908" st_id="419" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="708">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="64" op_0_bw="14">
<![CDATA[
:20  %uc_load_12 = load double* %uc_addr_20, align 8

]]></Node>
<StgValue><ssdm name="uc_load_12"/></StgValue>
</operation>

<operation id="1909" st_id="419" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="708">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="64" op_0_bw="14">
<![CDATA[
:23  %uc_load_13 = load double* %uc_addr_19, align 8

]]></Node>
<StgValue><ssdm name="uc_load_13"/></StgValue>
</operation>
</state>

<state id="420" st_id="420">

<operation id="1910" st_id="420" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="709">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="64" op_0_bw="14">
<![CDATA[
:20  %uc_load_12 = load double* %uc_addr_20, align 8

]]></Node>
<StgValue><ssdm name="uc_load_12"/></StgValue>
</operation>

<operation id="1911" st_id="420" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="709">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="64" op_0_bw="14">
<![CDATA[
:23  %uc_load_13 = load double* %uc_addr_19, align 8

]]></Node>
<StgValue><ssdm name="uc_load_13"/></StgValue>
</operation>

<operation id="1912" st_id="420" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="709">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:28  %sel_tmp_i7 = icmp eq i4 %place_8, -8

]]></Node>
<StgValue><ssdm name="sel_tmp_i7"/></StgValue>
</operation>

<operation id="1913" st_id="420" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="709">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:30  %sel_tmp2_i4 = icmp eq i4 %place_8, 7

]]></Node>
<StgValue><ssdm name="sel_tmp2_i4"/></StgValue>
</operation>

<operation id="1914" st_id="420" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="709">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:32  %sel_tmp4_i7 = icmp eq i4 %place_8, 6

]]></Node>
<StgValue><ssdm name="sel_tmp4_i7"/></StgValue>
</operation>

<operation id="1915" st_id="420" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="709">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:34  %sel_tmp6_i4 = icmp eq i4 %place_8, 5

]]></Node>
<StgValue><ssdm name="sel_tmp6_i4"/></StgValue>
</operation>
</state>

<state id="421" st_id="421">

<operation id="1916" st_id="421" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2122">
<or_exp><and_exp><literal name="sel_tmp6_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_294_i1 = fadd double %uc_load_10, %uc_load_11

]]></Node>
<StgValue><ssdm name="tmp_294_i1"/></StgValue>
</operation>

<operation id="1917" st_id="421" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2135">
<or_exp><and_exp><literal name="sel_tmp4_i7" val="1"/>
<literal name="sel_tmp6_i4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_302_i1 = fadd double %uc_load_11, %uc_load_12

]]></Node>
<StgValue><ssdm name="tmp_302_i1"/></StgValue>
</operation>

<operation id="1918" st_id="421" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2147">
<or_exp><and_exp><literal name="sel_tmp2_i4" val="1"/>
<literal name="sel_tmp4_i7" val="0"/>
<literal name="sel_tmp6_i4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %tmp_310_i1 = fadd double %uc_load_12, %uc_load_13

]]></Node>
<StgValue><ssdm name="tmp_310_i1"/></StgValue>
</operation>

<operation id="1919" st_id="421" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2158">
<or_exp><and_exp><literal name="sel_tmp_i7" val="1"/>
<literal name="sel_tmp2_i4" val="0"/>
<literal name="sel_tmp4_i7" val="0"/>
<literal name="sel_tmp6_i4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:26  %tmp_318_i4 = fadd double %uc_load_13, %uc_load_10

]]></Node>
<StgValue><ssdm name="tmp_318_i4"/></StgValue>
</operation>
</state>

<state id="422" st_id="422">

<operation id="1920" st_id="422" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2123">
<or_exp><and_exp><literal name="sel_tmp6_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_294_i1 = fadd double %uc_load_10, %uc_load_11

]]></Node>
<StgValue><ssdm name="tmp_294_i1"/></StgValue>
</operation>

<operation id="1921" st_id="422" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2136">
<or_exp><and_exp><literal name="sel_tmp4_i7" val="1"/>
<literal name="sel_tmp6_i4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_302_i1 = fadd double %uc_load_11, %uc_load_12

]]></Node>
<StgValue><ssdm name="tmp_302_i1"/></StgValue>
</operation>

<operation id="1922" st_id="422" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2148">
<or_exp><and_exp><literal name="sel_tmp2_i4" val="1"/>
<literal name="sel_tmp4_i7" val="0"/>
<literal name="sel_tmp6_i4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %tmp_310_i1 = fadd double %uc_load_12, %uc_load_13

]]></Node>
<StgValue><ssdm name="tmp_310_i1"/></StgValue>
</operation>

<operation id="1923" st_id="422" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2159">
<or_exp><and_exp><literal name="sel_tmp_i7" val="1"/>
<literal name="sel_tmp2_i4" val="0"/>
<literal name="sel_tmp4_i7" val="0"/>
<literal name="sel_tmp6_i4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:26  %tmp_318_i4 = fadd double %uc_load_13, %uc_load_10

]]></Node>
<StgValue><ssdm name="tmp_318_i4"/></StgValue>
</operation>
</state>

<state id="423" st_id="423">

<operation id="1924" st_id="423" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2124">
<or_exp><and_exp><literal name="sel_tmp6_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_294_i1 = fadd double %uc_load_10, %uc_load_11

]]></Node>
<StgValue><ssdm name="tmp_294_i1"/></StgValue>
</operation>

<operation id="1925" st_id="423" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2137">
<or_exp><and_exp><literal name="sel_tmp4_i7" val="1"/>
<literal name="sel_tmp6_i4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_302_i1 = fadd double %uc_load_11, %uc_load_12

]]></Node>
<StgValue><ssdm name="tmp_302_i1"/></StgValue>
</operation>

<operation id="1926" st_id="423" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2149">
<or_exp><and_exp><literal name="sel_tmp2_i4" val="1"/>
<literal name="sel_tmp4_i7" val="0"/>
<literal name="sel_tmp6_i4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %tmp_310_i1 = fadd double %uc_load_12, %uc_load_13

]]></Node>
<StgValue><ssdm name="tmp_310_i1"/></StgValue>
</operation>

<operation id="1927" st_id="423" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2160">
<or_exp><and_exp><literal name="sel_tmp_i7" val="1"/>
<literal name="sel_tmp2_i4" val="0"/>
<literal name="sel_tmp4_i7" val="0"/>
<literal name="sel_tmp6_i4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:26  %tmp_318_i4 = fadd double %uc_load_13, %uc_load_10

]]></Node>
<StgValue><ssdm name="tmp_318_i4"/></StgValue>
</operation>
</state>

<state id="424" st_id="424">

<operation id="1928" st_id="424" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2125">
<or_exp><and_exp><literal name="sel_tmp6_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_294_i1 = fadd double %uc_load_10, %uc_load_11

]]></Node>
<StgValue><ssdm name="tmp_294_i1"/></StgValue>
</operation>

<operation id="1929" st_id="424" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2138">
<or_exp><and_exp><literal name="sel_tmp4_i7" val="1"/>
<literal name="sel_tmp6_i4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_302_i1 = fadd double %uc_load_11, %uc_load_12

]]></Node>
<StgValue><ssdm name="tmp_302_i1"/></StgValue>
</operation>

<operation id="1930" st_id="424" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2150">
<or_exp><and_exp><literal name="sel_tmp2_i4" val="1"/>
<literal name="sel_tmp4_i7" val="0"/>
<literal name="sel_tmp6_i4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %tmp_310_i1 = fadd double %uc_load_12, %uc_load_13

]]></Node>
<StgValue><ssdm name="tmp_310_i1"/></StgValue>
</operation>

<operation id="1931" st_id="424" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2161">
<or_exp><and_exp><literal name="sel_tmp_i7" val="1"/>
<literal name="sel_tmp2_i4" val="0"/>
<literal name="sel_tmp4_i7" val="0"/>
<literal name="sel_tmp6_i4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:26  %tmp_318_i4 = fadd double %uc_load_13, %uc_load_10

]]></Node>
<StgValue><ssdm name="tmp_318_i4"/></StgValue>
</operation>
</state>

<state id="425" st_id="425">

<operation id="1932" st_id="425" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2126">
<or_exp><and_exp><literal name="sel_tmp6_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_294_i1 = fadd double %uc_load_10, %uc_load_11

]]></Node>
<StgValue><ssdm name="tmp_294_i1"/></StgValue>
</operation>

<operation id="1933" st_id="425" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2139">
<or_exp><and_exp><literal name="sel_tmp4_i7" val="1"/>
<literal name="sel_tmp6_i4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_302_i1 = fadd double %uc_load_11, %uc_load_12

]]></Node>
<StgValue><ssdm name="tmp_302_i1"/></StgValue>
</operation>

<operation id="1934" st_id="425" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2151">
<or_exp><and_exp><literal name="sel_tmp2_i4" val="1"/>
<literal name="sel_tmp4_i7" val="0"/>
<literal name="sel_tmp6_i4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %tmp_310_i1 = fadd double %uc_load_12, %uc_load_13

]]></Node>
<StgValue><ssdm name="tmp_310_i1"/></StgValue>
</operation>

<operation id="1935" st_id="425" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2162">
<or_exp><and_exp><literal name="sel_tmp_i7" val="1"/>
<literal name="sel_tmp2_i4" val="0"/>
<literal name="sel_tmp4_i7" val="0"/>
<literal name="sel_tmp6_i4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:26  %tmp_318_i4 = fadd double %uc_load_13, %uc_load_10

]]></Node>
<StgValue><ssdm name="tmp_318_i4"/></StgValue>
</operation>
</state>

<state id="426" st_id="426">

<operation id="1936" st_id="426" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2116">
<or_exp><and_exp><literal name="sel_tmp6_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_295_i1 = fmul double %tmp_294_i1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_295_i1"/></StgValue>
</operation>

<operation id="1937" st_id="426" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2128">
<or_exp><and_exp><literal name="sel_tmp4_i7" val="1"/>
<literal name="sel_tmp6_i4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %tmp_303_i1 = fmul double %tmp_302_i1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_303_i1"/></StgValue>
</operation>

<operation id="1938" st_id="426" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2140">
<or_exp><and_exp><literal name="sel_tmp2_i4" val="1"/>
<literal name="sel_tmp4_i7" val="0"/>
<literal name="sel_tmp6_i4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25  %tmp_311_i1 = fmul double %tmp_310_i1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_311_i1"/></StgValue>
</operation>

<operation id="1939" st_id="426" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2152">
<or_exp><and_exp><literal name="sel_tmp_i7" val="1"/>
<literal name="sel_tmp2_i4" val="0"/>
<literal name="sel_tmp4_i7" val="0"/>
<literal name="sel_tmp6_i4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %tmp_319_i1 = fmul double %tmp_318_i4, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_319_i1"/></StgValue>
</operation>
</state>

<state id="427" st_id="427">

<operation id="1940" st_id="427" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2117">
<or_exp><and_exp><literal name="sel_tmp6_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_295_i1 = fmul double %tmp_294_i1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_295_i1"/></StgValue>
</operation>

<operation id="1941" st_id="427" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2129">
<or_exp><and_exp><literal name="sel_tmp4_i7" val="1"/>
<literal name="sel_tmp6_i4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %tmp_303_i1 = fmul double %tmp_302_i1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_303_i1"/></StgValue>
</operation>

<operation id="1942" st_id="427" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2141">
<or_exp><and_exp><literal name="sel_tmp2_i4" val="1"/>
<literal name="sel_tmp4_i7" val="0"/>
<literal name="sel_tmp6_i4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25  %tmp_311_i1 = fmul double %tmp_310_i1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_311_i1"/></StgValue>
</operation>

<operation id="1943" st_id="427" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2153">
<or_exp><and_exp><literal name="sel_tmp_i7" val="1"/>
<literal name="sel_tmp2_i4" val="0"/>
<literal name="sel_tmp4_i7" val="0"/>
<literal name="sel_tmp6_i4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %tmp_319_i1 = fmul double %tmp_318_i4, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_319_i1"/></StgValue>
</operation>
</state>

<state id="428" st_id="428">

<operation id="1944" st_id="428" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2118">
<or_exp><and_exp><literal name="sel_tmp6_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_295_i1 = fmul double %tmp_294_i1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_295_i1"/></StgValue>
</operation>

<operation id="1945" st_id="428" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2130">
<or_exp><and_exp><literal name="sel_tmp4_i7" val="1"/>
<literal name="sel_tmp6_i4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %tmp_303_i1 = fmul double %tmp_302_i1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_303_i1"/></StgValue>
</operation>

<operation id="1946" st_id="428" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2142">
<or_exp><and_exp><literal name="sel_tmp2_i4" val="1"/>
<literal name="sel_tmp4_i7" val="0"/>
<literal name="sel_tmp6_i4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25  %tmp_311_i1 = fmul double %tmp_310_i1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_311_i1"/></StgValue>
</operation>

<operation id="1947" st_id="428" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2154">
<or_exp><and_exp><literal name="sel_tmp_i7" val="1"/>
<literal name="sel_tmp2_i4" val="0"/>
<literal name="sel_tmp4_i7" val="0"/>
<literal name="sel_tmp6_i4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %tmp_319_i1 = fmul double %tmp_318_i4, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_319_i1"/></StgValue>
</operation>
</state>

<state id="429" st_id="429">

<operation id="1948" st_id="429" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2119">
<or_exp><and_exp><literal name="sel_tmp6_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_295_i1 = fmul double %tmp_294_i1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_295_i1"/></StgValue>
</operation>

<operation id="1949" st_id="429" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2131">
<or_exp><and_exp><literal name="sel_tmp4_i7" val="1"/>
<literal name="sel_tmp6_i4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %tmp_303_i1 = fmul double %tmp_302_i1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_303_i1"/></StgValue>
</operation>

<operation id="1950" st_id="429" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2143">
<or_exp><and_exp><literal name="sel_tmp2_i4" val="1"/>
<literal name="sel_tmp4_i7" val="0"/>
<literal name="sel_tmp6_i4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25  %tmp_311_i1 = fmul double %tmp_310_i1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_311_i1"/></StgValue>
</operation>

<operation id="1951" st_id="429" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2155">
<or_exp><and_exp><literal name="sel_tmp_i7" val="1"/>
<literal name="sel_tmp2_i4" val="0"/>
<literal name="sel_tmp4_i7" val="0"/>
<literal name="sel_tmp6_i4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %tmp_319_i1 = fmul double %tmp_318_i4, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_319_i1"/></StgValue>
</operation>
</state>

<state id="430" st_id="430">

<operation id="1952" st_id="430" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2120">
<or_exp><and_exp><literal name="sel_tmp6_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_295_i1 = fmul double %tmp_294_i1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_295_i1"/></StgValue>
</operation>

<operation id="1953" st_id="430" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2132">
<or_exp><and_exp><literal name="sel_tmp4_i7" val="1"/>
<literal name="sel_tmp6_i4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %tmp_303_i1 = fmul double %tmp_302_i1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_303_i1"/></StgValue>
</operation>

<operation id="1954" st_id="430" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2144">
<or_exp><and_exp><literal name="sel_tmp2_i4" val="1"/>
<literal name="sel_tmp4_i7" val="0"/>
<literal name="sel_tmp6_i4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25  %tmp_311_i1 = fmul double %tmp_310_i1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_311_i1"/></StgValue>
</operation>

<operation id="1955" st_id="430" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2156">
<or_exp><and_exp><literal name="sel_tmp_i7" val="1"/>
<literal name="sel_tmp2_i4" val="0"/>
<literal name="sel_tmp4_i7" val="0"/>
<literal name="sel_tmp6_i4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %tmp_319_i1 = fmul double %tmp_318_i4, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_319_i1"/></StgValue>
</operation>
</state>

<state id="431" st_id="431">

<operation id="1956" st_id="431" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2121">
<or_exp><and_exp><literal name="sel_tmp6_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_295_i1 = fmul double %tmp_294_i1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_295_i1"/></StgValue>
</operation>

<operation id="1957" st_id="431" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2133">
<or_exp><and_exp><literal name="sel_tmp4_i7" val="1"/>
<literal name="sel_tmp6_i4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %tmp_303_i1 = fmul double %tmp_302_i1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_303_i1"/></StgValue>
</operation>

<operation id="1958" st_id="431" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2145">
<or_exp><and_exp><literal name="sel_tmp2_i4" val="1"/>
<literal name="sel_tmp4_i7" val="0"/>
<literal name="sel_tmp6_i4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25  %tmp_311_i1 = fmul double %tmp_310_i1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_311_i1"/></StgValue>
</operation>

<operation id="1959" st_id="431" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2157">
<or_exp><and_exp><literal name="sel_tmp_i7" val="1"/>
<literal name="sel_tmp2_i4" val="0"/>
<literal name="sel_tmp4_i7" val="0"/>
<literal name="sel_tmp6_i4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %tmp_319_i1 = fmul double %tmp_318_i4, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_319_i1"/></StgValue>
</operation>
</state>

<state id="432" st_id="432">

<operation id="1960" st_id="432" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2146">
<or_exp><and_exp><literal name="sel_tmp2_i4" val="0"/>
<literal name="sel_tmp4_i7" val="0"/>
<literal name="sel_tmp6_i4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %sel_tmp1_i6 = select i1 %sel_tmp_i7, double %tmp_319_i1, double 0.000000e+00

]]></Node>
<StgValue><ssdm name="sel_tmp1_i6"/></StgValue>
</operation>

<operation id="1961" st_id="432" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2134">
<or_exp><and_exp><literal name="sel_tmp4_i7" val="0"/>
<literal name="sel_tmp6_i4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %sel_tmp3_i7 = select i1 %sel_tmp2_i4, double %tmp_311_i1, double %sel_tmp1_i6

]]></Node>
<StgValue><ssdm name="sel_tmp3_i7"/></StgValue>
</operation>

<operation id="1962" st_id="432" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2127">
<or_exp><and_exp><literal name="sel_tmp6_i4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %sel_tmp5_i4 = select i1 %sel_tmp4_i7, double %tmp_303_i1, double %sel_tmp3_i7

]]></Node>
<StgValue><ssdm name="sel_tmp5_i4"/></StgValue>
</operation>

<operation id="1963" st_id="432" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %p_0_i5 = select i1 %sel_tmp6_i4, double %tmp_295_i1, double %sel_tmp5_i4

]]></Node>
<StgValue><ssdm name="p_0_i5"/></StgValue>
</operation>

<operation id="1964" st_id="432" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:36  %tmp_208 = add i15 %tmp_125, %tmp_277

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="1965" st_id="432" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="64" op_0_bw="15">
<![CDATA[
:37  %tmp_208_cast = zext i15 %tmp_208 to i64

]]></Node>
<StgValue><ssdm name="tmp_208_cast"/></StgValue>
</operation>

<operation id="1966" st_id="432" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %ua_addr_7 = getelementptr [10000 x double]* %ua, i64 0, i64 %tmp_208_cast

]]></Node>
<StgValue><ssdm name="ua_addr_7"/></StgValue>
</operation>

<operation id="1967" st_id="432" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:39  store double %p_0_i5, double* %ua_addr_7, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1968" st_id="432" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="0" op_0_bw="0">
<![CDATA[
:40  br label %47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="433" st_id="433">

<operation id="1969" st_id="433" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %place_7 = call fastcc i3 @on_structure_edge(i32 %x_assign_8, i32 %y_assign_6) nounwind

]]></Node>
<StgValue><ssdm name="place_7"/></StgValue>
</operation>

<operation id="1970" st_id="433" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %tmp_104 = icmp eq i3 %place_7, 0

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="1971" st_id="433" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_104, label %44, label %43

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1972" st_id="433" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="723">
<or_exp><and_exp><literal name="tmp_104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="15" op_0_bw="32">
<![CDATA[
:0  %tmp_292 = trunc i32 %y_assign_6 to i15

]]></Node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>

<operation id="1973" st_id="433" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="723">
<or_exp><and_exp><literal name="tmp_104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %tmp_224 = add i15 %tmp_138, %tmp_292

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="1974" st_id="433" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="723">
<or_exp><and_exp><literal name="tmp_104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="64" op_0_bw="15">
<![CDATA[
:2  %tmp_224_cast = sext i15 %tmp_224 to i64

]]></Node>
<StgValue><ssdm name="tmp_224_cast"/></StgValue>
</operation>

<operation id="1975" st_id="433" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="723">
<or_exp><and_exp><literal name="tmp_104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %uc_addr_23 = getelementptr [10000 x double]* %uc, i64 0, i64 %tmp_224_cast

]]></Node>
<StgValue><ssdm name="uc_addr_23"/></StgValue>
</operation>

<operation id="1976" st_id="433" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="723">
<or_exp><and_exp><literal name="tmp_104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="64" op_0_bw="14">
<![CDATA[
:7  %uc_load_15 = load double* %uc_addr_23, align 8

]]></Node>
<StgValue><ssdm name="uc_load_15"/></StgValue>
</operation>

<operation id="1977" st_id="433" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="723">
<or_exp><and_exp><literal name="tmp_104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="15" op_0_bw="32">
<![CDATA[
:8  %tmp_293 = trunc i32 %j_4 to i15

]]></Node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>

<operation id="1978" st_id="433" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="723">
<or_exp><and_exp><literal name="tmp_104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:9  %tmp_226 = add i15 %tmp_125, %tmp_293

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="1979" st_id="433" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="723">
<or_exp><and_exp><literal name="tmp_104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="64" op_0_bw="15">
<![CDATA[
:10  %tmp_226_cast = zext i15 %tmp_226 to i64

]]></Node>
<StgValue><ssdm name="tmp_226_cast"/></StgValue>
</operation>

<operation id="1980" st_id="433" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="723">
<or_exp><and_exp><literal name="tmp_104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %uc_addr_25 = getelementptr [10000 x double]* %uc, i64 0, i64 %tmp_226_cast

]]></Node>
<StgValue><ssdm name="uc_addr_25"/></StgValue>
</operation>

<operation id="1981" st_id="433" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="723">
<or_exp><and_exp><literal name="tmp_104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="64" op_0_bw="14">
<![CDATA[
:12  %uc_load_16 = load double* %uc_addr_25, align 8

]]></Node>
<StgValue><ssdm name="uc_load_16"/></StgValue>
</operation>
</state>

<state id="434" st_id="434">

<operation id="1982" st_id="434" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:4  %tmp_225 = add i15 %tmp_133, %tmp_292

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="1983" st_id="434" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="64" op_0_bw="15">
<![CDATA[
:5  %tmp_225_cast = sext i15 %tmp_225 to i64

]]></Node>
<StgValue><ssdm name="tmp_225_cast"/></StgValue>
</operation>

<operation id="1984" st_id="434" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %uc_addr_24 = getelementptr [10000 x double]* %uc, i64 0, i64 %tmp_225_cast

]]></Node>
<StgValue><ssdm name="uc_addr_24"/></StgValue>
</operation>

<operation id="1985" st_id="434" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="64" op_0_bw="14">
<![CDATA[
:7  %uc_load_15 = load double* %uc_addr_23, align 8

]]></Node>
<StgValue><ssdm name="uc_load_15"/></StgValue>
</operation>

<operation id="1986" st_id="434" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="64" op_0_bw="14">
<![CDATA[
:12  %uc_load_16 = load double* %uc_addr_25, align 8

]]></Node>
<StgValue><ssdm name="uc_load_16"/></StgValue>
</operation>

<operation id="1987" st_id="434" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="64" op_0_bw="14">
<![CDATA[
:13  %uc_load_17 = load double* %uc_addr_24, align 8

]]></Node>
<StgValue><ssdm name="uc_load_17"/></StgValue>
</operation>

<operation id="1988" st_id="434" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="15" op_0_bw="32">
<![CDATA[
:14  %tmp_294 = trunc i32 %y_assign_6 to i15

]]></Node>
<StgValue><ssdm name="tmp_294"/></StgValue>
</operation>

<operation id="1989" st_id="434" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:15  %tmp_295 = add i15 -1, %tmp_294

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="1990" st_id="434" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:16  %tmp_227 = add i15 %tmp_125, %tmp_295

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="1991" st_id="434" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="64" op_0_bw="15">
<![CDATA[
:17  %tmp_227_cast = zext i15 %tmp_227 to i64

]]></Node>
<StgValue><ssdm name="tmp_227_cast"/></StgValue>
</operation>

<operation id="1992" st_id="434" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %uc_addr_26 = getelementptr [10000 x double]* %uc, i64 0, i64 %tmp_227_cast

]]></Node>
<StgValue><ssdm name="uc_addr_26"/></StgValue>
</operation>

<operation id="1993" st_id="434" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="64" op_0_bw="14">
<![CDATA[
:19  %uc_load_18 = load double* %uc_addr_26, align 8

]]></Node>
<StgValue><ssdm name="uc_load_18"/></StgValue>
</operation>
</state>

<state id="435" st_id="435">

<operation id="1994" st_id="435" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="725">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="64" op_0_bw="14">
<![CDATA[
:13  %uc_load_17 = load double* %uc_addr_24, align 8

]]></Node>
<StgValue><ssdm name="uc_load_17"/></StgValue>
</operation>

<operation id="1995" st_id="435" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="725">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="64" op_0_bw="14">
<![CDATA[
:19  %uc_load_18 = load double* %uc_addr_26, align 8

]]></Node>
<StgValue><ssdm name="uc_load_18"/></StgValue>
</operation>

<operation id="1996" st_id="435" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="725">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:20  %sel_tmp_i10 = icmp eq i3 %place_7, 2

]]></Node>
<StgValue><ssdm name="sel_tmp_i10"/></StgValue>
</operation>

<operation id="1997" st_id="435" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="725">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %sel_tmp1_i10 = select i1 %sel_tmp_i10, double %uc_load_18, double 0.000000e+00

]]></Node>
<StgValue><ssdm name="sel_tmp1_i10"/></StgValue>
</operation>

<operation id="1998" st_id="435" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="725">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:22  %sel_tmp2_i7 = icmp eq i3 %place_7, 3

]]></Node>
<StgValue><ssdm name="sel_tmp2_i7"/></StgValue>
</operation>

<operation id="1999" st_id="435" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="725">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %sel_tmp3_i10 = select i1 %sel_tmp2_i7, double %uc_load_17, double %sel_tmp1_i10

]]></Node>
<StgValue><ssdm name="sel_tmp3_i10"/></StgValue>
</operation>

<operation id="2000" st_id="435" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="725">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:24  %sel_tmp4_i10 = icmp eq i3 %place_7, -4

]]></Node>
<StgValue><ssdm name="sel_tmp4_i10"/></StgValue>
</operation>

<operation id="2001" st_id="435" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="725">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %sel_tmp5_i7 = select i1 %sel_tmp4_i10, double %uc_load_16, double %sel_tmp3_i10

]]></Node>
<StgValue><ssdm name="sel_tmp5_i7"/></StgValue>
</operation>

<operation id="2002" st_id="435" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="725">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:26  %sel_tmp6_i7 = icmp eq i3 %place_7, 1

]]></Node>
<StgValue><ssdm name="sel_tmp6_i7"/></StgValue>
</operation>

<operation id="2003" st_id="435" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="725">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %p_0_i8 = select i1 %sel_tmp6_i7, double %uc_load_15, double %sel_tmp5_i7

]]></Node>
<StgValue><ssdm name="p_0_i8"/></StgValue>
</operation>

<operation id="2004" st_id="435" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="725">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:28  %tmp_228 = add i15 %tmp_125, %tmp_292

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="2005" st_id="435" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="725">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="64" op_0_bw="15">
<![CDATA[
:29  %tmp_228_cast = zext i15 %tmp_228 to i64

]]></Node>
<StgValue><ssdm name="tmp_228_cast"/></StgValue>
</operation>

<operation id="2006" st_id="435" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="725">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %ua_addr_17 = getelementptr [10000 x double]* %ua, i64 0, i64 %tmp_228_cast

]]></Node>
<StgValue><ssdm name="ua_addr_17"/></StgValue>
</operation>

<operation id="2007" st_id="435" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="725">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:31  store double %p_0_i8, double* %ua_addr_17, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2008" st_id="435" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="725">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="0" op_0_bw="0">
<![CDATA[
:32  br label %46

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="436" st_id="436">

<operation id="2009" st_id="436" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="726">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %place_9 = call fastcc i4 @on_structure_corner(i32 %x_assign_8, i32 %y_assign_6) nounwind

]]></Node>
<StgValue><ssdm name="place_9"/></StgValue>
</operation>
</state>

<state id="437" st_id="437">

<operation id="2010" st_id="437" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %place_9 = call fastcc i4 @on_structure_corner(i32 %x_assign_8, i32 %y_assign_6) nounwind

]]></Node>
<StgValue><ssdm name="place_9"/></StgValue>
</operation>
</state>

<state id="438" st_id="438">

<operation id="2011" st_id="438" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="728">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %tmp_111 = icmp eq i4 %place_9, 0

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="2012" st_id="438" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="728">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_111, label %._crit_edge34, label %45

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2013" st_id="438" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="729">
<or_exp><and_exp><literal name="tmp_111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="15" op_0_bw="32">
<![CDATA[
:0  %tmp_300 = trunc i32 %y_assign_6 to i15

]]></Node>
<StgValue><ssdm name="tmp_300"/></StgValue>
</operation>

<operation id="2014" st_id="438" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="729">
<or_exp><and_exp><literal name="tmp_111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %tmp_301 = add i15 -1, %tmp_300

]]></Node>
<StgValue><ssdm name="tmp_301"/></StgValue>
</operation>

<operation id="2015" st_id="438" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="729">
<or_exp><and_exp><literal name="tmp_111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:2  %tmp_234 = add i15 %tmp_125, %tmp_301

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="2016" st_id="438" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="729">
<or_exp><and_exp><literal name="tmp_111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="64" op_0_bw="15">
<![CDATA[
:3  %tmp_234_cast = zext i15 %tmp_234 to i64

]]></Node>
<StgValue><ssdm name="tmp_234_cast"/></StgValue>
</operation>

<operation id="2017" st_id="438" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="729">
<or_exp><and_exp><literal name="tmp_111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %uc_addr_27 = getelementptr [10000 x double]* %uc, i64 0, i64 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="uc_addr_27"/></StgValue>
</operation>

<operation id="2018" st_id="438" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="729">
<or_exp><and_exp><literal name="tmp_111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="64" op_0_bw="14">
<![CDATA[
:5  %uc_load_19 = load double* %uc_addr_27, align 8

]]></Node>
<StgValue><ssdm name="uc_load_19"/></StgValue>
</operation>

<operation id="2019" st_id="438" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="729">
<or_exp><and_exp><literal name="tmp_111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="15" op_0_bw="32">
<![CDATA[
:6  %tmp_302 = trunc i32 %y_assign_6 to i15

]]></Node>
<StgValue><ssdm name="tmp_302"/></StgValue>
</operation>

<operation id="2020" st_id="438" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="729">
<or_exp><and_exp><literal name="tmp_111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:7  %tmp_235 = add i15 %tmp_138, %tmp_302

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="2021" st_id="438" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="729">
<or_exp><and_exp><literal name="tmp_111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="64" op_0_bw="15">
<![CDATA[
:8  %tmp_235_cast = sext i15 %tmp_235 to i64

]]></Node>
<StgValue><ssdm name="tmp_235_cast"/></StgValue>
</operation>

<operation id="2022" st_id="438" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="729">
<or_exp><and_exp><literal name="tmp_111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %uc_addr_28 = getelementptr [10000 x double]* %uc, i64 0, i64 %tmp_235_cast

]]></Node>
<StgValue><ssdm name="uc_addr_28"/></StgValue>
</operation>

<operation id="2023" st_id="438" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="729">
<or_exp><and_exp><literal name="tmp_111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="64" op_0_bw="14">
<![CDATA[
:13  %uc_load_20 = load double* %uc_addr_28, align 8

]]></Node>
<StgValue><ssdm name="uc_load_20"/></StgValue>
</operation>

<operation id="2024" st_id="438" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="729">
<or_exp><and_exp><literal name="tmp_111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="15" op_0_bw="32">
<![CDATA[
:16  %tmp_303 = trunc i32 %j_4 to i15

]]></Node>
<StgValue><ssdm name="tmp_303"/></StgValue>
</operation>
</state>

<state id="439" st_id="439">

<operation id="2025" st_id="439" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="730">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="64" op_0_bw="14">
<![CDATA[
:5  %uc_load_19 = load double* %uc_addr_27, align 8

]]></Node>
<StgValue><ssdm name="uc_load_19"/></StgValue>
</operation>

<operation id="2026" st_id="439" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="730">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:10  %tmp_236 = add i15 %tmp_133, %tmp_302

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="2027" st_id="439" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="730">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="64" op_0_bw="15">
<![CDATA[
:11  %tmp_236_cast = sext i15 %tmp_236 to i64

]]></Node>
<StgValue><ssdm name="tmp_236_cast"/></StgValue>
</operation>

<operation id="2028" st_id="439" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="730">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %uc_addr_29 = getelementptr [10000 x double]* %uc, i64 0, i64 %tmp_236_cast

]]></Node>
<StgValue><ssdm name="uc_addr_29"/></StgValue>
</operation>

<operation id="2029" st_id="439" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="730">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="64" op_0_bw="14">
<![CDATA[
:13  %uc_load_20 = load double* %uc_addr_28, align 8

]]></Node>
<StgValue><ssdm name="uc_load_20"/></StgValue>
</operation>

<operation id="2030" st_id="439" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="730">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:17  %tmp_237 = add i15 %tmp_125, %tmp_303

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="2031" st_id="439" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="730">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="64" op_0_bw="15">
<![CDATA[
:18  %tmp_237_cast = zext i15 %tmp_237 to i64

]]></Node>
<StgValue><ssdm name="tmp_237_cast"/></StgValue>
</operation>

<operation id="2032" st_id="439" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="730">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %uc_addr_30 = getelementptr [10000 x double]* %uc, i64 0, i64 %tmp_237_cast

]]></Node>
<StgValue><ssdm name="uc_addr_30"/></StgValue>
</operation>

<operation id="2033" st_id="439" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="730">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="64" op_0_bw="14">
<![CDATA[
:20  %uc_load_21 = load double* %uc_addr_30, align 8

]]></Node>
<StgValue><ssdm name="uc_load_21"/></StgValue>
</operation>

<operation id="2034" st_id="439" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="730">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="64" op_0_bw="14">
<![CDATA[
:23  %uc_load_22 = load double* %uc_addr_29, align 8

]]></Node>
<StgValue><ssdm name="uc_load_22"/></StgValue>
</operation>
</state>

<state id="440" st_id="440">

<operation id="2035" st_id="440" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="64" op_0_bw="14">
<![CDATA[
:20  %uc_load_21 = load double* %uc_addr_30, align 8

]]></Node>
<StgValue><ssdm name="uc_load_21"/></StgValue>
</operation>

<operation id="2036" st_id="440" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="64" op_0_bw="14">
<![CDATA[
:23  %uc_load_22 = load double* %uc_addr_29, align 8

]]></Node>
<StgValue><ssdm name="uc_load_22"/></StgValue>
</operation>

<operation id="2037" st_id="440" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:28  %sel_tmp_i12 = icmp eq i4 %place_9, -8

]]></Node>
<StgValue><ssdm name="sel_tmp_i12"/></StgValue>
</operation>

<operation id="2038" st_id="440" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:30  %sel_tmp2_i9 = icmp eq i4 %place_9, 7

]]></Node>
<StgValue><ssdm name="sel_tmp2_i9"/></StgValue>
</operation>

<operation id="2039" st_id="440" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:32  %sel_tmp4_i12 = icmp eq i4 %place_9, 6

]]></Node>
<StgValue><ssdm name="sel_tmp4_i12"/></StgValue>
</operation>

<operation id="2040" st_id="440" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:34  %sel_tmp6_i9 = icmp eq i4 %place_9, 5

]]></Node>
<StgValue><ssdm name="sel_tmp6_i9"/></StgValue>
</operation>
</state>

<state id="441" st_id="441">

<operation id="2041" st_id="441" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2245">
<or_exp><and_exp><literal name="sel_tmp6_i9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_254_i1 = fadd double %uc_load_19, %uc_load_20

]]></Node>
<StgValue><ssdm name="tmp_254_i1"/></StgValue>
</operation>

<operation id="2042" st_id="441" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2258">
<or_exp><and_exp><literal name="sel_tmp4_i12" val="1"/>
<literal name="sel_tmp6_i9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_262_i1 = fadd double %uc_load_20, %uc_load_21

]]></Node>
<StgValue><ssdm name="tmp_262_i1"/></StgValue>
</operation>

<operation id="2043" st_id="441" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2270">
<or_exp><and_exp><literal name="sel_tmp2_i9" val="1"/>
<literal name="sel_tmp4_i12" val="0"/>
<literal name="sel_tmp6_i9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %tmp_270_i1 = fadd double %uc_load_21, %uc_load_22

]]></Node>
<StgValue><ssdm name="tmp_270_i1"/></StgValue>
</operation>

<operation id="2044" st_id="441" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2281">
<or_exp><and_exp><literal name="sel_tmp_i12" val="1"/>
<literal name="sel_tmp2_i9" val="0"/>
<literal name="sel_tmp4_i12" val="0"/>
<literal name="sel_tmp6_i9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:26  %tmp_278_i1 = fadd double %uc_load_22, %uc_load_19

]]></Node>
<StgValue><ssdm name="tmp_278_i1"/></StgValue>
</operation>
</state>

<state id="442" st_id="442">

<operation id="2045" st_id="442" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2246">
<or_exp><and_exp><literal name="sel_tmp6_i9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_254_i1 = fadd double %uc_load_19, %uc_load_20

]]></Node>
<StgValue><ssdm name="tmp_254_i1"/></StgValue>
</operation>

<operation id="2046" st_id="442" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2259">
<or_exp><and_exp><literal name="sel_tmp4_i12" val="1"/>
<literal name="sel_tmp6_i9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_262_i1 = fadd double %uc_load_20, %uc_load_21

]]></Node>
<StgValue><ssdm name="tmp_262_i1"/></StgValue>
</operation>

<operation id="2047" st_id="442" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2271">
<or_exp><and_exp><literal name="sel_tmp2_i9" val="1"/>
<literal name="sel_tmp4_i12" val="0"/>
<literal name="sel_tmp6_i9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %tmp_270_i1 = fadd double %uc_load_21, %uc_load_22

]]></Node>
<StgValue><ssdm name="tmp_270_i1"/></StgValue>
</operation>

<operation id="2048" st_id="442" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2282">
<or_exp><and_exp><literal name="sel_tmp_i12" val="1"/>
<literal name="sel_tmp2_i9" val="0"/>
<literal name="sel_tmp4_i12" val="0"/>
<literal name="sel_tmp6_i9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:26  %tmp_278_i1 = fadd double %uc_load_22, %uc_load_19

]]></Node>
<StgValue><ssdm name="tmp_278_i1"/></StgValue>
</operation>
</state>

<state id="443" st_id="443">

<operation id="2049" st_id="443" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2247">
<or_exp><and_exp><literal name="sel_tmp6_i9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_254_i1 = fadd double %uc_load_19, %uc_load_20

]]></Node>
<StgValue><ssdm name="tmp_254_i1"/></StgValue>
</operation>

<operation id="2050" st_id="443" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2260">
<or_exp><and_exp><literal name="sel_tmp4_i12" val="1"/>
<literal name="sel_tmp6_i9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_262_i1 = fadd double %uc_load_20, %uc_load_21

]]></Node>
<StgValue><ssdm name="tmp_262_i1"/></StgValue>
</operation>

<operation id="2051" st_id="443" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2272">
<or_exp><and_exp><literal name="sel_tmp2_i9" val="1"/>
<literal name="sel_tmp4_i12" val="0"/>
<literal name="sel_tmp6_i9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %tmp_270_i1 = fadd double %uc_load_21, %uc_load_22

]]></Node>
<StgValue><ssdm name="tmp_270_i1"/></StgValue>
</operation>

<operation id="2052" st_id="443" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2283">
<or_exp><and_exp><literal name="sel_tmp_i12" val="1"/>
<literal name="sel_tmp2_i9" val="0"/>
<literal name="sel_tmp4_i12" val="0"/>
<literal name="sel_tmp6_i9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:26  %tmp_278_i1 = fadd double %uc_load_22, %uc_load_19

]]></Node>
<StgValue><ssdm name="tmp_278_i1"/></StgValue>
</operation>
</state>

<state id="444" st_id="444">

<operation id="2053" st_id="444" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2248">
<or_exp><and_exp><literal name="sel_tmp6_i9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_254_i1 = fadd double %uc_load_19, %uc_load_20

]]></Node>
<StgValue><ssdm name="tmp_254_i1"/></StgValue>
</operation>

<operation id="2054" st_id="444" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2261">
<or_exp><and_exp><literal name="sel_tmp4_i12" val="1"/>
<literal name="sel_tmp6_i9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_262_i1 = fadd double %uc_load_20, %uc_load_21

]]></Node>
<StgValue><ssdm name="tmp_262_i1"/></StgValue>
</operation>

<operation id="2055" st_id="444" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2273">
<or_exp><and_exp><literal name="sel_tmp2_i9" val="1"/>
<literal name="sel_tmp4_i12" val="0"/>
<literal name="sel_tmp6_i9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %tmp_270_i1 = fadd double %uc_load_21, %uc_load_22

]]></Node>
<StgValue><ssdm name="tmp_270_i1"/></StgValue>
</operation>

<operation id="2056" st_id="444" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2284">
<or_exp><and_exp><literal name="sel_tmp_i12" val="1"/>
<literal name="sel_tmp2_i9" val="0"/>
<literal name="sel_tmp4_i12" val="0"/>
<literal name="sel_tmp6_i9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:26  %tmp_278_i1 = fadd double %uc_load_22, %uc_load_19

]]></Node>
<StgValue><ssdm name="tmp_278_i1"/></StgValue>
</operation>
</state>

<state id="445" st_id="445">

<operation id="2057" st_id="445" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2249">
<or_exp><and_exp><literal name="sel_tmp6_i9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_254_i1 = fadd double %uc_load_19, %uc_load_20

]]></Node>
<StgValue><ssdm name="tmp_254_i1"/></StgValue>
</operation>

<operation id="2058" st_id="445" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2262">
<or_exp><and_exp><literal name="sel_tmp4_i12" val="1"/>
<literal name="sel_tmp6_i9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_262_i1 = fadd double %uc_load_20, %uc_load_21

]]></Node>
<StgValue><ssdm name="tmp_262_i1"/></StgValue>
</operation>

<operation id="2059" st_id="445" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2274">
<or_exp><and_exp><literal name="sel_tmp2_i9" val="1"/>
<literal name="sel_tmp4_i12" val="0"/>
<literal name="sel_tmp6_i9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %tmp_270_i1 = fadd double %uc_load_21, %uc_load_22

]]></Node>
<StgValue><ssdm name="tmp_270_i1"/></StgValue>
</operation>

<operation id="2060" st_id="445" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2285">
<or_exp><and_exp><literal name="sel_tmp_i12" val="1"/>
<literal name="sel_tmp2_i9" val="0"/>
<literal name="sel_tmp4_i12" val="0"/>
<literal name="sel_tmp6_i9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:26  %tmp_278_i1 = fadd double %uc_load_22, %uc_load_19

]]></Node>
<StgValue><ssdm name="tmp_278_i1"/></StgValue>
</operation>
</state>

<state id="446" st_id="446">

<operation id="2061" st_id="446" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2239">
<or_exp><and_exp><literal name="sel_tmp6_i9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_255_i1 = fmul double %tmp_254_i1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_255_i1"/></StgValue>
</operation>

<operation id="2062" st_id="446" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2251">
<or_exp><and_exp><literal name="sel_tmp4_i12" val="1"/>
<literal name="sel_tmp6_i9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %tmp_263_i1 = fmul double %tmp_262_i1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_263_i1"/></StgValue>
</operation>

<operation id="2063" st_id="446" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2263">
<or_exp><and_exp><literal name="sel_tmp2_i9" val="1"/>
<literal name="sel_tmp4_i12" val="0"/>
<literal name="sel_tmp6_i9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25  %tmp_271_i1 = fmul double %tmp_270_i1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_271_i1"/></StgValue>
</operation>

<operation id="2064" st_id="446" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2275">
<or_exp><and_exp><literal name="sel_tmp_i12" val="1"/>
<literal name="sel_tmp2_i9" val="0"/>
<literal name="sel_tmp4_i12" val="0"/>
<literal name="sel_tmp6_i9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %tmp_279_i1 = fmul double %tmp_278_i1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_279_i1"/></StgValue>
</operation>
</state>

<state id="447" st_id="447">

<operation id="2065" st_id="447" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2240">
<or_exp><and_exp><literal name="sel_tmp6_i9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_255_i1 = fmul double %tmp_254_i1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_255_i1"/></StgValue>
</operation>

<operation id="2066" st_id="447" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2252">
<or_exp><and_exp><literal name="sel_tmp4_i12" val="1"/>
<literal name="sel_tmp6_i9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %tmp_263_i1 = fmul double %tmp_262_i1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_263_i1"/></StgValue>
</operation>

<operation id="2067" st_id="447" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2264">
<or_exp><and_exp><literal name="sel_tmp2_i9" val="1"/>
<literal name="sel_tmp4_i12" val="0"/>
<literal name="sel_tmp6_i9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25  %tmp_271_i1 = fmul double %tmp_270_i1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_271_i1"/></StgValue>
</operation>

<operation id="2068" st_id="447" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2276">
<or_exp><and_exp><literal name="sel_tmp_i12" val="1"/>
<literal name="sel_tmp2_i9" val="0"/>
<literal name="sel_tmp4_i12" val="0"/>
<literal name="sel_tmp6_i9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %tmp_279_i1 = fmul double %tmp_278_i1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_279_i1"/></StgValue>
</operation>
</state>

<state id="448" st_id="448">

<operation id="2069" st_id="448" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2241">
<or_exp><and_exp><literal name="sel_tmp6_i9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_255_i1 = fmul double %tmp_254_i1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_255_i1"/></StgValue>
</operation>

<operation id="2070" st_id="448" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2253">
<or_exp><and_exp><literal name="sel_tmp4_i12" val="1"/>
<literal name="sel_tmp6_i9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %tmp_263_i1 = fmul double %tmp_262_i1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_263_i1"/></StgValue>
</operation>

<operation id="2071" st_id="448" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2265">
<or_exp><and_exp><literal name="sel_tmp2_i9" val="1"/>
<literal name="sel_tmp4_i12" val="0"/>
<literal name="sel_tmp6_i9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25  %tmp_271_i1 = fmul double %tmp_270_i1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_271_i1"/></StgValue>
</operation>

<operation id="2072" st_id="448" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2277">
<or_exp><and_exp><literal name="sel_tmp_i12" val="1"/>
<literal name="sel_tmp2_i9" val="0"/>
<literal name="sel_tmp4_i12" val="0"/>
<literal name="sel_tmp6_i9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %tmp_279_i1 = fmul double %tmp_278_i1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_279_i1"/></StgValue>
</operation>
</state>

<state id="449" st_id="449">

<operation id="2073" st_id="449" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2242">
<or_exp><and_exp><literal name="sel_tmp6_i9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_255_i1 = fmul double %tmp_254_i1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_255_i1"/></StgValue>
</operation>

<operation id="2074" st_id="449" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2254">
<or_exp><and_exp><literal name="sel_tmp4_i12" val="1"/>
<literal name="sel_tmp6_i9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %tmp_263_i1 = fmul double %tmp_262_i1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_263_i1"/></StgValue>
</operation>

<operation id="2075" st_id="449" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2266">
<or_exp><and_exp><literal name="sel_tmp2_i9" val="1"/>
<literal name="sel_tmp4_i12" val="0"/>
<literal name="sel_tmp6_i9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25  %tmp_271_i1 = fmul double %tmp_270_i1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_271_i1"/></StgValue>
</operation>

<operation id="2076" st_id="449" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2278">
<or_exp><and_exp><literal name="sel_tmp_i12" val="1"/>
<literal name="sel_tmp2_i9" val="0"/>
<literal name="sel_tmp4_i12" val="0"/>
<literal name="sel_tmp6_i9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %tmp_279_i1 = fmul double %tmp_278_i1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_279_i1"/></StgValue>
</operation>
</state>

<state id="450" st_id="450">

<operation id="2077" st_id="450" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2243">
<or_exp><and_exp><literal name="sel_tmp6_i9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_255_i1 = fmul double %tmp_254_i1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_255_i1"/></StgValue>
</operation>

<operation id="2078" st_id="450" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2255">
<or_exp><and_exp><literal name="sel_tmp4_i12" val="1"/>
<literal name="sel_tmp6_i9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %tmp_263_i1 = fmul double %tmp_262_i1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_263_i1"/></StgValue>
</operation>

<operation id="2079" st_id="450" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2267">
<or_exp><and_exp><literal name="sel_tmp2_i9" val="1"/>
<literal name="sel_tmp4_i12" val="0"/>
<literal name="sel_tmp6_i9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25  %tmp_271_i1 = fmul double %tmp_270_i1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_271_i1"/></StgValue>
</operation>

<operation id="2080" st_id="450" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2279">
<or_exp><and_exp><literal name="sel_tmp_i12" val="1"/>
<literal name="sel_tmp2_i9" val="0"/>
<literal name="sel_tmp4_i12" val="0"/>
<literal name="sel_tmp6_i9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %tmp_279_i1 = fmul double %tmp_278_i1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_279_i1"/></StgValue>
</operation>
</state>

<state id="451" st_id="451">

<operation id="2081" st_id="451" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2244">
<or_exp><and_exp><literal name="sel_tmp6_i9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_255_i1 = fmul double %tmp_254_i1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_255_i1"/></StgValue>
</operation>

<operation id="2082" st_id="451" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2256">
<or_exp><and_exp><literal name="sel_tmp4_i12" val="1"/>
<literal name="sel_tmp6_i9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %tmp_263_i1 = fmul double %tmp_262_i1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_263_i1"/></StgValue>
</operation>

<operation id="2083" st_id="451" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2268">
<or_exp><and_exp><literal name="sel_tmp2_i9" val="1"/>
<literal name="sel_tmp4_i12" val="0"/>
<literal name="sel_tmp6_i9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25  %tmp_271_i1 = fmul double %tmp_270_i1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_271_i1"/></StgValue>
</operation>

<operation id="2084" st_id="451" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2280">
<or_exp><and_exp><literal name="sel_tmp_i12" val="1"/>
<literal name="sel_tmp2_i9" val="0"/>
<literal name="sel_tmp4_i12" val="0"/>
<literal name="sel_tmp6_i9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %tmp_279_i1 = fmul double %tmp_278_i1, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_279_i1"/></StgValue>
</operation>
</state>

<state id="452" st_id="452">

<operation id="2085" st_id="452" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2269">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
<literal name="tmp_90" val="1"/>
<literal name="tmp_104" val="1"/>
<literal name="tmp_111" val="0"/>
<literal name="sel_tmp2_i9" val="0"/>
<literal name="sel_tmp4_i12" val="0"/>
<literal name="sel_tmp6_i9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %sel_tmp1_i12 = select i1 %sel_tmp_i12, double %tmp_279_i1, double 0.000000e+00

]]></Node>
<StgValue><ssdm name="sel_tmp1_i12"/></StgValue>
</operation>

<operation id="2086" st_id="452" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2257">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
<literal name="tmp_90" val="1"/>
<literal name="tmp_104" val="1"/>
<literal name="tmp_111" val="0"/>
<literal name="sel_tmp4_i12" val="0"/>
<literal name="sel_tmp6_i9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %sel_tmp3_i12 = select i1 %sel_tmp2_i9, double %tmp_271_i1, double %sel_tmp1_i12

]]></Node>
<StgValue><ssdm name="sel_tmp3_i12"/></StgValue>
</operation>

<operation id="2087" st_id="452" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2250">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
<literal name="tmp_90" val="1"/>
<literal name="tmp_104" val="1"/>
<literal name="tmp_111" val="0"/>
<literal name="sel_tmp6_i9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %sel_tmp5_i9 = select i1 %sel_tmp4_i12, double %tmp_263_i1, double %sel_tmp3_i12

]]></Node>
<StgValue><ssdm name="sel_tmp5_i9"/></StgValue>
</operation>

<operation id="2088" st_id="452" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="743">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
<literal name="tmp_90" val="1"/>
<literal name="tmp_104" val="1"/>
<literal name="tmp_111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %p_0_i1 = select i1 %sel_tmp6_i9, double %tmp_255_i1, double %sel_tmp5_i9

]]></Node>
<StgValue><ssdm name="p_0_i1"/></StgValue>
</operation>

<operation id="2089" st_id="452" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="743">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
<literal name="tmp_90" val="1"/>
<literal name="tmp_104" val="1"/>
<literal name="tmp_111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:36  %tmp_238 = add i15 %tmp_125, %tmp_302

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="2090" st_id="452" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="743">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
<literal name="tmp_90" val="1"/>
<literal name="tmp_104" val="1"/>
<literal name="tmp_111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="64" op_0_bw="15">
<![CDATA[
:37  %tmp_238_cast = zext i15 %tmp_238 to i64

]]></Node>
<StgValue><ssdm name="tmp_238_cast"/></StgValue>
</operation>

<operation id="2091" st_id="452" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="743">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
<literal name="tmp_90" val="1"/>
<literal name="tmp_104" val="1"/>
<literal name="tmp_111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %ua_addr_22 = getelementptr [10000 x double]* %ua, i64 0, i64 %tmp_238_cast

]]></Node>
<StgValue><ssdm name="ua_addr_22"/></StgValue>
</operation>

<operation id="2092" st_id="452" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="743">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
<literal name="tmp_90" val="1"/>
<literal name="tmp_104" val="1"/>
<literal name="tmp_111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:39  store double %p_0_i1, double* %ua_addr_22, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2093" st_id="452" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="743">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
<literal name="tmp_90" val="1"/>
<literal name="tmp_104" val="1"/>
<literal name="tmp_111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="0" op_0_bw="0">
<![CDATA[
:40  br label %._crit_edge34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2094" st_id="452" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="746">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
<literal name="tmp_90" val="1"/>
<literal name="tmp_104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge34:0  br label %46

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2095" st_id="452" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="749">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
<literal name="tmp_90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2096" st_id="452" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="752">
<or_exp><and_exp><literal name="tmp_90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2097" st_id="452" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="755">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %49

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="453" st_id="453">

<operation id="2098" st_id="453" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader12:0  %x_assign_4 = phi i32 [ %i, %.preheader12.loopexit ], [ 0, %.preheader12.preheader ]

]]></Node>
<StgValue><ssdm name="x_assign_4"/></StgValue>
</operation>

<operation id="2099" st_id="453" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.preheader12:1  %phi_mul9 = phi i64 [ %next_mul1, %.preheader12.loopexit ], [ 0, %.preheader12.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul9"/></StgValue>
</operation>

<operation id="2100" st_id="453" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="15" op_0_bw="64">
<![CDATA[
.preheader12:2  %tmp_94 = trunc i64 %phi_mul9 to i15

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="2101" st_id="453" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader12:3  %next_mul1 = add i64 100, %phi_mul9

]]></Node>
<StgValue><ssdm name="next_mul1"/></StgValue>
</operation>

<operation id="2102" st_id="453" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="32" op_0_bw="32">
<![CDATA[
.preheader12:4  %ny_load = load i32* @ny, align 4

]]></Node>
<StgValue><ssdm name="ny_load"/></StgValue>
</operation>

<operation id="2103" st_id="453" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader12:5  %tmp_28 = icmp slt i32 %x_assign_4, %ny_load

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="2104" st_id="453" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader12:6  %i = add nsw i32 1, %x_assign_4

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="2105" st_id="453" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader12:7  br i1 %tmp_28, label %.preheader11.preheader, label %.loopexit13.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2106" st_id="453" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="758">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="0" op_0_bw="0">
<![CDATA[
.preheader11.preheader:0  br label %.preheader11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2107" st_id="453" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="760">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit13.loopexit:0  store i32 0, i32* %source_active_assign

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2108" st_id="453" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="760">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="0" op_0_bw="0">
<![CDATA[
.loopexit13.loopexit:1  br label %.loopexit13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="454" st_id="454">

<operation id="2109" st_id="454" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader11:0  %y_assign_3 = phi i32 [ %j, %._crit_edge ], [ 0, %.preheader11.preheader ]

]]></Node>
<StgValue><ssdm name="y_assign_3"/></StgValue>
</operation>

<operation id="2110" st_id="454" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="32">
<![CDATA[
.preheader11:1  %nx_load = load i32* @nx, align 4

]]></Node>
<StgValue><ssdm name="nx_load"/></StgValue>
</operation>

<operation id="2111" st_id="454" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:2  %tmp_31 = icmp slt i32 %y_assign_3, %nx_load

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="2112" st_id="454" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:3  %j = add nsw i32 %y_assign_3, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="2113" st_id="454" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11:4  br i1 %tmp_31, label %6, label %.preheader12.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2114" st_id="454" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="32">
<![CDATA[
:0  %scenario_source_x_lo = load i32* @scenario_source_x, align 8

]]></Node>
<StgValue><ssdm name="scenario_source_x_lo"/></StgValue>
</operation>

<operation id="2115" st_id="454" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_i = sub nsw i32 %scenario_source_x_lo, %x_assign_4

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="2116" st_id="454" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_172_i = sitofp i32 %tmp_i to double

]]></Node>
<StgValue><ssdm name="tmp_172_i"/></StgValue>
</operation>

<operation id="2117" st_id="454" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="32" op_0_bw="32">
<![CDATA[
:4  %scenario_source_y_lo = load i32* @scenario_source_y, align 4

]]></Node>
<StgValue><ssdm name="scenario_source_y_lo"/></StgValue>
</operation>

<operation id="2118" st_id="454" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_174_i = sub nsw i32 %scenario_source_y_lo, %y_assign_3

]]></Node>
<StgValue><ssdm name="tmp_174_i"/></StgValue>
</operation>

<operation id="2119" st_id="454" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_175_i = sitofp i32 %tmp_174_i to double

]]></Node>
<StgValue><ssdm name="tmp_175_i"/></StgValue>
</operation>

<operation id="2120" st_id="454" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="765">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="0" op_0_bw="0">
<![CDATA[
.preheader12.loopexit:0  br label %.preheader12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="455" st_id="455">

<operation id="2121" st_id="455" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="766">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_172_i = sitofp i32 %tmp_i to double

]]></Node>
<StgValue><ssdm name="tmp_172_i"/></StgValue>
</operation>

<operation id="2122" st_id="455" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="766">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_175_i = sitofp i32 %tmp_174_i to double

]]></Node>
<StgValue><ssdm name="tmp_175_i"/></StgValue>
</operation>
</state>

<state id="456" st_id="456">

<operation id="2123" st_id="456" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="767">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_172_i = sitofp i32 %tmp_i to double

]]></Node>
<StgValue><ssdm name="tmp_172_i"/></StgValue>
</operation>

<operation id="2124" st_id="456" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="767">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_175_i = sitofp i32 %tmp_174_i to double

]]></Node>
<StgValue><ssdm name="tmp_175_i"/></StgValue>
</operation>
</state>

<state id="457" st_id="457">

<operation id="2125" st_id="457" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="768">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_172_i = sitofp i32 %tmp_i to double

]]></Node>
<StgValue><ssdm name="tmp_172_i"/></StgValue>
</operation>

<operation id="2126" st_id="457" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="768">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_175_i = sitofp i32 %tmp_174_i to double

]]></Node>
<StgValue><ssdm name="tmp_175_i"/></StgValue>
</operation>
</state>

<state id="458" st_id="458">

<operation id="2127" st_id="458" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="769">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_172_i = sitofp i32 %tmp_i to double

]]></Node>
<StgValue><ssdm name="tmp_172_i"/></StgValue>
</operation>

<operation id="2128" st_id="458" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="769">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_175_i = sitofp i32 %tmp_174_i to double

]]></Node>
<StgValue><ssdm name="tmp_175_i"/></StgValue>
</operation>
</state>

<state id="459" st_id="459">

<operation id="2129" st_id="459" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="770">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_172_i = sitofp i32 %tmp_i to double

]]></Node>
<StgValue><ssdm name="tmp_172_i"/></StgValue>
</operation>

<operation id="2130" st_id="459" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="770">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_175_i = sitofp i32 %tmp_174_i to double

]]></Node>
<StgValue><ssdm name="tmp_175_i"/></StgValue>
</operation>

<operation id="2131" st_id="459" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="770">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13  %tmp_37 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_179_i21_to_int, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="2132" st_id="459" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="770">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:17  %notlhs2 = icmp ne i11 %tmp_37, -1

]]></Node>
<StgValue><ssdm name="notlhs2"/></StgValue>
</operation>
</state>

<state id="460" st_id="460">

<operation id="2133" st_id="460" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="771">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_173_i = fmul double %tmp_172_i, %tmp_172_i

]]></Node>
<StgValue><ssdm name="tmp_173_i"/></StgValue>
</operation>

<operation id="2134" st_id="460" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="771">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_176_i = fmul double %tmp_175_i, %tmp_175_i

]]></Node>
<StgValue><ssdm name="tmp_176_i"/></StgValue>
</operation>
</state>

<state id="461" st_id="461">

<operation id="2135" st_id="461" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="772">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_173_i = fmul double %tmp_172_i, %tmp_172_i

]]></Node>
<StgValue><ssdm name="tmp_173_i"/></StgValue>
</operation>

<operation id="2136" st_id="461" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="772">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_176_i = fmul double %tmp_175_i, %tmp_175_i

]]></Node>
<StgValue><ssdm name="tmp_176_i"/></StgValue>
</operation>
</state>

<state id="462" st_id="462">

<operation id="2137" st_id="462" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="773">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_173_i = fmul double %tmp_172_i, %tmp_172_i

]]></Node>
<StgValue><ssdm name="tmp_173_i"/></StgValue>
</operation>

<operation id="2138" st_id="462" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="773">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_176_i = fmul double %tmp_175_i, %tmp_175_i

]]></Node>
<StgValue><ssdm name="tmp_176_i"/></StgValue>
</operation>
</state>

<state id="463" st_id="463">

<operation id="2139" st_id="463" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="774">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_173_i = fmul double %tmp_172_i, %tmp_172_i

]]></Node>
<StgValue><ssdm name="tmp_173_i"/></StgValue>
</operation>

<operation id="2140" st_id="463" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="774">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_176_i = fmul double %tmp_175_i, %tmp_175_i

]]></Node>
<StgValue><ssdm name="tmp_176_i"/></StgValue>
</operation>
</state>

<state id="464" st_id="464">

<operation id="2141" st_id="464" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="775">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_173_i = fmul double %tmp_172_i, %tmp_172_i

]]></Node>
<StgValue><ssdm name="tmp_173_i"/></StgValue>
</operation>

<operation id="2142" st_id="464" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="775">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_176_i = fmul double %tmp_175_i, %tmp_175_i

]]></Node>
<StgValue><ssdm name="tmp_176_i"/></StgValue>
</operation>
</state>

<state id="465" st_id="465">

<operation id="2143" st_id="465" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="776">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_173_i = fmul double %tmp_172_i, %tmp_172_i

]]></Node>
<StgValue><ssdm name="tmp_173_i"/></StgValue>
</operation>

<operation id="2144" st_id="465" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="776">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_176_i = fmul double %tmp_175_i, %tmp_175_i

]]></Node>
<StgValue><ssdm name="tmp_176_i"/></StgValue>
</operation>
</state>

<state id="466" st_id="466">

<operation id="2145" st_id="466" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="777">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_177_i = fadd double %tmp_173_i, %tmp_176_i

]]></Node>
<StgValue><ssdm name="tmp_177_i"/></StgValue>
</operation>
</state>

<state id="467" st_id="467">

<operation id="2146" st_id="467" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="778">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_177_i = fadd double %tmp_173_i, %tmp_176_i

]]></Node>
<StgValue><ssdm name="tmp_177_i"/></StgValue>
</operation>
</state>

<state id="468" st_id="468">

<operation id="2147" st_id="468" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="779">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_177_i = fadd double %tmp_173_i, %tmp_176_i

]]></Node>
<StgValue><ssdm name="tmp_177_i"/></StgValue>
</operation>
</state>

<state id="469" st_id="469">

<operation id="2148" st_id="469" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="780">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_177_i = fadd double %tmp_173_i, %tmp_176_i

]]></Node>
<StgValue><ssdm name="tmp_177_i"/></StgValue>
</operation>
</state>

<state id="470" st_id="470">

<operation id="2149" st_id="470" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="781">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_177_i = fadd double %tmp_173_i, %tmp_176_i

]]></Node>
<StgValue><ssdm name="tmp_177_i"/></StgValue>
</operation>
</state>

<state id="471" st_id="471">

<operation id="2150" st_id="471" stage="31" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i = call double @llvm.sqrt.f64(double %tmp_177_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i"/></StgValue>
</operation>
</state>

<state id="472" st_id="472">

<operation id="2151" st_id="472" stage="30" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="783">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i = call double @llvm.sqrt.f64(double %tmp_177_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i"/></StgValue>
</operation>
</state>

<state id="473" st_id="473">

<operation id="2152" st_id="473" stage="29" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="784">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i = call double @llvm.sqrt.f64(double %tmp_177_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i"/></StgValue>
</operation>
</state>

<state id="474" st_id="474">

<operation id="2153" st_id="474" stage="28" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="785">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i = call double @llvm.sqrt.f64(double %tmp_177_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i"/></StgValue>
</operation>
</state>

<state id="475" st_id="475">

<operation id="2154" st_id="475" stage="27" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="786">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i = call double @llvm.sqrt.f64(double %tmp_177_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i"/></StgValue>
</operation>
</state>

<state id="476" st_id="476">

<operation id="2155" st_id="476" stage="26" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="787">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i = call double @llvm.sqrt.f64(double %tmp_177_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i"/></StgValue>
</operation>
</state>

<state id="477" st_id="477">

<operation id="2156" st_id="477" stage="25" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i = call double @llvm.sqrt.f64(double %tmp_177_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i"/></StgValue>
</operation>
</state>

<state id="478" st_id="478">

<operation id="2157" st_id="478" stage="24" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="789">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i = call double @llvm.sqrt.f64(double %tmp_177_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i"/></StgValue>
</operation>
</state>

<state id="479" st_id="479">

<operation id="2158" st_id="479" stage="23" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="790">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i = call double @llvm.sqrt.f64(double %tmp_177_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i"/></StgValue>
</operation>
</state>

<state id="480" st_id="480">

<operation id="2159" st_id="480" stage="22" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="791">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i = call double @llvm.sqrt.f64(double %tmp_177_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i"/></StgValue>
</operation>
</state>

<state id="481" st_id="481">

<operation id="2160" st_id="481" stage="21" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="792">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i = call double @llvm.sqrt.f64(double %tmp_177_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i"/></StgValue>
</operation>
</state>

<state id="482" st_id="482">

<operation id="2161" st_id="482" stage="20" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="793">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i = call double @llvm.sqrt.f64(double %tmp_177_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i"/></StgValue>
</operation>
</state>

<state id="483" st_id="483">

<operation id="2162" st_id="483" stage="19" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="794">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i = call double @llvm.sqrt.f64(double %tmp_177_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i"/></StgValue>
</operation>
</state>

<state id="484" st_id="484">

<operation id="2163" st_id="484" stage="18" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="795">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i = call double @llvm.sqrt.f64(double %tmp_177_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i"/></StgValue>
</operation>
</state>

<state id="485" st_id="485">

<operation id="2164" st_id="485" stage="17" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="796">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i = call double @llvm.sqrt.f64(double %tmp_177_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i"/></StgValue>
</operation>
</state>

<state id="486" st_id="486">

<operation id="2165" st_id="486" stage="16" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="797">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i = call double @llvm.sqrt.f64(double %tmp_177_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i"/></StgValue>
</operation>
</state>

<state id="487" st_id="487">

<operation id="2166" st_id="487" stage="15" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i = call double @llvm.sqrt.f64(double %tmp_177_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i"/></StgValue>
</operation>
</state>

<state id="488" st_id="488">

<operation id="2167" st_id="488" stage="14" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="799">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i = call double @llvm.sqrt.f64(double %tmp_177_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i"/></StgValue>
</operation>
</state>

<state id="489" st_id="489">

<operation id="2168" st_id="489" stage="13" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="800">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i = call double @llvm.sqrt.f64(double %tmp_177_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i"/></StgValue>
</operation>
</state>

<state id="490" st_id="490">

<operation id="2169" st_id="490" stage="12" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="801">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i = call double @llvm.sqrt.f64(double %tmp_177_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i"/></StgValue>
</operation>
</state>

<state id="491" st_id="491">

<operation id="2170" st_id="491" stage="11" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="802">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i = call double @llvm.sqrt.f64(double %tmp_177_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i"/></StgValue>
</operation>
</state>

<state id="492" st_id="492">

<operation id="2171" st_id="492" stage="10" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="803">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i = call double @llvm.sqrt.f64(double %tmp_177_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i"/></StgValue>
</operation>
</state>

<state id="493" st_id="493">

<operation id="2172" st_id="493" stage="9" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="804">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i = call double @llvm.sqrt.f64(double %tmp_177_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i"/></StgValue>
</operation>
</state>

<state id="494" st_id="494">

<operation id="2173" st_id="494" stage="8" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="805">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i = call double @llvm.sqrt.f64(double %tmp_177_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i"/></StgValue>
</operation>
</state>

<state id="495" st_id="495">

<operation id="2174" st_id="495" stage="7" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="806">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i = call double @llvm.sqrt.f64(double %tmp_177_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i"/></StgValue>
</operation>
</state>

<state id="496" st_id="496">

<operation id="2175" st_id="496" stage="6" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="807">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i = call double @llvm.sqrt.f64(double %tmp_177_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i"/></StgValue>
</operation>
</state>

<state id="497" st_id="497">

<operation id="2176" st_id="497" stage="5" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="808">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i = call double @llvm.sqrt.f64(double %tmp_177_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i"/></StgValue>
</operation>
</state>

<state id="498" st_id="498">

<operation id="2177" st_id="498" stage="4" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="809">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i = call double @llvm.sqrt.f64(double %tmp_177_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i"/></StgValue>
</operation>
</state>

<state id="499" st_id="499">

<operation id="2178" st_id="499" stage="3" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="810">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i = call double @llvm.sqrt.f64(double %tmp_177_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i"/></StgValue>
</operation>
</state>

<state id="500" st_id="500">

<operation id="2179" st_id="500" stage="2" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="811">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i = call double @llvm.sqrt.f64(double %tmp_177_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i"/></StgValue>
</operation>
</state>

<state id="501" st_id="501">

<operation id="2180" st_id="501" stage="1" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="812">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i = call double @llvm.sqrt.f64(double %tmp_177_i) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i"/></StgValue>
</operation>
</state>

<state id="502" st_id="502">

<operation id="2181" st_id="502" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="813">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="64" op_0_bw="64">
<![CDATA[
:10  %tmp_178_i_to_int = bitcast double %tmp_178_i to i64

]]></Node>
<StgValue><ssdm name="tmp_178_i_to_int"/></StgValue>
</operation>

<operation id="2182" st_id="502" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="813">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11  %tmp_34 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_178_i_to_int, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="2183" st_id="502" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="813">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="52" op_0_bw="64">
<![CDATA[
:12  %tmp_106 = trunc i64 %tmp_178_i_to_int to i52

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="2184" st_id="502" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="813">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:14  %notlhs1 = icmp ne i11 %tmp_34, -1

]]></Node>
<StgValue><ssdm name="notlhs1"/></StgValue>
</operation>

<operation id="2185" st_id="502" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="813">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
:15  %notrhs1 = icmp eq i52 %tmp_106, 0

]]></Node>
<StgValue><ssdm name="notrhs1"/></StgValue>
</operation>

<operation id="2186" st_id="502" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="813">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:16  %tmp_45 = or i1 %notrhs1, %notlhs1

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="2187" st_id="502" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="813">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:18  %tmp_52 = or i1 %notrhs8, %notlhs2

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="2188" st_id="502" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="813">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:19  %tmp_62 = and i1 %tmp_45, %tmp_52

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="2189" st_id="502" stage="1" lat="1">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="813">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20  %tmp_69 = fcmp ole double %tmp_178_i, %tmp_179_i3

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="2190" st_id="502" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="813">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:21  %tmp_77 = and i1 %tmp_62, %tmp_69

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="2191" st_id="502" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="813">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:22  br i1 %tmp_77, label %7, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2192" st_id="502" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="815">
<or_exp><and_exp><literal name="tmp_77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="15" op_0_bw="32">
<![CDATA[
:0  %tmp_110 = trunc i32 %y_assign_3 to i15

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="2193" st_id="502" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="815">
<or_exp><and_exp><literal name="tmp_77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %tmp_113 = add i15 %tmp_94, %tmp_110

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="2194" st_id="502" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="815">
<or_exp><and_exp><literal name="tmp_77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="64" op_0_bw="15">
<![CDATA[
:2  %tmp_134_cast = zext i15 %tmp_113 to i64

]]></Node>
<StgValue><ssdm name="tmp_134_cast"/></StgValue>
</operation>

<operation id="2195" st_id="502" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="815">
<or_exp><and_exp><literal name="tmp_77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %ua_addr_1 = getelementptr [10000 x double]* %ua, i64 0, i64 %tmp_134_cast

]]></Node>
<StgValue><ssdm name="ua_addr_1"/></StgValue>
</operation>

<operation id="2196" st_id="502" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="815">
<or_exp><and_exp><literal name="tmp_77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %ub_addr_1 = getelementptr [10000 x double]* %ub, i64 0, i64 %tmp_134_cast

]]></Node>
<StgValue><ssdm name="ub_addr_1"/></StgValue>
</operation>

<operation id="2197" st_id="502" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="815">
<or_exp><and_exp><literal name="tmp_77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %uc_addr_2 = getelementptr [10000 x double]* %uc, i64 0, i64 %tmp_134_cast

]]></Node>
<StgValue><ssdm name="uc_addr_2"/></StgValue>
</operation>

<operation id="2198" st_id="502" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="815">
<or_exp><and_exp><literal name="tmp_77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:6  store double 0.000000e+00, double* %ua_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2199" st_id="502" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="815">
<or_exp><and_exp><literal name="tmp_77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:7  store double 0.000000e+00, double* %ub_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2200" st_id="502" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="815">
<or_exp><and_exp><literal name="tmp_77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:8  store double 0.000000e+00, double* %uc_addr_2, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2201" st_id="502" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="815">
<or_exp><and_exp><literal name="tmp_77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2202" st_id="502" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="818">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0  br label %.preheader11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="503" st_id="503">

<operation id="2203" st_id="503" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="64" op_4_bw="64">
<![CDATA[
:1  call fastcc void @pulse_source(i32 %radius, i32 %step, double %scenario_source_p_am, [10000 x double]* %uc) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2204" st_id="503" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.loopexit13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="504" st_id="504">

<operation id="2205" st_id="504" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="820">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="32" op_0_bw="32">
<![CDATA[
.loopexit13:0  %source_active_assign_2 = load i32* %source_active_assign

]]></Node>
<StgValue><ssdm name="source_active_assign_2"/></StgValue>
</operation>

<operation id="2206" st_id="504" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="820">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit13:1  %tmp_i5 = icmp ne i32 %source_active_assign_2, 0

]]></Node>
<StgValue><ssdm name="tmp_i5"/></StgValue>
</operation>

<operation id="2207" st_id="504" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="820">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="0" op_0_bw="0">
<![CDATA[
.loopexit13:2  br label %.loopexit490

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="505" st_id="505">

<operation id="2208" st_id="505" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="821">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader9.preheader:1  %tmp_117 = mul i15 100, %tmp_116

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="2209" st_id="505" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="821">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="15" op_0_bw="32">
<![CDATA[
.preheader9.preheader:2  %tmp_118 = trunc i32 %x_assign_7 to i15

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="2210" st_id="505" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="821">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader9.preheader:3  %tmp_121 = mul i15 100, %tmp_118

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="2211" st_id="505" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="821">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader9.preheader:4  %tmp_123 = add i15 -100, %tmp_121

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="2212" st_id="505" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="821">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.preheader:5  %tmp_164_i = icmp eq i32 %x_assign_7, 0

]]></Node>
<StgValue><ssdm name="tmp_164_i"/></StgValue>
</operation>

<operation id="2213" st_id="505" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="821">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="0" op_0_bw="0">
<![CDATA[
.preheader9.preheader:6  br label %.preheader9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="506" st_id="506">

<operation id="2214" st_id="506" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="822">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader9:0  %y_assign = phi i32 [ %j_3, %25 ], [ 0, %.preheader9.preheader ]

]]></Node>
<StgValue><ssdm name="y_assign"/></StgValue>
</operation>

<operation id="2215" st_id="506" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="822">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="32" op_0_bw="32">
<![CDATA[
.preheader9:1  %nx_load_3 = load i32* @nx, align 4

]]></Node>
<StgValue><ssdm name="nx_load_3"/></StgValue>
</operation>

<operation id="2216" st_id="506" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="822">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9:2  %tmp_46 = icmp slt i32 %y_assign, %nx_load_3

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="2217" st_id="506" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="822">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9:3  %j_3 = add nsw i32 %y_assign, 1

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="2218" st_id="506" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="822">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9:4  br i1 %tmp_46, label %8, label %.loopexit490.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2219" st_id="506" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="824">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_165_i = add nsw i32 %nx_load_3, -1

]]></Node>
<StgValue><ssdm name="tmp_165_i"/></StgValue>
</operation>

<operation id="2220" st_id="506" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="824">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_166_i = icmp eq i32 %tmp_165_i, %y_assign

]]></Node>
<StgValue><ssdm name="tmp_166_i"/></StgValue>
</operation>

<operation id="2221" st_id="506" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="824">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="32" op_0_bw="32">
<![CDATA[
:4  %ny_load_6 = load i32* @ny, align 4

]]></Node>
<StgValue><ssdm name="ny_load_6"/></StgValue>
</operation>

<operation id="2222" st_id="506" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="824">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_167_i = add nsw i32 %ny_load_6, -1

]]></Node>
<StgValue><ssdm name="tmp_167_i"/></StgValue>
</operation>

<operation id="2223" st_id="506" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="824">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_168_i = icmp eq i32 %tmp_167_i, %x_assign_7

]]></Node>
<StgValue><ssdm name="tmp_168_i"/></StgValue>
</operation>

<operation id="2224" st_id="506" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="824">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_169_i = icmp eq i32 %y_assign, 0

]]></Node>
<StgValue><ssdm name="tmp_169_i"/></StgValue>
</operation>

<operation id="2225" st_id="506" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="826">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="0" op_0_bw="0">
<![CDATA[
.loopexit490.loopexit:0  br label %.loopexit490

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="507" st_id="507">

<operation id="2226" st_id="507" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="827">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_i4 = or i32 %y_assign, %x_assign_7

]]></Node>
<StgValue><ssdm name="tmp_i4"/></StgValue>
</operation>

<operation id="2227" st_id="507" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="827">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_i5_48 = icmp eq i32 %tmp_i4, 0

]]></Node>
<StgValue><ssdm name="tmp_i5_48"/></StgValue>
</operation>

<operation id="2228" st_id="507" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="827">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %or_cond1_i = and i1 %tmp_168_i, %tmp_169_i

]]></Node>
<StgValue><ssdm name="or_cond1_i"/></StgValue>
</operation>

<operation id="2229" st_id="507" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="827">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9  %sel_tmp1_i7 = xor i1 %tmp_i5_48, true

]]></Node>
<StgValue><ssdm name="sel_tmp1_i7"/></StgValue>
</operation>

<operation id="2230" st_id="507" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="827">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %tmp130 = and i1 %tmp_166_i, %sel_tmp1_i7

]]></Node>
<StgValue><ssdm name="tmp130"/></StgValue>
</operation>

<operation id="2231" st_id="507" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="827">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11  %sel_tmp3_i = and i1 %tmp130, %tmp_164_i

]]></Node>
<StgValue><ssdm name="sel_tmp3_i"/></StgValue>
</operation>

<operation id="2232" st_id="507" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="827">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
:12  %sel_tmp_i6 = select i1 %sel_tmp3_i, i3 -2, i3 -3

]]></Node>
<StgValue><ssdm name="sel_tmp_i6"/></StgValue>
</operation>

<operation id="2233" st_id="507" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="827">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13  %tmp_129 = or i1 %sel_tmp3_i, %tmp_i5_48

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="2234" st_id="507" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="827">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
:14  %sel_tmp4_i = select i1 %tmp_129, i3 %sel_tmp_i6, i3 0

]]></Node>
<StgValue><ssdm name="sel_tmp4_i"/></StgValue>
</operation>

<operation id="2235" st_id="507" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="827">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="4" op_0_bw="3">
<![CDATA[
:15  %sel_tmp4_i_cast = zext i3 %sel_tmp4_i to i4

]]></Node>
<StgValue><ssdm name="sel_tmp4_i_cast"/></StgValue>
</operation>

<operation id="2236" st_id="507" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="827">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:16  %sel_tmp9_demorgan_i = and i1 %tmp_164_i, %tmp_166_i

]]></Node>
<StgValue><ssdm name="sel_tmp9_demorgan_i"/></StgValue>
</operation>

<operation id="2237" st_id="507" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="827">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:17  %sel_tmp9_i = xor i1 %sel_tmp9_demorgan_i, true

]]></Node>
<StgValue><ssdm name="sel_tmp9_i"/></StgValue>
</operation>

<operation id="2238" st_id="507" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="827">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:18  %tmp132 = and i1 %sel_tmp1_i7, %sel_tmp9_i

]]></Node>
<StgValue><ssdm name="tmp132"/></StgValue>
</operation>

<operation id="2239" st_id="507" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="827">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:19  %sel_tmp10_i = and i1 %tmp132, %or_cond1_i

]]></Node>
<StgValue><ssdm name="sel_tmp10_i"/></StgValue>
</operation>

<operation id="2240" st_id="507" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="827">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:20  %sel_tmp14_demorgan_i = or i1 %tmp_i5_48, %or_cond1_i

]]></Node>
<StgValue><ssdm name="sel_tmp14_demorgan_i"/></StgValue>
</operation>

<operation id="2241" st_id="507" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="827">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:21  %sel_tmp14_i = xor i1 %sel_tmp14_demorgan_i, true

]]></Node>
<StgValue><ssdm name="sel_tmp14_i"/></StgValue>
</operation>

<operation id="2242" st_id="507" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="827">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:22  %tmp133 = and i1 %tmp_168_i, %sel_tmp14_i

]]></Node>
<StgValue><ssdm name="tmp133"/></StgValue>
</operation>

<operation id="2243" st_id="507" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="827">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:23  %tmp134 = xor i1 %sel_tmp9_demorgan_i, %tmp_166_i

]]></Node>
<StgValue><ssdm name="tmp134"/></StgValue>
</operation>

<operation id="2244" st_id="507" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="827">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:24  %sel_tmp20_i = and i1 %tmp134, %tmp133

]]></Node>
<StgValue><ssdm name="sel_tmp20_i"/></StgValue>
</operation>

<operation id="2245" st_id="507" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="827">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
:25  %sel_tmp11_i = select i1 %sel_tmp20_i, i4 7, i4 -8

]]></Node>
<StgValue><ssdm name="sel_tmp11_i"/></StgValue>
</operation>

<operation id="2246" st_id="507" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="827">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:26  %tmp_131 = or i1 %sel_tmp20_i, %sel_tmp10_i

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="2247" st_id="507" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="827">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
:27  %place_4 = select i1 %tmp_131, i4 %sel_tmp11_i, i4 %sel_tmp4_i_cast

]]></Node>
<StgValue><ssdm name="place_4"/></StgValue>
</operation>

<operation id="2248" st_id="507" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="827">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:28  %tmp_53 = icmp eq i4 %place_4, 0

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="2249" st_id="507" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="827">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:29  br i1 %tmp_53, label %9, label %._crit_edge20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2250" st_id="507" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_58 = call fastcc i3 @on_edge(i32 %x_assign_7, i32 %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="508" st_id="508">

<operation id="2251" st_id="508" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="829">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_58 = call fastcc i3 @on_edge(i32 %x_assign_7, i32 %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="2252" st_id="508" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="829">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %tmp_59 = icmp eq i3 %tmp_58, 0

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="2253" st_id="508" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="829">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_59, label %10, label %._crit_edge20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2254" st_id="508" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="32" op_0_bw="32">
<![CDATA[
:0  %scenario_source_x_lo_1 = load i32* @scenario_source_x, align 8

]]></Node>
<StgValue><ssdm name="scenario_source_x_lo_1"/></StgValue>
</operation>

<operation id="2255" st_id="508" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_i4_49 = sub nsw i32 %scenario_source_x_lo_1, %x_assign_7

]]></Node>
<StgValue><ssdm name="tmp_i4_49"/></StgValue>
</operation>

<operation id="2256" st_id="508" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_172_i3 = sitofp i32 %tmp_i4_49 to double

]]></Node>
<StgValue><ssdm name="tmp_172_i3"/></StgValue>
</operation>

<operation id="2257" st_id="508" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="32" op_0_bw="32">
<![CDATA[
:4  %scenario_source_y_lo_1 = load i32* @scenario_source_y, align 4

]]></Node>
<StgValue><ssdm name="scenario_source_y_lo_1"/></StgValue>
</operation>

<operation id="2258" st_id="508" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_174_i3 = sub nsw i32 %scenario_source_y_lo_1, %y_assign

]]></Node>
<StgValue><ssdm name="tmp_174_i3"/></StgValue>
</operation>

<operation id="2259" st_id="508" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_175_i3 = sitofp i32 %tmp_174_i3 to double

]]></Node>
<StgValue><ssdm name="tmp_175_i3"/></StgValue>
</operation>

<operation id="2260" st_id="508" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13  %tmp_143 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_179_i21_to_int, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="2261" st_id="508" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp><literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:17  %notlhs8 = icmp ne i11 %tmp_143, -1

]]></Node>
<StgValue><ssdm name="notlhs8"/></StgValue>
</operation>
</state>

<state id="509" st_id="509">

<operation id="2262" st_id="509" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="831">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_172_i3 = sitofp i32 %tmp_i4_49 to double

]]></Node>
<StgValue><ssdm name="tmp_172_i3"/></StgValue>
</operation>

<operation id="2263" st_id="509" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="831">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_175_i3 = sitofp i32 %tmp_174_i3 to double

]]></Node>
<StgValue><ssdm name="tmp_175_i3"/></StgValue>
</operation>
</state>

<state id="510" st_id="510">

<operation id="2264" st_id="510" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="832">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_172_i3 = sitofp i32 %tmp_i4_49 to double

]]></Node>
<StgValue><ssdm name="tmp_172_i3"/></StgValue>
</operation>

<operation id="2265" st_id="510" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="832">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_175_i3 = sitofp i32 %tmp_174_i3 to double

]]></Node>
<StgValue><ssdm name="tmp_175_i3"/></StgValue>
</operation>
</state>

<state id="511" st_id="511">

<operation id="2266" st_id="511" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="833">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_172_i3 = sitofp i32 %tmp_i4_49 to double

]]></Node>
<StgValue><ssdm name="tmp_172_i3"/></StgValue>
</operation>

<operation id="2267" st_id="511" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="833">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_175_i3 = sitofp i32 %tmp_174_i3 to double

]]></Node>
<StgValue><ssdm name="tmp_175_i3"/></StgValue>
</operation>
</state>

<state id="512" st_id="512">

<operation id="2268" st_id="512" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="834">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_172_i3 = sitofp i32 %tmp_i4_49 to double

]]></Node>
<StgValue><ssdm name="tmp_172_i3"/></StgValue>
</operation>

<operation id="2269" st_id="512" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="834">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_175_i3 = sitofp i32 %tmp_174_i3 to double

]]></Node>
<StgValue><ssdm name="tmp_175_i3"/></StgValue>
</operation>
</state>

<state id="513" st_id="513">

<operation id="2270" st_id="513" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="835">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_172_i3 = sitofp i32 %tmp_i4_49 to double

]]></Node>
<StgValue><ssdm name="tmp_172_i3"/></StgValue>
</operation>

<operation id="2271" st_id="513" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="835">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_175_i3 = sitofp i32 %tmp_174_i3 to double

]]></Node>
<StgValue><ssdm name="tmp_175_i3"/></StgValue>
</operation>
</state>

<state id="514" st_id="514">

<operation id="2272" st_id="514" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="836">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_173_i3 = fmul double %tmp_172_i3, %tmp_172_i3

]]></Node>
<StgValue><ssdm name="tmp_173_i3"/></StgValue>
</operation>

<operation id="2273" st_id="514" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="836">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_176_i3 = fmul double %tmp_175_i3, %tmp_175_i3

]]></Node>
<StgValue><ssdm name="tmp_176_i3"/></StgValue>
</operation>
</state>

<state id="515" st_id="515">

<operation id="2274" st_id="515" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="837">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_173_i3 = fmul double %tmp_172_i3, %tmp_172_i3

]]></Node>
<StgValue><ssdm name="tmp_173_i3"/></StgValue>
</operation>

<operation id="2275" st_id="515" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="837">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_176_i3 = fmul double %tmp_175_i3, %tmp_175_i3

]]></Node>
<StgValue><ssdm name="tmp_176_i3"/></StgValue>
</operation>
</state>

<state id="516" st_id="516">

<operation id="2276" st_id="516" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="838">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_173_i3 = fmul double %tmp_172_i3, %tmp_172_i3

]]></Node>
<StgValue><ssdm name="tmp_173_i3"/></StgValue>
</operation>

<operation id="2277" st_id="516" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="838">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_176_i3 = fmul double %tmp_175_i3, %tmp_175_i3

]]></Node>
<StgValue><ssdm name="tmp_176_i3"/></StgValue>
</operation>
</state>

<state id="517" st_id="517">

<operation id="2278" st_id="517" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="839">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_173_i3 = fmul double %tmp_172_i3, %tmp_172_i3

]]></Node>
<StgValue><ssdm name="tmp_173_i3"/></StgValue>
</operation>

<operation id="2279" st_id="517" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="839">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_176_i3 = fmul double %tmp_175_i3, %tmp_175_i3

]]></Node>
<StgValue><ssdm name="tmp_176_i3"/></StgValue>
</operation>
</state>

<state id="518" st_id="518">

<operation id="2280" st_id="518" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="840">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_173_i3 = fmul double %tmp_172_i3, %tmp_172_i3

]]></Node>
<StgValue><ssdm name="tmp_173_i3"/></StgValue>
</operation>

<operation id="2281" st_id="518" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="840">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_176_i3 = fmul double %tmp_175_i3, %tmp_175_i3

]]></Node>
<StgValue><ssdm name="tmp_176_i3"/></StgValue>
</operation>
</state>

<state id="519" st_id="519">

<operation id="2282" st_id="519" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="841">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_173_i3 = fmul double %tmp_172_i3, %tmp_172_i3

]]></Node>
<StgValue><ssdm name="tmp_173_i3"/></StgValue>
</operation>

<operation id="2283" st_id="519" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="841">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_176_i3 = fmul double %tmp_175_i3, %tmp_175_i3

]]></Node>
<StgValue><ssdm name="tmp_176_i3"/></StgValue>
</operation>
</state>

<state id="520" st_id="520">

<operation id="2284" st_id="520" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="842">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_177_i3 = fadd double %tmp_173_i3, %tmp_176_i3

]]></Node>
<StgValue><ssdm name="tmp_177_i3"/></StgValue>
</operation>
</state>

<state id="521" st_id="521">

<operation id="2285" st_id="521" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="843">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_177_i3 = fadd double %tmp_173_i3, %tmp_176_i3

]]></Node>
<StgValue><ssdm name="tmp_177_i3"/></StgValue>
</operation>
</state>

<state id="522" st_id="522">

<operation id="2286" st_id="522" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="844">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_177_i3 = fadd double %tmp_173_i3, %tmp_176_i3

]]></Node>
<StgValue><ssdm name="tmp_177_i3"/></StgValue>
</operation>
</state>

<state id="523" st_id="523">

<operation id="2287" st_id="523" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="845">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_177_i3 = fadd double %tmp_173_i3, %tmp_176_i3

]]></Node>
<StgValue><ssdm name="tmp_177_i3"/></StgValue>
</operation>
</state>

<state id="524" st_id="524">

<operation id="2288" st_id="524" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="846">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_177_i3 = fadd double %tmp_173_i3, %tmp_176_i3

]]></Node>
<StgValue><ssdm name="tmp_177_i3"/></StgValue>
</operation>
</state>

<state id="525" st_id="525">

<operation id="2289" st_id="525" stage="31" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="847">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i3 = call double @llvm.sqrt.f64(double %tmp_177_i3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i3"/></StgValue>
</operation>
</state>

<state id="526" st_id="526">

<operation id="2290" st_id="526" stage="30" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="848">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i3 = call double @llvm.sqrt.f64(double %tmp_177_i3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i3"/></StgValue>
</operation>
</state>

<state id="527" st_id="527">

<operation id="2291" st_id="527" stage="29" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="849">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i3 = call double @llvm.sqrt.f64(double %tmp_177_i3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i3"/></StgValue>
</operation>
</state>

<state id="528" st_id="528">

<operation id="2292" st_id="528" stage="28" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="850">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i3 = call double @llvm.sqrt.f64(double %tmp_177_i3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i3"/></StgValue>
</operation>
</state>

<state id="529" st_id="529">

<operation id="2293" st_id="529" stage="27" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="851">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i3 = call double @llvm.sqrt.f64(double %tmp_177_i3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i3"/></StgValue>
</operation>
</state>

<state id="530" st_id="530">

<operation id="2294" st_id="530" stage="26" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="852">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i3 = call double @llvm.sqrt.f64(double %tmp_177_i3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i3"/></StgValue>
</operation>
</state>

<state id="531" st_id="531">

<operation id="2295" st_id="531" stage="25" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="853">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i3 = call double @llvm.sqrt.f64(double %tmp_177_i3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i3"/></StgValue>
</operation>
</state>

<state id="532" st_id="532">

<operation id="2296" st_id="532" stage="24" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i3 = call double @llvm.sqrt.f64(double %tmp_177_i3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i3"/></StgValue>
</operation>
</state>

<state id="533" st_id="533">

<operation id="2297" st_id="533" stage="23" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i3 = call double @llvm.sqrt.f64(double %tmp_177_i3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i3"/></StgValue>
</operation>
</state>

<state id="534" st_id="534">

<operation id="2298" st_id="534" stage="22" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="856">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i3 = call double @llvm.sqrt.f64(double %tmp_177_i3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i3"/></StgValue>
</operation>
</state>

<state id="535" st_id="535">

<operation id="2299" st_id="535" stage="21" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="857">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i3 = call double @llvm.sqrt.f64(double %tmp_177_i3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i3"/></StgValue>
</operation>
</state>

<state id="536" st_id="536">

<operation id="2300" st_id="536" stage="20" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="858">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i3 = call double @llvm.sqrt.f64(double %tmp_177_i3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i3"/></StgValue>
</operation>
</state>

<state id="537" st_id="537">

<operation id="2301" st_id="537" stage="19" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="859">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i3 = call double @llvm.sqrt.f64(double %tmp_177_i3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i3"/></StgValue>
</operation>
</state>

<state id="538" st_id="538">

<operation id="2302" st_id="538" stage="18" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="860">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i3 = call double @llvm.sqrt.f64(double %tmp_177_i3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i3"/></StgValue>
</operation>
</state>

<state id="539" st_id="539">

<operation id="2303" st_id="539" stage="17" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="861">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i3 = call double @llvm.sqrt.f64(double %tmp_177_i3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i3"/></StgValue>
</operation>
</state>

<state id="540" st_id="540">

<operation id="2304" st_id="540" stage="16" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="862">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i3 = call double @llvm.sqrt.f64(double %tmp_177_i3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i3"/></StgValue>
</operation>
</state>

<state id="541" st_id="541">

<operation id="2305" st_id="541" stage="15" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="863">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i3 = call double @llvm.sqrt.f64(double %tmp_177_i3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i3"/></StgValue>
</operation>
</state>

<state id="542" st_id="542">

<operation id="2306" st_id="542" stage="14" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="864">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i3 = call double @llvm.sqrt.f64(double %tmp_177_i3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i3"/></StgValue>
</operation>
</state>

<state id="543" st_id="543">

<operation id="2307" st_id="543" stage="13" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="865">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i3 = call double @llvm.sqrt.f64(double %tmp_177_i3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i3"/></StgValue>
</operation>
</state>

<state id="544" st_id="544">

<operation id="2308" st_id="544" stage="12" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="866">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i3 = call double @llvm.sqrt.f64(double %tmp_177_i3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i3"/></StgValue>
</operation>
</state>

<state id="545" st_id="545">

<operation id="2309" st_id="545" stage="11" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="867">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i3 = call double @llvm.sqrt.f64(double %tmp_177_i3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i3"/></StgValue>
</operation>
</state>

<state id="546" st_id="546">

<operation id="2310" st_id="546" stage="10" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="868">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i3 = call double @llvm.sqrt.f64(double %tmp_177_i3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i3"/></StgValue>
</operation>
</state>

<state id="547" st_id="547">

<operation id="2311" st_id="547" stage="9" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="869">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i3 = call double @llvm.sqrt.f64(double %tmp_177_i3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i3"/></StgValue>
</operation>
</state>

<state id="548" st_id="548">

<operation id="2312" st_id="548" stage="8" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="870">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i3 = call double @llvm.sqrt.f64(double %tmp_177_i3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i3"/></StgValue>
</operation>
</state>

<state id="549" st_id="549">

<operation id="2313" st_id="549" stage="7" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="871">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i3 = call double @llvm.sqrt.f64(double %tmp_177_i3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i3"/></StgValue>
</operation>
</state>

<state id="550" st_id="550">

<operation id="2314" st_id="550" stage="6" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="872">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i3 = call double @llvm.sqrt.f64(double %tmp_177_i3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i3"/></StgValue>
</operation>
</state>

<state id="551" st_id="551">

<operation id="2315" st_id="551" stage="5" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="873">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i3 = call double @llvm.sqrt.f64(double %tmp_177_i3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i3"/></StgValue>
</operation>
</state>

<state id="552" st_id="552">

<operation id="2316" st_id="552" stage="4" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="874">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i3 = call double @llvm.sqrt.f64(double %tmp_177_i3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i3"/></StgValue>
</operation>
</state>

<state id="553" st_id="553">

<operation id="2317" st_id="553" stage="3" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="875">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i3 = call double @llvm.sqrt.f64(double %tmp_177_i3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i3"/></StgValue>
</operation>
</state>

<state id="554" st_id="554">

<operation id="2318" st_id="554" stage="2" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="876">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i3 = call double @llvm.sqrt.f64(double %tmp_177_i3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i3"/></StgValue>
</operation>
</state>

<state id="555" st_id="555">

<operation id="2319" st_id="555" stage="1" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="877">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %tmp_178_i3 = call double @llvm.sqrt.f64(double %tmp_177_i3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_178_i3"/></StgValue>
</operation>
</state>

<state id="556" st_id="556">

<operation id="2320" st_id="556" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="878">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="64" op_0_bw="64">
<![CDATA[
:10  %tmp_178_i20_to_int = bitcast double %tmp_178_i3 to i64

]]></Node>
<StgValue><ssdm name="tmp_178_i20_to_int"/></StgValue>
</operation>

<operation id="2321" st_id="556" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="878">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11  %tmp_141 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_178_i20_to_int, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="2322" st_id="556" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="878">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="52" op_0_bw="64">
<![CDATA[
:12  %tmp_160 = trunc i64 %tmp_178_i20_to_int to i52

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="2323" st_id="556" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="878">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:14  %notlhs7 = icmp ne i11 %tmp_141, -1

]]></Node>
<StgValue><ssdm name="notlhs7"/></StgValue>
</operation>

<operation id="2324" st_id="556" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="878">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
:15  %notrhs7 = icmp eq i52 %tmp_160, 0

]]></Node>
<StgValue><ssdm name="notrhs7"/></StgValue>
</operation>

<operation id="2325" st_id="556" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="878">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:16  %tmp_144 = or i1 %notrhs7, %notlhs7

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="2326" st_id="556" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="878">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:18  %tmp_146 = or i1 %notrhs8, %notlhs8

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="2327" st_id="556" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="878">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:19  %tmp_147 = and i1 %tmp_144, %tmp_146

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="2328" st_id="556" stage="1" lat="1">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="878">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20  %tmp_148 = fcmp ole double %tmp_178_i3, %tmp_179_i3

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="2329" st_id="556" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="878">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:21  %tmp_149 = and i1 %tmp_147, %tmp_148

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="2330" st_id="556" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="878">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:22  %demorgan = and i1 %tmp_149, %tmp_i5

]]></Node>
<StgValue><ssdm name="demorgan"/></StgValue>
</operation>

<operation id="2331" st_id="556" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="878">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:23  br i1 %demorgan, label %._crit_edge20, label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2332" st_id="556" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="879">
<or_exp><and_exp><literal name="demorgan" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_67 = call fastcc i3 @on_structure_edge(i32 %x_assign_7, i32 %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>
</state>

<state id="557" st_id="557">

<operation id="2333" st_id="557" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="880">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_67 = call fastcc i3 @on_structure_edge(i32 %x_assign_7, i32 %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="2334" st_id="557" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="880">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %tmp_68 = icmp eq i3 %tmp_67, 0

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="2335" st_id="557" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="880">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_68, label %12, label %._crit_edge20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="558" st_id="558">

<operation id="2336" st_id="558" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="881">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_73 = call fastcc i4 @on_structure_corner(i32 %x_assign_7, i32 %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>
</state>

<state id="559" st_id="559">

<operation id="2337" st_id="559" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="882">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_73 = call fastcc i4 @on_structure_corner(i32 %x_assign_7, i32 %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>
</state>

<state id="560" st_id="560">

<operation id="2338" st_id="560" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="883">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %tmp_74 = icmp eq i4 %tmp_73, 0

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="2339" st_id="560" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="883">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_74, label %13, label %._crit_edge20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2340" st_id="560" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="884">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_79 = call fastcc i1 @in_structure(i32 %x_assign_7, i32 %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="561" st_id="561">

<operation id="2341" st_id="561" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="885">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="demorgan" val="0"/>
<literal name="tmp_68" val="1"/>
<literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_79 = call fastcc i1 @in_structure(i32 %x_assign_7, i32 %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="2342" st_id="561" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="885">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="demorgan" val="0"/>
<literal name="tmp_68" val="1"/>
<literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_79, label %._crit_edge20, label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2343" st_id="561" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="886">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="demorgan" val="0"/>
<literal name="tmp_68" val="1"/>
<literal name="tmp_74" val="1"/>
<literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="15" op_0_bw="32">
<![CDATA[
:0  %tmp_252 = trunc i32 %y_assign to i15

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="2344" st_id="561" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="886">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="demorgan" val="0"/>
<literal name="tmp_68" val="1"/>
<literal name="tmp_74" val="1"/>
<literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %tmp_174 = add i15 %tmp_109, %tmp_252

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="2345" st_id="561" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="886">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="demorgan" val="0"/>
<literal name="tmp_68" val="1"/>
<literal name="tmp_74" val="1"/>
<literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="64" op_0_bw="15">
<![CDATA[
:2  %tmp_174_cast = zext i15 %tmp_174 to i64

]]></Node>
<StgValue><ssdm name="tmp_174_cast"/></StgValue>
</operation>

<operation id="2346" st_id="561" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="886">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="demorgan" val="0"/>
<literal name="tmp_68" val="1"/>
<literal name="tmp_74" val="1"/>
<literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %ub_addr_4 = getelementptr [10000 x double]* %ub, i64 0, i64 %tmp_174_cast

]]></Node>
<StgValue><ssdm name="ub_addr_4"/></StgValue>
</operation>

<operation id="2347" st_id="561" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="886">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="demorgan" val="0"/>
<literal name="tmp_68" val="1"/>
<literal name="tmp_74" val="1"/>
<literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="64" op_0_bw="14">
<![CDATA[
:12  %ub_load = load double* %ub_addr_4, align 8

]]></Node>
<StgValue><ssdm name="ub_load"/></StgValue>
</operation>

<operation id="2348" st_id="561" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="887">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
</and_exp><and_exp><literal name="tmp_59" val="0"/>
</and_exp><and_exp><literal name="demorgan" val="1"/>
</and_exp><and_exp><literal name="tmp_68" val="0"/>
</and_exp><and_exp><literal name="tmp_74" val="0"/>
</and_exp><and_exp><literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge20:0  %place = call fastcc i3 @on_edge(i32 %x_assign_7, i32 %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="place"/></StgValue>
</operation>
</state>

<state id="562" st_id="562">

<operation id="2349" st_id="562" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="888">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="64" op_0_bw="14">
<![CDATA[
:12  %ub_load = load double* %ub_addr_4, align 8

]]></Node>
<StgValue><ssdm name="ub_load"/></StgValue>
</operation>
</state>

<state id="563" st_id="563">

<operation id="2350" st_id="563" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="889">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  %tmp_321_i = fmul double %ub_load, 4.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_321_i"/></StgValue>
</operation>
</state>

<state id="564" st_id="564">

<operation id="2351" st_id="564" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="890">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  %tmp_321_i = fmul double %ub_load, 4.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_321_i"/></StgValue>
</operation>
</state>

<state id="565" st_id="565">

<operation id="2352" st_id="565" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="891">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  %tmp_321_i = fmul double %ub_load, 4.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_321_i"/></StgValue>
</operation>
</state>

<state id="566" st_id="566">

<operation id="2353" st_id="566" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="892">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  %tmp_321_i = fmul double %ub_load, 4.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_321_i"/></StgValue>
</operation>

<operation id="2354" st_id="566" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="892">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="15" op_0_bw="32">
<![CDATA[
:22  %tmp_253 = trunc i32 %j_3 to i15

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>
</state>

<state id="567" st_id="567">

<operation id="2355" st_id="567" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="893">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:5  %tmp_175 = add i15 %tmp_117, %tmp_252

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="2356" st_id="567" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="893">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="64" op_0_bw="15">
<![CDATA[
:6  %tmp_175_cast = sext i15 %tmp_175 to i64

]]></Node>
<StgValue><ssdm name="tmp_175_cast"/></StgValue>
</operation>

<operation id="2357" st_id="567" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="893">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %ub_addr_5 = getelementptr [10000 x double]* %ub, i64 0, i64 %tmp_175_cast

]]></Node>
<StgValue><ssdm name="ub_addr_5"/></StgValue>
</operation>

<operation id="2358" st_id="567" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="893">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:8  %tmp_176 = add i15 %tmp_123, %tmp_252

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="2359" st_id="567" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="893">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="64" op_0_bw="14">
<![CDATA[
:17  %ub_load_1 = load double* %ub_addr_5, align 8

]]></Node>
<StgValue><ssdm name="ub_load_1"/></StgValue>
</operation>

<operation id="2360" st_id="567" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="893">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  %tmp_321_i = fmul double %ub_load, 4.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_321_i"/></StgValue>
</operation>
</state>

<state id="568" st_id="568">

<operation id="2361" st_id="568" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="894">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="64" op_0_bw="14">
<![CDATA[
:17  %ub_load_1 = load double* %ub_addr_5, align 8

]]></Node>
<StgValue><ssdm name="ub_load_1"/></StgValue>
</operation>

<operation id="2362" st_id="568" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="894">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  %tmp_321_i = fmul double %ub_load, 4.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_321_i"/></StgValue>
</operation>
</state>

<state id="569" st_id="569">

<operation id="2363" st_id="569" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="895">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19  %tmp_322_i = fsub double %ub_load_1, %tmp_321_i

]]></Node>
<StgValue><ssdm name="tmp_322_i"/></StgValue>
</operation>
</state>

<state id="570" st_id="570">

<operation id="2364" st_id="570" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="896">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19  %tmp_322_i = fsub double %ub_load_1, %tmp_321_i

]]></Node>
<StgValue><ssdm name="tmp_322_i"/></StgValue>
</operation>
</state>

<state id="571" st_id="571">

<operation id="2365" st_id="571" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="897">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19  %tmp_322_i = fsub double %ub_load_1, %tmp_321_i

]]></Node>
<StgValue><ssdm name="tmp_322_i"/></StgValue>
</operation>
</state>

<state id="572" st_id="572">

<operation id="2366" st_id="572" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="898">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="64" op_0_bw="15">
<![CDATA[
:9  %tmp_176_cast = sext i15 %tmp_176 to i64

]]></Node>
<StgValue><ssdm name="tmp_176_cast"/></StgValue>
</operation>

<operation id="2367" st_id="572" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="898">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %ub_addr_6 = getelementptr [10000 x double]* %ub, i64 0, i64 %tmp_176_cast

]]></Node>
<StgValue><ssdm name="ub_addr_6"/></StgValue>
</operation>

<operation id="2368" st_id="572" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="898">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19  %tmp_322_i = fsub double %ub_load_1, %tmp_321_i

]]></Node>
<StgValue><ssdm name="tmp_322_i"/></StgValue>
</operation>

<operation id="2369" st_id="572" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="898">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="64" op_0_bw="14">
<![CDATA[
:20  %ub_load_2 = load double* %ub_addr_6, align 8

]]></Node>
<StgValue><ssdm name="ub_load_2"/></StgValue>
</operation>
</state>

<state id="573" st_id="573">

<operation id="2370" st_id="573" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="899">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19  %tmp_322_i = fsub double %ub_load_1, %tmp_321_i

]]></Node>
<StgValue><ssdm name="tmp_322_i"/></StgValue>
</operation>

<operation id="2371" st_id="573" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="899">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="64" op_0_bw="14">
<![CDATA[
:20  %ub_load_2 = load double* %ub_addr_6, align 8

]]></Node>
<StgValue><ssdm name="ub_load_2"/></StgValue>
</operation>
</state>

<state id="574" st_id="574">

<operation id="2372" st_id="574" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="900">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_325_i = fadd double %tmp_322_i, %ub_load_2

]]></Node>
<StgValue><ssdm name="tmp_325_i"/></StgValue>
</operation>
</state>

<state id="575" st_id="575">

<operation id="2373" st_id="575" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="901">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_325_i = fadd double %tmp_322_i, %ub_load_2

]]></Node>
<StgValue><ssdm name="tmp_325_i"/></StgValue>
</operation>
</state>

<state id="576" st_id="576">

<operation id="2374" st_id="576" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="902">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_325_i = fadd double %tmp_322_i, %ub_load_2

]]></Node>
<StgValue><ssdm name="tmp_325_i"/></StgValue>
</operation>
</state>

<state id="577" st_id="577">

<operation id="2375" st_id="577" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="903">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_325_i = fadd double %tmp_322_i, %ub_load_2

]]></Node>
<StgValue><ssdm name="tmp_325_i"/></StgValue>
</operation>

<operation id="2376" st_id="577" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="903">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:23  %tmp_177 = add i15 %tmp_109, %tmp_253

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="2377" st_id="577" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="903">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="64" op_0_bw="15">
<![CDATA[
:24  %tmp_177_cast = zext i15 %tmp_177 to i64

]]></Node>
<StgValue><ssdm name="tmp_177_cast"/></StgValue>
</operation>

<operation id="2378" st_id="577" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="903">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %ub_addr_7 = getelementptr [10000 x double]* %ub, i64 0, i64 %tmp_177_cast

]]></Node>
<StgValue><ssdm name="ub_addr_7"/></StgValue>
</operation>

<operation id="2379" st_id="577" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="903">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="64" op_0_bw="14">
<![CDATA[
:26  %ub_load_3 = load double* %ub_addr_7, align 8

]]></Node>
<StgValue><ssdm name="ub_load_3"/></StgValue>
</operation>
</state>

<state id="578" st_id="578">

<operation id="2380" st_id="578" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="904">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_325_i = fadd double %tmp_322_i, %ub_load_2

]]></Node>
<StgValue><ssdm name="tmp_325_i"/></StgValue>
</operation>

<operation id="2381" st_id="578" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="904">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="64" op_0_bw="14">
<![CDATA[
:26  %ub_load_3 = load double* %ub_addr_7, align 8

]]></Node>
<StgValue><ssdm name="ub_load_3"/></StgValue>
</operation>
</state>

<state id="579" st_id="579">

<operation id="2382" st_id="579" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="905">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %tmp_328_i = fadd double %tmp_325_i, %ub_load_3

]]></Node>
<StgValue><ssdm name="tmp_328_i"/></StgValue>
</operation>
</state>

<state id="580" st_id="580">

<operation id="2383" st_id="580" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="906">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %tmp_328_i = fadd double %tmp_325_i, %ub_load_3

]]></Node>
<StgValue><ssdm name="tmp_328_i"/></StgValue>
</operation>
</state>

<state id="581" st_id="581">

<operation id="2384" st_id="581" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="907">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %tmp_328_i = fadd double %tmp_325_i, %ub_load_3

]]></Node>
<StgValue><ssdm name="tmp_328_i"/></StgValue>
</operation>
</state>

<state id="582" st_id="582">

<operation id="2385" st_id="582" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="908">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %tmp_328_i = fadd double %tmp_325_i, %ub_load_3

]]></Node>
<StgValue><ssdm name="tmp_328_i"/></StgValue>
</operation>

<operation id="2386" st_id="582" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="908">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="15" op_0_bw="32">
<![CDATA[
:28  %tmp_254 = trunc i32 %y_assign to i15

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="2387" st_id="582" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="908">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:29  %tmp_255 = add i15 -1, %tmp_254

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="2388" st_id="582" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="908">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:30  %tmp_178 = add i15 %tmp_109, %tmp_255

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="2389" st_id="582" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="908">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="64" op_0_bw="15">
<![CDATA[
:31  %tmp_178_cast = zext i15 %tmp_178 to i64

]]></Node>
<StgValue><ssdm name="tmp_178_cast"/></StgValue>
</operation>

<operation id="2390" st_id="582" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="908">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %ub_addr_8 = getelementptr [10000 x double]* %ub, i64 0, i64 %tmp_178_cast

]]></Node>
<StgValue><ssdm name="ub_addr_8"/></StgValue>
</operation>

<operation id="2391" st_id="582" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="908">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="64" op_0_bw="14">
<![CDATA[
:33  %ub_load_4 = load double* %ub_addr_8, align 8

]]></Node>
<StgValue><ssdm name="ub_load_4"/></StgValue>
</operation>
</state>

<state id="583" st_id="583">

<operation id="2392" st_id="583" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="909">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %tmp_328_i = fadd double %tmp_325_i, %ub_load_3

]]></Node>
<StgValue><ssdm name="tmp_328_i"/></StgValue>
</operation>

<operation id="2393" st_id="583" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="909">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="64" op_0_bw="14">
<![CDATA[
:33  %ub_load_4 = load double* %ub_addr_8, align 8

]]></Node>
<StgValue><ssdm name="ub_load_4"/></StgValue>
</operation>
</state>

<state id="584" st_id="584">

<operation id="2394" st_id="584" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="910">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_317_i = fmul double %ub_load, 2.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_317_i"/></StgValue>
</operation>

<operation id="2395" st_id="584" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="910">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:34  %tmp_331_i = fadd double %tmp_328_i, %ub_load_4

]]></Node>
<StgValue><ssdm name="tmp_331_i"/></StgValue>
</operation>
</state>

<state id="585" st_id="585">

<operation id="2396" st_id="585" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="911">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_317_i = fmul double %ub_load, 2.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_317_i"/></StgValue>
</operation>

<operation id="2397" st_id="585" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="911">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:34  %tmp_331_i = fadd double %tmp_328_i, %ub_load_4

]]></Node>
<StgValue><ssdm name="tmp_331_i"/></StgValue>
</operation>
</state>

<state id="586" st_id="586">

<operation id="2398" st_id="586" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="912">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_317_i = fmul double %ub_load, 2.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_317_i"/></StgValue>
</operation>

<operation id="2399" st_id="586" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="912">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:34  %tmp_331_i = fadd double %tmp_328_i, %ub_load_4

]]></Node>
<StgValue><ssdm name="tmp_331_i"/></StgValue>
</operation>
</state>

<state id="587" st_id="587">

<operation id="2400" st_id="587" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="913">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_317_i = fmul double %ub_load, 2.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_317_i"/></StgValue>
</operation>

<operation id="2401" st_id="587" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="913">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:34  %tmp_331_i = fadd double %tmp_328_i, %ub_load_4

]]></Node>
<StgValue><ssdm name="tmp_331_i"/></StgValue>
</operation>
</state>

<state id="588" st_id="588">

<operation id="2402" st_id="588" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="914">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %ua_addr_4 = getelementptr [10000 x double]* %ua, i64 0, i64 %tmp_174_cast

]]></Node>
<StgValue><ssdm name="ua_addr_4"/></StgValue>
</operation>

<operation id="2403" st_id="588" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="914">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_317_i = fmul double %ub_load, 2.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_317_i"/></StgValue>
</operation>

<operation id="2404" st_id="588" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="914">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="64" op_0_bw="14">
<![CDATA[
:14  %ua_load = load double* %ua_addr_4, align 8

]]></Node>
<StgValue><ssdm name="ua_load"/></StgValue>
</operation>

<operation id="2405" st_id="588" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="914">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:34  %tmp_331_i = fadd double %tmp_328_i, %ub_load_4

]]></Node>
<StgValue><ssdm name="tmp_331_i"/></StgValue>
</operation>
</state>

<state id="589" st_id="589">

<operation id="2406" st_id="589" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="915">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_317_i = fmul double %ub_load, 2.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_317_i"/></StgValue>
</operation>

<operation id="2407" st_id="589" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="915">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="64" op_0_bw="14">
<![CDATA[
:14  %ua_load = load double* %ua_addr_4, align 8

]]></Node>
<StgValue><ssdm name="ua_load"/></StgValue>
</operation>

<operation id="2408" st_id="589" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="915">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="64" op_0_bw="64">
<![CDATA[
:16  %gain_load = load double* @gain, align 8

]]></Node>
<StgValue><ssdm name="gain_load"/></StgValue>
</operation>

<operation id="2409" st_id="589" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="915">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:35  %tmp_332_i = fmul double %gain_load, %tmp_331_i

]]></Node>
<StgValue><ssdm name="tmp_332_i"/></StgValue>
</operation>
</state>

<state id="590" st_id="590">

<operation id="2410" st_id="590" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="916">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_318_i = fsub double %tmp_317_i, %ua_load

]]></Node>
<StgValue><ssdm name="tmp_318_i"/></StgValue>
</operation>

<operation id="2411" st_id="590" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="916">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:35  %tmp_332_i = fmul double %gain_load, %tmp_331_i

]]></Node>
<StgValue><ssdm name="tmp_332_i"/></StgValue>
</operation>
</state>

<state id="591" st_id="591">

<operation id="2412" st_id="591" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="917">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_318_i = fsub double %tmp_317_i, %ua_load

]]></Node>
<StgValue><ssdm name="tmp_318_i"/></StgValue>
</operation>

<operation id="2413" st_id="591" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="917">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:35  %tmp_332_i = fmul double %gain_load, %tmp_331_i

]]></Node>
<StgValue><ssdm name="tmp_332_i"/></StgValue>
</operation>
</state>

<state id="592" st_id="592">

<operation id="2414" st_id="592" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_318_i = fsub double %tmp_317_i, %ua_load

]]></Node>
<StgValue><ssdm name="tmp_318_i"/></StgValue>
</operation>

<operation id="2415" st_id="592" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:35  %tmp_332_i = fmul double %gain_load, %tmp_331_i

]]></Node>
<StgValue><ssdm name="tmp_332_i"/></StgValue>
</operation>
</state>

<state id="593" st_id="593">

<operation id="2416" st_id="593" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="919">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_318_i = fsub double %tmp_317_i, %ua_load

]]></Node>
<StgValue><ssdm name="tmp_318_i"/></StgValue>
</operation>

<operation id="2417" st_id="593" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="919">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:35  %tmp_332_i = fmul double %gain_load, %tmp_331_i

]]></Node>
<StgValue><ssdm name="tmp_332_i"/></StgValue>
</operation>
</state>

<state id="594" st_id="594">

<operation id="2418" st_id="594" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="920">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_318_i = fsub double %tmp_317_i, %ua_load

]]></Node>
<StgValue><ssdm name="tmp_318_i"/></StgValue>
</operation>

<operation id="2419" st_id="594" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="920">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:35  %tmp_332_i = fmul double %gain_load, %tmp_331_i

]]></Node>
<StgValue><ssdm name="tmp_332_i"/></StgValue>
</operation>
</state>

<state id="595" st_id="595">

<operation id="2420" st_id="595" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="921">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:36  %tmp_333_i = fadd double %tmp_318_i, %tmp_332_i

]]></Node>
<StgValue><ssdm name="tmp_333_i"/></StgValue>
</operation>
</state>

<state id="596" st_id="596">

<operation id="2421" st_id="596" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="922">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:36  %tmp_333_i = fadd double %tmp_318_i, %tmp_332_i

]]></Node>
<StgValue><ssdm name="tmp_333_i"/></StgValue>
</operation>
</state>

<state id="597" st_id="597">

<operation id="2422" st_id="597" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="923">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:36  %tmp_333_i = fadd double %tmp_318_i, %tmp_332_i

]]></Node>
<StgValue><ssdm name="tmp_333_i"/></StgValue>
</operation>
</state>

<state id="598" st_id="598">

<operation id="2423" st_id="598" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="924">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:36  %tmp_333_i = fadd double %tmp_318_i, %tmp_332_i

]]></Node>
<StgValue><ssdm name="tmp_333_i"/></StgValue>
</operation>
</state>

<state id="599" st_id="599">

<operation id="2424" st_id="599" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="925">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:36  %tmp_333_i = fadd double %tmp_318_i, %tmp_332_i

]]></Node>
<StgValue><ssdm name="tmp_333_i"/></StgValue>
</operation>
</state>

<state id="600" st_id="600">

<operation id="2425" st_id="600" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="926">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="demorgan" val="0"/>
<literal name="tmp_68" val="1"/>
<literal name="tmp_74" val="1"/>
<literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %uc_addr_4 = getelementptr [10000 x double]* %uc, i64 0, i64 %tmp_174_cast

]]></Node>
<StgValue><ssdm name="uc_addr_4"/></StgValue>
</operation>

<operation id="2426" st_id="600" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="926">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="demorgan" val="0"/>
<literal name="tmp_68" val="1"/>
<literal name="tmp_74" val="1"/>
<literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:37  store double %tmp_333_i, double* %uc_addr_4, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2427" st_id="600" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="926">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="demorgan" val="0"/>
<literal name="tmp_68" val="1"/>
<literal name="tmp_74" val="1"/>
<literal name="tmp_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="0" op_0_bw="0">
<![CDATA[
:38  br label %25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2428" st_id="600" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="929">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="15" op_0_bw="32">
<![CDATA[
:0  %tmp_312 = trunc i32 %y_assign to i15

]]></Node>
<StgValue><ssdm name="tmp_312"/></StgValue>
</operation>

<operation id="2429" st_id="600" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="929">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %tmp_249 = add i15 %tmp_109, %tmp_312

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="2430" st_id="600" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="929">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="64" op_0_bw="15">
<![CDATA[
:2  %tmp_249_cast = zext i15 %tmp_249 to i64

]]></Node>
<StgValue><ssdm name="tmp_249_cast"/></StgValue>
</operation>

<operation id="2431" st_id="600" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="929">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %ua_addr_31 = getelementptr [10000 x double]* %ua, i64 0, i64 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="ua_addr_31"/></StgValue>
</operation>

<operation id="2432" st_id="600" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="929">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:4  store double 0.000000e+00, double* %ua_addr_31, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2433" st_id="600" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="929">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="601" st_id="601">

<operation id="2434" st_id="601" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="930">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge20:0  %place = call fastcc i3 @on_edge(i32 %x_assign_7, i32 %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="place"/></StgValue>
</operation>

<operation id="2435" st_id="601" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="930">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge20:1  %tmp_81 = icmp eq i3 %place, 0

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="2436" st_id="601" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="930">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge20:2  br i1 %tmp_81, label %16, label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2437" st_id="601" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="931">
<or_exp><and_exp><literal name="tmp_81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="15" op_0_bw="32">
<![CDATA[
:0  %tmp_256 = trunc i32 %y_assign to i15

]]></Node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="2438" st_id="601" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="931">
<or_exp><and_exp><literal name="tmp_81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %tmp_179 = add i15 %tmp_117, %tmp_256

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="2439" st_id="601" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="931">
<or_exp><and_exp><literal name="tmp_81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="64" op_0_bw="15">
<![CDATA[
:2  %tmp_179_cast = sext i15 %tmp_179 to i64

]]></Node>
<StgValue><ssdm name="tmp_179_cast"/></StgValue>
</operation>

<operation id="2440" st_id="601" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="931">
<or_exp><and_exp><literal name="tmp_81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %ub_addr_9 = getelementptr [10000 x double]* %ub, i64 0, i64 %tmp_179_cast

]]></Node>
<StgValue><ssdm name="ub_addr_9"/></StgValue>
</operation>

<operation id="2441" st_id="601" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="931">
<or_exp><and_exp><literal name="tmp_81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="64" op_0_bw="14">
<![CDATA[
:7  %ub_load_5 = load double* %ub_addr_9, align 8

]]></Node>
<StgValue><ssdm name="ub_load_5"/></StgValue>
</operation>

<operation id="2442" st_id="601" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="931">
<or_exp><and_exp><literal name="tmp_81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="15" op_0_bw="32">
<![CDATA[
:8  %tmp_257 = trunc i32 %y_assign to i15

]]></Node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="2443" st_id="601" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="931">
<or_exp><and_exp><literal name="tmp_81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:9  %tmp_258 = add i15 -1, %tmp_257

]]></Node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="2444" st_id="601" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="931">
<or_exp><and_exp><literal name="tmp_81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:10  %tmp_181 = add i15 %tmp_109, %tmp_258

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="2445" st_id="601" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="931">
<or_exp><and_exp><literal name="tmp_81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="64" op_0_bw="15">
<![CDATA[
:11  %tmp_181_cast = zext i15 %tmp_181 to i64

]]></Node>
<StgValue><ssdm name="tmp_181_cast"/></StgValue>
</operation>

<operation id="2446" st_id="601" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="931">
<or_exp><and_exp><literal name="tmp_81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %ub_addr_11 = getelementptr [10000 x double]* %ub, i64 0, i64 %tmp_181_cast

]]></Node>
<StgValue><ssdm name="ub_addr_11"/></StgValue>
</operation>

<operation id="2447" st_id="601" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="931">
<or_exp><and_exp><literal name="tmp_81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="64" op_0_bw="14">
<![CDATA[
:13  %ub_load_6 = load double* %ub_addr_11, align 8

]]></Node>
<StgValue><ssdm name="ub_load_6"/></StgValue>
</operation>

<operation id="2448" st_id="601" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="932">
<or_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_53, label %18, label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2449" st_id="601" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="933">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="15" op_0_bw="32">
<![CDATA[
:0  %tmp_260 = trunc i32 %j_3 to i15

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="2450" st_id="601" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="933">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %tmp_184 = add i15 %tmp_109, %tmp_260

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="2451" st_id="601" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="933">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="64" op_0_bw="15">
<![CDATA[
:2  %tmp_184_cast = zext i15 %tmp_184 to i64

]]></Node>
<StgValue><ssdm name="tmp_184_cast"/></StgValue>
</operation>

<operation id="2452" st_id="601" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="933">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %ub_addr_13 = getelementptr [10000 x double]* %ub, i64 0, i64 %tmp_184_cast

]]></Node>
<StgValue><ssdm name="ub_addr_13"/></StgValue>
</operation>

<operation id="2453" st_id="601" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="933">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="64" op_0_bw="14">
<![CDATA[
:4  %ub_load_9 = load double* %ub_addr_13, align 8

]]></Node>
<StgValue><ssdm name="ub_load_9"/></StgValue>
</operation>

<operation id="2454" st_id="601" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="933">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="15" op_0_bw="32">
<![CDATA[
:5  %tmp_261 = trunc i32 %y_assign to i15

]]></Node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="2455" st_id="601" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="933">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:6  %tmp_185 = add i15 %tmp_117, %tmp_261

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="2456" st_id="601" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="933">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="64" op_0_bw="15">
<![CDATA[
:7  %tmp_185_cast = sext i15 %tmp_185 to i64

]]></Node>
<StgValue><ssdm name="tmp_185_cast"/></StgValue>
</operation>

<operation id="2457" st_id="601" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="933">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %ub_addr_14 = getelementptr [10000 x double]* %ub, i64 0, i64 %tmp_185_cast

]]></Node>
<StgValue><ssdm name="ub_addr_14"/></StgValue>
</operation>

<operation id="2458" st_id="601" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="933">
<or_exp><and_exp><literal name="tmp_53" val="0"/>
<literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="64" op_0_bw="14">
<![CDATA[
:12  %ub_load_10 = load double* %ub_addr_14, align 8

]]></Node>
<StgValue><ssdm name="ub_load_10"/></StgValue>
</operation>

<operation id="2459" st_id="601" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="934">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
<literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %place_3 = call fastcc i3 @on_structure_edge(i32 %x_assign_7, i32 %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="place_3"/></StgValue>
</operation>
</state>

<state id="602" st_id="602">

<operation id="2460" st_id="602" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="935">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:4  %tmp_180 = add i15 %tmp_123, %tmp_256

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="2461" st_id="602" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="935">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="64" op_0_bw="15">
<![CDATA[
:5  %tmp_180_cast = sext i15 %tmp_180 to i64

]]></Node>
<StgValue><ssdm name="tmp_180_cast"/></StgValue>
</operation>

<operation id="2462" st_id="602" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="935">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %ub_addr_10 = getelementptr [10000 x double]* %ub, i64 0, i64 %tmp_180_cast

]]></Node>
<StgValue><ssdm name="ub_addr_10"/></StgValue>
</operation>

<operation id="2463" st_id="602" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="935">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="64" op_0_bw="14">
<![CDATA[
:7  %ub_load_5 = load double* %ub_addr_9, align 8

]]></Node>
<StgValue><ssdm name="ub_load_5"/></StgValue>
</operation>

<operation id="2464" st_id="602" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="935">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="64" op_0_bw="14">
<![CDATA[
:13  %ub_load_6 = load double* %ub_addr_11, align 8

]]></Node>
<StgValue><ssdm name="ub_load_6"/></StgValue>
</operation>

<operation id="2465" st_id="602" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="935">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="64" op_0_bw="14">
<![CDATA[
:14  %ub_load_7 = load double* %ub_addr_10, align 8

]]></Node>
<StgValue><ssdm name="ub_load_7"/></StgValue>
</operation>

<operation id="2466" st_id="602" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="935">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="15" op_0_bw="32">
<![CDATA[
:15  %tmp_259 = trunc i32 %j_3 to i15

]]></Node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="2467" st_id="602" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="935">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:16  %tmp_182 = add i15 %tmp_109, %tmp_259

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="2468" st_id="602" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="935">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="64" op_0_bw="15">
<![CDATA[
:17  %tmp_182_cast = zext i15 %tmp_182 to i64

]]></Node>
<StgValue><ssdm name="tmp_182_cast"/></StgValue>
</operation>

<operation id="2469" st_id="602" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="935">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %ub_addr_12 = getelementptr [10000 x double]* %ub, i64 0, i64 %tmp_182_cast

]]></Node>
<StgValue><ssdm name="ub_addr_12"/></StgValue>
</operation>

<operation id="2470" st_id="602" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="935">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="64" op_0_bw="14">
<![CDATA[
:19  %ub_load_8 = load double* %ub_addr_12, align 8

]]></Node>
<StgValue><ssdm name="ub_load_8"/></StgValue>
</operation>
</state>

<state id="603" st_id="603">

<operation id="2471" st_id="603" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="936">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="64" op_0_bw="14">
<![CDATA[
:14  %ub_load_7 = load double* %ub_addr_10, align 8

]]></Node>
<StgValue><ssdm name="ub_load_7"/></StgValue>
</operation>

<operation id="2472" st_id="603" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="936">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="64" op_0_bw="14">
<![CDATA[
:19  %ub_load_8 = load double* %ub_addr_12, align 8

]]></Node>
<StgValue><ssdm name="ub_load_8"/></StgValue>
</operation>

<operation id="2473" st_id="603" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="936">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:20  %sel_tmp_i2 = icmp eq i3 %place, 2

]]></Node>
<StgValue><ssdm name="sel_tmp_i2"/></StgValue>
</operation>

<operation id="2474" st_id="603" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="936">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %sel_tmp1_i2 = select i1 %sel_tmp_i2, double %ub_load_8, double 0.000000e+00

]]></Node>
<StgValue><ssdm name="sel_tmp1_i2"/></StgValue>
</operation>

<operation id="2475" st_id="603" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="936">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:22  %sel_tmp2_i = icmp eq i3 %place, 3

]]></Node>
<StgValue><ssdm name="sel_tmp2_i"/></StgValue>
</operation>

<operation id="2476" st_id="603" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="936">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %sel_tmp3_i3 = select i1 %sel_tmp2_i, double %ub_load_7, double %sel_tmp1_i2

]]></Node>
<StgValue><ssdm name="sel_tmp3_i3"/></StgValue>
</operation>

<operation id="2477" st_id="603" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="936">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:24  %sel_tmp4_i3 = icmp eq i3 %place, -4

]]></Node>
<StgValue><ssdm name="sel_tmp4_i3"/></StgValue>
</operation>

<operation id="2478" st_id="603" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="936">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %sel_tmp5_i = select i1 %sel_tmp4_i3, double %ub_load_6, double %sel_tmp3_i3

]]></Node>
<StgValue><ssdm name="sel_tmp5_i"/></StgValue>
</operation>

<operation id="2479" st_id="603" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="936">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:26  %sel_tmp6_i = icmp eq i3 %place, 1

]]></Node>
<StgValue><ssdm name="sel_tmp6_i"/></StgValue>
</operation>

<operation id="2480" st_id="603" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="936">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %p_0_i2 = select i1 %sel_tmp6_i, double %ub_load_5, double %sel_tmp5_i

]]></Node>
<StgValue><ssdm name="p_0_i2"/></StgValue>
</operation>

<operation id="2481" st_id="603" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="936">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:28  %tmp_183 = add i15 %tmp_109, %tmp_256

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="2482" st_id="603" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="936">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="64" op_0_bw="15">
<![CDATA[
:29  %tmp_183_cast = zext i15 %tmp_183 to i64

]]></Node>
<StgValue><ssdm name="tmp_183_cast"/></StgValue>
</operation>

<operation id="2483" st_id="603" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="936">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %uc_addr_5 = getelementptr [10000 x double]* %uc, i64 0, i64 %tmp_183_cast

]]></Node>
<StgValue><ssdm name="uc_addr_5"/></StgValue>
</operation>

<operation id="2484" st_id="603" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="936">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:31  store double %p_0_i2, double* %uc_addr_5, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2485" st_id="603" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="936">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="0" op_0_bw="0">
<![CDATA[
:32  br label %24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="604" st_id="604">

<operation id="2486" st_id="604" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="937">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="64" op_0_bw="14">
<![CDATA[
:4  %ub_load_9 = load double* %ub_addr_13, align 8

]]></Node>
<StgValue><ssdm name="ub_load_9"/></StgValue>
</operation>

<operation id="2487" st_id="604" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="937">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:9  %tmp_186 = add i15 %tmp_123, %tmp_261

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="2488" st_id="604" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="937">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="64" op_0_bw="15">
<![CDATA[
:10  %tmp_186_cast = sext i15 %tmp_186 to i64

]]></Node>
<StgValue><ssdm name="tmp_186_cast"/></StgValue>
</operation>

<operation id="2489" st_id="604" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="937">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %ub_addr_15 = getelementptr [10000 x double]* %ub, i64 0, i64 %tmp_186_cast

]]></Node>
<StgValue><ssdm name="ub_addr_15"/></StgValue>
</operation>

<operation id="2490" st_id="604" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="937">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="64" op_0_bw="14">
<![CDATA[
:12  %ub_load_10 = load double* %ub_addr_14, align 8

]]></Node>
<StgValue><ssdm name="ub_load_10"/></StgValue>
</operation>

<operation id="2491" st_id="604" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="937">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="15" op_0_bw="32">
<![CDATA[
:15  %tmp_262 = trunc i32 %y_assign to i15

]]></Node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="2492" st_id="604" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="937">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:16  %tmp_263 = add i15 -1, %tmp_262

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="2493" st_id="604" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="937">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:17  %tmp_187 = add i15 %tmp_109, %tmp_263

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="2494" st_id="604" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="937">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="64" op_0_bw="15">
<![CDATA[
:18  %tmp_187_cast = zext i15 %tmp_187 to i64

]]></Node>
<StgValue><ssdm name="tmp_187_cast"/></StgValue>
</operation>

<operation id="2495" st_id="604" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="937">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %ub_addr_16 = getelementptr [10000 x double]* %ub, i64 0, i64 %tmp_187_cast

]]></Node>
<StgValue><ssdm name="ub_addr_16"/></StgValue>
</operation>

<operation id="2496" st_id="604" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="937">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="64" op_0_bw="14">
<![CDATA[
:20  %ub_load_11 = load double* %ub_addr_16, align 8

]]></Node>
<StgValue><ssdm name="ub_load_11"/></StgValue>
</operation>

<operation id="2497" st_id="604" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="937">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="64" op_0_bw="14">
<![CDATA[
:23  %ub_load_12 = load double* %ub_addr_15, align 8

]]></Node>
<StgValue><ssdm name="ub_load_12"/></StgValue>
</operation>
</state>

<state id="605" st_id="605">

<operation id="2498" st_id="605" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="938">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="64" op_0_bw="14">
<![CDATA[
:20  %ub_load_11 = load double* %ub_addr_16, align 8

]]></Node>
<StgValue><ssdm name="ub_load_11"/></StgValue>
</operation>

<operation id="2499" st_id="605" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="938">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="64" op_0_bw="14">
<![CDATA[
:23  %ub_load_12 = load double* %ub_addr_15, align 8

]]></Node>
<StgValue><ssdm name="ub_load_12"/></StgValue>
</operation>

<operation id="2500" st_id="605" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="938">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:28  %sel_tmp_i3 = icmp eq i4 %place_4, -8

]]></Node>
<StgValue><ssdm name="sel_tmp_i3"/></StgValue>
</operation>

<operation id="2501" st_id="605" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="938">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:30  %sel_tmp2_i1 = icmp eq i4 %place_4, 7

]]></Node>
<StgValue><ssdm name="sel_tmp2_i1"/></StgValue>
</operation>

<operation id="2502" st_id="605" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="938">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:32  %sel_tmp4_i4 = icmp eq i4 %place_4, 6

]]></Node>
<StgValue><ssdm name="sel_tmp4_i4"/></StgValue>
</operation>

<operation id="2503" st_id="605" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="938">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:34  %sel_tmp6_i1 = icmp eq i4 %place_4, 5

]]></Node>
<StgValue><ssdm name="sel_tmp6_i1"/></StgValue>
</operation>
</state>

<state id="606" st_id="606">

<operation id="2504" st_id="606" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2368">
<or_exp><and_exp><literal name="sel_tmp6_i1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_294_i = fadd double %ub_load_9, %ub_load_10

]]></Node>
<StgValue><ssdm name="tmp_294_i"/></StgValue>
</operation>

<operation id="2505" st_id="606" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2381">
<or_exp><and_exp><literal name="sel_tmp4_i4" val="1"/>
<literal name="sel_tmp6_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_302_i = fadd double %ub_load_10, %ub_load_11

]]></Node>
<StgValue><ssdm name="tmp_302_i"/></StgValue>
</operation>

<operation id="2506" st_id="606" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2393">
<or_exp><and_exp><literal name="sel_tmp2_i1" val="1"/>
<literal name="sel_tmp4_i4" val="0"/>
<literal name="sel_tmp6_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %tmp_310_i = fadd double %ub_load_11, %ub_load_12

]]></Node>
<StgValue><ssdm name="tmp_310_i"/></StgValue>
</operation>

<operation id="2507" st_id="606" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2404">
<or_exp><and_exp><literal name="sel_tmp_i3" val="1"/>
<literal name="sel_tmp2_i1" val="0"/>
<literal name="sel_tmp4_i4" val="0"/>
<literal name="sel_tmp6_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:26  %tmp_318_i3 = fadd double %ub_load_12, %ub_load_9

]]></Node>
<StgValue><ssdm name="tmp_318_i3"/></StgValue>
</operation>
</state>

<state id="607" st_id="607">

<operation id="2508" st_id="607" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2369">
<or_exp><and_exp><literal name="sel_tmp6_i1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_294_i = fadd double %ub_load_9, %ub_load_10

]]></Node>
<StgValue><ssdm name="tmp_294_i"/></StgValue>
</operation>

<operation id="2509" st_id="607" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2382">
<or_exp><and_exp><literal name="sel_tmp4_i4" val="1"/>
<literal name="sel_tmp6_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_302_i = fadd double %ub_load_10, %ub_load_11

]]></Node>
<StgValue><ssdm name="tmp_302_i"/></StgValue>
</operation>

<operation id="2510" st_id="607" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2394">
<or_exp><and_exp><literal name="sel_tmp2_i1" val="1"/>
<literal name="sel_tmp4_i4" val="0"/>
<literal name="sel_tmp6_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %tmp_310_i = fadd double %ub_load_11, %ub_load_12

]]></Node>
<StgValue><ssdm name="tmp_310_i"/></StgValue>
</operation>

<operation id="2511" st_id="607" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2405">
<or_exp><and_exp><literal name="sel_tmp_i3" val="1"/>
<literal name="sel_tmp2_i1" val="0"/>
<literal name="sel_tmp4_i4" val="0"/>
<literal name="sel_tmp6_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:26  %tmp_318_i3 = fadd double %ub_load_12, %ub_load_9

]]></Node>
<StgValue><ssdm name="tmp_318_i3"/></StgValue>
</operation>
</state>

<state id="608" st_id="608">

<operation id="2512" st_id="608" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2370">
<or_exp><and_exp><literal name="sel_tmp6_i1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_294_i = fadd double %ub_load_9, %ub_load_10

]]></Node>
<StgValue><ssdm name="tmp_294_i"/></StgValue>
</operation>

<operation id="2513" st_id="608" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2383">
<or_exp><and_exp><literal name="sel_tmp4_i4" val="1"/>
<literal name="sel_tmp6_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_302_i = fadd double %ub_load_10, %ub_load_11

]]></Node>
<StgValue><ssdm name="tmp_302_i"/></StgValue>
</operation>

<operation id="2514" st_id="608" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2395">
<or_exp><and_exp><literal name="sel_tmp2_i1" val="1"/>
<literal name="sel_tmp4_i4" val="0"/>
<literal name="sel_tmp6_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %tmp_310_i = fadd double %ub_load_11, %ub_load_12

]]></Node>
<StgValue><ssdm name="tmp_310_i"/></StgValue>
</operation>

<operation id="2515" st_id="608" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2406">
<or_exp><and_exp><literal name="sel_tmp_i3" val="1"/>
<literal name="sel_tmp2_i1" val="0"/>
<literal name="sel_tmp4_i4" val="0"/>
<literal name="sel_tmp6_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:26  %tmp_318_i3 = fadd double %ub_load_12, %ub_load_9

]]></Node>
<StgValue><ssdm name="tmp_318_i3"/></StgValue>
</operation>
</state>

<state id="609" st_id="609">

<operation id="2516" st_id="609" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2371">
<or_exp><and_exp><literal name="sel_tmp6_i1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_294_i = fadd double %ub_load_9, %ub_load_10

]]></Node>
<StgValue><ssdm name="tmp_294_i"/></StgValue>
</operation>

<operation id="2517" st_id="609" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2384">
<or_exp><and_exp><literal name="sel_tmp4_i4" val="1"/>
<literal name="sel_tmp6_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_302_i = fadd double %ub_load_10, %ub_load_11

]]></Node>
<StgValue><ssdm name="tmp_302_i"/></StgValue>
</operation>

<operation id="2518" st_id="609" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2396">
<or_exp><and_exp><literal name="sel_tmp2_i1" val="1"/>
<literal name="sel_tmp4_i4" val="0"/>
<literal name="sel_tmp6_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %tmp_310_i = fadd double %ub_load_11, %ub_load_12

]]></Node>
<StgValue><ssdm name="tmp_310_i"/></StgValue>
</operation>

<operation id="2519" st_id="609" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2407">
<or_exp><and_exp><literal name="sel_tmp_i3" val="1"/>
<literal name="sel_tmp2_i1" val="0"/>
<literal name="sel_tmp4_i4" val="0"/>
<literal name="sel_tmp6_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:26  %tmp_318_i3 = fadd double %ub_load_12, %ub_load_9

]]></Node>
<StgValue><ssdm name="tmp_318_i3"/></StgValue>
</operation>
</state>

<state id="610" st_id="610">

<operation id="2520" st_id="610" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2372">
<or_exp><and_exp><literal name="sel_tmp6_i1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %tmp_294_i = fadd double %ub_load_9, %ub_load_10

]]></Node>
<StgValue><ssdm name="tmp_294_i"/></StgValue>
</operation>

<operation id="2521" st_id="610" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2385">
<or_exp><and_exp><literal name="sel_tmp4_i4" val="1"/>
<literal name="sel_tmp6_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_302_i = fadd double %ub_load_10, %ub_load_11

]]></Node>
<StgValue><ssdm name="tmp_302_i"/></StgValue>
</operation>

<operation id="2522" st_id="610" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2397">
<or_exp><and_exp><literal name="sel_tmp2_i1" val="1"/>
<literal name="sel_tmp4_i4" val="0"/>
<literal name="sel_tmp6_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %tmp_310_i = fadd double %ub_load_11, %ub_load_12

]]></Node>
<StgValue><ssdm name="tmp_310_i"/></StgValue>
</operation>

<operation id="2523" st_id="610" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2408">
<or_exp><and_exp><literal name="sel_tmp_i3" val="1"/>
<literal name="sel_tmp2_i1" val="0"/>
<literal name="sel_tmp4_i4" val="0"/>
<literal name="sel_tmp6_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:26  %tmp_318_i3 = fadd double %ub_load_12, %ub_load_9

]]></Node>
<StgValue><ssdm name="tmp_318_i3"/></StgValue>
</operation>
</state>

<state id="611" st_id="611">

<operation id="2524" st_id="611" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2362">
<or_exp><and_exp><literal name="sel_tmp6_i1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_295_i = fmul double %tmp_294_i, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_295_i"/></StgValue>
</operation>

<operation id="2525" st_id="611" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2374">
<or_exp><and_exp><literal name="sel_tmp4_i4" val="1"/>
<literal name="sel_tmp6_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %tmp_303_i = fmul double %tmp_302_i, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_303_i"/></StgValue>
</operation>

<operation id="2526" st_id="611" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2386">
<or_exp><and_exp><literal name="sel_tmp2_i1" val="1"/>
<literal name="sel_tmp4_i4" val="0"/>
<literal name="sel_tmp6_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25  %tmp_311_i = fmul double %tmp_310_i, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_311_i"/></StgValue>
</operation>

<operation id="2527" st_id="611" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2398">
<or_exp><and_exp><literal name="sel_tmp_i3" val="1"/>
<literal name="sel_tmp2_i1" val="0"/>
<literal name="sel_tmp4_i4" val="0"/>
<literal name="sel_tmp6_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %tmp_319_i = fmul double %tmp_318_i3, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_319_i"/></StgValue>
</operation>
</state>

<state id="612" st_id="612">

<operation id="2528" st_id="612" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2363">
<or_exp><and_exp><literal name="sel_tmp6_i1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_295_i = fmul double %tmp_294_i, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_295_i"/></StgValue>
</operation>

<operation id="2529" st_id="612" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2375">
<or_exp><and_exp><literal name="sel_tmp4_i4" val="1"/>
<literal name="sel_tmp6_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %tmp_303_i = fmul double %tmp_302_i, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_303_i"/></StgValue>
</operation>

<operation id="2530" st_id="612" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2387">
<or_exp><and_exp><literal name="sel_tmp2_i1" val="1"/>
<literal name="sel_tmp4_i4" val="0"/>
<literal name="sel_tmp6_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25  %tmp_311_i = fmul double %tmp_310_i, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_311_i"/></StgValue>
</operation>

<operation id="2531" st_id="612" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2399">
<or_exp><and_exp><literal name="sel_tmp_i3" val="1"/>
<literal name="sel_tmp2_i1" val="0"/>
<literal name="sel_tmp4_i4" val="0"/>
<literal name="sel_tmp6_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %tmp_319_i = fmul double %tmp_318_i3, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_319_i"/></StgValue>
</operation>
</state>

<state id="613" st_id="613">

<operation id="2532" st_id="613" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2364">
<or_exp><and_exp><literal name="sel_tmp6_i1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_295_i = fmul double %tmp_294_i, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_295_i"/></StgValue>
</operation>

<operation id="2533" st_id="613" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2376">
<or_exp><and_exp><literal name="sel_tmp4_i4" val="1"/>
<literal name="sel_tmp6_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %tmp_303_i = fmul double %tmp_302_i, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_303_i"/></StgValue>
</operation>

<operation id="2534" st_id="613" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2388">
<or_exp><and_exp><literal name="sel_tmp2_i1" val="1"/>
<literal name="sel_tmp4_i4" val="0"/>
<literal name="sel_tmp6_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25  %tmp_311_i = fmul double %tmp_310_i, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_311_i"/></StgValue>
</operation>

<operation id="2535" st_id="613" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2400">
<or_exp><and_exp><literal name="sel_tmp_i3" val="1"/>
<literal name="sel_tmp2_i1" val="0"/>
<literal name="sel_tmp4_i4" val="0"/>
<literal name="sel_tmp6_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %tmp_319_i = fmul double %tmp_318_i3, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_319_i"/></StgValue>
</operation>
</state>

<state id="614" st_id="614">

<operation id="2536" st_id="614" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2365">
<or_exp><and_exp><literal name="sel_tmp6_i1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_295_i = fmul double %tmp_294_i, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_295_i"/></StgValue>
</operation>

<operation id="2537" st_id="614" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2377">
<or_exp><and_exp><literal name="sel_tmp4_i4" val="1"/>
<literal name="sel_tmp6_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %tmp_303_i = fmul double %tmp_302_i, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_303_i"/></StgValue>
</operation>

<operation id="2538" st_id="614" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2389">
<or_exp><and_exp><literal name="sel_tmp2_i1" val="1"/>
<literal name="sel_tmp4_i4" val="0"/>
<literal name="sel_tmp6_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25  %tmp_311_i = fmul double %tmp_310_i, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_311_i"/></StgValue>
</operation>

<operation id="2539" st_id="614" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2401">
<or_exp><and_exp><literal name="sel_tmp_i3" val="1"/>
<literal name="sel_tmp2_i1" val="0"/>
<literal name="sel_tmp4_i4" val="0"/>
<literal name="sel_tmp6_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %tmp_319_i = fmul double %tmp_318_i3, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_319_i"/></StgValue>
</operation>
</state>

<state id="615" st_id="615">

<operation id="2540" st_id="615" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2366">
<or_exp><and_exp><literal name="sel_tmp6_i1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_295_i = fmul double %tmp_294_i, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_295_i"/></StgValue>
</operation>

<operation id="2541" st_id="615" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2378">
<or_exp><and_exp><literal name="sel_tmp4_i4" val="1"/>
<literal name="sel_tmp6_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %tmp_303_i = fmul double %tmp_302_i, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_303_i"/></StgValue>
</operation>

<operation id="2542" st_id="615" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2390">
<or_exp><and_exp><literal name="sel_tmp2_i1" val="1"/>
<literal name="sel_tmp4_i4" val="0"/>
<literal name="sel_tmp6_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25  %tmp_311_i = fmul double %tmp_310_i, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_311_i"/></StgValue>
</operation>

<operation id="2543" st_id="615" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2402">
<or_exp><and_exp><literal name="sel_tmp_i3" val="1"/>
<literal name="sel_tmp2_i1" val="0"/>
<literal name="sel_tmp4_i4" val="0"/>
<literal name="sel_tmp6_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %tmp_319_i = fmul double %tmp_318_i3, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_319_i"/></StgValue>
</operation>
</state>

<state id="616" st_id="616">

<operation id="2544" st_id="616" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2367">
<or_exp><and_exp><literal name="sel_tmp6_i1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_295_i = fmul double %tmp_294_i, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_295_i"/></StgValue>
</operation>

<operation id="2545" st_id="616" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2379">
<or_exp><and_exp><literal name="sel_tmp4_i4" val="1"/>
<literal name="sel_tmp6_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %tmp_303_i = fmul double %tmp_302_i, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_303_i"/></StgValue>
</operation>

<operation id="2546" st_id="616" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2391">
<or_exp><and_exp><literal name="sel_tmp2_i1" val="1"/>
<literal name="sel_tmp4_i4" val="0"/>
<literal name="sel_tmp6_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25  %tmp_311_i = fmul double %tmp_310_i, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_311_i"/></StgValue>
</operation>

<operation id="2547" st_id="616" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2403">
<or_exp><and_exp><literal name="sel_tmp_i3" val="1"/>
<literal name="sel_tmp2_i1" val="0"/>
<literal name="sel_tmp4_i4" val="0"/>
<literal name="sel_tmp6_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %tmp_319_i = fmul double %tmp_318_i3, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_319_i"/></StgValue>
</operation>
</state>

<state id="617" st_id="617">

<operation id="2548" st_id="617" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2392">
<or_exp><and_exp><literal name="sel_tmp2_i1" val="0"/>
<literal name="sel_tmp4_i4" val="0"/>
<literal name="sel_tmp6_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %sel_tmp1_i3 = select i1 %sel_tmp_i3, double %tmp_319_i, double 0.000000e+00

]]></Node>
<StgValue><ssdm name="sel_tmp1_i3"/></StgValue>
</operation>

<operation id="2549" st_id="617" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2380">
<or_exp><and_exp><literal name="sel_tmp4_i4" val="0"/>
<literal name="sel_tmp6_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %sel_tmp3_i4 = select i1 %sel_tmp2_i1, double %tmp_311_i, double %sel_tmp1_i3

]]></Node>
<StgValue><ssdm name="sel_tmp3_i4"/></StgValue>
</operation>

<operation id="2550" st_id="617" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2373">
<or_exp><and_exp><literal name="sel_tmp6_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %sel_tmp5_i1 = select i1 %sel_tmp4_i4, double %tmp_303_i, double %sel_tmp3_i4

]]></Node>
<StgValue><ssdm name="sel_tmp5_i1"/></StgValue>
</operation>

<operation id="2551" st_id="617" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="950">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %p_0_i3 = select i1 %sel_tmp6_i1, double %tmp_295_i, double %sel_tmp5_i1

]]></Node>
<StgValue><ssdm name="p_0_i3"/></StgValue>
</operation>

<operation id="2552" st_id="617" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="950">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:36  %tmp_188 = add i15 %tmp_109, %tmp_261

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="2553" st_id="617" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="950">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="64" op_0_bw="15">
<![CDATA[
:37  %tmp_188_cast = zext i15 %tmp_188 to i64

]]></Node>
<StgValue><ssdm name="tmp_188_cast"/></StgValue>
</operation>

<operation id="2554" st_id="617" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="950">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %uc_addr_6 = getelementptr [10000 x double]* %uc, i64 0, i64 %tmp_188_cast

]]></Node>
<StgValue><ssdm name="uc_addr_6"/></StgValue>
</operation>

<operation id="2555" st_id="617" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="950">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:39  store double %p_0_i3, double* %uc_addr_6, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2556" st_id="617" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="950">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="0" op_0_bw="0">
<![CDATA[
:40  br label %23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="618" st_id="618">

<operation id="2557" st_id="618" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="951">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %place_3 = call fastcc i3 @on_structure_edge(i32 %x_assign_7, i32 %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="place_3"/></StgValue>
</operation>

<operation id="2558" st_id="618" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="951">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %tmp_93 = icmp eq i3 %place_3, 0

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="2559" st_id="618" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="951">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_93, label %20, label %19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2560" st_id="618" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="952">
<or_exp><and_exp><literal name="tmp_93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="15" op_0_bw="32">
<![CDATA[
:0  %tmp_272 = trunc i32 %y_assign to i15

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="2561" st_id="618" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="952">
<or_exp><and_exp><literal name="tmp_93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %tmp_199 = add i15 %tmp_123, %tmp_272

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="2562" st_id="618" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="952">
<or_exp><and_exp><literal name="tmp_93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="64" op_0_bw="15">
<![CDATA[
:2  %tmp_199_cast = sext i15 %tmp_199 to i64

]]></Node>
<StgValue><ssdm name="tmp_199_cast"/></StgValue>
</operation>

<operation id="2563" st_id="618" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="952">
<or_exp><and_exp><literal name="tmp_93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %ub_addr_18 = getelementptr [10000 x double]* %ub, i64 0, i64 %tmp_199_cast

]]></Node>
<StgValue><ssdm name="ub_addr_18"/></StgValue>
</operation>

<operation id="2564" st_id="618" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="952">
<or_exp><and_exp><literal name="tmp_93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="64" op_0_bw="14">
<![CDATA[
:7  %ub_load_14 = load double* %ub_addr_18, align 8

]]></Node>
<StgValue><ssdm name="ub_load_14"/></StgValue>
</operation>

<operation id="2565" st_id="618" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="952">
<or_exp><and_exp><literal name="tmp_93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="15" op_0_bw="32">
<![CDATA[
:8  %tmp_273 = trunc i32 %j_3 to i15

]]></Node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="2566" st_id="618" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="952">
<or_exp><and_exp><literal name="tmp_93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:9  %tmp_201 = add i15 %tmp_109, %tmp_273

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="2567" st_id="618" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="952">
<or_exp><and_exp><literal name="tmp_93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="64" op_0_bw="15">
<![CDATA[
:10  %tmp_201_cast = zext i15 %tmp_201 to i64

]]></Node>
<StgValue><ssdm name="tmp_201_cast"/></StgValue>
</operation>

<operation id="2568" st_id="618" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="952">
<or_exp><and_exp><literal name="tmp_93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %ub_addr_20 = getelementptr [10000 x double]* %ub, i64 0, i64 %tmp_201_cast

]]></Node>
<StgValue><ssdm name="ub_addr_20"/></StgValue>
</operation>

<operation id="2569" st_id="618" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="952">
<or_exp><and_exp><literal name="tmp_93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="64" op_0_bw="14">
<![CDATA[
:12  %ub_load_15 = load double* %ub_addr_20, align 8

]]></Node>
<StgValue><ssdm name="ub_load_15"/></StgValue>
</operation>
</state>

<state id="619" st_id="619">

<operation id="2570" st_id="619" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="953">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:4  %tmp_200 = add i15 %tmp_117, %tmp_272

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="2571" st_id="619" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="953">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="64" op_0_bw="15">
<![CDATA[
:5  %tmp_200_cast = sext i15 %tmp_200 to i64

]]></Node>
<StgValue><ssdm name="tmp_200_cast"/></StgValue>
</operation>

<operation id="2572" st_id="619" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="953">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %ub_addr_19 = getelementptr [10000 x double]* %ub, i64 0, i64 %tmp_200_cast

]]></Node>
<StgValue><ssdm name="ub_addr_19"/></StgValue>
</operation>

<operation id="2573" st_id="619" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="953">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="64" op_0_bw="14">
<![CDATA[
:7  %ub_load_14 = load double* %ub_addr_18, align 8

]]></Node>
<StgValue><ssdm name="ub_load_14"/></StgValue>
</operation>

<operation id="2574" st_id="619" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="953">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="64" op_0_bw="14">
<![CDATA[
:12  %ub_load_15 = load double* %ub_addr_20, align 8

]]></Node>
<StgValue><ssdm name="ub_load_15"/></StgValue>
</operation>

<operation id="2575" st_id="619" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="953">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="64" op_0_bw="14">
<![CDATA[
:13  %ub_load_16 = load double* %ub_addr_19, align 8

]]></Node>
<StgValue><ssdm name="ub_load_16"/></StgValue>
</operation>

<operation id="2576" st_id="619" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="953">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="15" op_0_bw="32">
<![CDATA[
:14  %tmp_274 = trunc i32 %y_assign to i15

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="2577" st_id="619" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="953">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:15  %tmp_275 = add i15 -1, %tmp_274

]]></Node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="2578" st_id="619" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="953">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:16  %tmp_202 = add i15 %tmp_109, %tmp_275

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="2579" st_id="619" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="953">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="64" op_0_bw="15">
<![CDATA[
:17  %tmp_202_cast = zext i15 %tmp_202 to i64

]]></Node>
<StgValue><ssdm name="tmp_202_cast"/></StgValue>
</operation>

<operation id="2580" st_id="619" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="953">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %ub_addr_21 = getelementptr [10000 x double]* %ub, i64 0, i64 %tmp_202_cast

]]></Node>
<StgValue><ssdm name="ub_addr_21"/></StgValue>
</operation>

<operation id="2581" st_id="619" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="953">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="64" op_0_bw="14">
<![CDATA[
:19  %ub_load_17 = load double* %ub_addr_21, align 8

]]></Node>
<StgValue><ssdm name="ub_load_17"/></StgValue>
</operation>
</state>

<state id="620" st_id="620">

<operation id="2582" st_id="620" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="954">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="64" op_0_bw="14">
<![CDATA[
:13  %ub_load_16 = load double* %ub_addr_19, align 8

]]></Node>
<StgValue><ssdm name="ub_load_16"/></StgValue>
</operation>

<operation id="2583" st_id="620" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="954">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="64" op_0_bw="14">
<![CDATA[
:19  %ub_load_17 = load double* %ub_addr_21, align 8

]]></Node>
<StgValue><ssdm name="ub_load_17"/></StgValue>
</operation>

<operation id="2584" st_id="620" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="954">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:20  %sel_tmp_i5 = icmp eq i3 %place_3, 2

]]></Node>
<StgValue><ssdm name="sel_tmp_i5"/></StgValue>
</operation>

<operation id="2585" st_id="620" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="954">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %sel_tmp1_i5 = select i1 %sel_tmp_i5, double %ub_load_17, double 0.000000e+00

]]></Node>
<StgValue><ssdm name="sel_tmp1_i5"/></StgValue>
</operation>

<operation id="2586" st_id="620" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="954">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:22  %sel_tmp2_i3 = icmp eq i3 %place_3, 3

]]></Node>
<StgValue><ssdm name="sel_tmp2_i3"/></StgValue>
</operation>

<operation id="2587" st_id="620" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="954">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %sel_tmp3_i6 = select i1 %sel_tmp2_i3, double %ub_load_16, double %sel_tmp1_i5

]]></Node>
<StgValue><ssdm name="sel_tmp3_i6"/></StgValue>
</operation>

<operation id="2588" st_id="620" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="954">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:24  %sel_tmp4_i6 = icmp eq i3 %place_3, -4

]]></Node>
<StgValue><ssdm name="sel_tmp4_i6"/></StgValue>
</operation>

<operation id="2589" st_id="620" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="954">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %sel_tmp5_i3 = select i1 %sel_tmp4_i6, double %ub_load_15, double %sel_tmp3_i6

]]></Node>
<StgValue><ssdm name="sel_tmp5_i3"/></StgValue>
</operation>

<operation id="2590" st_id="620" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="954">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:26  %sel_tmp6_i3 = icmp eq i3 %place_3, 1

]]></Node>
<StgValue><ssdm name="sel_tmp6_i3"/></StgValue>
</operation>

<operation id="2591" st_id="620" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="954">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %p_0_i4 = select i1 %sel_tmp6_i3, double %ub_load_14, double %sel_tmp5_i3

]]></Node>
<StgValue><ssdm name="p_0_i4"/></StgValue>
</operation>

<operation id="2592" st_id="620" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="954">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:28  %tmp_203 = add i15 %tmp_109, %tmp_272

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="2593" st_id="620" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="954">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="64" op_0_bw="15">
<![CDATA[
:29  %tmp_203_cast = zext i15 %tmp_203 to i64

]]></Node>
<StgValue><ssdm name="tmp_203_cast"/></StgValue>
</operation>

<operation id="2594" st_id="620" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="954">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %uc_addr_16 = getelementptr [10000 x double]* %uc, i64 0, i64 %tmp_203_cast

]]></Node>
<StgValue><ssdm name="uc_addr_16"/></StgValue>
</operation>

<operation id="2595" st_id="620" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="954">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:31  store double %p_0_i4, double* %uc_addr_16, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2596" st_id="620" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="954">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="0" op_0_bw="0">
<![CDATA[
:32  br label %22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="621" st_id="621">

<operation id="2597" st_id="621" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="955">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %place_6 = call fastcc i4 @on_structure_corner(i32 %x_assign_7, i32 %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="place_6"/></StgValue>
</operation>
</state>

<state id="622" st_id="622">

<operation id="2598" st_id="622" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="956">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %place_6 = call fastcc i4 @on_structure_corner(i32 %x_assign_7, i32 %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="place_6"/></StgValue>
</operation>
</state>

<state id="623" st_id="623">

<operation id="2599" st_id="623" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="957">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %tmp_101 = icmp eq i4 %place_6, 0

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="2600" st_id="623" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="957">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_101, label %._crit_edge26, label %21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2601" st_id="623" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="958">
<or_exp><and_exp><literal name="tmp_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="15" op_0_bw="32">
<![CDATA[
:0  %tmp_288 = trunc i32 %y_assign to i15

]]></Node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>

<operation id="2602" st_id="623" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="958">
<or_exp><and_exp><literal name="tmp_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:1  %tmp_289 = add i15 -1, %tmp_288

]]></Node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="2603" st_id="623" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="958">
<or_exp><and_exp><literal name="tmp_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:2  %tmp_219 = add i15 %tmp_109, %tmp_289

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="2604" st_id="623" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="958">
<or_exp><and_exp><literal name="tmp_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="64" op_0_bw="15">
<![CDATA[
:3  %tmp_219_cast = zext i15 %tmp_219 to i64

]]></Node>
<StgValue><ssdm name="tmp_219_cast"/></StgValue>
</operation>

<operation id="2605" st_id="623" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="958">
<or_exp><and_exp><literal name="tmp_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %ub_addr_24 = getelementptr [10000 x double]* %ub, i64 0, i64 %tmp_219_cast

]]></Node>
<StgValue><ssdm name="ub_addr_24"/></StgValue>
</operation>

<operation id="2606" st_id="623" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="958">
<or_exp><and_exp><literal name="tmp_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="64" op_0_bw="14">
<![CDATA[
:5  %ub_load_18 = load double* %ub_addr_24, align 8

]]></Node>
<StgValue><ssdm name="ub_load_18"/></StgValue>
</operation>

<operation id="2607" st_id="623" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="958">
<or_exp><and_exp><literal name="tmp_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="15" op_0_bw="32">
<![CDATA[
:6  %tmp_290 = trunc i32 %y_assign to i15

]]></Node>
<StgValue><ssdm name="tmp_290"/></StgValue>
</operation>

<operation id="2608" st_id="623" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="958">
<or_exp><and_exp><literal name="tmp_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:7  %tmp_220 = add i15 %tmp_123, %tmp_290

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="2609" st_id="623" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="958">
<or_exp><and_exp><literal name="tmp_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="64" op_0_bw="15">
<![CDATA[
:8  %tmp_220_cast = sext i15 %tmp_220 to i64

]]></Node>
<StgValue><ssdm name="tmp_220_cast"/></StgValue>
</operation>

<operation id="2610" st_id="623" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="958">
<or_exp><and_exp><literal name="tmp_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %ub_addr_25 = getelementptr [10000 x double]* %ub, i64 0, i64 %tmp_220_cast

]]></Node>
<StgValue><ssdm name="ub_addr_25"/></StgValue>
</operation>

<operation id="2611" st_id="623" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="958">
<or_exp><and_exp><literal name="tmp_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="64" op_0_bw="14">
<![CDATA[
:13  %ub_load_19 = load double* %ub_addr_25, align 8

]]></Node>
<StgValue><ssdm name="ub_load_19"/></StgValue>
</operation>

<operation id="2612" st_id="623" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="958">
<or_exp><and_exp><literal name="tmp_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="15" op_0_bw="32">
<![CDATA[
:16  %tmp_291 = trunc i32 %j_3 to i15

]]></Node>
<StgValue><ssdm name="tmp_291"/></StgValue>
</operation>
</state>

<state id="624" st_id="624">

<operation id="2613" st_id="624" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="959">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="64" op_0_bw="14">
<![CDATA[
:5  %ub_load_18 = load double* %ub_addr_24, align 8

]]></Node>
<StgValue><ssdm name="ub_load_18"/></StgValue>
</operation>

<operation id="2614" st_id="624" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="959">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:10  %tmp_221 = add i15 %tmp_117, %tmp_290

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="2615" st_id="624" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="959">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="64" op_0_bw="15">
<![CDATA[
:11  %tmp_221_cast = sext i15 %tmp_221 to i64

]]></Node>
<StgValue><ssdm name="tmp_221_cast"/></StgValue>
</operation>

<operation id="2616" st_id="624" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="959">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %ub_addr_26 = getelementptr [10000 x double]* %ub, i64 0, i64 %tmp_221_cast

]]></Node>
<StgValue><ssdm name="ub_addr_26"/></StgValue>
</operation>

<operation id="2617" st_id="624" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="959">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="64" op_0_bw="14">
<![CDATA[
:13  %ub_load_19 = load double* %ub_addr_25, align 8

]]></Node>
<StgValue><ssdm name="ub_load_19"/></StgValue>
</operation>

<operation id="2618" st_id="624" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="959">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:17  %tmp_222 = add i15 %tmp_109, %tmp_291

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="2619" st_id="624" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="959">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="64" op_0_bw="15">
<![CDATA[
:18  %tmp_222_cast = zext i15 %tmp_222 to i64

]]></Node>
<StgValue><ssdm name="tmp_222_cast"/></StgValue>
</operation>

<operation id="2620" st_id="624" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="959">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %ub_addr_27 = getelementptr [10000 x double]* %ub, i64 0, i64 %tmp_222_cast

]]></Node>
<StgValue><ssdm name="ub_addr_27"/></StgValue>
</operation>

<operation id="2621" st_id="624" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="959">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="64" op_0_bw="14">
<![CDATA[
:20  %ub_load_20 = load double* %ub_addr_27, align 8

]]></Node>
<StgValue><ssdm name="ub_load_20"/></StgValue>
</operation>

<operation id="2622" st_id="624" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="959">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="64" op_0_bw="14">
<![CDATA[
:23  %ub_load_21 = load double* %ub_addr_26, align 8

]]></Node>
<StgValue><ssdm name="ub_load_21"/></StgValue>
</operation>
</state>

<state id="625" st_id="625">

<operation id="2623" st_id="625" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="960">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="64" op_0_bw="14">
<![CDATA[
:20  %ub_load_20 = load double* %ub_addr_27, align 8

]]></Node>
<StgValue><ssdm name="ub_load_20"/></StgValue>
</operation>

<operation id="2624" st_id="625" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="960">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="64" op_0_bw="14">
<![CDATA[
:23  %ub_load_21 = load double* %ub_addr_26, align 8

]]></Node>
<StgValue><ssdm name="ub_load_21"/></StgValue>
</operation>

<operation id="2625" st_id="625" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="960">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:28  %sel_tmp_i9 = icmp eq i4 %place_6, -8

]]></Node>
<StgValue><ssdm name="sel_tmp_i9"/></StgValue>
</operation>

<operation id="2626" st_id="625" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="960">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:30  %sel_tmp2_i6 = icmp eq i4 %place_6, 7

]]></Node>
<StgValue><ssdm name="sel_tmp2_i6"/></StgValue>
</operation>

<operation id="2627" st_id="625" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="960">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:32  %sel_tmp4_i9 = icmp eq i4 %place_6, 6

]]></Node>
<StgValue><ssdm name="sel_tmp4_i9"/></StgValue>
</operation>

<operation id="2628" st_id="625" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="960">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:34  %sel_tmp6_i6 = icmp eq i4 %place_6, 5

]]></Node>
<StgValue><ssdm name="sel_tmp6_i6"/></StgValue>
</operation>
</state>

<state id="626" st_id="626">

<operation id="2629" st_id="626" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2491">
<or_exp><and_exp><literal name="sel_tmp6_i6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_254_i = fadd double %ub_load_18, %ub_load_19

]]></Node>
<StgValue><ssdm name="tmp_254_i"/></StgValue>
</operation>

<operation id="2630" st_id="626" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2504">
<or_exp><and_exp><literal name="sel_tmp4_i9" val="1"/>
<literal name="sel_tmp6_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_262_i = fadd double %ub_load_19, %ub_load_20

]]></Node>
<StgValue><ssdm name="tmp_262_i"/></StgValue>
</operation>

<operation id="2631" st_id="626" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2516">
<or_exp><and_exp><literal name="sel_tmp2_i6" val="1"/>
<literal name="sel_tmp4_i9" val="0"/>
<literal name="sel_tmp6_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %tmp_270_i = fadd double %ub_load_20, %ub_load_21

]]></Node>
<StgValue><ssdm name="tmp_270_i"/></StgValue>
</operation>

<operation id="2632" st_id="626" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2527">
<or_exp><and_exp><literal name="sel_tmp_i9" val="1"/>
<literal name="sel_tmp2_i6" val="0"/>
<literal name="sel_tmp4_i9" val="0"/>
<literal name="sel_tmp6_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:26  %tmp_278_i = fadd double %ub_load_21, %ub_load_18

]]></Node>
<StgValue><ssdm name="tmp_278_i"/></StgValue>
</operation>
</state>

<state id="627" st_id="627">

<operation id="2633" st_id="627" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2492">
<or_exp><and_exp><literal name="sel_tmp6_i6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_254_i = fadd double %ub_load_18, %ub_load_19

]]></Node>
<StgValue><ssdm name="tmp_254_i"/></StgValue>
</operation>

<operation id="2634" st_id="627" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2505">
<or_exp><and_exp><literal name="sel_tmp4_i9" val="1"/>
<literal name="sel_tmp6_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_262_i = fadd double %ub_load_19, %ub_load_20

]]></Node>
<StgValue><ssdm name="tmp_262_i"/></StgValue>
</operation>

<operation id="2635" st_id="627" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2517">
<or_exp><and_exp><literal name="sel_tmp2_i6" val="1"/>
<literal name="sel_tmp4_i9" val="0"/>
<literal name="sel_tmp6_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %tmp_270_i = fadd double %ub_load_20, %ub_load_21

]]></Node>
<StgValue><ssdm name="tmp_270_i"/></StgValue>
</operation>

<operation id="2636" st_id="627" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2528">
<or_exp><and_exp><literal name="sel_tmp_i9" val="1"/>
<literal name="sel_tmp2_i6" val="0"/>
<literal name="sel_tmp4_i9" val="0"/>
<literal name="sel_tmp6_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:26  %tmp_278_i = fadd double %ub_load_21, %ub_load_18

]]></Node>
<StgValue><ssdm name="tmp_278_i"/></StgValue>
</operation>
</state>

<state id="628" st_id="628">

<operation id="2637" st_id="628" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2493">
<or_exp><and_exp><literal name="sel_tmp6_i6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_254_i = fadd double %ub_load_18, %ub_load_19

]]></Node>
<StgValue><ssdm name="tmp_254_i"/></StgValue>
</operation>

<operation id="2638" st_id="628" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2506">
<or_exp><and_exp><literal name="sel_tmp4_i9" val="1"/>
<literal name="sel_tmp6_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_262_i = fadd double %ub_load_19, %ub_load_20

]]></Node>
<StgValue><ssdm name="tmp_262_i"/></StgValue>
</operation>

<operation id="2639" st_id="628" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2518">
<or_exp><and_exp><literal name="sel_tmp2_i6" val="1"/>
<literal name="sel_tmp4_i9" val="0"/>
<literal name="sel_tmp6_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %tmp_270_i = fadd double %ub_load_20, %ub_load_21

]]></Node>
<StgValue><ssdm name="tmp_270_i"/></StgValue>
</operation>

<operation id="2640" st_id="628" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2529">
<or_exp><and_exp><literal name="sel_tmp_i9" val="1"/>
<literal name="sel_tmp2_i6" val="0"/>
<literal name="sel_tmp4_i9" val="0"/>
<literal name="sel_tmp6_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:26  %tmp_278_i = fadd double %ub_load_21, %ub_load_18

]]></Node>
<StgValue><ssdm name="tmp_278_i"/></StgValue>
</operation>
</state>

<state id="629" st_id="629">

<operation id="2641" st_id="629" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2494">
<or_exp><and_exp><literal name="sel_tmp6_i6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_254_i = fadd double %ub_load_18, %ub_load_19

]]></Node>
<StgValue><ssdm name="tmp_254_i"/></StgValue>
</operation>

<operation id="2642" st_id="629" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2507">
<or_exp><and_exp><literal name="sel_tmp4_i9" val="1"/>
<literal name="sel_tmp6_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_262_i = fadd double %ub_load_19, %ub_load_20

]]></Node>
<StgValue><ssdm name="tmp_262_i"/></StgValue>
</operation>

<operation id="2643" st_id="629" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2519">
<or_exp><and_exp><literal name="sel_tmp2_i6" val="1"/>
<literal name="sel_tmp4_i9" val="0"/>
<literal name="sel_tmp6_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %tmp_270_i = fadd double %ub_load_20, %ub_load_21

]]></Node>
<StgValue><ssdm name="tmp_270_i"/></StgValue>
</operation>

<operation id="2644" st_id="629" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2530">
<or_exp><and_exp><literal name="sel_tmp_i9" val="1"/>
<literal name="sel_tmp2_i6" val="0"/>
<literal name="sel_tmp4_i9" val="0"/>
<literal name="sel_tmp6_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:26  %tmp_278_i = fadd double %ub_load_21, %ub_load_18

]]></Node>
<StgValue><ssdm name="tmp_278_i"/></StgValue>
</operation>
</state>

<state id="630" st_id="630">

<operation id="2645" st_id="630" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2495">
<or_exp><and_exp><literal name="sel_tmp6_i6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_254_i = fadd double %ub_load_18, %ub_load_19

]]></Node>
<StgValue><ssdm name="tmp_254_i"/></StgValue>
</operation>

<operation id="2646" st_id="630" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2508">
<or_exp><and_exp><literal name="sel_tmp4_i9" val="1"/>
<literal name="sel_tmp6_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_262_i = fadd double %ub_load_19, %ub_load_20

]]></Node>
<StgValue><ssdm name="tmp_262_i"/></StgValue>
</operation>

<operation id="2647" st_id="630" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2520">
<or_exp><and_exp><literal name="sel_tmp2_i6" val="1"/>
<literal name="sel_tmp4_i9" val="0"/>
<literal name="sel_tmp6_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %tmp_270_i = fadd double %ub_load_20, %ub_load_21

]]></Node>
<StgValue><ssdm name="tmp_270_i"/></StgValue>
</operation>

<operation id="2648" st_id="630" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2531">
<or_exp><and_exp><literal name="sel_tmp_i9" val="1"/>
<literal name="sel_tmp2_i6" val="0"/>
<literal name="sel_tmp4_i9" val="0"/>
<literal name="sel_tmp6_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:26  %tmp_278_i = fadd double %ub_load_21, %ub_load_18

]]></Node>
<StgValue><ssdm name="tmp_278_i"/></StgValue>
</operation>
</state>

<state id="631" st_id="631">

<operation id="2649" st_id="631" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2485">
<or_exp><and_exp><literal name="sel_tmp6_i6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_255_i = fmul double %tmp_254_i, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_255_i"/></StgValue>
</operation>

<operation id="2650" st_id="631" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2497">
<or_exp><and_exp><literal name="sel_tmp4_i9" val="1"/>
<literal name="sel_tmp6_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %tmp_263_i = fmul double %tmp_262_i, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_263_i"/></StgValue>
</operation>

<operation id="2651" st_id="631" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2509">
<or_exp><and_exp><literal name="sel_tmp2_i6" val="1"/>
<literal name="sel_tmp4_i9" val="0"/>
<literal name="sel_tmp6_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25  %tmp_271_i = fmul double %tmp_270_i, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_271_i"/></StgValue>
</operation>

<operation id="2652" st_id="631" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2521">
<or_exp><and_exp><literal name="sel_tmp_i9" val="1"/>
<literal name="sel_tmp2_i6" val="0"/>
<literal name="sel_tmp4_i9" val="0"/>
<literal name="sel_tmp6_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %tmp_279_i = fmul double %tmp_278_i, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_279_i"/></StgValue>
</operation>
</state>

<state id="632" st_id="632">

<operation id="2653" st_id="632" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2486">
<or_exp><and_exp><literal name="sel_tmp6_i6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_255_i = fmul double %tmp_254_i, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_255_i"/></StgValue>
</operation>

<operation id="2654" st_id="632" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2498">
<or_exp><and_exp><literal name="sel_tmp4_i9" val="1"/>
<literal name="sel_tmp6_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %tmp_263_i = fmul double %tmp_262_i, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_263_i"/></StgValue>
</operation>

<operation id="2655" st_id="632" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2510">
<or_exp><and_exp><literal name="sel_tmp2_i6" val="1"/>
<literal name="sel_tmp4_i9" val="0"/>
<literal name="sel_tmp6_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25  %tmp_271_i = fmul double %tmp_270_i, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_271_i"/></StgValue>
</operation>

<operation id="2656" st_id="632" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2522">
<or_exp><and_exp><literal name="sel_tmp_i9" val="1"/>
<literal name="sel_tmp2_i6" val="0"/>
<literal name="sel_tmp4_i9" val="0"/>
<literal name="sel_tmp6_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %tmp_279_i = fmul double %tmp_278_i, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_279_i"/></StgValue>
</operation>
</state>

<state id="633" st_id="633">

<operation id="2657" st_id="633" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2487">
<or_exp><and_exp><literal name="sel_tmp6_i6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_255_i = fmul double %tmp_254_i, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_255_i"/></StgValue>
</operation>

<operation id="2658" st_id="633" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2499">
<or_exp><and_exp><literal name="sel_tmp4_i9" val="1"/>
<literal name="sel_tmp6_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %tmp_263_i = fmul double %tmp_262_i, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_263_i"/></StgValue>
</operation>

<operation id="2659" st_id="633" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2511">
<or_exp><and_exp><literal name="sel_tmp2_i6" val="1"/>
<literal name="sel_tmp4_i9" val="0"/>
<literal name="sel_tmp6_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25  %tmp_271_i = fmul double %tmp_270_i, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_271_i"/></StgValue>
</operation>

<operation id="2660" st_id="633" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2523">
<or_exp><and_exp><literal name="sel_tmp_i9" val="1"/>
<literal name="sel_tmp2_i6" val="0"/>
<literal name="sel_tmp4_i9" val="0"/>
<literal name="sel_tmp6_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %tmp_279_i = fmul double %tmp_278_i, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_279_i"/></StgValue>
</operation>
</state>

<state id="634" st_id="634">

<operation id="2661" st_id="634" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2488">
<or_exp><and_exp><literal name="sel_tmp6_i6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_255_i = fmul double %tmp_254_i, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_255_i"/></StgValue>
</operation>

<operation id="2662" st_id="634" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2500">
<or_exp><and_exp><literal name="sel_tmp4_i9" val="1"/>
<literal name="sel_tmp6_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %tmp_263_i = fmul double %tmp_262_i, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_263_i"/></StgValue>
</operation>

<operation id="2663" st_id="634" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2512">
<or_exp><and_exp><literal name="sel_tmp2_i6" val="1"/>
<literal name="sel_tmp4_i9" val="0"/>
<literal name="sel_tmp6_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25  %tmp_271_i = fmul double %tmp_270_i, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_271_i"/></StgValue>
</operation>

<operation id="2664" st_id="634" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2524">
<or_exp><and_exp><literal name="sel_tmp_i9" val="1"/>
<literal name="sel_tmp2_i6" val="0"/>
<literal name="sel_tmp4_i9" val="0"/>
<literal name="sel_tmp6_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %tmp_279_i = fmul double %tmp_278_i, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_279_i"/></StgValue>
</operation>
</state>

<state id="635" st_id="635">

<operation id="2665" st_id="635" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2489">
<or_exp><and_exp><literal name="sel_tmp6_i6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_255_i = fmul double %tmp_254_i, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_255_i"/></StgValue>
</operation>

<operation id="2666" st_id="635" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2501">
<or_exp><and_exp><literal name="sel_tmp4_i9" val="1"/>
<literal name="sel_tmp6_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %tmp_263_i = fmul double %tmp_262_i, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_263_i"/></StgValue>
</operation>

<operation id="2667" st_id="635" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2513">
<or_exp><and_exp><literal name="sel_tmp2_i6" val="1"/>
<literal name="sel_tmp4_i9" val="0"/>
<literal name="sel_tmp6_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25  %tmp_271_i = fmul double %tmp_270_i, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_271_i"/></StgValue>
</operation>

<operation id="2668" st_id="635" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2525">
<or_exp><and_exp><literal name="sel_tmp_i9" val="1"/>
<literal name="sel_tmp2_i6" val="0"/>
<literal name="sel_tmp4_i9" val="0"/>
<literal name="sel_tmp6_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %tmp_279_i = fmul double %tmp_278_i, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_279_i"/></StgValue>
</operation>
</state>

<state id="636" st_id="636">

<operation id="2669" st_id="636" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2490">
<or_exp><and_exp><literal name="sel_tmp6_i6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %tmp_255_i = fmul double %tmp_254_i, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_255_i"/></StgValue>
</operation>

<operation id="2670" st_id="636" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2502">
<or_exp><and_exp><literal name="sel_tmp4_i9" val="1"/>
<literal name="sel_tmp6_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22  %tmp_263_i = fmul double %tmp_262_i, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_263_i"/></StgValue>
</operation>

<operation id="2671" st_id="636" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2514">
<or_exp><and_exp><literal name="sel_tmp2_i6" val="1"/>
<literal name="sel_tmp4_i9" val="0"/>
<literal name="sel_tmp6_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25  %tmp_271_i = fmul double %tmp_270_i, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_271_i"/></StgValue>
</operation>

<operation id="2672" st_id="636" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2526">
<or_exp><and_exp><literal name="sel_tmp_i9" val="1"/>
<literal name="sel_tmp2_i6" val="0"/>
<literal name="sel_tmp4_i9" val="0"/>
<literal name="sel_tmp6_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %tmp_279_i = fmul double %tmp_278_i, 5.000000e-01

]]></Node>
<StgValue><ssdm name="tmp_279_i"/></StgValue>
</operation>
</state>

<state id="637" st_id="637">

<operation id="2673" st_id="637" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2515">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
<literal name="tmp_81" val="1"/>
<literal name="tmp_93" val="1"/>
<literal name="tmp_101" val="0"/>
<literal name="sel_tmp2_i6" val="0"/>
<literal name="sel_tmp4_i9" val="0"/>
<literal name="sel_tmp6_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %sel_tmp1_i9 = select i1 %sel_tmp_i9, double %tmp_279_i, double 0.000000e+00

]]></Node>
<StgValue><ssdm name="sel_tmp1_i9"/></StgValue>
</operation>

<operation id="2674" st_id="637" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2503">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
<literal name="tmp_81" val="1"/>
<literal name="tmp_93" val="1"/>
<literal name="tmp_101" val="0"/>
<literal name="sel_tmp4_i9" val="0"/>
<literal name="sel_tmp6_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %sel_tmp3_i9 = select i1 %sel_tmp2_i6, double %tmp_271_i, double %sel_tmp1_i9

]]></Node>
<StgValue><ssdm name="sel_tmp3_i9"/></StgValue>
</operation>

<operation id="2675" st_id="637" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2496">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
<literal name="tmp_81" val="1"/>
<literal name="tmp_93" val="1"/>
<literal name="tmp_101" val="0"/>
<literal name="sel_tmp6_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %sel_tmp5_i6 = select i1 %sel_tmp4_i9, double %tmp_263_i, double %sel_tmp3_i9

]]></Node>
<StgValue><ssdm name="sel_tmp5_i6"/></StgValue>
</operation>

<operation id="2676" st_id="637" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="972">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
<literal name="tmp_81" val="1"/>
<literal name="tmp_93" val="1"/>
<literal name="tmp_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %p_0_i7 = select i1 %sel_tmp6_i6, double %tmp_255_i, double %sel_tmp5_i6

]]></Node>
<StgValue><ssdm name="p_0_i7"/></StgValue>
</operation>

<operation id="2677" st_id="637" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="972">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
<literal name="tmp_81" val="1"/>
<literal name="tmp_93" val="1"/>
<literal name="tmp_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:36  %tmp_223 = add i15 %tmp_109, %tmp_290

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="2678" st_id="637" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="972">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
<literal name="tmp_81" val="1"/>
<literal name="tmp_93" val="1"/>
<literal name="tmp_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="64" op_0_bw="15">
<![CDATA[
:37  %tmp_223_cast = zext i15 %tmp_223 to i64

]]></Node>
<StgValue><ssdm name="tmp_223_cast"/></StgValue>
</operation>

<operation id="2679" st_id="637" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="972">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
<literal name="tmp_81" val="1"/>
<literal name="tmp_93" val="1"/>
<literal name="tmp_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %uc_addr_22 = getelementptr [10000 x double]* %uc, i64 0, i64 %tmp_223_cast

]]></Node>
<StgValue><ssdm name="uc_addr_22"/></StgValue>
</operation>

<operation id="2680" st_id="637" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="972">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
<literal name="tmp_81" val="1"/>
<literal name="tmp_93" val="1"/>
<literal name="tmp_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="0" op_0_bw="64" op_1_bw="14">
<![CDATA[
:39  store double %p_0_i7, double* %uc_addr_22, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2681" st_id="637" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="972">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
<literal name="tmp_81" val="1"/>
<literal name="tmp_93" val="1"/>
<literal name="tmp_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="0" op_0_bw="0">
<![CDATA[
:40  br label %._crit_edge26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2682" st_id="637" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="975">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
<literal name="tmp_81" val="1"/>
<literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge26:0  br label %22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2683" st_id="637" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="978">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
<literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2684" st_id="637" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="981">
<or_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2685" st_id="637" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="984">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="638" st_id="638">

<operation id="2686" st_id="638" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
burst.wr.header:0  %indvar = phi i14 [ %indvar_next, %burst.wr.body ], [ 0, %burst.wr.header.preheader ]

]]></Node>
<StgValue><ssdm name="indvar"/></StgValue>
</operation>

<operation id="2687" st_id="638" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
burst.wr.header:1  %exitcond = icmp eq i14 %indvar, -6384

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="2688" st_id="638" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
burst.wr.header:2  %indvar_next = add i14 %indvar, 1

]]></Node>
<StgValue><ssdm name="indvar_next"/></StgValue>
</operation>

<operation id="2689" st_id="638" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.wr.header:3  br i1 %exitcond, label %memcpy.tail, label %burst.wr.body

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2690" st_id="638" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="64" op_0_bw="14">
<![CDATA[
burst.wr.body:4  %tmp_63 = zext i14 %indvar to i64

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="2691" st_id="638" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body:5  %uc_addr_1 = getelementptr [10000 x double]* %uc, i64 0, i64 %tmp_63

]]></Node>
<StgValue><ssdm name="uc_addr_1"/></StgValue>
</operation>

<operation id="2692" st_id="638" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="64" op_0_bw="14">
<![CDATA[
burst.wr.body:6  %uc_load = load double* %uc_addr_1, align 8

]]></Node>
<StgValue><ssdm name="uc_load"/></StgValue>
</operation>
</state>

<state id="639" st_id="639">

<operation id="2693" st_id="639" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="64" op_0_bw="14">
<![CDATA[
burst.wr.body:6  %uc_load = load double* %uc_addr_1, align 8

]]></Node>
<StgValue><ssdm name="uc_load"/></StgValue>
</operation>
</state>

<state id="640" st_id="640">

<operation id="2694" st_id="640" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.wr.body:0  %empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10000, i64 10000, i64 10000) nounwind

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="2695" st_id="640" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.wr.body:1  %burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind

]]></Node>
<StgValue><ssdm name="burstwrite_rbegin"/></StgValue>
</operation>

<operation id="2696" st_id="640" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burst.wr.body:2  %empty_55 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str29) nounwind

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="2697" st_id="640" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.wr.body:3  %empty_56 = call i32 (...)* @_ssdm_op_SpecLoopName([21 x i8]* @memcpy_OC_result_OC_s) nounwind

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="2698" st_id="640" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="8">
<![CDATA[
burst.wr.body:7  call void @_ssdm_op_Write.m_axi.doubleP(double* %result, double %uc_load, i8 -1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2699" st_id="640" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burst.wr.body:8  %burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin) nounwind

]]></Node>
<StgValue><ssdm name="burstwrite_rend"/></StgValue>
</operation>

<operation id="2700" st_id="640" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.body:9  br label %burst.wr.header

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="641" st_id="641">

<operation id="2701" st_id="641" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="985">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="1" op_0_bw="1" op_1_bw="64">
<![CDATA[
memcpy.tail:0  %result_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.doubleP(double* %result) nounwind

]]></Node>
<StgValue><ssdm name="result_wr_resp"/></StgValue>
</operation>
</state>

<state id="642" st_id="642">

<operation id="2702" st_id="642" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="986">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="1" op_0_bw="1" op_1_bw="64">
<![CDATA[
memcpy.tail:0  %result_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.doubleP(double* %result) nounwind

]]></Node>
<StgValue><ssdm name="result_wr_resp"/></StgValue>
</operation>
</state>

<state id="643" st_id="643">

<operation id="2703" st_id="643" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="987">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="1" op_0_bw="1" op_1_bw="64">
<![CDATA[
memcpy.tail:0  %result_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.doubleP(double* %result) nounwind

]]></Node>
<StgValue><ssdm name="result_wr_resp"/></StgValue>
</operation>
</state>

<state id="644" st_id="644">

<operation id="2704" st_id="644" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="988">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="1" op_0_bw="1" op_1_bw="64">
<![CDATA[
memcpy.tail:0  %result_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.doubleP(double* %result) nounwind

]]></Node>
<StgValue><ssdm name="result_wr_resp"/></StgValue>
</operation>
</state>

<state id="645" st_id="645">

<operation id="2705" st_id="645" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="989">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="1" op_0_bw="1" op_1_bw="64">
<![CDATA[
memcpy.tail:0  %result_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.doubleP(double* %result) nounwind

]]></Node>
<StgValue><ssdm name="result_wr_resp"/></StgValue>
</operation>

<operation id="2706" st_id="645" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="989">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="0">
<![CDATA[
memcpy.tail:1  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
