

================================================================
== Vivado HLS Report for 'iq_mult'
================================================================
* Date:           Tue Dec 22 13:01:29 2020

* Version:        2019.1.2 (Build 2614775 on Fri Aug 09 16:45:44 MDT 2019)
* Project:        up_conv
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.050|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      2|       0|      67|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      15|    -|
|Register         |        -|      -|      94|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      2|      94|      82|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1090|    900|  437200|  218600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |tmp_i_fu_116_p2                   |     *    |      2|  0|  21|           8|          32|
    |y                                 |     +    |      0|  0|  32|          32|          32|
    |tmp_q_fu_128_p2                   |    and   |      0|  0|   8|           8|           8|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   1|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   1|           1|           1|
    |select_ln35_fu_121_p3             |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      2|  0|  67|          52|          78|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_done        |   3|          2|    1|          2|
    |i_tmp_blk_n    |   3|          2|    1|          2|
    |q_tmp_blk_n    |   3|          2|    1|          2|
    |ref_i_V_blk_n  |   3|          2|    1|          2|
    |ref_q_V_blk_n  |   3|          2|    1|          2|
    +---------------+----+-----------+-----+-----------+
    |Total          |  15|         10|    5|         10|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |i_tmp_read_reg_153                  |  32|   0|   32|          0|
    |q_tmp_read_reg_158                  |   1|   0|    1|          0|
    |q_tmp_read_reg_158_pp0_iter1_reg    |   1|   0|    1|          0|
    |ref_i_V_read_reg_143                |   8|   0|    8|          0|
    |ref_q_V_read_reg_148                |   8|   0|    8|          0|
    |ref_q_V_read_reg_148_pp0_iter1_reg  |   8|   0|    8|          0|
    |tmp_i_reg_163                       |  32|   0|   32|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               |  94|   0|   94|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |    iq_mult   | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |    iq_mult   | return value |
|ap_start         |  in |    1| ap_ctrl_hs |    iq_mult   | return value |
|ap_done          | out |    1| ap_ctrl_hs |    iq_mult   | return value |
|ap_continue      |  in |    1| ap_ctrl_hs |    iq_mult   | return value |
|ap_idle          | out |    1| ap_ctrl_hs |    iq_mult   | return value |
|ap_ready         | out |    1| ap_ctrl_hs |    iq_mult   | return value |
|ref_i_V_dout     |  in |    8|   ap_fifo  |    ref_i_V   |    pointer   |
|ref_i_V_empty_n  |  in |    1|   ap_fifo  |    ref_i_V   |    pointer   |
|ref_i_V_read     | out |    1|   ap_fifo  |    ref_i_V   |    pointer   |
|ref_q_V_dout     |  in |    8|   ap_fifo  |    ref_q_V   |    pointer   |
|ref_q_V_empty_n  |  in |    1|   ap_fifo  |    ref_q_V   |    pointer   |
|ref_q_V_read     | out |    1|   ap_fifo  |    ref_q_V   |    pointer   |
|i_tmp_dout       |  in |   32|   ap_fifo  |     i_tmp    |    pointer   |
|i_tmp_empty_n    |  in |    1|   ap_fifo  |     i_tmp    |    pointer   |
|i_tmp_read       | out |    1|   ap_fifo  |     i_tmp    |    pointer   |
|q_tmp_dout       |  in |    1|   ap_fifo  |     q_tmp    |    pointer   |
|q_tmp_empty_n    |  in |    1|   ap_fifo  |     q_tmp    |    pointer   |
|q_tmp_read       | out |    1|   ap_fifo  |     q_tmp    |    pointer   |
|y                | out |   32|   ap_vld   |       y      |    pointer   |
|y_ap_vld         | out |    1|   ap_vld   |       y      |    pointer   |
+-----------------+-----+-----+------------+--------------+--------------+

