INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/canny/Documents/5th Year ECE/Project/PYNQ/Tutorials/cb4cled/cb4cled-jn-application/CB4CLED/vhdl/xilinxprj/CB4CLED_Top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
