
---------- Begin Simulation Statistics ----------
final_tick                               3000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 188435                       # Simulator instruction rate (inst/s)
host_mem_usage                              134382824                       # Number of bytes of host memory used
host_op_rate                                   222239                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 42131.69                       # Real time elapsed on the host
host_tick_rate                               47990625                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  7939086043                       # Number of instructions simulated
sim_ops                                    9363323255                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.021926                       # Number of seconds simulated
sim_ticks                                2021925967074                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   409                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6571405                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      13142810                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     46.123719                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       483304380                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups   1047843468                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      2116135                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    936879891                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     27487488                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     27491055                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         3567                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups      1202821897                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS       101182078                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           45                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads        2040209421                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes       1921989042                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1696192                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches         1184634610                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     433882670                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     60399057                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     36830994                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   5939086042                       # Number of instructions committed
system.switch_cpus.commit.committedOps     7019922532                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   4843333676                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.449399                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.536512                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   3069231634     63.37%     63.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    461351391      9.53%     72.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    357197454      7.38%     80.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3    106433144      2.20%     82.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4    225029406      4.65%     87.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     54914141      1.13%     88.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     67929740      1.40%     89.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     67364096      1.39%     91.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    433882670      8.96%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   4843333676                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls    100885063                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        6333431826                       # Number of committed integer instructions.
system.switch_cpus.commit.loads            1409638438                       # Number of loads committed
system.switch_cpus.commit.membars            67108927                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   4218681139     60.10%     60.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult    248325209      3.54%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       419420      0.01%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead   1409638438     20.08%     83.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite   1142858326     16.28%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   7019922532                       # Class of committed instruction
system.switch_cpus.commit.refs             2552496764                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         225453756                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          5939086042                       # Number of Instructions Simulated
system.switch_cpus.committedOps            7019922532                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.816412                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.816412                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    3487193012                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred        629657                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    482012089                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     7078084060                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        310874471                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         794476099                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1770511                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts         67391                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles     254428745                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches          1202821897                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         704821999                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            4139997255                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        241501                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           22                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             6024236946                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles         4380908                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.248069                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    706555111                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    611973946                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.242433                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   4848742844                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.467090                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.731471                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       3449335220     71.14%     71.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        252226893      5.20%     76.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2        104329383      2.15%     78.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        122400224      2.52%     81.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4        108196674      2.23%     83.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         76356658      1.57%     84.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6        174079725      3.59%     88.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         68138285      1.41%     89.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        493679782     10.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   4848742844                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                     482                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      2339313                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches       1187361770                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.479671                       # Inst execution rate
system.switch_cpus.iew.exec_refs           2695043565                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores         1144731401                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         3639158                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts    1416758898                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     60610005                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts       223766                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts   1148511774                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   7056733922                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts    1550312164                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1771477                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    7174543022                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        3553571                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     681437981                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1770511                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     684993544                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          289                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads    237686778                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         3916                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation       115921                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads    137503783                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      7120427                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      5653415                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents       115921                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      1079619                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      1259694                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        6760557671                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            7035669359                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.584116                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        3948947873                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.451029                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             7035923881                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       8778665023                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      5000674047                       # number of integer regfile writes
system.switch_cpus.ipc                       1.224871                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.224871                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    4231860237     58.97%     58.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult    248449950      3.46%     62.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     62.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     62.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     62.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     62.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     62.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     62.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     62.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            4      0.00%     62.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     62.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     62.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     62.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     62.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     62.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     62.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       419832      0.01%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead   1550363928     21.60%     84.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite   1145220548     15.96%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     7176314499                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt           168981278                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.023547                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        15182277      8.98%      8.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult       13443119      7.96%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     16.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       71259834     42.17%     59.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      69096048     40.89%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     6978760666                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads  18670944500                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   6810066006                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   6867268796                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         6996123916                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        7176314499                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     60610006                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     36811242                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        32436                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       210949                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     32257330                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   4848742844                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.480036                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.115364                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   2620684261     54.05%     54.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    609498699     12.57%     66.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    397800639      8.20%     74.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    333872052      6.89%     81.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    280703750      5.79%     87.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    253762116      5.23%     92.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6    171663718      3.54%     96.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     98070394      2.02%     98.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     82687215      1.71%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   4848742844                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.480036                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      366535111                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    699441056                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    225603353                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    226391952                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads    127940247                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     73032298                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads   1416758898                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores   1148511774                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      8613975431                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      241594592                       # number of misc regfile writes
system.switch_cpus.numCycles               4848743326                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       741259730                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    7100701490                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents      202372985                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        415601076                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      374089683                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents       9530777                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups   11381981178                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     7071370464                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   7155058921                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         932496653                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents      353489735                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1770511                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles    1030117532                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         54357294                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   8682991787                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   1727497336                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     74243948                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts        1459785336                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     60610415                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups    150679976                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads          11466199215                       # The number of ROB reads
system.switch_cpus.rob.rob_writes         14119128208                       # The number of ROB writes
system.switch_cpus.timesIdled                       7                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads        150469748                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes        75347004                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     13258405                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         6586                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     26516810                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           6586                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6570178                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5228260                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1343145                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1227                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1227                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6570178                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      9706335                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port     10007880                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     19714215                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               19714215                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    743292288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    767064832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1510357120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1510357120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6571405                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6571405    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6571405                       # Request fanout histogram
system.membus.reqLayer0.occupancy         30206210212                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.5                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         31169847379                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        61290518331                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          13257178                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     16967609                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           33                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2868754                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1227                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1227                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            33                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13257145                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           99                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     39775116                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              39775215                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         8448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   3199708288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3199716736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6577991                       # Total snoops (count)
system.tol2bus.snoopTraffic                 669217280                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         19836396                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000332                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.018220                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               19829809     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   6587      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           19836396                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        30638798946                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       27643705620                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             68805                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         1920                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    414135296                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         414137216                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    329155072                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      329155072                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      3235432                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            3235447                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks      2571524                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           2571524                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst          950                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    204822186                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            204823135                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst          950                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total             950                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     162792841                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           162792841                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     162792841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst          950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    204822186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           367615976                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   5143048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        30.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   6440656.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000142799546                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       285482                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       285482                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState           12742377                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           4860142                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    3235447                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   2571524                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  6470894                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 5143048                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                 30208                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0          1455996                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           708654                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            26216                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           613620                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           905394                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           265490                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                8                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                4                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             1636                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               4                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           26212                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          132696                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          841974                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15         1462780                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           825974                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1           708546                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            13930                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3           576734                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           904440                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           275260                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9             1636                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           26212                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13          132710                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14          838791                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          838784                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.13                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 71455733534                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               32203430000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           192218596034                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    11094.43                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               29844.43                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 5603922                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                4507909                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                87.01                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               87.65                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              6470894                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             5143048                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                3219844                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                3219081                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                    878                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                    879                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                284349                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                284378                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                285830                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                285831                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                285483                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                285483                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                285488                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                285489                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                286915                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                286914                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                285483                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                286969                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                286971                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                285485                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                285484                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                285485                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                285483                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                285482                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    31                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      1471871                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   503.683315                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   377.526063                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   343.761441                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        25175      1.71%      1.71% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       365580     24.84%     26.55% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       211019     14.34%     40.88% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511       230480     15.66%     56.54% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        99452      6.76%     63.30% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        79239      5.38%     68.68% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        81547      5.54%     74.22% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        77097      5.24%     79.46% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151       302282     20.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      1471871                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       285482                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     22.560694                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    22.054065                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     4.906370                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::10-11            1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-13            8      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::14-15          150      0.05%      0.06% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-17        36238     12.69%     12.75% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::18-19        40078     14.04%     26.79% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-21        47556     16.66%     43.45% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::22-23        43071     15.09%     58.53% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-25        45191     15.83%     74.36% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::26-27        21287      7.46%     81.82% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-29        12480      4.37%     86.19% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::30-31        16885      5.91%     92.11% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-33        11683      4.09%     96.20% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::34-35        10417      3.65%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-37          436      0.15%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::42-43            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       285482                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       285482                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     18.015206                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    18.013553                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.247666                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            1103      0.39%      0.39% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              29      0.01%      0.40% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18          281048     98.45%     98.84% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19              32      0.01%     98.85% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            3268      1.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       285482                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             412203904                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                1933312                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              329153088                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              414137216                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           329155072                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      203.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      162.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   204.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   162.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        2.86                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    1.59                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   1.27                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 2021925928578                       # Total gap between requests
system.mem_ctrls0.avgGap                    348189.43                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         1920                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    412201984                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    329153088                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 949.589664145072                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 203866012.263798147440                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 162791859.524079889059                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           30                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      6470864                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      5143048                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1254422                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 192217341612                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 46926851080377                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     41814.07                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     29705.05                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks   9124326.87                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   87.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          3704481900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          1968978825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        17602270560                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        9595054260                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    159609100560.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    552586050840                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    311083809600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      1056149746545                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       522.348377                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 802541711161                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  67516540000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 1151867715913                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          6804684180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          3616771620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        28384227480                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy       17251494480                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    159609100560.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    739401822600                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    153765390720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      1108833491640                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       548.404595                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 392875491276                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  67516540000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 1561533935798                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    427000320                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         427002624                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    340062208                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      340062208                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      3335940                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            3335958                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      2656736                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           2656736                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         1140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    211184943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            211186082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         1140                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            1140                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     168187270                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           168187270                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     168187270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         1140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    211184943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           379373352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   5313472.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        36.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   6589199.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000159672998                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       295313                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       295313                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState           13037997                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           5021688                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    3335958                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   2656736                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  6671916                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 5313472                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                 82681                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0          1483561                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           707279                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            87432                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           695862                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           918301                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           276982                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                8                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                8                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8              820                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          117954                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          841096                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15         1459928                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           838828                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1           694630                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            65800                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3           734031                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           919180                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           265430                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13          117958                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14          838800                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          838784                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.24                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 76590563813                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               32946175000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           200138720063                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    11623.59                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               30373.59                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 5633593                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                4621724                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                85.50                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               86.98                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              6671916                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             5313472                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                3294338                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                3294051                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                    418                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                    420                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      5                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      3                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                288726                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                288824                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                295324                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                296118                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                296109                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                295314                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                295313                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                295824                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                295837                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                295868                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                297454                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                296916                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                296228                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                297237                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                296327                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                295314                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                295313                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                295313                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                    98                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      1647359                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   462.419706                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   339.228205                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   340.311508                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        30884      1.87%      1.87% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       493495     29.96%     31.83% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       257928     15.66%     47.49% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511       238781     14.49%     61.98% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        96903      5.88%     67.87% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        78818      4.78%     72.65% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        82363      5.00%     77.65% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        70131      4.26%     81.91% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151       298056     18.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      1647359                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       295313                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     22.312641                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    21.810014                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     4.940601                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-9              1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::10-11            3      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-13           35      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::14-15        11878      4.02%      4.04% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-17        25229      8.54%     12.58% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::18-19        32698     11.07%     23.65% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-21        54810     18.56%     42.21% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::22-23        52685     17.84%     60.05% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-25        45212     15.31%     75.36% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::26-27        32725     11.08%     86.44% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-29        19753      6.69%     93.13% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::30-31        12478      4.23%     97.36% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-33          999      0.34%     97.69% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::34-35          539      0.18%     97.88% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-37          234      0.08%     97.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::38-39            1      0.00%     97.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-41          413      0.14%     98.10% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::42-43         5620      1.90%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       295313                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       295313                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.992574                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.988029                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.401979                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            6491      2.20%      2.20% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              97      0.03%      2.23% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18          283233     95.91%     98.14% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19              98      0.03%     98.17% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            5394      1.83%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       295313                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             421711040                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                5291584                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              340060224                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              427002624                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           340062208                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      208.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      168.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   211.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   168.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        2.94                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    1.63                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   1.31                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 2021925578715                       # Total gap between requests
system.mem_ctrls1.avgGap                    337398.44                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         2304                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    421708736                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    340060224                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 1139.507596974087                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 208567842.179834872484                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 168186288.488155215979                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           36                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      6671880                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      5313472                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1837594                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 200136882469                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 47171450897285                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     51044.28                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     29997.07                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks   8877707.63                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   86.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          3767506680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          2002477290                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        17277386280                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        9372729240                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    159609100560.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    558341361360                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    306237351840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      1056607913250                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       522.574976                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 790002884981                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  67516540000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 1164406542093                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          7994636580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          4249250115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        29769751620                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy       18363432780                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    159609100560.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    758144176710                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    137982341760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      1116112690125                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       552.004726                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 351766205440                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  67516540000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 1602643221634                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      6687000                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6687000                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      6687000                       # number of overall hits
system.l2.overall_hits::total                 6687000                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      6571372                       # number of demand (read+write) misses
system.l2.demand_misses::total                6571405                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           33                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      6571372                       # number of overall misses
system.l2.overall_misses::total               6571405                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3268029                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 528675714990                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     528678983019                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3268029                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 528675714990                       # number of overall miss cycles
system.l2.overall_miss_latency::total    528678983019                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           33                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data     13258372                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             13258405                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           33                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data     13258372                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            13258405                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.495639                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.495641                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.495639                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.495641                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 99031.181818                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 80451.344862                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80451.438166                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 99031.181818                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 80451.344862                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80451.438166                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             5228260                       # number of writebacks
system.l2.writebacks::total                   5228260                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      6571372                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6571405                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      6571372                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6571405                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      2985780                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 472572190714                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 472575176494                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      2985780                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 472572190714                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 472575176494                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.495639                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.495641                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.495639                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.495641                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 90478.181818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 71913.778540                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71913.871766                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 90478.181818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 71913.778540                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71913.871766                       # average overall mshr miss latency
system.l2.replacements                        6577991                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     11739349                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         11739349                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     11739349                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     11739349                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           33                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               33                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           33                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           33                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.switch_cpus.data         1227                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1227                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    125873535                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     125873535                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         1227                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1227                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 102586.418093                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102586.418093                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         1227                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1227                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    115388656                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    115388656                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 94041.284434                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94041.284434                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst           33                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               33                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3268029                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3268029                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           33                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             33                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 99031.181818                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99031.181818                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           33                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           33                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      2985780                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2985780                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 90478.181818                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 90478.181818                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      6687000                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6687000                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      6570145                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6570145                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 528549841455                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 528549841455                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data     13257145                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13257145                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.495593                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.495593                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 80447.211052                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80447.211052                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      6570145                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6570145                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 472456802058                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 472456802058                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.495593                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.495593                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 71909.646143                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71909.646143                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         1024                       # Cycle average of tags in use
system.l2.tags.total_refs                    29993454                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6579015                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.558958                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.826082                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       288.090870                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.002788                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   735.080260                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000807                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.281339                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.717852                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          299                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          371                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          311                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 430846935                       # Number of tag accesses
system.l2.tags.data_accesses                430846935                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    978074032926                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   2021925967074                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099772                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    704821948                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2706921720                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099772                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    704821948                       # number of overall hits
system.cpu.icache.overall_hits::total      2706921720                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          785                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           51                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            836                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          785                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           51                       # number of overall misses
system.cpu.icache.overall_misses::total           836                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      4758387                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4758387                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      4758387                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4758387                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2002100557                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    704821999                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2706922556                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100557                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    704821999                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2706922556                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 93301.705882                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5691.850478                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 93301.705882                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5691.850478                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          117                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    58.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          194                       # number of writebacks
system.cpu.icache.writebacks::total               194                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           18                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           18                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           33                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           33                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           33                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3309312                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3309312                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3309312                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3309312                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 100282.181818                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 100282.181818                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 100282.181818                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 100282.181818                       # average overall mshr miss latency
system.cpu.icache.replacements                    194                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099772                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    704821948                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2706921720                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          785                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           51                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           836                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      4758387                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4758387                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100557                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    704821999                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2706922556                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 93301.705882                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5691.850478                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           18                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           33                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           33                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3309312                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3309312                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 100282.181818                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 100282.181818                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.752491                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2706922538                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               818                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3309196.256724                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   601.531189                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    22.221301                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.963992                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.035611                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999603                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      105569980502                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     105569980502                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    778851097                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data   2138404823                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       2917255920                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    778851097                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data   2138404823                       # number of overall hits
system.cpu.dcache.overall_hits::total      2917255920                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      7212603                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     73403328                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       80615931                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      7212603                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     73403328                       # number of overall misses
system.cpu.dcache.overall_misses::total      80615931                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 3352253928165                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 3352253928165                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 3352253928165                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 3352253928165                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    786063700                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data   2211808151                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   2997871851                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    786063700                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data   2211808151                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   2997871851                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009176                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.033187                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.026891                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009176                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.033187                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.026891                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 45668.963785                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41583.020708                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 45668.963785                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41583.020708                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        50425                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          222                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               695                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    72.553957                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          222                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     18507526                       # number of writebacks
system.cpu.dcache.writebacks::total          18507526                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     60145365                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     60145365                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     60145365                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     60145365                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data     13257963                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     13257963                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data     13257963                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     13257963                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 606499920003                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 606499920003                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 606499920003                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 606499920003                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005994                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004422                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005994                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004422                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 45746.086333                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45746.086333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 45746.086333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 45746.086333                       # average overall mshr miss latency
system.cpu.dcache.replacements               20470847                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    421359358                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data   1055949235                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1477308593                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3681555                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     73399238                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      77080793                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 3351790994781                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 3351790994781                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    425040913                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data   1129348473                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1554389386                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008662                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.064993                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.049589                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 45665.201521                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43484.127035                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     60142502                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     60142502                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data     13256736                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     13256736                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 606372511491                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 606372511491                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011738                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008529                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 45740.709590                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45740.709590                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    357491739                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data   1082455588                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total     1439947327                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3531048                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         4090                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3535138                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    462933384                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    462933384                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    361022787                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data   1082459678                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total   1443482465                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009781                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000004                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002449                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 113186.646455                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total   130.951998                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         2863                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2863                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         1227                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1227                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    127408512                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    127408512                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 103837.418093                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 103837.418093                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     18661767                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     60398658                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     79060425                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          128                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          816                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          944                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     67021491                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     67021491                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     18661895                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     60399474                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     79061369                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000014                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000012                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 82134.180147                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70997.342161                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data          407                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          407                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          409                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          409                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data     30441834                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     30441834                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 74429.911980                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74429.911980                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     18661895                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     60398648                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     79060543                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     18661895                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     60398648                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     79060543                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999543                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          3095847991                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          20471103                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            151.230151                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   123.901296                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   132.098247                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.483989                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.516009                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          130                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           60                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses      101012271519                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses     101012271519                       # Number of data accesses

---------- End Simulation Statistics   ----------
