Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Oct  9 13:55:49 2025
| Host         : hvm1 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -file reports/7_3_timing.rpt
| Design       : waiz_benchmark
| Device       : 7vx690t-ffg1761
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 114 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.458        0.000                      0                18839        0.018        0.000                      0                18839        2.100        0.000                       0                 19459  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.458        0.000                      0                18839        0.018        0.000                      0                18839        2.100        0.000                       0                 19459  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.458ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.458ns  (required time - arrival time)
  Source:                 denselayer3/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            denselayer3/output_data_reg[17][4]/CE
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.267ns  (logic 0.204ns (4.781%)  route 4.063ns (95.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.292ns = ( 9.292 - 5.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.628     0.628 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.272     2.900    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=19458, routed)       1.589     4.582    denselayer3/CLK
    SLICE_X94Y115        FDCE                                         r  denselayer3/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y115        FDCE (Prop_fdce_C_Q)         0.204     4.786 r  denselayer3/FSM_onehot_state_reg[2]/Q
                         net (fo=229, routed)         4.063     8.849    denselayer3/output_data
    SLICE_X48Y131        FDCE                                         r  denselayer3/output_data_reg[17][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
    AU28                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.521     5.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.145     7.666    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.749 r  clk_IBUF_BUFG_inst/O
                         net (fo=19458, routed)       1.543     9.292    denselayer3/CLK
    SLICE_X48Y131        FDCE                                         r  denselayer3/output_data_reg[17][4]/C
                         clock pessimism              0.333     9.626    
                         clock uncertainty           -0.035     9.590    
    SLICE_X48Y131        FDCE (Setup_fdce_C_CE)      -0.284     9.306    denselayer3/output_data_reg[17][4]
  -------------------------------------------------------------------
                         required time                          9.306    
                         arrival time                          -8.849    
  -------------------------------------------------------------------
                         slack                                  0.458    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 denselayer3/INPUT_SIZE_rows[12].OUTPUT_SIZE_cols[17].sa/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            denselayer3/sum_all/col_trees[17].column_tree/genblk2[2].genblk1[19].tree_reg[19][1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.208ns (58.567%)  route 0.147ns (41.433%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.067     1.201    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=19458, routed)       0.623     1.850    denselayer3/INPUT_SIZE_rows[12].OUTPUT_SIZE_cols[17].sa/CLK
    SLICE_X70Y150        FDRE                                         r  denselayer3/INPUT_SIZE_rows[12].OUTPUT_SIZE_cols[17].sa/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y150        FDRE (Prop_fdre_C_Q)         0.118     1.968 r  denselayer3/INPUT_SIZE_rows[12].OUTPUT_SIZE_cols[17].sa/data_out_reg[4]/Q
                         net (fo=4, routed)           0.147     2.115    denselayer3/sum_all/col_trees[17].column_tree/genblk2[2].genblk1[19].tree_reg[19][3]_0[0]
    SLICE_X71Y149        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.090     2.205 r  denselayer3/sum_all/col_trees[17].column_tree/genblk2[2].genblk1[19].tree_reg[19][3]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.205    denselayer3/sum_all/col_trees[17].column_tree/p_4_out[1]
    SLICE_X71Y149        FDRE                                         r  denselayer3/sum_all/col_trees[17].column_tree/genblk2[2].genblk1[19].tree_reg[19][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU28                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU28                 IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.139     1.440    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.470 r  clk_IBUF_BUFG_inst/O
                         net (fo=19458, routed)       0.917     2.387    denselayer3/sum_all/col_trees[17].column_tree/CLK
    SLICE_X71Y149        FDRE                                         r  denselayer3/sum_all/col_trees[17].column_tree/genblk2[2].genblk1[19].tree_reg[19][1]/C
                         clock pessimism             -0.270     2.116    
    SLICE_X71Y149        FDRE (Hold_fdre_C_D)         0.071     2.187    denselayer3/sum_all/col_trees[17].column_tree/genblk2[2].genblk1[19].tree_reg[19][1]
  -------------------------------------------------------------------
                         required time                         -2.187    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.018    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            1.538         5.000       3.462      DSP48_X0Y48    softmax/multiply_and_store[1].mow/internal_operation/buff0_reg/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.400         2.500       2.100      SLICE_X25Y154  denselayer2/INPUT_SIZE_rows[51].OUTPUT_SIZE_cols[8].sa/data_out_reg[6]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         2.500       2.150      SLICE_X19Y145  denselayer2/sum_all/col_trees[14].column_tree/genblk2[2].genblk1[17].tree_reg[17][3]/C



