<?xml version="1.0" encoding="UTF-8" standalone="no"?> 

<!-- General board description: vendor, name, etc. -->
<board schema_version="2.1" vendor="srw-gitlab" name="BKB220" display_name="BKB220 Development Board" url="" preset_file="preset.xml">

	<!-- Image of the board -->
	<images>
		<image name="BKB220.jpg" display_name="BKB220 Development Board" sub_type="board">
			<description>BKB220 Development Board</description>
		</image>
	</images>
	
	<!-- Board PCB revision -->
	<compatible_board_revisions>
		<revision id="1">1.0</revision>
	</compatible_board_revisions>

	<!-- Board file revision -->
  	<file_version>3.0</file_version>

	<!-- Board description -->
  	<description>BKB220 is mining board used in Ebang Ebit E9+ bitcoin miner machine. This board features 256MB DDR3 memory, 128MB NAND Flash memory, 10/100MBit Ethernet and speed grade -1 Zynq 7020.</description>

	<!-- Information about board components: fpga part, interfaces, etc. -->
	<components>
	
		<!-- FPGA part -->
		<component name="part0" display_name="BKB220" type="fpga" part_name="xc7z020clg400-1" pin_map_file="part0_pins.xml" vendor="xilinx" spec_url="www.xilinx.com">
			<description>FPGA part on the board</description>
      	
			<!-- Associated FPGA interfaces and IP cores -->
			<interfaces>

				<!-- Zynq 7000 processing system -->
		    	<interface mode="master" name="ps7_fixedio" type="xilinx.com:display_processing_system7:fixedio_rtl:1.0" of_component="ps7_fixedio" preset_proc="ps7_preset"> 
		      		<preferred_ips>
		        		<preferred_ip vendor="xilinx.com" library="ip" name="processing_system7" order="0"/>
		      		</preferred_ips>
		    	</interface>

				<!-- User LEDs: Red and Green (LED6) -->
				<interface mode="master" name="leds_2bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="leds_2bits" preset_proc="leds_2bits_preset">
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="TRI_O" physical_port="leds_2bits_tri_o" dir="out" left="1" right="0"> 
							<pin_maps>
								<pin_map port_index="0" component_pin="leds_2bits_tri_o_0"/> 
								<pin_map port_index="1" component_pin="leds_2bits_tri_o_1"/> 
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>

				<interface mode="master" name="uart_tx" type="xilinx.com:interface:gpio_rtl:1.0" of_component="uart_tx" preset_proc="uart_tx_preset">
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="TRI_O" physical_port="uart_tx_tri_o" dir="out"> 
							<pin_maps>
								<pin_map port_index="0" component_pin="uart_tx_tri_o_0"/> 
						<!--		<pin_map port_index="1" component_pin="uart_tx_tri_o_1"/> -->
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>

				<interface mode="master" name="uart_rx" type="xilinx.com:interface:gpio_rtl:1.0" of_component="uart_rx" preset_proc="uart_rx_preset">
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="TRI_I" physical_port="uart_rx_tri_o" dir="in"> 
							<pin_maps>
								<pin_map port_index="0" component_pin="uart_rx_tri_o_0"/> 
						<!--		<pin_map port_index="1" component_pin="uart_tx_tri_o_1"/> -->
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>



      <interface mode="master" name="hdmi_out" type="digilentinc.com:interface:tmds_rtl:1.0" of_component="hdmi_out" preset_proc="hdmi_out_preset">
        <description>HDMI Out</description>
		<preferred_ips>
			<preferred_ip vendor="digilentinc.com" library="ip" name="rgb2dvi" order="0"/>
		</preferred_ips>
		<port_maps>
          <port_map logical_port="CLK_P" physical_port="TMDS_OUT_clk_p" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="TMDS_OUT_clk_p"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="CLK_N" physical_port="TMDS_OUT_clk_n" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="TMDS_OUT_clk_n"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="DATA_P" physical_port="TMDS_OUT_D_P" dir="out" left="2" right="0">
            <pin_maps>
              <pin_map port_index="0" component_pin="TMDS_OUT_data_p_0"/> 
			  <pin_map port_index="1" component_pin="TMDS_OUT_data_p_1"/> 
			  <pin_map port_index="2" component_pin="TMDS_OUT_data_p_2"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="DATA_N" physical_port="TMDS_OUT_D_N" dir="out" left="2" right="0">
            <pin_maps>
              <pin_map port_index="0" component_pin="TMDS_OUT_data_n_0"/> 
			  <pin_map port_index="1" component_pin="TMDS_OUT_data_n_1"/> 
			  <pin_map port_index="2" component_pin="TMDS_OUT_data_n_2"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>

      <interface mode="master" name="hdmi_out_hpd_led" type="xilinx.com:interface:gpio_rtl:1.0" of_component="hdmi_out_hpd_led" preset_proc="output_1bit_preset">
        <port_maps>
          <port_map logical_port="TRI_O" physical_port="hdmi_tx_hpd" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_tx_hpd"/> 
            </pin_maps>
          </port_map>
		  <port_map logical_port="TRI_I" physical_port="hdmi_tx_hpd" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_tx_hpd"/> 
            </pin_maps>
          </port_map>
		  <port_map logical_port="TRI_T" physical_port="hdmi_tx_hpd" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_tx_hpd"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
	  <interface mode="master" name="hdmi_out_scl" type="xilinx.com:interface:gpio_rtl:1.0" of_component="hdmi_out_scl" preset_proc="output_1bit_preset">
        <port_maps>
          <port_map logical_port="TRI_O" physical_port="hdmi_tx_scl" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_tx_scl"/> 
            </pin_maps>
          </port_map>
		  <port_map logical_port="TRI_I" physical_port="hdmi_tx_scl" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_tx_scl"/> 
            </pin_maps>
          </port_map>
		  <port_map logical_port="TRI_T" physical_port="hdmi_tx_scl" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_tx_scl"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>

	  <interface mode="master" name="hdmi_out_sda" type="xilinx.com:interface:gpio_rtl:1.0" of_component="hdmi_out_sda" preset_proc="output_1bit_preset">
        <port_maps>
          <port_map logical_port="TRI_O" physical_port="hdmi_tx_sda" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_tx_sda"/> 
            </pin_maps>
          </port_map>
		  <port_map logical_port="TRI_I" physical_port="hdmi_tx_sda" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_tx_sda"/> 
            </pin_maps>
          </port_map>
		  <port_map logical_port="TRI_T" physical_port="hdmi_tx_sda" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_tx_sda"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>	

      <interface mode="master" name="hdmi_in" type="digilentinc.com:interface:tmds_rtl:1.0" of_component="hdmi_in" preset_proc="hdmi_in_preset">
        <description>HDMI Out</description>
		<preferred_ips>
			<preferred_ip vendor="digilentinc.com" library="ip" name="rgb2dvi" order="0"/>
		</preferred_ips>
		<port_maps>
          <port_map logical_port="CLK_P" physical_port="TMDS_IN_clk_p" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="TMDS_IN_clk_p"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="CLK_N" physical_port="TMDS_IN_clk_n" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="TMDS_IN_clk_n"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="DATA_P" physical_port="TMDS_IN_D_P" dir="in" left="2" right="0">
            <pin_maps>
              <pin_map port_index="0" component_pin="TMDS_IN_data_p_0"/> 
			  <pin_map port_index="1" component_pin="TMDS_IN_data_p_1"/> 
			  <pin_map port_index="2" component_pin="TMDS_IN_data_p_2"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="DATA_N" physical_port="TMDS_IN_D_N" dir="in" left="2" right="0">
            <pin_maps>
              <pin_map port_index="0" component_pin="TMDS_IN_data_n_0"/> 
			  <pin_map port_index="1" component_pin="TMDS_IN_data_n_1"/> 
			  <pin_map port_index="2" component_pin="TMDS_IN_data_n_2"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>

      <interface mode="master" name="hdmi_in_hpd_led" type="xilinx.com:interface:gpio_rtl:1.0" of_component="hdmi_in_hpd_led" preset_proc="input_1bit_preset">
        <port_maps>
          <port_map logical_port="TRI_O" physical_port="hdmi_rx_hpd" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_rx_hpd"/> 
            </pin_maps>
          </port_map>
		  <port_map logical_port="TRI_I" physical_port="hdmi_rx_hpd" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_rx_hpd"/> 
            </pin_maps>
          </port_map>
		  <port_map logical_port="TRI_T" physical_port="hdmi_rx_hpd" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_rx_hpd"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
	  <interface mode="master" name="hdmi_in_scl" type="xilinx.com:interface:gpio_rtl:1.0" of_component="hdmi_in_scl" preset_proc="input_1bit_preset">
        <port_maps>
          <port_map logical_port="TRI_O" physical_port="hdmi_rx_scl" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_rx_scl"/> 
            </pin_maps>
          </port_map>
		  <port_map logical_port="TRI_I" physical_port="hdmi_rx_scl" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_rx_scl"/> 
            </pin_maps>
          </port_map>
		  <port_map logical_port="TRI_T" physical_port="hdmi_rx_scl" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_rx_scl"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>

	  <interface mode="master" name="hdmi_in_sda" type="xilinx.com:interface:gpio_rtl:1.0" of_component="hdmi_in_sda" preset_proc="input_1bit_preset">
        <port_maps>
          <port_map logical_port="TRI_O" physical_port="hdmi_rx_sda" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_rx_sda"/> 
            </pin_maps>
          </port_map>
		  <port_map logical_port="TRI_I" physical_port="hdmi_rx_sda" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_rx_sda"/> 
            </pin_maps>
          </port_map>
		  <port_map logical_port="TRI_T" physical_port="hdmi_rx_sda" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_rx_sda"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>	






				<interface mode="master" name="btns_4bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="btns_4bits" preset_proc="push_buttons_4bits_preset">
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="TRI_I" physical_port="btns_4bits_tri_i" dir="in" left="3" right="0"> 
							<pin_maps>
								<pin_map port_index="0" component_pin="btns_4bits_tri_i_0"/> 
								<pin_map port_index="1" component_pin="btns_4bits_tri_i_1"/> 
								<pin_map port_index="2" component_pin="btns_4bits_tri_i_2"/> 
								<pin_map port_index="3" component_pin="btns_4bits_tri_i_3"/> 
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>

				<interface mode="master" name="sws_2bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="sws_2bits" preset_proc="dip_switches_2bits_preset">
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="TRI_I" physical_port="sws_2bits_tri_i" dir="in" left="1" right="0"> 
							<pin_maps>
								<pin_map port_index="0" component_pin="sws_2bits_tri_i_0"/> 
								<pin_map port_index="1" component_pin="sws_2bits_tri_i_1"/> 
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>

	<!--  <interface mode="master" name="pmoda" type="digilentinc.com:interface:pmod_rtl:1.0" of_component="pmoda">
        <port_maps>
          <port_map logical_port="PIN1_I" physical_port="JA1" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA1"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN1_O" physical_port="JA1" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA1"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN1_T" physical_port="JA1" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA1"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_I" physical_port="JA2" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_O" physical_port="JA2" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_T" physical_port="JA2" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN3_I" physical_port="JA3" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA3"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN3_O" physical_port="JA3" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA3"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN3_T" physical_port="JA3" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA3"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_I" physical_port="JA4" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA4"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_O" physical_port="JA4" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA4"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_T" physical_port="JA4" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA4"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN7_I" physical_port="JA7" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA7"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN7_O" physical_port="JA7" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA7"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN7_T" physical_port="JA7" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA7"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN8_I" physical_port="JA8" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA8"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN8_O" physical_port="JA8" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA8"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN8_T" physical_port="JA8" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA8"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN9_I" physical_port="JA9" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA9"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN9_O" physical_port="JA9" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA9"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN9_T" physical_port="JA9" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA9"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN10_I" physical_port="JA10" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA10"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN10_O" physical_port="JA10" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA10"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN10_T" physical_port="JA10" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA10"/> 
			</pin_maps>
		  </port_map>
        </port_maps>
      </interface>
	  <interface mode="master" name="pmodb" type="digilentinc.com:interface:pmod_rtl:1.0" of_component="pmodb">
        <port_maps>
          <port_map logical_port="PIN1_I" physical_port="JB1" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB1"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN1_O" physical_port="JB1" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB1"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN1_T" physical_port="JB1" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB1"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_I" physical_port="JB2" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_O" physical_port="JB2" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_T" physical_port="JB2" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN3_I" physical_port="JB3" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB3"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN3_O" physical_port="JB3" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB3"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN3_T" physical_port="JB3" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB3"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_I" physical_port="JB4" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB4"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_O" physical_port="JB4" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB4"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_T" physical_port="JB4" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB4"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN7_I" physical_port="JB7" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB7"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN7_O" physical_port="JB7" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB7"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN7_T" physical_port="JB7" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB7"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN8_I" physical_port="JB8" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB8"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN8_O" physical_port="JB8" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB8"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN8_T" physical_port="JB8" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB8"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN9_I" physical_port="JB9" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB9"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN9_O" physical_port="JB9" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB9"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN9_T" physical_port="JB9" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB9"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN10_I" physical_port="JB10" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB10"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN10_O" physical_port="JB10" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB10"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN10_T" physical_port="JB10" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB10"/> 
			</pin_maps>
		  </port_map>
        </port_maps>
      </interface>

	  <interface mode="master" name="pmodc" type="digilentinc.com:interface:pmod_rtl:1.0" of_component="pmodc">
        <port_maps>
          <port_map logical_port="PIN1_I" physical_port="JC1" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC1"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN1_O" physical_port="JC1" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC1"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN1_T" physical_port="JC1" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC1"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_I" physical_port="JC2" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_O" physical_port="JC2" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_T" physical_port="JC2" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN3_I" physical_port="JC3" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC3"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN3_O" physical_port="JC3" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC3"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN3_T" physical_port="JC3" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC3"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_I" physical_port="JC4" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC4"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_O" physical_port="JC4" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC4"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_T" physical_port="JC4" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC4"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN7_I" physical_port="JC7" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC7"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN7_O" physical_port="JC7" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC7"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN7_T" physical_port="JC7" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC7"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN8_I" physical_port="JC8" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC8"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN8_O" physical_port="JC8" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC8"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN8_T" physical_port="JC8" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC8"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN9_I" physical_port="JC9" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC9"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN9_O" physical_port="JC9" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC9"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN9_T" physical_port="JC9" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC9"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN10_I" physical_port="JC10" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC10"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN10_O" physical_port="JC10" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC10"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN10_T" physical_port="JC10" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC10"/> 
			</pin_maps>
		  </port_map>
        </port_maps>
      </interface>
	  <interface mode="master" name="pmodd" type="digilentinc.com:interface:pmod_rtl:1.0" of_component="pmodd">
        <port_maps>
          <port_map logical_port="PIN1_I" physical_port="JD1" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JD1"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN1_O" physical_port="JD1" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JD1"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN1_T" physical_port="JD1" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JD1"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_I" physical_port="JD2" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JD2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_O" physical_port="JD2" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JD2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_T" physical_port="JD2" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JD2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN3_I" physical_port="JD3" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JD3"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN3_O" physical_port="JD3" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JD3"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN3_T" physical_port="JD3" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JD3"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_I" physical_port="JD4" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JD4"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_O" physical_port="JD4" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JD4"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_T" physical_port="JD4" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JD4"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN7_I" physical_port="JD7" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JD7"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN7_O" physical_port="JD7" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JD7"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN7_T" physical_port="JD7" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JD7"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN8_I" physical_port="JD8" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JD8"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN8_O" physical_port="JD8" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JD8"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN8_T" physical_port="JD8" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JD8"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN9_I" physical_port="JD9" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JD9"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN9_O" physical_port="JD9" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JD9"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN9_T" physical_port="JD9" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JD9"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN10_I" physical_port="JD10" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JD10"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN10_O" physical_port="JD10" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JD10"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN10_T" physical_port="JD10" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JD10"/> 
			</pin_maps>
		  </port_map>
        </port_maps>
      </interface>	-->

     <interface mode="master" name="pmoda" type="xilinx.com:interface:gpio_rtl:1.0" of_component="pmoda" preset_proc="pmoda_preset">
		<preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
		</preferred_ips>
        <port_maps>
          <port_map logical_port="TRI_I" physical_port="pmoda_tri_i" dir="in" left="7" right="0"> 
            <pin_maps> 
              <pin_map port_index="0"  component_pin="pmoda_tri_i_0"/> 
              <pin_map port_index="1"  component_pin="pmoda_tri_i_1"/> 
              <pin_map port_index="2"  component_pin="pmoda_tri_i_2"/> 
              <pin_map port_index="3"  component_pin="pmoda_tri_i_3"/> 
              <pin_map port_index="4"  component_pin="pmoda_tri_i_4"/> 
              <pin_map port_index="5"  component_pin="pmoda_tri_i_5"/> 
              <pin_map port_index="6"  component_pin="pmoda_tri_i_6"/> 
              <pin_map port_index="7"  component_pin="pmoda_tri_i_7"/>               
            </pin_maps>
          </port_map>
          <port_map logical_port="TRI_O" physical_port="pmoda_tri_i_tri_o" dir="out" left="7" right="0"> 
            <pin_maps>
              <pin_map port_index="0"  component_pin="pmoda_tri_i_0"/> 
              <pin_map port_index="1"  component_pin="pmoda_tri_i_1"/> 
              <pin_map port_index="2"  component_pin="pmoda_tri_i_2"/> 
              <pin_map port_index="3"  component_pin="pmoda_tri_i_3"/> 
              <pin_map port_index="4"  component_pin="pmoda_tri_i_4"/> 
              <pin_map port_index="5"  component_pin="pmoda_tri_i_5"/> 
              <pin_map port_index="6"  component_pin="pmoda_tri_i_6"/> 
              <pin_map port_index="7"  component_pin="pmoda_tri_i_7"/>               
            </pin_maps>
          </port_map>
          <port_map logical_port="TRI_T" physical_port="pmoda_tri_i_tri_t" dir="out" left="7" right="0"> 
            <pin_maps>            
              <pin_map port_index="0"  component_pin="pmoda_tri_i_0"/> 
              <pin_map port_index="1"  component_pin="pmoda_tri_i_1"/> 
              <pin_map port_index="2"  component_pin="pmoda_tri_i_2"/> 
              <pin_map port_index="3"  component_pin="pmoda_tri_i_3"/> 
              <pin_map port_index="4"  component_pin="pmoda_tri_i_4"/> 
              <pin_map port_index="5"  component_pin="pmoda_tri_i_5"/> 
              <pin_map port_index="6"  component_pin="pmoda_tri_i_6"/> 
              <pin_map port_index="7"  component_pin="pmoda_tri_i_7"/>               
            </pin_maps>			
          </port_map>		 
        </port_maps>
      </interface>

     <interface mode="master" name="pmodb" type="xilinx.com:interface:gpio_rtl:1.0" of_component="pmodb" preset_proc="pmodb_preset">
		<preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
		</preferred_ips>
        <port_maps>
          <port_map logical_port="TRI_I" physical_port="pmodb_tri_i" dir="in" left="7" right="0"> 
            <pin_maps> 
              <pin_map port_index="0"  component_pin="pmodb_tri_i_0"/> 
              <pin_map port_index="1"  component_pin="pmodb_tri_i_1"/> 
              <pin_map port_index="2"  component_pin="pmodb_tri_i_2"/> 
              <pin_map port_index="3"  component_pin="pmodb_tri_i_3"/> 
              <pin_map port_index="4"  component_pin="pmodb_tri_i_4"/> 
              <pin_map port_index="5"  component_pin="pmodb_tri_i_5"/> 
              <pin_map port_index="6"  component_pin="pmodb_tri_i_6"/> 
              <pin_map port_index="7"  component_pin="pmodb_tri_i_7"/>               
            </pin_maps>
          </port_map>
          <port_map logical_port="TRI_O" physical_port="pmodb_tri_i_tri_o" dir="out" left="7" right="0"> 
            <pin_maps>
              <pin_map port_index="0"  component_pin="pmodb_tri_i_0"/> 
              <pin_map port_index="1"  component_pin="pmodb_tri_i_1"/> 
              <pin_map port_index="2"  component_pin="pmodb_tri_i_2"/> 
              <pin_map port_index="3"  component_pin="pmodb_tri_i_3"/> 
              <pin_map port_index="4"  component_pin="pmodb_tri_i_4"/> 
              <pin_map port_index="5"  component_pin="pmodb_tri_i_5"/> 
              <pin_map port_index="6"  component_pin="pmodb_tri_i_6"/> 
              <pin_map port_index="7"  component_pin="pmodb_tri_i_7"/>               
            </pin_maps>
          </port_map>
          <port_map logical_port="TRI_T" physical_port="pmodb_tri_i_tri_t" dir="out" left="7" right="0"> 
            <pin_maps>            
              <pin_map port_index="0"  component_pin="pmodb_tri_i_0"/> 
              <pin_map port_index="1"  component_pin="pmodb_tri_i_1"/> 
              <pin_map port_index="2"  component_pin="pmodb_tri_i_2"/> 
              <pin_map port_index="3"  component_pin="pmodb_tri_i_3"/> 
              <pin_map port_index="4"  component_pin="pmodb_tri_i_4"/> 
              <pin_map port_index="5"  component_pin="pmodb_tri_i_5"/> 
              <pin_map port_index="6"  component_pin="pmodb_tri_i_6"/> 
              <pin_map port_index="7"  component_pin="pmodb_tri_i_7"/>               
            </pin_maps>			
          </port_map>		 
        </port_maps>
      </interface>

     <interface mode="master" name="pmodc" type="xilinx.com:interface:gpio_rtl:1.0" of_component="pmodc" preset_proc="pmodc_preset">
		<preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
		</preferred_ips>
        <port_maps>
          <port_map logical_port="TRI_I" physical_port="pmodc_tri_i" dir="in" left="7" right="0"> 
            <pin_maps> 
              <pin_map port_index="0"  component_pin="pmodc_tri_i_0"/> 
              <pin_map port_index="1"  component_pin="pmodc_tri_i_1"/> 
              <pin_map port_index="2"  component_pin="pmodc_tri_i_2"/> 
              <pin_map port_index="3"  component_pin="pmodc_tri_i_3"/> 
              <pin_map port_index="4"  component_pin="pmodc_tri_i_4"/> 
              <pin_map port_index="5"  component_pin="pmodc_tri_i_5"/> 
              <pin_map port_index="6"  component_pin="pmodc_tri_i_6"/> 
              <pin_map port_index="7"  component_pin="pmodc_tri_i_7"/>               
            </pin_maps>
          </port_map>
          <port_map logical_port="TRI_O" physical_port="pmodc_tri_i_tri_o" dir="out" left="7" right="0"> 
            <pin_maps>
              <pin_map port_index="0"  component_pin="pmodc_tri_i_0"/> 
              <pin_map port_index="1"  component_pin="pmodc_tri_i_1"/> 
              <pin_map port_index="2"  component_pin="pmodc_tri_i_2"/> 
              <pin_map port_index="3"  component_pin="pmodc_tri_i_3"/> 
              <pin_map port_index="4"  component_pin="pmodc_tri_i_4"/> 
              <pin_map port_index="5"  component_pin="pmodc_tri_i_5"/> 
              <pin_map port_index="6"  component_pin="pmodc_tri_i_6"/> 
              <pin_map port_index="7"  component_pin="pmodc_tri_i_7"/>               
            </pin_maps>
          </port_map>
          <port_map logical_port="TRI_T" physical_port="pmodc_tri_i_tri_t" dir="out" left="7" right="0"> 
            <pin_maps>            
              <pin_map port_index="0"  component_pin="pmodc_tri_i_0"/> 
              <pin_map port_index="1"  component_pin="pmodc_tri_i_1"/> 
              <pin_map port_index="2"  component_pin="pmodc_tri_i_2"/> 
              <pin_map port_index="3"  component_pin="pmodc_tri_i_3"/> 
              <pin_map port_index="4"  component_pin="pmodc_tri_i_4"/> 
              <pin_map port_index="5"  component_pin="pmodc_tri_i_5"/> 
              <pin_map port_index="6"  component_pin="pmodc_tri_i_6"/> 
              <pin_map port_index="7"  component_pin="pmodc_tri_i_7"/>               
            </pin_maps>			
          </port_map>		 
        </port_maps>
      </interface>

     <interface mode="master" name="pmodd" type="xilinx.com:interface:gpio_rtl:1.0" of_component="pmodd" preset_proc="pmodd_preset">
		<preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
		</preferred_ips>
        <port_maps>
          <port_map logical_port="TRI_I" physical_port="pmodd_tri_i" dir="in" left="7" right="0"> 
            <pin_maps> 
              <pin_map port_index="0"  component_pin="pmodd_tri_i_0"/> 
              <pin_map port_index="1"  component_pin="pmodd_tri_i_1"/> 
              <pin_map port_index="2"  component_pin="pmodd_tri_i_2"/> 
              <pin_map port_index="3"  component_pin="pmodd_tri_i_3"/> 
              <pin_map port_index="4"  component_pin="pmodd_tri_i_4"/> 
              <pin_map port_index="5"  component_pin="pmodd_tri_i_5"/> 
              <pin_map port_index="6"  component_pin="pmodd_tri_i_6"/> 
              <pin_map port_index="7"  component_pin="pmodd_tri_i_7"/>               
            </pin_maps>
          </port_map>
          <port_map logical_port="TRI_O" physical_port="pmodd_tri_i_tri_o" dir="out" left="7" right="0"> 
            <pin_maps>
              <pin_map port_index="0"  component_pin="pmodd_tri_i_0"/> 
              <pin_map port_index="1"  component_pin="pmodd_tri_i_1"/> 
              <pin_map port_index="2"  component_pin="pmodd_tri_i_2"/> 
              <pin_map port_index="3"  component_pin="pmodd_tri_i_3"/> 
              <pin_map port_index="4"  component_pin="pmodd_tri_i_4"/> 
              <pin_map port_index="5"  component_pin="pmodd_tri_i_5"/> 
              <pin_map port_index="6"  component_pin="pmodd_tri_i_6"/> 
              <pin_map port_index="7"  component_pin="pmodd_tri_i_7"/>               
            </pin_maps>
          </port_map>
          <port_map logical_port="TRI_T" physical_port="pmodd_tri_i_tri_t" dir="out" left="7" right="0"> 
            <pin_maps>            
              <pin_map port_index="0"  component_pin="pmodd_tri_i_0"/> 
              <pin_map port_index="1"  component_pin="pmodd_tri_i_1"/> 
              <pin_map port_index="2"  component_pin="pmodd_tri_i_2"/> 
              <pin_map port_index="3"  component_pin="pmodd_tri_i_3"/> 
              <pin_map port_index="4"  component_pin="pmodd_tri_i_4"/> 
              <pin_map port_index="5"  component_pin="pmodd_tri_i_5"/> 
              <pin_map port_index="6"  component_pin="pmodd_tri_i_6"/> 
              <pin_map port_index="7"  component_pin="pmodd_tri_i_7"/>               
            </pin_maps>			
          </port_map>		 
        </port_maps>
      </interface>

     <interface mode="master" name="lcd_b" type="xilinx.com:interface:gpio_rtl:1.0" of_component="lcd_b" preset_proc="lcd_b_preset">
		<preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
		</preferred_ips>
        <port_maps>
          <port_map logical_port="TRI_I" physical_port="lcd_b_tri_i" dir="in" left="4" right="0"> 
            <pin_maps> 
              <pin_map port_index="0"  component_pin="lcd_b_tri_i_0"/> 
              <pin_map port_index="1"  component_pin="lcd_b_tri_i_1"/> 
              <pin_map port_index="2"  component_pin="lcd_b_tri_i_2"/> 
              <pin_map port_index="3"  component_pin="lcd_b_tri_i_3"/> 
              <pin_map port_index="4"  component_pin="lcd_b_tri_i_4"/>              
            </pin_maps>
          </port_map>
          <port_map logical_port="TRI_O" physical_port="lcd_b_tri_i_tri_o" dir="out" left="4" right="0"> 
            <pin_maps>
              <pin_map port_index="0"  component_pin="lcd_b_tri_i_0"/> 
              <pin_map port_index="1"  component_pin="lcd_b_tri_i_1"/> 
              <pin_map port_index="2"  component_pin="lcd_b_tri_i_2"/> 
              <pin_map port_index="3"  component_pin="lcd_b_tri_i_3"/> 
              <pin_map port_index="4"  component_pin="lcd_b_tri_i_4"/>              
            </pin_maps>
          </port_map>
          <port_map logical_port="TRI_T" physical_port="lcd_b_tri_i_tri_t" dir="out" left="4" right="0"> 
            <pin_maps>            
              <pin_map port_index="0"  component_pin="lcd_b_tri_i_0"/> 
              <pin_map port_index="1"  component_pin="lcd_b_tri_i_1"/> 
              <pin_map port_index="2"  component_pin="lcd_b_tri_i_2"/> 
              <pin_map port_index="3"  component_pin="lcd_b_tri_i_3"/> 
              <pin_map port_index="4"  component_pin="lcd_b_tri_i_4"/>               
            </pin_maps>			
          </port_map>		 
        </port_maps>
      </interface>

     <interface mode="master" name="lcd_g" type="xilinx.com:interface:gpio_rtl:1.0" of_component="lcd_g" preset_proc="lcd_g_preset">
		<preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
		</preferred_ips>
        <port_maps>
          <port_map logical_port="TRI_I" physical_port="lcd_g_tri_i" dir="in" left="5" right="0"> 
            <pin_maps> 
              <pin_map port_index="0"  component_pin="lcd_g_tri_i_0"/> 
              <pin_map port_index="1"  component_pin="lcd_g_tri_i_1"/> 
              <pin_map port_index="2"  component_pin="lcd_g_tri_i_2"/> 
              <pin_map port_index="3"  component_pin="lcd_g_tri_i_3"/> 
              <pin_map port_index="4"  component_pin="lcd_g_tri_i_4"/> 
              <pin_map port_index="5"  component_pin="lcd_g_tri_i_5"/> 			  
            </pin_maps>
          </port_map>
          <port_map logical_port="TRI_O" physical_port="lcd_g_tri_i_tri_o" dir="out" left="5" right="0"> 
            <pin_maps>
              <pin_map port_index="0"  component_pin="lcd_g_tri_i_0"/> 
              <pin_map port_index="1"  component_pin="lcd_g_tri_i_1"/> 
              <pin_map port_index="2"  component_pin="lcd_g_tri_i_2"/> 
              <pin_map port_index="3"  component_pin="lcd_g_tri_i_3"/> 
              <pin_map port_index="4"  component_pin="lcd_g_tri_i_4"/>
              <pin_map port_index="5"  component_pin="lcd_g_tri_i_5"/>                
            </pin_maps>
          </port_map>
          <port_map logical_port="TRI_T" physical_port="lcd_g_tri_i_tri_t" dir="out" left="5" right="0"> 
            <pin_maps>            
              <pin_map port_index="0"  component_pin="lcd_g_tri_i_0"/> 
              <pin_map port_index="1"  component_pin="lcd_g_tri_i_1"/> 
              <pin_map port_index="2"  component_pin="lcd_g_tri_i_2"/> 
              <pin_map port_index="3"  component_pin="lcd_g_tri_i_3"/> 
              <pin_map port_index="4"  component_pin="lcd_g_tri_i_4"/>
              <pin_map port_index="5"  component_pin="lcd_g_tri_i_5"/>  			  
            </pin_maps>			
          </port_map>		 
        </port_maps>
      </interface>

     <interface mode="master" name="lcd_r" type="xilinx.com:interface:gpio_rtl:1.0" of_component="lcd_r" preset_proc="lcd_r_preset">
		<preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
		</preferred_ips>
        <port_maps>
          <port_map logical_port="TRI_I" physical_port="lcd_r_tri_i" dir="in" left="4" right="0"> 
            <pin_maps> 
              <pin_map port_index="0"  component_pin="lcd_r_tri_i_0"/> 
              <pin_map port_index="1"  component_pin="lcd_r_tri_i_1"/> 
              <pin_map port_index="2"  component_pin="lcd_r_tri_i_2"/> 
              <pin_map port_index="3"  component_pin="lcd_r_tri_i_3"/> 
              <pin_map port_index="4"  component_pin="lcd_r_tri_i_4"/>              
            </pin_maps>
          </port_map>
          <port_map logical_port="TRI_O" physical_port="lcd_r_tri_i_tri_o" dir="out" left="4" right="0"> 
            <pin_maps>
              <pin_map port_index="0"  component_pin="lcd_r_tri_i_0"/> 
              <pin_map port_index="1"  component_pin="lcd_r_tri_i_1"/> 
              <pin_map port_index="2"  component_pin="lcd_r_tri_i_2"/> 
              <pin_map port_index="3"  component_pin="lcd_r_tri_i_3"/> 
              <pin_map port_index="4"  component_pin="lcd_r_tri_i_4"/>              
            </pin_maps>
          </port_map>
          <port_map logical_port="TRI_T" physical_port="lcd_r_tri_i_tri_t" dir="out" left="4" right="0"> 
            <pin_maps>            
              <pin_map port_index="0"  component_pin="lcd_r_tri_i_0"/> 
              <pin_map port_index="1"  component_pin="lcd_r_tri_i_1"/> 
              <pin_map port_index="2"  component_pin="lcd_r_tri_i_2"/> 
              <pin_map port_index="3"  component_pin="lcd_r_tri_i_3"/> 
              <pin_map port_index="4"  component_pin="lcd_r_tri_i_4"/>               
            </pin_maps>			
          </port_map>		 
        </port_maps>
      </interface>

      <interface mode="master" name="lcd_hs" type="xilinx.com:interface:gpio_rtl:1.0" of_component="lcd_hs" preset_proc="lcd_hs_preset">
        <port_maps>
          <port_map logical_port="TRI_O" physical_port="lcd_hs" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="lcd_hs"/> 
            </pin_maps>
          </port_map>
		  <port_map logical_port="TRI_I" physical_port="lcd_hs" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="lcd_hs"/> 
            </pin_maps>
          </port_map>
		  <port_map logical_port="TRI_T" physical_port="lcd_hs" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="lcd_hs"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>

      <interface mode="master" name="lcd_vs" type="xilinx.com:interface:gpio_rtl:1.0" of_component="lcd_vs" preset_proc="lcd_vs_preset">
        <port_maps>
          <port_map logical_port="TRI_O" physical_port="lcd_vs" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="lcd_vs"/> 
            </pin_maps>
          </port_map>
		  <port_map logical_port="TRI_I" physical_port="lcd_vs" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="lcd_vs"/> 
            </pin_maps>
          </port_map>
		  <port_map logical_port="TRI_T" physical_port="lcd_vs" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="lcd_vs"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>

      <interface mode="master" name="lcd_de" type="xilinx.com:interface:gpio_rtl:1.0" of_component="lcd_de" preset_proc="lcd_de_preset">
        <port_maps>
          <port_map logical_port="TRI_O" physical_port="lcd_de" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="lcd_de"/> 
            </pin_maps>
          </port_map>
		  <port_map logical_port="TRI_I" physical_port="lcd_de" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="lcd_de"/> 
            </pin_maps>
          </port_map>
		  <port_map logical_port="TRI_T" physical_port="lcd_de" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="lcd_de"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>

      <interface mode="master" name="lcd_bl" type="xilinx.com:interface:gpio_rtl:1.0" of_component="lcd_bl" preset_proc="lcd_bl_preset">
        <port_maps>
          <port_map logical_port="TRI_O" physical_port="lcd_bl" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="lcd_bl"/> 
            </pin_maps>
          </port_map>
		  <port_map logical_port="TRI_I" physical_port="lcd_bl" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="lcd_bl"/> 
            </pin_maps>
          </port_map>
		  <port_map logical_port="TRI_T" physical_port="lcd_bl" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="lcd_bl"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>

      <interface mode="master" name="lcd_clk" type="xilinx.com:interface:gpio_rtl:1.0" of_component="lcd_clk" preset_proc="lcd_clk_preset">
        <port_maps>
          <port_map logical_port="TRI_O" physical_port="lcd_clk" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="lcd_clk"/> 
            </pin_maps>
          </port_map>
		  <port_map logical_port="TRI_I" physical_port="lcd_clk" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="lcd_clk"/> 
            </pin_maps>
          </port_map>
		  <port_map logical_port="TRI_T" physical_port="lcd_clk" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="lcd_clk"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>

      <interface mode="master" name="lcd_scl" type="xilinx.com:interface:gpio_rtl:1.0" of_component="lcd_scl" preset_proc="lcd_scl_preset">
        <port_maps>
          <port_map logical_port="TRI_O" physical_port="lcd_scl" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="lcd_scl"/> 
            </pin_maps>
          </port_map>
		  <port_map logical_port="TRI_I" physical_port="lcd_scl" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="lcd_scl"/> 
            </pin_maps>
          </port_map>
		  <port_map logical_port="TRI_T" physical_port="lcd_scl" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="lcd_scl"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>

      <interface mode="master" name="lcd_sda" type="xilinx.com:interface:gpio_rtl:1.0" of_component="lcd_sda" preset_proc="lcd_sda_preset">
        <port_maps>
          <port_map logical_port="TRI_O" physical_port="lcd_sda" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="lcd_sda"/> 
            </pin_maps>
          </port_map>
		  <port_map logical_port="TRI_I" physical_port="lcd_sda" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="lcd_sda"/> 
            </pin_maps>
          </port_map>
		  <port_map logical_port="TRI_T" physical_port="lcd_sda" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="lcd_sda"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>

      <interface mode="master" name="ct_rst" type="xilinx.com:interface:gpio_rtl:1.0" of_component="ct_rst" preset_proc="ct_rst_preset">
        <port_maps>
          <port_map logical_port="TRI_O" physical_port="ct_rst" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="ct_rst"/> 
            </pin_maps>
          </port_map>
		  <port_map logical_port="TRI_I" physical_port="ct_rst" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="ct_rst"/> 
            </pin_maps>
          </port_map>
		  <port_map logical_port="TRI_T" physical_port="ct_rst" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="ct_rst"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>

      <interface mode="master" name="ct_int" type="xilinx.com:interface:gpio_rtl:1.0" of_component="ct_int" preset_proc="input_1bit_preset">
        <port_maps>
          <port_map logical_port="TRI_O" physical_port="ct_int" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="ct_int"/> 
            </pin_maps>
          </port_map>
		  <port_map logical_port="TRI_I" physical_port="ct_int" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="ct_int"/> 
            </pin_maps>
          </port_map>
		  <port_map logical_port="TRI_T" physical_port="ct_int" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="ct_int"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>



	</interfaces>
	
    	</component>

    	<!-- Zynq 7000 processing system -->
    	<component name="ps7_fixedio" display_name="PS7 fixed IO" type="chip" sub_type="fixed_io" major_group=""/>	

		<!-- User LEDs: Red and Green (LED6) -->
		<component name="leds_2bits" display_name="LEDs" type="chip" sub_type="led" major_group="General Purpose Input or Output">
			<description>LEDs, Active Low</description>
		</component>

		<component name="uart_tx" display_name="uart_tx" type="chip" sub_type="led" major_group="General Purpose Input or Output">
			<description>uart_tx, Active Low</description>
		</component>

		<component name="uart_rx" display_name="uart_rx" type="chip" sub_type="led" major_group="General Purpose Input or Output">
			<description>uart_rx, Active Low</description>
		</component>

		
		<component name="btns_4bits" display_name="4 Buttons" type="chip" sub_type="push_button" major_group="GPIO">
			<description>Buttons 3 to 0</description>
		</component>		

		<component name="sws_2bits" display_name="2 Switches" type="chip" sub_type="switch" major_group="GPIO">
			<description>DIP Switches 1 to 0</description>
		</component>

	<!--	<component name="pmoda" display_name="Pmod A" type="chip" sub_type="chip" major_group="Pmod">
			<description>Pmod A</description>
		</component>
		<component name="pmodb" display_name="Pmod B" type="chip" sub_type="chip" major_group="Pmod">
			<description>Pmod B</description>
		</component>
		<component name="pmodc" display_name="Pmod C" type="chip" sub_type="chip" major_group="Pmod">
			<description>Pmod C</description>
		</component>
		<component name="pmodd" display_name="Pmod D" type="chip" sub_type="chip" major_group="Pmod">
			<description>Pmod D</description>
		</component> -->

		<component name="pmoda" display_name="pmod a" type="chip" sub_type="chip" major_group="PMOD">
			<description>pmod a</description>
		</component>

		<component name="pmodb" display_name="pmod b" type="chip" sub_type="chip" major_group="PMOD">
			<description>pmod b</description>
		</component>
		
		<component name="pmodc" display_name="pmod c" type="chip" sub_type="chip" major_group="PMOD">
			<description>pmod c </description>
		</component>		

		<component name="pmodd" display_name="pmod d" type="chip" sub_type="chip" major_group="PMOD">
			<description>pmod d </description>
		</component>

		<component name="hdmi_out" display_name="HDMI out" type="chip" sub_type="fixed_io" major_group="HDMI">
			<description>HDMI Out (Requires Digilent's TMDS interface)</description>
		</component>
		<component name="hdmi_out_hpd_led" display_name="HDMI out HPD" type="chip" sub_type="led" major_group="HDMI">
			<description>HDMI out HPD</description>
		</component> 
		<component name="hdmi_out_scl" display_name="HDMI out SCL" type="chip" sub_type="chip" major_group="HDMI">
			<description>HDMI out SCL</description>
		</component>
		<component name="hdmi_out_sda" display_name="HDMI out SDA" type="chip" sub_type="chip" major_group="HDMI">
			<description>HDMI out sda</description>
		</component>	

		<component name="hdmi_in" display_name="HDMI in" type="chip" sub_type="fixed_io" major_group="HDMI">
			<description>HDMI in (Requires Digilent's TMDS interface)</description>
		</component>
		<component name="hdmi_in_hpd_led" display_name="HDMI in HPD" type="chip" sub_type="chip" major_group="HDMI">
			<description>HDMI in HPD</description>
		</component> 
		<component name="hdmi_in_scl" display_name="HDMI in SCL" type="chip" sub_type="chip" major_group="HDMI">
			<description>HDMI in SCL</description>
		</component>
		<component name="hdmi_in_sda" display_name="HDMI in SDA" type="chip" sub_type="chip" major_group="HDMI">
			<description>HDMI in sda</description>
		</component>	

		<component name="lcd_b" display_name="LCD BLUE" type="chip" sub_type="chip" major_group="LCD">
			<description>LCD BLUE</description>
		</component>
		<component name="lcd_g" display_name="LCD GREEN" type="chip" sub_type="chip" major_group="LCD">
			<description>LCD GREEN</description>
		</component>
		<component name="lcd_r" display_name="LCD RED" type="chip" sub_type="chip" major_group="LCD">
			<description>LCD RED</description>
		</component>

		<component name="lcd_hs" display_name="LCD HS" type="chip" sub_type="chip" major_group="LCD">
			<description>LCD HS</description>
		</component>
		<component name="lcd_vs" display_name="LCD VS" type="chip" sub_type="chip" major_group="LCD">
			<description>LCD VS</description>
		</component>
		<component name="lcd_de" display_name="LCD DE" type="chip" sub_type="chip" major_group="LCD">
			<description>LCD DE</description>
		</component>

		<component name="lcd_bl" display_name="LCD BL" type="chip" sub_type="chip" major_group="LCD">
			<description>LCD BL</description>
		</component>
		<component name="lcd_clk" display_name="LCD CLK" type="chip" sub_type="chip" major_group="LCD">
			<description>LCD CLK</description>
		</component>

		<component name="lcd_scl" display_name="LCD SCL" type="chip" sub_type="chip" major_group="LCD">
			<description>LCD SCL</description>
		</component>
		<component name="lcd_sda" display_name="LCD SDA" type="chip" sub_type="chip" major_group="LCD">
			<description>lcd sda</description>
		</component>

		<component name="ct_rst" display_name="CT RST" type="chip" sub_type="chip" major_group="LCD">
			<description>ct_rst</description>
		</component>
		<component name="ct_int" display_name="CT INT" type="chip" sub_type="chip" major_group="LCD">
			<description>ct int</description>
		</component>


	</components>

	<!-- Board jtag chains for all fpga parts -->
	<jtag_chains>

		<!-- Board jtag chains for part0 -->
		<jtag_chain name="chain1">
			<position name="0" component="part0"/>
		</jtag_chain>

	</jtag_chains>

	<!-- Connections between component interfaces and physical pins described in part0_pins.xml -->
	<connections>	

		<!-- User LEDs: Red and Green (LED6) -->
		<connection name="part0_leds_2bits" component1="part0" component2="leds_2bits">
			<connection_map name="part0_leds_2bits_1" c1_st_index="0" c1_end_index="1" c2_st_index="0" c2_end_index="1"/>
		</connection>
		
		<connection name="part0_btns_4bits" component1="part0" component2="btns_4bits">
			<connection_map name="part0_btns_4bits_1" c1_st_index="2" c1_end_index="5" c2_st_index="0" c2_end_index="3"/>
		</connection>		

		<connection name="part0_sws_2bits" component1="part0" component2="sws_2bits">
			<connection_map name="part0_sws_2bits_1" c1_st_index="6" c1_end_index="7" c2_st_index="0" c2_end_index="1"/>
		</connection>

	<!--	<connection name="part0_pmoda" component1="part0" component2="pmoda">
			<connection_map name="part0_pmoda_1" c1_st_index="8" c1_end_index="15" c2_st_index="0" c2_end_index="7"/>
		</connection>
		<connection name="part0_pmodb" component1="part0" component2="pmodb">
			<connection_map name="part0_pmodb_1" c1_st_index="16" c1_end_index="23" c2_st_index="0" c2_end_index="7"/>
		</connection>
		<connection name="part0_pmodc" component1="part0" component2="pmodc">
			<connection_map name="part0_pmoda_1" c1_st_index="24" c1_end_index="31" c2_st_index="0" c2_end_index="7"/>
		</connection>
		<connection name="part0_pmodd" component1="part0" component2="pmodd">
			<connection_map name="part0_pmodb_1" c1_st_index="32" c1_end_index="39" c2_st_index="0" c2_end_index="7"/>
		</connection> -->
		<connection name="part0_pmoda" component1="part0" component2="pmoda">
			<connection_map name="pmoda_1" c1_st_index="40" c1_end_index="47" c2_st_index="0" c2_end_index="7"/>
		</connection>
		<connection name="part0_pmodb" component1="part0" component2="pmodb">
			<connection_map name="pmodb_1" c1_st_index="48" c1_end_index="55" c2_st_index="0" c2_end_index="7"/>
		</connection>
		<connection name="part0_pmodc" component1="part0" component2="pmodc">
			<connection_map name="pmodc_1" c1_st_index="56" c1_end_index="63" c2_st_index="0" c2_end_index="7"/>
		</connection>
		<connection name="part0_pmodd" component1="part0" component2="pmodd">
			<connection_map name="pmodd_1" c1_st_index="64" c1_end_index="71" c2_st_index="0" c2_end_index="7"/>
		</connection>
		<connection name="part0_uart_tx" component1="part0" component2="uart_tx">
			<connection_map name="part0_uart_tx_1" c1_st_index="72" c1_end_index="72" c2_st_index="0" c2_end_index="0"/>
		</connection>
		<connection name="part0_uart_rx" component1="part0" component2="uart_rx">
			<connection_map name="part0_uart_rx_1" c1_st_index="73" c1_end_index="73" c2_st_index="0" c2_end_index="0"/>
		</connection>		

		<connection name="part0_hdmi_out" component1="part0" component2="hdmi_out">
			<connection_map name="part0_hdmi_out_1" c1_st_index="74" c1_end_index="81" c2_st_index="0" c2_end_index="7"/>
		</connection>  
		<connection name="part0_hdmi_out_hpd_led" component1="part0" component2="hdmi_out_hpd_led">
			<connection_map name="part0_hdmi_out_hpd_led_1" c1_st_index="82" c1_end_index="82" c2_st_index="0" c2_end_index="0"/>
		</connection>
		<connection name="part0_hdmi_out_scl" component1="part0" component2="hdmi_out_scl">
			<connection_map name="part0_hdmi_out_scl_1" c1_st_index="83" c1_end_index="83" c2_st_index="0" c2_end_index="0"/>
		</connection> 
		<connection name="part0_hdmi_out_sda" component1="part0" component2="hdmi_out_sda">
			<connection_map name="part0_hdmi_out_sda_1" c1_st_index="84" c1_end_index="84" c2_st_index="0" c2_end_index="0"/>
		</connection> 

		<connection name="part0_hdmi_in" component1="part0" component2="hdmi_in">
			<connection_map name="part0_hdmi_in_1" c1_st_index="85" c1_end_index="92" c2_st_index="0" c2_end_index="7"/>
		</connection>  
		<connection name="part0_hdmi_in_hpd_led" component1="part0" component2="hdmi_in_hpd_led">
			<connection_map name="part0_hdmi_in_hpd_led_1" c1_st_index="93" c1_end_index="93" c2_st_index="0" c2_end_index="0"/>
		</connection>
		<connection name="part0_hdmi_in_scl" component1="part0" component2="hdmi_in_scl">
			<connection_map name="part0_hdmi_in_scl_1" c1_st_index="94" c1_end_index="94" c2_st_index="0" c2_end_index="0"/>
		</connection> 
		<connection name="part0_hdmi_in_sda" component1="part0" component2="hdmi_in_sda">
			<connection_map name="part0_hdmi_in_sda_1" c1_st_index="95" c1_end_index="95" c2_st_index="0" c2_end_index="0"/>
		</connection> 

		<connection name="part0_lcd_b" component1="part0" component2="lcd_b">
			<connection_map name="part0_lcd_b_1" c1_st_index="96" c1_end_index="100" c2_st_index="0" c2_end_index="4"/>
		</connection> 
		<connection name="part0_lcd_g" component1="part0" component2="lcd_g">
			<connection_map name="part0_lcd_g_1" c1_st_index="101" c1_end_index="106" c2_st_index="0" c2_end_index="5"/>
		</connection> 
		<connection name="part0_lcd_r" component1="part0" component2="lcd_r">
			<connection_map name="part0_lcd_r_1" c1_st_index="107" c1_end_index="111" c2_st_index="0" c2_end_index="4"/>
		</connection> 
		<connection name="part0_lcd_hs" component1="part0" component2="lcd_hs">
			<connection_map name="part0_lcd_hs_1" c1_st_index="112" c1_end_index="112" c2_st_index="0" c2_end_index="0"/>
		</connection> 
		<connection name="part0_lcd_vs" component1="part0" component2="lcd_vs">
			<connection_map name="part0_lcd_vs_1" c1_st_index="113" c1_end_index="113" c2_st_index="0" c2_end_index="0"/>
		</connection> 
		<connection name="part0_lcd_de" component1="part0" component2="lcd_de">
			<connection_map name="part0_lcd_de_1" c1_st_index="114" c1_end_index="114" c2_st_index="0" c2_end_index="0"/>
		</connection> 
		<connection name="part0_lcd_bl" component1="part0" component2="lcd_bl">
			<connection_map name="part0_lcd_bl_1" c1_st_index="115" c1_end_index="115" c2_st_index="0" c2_end_index="0"/>
		</connection> 
		<connection name="part0_lcd_clk" component1="part0" component2="lcd_clk">
			<connection_map name="part0_lcd_clk_1" c1_st_index="116" c1_end_index="116" c2_st_index="0" c2_end_index="0"/>
		</connection> 
		<connection name="part0_lcd_scl" component1="part0" component2="lcd_scl">
			<connection_map name="part0_lcd_scl_1" c1_st_index="117" c1_end_index="117" c2_st_index="0" c2_end_index="0"/>
		</connection> 
		<connection name="part0_lcd_sda" component1="part0" component2="lcd_sda">
			<connection_map name="part0_lcd_sda_1" c1_st_index="118" c1_end_index="118" c2_st_index="0" c2_end_index="0"/>
		</connection> 
		<connection name="part0_ct_rst" component1="part0" component2="ct_rst">
			<connection_map name="part0_ct_rst_1" c1_st_index="119" c1_end_index="119" c2_st_index="0" c2_end_index="0"/>
		</connection> 
		<connection name="part0_ct_int" component1="part0" component2="ct_int">
			<connection_map name="part0_ct_int_1" c1_st_index="120" c1_end_index="120" c2_st_index="0" c2_end_index="0"/>
		</connection> 
		
  	</connections>

</board>
