-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity kernel_mhsa_Block_entry_att_0_wr_proc is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_read : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (32 downto 0);
    p_read2 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read3 : IN STD_LOGIC_VECTOR (31 downto 0);
    att_11_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    att_11_ce0 : OUT STD_LOGIC;
    att_11_we0 : OUT STD_LOGIC;
    att_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    att_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    att_10_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    att_10_ce0 : OUT STD_LOGIC;
    att_10_we0 : OUT STD_LOGIC;
    att_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    att_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    att_9_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    att_9_ce0 : OUT STD_LOGIC;
    att_9_we0 : OUT STD_LOGIC;
    att_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    att_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    att_8_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    att_8_ce0 : OUT STD_LOGIC;
    att_8_we0 : OUT STD_LOGIC;
    att_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    att_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    att_7_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    att_7_ce0 : OUT STD_LOGIC;
    att_7_we0 : OUT STD_LOGIC;
    att_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    att_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    att_6_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    att_6_ce0 : OUT STD_LOGIC;
    att_6_we0 : OUT STD_LOGIC;
    att_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    att_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    att_5_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    att_5_ce0 : OUT STD_LOGIC;
    att_5_we0 : OUT STD_LOGIC;
    att_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    att_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    att_4_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    att_4_ce0 : OUT STD_LOGIC;
    att_4_we0 : OUT STD_LOGIC;
    att_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    att_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    att_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    att_3_ce0 : OUT STD_LOGIC;
    att_3_we0 : OUT STD_LOGIC;
    att_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    att_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    att_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    att_2_ce0 : OUT STD_LOGIC;
    att_2_we0 : OUT STD_LOGIC;
    att_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    att_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    att_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    att_1_ce0 : OUT STD_LOGIC;
    att_1_we0 : OUT STD_LOGIC;
    att_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    att_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    att_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    att_0_ce0 : OUT STD_LOGIC;
    att_0_we0 : OUT STD_LOGIC;
    att_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    att_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    out_q_rope_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    out_q_rope_0_ce0 : OUT STD_LOGIC;
    out_q_rope_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    out_q_rope_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    out_q_rope_1_ce0 : OUT STD_LOGIC;
    out_q_rope_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    out_q_rope_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    out_q_rope_2_ce0 : OUT STD_LOGIC;
    out_q_rope_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    out_q_rope_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    out_q_rope_3_ce0 : OUT STD_LOGIC;
    out_q_rope_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    out_q_rope_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    out_q_rope_4_ce0 : OUT STD_LOGIC;
    out_q_rope_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    out_q_rope_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    out_q_rope_5_ce0 : OUT STD_LOGIC;
    out_q_rope_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    out_q_rope_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    out_q_rope_6_ce0 : OUT STD_LOGIC;
    out_q_rope_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    out_q_rope_7_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    out_q_rope_7_ce0 : OUT STD_LOGIC;
    out_q_rope_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    key_cache_dout : IN STD_LOGIC_VECTOR (63 downto 0);
    key_cache_empty_n : IN STD_LOGIC;
    key_cache_read : OUT STD_LOGIC;
    key_cache_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    key_cache_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_0_AWVALID : OUT STD_LOGIC;
    m_axi_gmem2_0_AWREADY : IN STD_LOGIC;
    m_axi_gmem2_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem2_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem2_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_0_WVALID : OUT STD_LOGIC;
    m_axi_gmem2_0_WREADY : IN STD_LOGIC;
    m_axi_gmem2_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem2_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_0_WLAST : OUT STD_LOGIC;
    m_axi_gmem2_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_0_ARVALID : OUT STD_LOGIC;
    m_axi_gmem2_0_ARREADY : IN STD_LOGIC;
    m_axi_gmem2_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem2_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem2_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_0_RVALID : IN STD_LOGIC;
    m_axi_gmem2_0_RREADY : OUT STD_LOGIC;
    m_axi_gmem2_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem2_0_RLAST : IN STD_LOGIC;
    m_axi_gmem2_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_0_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
    m_axi_gmem2_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_0_BVALID : IN STD_LOGIC;
    m_axi_gmem2_0_BREADY : OUT STD_LOGIC;
    m_axi_gmem2_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (32 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of kernel_mhsa_Block_entry_att_0_wr_proc is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (10 downto 0) := "00000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (10 downto 0) := "00000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (10 downto 0) := "00000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (10 downto 0) := "00000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (10 downto 0) := "00000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (10 downto 0) := "00001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (10 downto 0) := "00010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (10 downto 0) := "00100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (10 downto 0) := "01000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (10 downto 0) := "10000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv33_0 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000000000";
    constant ap_const_lv33_1 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000000001";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal key_cache_blk_n : STD_LOGIC;
    signal p_read_7_reg_1228 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal p_read_8_reg_1233 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_read_9_reg_1238 : STD_LOGIC_VECTOR (32 downto 0);
    signal p_read_10_reg_1245 : STD_LOGIC_VECTOR (31 downto 0);
    signal key_cache_read_reg_1635 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_26_reg_1640 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln69_fu_784_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal select_ln69_reg_1644 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln68_fu_801_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln68_reg_1653 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal sext_ln76_fu_813_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln76_reg_1668 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_fu_838_p3 : STD_LOGIC_VECTOR (38 downto 0);
    signal tmp_reg_1673 : STD_LOGIC_VECTOR (38 downto 0);
    signal add_ln76_fu_858_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln76_reg_1681 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal add_ln78_fu_882_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln78_reg_1689 : STD_LOGIC_VECTOR (32 downto 0);
    signal p_udiv1079_i_i_i_fu_893_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_udiv1079_i_i_i_reg_1701 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_ap_done : STD_LOGIC;
    signal ap_block_state5_on_subcall_done : BOOLEAN;
    signal h_5_load_fu_1161_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal h_5_reg_1898 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal add_ln111_fu_1164_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln111_reg_1902 : STD_LOGIC_VECTOR (3 downto 0);
    signal k_cache_local_7_i_i_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal k_cache_local_7_i_i_ce0 : STD_LOGIC;
    signal k_cache_local_7_i_i_we0 : STD_LOGIC;
    signal k_cache_local_7_i_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_cache_local_7_i_i_ce1 : STD_LOGIC;
    signal k_cache_local_7_i_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_cache_local_6_i_i_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal k_cache_local_6_i_i_ce0 : STD_LOGIC;
    signal k_cache_local_6_i_i_we0 : STD_LOGIC;
    signal k_cache_local_6_i_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_cache_local_6_i_i_ce1 : STD_LOGIC;
    signal k_cache_local_6_i_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_cache_local_5_i_i_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal k_cache_local_5_i_i_ce0 : STD_LOGIC;
    signal k_cache_local_5_i_i_we0 : STD_LOGIC;
    signal k_cache_local_5_i_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_cache_local_5_i_i_ce1 : STD_LOGIC;
    signal k_cache_local_5_i_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_cache_local_4_i_i_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal k_cache_local_4_i_i_ce0 : STD_LOGIC;
    signal k_cache_local_4_i_i_we0 : STD_LOGIC;
    signal k_cache_local_4_i_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_cache_local_4_i_i_ce1 : STD_LOGIC;
    signal k_cache_local_4_i_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_cache_local_3_i_i_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal k_cache_local_3_i_i_ce0 : STD_LOGIC;
    signal k_cache_local_3_i_i_we0 : STD_LOGIC;
    signal k_cache_local_3_i_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_cache_local_3_i_i_ce1 : STD_LOGIC;
    signal k_cache_local_3_i_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_cache_local_2_i_i_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal k_cache_local_2_i_i_ce0 : STD_LOGIC;
    signal k_cache_local_2_i_i_we0 : STD_LOGIC;
    signal k_cache_local_2_i_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_cache_local_2_i_i_ce1 : STD_LOGIC;
    signal k_cache_local_2_i_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_cache_local_1_i_i_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal k_cache_local_1_i_i_ce0 : STD_LOGIC;
    signal k_cache_local_1_i_i_we0 : STD_LOGIC;
    signal k_cache_local_1_i_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_cache_local_1_i_i_ce1 : STD_LOGIC;
    signal k_cache_local_1_i_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_cache_local_0_i_i_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal k_cache_local_0_i_i_ce0 : STD_LOGIC;
    signal k_cache_local_0_i_i_we0 : STD_LOGIC;
    signal k_cache_local_0_i_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_cache_local_0_i_i_ce1 : STD_LOGIC;
    signal k_cache_local_0_i_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_ap_start : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_ap_done : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_ap_idle : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_ap_ready : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_11_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_11_ce0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_11_we0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_10_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_10_ce0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_10_we0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_9_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_9_ce0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_9_we0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_8_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_8_ce0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_8_we0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_7_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_7_ce0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_7_we0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_6_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_6_ce0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_6_we0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_5_ce0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_5_we0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_4_ce0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_4_we0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_3_ce0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_3_we0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_2_ce0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_2_we0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_1_ce0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_1_we0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_0_ce0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_0_we0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_ap_start : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_ap_idle : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_ap_ready : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_AWVALID : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_WVALID : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_WLAST : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_ARVALID : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_RREADY : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_BREADY : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_7_i_i_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_7_i_i_ce0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_7_i_i_we0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_7_i_i_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_6_i_i_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_6_i_i_ce0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_6_i_i_we0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_6_i_i_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_5_i_i_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_5_i_i_ce0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_5_i_i_we0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_5_i_i_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_4_i_i_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_4_i_i_ce0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_4_i_i_we0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_4_i_i_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_3_i_i_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_3_i_i_ce0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_3_i_i_we0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_3_i_i_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_2_i_i_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_2_i_i_ce0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_2_i_i_we0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_2_i_i_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_1_i_i_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_1_i_i_ce0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_1_i_i_we0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_1_i_i_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_0_i_i_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_0_i_i_ce0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_0_i_i_we0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_0_i_i_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_ap_start : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_ap_done : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_ap_idle : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_ap_ready : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_out_q_rope_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_out_q_rope_0_ce0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_out_q_rope_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_out_q_rope_1_ce0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_out_q_rope_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_out_q_rope_2_ce0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_out_q_rope_3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_out_q_rope_3_ce0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_out_q_rope_4_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_out_q_rope_4_ce0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_out_q_rope_5_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_out_q_rope_5_ce0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_out_q_rope_6_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_out_q_rope_6_ce0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_out_q_rope_7_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_out_q_rope_7_ce0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out_ap_vld : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out1_ap_vld : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out2_ap_vld : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out3_ap_vld : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out4 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out4_ap_vld : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out5 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out5_ap_vld : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out6 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out6_ap_vld : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out7 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out7_ap_vld : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out8 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out8_ap_vld : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out9 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out9_ap_vld : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out10 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out10_ap_vld : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out11 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out11_ap_vld : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out12 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out12_ap_vld : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out13 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out13_ap_vld : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out14 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out14_ap_vld : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out15 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out15_ap_vld : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out16 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out16_ap_vld : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out17 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out17_ap_vld : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out18 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out18_ap_vld : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out19 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out19_ap_vld : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out20 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out20_ap_vld : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out21 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out21_ap_vld : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out22 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out22_ap_vld : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out23 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out23_ap_vld : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out24 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out24_ap_vld : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out25 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out25_ap_vld : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out26 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out26_ap_vld : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out27 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out27_ap_vld : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out28 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out28_ap_vld : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out29 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out29_ap_vld : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out30 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out30_ap_vld : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out31 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out31_ap_vld : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out32 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out32_ap_vld : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out33 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out33_ap_vld : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out34 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out34_ap_vld : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out35 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out35_ap_vld : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out36 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out36_ap_vld : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out37 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out37_ap_vld : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out38 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out38_ap_vld : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out39 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out39_ap_vld : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out40 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out40_ap_vld : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out41 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out41_ap_vld : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out42 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out42_ap_vld : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out43 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out43_ap_vld : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out44 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out44_ap_vld : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out45 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out45_ap_vld : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out46 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out46_ap_vld : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out47 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out47_ap_vld : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out48 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out48_ap_vld : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out49 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out49_ap_vld : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out50 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out50_ap_vld : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out51 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out51_ap_vld : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out52 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out52_ap_vld : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out53 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out53_ap_vld : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out54 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out54_ap_vld : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out55 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out55_ap_vld : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out56 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out56_ap_vld : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out57 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out57_ap_vld : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out58 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out58_ap_vld : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out59 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out59_ap_vld : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out60 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out60_ap_vld : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out61 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out61_ap_vld : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out62 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out62_ap_vld : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out63 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out63_ap_vld : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_ap_start : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_ap_done : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_ap_idle : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_ap_ready : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_11_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_11_ce0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_11_we0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_10_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_10_ce0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_10_we0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_9_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_9_ce0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_9_we0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_8_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_8_ce0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_8_we0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_7_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_7_ce0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_7_we0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_6_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_6_ce0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_6_we0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_5_ce0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_5_we0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_4_ce0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_4_we0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_3_ce0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_3_we0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_2_ce0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_2_we0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_1_ce0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_1_we0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_0_ce0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_0_we0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_0_i_i_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_0_i_i_ce0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_0_i_i_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_0_i_i_ce1 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_1_i_i_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_1_i_i_ce0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_1_i_i_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_1_i_i_ce1 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_2_i_i_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_2_i_i_ce0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_2_i_i_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_2_i_i_ce1 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_3_i_i_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_3_i_i_ce0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_3_i_i_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_3_i_i_ce1 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_4_i_i_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_4_i_i_ce0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_4_i_i_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_4_i_i_ce1 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_5_i_i_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_5_i_i_ce0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_5_i_i_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_5_i_i_ce1 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_6_i_i_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_6_i_i_ce0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_6_i_i_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_6_i_i_ce1 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_7_i_i_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_7_i_i_ce0 : STD_LOGIC;
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_7_i_i_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_7_i_i_ce1 : STD_LOGIC;
    signal grp_kernel_softmax_fu_750_ap_start : STD_LOGIC;
    signal grp_kernel_softmax_fu_750_ap_done : STD_LOGIC;
    signal grp_kernel_softmax_fu_750_ap_idle : STD_LOGIC;
    signal grp_kernel_softmax_fu_750_ap_ready : STD_LOGIC;
    signal grp_kernel_softmax_fu_750_i_vec_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_kernel_softmax_fu_750_i_vec_ce0 : STD_LOGIC;
    signal grp_kernel_softmax_fu_750_i_vec_we0 : STD_LOGIC;
    signal grp_kernel_softmax_fu_750_i_vec_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_softmax_fu_750_i_vec_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_ap_start_reg : STD_LOGIC := '0';
    signal icmp_ln68_fu_807_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_ap_start_reg : STD_LOGIC := '0';
    signal icmp_ln76_fu_864_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_kernel_softmax_fu_750_ap_start_reg : STD_LOGIC := '0';
    signal icmp_ln111_fu_1170_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal h_fu_186 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal ap_block_state3_on_subcall_done : BOOLEAN;
    signal h_1_fu_478 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal ap_block_state8_on_subcall_done : BOOLEAN;
    signal h_2_fu_482 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal key_cache_read_local : STD_LOGIC;
    signal icmp_ln69_fu_778_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_fu_816_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_fu_825_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal umax_fu_831_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal shl_ln_fu_870_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln78_fu_878_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_predicate_op285_call_state10 : BOOLEAN;
    signal ap_block_state10_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_condition_1592 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component kernel_mhsa_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        select_ln69 : IN STD_LOGIC_VECTOR (32 downto 0);
        att_11_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        att_11_ce0 : OUT STD_LOGIC;
        att_11_we0 : OUT STD_LOGIC;
        att_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        att_10_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        att_10_ce0 : OUT STD_LOGIC;
        att_10_we0 : OUT STD_LOGIC;
        att_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        att_9_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        att_9_ce0 : OUT STD_LOGIC;
        att_9_we0 : OUT STD_LOGIC;
        att_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        att_8_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        att_8_ce0 : OUT STD_LOGIC;
        att_8_we0 : OUT STD_LOGIC;
        att_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        att_7_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        att_7_ce0 : OUT STD_LOGIC;
        att_7_we0 : OUT STD_LOGIC;
        att_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        att_6_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        att_6_ce0 : OUT STD_LOGIC;
        att_6_we0 : OUT STD_LOGIC;
        att_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        att_5_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        att_5_ce0 : OUT STD_LOGIC;
        att_5_we0 : OUT STD_LOGIC;
        att_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        att_4_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        att_4_ce0 : OUT STD_LOGIC;
        att_4_we0 : OUT STD_LOGIC;
        att_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        att_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        att_3_ce0 : OUT STD_LOGIC;
        att_3_we0 : OUT STD_LOGIC;
        att_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        att_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        att_2_ce0 : OUT STD_LOGIC;
        att_2_we0 : OUT STD_LOGIC;
        att_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        att_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        att_1_ce0 : OUT STD_LOGIC;
        att_1_we0 : OUT STD_LOGIC;
        att_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        att_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        att_0_ce0 : OUT STD_LOGIC;
        att_0_we0 : OUT STD_LOGIC;
        att_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        h : IN STD_LOGIC_VECTOR (3 downto 0) );
    end component;


    component kernel_mhsa_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem2_0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem2_0_AWREADY : IN STD_LOGIC;
        m_axi_gmem2_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem2_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_WVALID : OUT STD_LOGIC;
        m_axi_gmem2_0_WREADY : IN STD_LOGIC;
        m_axi_gmem2_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_WLAST : OUT STD_LOGIC;
        m_axi_gmem2_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem2_0_ARREADY : IN STD_LOGIC;
        m_axi_gmem2_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem2_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_RVALID : IN STD_LOGIC;
        m_axi_gmem2_0_RREADY : OUT STD_LOGIC;
        m_axi_gmem2_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_0_RLAST : IN STD_LOGIC;
        m_axi_gmem2_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_gmem2_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_BVALID : IN STD_LOGIC;
        m_axi_gmem2_0_BREADY : OUT STD_LOGIC;
        m_axi_gmem2_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        tmp : IN STD_LOGIC_VECTOR (38 downto 0);
        k_cache_local_7_i_i_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        k_cache_local_7_i_i_ce0 : OUT STD_LOGIC;
        k_cache_local_7_i_i_we0 : OUT STD_LOGIC;
        k_cache_local_7_i_i_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        k_cache_local_6_i_i_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        k_cache_local_6_i_i_ce0 : OUT STD_LOGIC;
        k_cache_local_6_i_i_we0 : OUT STD_LOGIC;
        k_cache_local_6_i_i_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        k_cache_local_5_i_i_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        k_cache_local_5_i_i_ce0 : OUT STD_LOGIC;
        k_cache_local_5_i_i_we0 : OUT STD_LOGIC;
        k_cache_local_5_i_i_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        k_cache_local_4_i_i_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        k_cache_local_4_i_i_ce0 : OUT STD_LOGIC;
        k_cache_local_4_i_i_we0 : OUT STD_LOGIC;
        k_cache_local_4_i_i_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        k_cache_local_3_i_i_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        k_cache_local_3_i_i_ce0 : OUT STD_LOGIC;
        k_cache_local_3_i_i_we0 : OUT STD_LOGIC;
        k_cache_local_3_i_i_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        k_cache_local_2_i_i_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        k_cache_local_2_i_i_ce0 : OUT STD_LOGIC;
        k_cache_local_2_i_i_we0 : OUT STD_LOGIC;
        k_cache_local_2_i_i_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        k_cache_local_1_i_i_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        k_cache_local_1_i_i_ce0 : OUT STD_LOGIC;
        k_cache_local_1_i_i_we0 : OUT STD_LOGIC;
        k_cache_local_1_i_i_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        k_cache_local_0_i_i_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        k_cache_local_0_i_i_ce0 : OUT STD_LOGIC;
        k_cache_local_0_i_i_we0 : OUT STD_LOGIC;
        k_cache_local_0_i_i_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        sext_ln78 : IN STD_LOGIC_VECTOR (32 downto 0);
        key_cache_load : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component kernel_mhsa_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_udiv1079_i_i_i : IN STD_LOGIC_VECTOR (6 downto 0);
        out_q_rope_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_q_rope_0_ce0 : OUT STD_LOGIC;
        out_q_rope_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_q_rope_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_q_rope_1_ce0 : OUT STD_LOGIC;
        out_q_rope_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_q_rope_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_q_rope_2_ce0 : OUT STD_LOGIC;
        out_q_rope_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_q_rope_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_q_rope_3_ce0 : OUT STD_LOGIC;
        out_q_rope_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_q_rope_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_q_rope_4_ce0 : OUT STD_LOGIC;
        out_q_rope_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_q_rope_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_q_rope_5_ce0 : OUT STD_LOGIC;
        out_q_rope_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_q_rope_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_q_rope_6_ce0 : OUT STD_LOGIC;
        out_q_rope_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_q_rope_7_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_q_rope_7_ce0 : OUT STD_LOGIC;
        out_q_rope_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out_ap_vld : OUT STD_LOGIC;
        p_out1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out1_ap_vld : OUT STD_LOGIC;
        p_out2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out2_ap_vld : OUT STD_LOGIC;
        p_out3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out3_ap_vld : OUT STD_LOGIC;
        p_out4 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out4_ap_vld : OUT STD_LOGIC;
        p_out5 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out5_ap_vld : OUT STD_LOGIC;
        p_out6 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out6_ap_vld : OUT STD_LOGIC;
        p_out7 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out7_ap_vld : OUT STD_LOGIC;
        p_out8 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out8_ap_vld : OUT STD_LOGIC;
        p_out9 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out9_ap_vld : OUT STD_LOGIC;
        p_out10 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out10_ap_vld : OUT STD_LOGIC;
        p_out11 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out11_ap_vld : OUT STD_LOGIC;
        p_out12 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out12_ap_vld : OUT STD_LOGIC;
        p_out13 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out13_ap_vld : OUT STD_LOGIC;
        p_out14 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out14_ap_vld : OUT STD_LOGIC;
        p_out15 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out15_ap_vld : OUT STD_LOGIC;
        p_out16 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out16_ap_vld : OUT STD_LOGIC;
        p_out17 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out17_ap_vld : OUT STD_LOGIC;
        p_out18 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out18_ap_vld : OUT STD_LOGIC;
        p_out19 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out19_ap_vld : OUT STD_LOGIC;
        p_out20 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out20_ap_vld : OUT STD_LOGIC;
        p_out21 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out21_ap_vld : OUT STD_LOGIC;
        p_out22 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out22_ap_vld : OUT STD_LOGIC;
        p_out23 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out23_ap_vld : OUT STD_LOGIC;
        p_out24 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out24_ap_vld : OUT STD_LOGIC;
        p_out25 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out25_ap_vld : OUT STD_LOGIC;
        p_out26 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out26_ap_vld : OUT STD_LOGIC;
        p_out27 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out27_ap_vld : OUT STD_LOGIC;
        p_out28 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out28_ap_vld : OUT STD_LOGIC;
        p_out29 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out29_ap_vld : OUT STD_LOGIC;
        p_out30 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out30_ap_vld : OUT STD_LOGIC;
        p_out31 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out31_ap_vld : OUT STD_LOGIC;
        p_out32 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out32_ap_vld : OUT STD_LOGIC;
        p_out33 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out33_ap_vld : OUT STD_LOGIC;
        p_out34 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out34_ap_vld : OUT STD_LOGIC;
        p_out35 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out35_ap_vld : OUT STD_LOGIC;
        p_out36 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out36_ap_vld : OUT STD_LOGIC;
        p_out37 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out37_ap_vld : OUT STD_LOGIC;
        p_out38 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out38_ap_vld : OUT STD_LOGIC;
        p_out39 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out39_ap_vld : OUT STD_LOGIC;
        p_out40 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out40_ap_vld : OUT STD_LOGIC;
        p_out41 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out41_ap_vld : OUT STD_LOGIC;
        p_out42 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out42_ap_vld : OUT STD_LOGIC;
        p_out43 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out43_ap_vld : OUT STD_LOGIC;
        p_out44 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out44_ap_vld : OUT STD_LOGIC;
        p_out45 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out45_ap_vld : OUT STD_LOGIC;
        p_out46 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out46_ap_vld : OUT STD_LOGIC;
        p_out47 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out47_ap_vld : OUT STD_LOGIC;
        p_out48 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out48_ap_vld : OUT STD_LOGIC;
        p_out49 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out49_ap_vld : OUT STD_LOGIC;
        p_out50 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out50_ap_vld : OUT STD_LOGIC;
        p_out51 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out51_ap_vld : OUT STD_LOGIC;
        p_out52 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out52_ap_vld : OUT STD_LOGIC;
        p_out53 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out53_ap_vld : OUT STD_LOGIC;
        p_out54 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out54_ap_vld : OUT STD_LOGIC;
        p_out55 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out55_ap_vld : OUT STD_LOGIC;
        p_out56 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out56_ap_vld : OUT STD_LOGIC;
        p_out57 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out57_ap_vld : OUT STD_LOGIC;
        p_out58 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out58_ap_vld : OUT STD_LOGIC;
        p_out59 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out59_ap_vld : OUT STD_LOGIC;
        p_out60 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out60_ap_vld : OUT STD_LOGIC;
        p_out61 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out61_ap_vld : OUT STD_LOGIC;
        p_out62 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out62_ap_vld : OUT STD_LOGIC;
        p_out63 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out63_ap_vld : OUT STD_LOGIC );
    end component;


    component kernel_mhsa_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        select_ln69 : IN STD_LOGIC_VECTOR (32 downto 0);
        att_11_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        att_11_ce0 : OUT STD_LOGIC;
        att_11_we0 : OUT STD_LOGIC;
        att_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        att_10_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        att_10_ce0 : OUT STD_LOGIC;
        att_10_we0 : OUT STD_LOGIC;
        att_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        att_9_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        att_9_ce0 : OUT STD_LOGIC;
        att_9_we0 : OUT STD_LOGIC;
        att_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        att_8_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        att_8_ce0 : OUT STD_LOGIC;
        att_8_we0 : OUT STD_LOGIC;
        att_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        att_7_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        att_7_ce0 : OUT STD_LOGIC;
        att_7_we0 : OUT STD_LOGIC;
        att_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        att_6_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        att_6_ce0 : OUT STD_LOGIC;
        att_6_we0 : OUT STD_LOGIC;
        att_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        att_5_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        att_5_ce0 : OUT STD_LOGIC;
        att_5_we0 : OUT STD_LOGIC;
        att_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        att_4_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        att_4_ce0 : OUT STD_LOGIC;
        att_4_we0 : OUT STD_LOGIC;
        att_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        att_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        att_3_ce0 : OUT STD_LOGIC;
        att_3_we0 : OUT STD_LOGIC;
        att_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        att_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        att_2_ce0 : OUT STD_LOGIC;
        att_2_we0 : OUT STD_LOGIC;
        att_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        att_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        att_1_ce0 : OUT STD_LOGIC;
        att_1_we0 : OUT STD_LOGIC;
        att_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        att_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        att_0_ce0 : OUT STD_LOGIC;
        att_0_we0 : OUT STD_LOGIC;
        att_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        k_cache_local_0_i_i_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        k_cache_local_0_i_i_ce0 : OUT STD_LOGIC;
        k_cache_local_0_i_i_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        k_cache_local_0_i_i_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        k_cache_local_0_i_i_ce1 : OUT STD_LOGIC;
        k_cache_local_0_i_i_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload818 : IN STD_LOGIC_VECTOR (31 downto 0);
        k_cache_local_1_i_i_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        k_cache_local_1_i_i_ce0 : OUT STD_LOGIC;
        k_cache_local_1_i_i_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        k_cache_local_1_i_i_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        k_cache_local_1_i_i_ce1 : OUT STD_LOGIC;
        k_cache_local_1_i_i_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload817 : IN STD_LOGIC_VECTOR (31 downto 0);
        k_cache_local_2_i_i_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        k_cache_local_2_i_i_ce0 : OUT STD_LOGIC;
        k_cache_local_2_i_i_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        k_cache_local_2_i_i_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        k_cache_local_2_i_i_ce1 : OUT STD_LOGIC;
        k_cache_local_2_i_i_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload816 : IN STD_LOGIC_VECTOR (31 downto 0);
        k_cache_local_3_i_i_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        k_cache_local_3_i_i_ce0 : OUT STD_LOGIC;
        k_cache_local_3_i_i_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        k_cache_local_3_i_i_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        k_cache_local_3_i_i_ce1 : OUT STD_LOGIC;
        k_cache_local_3_i_i_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload815 : IN STD_LOGIC_VECTOR (31 downto 0);
        k_cache_local_4_i_i_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        k_cache_local_4_i_i_ce0 : OUT STD_LOGIC;
        k_cache_local_4_i_i_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        k_cache_local_4_i_i_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        k_cache_local_4_i_i_ce1 : OUT STD_LOGIC;
        k_cache_local_4_i_i_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload814 : IN STD_LOGIC_VECTOR (31 downto 0);
        k_cache_local_5_i_i_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        k_cache_local_5_i_i_ce0 : OUT STD_LOGIC;
        k_cache_local_5_i_i_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        k_cache_local_5_i_i_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        k_cache_local_5_i_i_ce1 : OUT STD_LOGIC;
        k_cache_local_5_i_i_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload813 : IN STD_LOGIC_VECTOR (31 downto 0);
        k_cache_local_6_i_i_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        k_cache_local_6_i_i_ce0 : OUT STD_LOGIC;
        k_cache_local_6_i_i_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        k_cache_local_6_i_i_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        k_cache_local_6_i_i_ce1 : OUT STD_LOGIC;
        k_cache_local_6_i_i_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload812 : IN STD_LOGIC_VECTOR (31 downto 0);
        k_cache_local_7_i_i_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        k_cache_local_7_i_i_ce0 : OUT STD_LOGIC;
        k_cache_local_7_i_i_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        k_cache_local_7_i_i_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        k_cache_local_7_i_i_ce1 : OUT STD_LOGIC;
        k_cache_local_7_i_i_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload811 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload810 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload809 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload808 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload807 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload806 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload805 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload804 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload803 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload802 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload801 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload800 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload799 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload798 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload797 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload796 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload795 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload794 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload793 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload792 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload791 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload790 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload789 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload788 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload787 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload786 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload785 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload784 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload783 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload782 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload781 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload780 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload779 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload778 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload777 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload776 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload775 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload774 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload773 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload772 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload771 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload770 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload769 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload768 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload767 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload766 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload765 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload764 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload763 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload762 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload761 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload760 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload759 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload758 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload757 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload756 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        h_1 : IN STD_LOGIC_VECTOR (3 downto 0) );
    end component;


    component kernel_mhsa_kernel_softmax IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        i_vec_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        i_vec_ce0 : OUT STD_LOGIC;
        i_vec_we0 : OUT STD_LOGIC;
        i_vec_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        i_vec_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        vec_size : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component kernel_mhsa_Block_entry_att_0_wr_proc_k_cache_local_7_i_i_RAM_1WNR_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    k_cache_local_7_i_i_U : component kernel_mhsa_Block_entry_att_0_wr_proc_k_cache_local_7_i_i_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_cache_local_7_i_i_address0,
        ce0 => k_cache_local_7_i_i_ce0,
        we0 => k_cache_local_7_i_i_we0,
        d0 => grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_7_i_i_d0,
        q0 => k_cache_local_7_i_i_q0,
        address1 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_7_i_i_address1,
        ce1 => k_cache_local_7_i_i_ce1,
        q1 => k_cache_local_7_i_i_q1);

    k_cache_local_6_i_i_U : component kernel_mhsa_Block_entry_att_0_wr_proc_k_cache_local_7_i_i_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_cache_local_6_i_i_address0,
        ce0 => k_cache_local_6_i_i_ce0,
        we0 => k_cache_local_6_i_i_we0,
        d0 => grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_6_i_i_d0,
        q0 => k_cache_local_6_i_i_q0,
        address1 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_6_i_i_address1,
        ce1 => k_cache_local_6_i_i_ce1,
        q1 => k_cache_local_6_i_i_q1);

    k_cache_local_5_i_i_U : component kernel_mhsa_Block_entry_att_0_wr_proc_k_cache_local_7_i_i_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_cache_local_5_i_i_address0,
        ce0 => k_cache_local_5_i_i_ce0,
        we0 => k_cache_local_5_i_i_we0,
        d0 => grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_5_i_i_d0,
        q0 => k_cache_local_5_i_i_q0,
        address1 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_5_i_i_address1,
        ce1 => k_cache_local_5_i_i_ce1,
        q1 => k_cache_local_5_i_i_q1);

    k_cache_local_4_i_i_U : component kernel_mhsa_Block_entry_att_0_wr_proc_k_cache_local_7_i_i_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_cache_local_4_i_i_address0,
        ce0 => k_cache_local_4_i_i_ce0,
        we0 => k_cache_local_4_i_i_we0,
        d0 => grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_4_i_i_d0,
        q0 => k_cache_local_4_i_i_q0,
        address1 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_4_i_i_address1,
        ce1 => k_cache_local_4_i_i_ce1,
        q1 => k_cache_local_4_i_i_q1);

    k_cache_local_3_i_i_U : component kernel_mhsa_Block_entry_att_0_wr_proc_k_cache_local_7_i_i_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_cache_local_3_i_i_address0,
        ce0 => k_cache_local_3_i_i_ce0,
        we0 => k_cache_local_3_i_i_we0,
        d0 => grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_3_i_i_d0,
        q0 => k_cache_local_3_i_i_q0,
        address1 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_3_i_i_address1,
        ce1 => k_cache_local_3_i_i_ce1,
        q1 => k_cache_local_3_i_i_q1);

    k_cache_local_2_i_i_U : component kernel_mhsa_Block_entry_att_0_wr_proc_k_cache_local_7_i_i_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_cache_local_2_i_i_address0,
        ce0 => k_cache_local_2_i_i_ce0,
        we0 => k_cache_local_2_i_i_we0,
        d0 => grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_2_i_i_d0,
        q0 => k_cache_local_2_i_i_q0,
        address1 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_2_i_i_address1,
        ce1 => k_cache_local_2_i_i_ce1,
        q1 => k_cache_local_2_i_i_q1);

    k_cache_local_1_i_i_U : component kernel_mhsa_Block_entry_att_0_wr_proc_k_cache_local_7_i_i_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_cache_local_1_i_i_address0,
        ce0 => k_cache_local_1_i_i_ce0,
        we0 => k_cache_local_1_i_i_we0,
        d0 => grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_1_i_i_d0,
        q0 => k_cache_local_1_i_i_q0,
        address1 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_1_i_i_address1,
        ce1 => k_cache_local_1_i_i_ce1,
        q1 => k_cache_local_1_i_i_q1);

    k_cache_local_0_i_i_U : component kernel_mhsa_Block_entry_att_0_wr_proc_k_cache_local_7_i_i_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_cache_local_0_i_i_address0,
        ce0 => k_cache_local_0_i_i_ce0,
        we0 => k_cache_local_0_i_i_we0,
        d0 => grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_0_i_i_d0,
        q0 => k_cache_local_0_i_i_q0,
        address1 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_0_i_i_address1,
        ce1 => k_cache_local_0_i_i_ce1,
        q1 => k_cache_local_0_i_i_q1);

    grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516 : component kernel_mhsa_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_ap_start,
        ap_done => grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_ap_done,
        ap_idle => grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_ap_idle,
        ap_ready => grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_ap_ready,
        select_ln69 => select_ln69_reg_1644,
        att_11_address0 => grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_11_address0,
        att_11_ce0 => grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_11_ce0,
        att_11_we0 => grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_11_we0,
        att_11_d0 => grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_11_d0,
        att_10_address0 => grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_10_address0,
        att_10_ce0 => grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_10_ce0,
        att_10_we0 => grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_10_we0,
        att_10_d0 => grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_10_d0,
        att_9_address0 => grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_9_address0,
        att_9_ce0 => grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_9_ce0,
        att_9_we0 => grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_9_we0,
        att_9_d0 => grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_9_d0,
        att_8_address0 => grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_8_address0,
        att_8_ce0 => grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_8_ce0,
        att_8_we0 => grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_8_we0,
        att_8_d0 => grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_8_d0,
        att_7_address0 => grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_7_address0,
        att_7_ce0 => grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_7_ce0,
        att_7_we0 => grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_7_we0,
        att_7_d0 => grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_7_d0,
        att_6_address0 => grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_6_address0,
        att_6_ce0 => grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_6_ce0,
        att_6_we0 => grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_6_we0,
        att_6_d0 => grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_6_d0,
        att_5_address0 => grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_5_address0,
        att_5_ce0 => grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_5_ce0,
        att_5_we0 => grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_5_we0,
        att_5_d0 => grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_5_d0,
        att_4_address0 => grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_4_address0,
        att_4_ce0 => grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_4_ce0,
        att_4_we0 => grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_4_we0,
        att_4_d0 => grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_4_d0,
        att_3_address0 => grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_3_address0,
        att_3_ce0 => grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_3_ce0,
        att_3_we0 => grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_3_we0,
        att_3_d0 => grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_3_d0,
        att_2_address0 => grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_2_address0,
        att_2_ce0 => grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_2_ce0,
        att_2_we0 => grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_2_we0,
        att_2_d0 => grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_2_d0,
        att_1_address0 => grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_1_address0,
        att_1_ce0 => grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_1_ce0,
        att_1_we0 => grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_1_we0,
        att_1_d0 => grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_1_d0,
        att_0_address0 => grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_0_address0,
        att_0_ce0 => grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_0_ce0,
        att_0_we0 => grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_0_we0,
        att_0_d0 => grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_0_d0,
        h => h_fu_186);

    grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546 : component kernel_mhsa_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_ap_start,
        ap_done => grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_ap_done,
        ap_idle => grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_ap_idle,
        ap_ready => grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_ap_ready,
        m_axi_gmem2_0_AWVALID => grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_AWVALID,
        m_axi_gmem2_0_AWREADY => ap_const_logic_0,
        m_axi_gmem2_0_AWADDR => grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_AWADDR,
        m_axi_gmem2_0_AWID => grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_AWID,
        m_axi_gmem2_0_AWLEN => grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_AWLEN,
        m_axi_gmem2_0_AWSIZE => grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_AWSIZE,
        m_axi_gmem2_0_AWBURST => grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_AWBURST,
        m_axi_gmem2_0_AWLOCK => grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_AWLOCK,
        m_axi_gmem2_0_AWCACHE => grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_AWCACHE,
        m_axi_gmem2_0_AWPROT => grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_AWPROT,
        m_axi_gmem2_0_AWQOS => grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_AWQOS,
        m_axi_gmem2_0_AWREGION => grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_AWREGION,
        m_axi_gmem2_0_AWUSER => grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_AWUSER,
        m_axi_gmem2_0_WVALID => grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_WVALID,
        m_axi_gmem2_0_WREADY => ap_const_logic_0,
        m_axi_gmem2_0_WDATA => grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_WDATA,
        m_axi_gmem2_0_WSTRB => grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_WSTRB,
        m_axi_gmem2_0_WLAST => grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_WLAST,
        m_axi_gmem2_0_WID => grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_WID,
        m_axi_gmem2_0_WUSER => grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_WUSER,
        m_axi_gmem2_0_ARVALID => grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_ARVALID,
        m_axi_gmem2_0_ARREADY => m_axi_gmem2_0_ARREADY,
        m_axi_gmem2_0_ARADDR => grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_ARADDR,
        m_axi_gmem2_0_ARID => grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_ARID,
        m_axi_gmem2_0_ARLEN => grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_ARLEN,
        m_axi_gmem2_0_ARSIZE => grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_ARSIZE,
        m_axi_gmem2_0_ARBURST => grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_ARBURST,
        m_axi_gmem2_0_ARLOCK => grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_ARLOCK,
        m_axi_gmem2_0_ARCACHE => grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_ARCACHE,
        m_axi_gmem2_0_ARPROT => grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_ARPROT,
        m_axi_gmem2_0_ARQOS => grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_ARQOS,
        m_axi_gmem2_0_ARREGION => grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_ARREGION,
        m_axi_gmem2_0_ARUSER => grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_ARUSER,
        m_axi_gmem2_0_RVALID => m_axi_gmem2_0_RVALID,
        m_axi_gmem2_0_RREADY => grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_RREADY,
        m_axi_gmem2_0_RDATA => m_axi_gmem2_0_RDATA,
        m_axi_gmem2_0_RLAST => m_axi_gmem2_0_RLAST,
        m_axi_gmem2_0_RID => m_axi_gmem2_0_RID,
        m_axi_gmem2_0_RFIFONUM => m_axi_gmem2_0_RFIFONUM,
        m_axi_gmem2_0_RUSER => m_axi_gmem2_0_RUSER,
        m_axi_gmem2_0_RRESP => m_axi_gmem2_0_RRESP,
        m_axi_gmem2_0_BVALID => ap_const_logic_0,
        m_axi_gmem2_0_BREADY => grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_BREADY,
        m_axi_gmem2_0_BRESP => ap_const_lv2_0,
        m_axi_gmem2_0_BID => ap_const_lv1_0,
        m_axi_gmem2_0_BUSER => ap_const_lv1_0,
        tmp => tmp_reg_1673,
        k_cache_local_7_i_i_address0 => grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_7_i_i_address0,
        k_cache_local_7_i_i_ce0 => grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_7_i_i_ce0,
        k_cache_local_7_i_i_we0 => grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_7_i_i_we0,
        k_cache_local_7_i_i_d0 => grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_7_i_i_d0,
        k_cache_local_6_i_i_address0 => grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_6_i_i_address0,
        k_cache_local_6_i_i_ce0 => grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_6_i_i_ce0,
        k_cache_local_6_i_i_we0 => grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_6_i_i_we0,
        k_cache_local_6_i_i_d0 => grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_6_i_i_d0,
        k_cache_local_5_i_i_address0 => grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_5_i_i_address0,
        k_cache_local_5_i_i_ce0 => grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_5_i_i_ce0,
        k_cache_local_5_i_i_we0 => grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_5_i_i_we0,
        k_cache_local_5_i_i_d0 => grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_5_i_i_d0,
        k_cache_local_4_i_i_address0 => grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_4_i_i_address0,
        k_cache_local_4_i_i_ce0 => grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_4_i_i_ce0,
        k_cache_local_4_i_i_we0 => grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_4_i_i_we0,
        k_cache_local_4_i_i_d0 => grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_4_i_i_d0,
        k_cache_local_3_i_i_address0 => grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_3_i_i_address0,
        k_cache_local_3_i_i_ce0 => grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_3_i_i_ce0,
        k_cache_local_3_i_i_we0 => grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_3_i_i_we0,
        k_cache_local_3_i_i_d0 => grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_3_i_i_d0,
        k_cache_local_2_i_i_address0 => grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_2_i_i_address0,
        k_cache_local_2_i_i_ce0 => grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_2_i_i_ce0,
        k_cache_local_2_i_i_we0 => grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_2_i_i_we0,
        k_cache_local_2_i_i_d0 => grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_2_i_i_d0,
        k_cache_local_1_i_i_address0 => grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_1_i_i_address0,
        k_cache_local_1_i_i_ce0 => grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_1_i_i_ce0,
        k_cache_local_1_i_i_we0 => grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_1_i_i_we0,
        k_cache_local_1_i_i_d0 => grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_1_i_i_d0,
        k_cache_local_0_i_i_address0 => grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_0_i_i_address0,
        k_cache_local_0_i_i_ce0 => grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_0_i_i_ce0,
        k_cache_local_0_i_i_we0 => grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_0_i_i_we0,
        k_cache_local_0_i_i_d0 => grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_0_i_i_d0,
        sext_ln78 => add_ln78_reg_1689,
        key_cache_load => key_cache_read_reg_1635);

    grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563 : component kernel_mhsa_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_ap_start,
        ap_done => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_ap_done,
        ap_idle => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_ap_idle,
        ap_ready => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_ap_ready,
        p_udiv1079_i_i_i => p_udiv1079_i_i_i_reg_1701,
        out_q_rope_0_address0 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_out_q_rope_0_address0,
        out_q_rope_0_ce0 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_out_q_rope_0_ce0,
        out_q_rope_0_q0 => out_q_rope_0_q0,
        out_q_rope_1_address0 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_out_q_rope_1_address0,
        out_q_rope_1_ce0 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_out_q_rope_1_ce0,
        out_q_rope_1_q0 => out_q_rope_1_q0,
        out_q_rope_2_address0 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_out_q_rope_2_address0,
        out_q_rope_2_ce0 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_out_q_rope_2_ce0,
        out_q_rope_2_q0 => out_q_rope_2_q0,
        out_q_rope_3_address0 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_out_q_rope_3_address0,
        out_q_rope_3_ce0 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_out_q_rope_3_ce0,
        out_q_rope_3_q0 => out_q_rope_3_q0,
        out_q_rope_4_address0 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_out_q_rope_4_address0,
        out_q_rope_4_ce0 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_out_q_rope_4_ce0,
        out_q_rope_4_q0 => out_q_rope_4_q0,
        out_q_rope_5_address0 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_out_q_rope_5_address0,
        out_q_rope_5_ce0 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_out_q_rope_5_ce0,
        out_q_rope_5_q0 => out_q_rope_5_q0,
        out_q_rope_6_address0 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_out_q_rope_6_address0,
        out_q_rope_6_ce0 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_out_q_rope_6_ce0,
        out_q_rope_6_q0 => out_q_rope_6_q0,
        out_q_rope_7_address0 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_out_q_rope_7_address0,
        out_q_rope_7_ce0 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_out_q_rope_7_ce0,
        out_q_rope_7_q0 => out_q_rope_7_q0,
        p_out => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out,
        p_out_ap_vld => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out_ap_vld,
        p_out1 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out1,
        p_out1_ap_vld => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out1_ap_vld,
        p_out2 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out2,
        p_out2_ap_vld => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out2_ap_vld,
        p_out3 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out3,
        p_out3_ap_vld => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out3_ap_vld,
        p_out4 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out4,
        p_out4_ap_vld => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out4_ap_vld,
        p_out5 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out5,
        p_out5_ap_vld => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out5_ap_vld,
        p_out6 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out6,
        p_out6_ap_vld => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out6_ap_vld,
        p_out7 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out7,
        p_out7_ap_vld => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out7_ap_vld,
        p_out8 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out8,
        p_out8_ap_vld => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out8_ap_vld,
        p_out9 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out9,
        p_out9_ap_vld => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out9_ap_vld,
        p_out10 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out10,
        p_out10_ap_vld => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out10_ap_vld,
        p_out11 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out11,
        p_out11_ap_vld => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out11_ap_vld,
        p_out12 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out12,
        p_out12_ap_vld => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out12_ap_vld,
        p_out13 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out13,
        p_out13_ap_vld => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out13_ap_vld,
        p_out14 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out14,
        p_out14_ap_vld => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out14_ap_vld,
        p_out15 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out15,
        p_out15_ap_vld => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out15_ap_vld,
        p_out16 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out16,
        p_out16_ap_vld => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out16_ap_vld,
        p_out17 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out17,
        p_out17_ap_vld => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out17_ap_vld,
        p_out18 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out18,
        p_out18_ap_vld => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out18_ap_vld,
        p_out19 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out19,
        p_out19_ap_vld => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out19_ap_vld,
        p_out20 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out20,
        p_out20_ap_vld => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out20_ap_vld,
        p_out21 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out21,
        p_out21_ap_vld => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out21_ap_vld,
        p_out22 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out22,
        p_out22_ap_vld => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out22_ap_vld,
        p_out23 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out23,
        p_out23_ap_vld => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out23_ap_vld,
        p_out24 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out24,
        p_out24_ap_vld => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out24_ap_vld,
        p_out25 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out25,
        p_out25_ap_vld => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out25_ap_vld,
        p_out26 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out26,
        p_out26_ap_vld => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out26_ap_vld,
        p_out27 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out27,
        p_out27_ap_vld => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out27_ap_vld,
        p_out28 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out28,
        p_out28_ap_vld => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out28_ap_vld,
        p_out29 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out29,
        p_out29_ap_vld => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out29_ap_vld,
        p_out30 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out30,
        p_out30_ap_vld => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out30_ap_vld,
        p_out31 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out31,
        p_out31_ap_vld => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out31_ap_vld,
        p_out32 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out32,
        p_out32_ap_vld => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out32_ap_vld,
        p_out33 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out33,
        p_out33_ap_vld => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out33_ap_vld,
        p_out34 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out34,
        p_out34_ap_vld => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out34_ap_vld,
        p_out35 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out35,
        p_out35_ap_vld => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out35_ap_vld,
        p_out36 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out36,
        p_out36_ap_vld => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out36_ap_vld,
        p_out37 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out37,
        p_out37_ap_vld => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out37_ap_vld,
        p_out38 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out38,
        p_out38_ap_vld => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out38_ap_vld,
        p_out39 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out39,
        p_out39_ap_vld => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out39_ap_vld,
        p_out40 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out40,
        p_out40_ap_vld => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out40_ap_vld,
        p_out41 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out41,
        p_out41_ap_vld => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out41_ap_vld,
        p_out42 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out42,
        p_out42_ap_vld => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out42_ap_vld,
        p_out43 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out43,
        p_out43_ap_vld => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out43_ap_vld,
        p_out44 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out44,
        p_out44_ap_vld => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out44_ap_vld,
        p_out45 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out45,
        p_out45_ap_vld => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out45_ap_vld,
        p_out46 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out46,
        p_out46_ap_vld => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out46_ap_vld,
        p_out47 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out47,
        p_out47_ap_vld => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out47_ap_vld,
        p_out48 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out48,
        p_out48_ap_vld => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out48_ap_vld,
        p_out49 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out49,
        p_out49_ap_vld => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out49_ap_vld,
        p_out50 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out50,
        p_out50_ap_vld => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out50_ap_vld,
        p_out51 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out51,
        p_out51_ap_vld => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out51_ap_vld,
        p_out52 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out52,
        p_out52_ap_vld => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out52_ap_vld,
        p_out53 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out53,
        p_out53_ap_vld => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out53_ap_vld,
        p_out54 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out54,
        p_out54_ap_vld => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out54_ap_vld,
        p_out55 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out55,
        p_out55_ap_vld => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out55_ap_vld,
        p_out56 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out56,
        p_out56_ap_vld => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out56_ap_vld,
        p_out57 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out57,
        p_out57_ap_vld => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out57_ap_vld,
        p_out58 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out58,
        p_out58_ap_vld => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out58_ap_vld,
        p_out59 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out59,
        p_out59_ap_vld => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out59_ap_vld,
        p_out60 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out60,
        p_out60_ap_vld => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out60_ap_vld,
        p_out61 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out61,
        p_out61_ap_vld => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out61_ap_vld,
        p_out62 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out62,
        p_out62_ap_vld => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out62_ap_vld,
        p_out63 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out63,
        p_out63_ap_vld => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out63_ap_vld);

    grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648 : component kernel_mhsa_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_ap_start,
        ap_done => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_ap_done,
        ap_idle => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_ap_idle,
        ap_ready => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_ap_ready,
        select_ln69 => select_ln69_reg_1644,
        att_11_address0 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_11_address0,
        att_11_ce0 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_11_ce0,
        att_11_we0 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_11_we0,
        att_11_d0 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_11_d0,
        att_10_address0 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_10_address0,
        att_10_ce0 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_10_ce0,
        att_10_we0 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_10_we0,
        att_10_d0 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_10_d0,
        att_9_address0 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_9_address0,
        att_9_ce0 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_9_ce0,
        att_9_we0 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_9_we0,
        att_9_d0 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_9_d0,
        att_8_address0 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_8_address0,
        att_8_ce0 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_8_ce0,
        att_8_we0 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_8_we0,
        att_8_d0 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_8_d0,
        att_7_address0 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_7_address0,
        att_7_ce0 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_7_ce0,
        att_7_we0 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_7_we0,
        att_7_d0 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_7_d0,
        att_6_address0 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_6_address0,
        att_6_ce0 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_6_ce0,
        att_6_we0 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_6_we0,
        att_6_d0 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_6_d0,
        att_5_address0 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_5_address0,
        att_5_ce0 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_5_ce0,
        att_5_we0 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_5_we0,
        att_5_d0 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_5_d0,
        att_4_address0 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_4_address0,
        att_4_ce0 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_4_ce0,
        att_4_we0 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_4_we0,
        att_4_d0 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_4_d0,
        att_3_address0 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_3_address0,
        att_3_ce0 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_3_ce0,
        att_3_we0 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_3_we0,
        att_3_d0 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_3_d0,
        att_2_address0 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_2_address0,
        att_2_ce0 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_2_ce0,
        att_2_we0 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_2_we0,
        att_2_d0 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_2_d0,
        att_1_address0 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_1_address0,
        att_1_ce0 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_1_ce0,
        att_1_we0 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_1_we0,
        att_1_d0 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_1_d0,
        att_0_address0 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_0_address0,
        att_0_ce0 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_0_ce0,
        att_0_we0 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_0_we0,
        att_0_d0 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_0_d0,
        k_cache_local_0_i_i_address0 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_0_i_i_address0,
        k_cache_local_0_i_i_ce0 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_0_i_i_ce0,
        k_cache_local_0_i_i_q0 => k_cache_local_0_i_i_q0,
        k_cache_local_0_i_i_address1 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_0_i_i_address1,
        k_cache_local_0_i_i_ce1 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_0_i_i_ce1,
        k_cache_local_0_i_i_q1 => k_cache_local_0_i_i_q1,
        p_reload818 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out63,
        k_cache_local_1_i_i_address0 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_1_i_i_address0,
        k_cache_local_1_i_i_ce0 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_1_i_i_ce0,
        k_cache_local_1_i_i_q0 => k_cache_local_1_i_i_q0,
        k_cache_local_1_i_i_address1 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_1_i_i_address1,
        k_cache_local_1_i_i_ce1 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_1_i_i_ce1,
        k_cache_local_1_i_i_q1 => k_cache_local_1_i_i_q1,
        p_reload817 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out62,
        k_cache_local_2_i_i_address0 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_2_i_i_address0,
        k_cache_local_2_i_i_ce0 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_2_i_i_ce0,
        k_cache_local_2_i_i_q0 => k_cache_local_2_i_i_q0,
        k_cache_local_2_i_i_address1 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_2_i_i_address1,
        k_cache_local_2_i_i_ce1 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_2_i_i_ce1,
        k_cache_local_2_i_i_q1 => k_cache_local_2_i_i_q1,
        p_reload816 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out61,
        k_cache_local_3_i_i_address0 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_3_i_i_address0,
        k_cache_local_3_i_i_ce0 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_3_i_i_ce0,
        k_cache_local_3_i_i_q0 => k_cache_local_3_i_i_q0,
        k_cache_local_3_i_i_address1 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_3_i_i_address1,
        k_cache_local_3_i_i_ce1 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_3_i_i_ce1,
        k_cache_local_3_i_i_q1 => k_cache_local_3_i_i_q1,
        p_reload815 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out60,
        k_cache_local_4_i_i_address0 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_4_i_i_address0,
        k_cache_local_4_i_i_ce0 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_4_i_i_ce0,
        k_cache_local_4_i_i_q0 => k_cache_local_4_i_i_q0,
        k_cache_local_4_i_i_address1 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_4_i_i_address1,
        k_cache_local_4_i_i_ce1 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_4_i_i_ce1,
        k_cache_local_4_i_i_q1 => k_cache_local_4_i_i_q1,
        p_reload814 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out59,
        k_cache_local_5_i_i_address0 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_5_i_i_address0,
        k_cache_local_5_i_i_ce0 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_5_i_i_ce0,
        k_cache_local_5_i_i_q0 => k_cache_local_5_i_i_q0,
        k_cache_local_5_i_i_address1 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_5_i_i_address1,
        k_cache_local_5_i_i_ce1 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_5_i_i_ce1,
        k_cache_local_5_i_i_q1 => k_cache_local_5_i_i_q1,
        p_reload813 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out58,
        k_cache_local_6_i_i_address0 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_6_i_i_address0,
        k_cache_local_6_i_i_ce0 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_6_i_i_ce0,
        k_cache_local_6_i_i_q0 => k_cache_local_6_i_i_q0,
        k_cache_local_6_i_i_address1 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_6_i_i_address1,
        k_cache_local_6_i_i_ce1 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_6_i_i_ce1,
        k_cache_local_6_i_i_q1 => k_cache_local_6_i_i_q1,
        p_reload812 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out57,
        k_cache_local_7_i_i_address0 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_7_i_i_address0,
        k_cache_local_7_i_i_ce0 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_7_i_i_ce0,
        k_cache_local_7_i_i_q0 => k_cache_local_7_i_i_q0,
        k_cache_local_7_i_i_address1 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_7_i_i_address1,
        k_cache_local_7_i_i_ce1 => grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_7_i_i_ce1,
        k_cache_local_7_i_i_q1 => k_cache_local_7_i_i_q1,
        p_reload811 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out56,
        p_reload810 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out55,
        p_reload809 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out54,
        p_reload808 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out53,
        p_reload807 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out52,
        p_reload806 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out51,
        p_reload805 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out50,
        p_reload804 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out49,
        p_reload803 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out48,
        p_reload802 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out47,
        p_reload801 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out46,
        p_reload800 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out45,
        p_reload799 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out44,
        p_reload798 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out43,
        p_reload797 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out42,
        p_reload796 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out41,
        p_reload795 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out40,
        p_reload794 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out39,
        p_reload793 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out38,
        p_reload792 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out37,
        p_reload791 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out36,
        p_reload790 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out35,
        p_reload789 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out34,
        p_reload788 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out33,
        p_reload787 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out32,
        p_reload786 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out31,
        p_reload785 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out30,
        p_reload784 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out29,
        p_reload783 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out28,
        p_reload782 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out27,
        p_reload781 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out26,
        p_reload780 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out25,
        p_reload779 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out24,
        p_reload778 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out23,
        p_reload777 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out22,
        p_reload776 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out21,
        p_reload775 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out20,
        p_reload774 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out19,
        p_reload773 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out18,
        p_reload772 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out17,
        p_reload771 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out16,
        p_reload770 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out15,
        p_reload769 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out14,
        p_reload768 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out13,
        p_reload767 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out12,
        p_reload766 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out11,
        p_reload765 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out10,
        p_reload764 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out9,
        p_reload763 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out8,
        p_reload762 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out7,
        p_reload761 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out6,
        p_reload760 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out5,
        p_reload759 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out4,
        p_reload758 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out3,
        p_reload757 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out2,
        p_reload756 => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out1,
        p_reload => grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_p_out,
        h_1 => h_1_fu_478);

    grp_kernel_softmax_fu_750 : component kernel_mhsa_kernel_softmax
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_kernel_softmax_fu_750_ap_start,
        ap_done => grp_kernel_softmax_fu_750_ap_done,
        ap_idle => grp_kernel_softmax_fu_750_ap_idle,
        ap_ready => grp_kernel_softmax_fu_750_ap_ready,
        i_vec_address0 => grp_kernel_softmax_fu_750_i_vec_address0,
        i_vec_ce0 => grp_kernel_softmax_fu_750_i_vec_ce0,
        i_vec_we0 => grp_kernel_softmax_fu_750_i_vec_we0,
        i_vec_d0 => grp_kernel_softmax_fu_750_i_vec_d0,
        i_vec_q0 => grp_kernel_softmax_fu_750_i_vec_q0,
        vec_size => p_read_8_reg_1233);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln111_fu_1170_p2 = ap_const_lv1_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_ap_start_reg <= ap_const_logic_0;
            else
                if (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln76_fu_864_p2 = ap_const_lv1_0))) then 
                    grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_ap_ready = ap_const_logic_1)) then 
                    grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                    grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_ap_ready = ap_const_logic_1)) then 
                    grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_ap_start_reg <= ap_const_logic_0;
            else
                if (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                    grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_ap_ready = ap_const_logic_1)) then 
                    grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_ap_start_reg <= ap_const_logic_0;
            else
                if (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln68_fu_807_p2 = ap_const_lv1_0))) then 
                    grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_ap_ready = ap_const_logic_1)) then 
                    grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_kernel_softmax_fu_750_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_kernel_softmax_fu_750_ap_start_reg <= ap_const_logic_0;
            else
                if (((not((h_5_load_fu_1161_p1 = ap_const_lv4_0)) and not((h_5_load_fu_1161_p1 = ap_const_lv4_1)) and not((h_5_load_fu_1161_p1 = ap_const_lv4_2)) and not((h_5_load_fu_1161_p1 = ap_const_lv4_3)) and not((h_5_load_fu_1161_p1 = ap_const_lv4_4)) and not((h_5_load_fu_1161_p1 = ap_const_lv4_5)) and not((h_5_load_fu_1161_p1 = ap_const_lv4_6)) and not((h_5_load_fu_1161_p1 = ap_const_lv4_7)) and not((h_5_load_fu_1161_p1 = ap_const_lv4_8)) and not((h_5_load_fu_1161_p1 = ap_const_lv4_9)) and not((h_5_load_fu_1161_p1 = ap_const_lv4_A)) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln111_fu_1170_p2 = ap_const_lv1_0)) or ((h_5_load_fu_1161_p1 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln111_fu_1170_p2 = ap_const_lv1_0)) or ((h_5_load_fu_1161_p1 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln111_fu_1170_p2 = ap_const_lv1_0)) or ((h_5_load_fu_1161_p1 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln111_fu_1170_p2 = ap_const_lv1_0)) or ((h_5_load_fu_1161_p1 
    = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln111_fu_1170_p2 = ap_const_lv1_0)) or ((h_5_load_fu_1161_p1 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln111_fu_1170_p2 = ap_const_lv1_0)) or ((h_5_load_fu_1161_p1 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln111_fu_1170_p2 = ap_const_lv1_0)) or ((h_5_load_fu_1161_p1 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln111_fu_1170_p2 = ap_const_lv1_0)) or ((h_5_load_fu_1161_p1 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln111_fu_1170_p2 = ap_const_lv1_0)) or ((h_5_load_fu_1161_p1 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln111_fu_1170_p2 = ap_const_lv1_0)) or ((h_5_load_fu_1161_p1 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln111_fu_1170_p2 = ap_const_lv1_0)) or ((h_5_load_fu_1161_p1 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln111_fu_1170_p2 = ap_const_lv1_0)))) then 
                    grp_kernel_softmax_fu_750_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_kernel_softmax_fu_750_ap_ready = ap_const_logic_1)) then 
                    grp_kernel_softmax_fu_750_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    h_1_fu_478_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln68_fu_807_p2 = ap_const_lv1_1))) then 
                h_1_fu_478 <= ap_const_lv4_0;
            elsif (((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                h_1_fu_478 <= add_ln76_reg_1681;
            end if; 
        end if;
    end process;

    h_2_fu_482_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln76_fu_864_p2 = ap_const_lv1_1))) then 
                h_2_fu_482 <= ap_const_lv4_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                h_2_fu_482 <= add_ln111_reg_1902;
            end if; 
        end if;
    end process;

    h_fu_186_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                h_fu_186 <= ap_const_lv4_0;
            elsif (((ap_const_boolean_0 = ap_block_state3_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                h_fu_186 <= add_ln68_reg_1653;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                add_ln111_reg_1902 <= add_ln111_fu_1164_p2;
                h_5_reg_1898 <= h_2_fu_482;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                add_ln68_reg_1653 <= add_ln68_fu_801_p2;
                sext_ln76_reg_1668 <= sext_ln76_fu_813_p1;
                    tmp_reg_1673(38 downto 6) <= tmp_fu_838_p3(38 downto 6);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                add_ln76_reg_1681 <= add_ln76_fu_858_p2;
                add_ln78_reg_1689 <= add_ln78_fu_882_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                key_cache_read_reg_1635 <= key_cache_dout;
                p_read_10_reg_1245 <= p_read;
                p_read_7_reg_1228 <= p_read3;
                p_read_8_reg_1233 <= p_read2;
                p_read_9_reg_1238 <= p_read1;
                select_ln69_reg_1644 <= select_ln69_fu_784_p3;
                tmp_26_reg_1640 <= p_read3(31 downto 31);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    p_udiv1079_i_i_i_reg_1701(6 downto 3) <= p_udiv1079_i_i_i_fu_893_p3(6 downto 3);
            end if;
        end if;
    end process;
    tmp_reg_1673(5 downto 0) <= "000000";
    p_udiv1079_i_i_i_reg_1701(2 downto 0) <= "000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, ap_block_state1, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_block_state5_on_subcall_done, ap_CS_fsm_state9, grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_ap_done, icmp_ln68_fu_807_p2, ap_CS_fsm_state3, icmp_ln76_fu_864_p2, ap_CS_fsm_state6, ap_CS_fsm_state8, icmp_ln111_fu_1170_p2, ap_CS_fsm_state10, ap_block_state3_on_subcall_done, ap_block_state8_on_subcall_done, ap_block_state10_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln68_fu_807_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_boolean_0 = ap_block_state3_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln76_fu_864_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                if (((ap_const_boolean_0 = ap_block_state5_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                if (((grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln111_fu_1170_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state10 => 
                if (((ap_const_boolean_0 = ap_block_state10_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXX";
        end case;
    end process;
    add_ln111_fu_1164_p2 <= std_logic_vector(unsigned(h_2_fu_482) + unsigned(ap_const_lv4_1));
    add_ln68_fu_801_p2 <= std_logic_vector(unsigned(h_fu_186) + unsigned(ap_const_lv4_1));
    add_ln76_fu_858_p2 <= std_logic_vector(unsigned(h_1_fu_478) + unsigned(ap_const_lv4_1));
    add_ln78_fu_882_p2 <= std_logic_vector(signed(sext_ln76_reg_1668) + signed(zext_ln78_fu_878_p1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(ap_block_state10_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state10_on_subcall_done)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state11_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_block_state1)
    begin
        if ((ap_const_boolean_1 = ap_block_state1)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(ap_block_state3_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state3_on_subcall_done)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(ap_block_state5_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state5_on_subcall_done)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state6_blk_assign_proc : process(grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_ap_done)
    begin
        if ((grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(ap_block_state8_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state8_on_subcall_done)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, key_cache_empty_n)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (key_cache_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state10_on_subcall_done_assign_proc : process(h_5_reg_1898, grp_kernel_softmax_fu_750_ap_done, ap_predicate_op285_call_state10)
    begin
                ap_block_state10_on_subcall_done <= (((ap_predicate_op285_call_state10 = ap_const_boolean_1) and (grp_kernel_softmax_fu_750_ap_done = ap_const_logic_0)) or ((h_5_reg_1898 = ap_const_lv4_0) and (grp_kernel_softmax_fu_750_ap_done = ap_const_logic_0)) or ((h_5_reg_1898 = ap_const_lv4_1) and (grp_kernel_softmax_fu_750_ap_done = ap_const_logic_0)) or ((h_5_reg_1898 = ap_const_lv4_2) and (grp_kernel_softmax_fu_750_ap_done = ap_const_logic_0)) or ((h_5_reg_1898 = ap_const_lv4_3) and (grp_kernel_softmax_fu_750_ap_done = ap_const_logic_0)) or ((h_5_reg_1898 = ap_const_lv4_4) and (grp_kernel_softmax_fu_750_ap_done = ap_const_logic_0)) or ((h_5_reg_1898 = ap_const_lv4_5) and (grp_kernel_softmax_fu_750_ap_done = ap_const_logic_0)) or ((h_5_reg_1898 = ap_const_lv4_6) and (grp_kernel_softmax_fu_750_ap_done = ap_const_logic_0)) or ((h_5_reg_1898 = ap_const_lv4_7) and (grp_kernel_softmax_fu_750_ap_done = ap_const_logic_0)) or ((h_5_reg_1898 = ap_const_lv4_8) and (grp_kernel_softmax_fu_750_ap_done = ap_const_logic_0)) or ((h_5_reg_1898 = ap_const_lv4_9) and (grp_kernel_softmax_fu_750_ap_done 
    = ap_const_logic_0)) or ((h_5_reg_1898 = ap_const_lv4_A) and (grp_kernel_softmax_fu_750_ap_done = ap_const_logic_0)));
    end process;


    ap_block_state3_on_subcall_done_assign_proc : process(tmp_26_reg_1640, grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_ap_done)
    begin
                ap_block_state3_on_subcall_done <= ((grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_ap_done = ap_const_logic_0) and (tmp_26_reg_1640 = ap_const_lv1_0));
    end process;


    ap_block_state5_on_subcall_done_assign_proc : process(tmp_26_reg_1640, grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_ap_done)
    begin
                ap_block_state5_on_subcall_done <= ((grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_ap_done = ap_const_logic_0) and (tmp_26_reg_1640 = ap_const_lv1_0));
    end process;


    ap_block_state8_on_subcall_done_assign_proc : process(tmp_26_reg_1640, grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_ap_done)
    begin
                ap_block_state8_on_subcall_done <= ((grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_ap_done = ap_const_logic_0) and (tmp_26_reg_1640 = ap_const_lv1_0));
    end process;


    ap_condition_1592_assign_proc : process(h_5_reg_1898)
    begin
                ap_condition_1592 <= (not((h_5_reg_1898 = ap_const_lv4_0)) and not((h_5_reg_1898 = ap_const_lv4_1)) and not((h_5_reg_1898 = ap_const_lv4_2)) and not((h_5_reg_1898 = ap_const_lv4_3)) and not((h_5_reg_1898 = ap_const_lv4_4)) and not((h_5_reg_1898 = ap_const_lv4_5)) and not((h_5_reg_1898 = ap_const_lv4_6)) and not((h_5_reg_1898 = ap_const_lv4_7)) and not((h_5_reg_1898 = ap_const_lv4_8)) and not((h_5_reg_1898 = ap_const_lv4_9)) and not((h_5_reg_1898 = ap_const_lv4_A)));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state9, icmp_ln111_fu_1170_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln111_fu_1170_p2 = ap_const_lv1_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op285_call_state10_assign_proc : process(h_5_reg_1898)
    begin
                ap_predicate_op285_call_state10 <= (not((h_5_reg_1898 = ap_const_lv4_0)) and not((h_5_reg_1898 = ap_const_lv4_1)) and not((h_5_reg_1898 = ap_const_lv4_2)) and not((h_5_reg_1898 = ap_const_lv4_3)) and not((h_5_reg_1898 = ap_const_lv4_4)) and not((h_5_reg_1898 = ap_const_lv4_5)) and not((h_5_reg_1898 = ap_const_lv4_6)) and not((h_5_reg_1898 = ap_const_lv4_7)) and not((h_5_reg_1898 = ap_const_lv4_8)) and not((h_5_reg_1898 = ap_const_lv4_9)) and not((h_5_reg_1898 = ap_const_lv4_A)));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state9, icmp_ln111_fu_1170_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln111_fu_1170_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return_0 <= p_read_9_reg_1238;
    ap_return_1 <= p_read_10_reg_1245;
    ap_return_2 <= p_read_7_reg_1228;

    att_0_address0_assign_proc : process(tmp_26_reg_1640, h_5_reg_1898, grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_0_address0, grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_0_address0, grp_kernel_softmax_fu_750_i_vec_address0, ap_CS_fsm_state3, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if (((h_5_reg_1898 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            att_0_address0 <= grp_kernel_softmax_fu_750_i_vec_address0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            att_0_address0 <= grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_0_address0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            att_0_address0 <= grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_0_address0;
        else 
            att_0_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    att_0_ce0_assign_proc : process(tmp_26_reg_1640, h_5_reg_1898, grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_0_ce0, grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_0_ce0, grp_kernel_softmax_fu_750_i_vec_ce0, ap_CS_fsm_state3, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if (((h_5_reg_1898 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            att_0_ce0 <= grp_kernel_softmax_fu_750_i_vec_ce0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            att_0_ce0 <= grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_0_ce0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            att_0_ce0 <= grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_0_ce0;
        else 
            att_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    att_0_d0_assign_proc : process(tmp_26_reg_1640, h_5_reg_1898, grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_0_d0, grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_0_d0, grp_kernel_softmax_fu_750_i_vec_d0, ap_CS_fsm_state3, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if (((h_5_reg_1898 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            att_0_d0 <= grp_kernel_softmax_fu_750_i_vec_d0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            att_0_d0 <= grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_0_d0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            att_0_d0 <= grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_0_d0;
        else 
            att_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    att_0_we0_assign_proc : process(tmp_26_reg_1640, h_5_reg_1898, grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_0_we0, grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_0_we0, grp_kernel_softmax_fu_750_i_vec_we0, ap_CS_fsm_state3, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if (((h_5_reg_1898 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            att_0_we0 <= grp_kernel_softmax_fu_750_i_vec_we0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            att_0_we0 <= grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_0_we0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            att_0_we0 <= grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_0_we0;
        else 
            att_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    att_10_address0_assign_proc : process(tmp_26_reg_1640, h_5_reg_1898, grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_10_address0, grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_10_address0, grp_kernel_softmax_fu_750_i_vec_address0, ap_CS_fsm_state3, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if (((h_5_reg_1898 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            att_10_address0 <= grp_kernel_softmax_fu_750_i_vec_address0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            att_10_address0 <= grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_10_address0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            att_10_address0 <= grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_10_address0;
        else 
            att_10_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    att_10_ce0_assign_proc : process(tmp_26_reg_1640, h_5_reg_1898, grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_10_ce0, grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_10_ce0, grp_kernel_softmax_fu_750_i_vec_ce0, ap_CS_fsm_state3, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if (((h_5_reg_1898 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            att_10_ce0 <= grp_kernel_softmax_fu_750_i_vec_ce0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            att_10_ce0 <= grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_10_ce0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            att_10_ce0 <= grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_10_ce0;
        else 
            att_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    att_10_d0_assign_proc : process(tmp_26_reg_1640, h_5_reg_1898, grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_10_d0, grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_10_d0, grp_kernel_softmax_fu_750_i_vec_d0, ap_CS_fsm_state3, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if (((h_5_reg_1898 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            att_10_d0 <= grp_kernel_softmax_fu_750_i_vec_d0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            att_10_d0 <= grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_10_d0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            att_10_d0 <= grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_10_d0;
        else 
            att_10_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    att_10_we0_assign_proc : process(tmp_26_reg_1640, h_5_reg_1898, grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_10_we0, grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_10_we0, grp_kernel_softmax_fu_750_i_vec_we0, ap_CS_fsm_state3, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if (((h_5_reg_1898 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            att_10_we0 <= grp_kernel_softmax_fu_750_i_vec_we0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            att_10_we0 <= grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_10_we0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            att_10_we0 <= grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_10_we0;
        else 
            att_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    att_11_address0_assign_proc : process(tmp_26_reg_1640, h_5_reg_1898, grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_11_address0, grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_11_address0, grp_kernel_softmax_fu_750_i_vec_address0, ap_CS_fsm_state3, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((not((h_5_reg_1898 = ap_const_lv4_0)) and not((h_5_reg_1898 = ap_const_lv4_1)) and not((h_5_reg_1898 = ap_const_lv4_2)) and not((h_5_reg_1898 = ap_const_lv4_3)) and not((h_5_reg_1898 = ap_const_lv4_4)) and not((h_5_reg_1898 = ap_const_lv4_5)) and not((h_5_reg_1898 = ap_const_lv4_6)) and not((h_5_reg_1898 = ap_const_lv4_7)) and not((h_5_reg_1898 = ap_const_lv4_8)) and not((h_5_reg_1898 = ap_const_lv4_9)) and not((h_5_reg_1898 = ap_const_lv4_A)) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            att_11_address0 <= grp_kernel_softmax_fu_750_i_vec_address0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            att_11_address0 <= grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_11_address0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            att_11_address0 <= grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_11_address0;
        else 
            att_11_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    att_11_ce0_assign_proc : process(tmp_26_reg_1640, h_5_reg_1898, grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_11_ce0, grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_11_ce0, grp_kernel_softmax_fu_750_i_vec_ce0, ap_CS_fsm_state3, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((not((h_5_reg_1898 = ap_const_lv4_0)) and not((h_5_reg_1898 = ap_const_lv4_1)) and not((h_5_reg_1898 = ap_const_lv4_2)) and not((h_5_reg_1898 = ap_const_lv4_3)) and not((h_5_reg_1898 = ap_const_lv4_4)) and not((h_5_reg_1898 = ap_const_lv4_5)) and not((h_5_reg_1898 = ap_const_lv4_6)) and not((h_5_reg_1898 = ap_const_lv4_7)) and not((h_5_reg_1898 = ap_const_lv4_8)) and not((h_5_reg_1898 = ap_const_lv4_9)) and not((h_5_reg_1898 = ap_const_lv4_A)) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            att_11_ce0 <= grp_kernel_softmax_fu_750_i_vec_ce0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            att_11_ce0 <= grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_11_ce0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            att_11_ce0 <= grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_11_ce0;
        else 
            att_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    att_11_d0_assign_proc : process(tmp_26_reg_1640, h_5_reg_1898, grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_11_d0, grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_11_d0, grp_kernel_softmax_fu_750_i_vec_d0, ap_CS_fsm_state3, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((not((h_5_reg_1898 = ap_const_lv4_0)) and not((h_5_reg_1898 = ap_const_lv4_1)) and not((h_5_reg_1898 = ap_const_lv4_2)) and not((h_5_reg_1898 = ap_const_lv4_3)) and not((h_5_reg_1898 = ap_const_lv4_4)) and not((h_5_reg_1898 = ap_const_lv4_5)) and not((h_5_reg_1898 = ap_const_lv4_6)) and not((h_5_reg_1898 = ap_const_lv4_7)) and not((h_5_reg_1898 = ap_const_lv4_8)) and not((h_5_reg_1898 = ap_const_lv4_9)) and not((h_5_reg_1898 = ap_const_lv4_A)) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            att_11_d0 <= grp_kernel_softmax_fu_750_i_vec_d0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            att_11_d0 <= grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_11_d0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            att_11_d0 <= grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_11_d0;
        else 
            att_11_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    att_11_we0_assign_proc : process(tmp_26_reg_1640, h_5_reg_1898, grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_11_we0, grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_11_we0, grp_kernel_softmax_fu_750_i_vec_we0, ap_CS_fsm_state3, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((not((h_5_reg_1898 = ap_const_lv4_0)) and not((h_5_reg_1898 = ap_const_lv4_1)) and not((h_5_reg_1898 = ap_const_lv4_2)) and not((h_5_reg_1898 = ap_const_lv4_3)) and not((h_5_reg_1898 = ap_const_lv4_4)) and not((h_5_reg_1898 = ap_const_lv4_5)) and not((h_5_reg_1898 = ap_const_lv4_6)) and not((h_5_reg_1898 = ap_const_lv4_7)) and not((h_5_reg_1898 = ap_const_lv4_8)) and not((h_5_reg_1898 = ap_const_lv4_9)) and not((h_5_reg_1898 = ap_const_lv4_A)) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            att_11_we0 <= grp_kernel_softmax_fu_750_i_vec_we0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            att_11_we0 <= grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_11_we0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            att_11_we0 <= grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_11_we0;
        else 
            att_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    att_1_address0_assign_proc : process(tmp_26_reg_1640, h_5_reg_1898, grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_1_address0, grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_1_address0, grp_kernel_softmax_fu_750_i_vec_address0, ap_CS_fsm_state3, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if (((h_5_reg_1898 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            att_1_address0 <= grp_kernel_softmax_fu_750_i_vec_address0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            att_1_address0 <= grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_1_address0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            att_1_address0 <= grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_1_address0;
        else 
            att_1_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    att_1_ce0_assign_proc : process(tmp_26_reg_1640, h_5_reg_1898, grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_1_ce0, grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_1_ce0, grp_kernel_softmax_fu_750_i_vec_ce0, ap_CS_fsm_state3, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if (((h_5_reg_1898 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            att_1_ce0 <= grp_kernel_softmax_fu_750_i_vec_ce0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            att_1_ce0 <= grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_1_ce0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            att_1_ce0 <= grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_1_ce0;
        else 
            att_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    att_1_d0_assign_proc : process(tmp_26_reg_1640, h_5_reg_1898, grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_1_d0, grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_1_d0, grp_kernel_softmax_fu_750_i_vec_d0, ap_CS_fsm_state3, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if (((h_5_reg_1898 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            att_1_d0 <= grp_kernel_softmax_fu_750_i_vec_d0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            att_1_d0 <= grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_1_d0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            att_1_d0 <= grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_1_d0;
        else 
            att_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    att_1_we0_assign_proc : process(tmp_26_reg_1640, h_5_reg_1898, grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_1_we0, grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_1_we0, grp_kernel_softmax_fu_750_i_vec_we0, ap_CS_fsm_state3, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if (((h_5_reg_1898 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            att_1_we0 <= grp_kernel_softmax_fu_750_i_vec_we0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            att_1_we0 <= grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_1_we0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            att_1_we0 <= grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_1_we0;
        else 
            att_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    att_2_address0_assign_proc : process(tmp_26_reg_1640, h_5_reg_1898, grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_2_address0, grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_2_address0, grp_kernel_softmax_fu_750_i_vec_address0, ap_CS_fsm_state3, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if (((h_5_reg_1898 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            att_2_address0 <= grp_kernel_softmax_fu_750_i_vec_address0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            att_2_address0 <= grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_2_address0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            att_2_address0 <= grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_2_address0;
        else 
            att_2_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    att_2_ce0_assign_proc : process(tmp_26_reg_1640, h_5_reg_1898, grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_2_ce0, grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_2_ce0, grp_kernel_softmax_fu_750_i_vec_ce0, ap_CS_fsm_state3, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if (((h_5_reg_1898 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            att_2_ce0 <= grp_kernel_softmax_fu_750_i_vec_ce0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            att_2_ce0 <= grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_2_ce0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            att_2_ce0 <= grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_2_ce0;
        else 
            att_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    att_2_d0_assign_proc : process(tmp_26_reg_1640, h_5_reg_1898, grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_2_d0, grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_2_d0, grp_kernel_softmax_fu_750_i_vec_d0, ap_CS_fsm_state3, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if (((h_5_reg_1898 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            att_2_d0 <= grp_kernel_softmax_fu_750_i_vec_d0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            att_2_d0 <= grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_2_d0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            att_2_d0 <= grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_2_d0;
        else 
            att_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    att_2_we0_assign_proc : process(tmp_26_reg_1640, h_5_reg_1898, grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_2_we0, grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_2_we0, grp_kernel_softmax_fu_750_i_vec_we0, ap_CS_fsm_state3, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if (((h_5_reg_1898 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            att_2_we0 <= grp_kernel_softmax_fu_750_i_vec_we0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            att_2_we0 <= grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_2_we0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            att_2_we0 <= grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_2_we0;
        else 
            att_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    att_3_address0_assign_proc : process(tmp_26_reg_1640, h_5_reg_1898, grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_3_address0, grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_3_address0, grp_kernel_softmax_fu_750_i_vec_address0, ap_CS_fsm_state3, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if (((h_5_reg_1898 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            att_3_address0 <= grp_kernel_softmax_fu_750_i_vec_address0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            att_3_address0 <= grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_3_address0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            att_3_address0 <= grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_3_address0;
        else 
            att_3_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    att_3_ce0_assign_proc : process(tmp_26_reg_1640, h_5_reg_1898, grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_3_ce0, grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_3_ce0, grp_kernel_softmax_fu_750_i_vec_ce0, ap_CS_fsm_state3, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if (((h_5_reg_1898 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            att_3_ce0 <= grp_kernel_softmax_fu_750_i_vec_ce0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            att_3_ce0 <= grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_3_ce0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            att_3_ce0 <= grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_3_ce0;
        else 
            att_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    att_3_d0_assign_proc : process(tmp_26_reg_1640, h_5_reg_1898, grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_3_d0, grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_3_d0, grp_kernel_softmax_fu_750_i_vec_d0, ap_CS_fsm_state3, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if (((h_5_reg_1898 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            att_3_d0 <= grp_kernel_softmax_fu_750_i_vec_d0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            att_3_d0 <= grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_3_d0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            att_3_d0 <= grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_3_d0;
        else 
            att_3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    att_3_we0_assign_proc : process(tmp_26_reg_1640, h_5_reg_1898, grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_3_we0, grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_3_we0, grp_kernel_softmax_fu_750_i_vec_we0, ap_CS_fsm_state3, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if (((h_5_reg_1898 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            att_3_we0 <= grp_kernel_softmax_fu_750_i_vec_we0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            att_3_we0 <= grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_3_we0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            att_3_we0 <= grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_3_we0;
        else 
            att_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    att_4_address0_assign_proc : process(tmp_26_reg_1640, h_5_reg_1898, grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_4_address0, grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_4_address0, grp_kernel_softmax_fu_750_i_vec_address0, ap_CS_fsm_state3, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if (((h_5_reg_1898 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            att_4_address0 <= grp_kernel_softmax_fu_750_i_vec_address0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            att_4_address0 <= grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_4_address0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            att_4_address0 <= grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_4_address0;
        else 
            att_4_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    att_4_ce0_assign_proc : process(tmp_26_reg_1640, h_5_reg_1898, grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_4_ce0, grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_4_ce0, grp_kernel_softmax_fu_750_i_vec_ce0, ap_CS_fsm_state3, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if (((h_5_reg_1898 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            att_4_ce0 <= grp_kernel_softmax_fu_750_i_vec_ce0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            att_4_ce0 <= grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_4_ce0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            att_4_ce0 <= grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_4_ce0;
        else 
            att_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    att_4_d0_assign_proc : process(tmp_26_reg_1640, h_5_reg_1898, grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_4_d0, grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_4_d0, grp_kernel_softmax_fu_750_i_vec_d0, ap_CS_fsm_state3, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if (((h_5_reg_1898 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            att_4_d0 <= grp_kernel_softmax_fu_750_i_vec_d0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            att_4_d0 <= grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_4_d0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            att_4_d0 <= grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_4_d0;
        else 
            att_4_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    att_4_we0_assign_proc : process(tmp_26_reg_1640, h_5_reg_1898, grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_4_we0, grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_4_we0, grp_kernel_softmax_fu_750_i_vec_we0, ap_CS_fsm_state3, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if (((h_5_reg_1898 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            att_4_we0 <= grp_kernel_softmax_fu_750_i_vec_we0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            att_4_we0 <= grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_4_we0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            att_4_we0 <= grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_4_we0;
        else 
            att_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    att_5_address0_assign_proc : process(tmp_26_reg_1640, h_5_reg_1898, grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_5_address0, grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_5_address0, grp_kernel_softmax_fu_750_i_vec_address0, ap_CS_fsm_state3, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if (((h_5_reg_1898 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            att_5_address0 <= grp_kernel_softmax_fu_750_i_vec_address0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            att_5_address0 <= grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_5_address0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            att_5_address0 <= grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_5_address0;
        else 
            att_5_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    att_5_ce0_assign_proc : process(tmp_26_reg_1640, h_5_reg_1898, grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_5_ce0, grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_5_ce0, grp_kernel_softmax_fu_750_i_vec_ce0, ap_CS_fsm_state3, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if (((h_5_reg_1898 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            att_5_ce0 <= grp_kernel_softmax_fu_750_i_vec_ce0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            att_5_ce0 <= grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_5_ce0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            att_5_ce0 <= grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_5_ce0;
        else 
            att_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    att_5_d0_assign_proc : process(tmp_26_reg_1640, h_5_reg_1898, grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_5_d0, grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_5_d0, grp_kernel_softmax_fu_750_i_vec_d0, ap_CS_fsm_state3, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if (((h_5_reg_1898 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            att_5_d0 <= grp_kernel_softmax_fu_750_i_vec_d0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            att_5_d0 <= grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_5_d0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            att_5_d0 <= grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_5_d0;
        else 
            att_5_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    att_5_we0_assign_proc : process(tmp_26_reg_1640, h_5_reg_1898, grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_5_we0, grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_5_we0, grp_kernel_softmax_fu_750_i_vec_we0, ap_CS_fsm_state3, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if (((h_5_reg_1898 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            att_5_we0 <= grp_kernel_softmax_fu_750_i_vec_we0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            att_5_we0 <= grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_5_we0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            att_5_we0 <= grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_5_we0;
        else 
            att_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    att_6_address0_assign_proc : process(tmp_26_reg_1640, h_5_reg_1898, grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_6_address0, grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_6_address0, grp_kernel_softmax_fu_750_i_vec_address0, ap_CS_fsm_state3, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if (((h_5_reg_1898 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            att_6_address0 <= grp_kernel_softmax_fu_750_i_vec_address0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            att_6_address0 <= grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_6_address0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            att_6_address0 <= grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_6_address0;
        else 
            att_6_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    att_6_ce0_assign_proc : process(tmp_26_reg_1640, h_5_reg_1898, grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_6_ce0, grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_6_ce0, grp_kernel_softmax_fu_750_i_vec_ce0, ap_CS_fsm_state3, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if (((h_5_reg_1898 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            att_6_ce0 <= grp_kernel_softmax_fu_750_i_vec_ce0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            att_6_ce0 <= grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_6_ce0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            att_6_ce0 <= grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_6_ce0;
        else 
            att_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    att_6_d0_assign_proc : process(tmp_26_reg_1640, h_5_reg_1898, grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_6_d0, grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_6_d0, grp_kernel_softmax_fu_750_i_vec_d0, ap_CS_fsm_state3, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if (((h_5_reg_1898 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            att_6_d0 <= grp_kernel_softmax_fu_750_i_vec_d0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            att_6_d0 <= grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_6_d0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            att_6_d0 <= grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_6_d0;
        else 
            att_6_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    att_6_we0_assign_proc : process(tmp_26_reg_1640, h_5_reg_1898, grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_6_we0, grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_6_we0, grp_kernel_softmax_fu_750_i_vec_we0, ap_CS_fsm_state3, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if (((h_5_reg_1898 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            att_6_we0 <= grp_kernel_softmax_fu_750_i_vec_we0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            att_6_we0 <= grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_6_we0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            att_6_we0 <= grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_6_we0;
        else 
            att_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    att_7_address0_assign_proc : process(tmp_26_reg_1640, h_5_reg_1898, grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_7_address0, grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_7_address0, grp_kernel_softmax_fu_750_i_vec_address0, ap_CS_fsm_state3, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if (((h_5_reg_1898 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            att_7_address0 <= grp_kernel_softmax_fu_750_i_vec_address0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            att_7_address0 <= grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_7_address0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            att_7_address0 <= grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_7_address0;
        else 
            att_7_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    att_7_ce0_assign_proc : process(tmp_26_reg_1640, h_5_reg_1898, grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_7_ce0, grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_7_ce0, grp_kernel_softmax_fu_750_i_vec_ce0, ap_CS_fsm_state3, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if (((h_5_reg_1898 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            att_7_ce0 <= grp_kernel_softmax_fu_750_i_vec_ce0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            att_7_ce0 <= grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_7_ce0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            att_7_ce0 <= grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_7_ce0;
        else 
            att_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    att_7_d0_assign_proc : process(tmp_26_reg_1640, h_5_reg_1898, grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_7_d0, grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_7_d0, grp_kernel_softmax_fu_750_i_vec_d0, ap_CS_fsm_state3, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if (((h_5_reg_1898 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            att_7_d0 <= grp_kernel_softmax_fu_750_i_vec_d0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            att_7_d0 <= grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_7_d0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            att_7_d0 <= grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_7_d0;
        else 
            att_7_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    att_7_we0_assign_proc : process(tmp_26_reg_1640, h_5_reg_1898, grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_7_we0, grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_7_we0, grp_kernel_softmax_fu_750_i_vec_we0, ap_CS_fsm_state3, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if (((h_5_reg_1898 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            att_7_we0 <= grp_kernel_softmax_fu_750_i_vec_we0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            att_7_we0 <= grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_7_we0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            att_7_we0 <= grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_7_we0;
        else 
            att_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    att_8_address0_assign_proc : process(tmp_26_reg_1640, h_5_reg_1898, grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_8_address0, grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_8_address0, grp_kernel_softmax_fu_750_i_vec_address0, ap_CS_fsm_state3, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if (((h_5_reg_1898 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            att_8_address0 <= grp_kernel_softmax_fu_750_i_vec_address0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            att_8_address0 <= grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_8_address0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            att_8_address0 <= grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_8_address0;
        else 
            att_8_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    att_8_ce0_assign_proc : process(tmp_26_reg_1640, h_5_reg_1898, grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_8_ce0, grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_8_ce0, grp_kernel_softmax_fu_750_i_vec_ce0, ap_CS_fsm_state3, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if (((h_5_reg_1898 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            att_8_ce0 <= grp_kernel_softmax_fu_750_i_vec_ce0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            att_8_ce0 <= grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_8_ce0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            att_8_ce0 <= grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_8_ce0;
        else 
            att_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    att_8_d0_assign_proc : process(tmp_26_reg_1640, h_5_reg_1898, grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_8_d0, grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_8_d0, grp_kernel_softmax_fu_750_i_vec_d0, ap_CS_fsm_state3, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if (((h_5_reg_1898 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            att_8_d0 <= grp_kernel_softmax_fu_750_i_vec_d0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            att_8_d0 <= grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_8_d0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            att_8_d0 <= grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_8_d0;
        else 
            att_8_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    att_8_we0_assign_proc : process(tmp_26_reg_1640, h_5_reg_1898, grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_8_we0, grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_8_we0, grp_kernel_softmax_fu_750_i_vec_we0, ap_CS_fsm_state3, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if (((h_5_reg_1898 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            att_8_we0 <= grp_kernel_softmax_fu_750_i_vec_we0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            att_8_we0 <= grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_8_we0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            att_8_we0 <= grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_8_we0;
        else 
            att_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    att_9_address0_assign_proc : process(tmp_26_reg_1640, h_5_reg_1898, grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_9_address0, grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_9_address0, grp_kernel_softmax_fu_750_i_vec_address0, ap_CS_fsm_state3, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if (((h_5_reg_1898 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            att_9_address0 <= grp_kernel_softmax_fu_750_i_vec_address0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            att_9_address0 <= grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_9_address0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            att_9_address0 <= grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_9_address0;
        else 
            att_9_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    att_9_ce0_assign_proc : process(tmp_26_reg_1640, h_5_reg_1898, grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_9_ce0, grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_9_ce0, grp_kernel_softmax_fu_750_i_vec_ce0, ap_CS_fsm_state3, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if (((h_5_reg_1898 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            att_9_ce0 <= grp_kernel_softmax_fu_750_i_vec_ce0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            att_9_ce0 <= grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_9_ce0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            att_9_ce0 <= grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_9_ce0;
        else 
            att_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    att_9_d0_assign_proc : process(tmp_26_reg_1640, h_5_reg_1898, grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_9_d0, grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_9_d0, grp_kernel_softmax_fu_750_i_vec_d0, ap_CS_fsm_state3, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if (((h_5_reg_1898 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            att_9_d0 <= grp_kernel_softmax_fu_750_i_vec_d0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            att_9_d0 <= grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_9_d0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            att_9_d0 <= grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_9_d0;
        else 
            att_9_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    att_9_we0_assign_proc : process(tmp_26_reg_1640, h_5_reg_1898, grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_9_we0, grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_9_we0, grp_kernel_softmax_fu_750_i_vec_we0, ap_CS_fsm_state3, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if (((h_5_reg_1898 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            att_9_we0 <= grp_kernel_softmax_fu_750_i_vec_we0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            att_9_we0 <= grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_att_9_we0;
        elsif (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            att_9_we0 <= grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_att_9_we0;
        else 
            att_9_we0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_ap_start <= grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_ap_start_reg;
    grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_ap_start <= grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_ap_start_reg;
    grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_ap_start <= grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_ap_start_reg;
    grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_ap_start <= grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516_ap_start_reg;
    grp_kernel_softmax_fu_750_ap_start <= grp_kernel_softmax_fu_750_ap_start_reg;

    grp_kernel_softmax_fu_750_i_vec_q0_assign_proc : process(att_11_q0, att_10_q0, att_9_q0, att_8_q0, att_7_q0, att_6_q0, att_5_q0, att_4_q0, att_3_q0, att_2_q0, att_1_q0, att_0_q0, h_5_reg_1898, ap_CS_fsm_state10, ap_condition_1592)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
            if ((ap_const_boolean_1 = ap_condition_1592)) then 
                grp_kernel_softmax_fu_750_i_vec_q0 <= att_11_q0;
            elsif ((h_5_reg_1898 = ap_const_lv4_0)) then 
                grp_kernel_softmax_fu_750_i_vec_q0 <= att_0_q0;
            elsif ((h_5_reg_1898 = ap_const_lv4_1)) then 
                grp_kernel_softmax_fu_750_i_vec_q0 <= att_1_q0;
            elsif ((h_5_reg_1898 = ap_const_lv4_2)) then 
                grp_kernel_softmax_fu_750_i_vec_q0 <= att_2_q0;
            elsif ((h_5_reg_1898 = ap_const_lv4_3)) then 
                grp_kernel_softmax_fu_750_i_vec_q0 <= att_3_q0;
            elsif ((h_5_reg_1898 = ap_const_lv4_4)) then 
                grp_kernel_softmax_fu_750_i_vec_q0 <= att_4_q0;
            elsif ((h_5_reg_1898 = ap_const_lv4_5)) then 
                grp_kernel_softmax_fu_750_i_vec_q0 <= att_5_q0;
            elsif ((h_5_reg_1898 = ap_const_lv4_6)) then 
                grp_kernel_softmax_fu_750_i_vec_q0 <= att_6_q0;
            elsif ((h_5_reg_1898 = ap_const_lv4_7)) then 
                grp_kernel_softmax_fu_750_i_vec_q0 <= att_7_q0;
            elsif ((h_5_reg_1898 = ap_const_lv4_8)) then 
                grp_kernel_softmax_fu_750_i_vec_q0 <= att_8_q0;
            elsif ((h_5_reg_1898 = ap_const_lv4_9)) then 
                grp_kernel_softmax_fu_750_i_vec_q0 <= att_9_q0;
            elsif ((h_5_reg_1898 = ap_const_lv4_A)) then 
                grp_kernel_softmax_fu_750_i_vec_q0 <= att_10_q0;
            else 
                grp_kernel_softmax_fu_750_i_vec_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_kernel_softmax_fu_750_i_vec_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    h_5_load_fu_1161_p1 <= h_2_fu_482;
    icmp_fu_825_p2 <= "0" when (tmp_27_fu_816_p4 = ap_const_lv32_0) else "1";
    icmp_ln111_fu_1170_p2 <= "1" when (h_2_fu_482 = ap_const_lv4_C) else "0";
    icmp_ln68_fu_807_p2 <= "1" when (h_fu_186 = ap_const_lv4_C) else "0";
    icmp_ln69_fu_778_p2 <= "0" when (p_read1 = ap_const_lv33_0) else "1";
    icmp_ln76_fu_864_p2 <= "1" when (h_1_fu_478 = ap_const_lv4_C) else "0";

    k_cache_local_0_i_i_address0_assign_proc : process(tmp_26_reg_1640, ap_CS_fsm_state5, grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_0_i_i_address0, grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_0_i_i_address0, ap_CS_fsm_state8)
    begin
        if ((tmp_26_reg_1640 = ap_const_lv1_0)) then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                k_cache_local_0_i_i_address0 <= grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_0_i_i_address0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                k_cache_local_0_i_i_address0 <= grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_0_i_i_address0;
            else 
                k_cache_local_0_i_i_address0 <= "XXXXXXXXXXXX";
            end if;
        else 
            k_cache_local_0_i_i_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    k_cache_local_0_i_i_ce0_assign_proc : process(tmp_26_reg_1640, ap_CS_fsm_state5, grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_0_i_i_ce0, grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_0_i_i_ce0, ap_CS_fsm_state8)
    begin
        if ((tmp_26_reg_1640 = ap_const_lv1_0)) then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                k_cache_local_0_i_i_ce0 <= grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_0_i_i_ce0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                k_cache_local_0_i_i_ce0 <= grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_0_i_i_ce0;
            else 
                k_cache_local_0_i_i_ce0 <= ap_const_logic_0;
            end if;
        else 
            k_cache_local_0_i_i_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_cache_local_0_i_i_ce1_assign_proc : process(tmp_26_reg_1640, grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_0_i_i_ce1, ap_CS_fsm_state8)
    begin
        if (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            k_cache_local_0_i_i_ce1 <= grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_0_i_i_ce1;
        else 
            k_cache_local_0_i_i_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_cache_local_0_i_i_we0_assign_proc : process(tmp_26_reg_1640, ap_CS_fsm_state5, grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_0_i_i_we0)
    begin
        if (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            k_cache_local_0_i_i_we0 <= grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_0_i_i_we0;
        else 
            k_cache_local_0_i_i_we0 <= ap_const_logic_0;
        end if; 
    end process;


    k_cache_local_1_i_i_address0_assign_proc : process(tmp_26_reg_1640, ap_CS_fsm_state5, grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_1_i_i_address0, grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_1_i_i_address0, ap_CS_fsm_state8)
    begin
        if ((tmp_26_reg_1640 = ap_const_lv1_0)) then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                k_cache_local_1_i_i_address0 <= grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_1_i_i_address0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                k_cache_local_1_i_i_address0 <= grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_1_i_i_address0;
            else 
                k_cache_local_1_i_i_address0 <= "XXXXXXXXXXXX";
            end if;
        else 
            k_cache_local_1_i_i_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    k_cache_local_1_i_i_ce0_assign_proc : process(tmp_26_reg_1640, ap_CS_fsm_state5, grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_1_i_i_ce0, grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_1_i_i_ce0, ap_CS_fsm_state8)
    begin
        if ((tmp_26_reg_1640 = ap_const_lv1_0)) then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                k_cache_local_1_i_i_ce0 <= grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_1_i_i_ce0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                k_cache_local_1_i_i_ce0 <= grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_1_i_i_ce0;
            else 
                k_cache_local_1_i_i_ce0 <= ap_const_logic_0;
            end if;
        else 
            k_cache_local_1_i_i_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_cache_local_1_i_i_ce1_assign_proc : process(tmp_26_reg_1640, grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_1_i_i_ce1, ap_CS_fsm_state8)
    begin
        if (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            k_cache_local_1_i_i_ce1 <= grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_1_i_i_ce1;
        else 
            k_cache_local_1_i_i_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_cache_local_1_i_i_we0_assign_proc : process(tmp_26_reg_1640, ap_CS_fsm_state5, grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_1_i_i_we0)
    begin
        if (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            k_cache_local_1_i_i_we0 <= grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_1_i_i_we0;
        else 
            k_cache_local_1_i_i_we0 <= ap_const_logic_0;
        end if; 
    end process;


    k_cache_local_2_i_i_address0_assign_proc : process(tmp_26_reg_1640, ap_CS_fsm_state5, grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_2_i_i_address0, grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_2_i_i_address0, ap_CS_fsm_state8)
    begin
        if ((tmp_26_reg_1640 = ap_const_lv1_0)) then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                k_cache_local_2_i_i_address0 <= grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_2_i_i_address0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                k_cache_local_2_i_i_address0 <= grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_2_i_i_address0;
            else 
                k_cache_local_2_i_i_address0 <= "XXXXXXXXXXXX";
            end if;
        else 
            k_cache_local_2_i_i_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    k_cache_local_2_i_i_ce0_assign_proc : process(tmp_26_reg_1640, ap_CS_fsm_state5, grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_2_i_i_ce0, grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_2_i_i_ce0, ap_CS_fsm_state8)
    begin
        if ((tmp_26_reg_1640 = ap_const_lv1_0)) then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                k_cache_local_2_i_i_ce0 <= grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_2_i_i_ce0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                k_cache_local_2_i_i_ce0 <= grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_2_i_i_ce0;
            else 
                k_cache_local_2_i_i_ce0 <= ap_const_logic_0;
            end if;
        else 
            k_cache_local_2_i_i_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_cache_local_2_i_i_ce1_assign_proc : process(tmp_26_reg_1640, grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_2_i_i_ce1, ap_CS_fsm_state8)
    begin
        if (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            k_cache_local_2_i_i_ce1 <= grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_2_i_i_ce1;
        else 
            k_cache_local_2_i_i_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_cache_local_2_i_i_we0_assign_proc : process(tmp_26_reg_1640, ap_CS_fsm_state5, grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_2_i_i_we0)
    begin
        if (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            k_cache_local_2_i_i_we0 <= grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_2_i_i_we0;
        else 
            k_cache_local_2_i_i_we0 <= ap_const_logic_0;
        end if; 
    end process;


    k_cache_local_3_i_i_address0_assign_proc : process(tmp_26_reg_1640, ap_CS_fsm_state5, grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_3_i_i_address0, grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_3_i_i_address0, ap_CS_fsm_state8)
    begin
        if ((tmp_26_reg_1640 = ap_const_lv1_0)) then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                k_cache_local_3_i_i_address0 <= grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_3_i_i_address0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                k_cache_local_3_i_i_address0 <= grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_3_i_i_address0;
            else 
                k_cache_local_3_i_i_address0 <= "XXXXXXXXXXXX";
            end if;
        else 
            k_cache_local_3_i_i_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    k_cache_local_3_i_i_ce0_assign_proc : process(tmp_26_reg_1640, ap_CS_fsm_state5, grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_3_i_i_ce0, grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_3_i_i_ce0, ap_CS_fsm_state8)
    begin
        if ((tmp_26_reg_1640 = ap_const_lv1_0)) then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                k_cache_local_3_i_i_ce0 <= grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_3_i_i_ce0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                k_cache_local_3_i_i_ce0 <= grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_3_i_i_ce0;
            else 
                k_cache_local_3_i_i_ce0 <= ap_const_logic_0;
            end if;
        else 
            k_cache_local_3_i_i_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_cache_local_3_i_i_ce1_assign_proc : process(tmp_26_reg_1640, grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_3_i_i_ce1, ap_CS_fsm_state8)
    begin
        if (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            k_cache_local_3_i_i_ce1 <= grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_3_i_i_ce1;
        else 
            k_cache_local_3_i_i_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_cache_local_3_i_i_we0_assign_proc : process(tmp_26_reg_1640, ap_CS_fsm_state5, grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_3_i_i_we0)
    begin
        if (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            k_cache_local_3_i_i_we0 <= grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_3_i_i_we0;
        else 
            k_cache_local_3_i_i_we0 <= ap_const_logic_0;
        end if; 
    end process;


    k_cache_local_4_i_i_address0_assign_proc : process(tmp_26_reg_1640, ap_CS_fsm_state5, grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_4_i_i_address0, grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_4_i_i_address0, ap_CS_fsm_state8)
    begin
        if ((tmp_26_reg_1640 = ap_const_lv1_0)) then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                k_cache_local_4_i_i_address0 <= grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_4_i_i_address0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                k_cache_local_4_i_i_address0 <= grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_4_i_i_address0;
            else 
                k_cache_local_4_i_i_address0 <= "XXXXXXXXXXXX";
            end if;
        else 
            k_cache_local_4_i_i_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    k_cache_local_4_i_i_ce0_assign_proc : process(tmp_26_reg_1640, ap_CS_fsm_state5, grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_4_i_i_ce0, grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_4_i_i_ce0, ap_CS_fsm_state8)
    begin
        if ((tmp_26_reg_1640 = ap_const_lv1_0)) then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                k_cache_local_4_i_i_ce0 <= grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_4_i_i_ce0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                k_cache_local_4_i_i_ce0 <= grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_4_i_i_ce0;
            else 
                k_cache_local_4_i_i_ce0 <= ap_const_logic_0;
            end if;
        else 
            k_cache_local_4_i_i_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_cache_local_4_i_i_ce1_assign_proc : process(tmp_26_reg_1640, grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_4_i_i_ce1, ap_CS_fsm_state8)
    begin
        if (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            k_cache_local_4_i_i_ce1 <= grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_4_i_i_ce1;
        else 
            k_cache_local_4_i_i_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_cache_local_4_i_i_we0_assign_proc : process(tmp_26_reg_1640, ap_CS_fsm_state5, grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_4_i_i_we0)
    begin
        if (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            k_cache_local_4_i_i_we0 <= grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_4_i_i_we0;
        else 
            k_cache_local_4_i_i_we0 <= ap_const_logic_0;
        end if; 
    end process;


    k_cache_local_5_i_i_address0_assign_proc : process(tmp_26_reg_1640, ap_CS_fsm_state5, grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_5_i_i_address0, grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_5_i_i_address0, ap_CS_fsm_state8)
    begin
        if ((tmp_26_reg_1640 = ap_const_lv1_0)) then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                k_cache_local_5_i_i_address0 <= grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_5_i_i_address0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                k_cache_local_5_i_i_address0 <= grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_5_i_i_address0;
            else 
                k_cache_local_5_i_i_address0 <= "XXXXXXXXXXXX";
            end if;
        else 
            k_cache_local_5_i_i_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    k_cache_local_5_i_i_ce0_assign_proc : process(tmp_26_reg_1640, ap_CS_fsm_state5, grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_5_i_i_ce0, grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_5_i_i_ce0, ap_CS_fsm_state8)
    begin
        if ((tmp_26_reg_1640 = ap_const_lv1_0)) then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                k_cache_local_5_i_i_ce0 <= grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_5_i_i_ce0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                k_cache_local_5_i_i_ce0 <= grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_5_i_i_ce0;
            else 
                k_cache_local_5_i_i_ce0 <= ap_const_logic_0;
            end if;
        else 
            k_cache_local_5_i_i_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_cache_local_5_i_i_ce1_assign_proc : process(tmp_26_reg_1640, grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_5_i_i_ce1, ap_CS_fsm_state8)
    begin
        if (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            k_cache_local_5_i_i_ce1 <= grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_5_i_i_ce1;
        else 
            k_cache_local_5_i_i_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_cache_local_5_i_i_we0_assign_proc : process(tmp_26_reg_1640, ap_CS_fsm_state5, grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_5_i_i_we0)
    begin
        if (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            k_cache_local_5_i_i_we0 <= grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_5_i_i_we0;
        else 
            k_cache_local_5_i_i_we0 <= ap_const_logic_0;
        end if; 
    end process;


    k_cache_local_6_i_i_address0_assign_proc : process(tmp_26_reg_1640, ap_CS_fsm_state5, grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_6_i_i_address0, grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_6_i_i_address0, ap_CS_fsm_state8)
    begin
        if ((tmp_26_reg_1640 = ap_const_lv1_0)) then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                k_cache_local_6_i_i_address0 <= grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_6_i_i_address0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                k_cache_local_6_i_i_address0 <= grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_6_i_i_address0;
            else 
                k_cache_local_6_i_i_address0 <= "XXXXXXXXXXXX";
            end if;
        else 
            k_cache_local_6_i_i_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    k_cache_local_6_i_i_ce0_assign_proc : process(tmp_26_reg_1640, ap_CS_fsm_state5, grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_6_i_i_ce0, grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_6_i_i_ce0, ap_CS_fsm_state8)
    begin
        if ((tmp_26_reg_1640 = ap_const_lv1_0)) then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                k_cache_local_6_i_i_ce0 <= grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_6_i_i_ce0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                k_cache_local_6_i_i_ce0 <= grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_6_i_i_ce0;
            else 
                k_cache_local_6_i_i_ce0 <= ap_const_logic_0;
            end if;
        else 
            k_cache_local_6_i_i_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_cache_local_6_i_i_ce1_assign_proc : process(tmp_26_reg_1640, grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_6_i_i_ce1, ap_CS_fsm_state8)
    begin
        if (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            k_cache_local_6_i_i_ce1 <= grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_6_i_i_ce1;
        else 
            k_cache_local_6_i_i_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_cache_local_6_i_i_we0_assign_proc : process(tmp_26_reg_1640, ap_CS_fsm_state5, grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_6_i_i_we0)
    begin
        if (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            k_cache_local_6_i_i_we0 <= grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_6_i_i_we0;
        else 
            k_cache_local_6_i_i_we0 <= ap_const_logic_0;
        end if; 
    end process;


    k_cache_local_7_i_i_address0_assign_proc : process(tmp_26_reg_1640, ap_CS_fsm_state5, grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_7_i_i_address0, grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_7_i_i_address0, ap_CS_fsm_state8)
    begin
        if ((tmp_26_reg_1640 = ap_const_lv1_0)) then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                k_cache_local_7_i_i_address0 <= grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_7_i_i_address0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                k_cache_local_7_i_i_address0 <= grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_7_i_i_address0;
            else 
                k_cache_local_7_i_i_address0 <= "XXXXXXXXXXXX";
            end if;
        else 
            k_cache_local_7_i_i_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    k_cache_local_7_i_i_ce0_assign_proc : process(tmp_26_reg_1640, ap_CS_fsm_state5, grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_7_i_i_ce0, grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_7_i_i_ce0, ap_CS_fsm_state8)
    begin
        if ((tmp_26_reg_1640 = ap_const_lv1_0)) then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                k_cache_local_7_i_i_ce0 <= grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_7_i_i_ce0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                k_cache_local_7_i_i_ce0 <= grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_7_i_i_ce0;
            else 
                k_cache_local_7_i_i_ce0 <= ap_const_logic_0;
            end if;
        else 
            k_cache_local_7_i_i_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_cache_local_7_i_i_ce1_assign_proc : process(tmp_26_reg_1640, grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_7_i_i_ce1, ap_CS_fsm_state8)
    begin
        if (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            k_cache_local_7_i_i_ce1 <= grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648_k_cache_local_7_i_i_ce1;
        else 
            k_cache_local_7_i_i_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_cache_local_7_i_i_we0_assign_proc : process(tmp_26_reg_1640, ap_CS_fsm_state5, grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_7_i_i_we0)
    begin
        if (((tmp_26_reg_1640 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            k_cache_local_7_i_i_we0 <= grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_k_cache_local_7_i_i_we0;
        else 
            k_cache_local_7_i_i_we0 <= ap_const_logic_0;
        end if; 
    end process;


    key_cache_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, key_cache_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            key_cache_blk_n <= key_cache_empty_n;
        else 
            key_cache_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    key_cache_read <= key_cache_read_local;

    key_cache_read_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            key_cache_read_local <= ap_const_logic_1;
        else 
            key_cache_read_local <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem2_0_ARADDR <= grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_ARADDR;
    m_axi_gmem2_0_ARBURST <= grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_ARBURST;
    m_axi_gmem2_0_ARCACHE <= grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_ARCACHE;
    m_axi_gmem2_0_ARID <= grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_ARID;
    m_axi_gmem2_0_ARLEN <= grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_ARLEN;
    m_axi_gmem2_0_ARLOCK <= grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_ARLOCK;
    m_axi_gmem2_0_ARPROT <= grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_ARPROT;
    m_axi_gmem2_0_ARQOS <= grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_ARQOS;
    m_axi_gmem2_0_ARREGION <= grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_ARREGION;
    m_axi_gmem2_0_ARSIZE <= grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_ARSIZE;
    m_axi_gmem2_0_ARUSER <= grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_ARUSER;
    m_axi_gmem2_0_ARVALID <= grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_ARVALID;
    m_axi_gmem2_0_AWADDR <= ap_const_lv64_0;
    m_axi_gmem2_0_AWBURST <= ap_const_lv2_0;
    m_axi_gmem2_0_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem2_0_AWID <= ap_const_lv1_0;
    m_axi_gmem2_0_AWLEN <= ap_const_lv32_0;
    m_axi_gmem2_0_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem2_0_AWPROT <= ap_const_lv3_0;
    m_axi_gmem2_0_AWQOS <= ap_const_lv4_0;
    m_axi_gmem2_0_AWREGION <= ap_const_lv4_0;
    m_axi_gmem2_0_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem2_0_AWUSER <= ap_const_lv1_0;
    m_axi_gmem2_0_AWVALID <= ap_const_logic_0;
    m_axi_gmem2_0_BREADY <= ap_const_logic_0;
    m_axi_gmem2_0_RREADY <= grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546_m_axi_gmem2_0_RREADY;
    m_axi_gmem2_0_WDATA <= ap_const_lv32_0;
    m_axi_gmem2_0_WID <= ap_const_lv1_0;
    m_axi_gmem2_0_WLAST <= ap_const_logic_0;
    m_axi_gmem2_0_WSTRB <= ap_const_lv4_0;
    m_axi_gmem2_0_WUSER <= ap_const_lv1_0;
    m_axi_gmem2_0_WVALID <= ap_const_logic_0;
    out_q_rope_0_address0 <= grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_out_q_rope_0_address0;
    out_q_rope_0_ce0 <= grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_out_q_rope_0_ce0;
    out_q_rope_1_address0 <= grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_out_q_rope_1_address0;
    out_q_rope_1_ce0 <= grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_out_q_rope_1_ce0;
    out_q_rope_2_address0 <= grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_out_q_rope_2_address0;
    out_q_rope_2_ce0 <= grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_out_q_rope_2_ce0;
    out_q_rope_3_address0 <= grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_out_q_rope_3_address0;
    out_q_rope_3_ce0 <= grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_out_q_rope_3_ce0;
    out_q_rope_4_address0 <= grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_out_q_rope_4_address0;
    out_q_rope_4_ce0 <= grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_out_q_rope_4_ce0;
    out_q_rope_5_address0 <= grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_out_q_rope_5_address0;
    out_q_rope_5_ce0 <= grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_out_q_rope_5_ce0;
    out_q_rope_6_address0 <= grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_out_q_rope_6_address0;
    out_q_rope_6_ce0 <= grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_out_q_rope_6_ce0;
    out_q_rope_7_address0 <= grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_out_q_rope_7_address0;
    out_q_rope_7_ce0 <= grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563_out_q_rope_7_ce0;
    p_udiv1079_i_i_i_fu_893_p3 <= (h_1_fu_478 & ap_const_lv3_0);
    select_ln69_fu_784_p3 <= 
        p_read1 when (icmp_ln69_fu_778_p2(0) = '1') else 
        ap_const_lv33_1;
        sext_ln76_fu_813_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_read_10_reg_1245),33));

    shl_ln_fu_870_p3 <= (h_1_fu_478 & ap_const_lv6_0);
    tmp_27_fu_816_p4 <= p_read_9_reg_1238(32 downto 1);
    tmp_fu_838_p3 <= (umax_fu_831_p3 & ap_const_lv6_0);
    umax_fu_831_p3 <= 
        p_read_9_reg_1238 when (icmp_fu_825_p2(0) = '1') else 
        ap_const_lv33_1;
    zext_ln78_fu_878_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_870_p3),33));
end behav;
