# Day 001 Half Adder

![half_adder_blockDiagram](https://github.com/hughbyrne10/100daysofRTL/blob/master/Day_001_Half_Adder/images/half_adder_blockDiagram.PNG)


The Half Adder is a combinational logic circuit that performs the binary addition of two 1-bit binary digits (**a_i**, **b_i**). The sum of this additon is output to the **sum_o** signal and the carry is output on the **cout_o** signal. 

