/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [2:0] _03_;
  reg [6:0] _04_;
  wire [5:0] _05_;
  wire [14:0] _06_;
  wire celloutsig_0_0z;
  wire [10:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [7:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_32z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [8:0] celloutsig_0_37z;
  wire celloutsig_0_40z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [7:0] celloutsig_0_54z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_65z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_91z;
  wire celloutsig_0_92z;
  wire [7:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [8:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [9:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~(in_data[34] | in_data[74]);
  assign celloutsig_0_65z = ~(celloutsig_0_40z | celloutsig_0_54z[7]);
  assign celloutsig_1_0z = ~(in_data[131] | in_data[161]);
  assign celloutsig_1_3z = ~(celloutsig_1_1z | celloutsig_1_0z);
  assign celloutsig_1_6z = ~(celloutsig_1_4z | celloutsig_1_0z);
  assign celloutsig_1_11z = ~(celloutsig_1_8z | celloutsig_1_2z[6]);
  assign celloutsig_0_7z = ~((celloutsig_0_6z | celloutsig_0_4z) & (_00_ | celloutsig_0_0z));
  assign celloutsig_0_21z = ~((celloutsig_0_10z[3] | celloutsig_0_9z[1]) & (celloutsig_0_15z | celloutsig_0_6z));
  assign celloutsig_0_36z = celloutsig_0_4z | ~(celloutsig_0_11z);
  assign celloutsig_1_5z = celloutsig_1_4z | ~(celloutsig_1_1z);
  assign celloutsig_1_12z = celloutsig_1_6z | ~(celloutsig_1_0z);
  assign celloutsig_1_14z = celloutsig_1_2z[4] | ~(celloutsig_1_8z);
  assign celloutsig_0_16z = celloutsig_0_10z[4] | ~(celloutsig_0_11z);
  assign celloutsig_0_29z = celloutsig_0_10z[6] | ~(celloutsig_0_9z[2]);
  assign celloutsig_1_15z = { celloutsig_1_7z[8:1], celloutsig_1_5z } + celloutsig_1_7z[9:1];
  reg [5:0] _22_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _22_ <= 6'h00;
    else _22_ <= in_data[27:22];
  assign { _05_[5], _03_[2:1], _05_[2:1], _00_ } = _22_;
  reg [14:0] _23_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _23_ <= 15'h0000;
    else _23_ <= { celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_8z };
  assign { _01_, _06_[13:4], _02_, _06_[2:0] } = _23_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _04_ <= 7'h00;
    else _04_ <= { celloutsig_0_10z[10:5], celloutsig_0_6z };
  assign celloutsig_1_18z = { in_data[160:155], celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_11z } >= { celloutsig_1_15z[8:1], celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_0_13z = { in_data[88:70], celloutsig_0_6z } >= { celloutsig_0_10z[6:4], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_2z };
  assign celloutsig_0_26z = celloutsig_0_12z[7:5] >= celloutsig_0_12z[3:1];
  assign celloutsig_0_37z = { _06_[7:4], _02_, _06_[2], celloutsig_0_19z, celloutsig_0_35z, celloutsig_0_8z } % { 1'h1, _04_[3:0], celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_0z };
  assign celloutsig_0_5z = { _05_[1], _00_, celloutsig_0_0z } % { 1'h1, _05_[1], _00_ };
  assign celloutsig_0_12z = { celloutsig_0_9z[7:1], celloutsig_0_2z } % { 1'h1, in_data[61:56], in_data[0] };
  assign celloutsig_0_54z = { celloutsig_0_12z[7:5], celloutsig_0_8z, celloutsig_0_48z, celloutsig_0_23z, celloutsig_0_20z, celloutsig_0_19z } | { _05_[5], _03_[2:1], _05_[2:1], _00_, celloutsig_0_48z, celloutsig_0_29z };
  assign celloutsig_0_9z = { celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_1z } | in_data[25:18];
  assign celloutsig_1_2z = { in_data[152:149], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z } | in_data[125:119];
  assign celloutsig_0_10z = { in_data[83:75], celloutsig_0_1z, celloutsig_0_7z } | { in_data[93:92], celloutsig_0_1z, celloutsig_0_9z };
  assign celloutsig_0_40z = celloutsig_0_12z[1] & celloutsig_0_32z[0];
  assign celloutsig_0_48z = celloutsig_0_5z[2] & celloutsig_0_17z;
  assign celloutsig_0_92z = celloutsig_0_48z & celloutsig_0_26z;
  assign celloutsig_1_1z = celloutsig_1_0z & in_data[184];
  assign celloutsig_1_4z = celloutsig_1_0z & celloutsig_1_1z;
  assign celloutsig_1_8z = in_data[187] & celloutsig_1_4z;
  assign celloutsig_0_17z = celloutsig_0_16z & celloutsig_0_5z[2];
  assign celloutsig_0_19z = in_data[89] & celloutsig_0_16z;
  assign celloutsig_0_2z = in_data[27] & in_data[59];
  assign celloutsig_0_0z = ^ in_data[67:62];
  assign celloutsig_0_6z = ^ { in_data[56], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_8z = ^ { in_data[28:18], celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_11z = ^ { celloutsig_0_9z[6:0], celloutsig_0_4z };
  assign celloutsig_0_15z = ^ { in_data[63:55], celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_0_20z = ^ { celloutsig_0_9z[3], celloutsig_0_0z, celloutsig_0_0z, _05_[5], _03_[2:1], _05_[2:1], _00_ };
  assign celloutsig_0_28z = ^ { celloutsig_0_20z, celloutsig_0_7z, celloutsig_0_21z };
  assign celloutsig_0_32z = { celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_16z } >> _04_[2:0];
  assign celloutsig_0_91z = { celloutsig_0_32z[0], celloutsig_0_36z, celloutsig_0_65z } >> celloutsig_0_37z[5:3];
  assign celloutsig_1_7z = { in_data[173:166], celloutsig_1_4z, celloutsig_1_3z } >> { in_data[120:118], celloutsig_1_2z };
  assign celloutsig_0_18z = { _05_[2:1], _00_, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_15z } >> { _05_[5], _03_[2:1], _05_[2], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_1z };
  assign celloutsig_0_35z = ~((celloutsig_0_15z & celloutsig_0_20z) | celloutsig_0_28z);
  assign celloutsig_0_1z = ~((in_data[38] & celloutsig_0_0z) | in_data[51]);
  assign celloutsig_1_19z = ~((celloutsig_1_14z & celloutsig_1_1z) | celloutsig_1_8z);
  assign celloutsig_0_23z = ~((celloutsig_0_18z[1] & celloutsig_0_20z) | celloutsig_0_4z);
  assign _03_[0] = celloutsig_0_21z;
  assign { _05_[4:3], _05_[0] } = { _03_[2:1], _00_ };
  assign { _06_[14], _06_[3] } = { _01_, _02_ };
  assign { out_data[128], out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_91z, celloutsig_0_92z };
endmodule
