$date
	Sat Oct 22 20:56:32 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#108264
b11000 !
1"
#108266
b11000 &
b11000 %
1$
#108267
0"
#108270
b1100 &
b1100 %
#108274
b110 &
b110 %
#108278
b11 &
b11 %
#108282
b1010 &
b1010 %
#108286
b101 &
b101 %
#108290
b10000 &
b10000 %
#108294
b1000 &
b1000 %
#108298
b100 &
b100 %
#108302
b10 &
b10 %
#108306
b1 &
b1 %
1#
#108310
b0 &
0#
b0 %
0$
#1108947
b11100 !
1"
#1108950
b11100 &
b11100 %
1$
#1108951
0"
#1108954
b1110 &
b1110 %
#1108958
b111 &
b111 %
#1108962
b10110 &
b10110 %
#1108966
b1011 &
b1011 %
#1108970
b100010 &
b100010 %
#1108974
b10001 &
b10001 %
#1108978
b110100 &
b110100 %
#1108982
b11010 &
b11010 %
#1108986
b1101 &
b1101 %
#1108990
b101000 &
b101000 %
#1108994
b10100 &
b10100 %
#1108998
b1010 &
b1010 %
#1109002
b101 &
b101 %
#1109006
b10000 &
b10000 %
#1109010
b1000 &
b1000 %
#1109014
b100 &
b100 %
#1109018
b10 &
b10 %
#1109022
b1 &
1#
b1 %
#1109026
b0 &
b0 %
0#
0$
#2189345
b10101 !
1"
#2189346
b10101 &
b10101 %
1$
#2189347
0"
#2189350
b1000000 &
b1000000 %
#2189354
b100000 &
b100000 %
#2189358
b10000 &
b10000 %
#2189362
b1000 &
b1000 %
#2189366
b100 &
b100 %
#2189370
b10 &
b10 %
#2189374
b1 &
1#
b1 %
#2189378
b0 &
b0 %
0#
0$
#4500012
