/***************************************************************************
 *     Copyright (c) 1999-2013, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on              Mon Dec 23 13:19:22 2013
 *                 Full Compile MD5 Checksum e5d1378cc1475b750905e70cb70c73d9
 *                   (minus title and desc)  
 *                 MD5 Checksum              aa943f3142a624837db5321711723fcf
 *
 * Compiled with:  RDB Utility               combo_header.pl
 *                 RDB Parser                3.0
 *                 unknown                   unknown
 *                 Perl Interpreter          5.008008
 *                 Operating System          linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 * 
 ***************************************************************************/

#ifndef BCHP_XPT_MSG_BUF_OVFL_INTR_96_127_L2_H__
#define BCHP_XPT_MSG_BUF_OVFL_INTR_96_127_L2_H__

/***************************************************************************
 *XPT_MSG_BUF_OVFL_INTR_96_127_L2
 ***************************************************************************/
#define BCHP_XPT_MSG_BUF_OVFL_INTR_96_127_L2_W11_CPU_STATUS 0x00a3fec0 /* CPU interrupt Status Register */
#define BCHP_XPT_MSG_BUF_OVFL_INTR_96_127_L2_W11_CPU_SET 0x00a3fec4 /* CPU interrupt Set Register */
#define BCHP_XPT_MSG_BUF_OVFL_INTR_96_127_L2_W11_CPU_CLEAR 0x00a3fec8 /* CPU interrupt Clear Register */
#define BCHP_XPT_MSG_BUF_OVFL_INTR_96_127_L2_W11_CPU_MASK_STATUS 0x00a3fecc /* CPU interrupt Mask Status Register */
#define BCHP_XPT_MSG_BUF_OVFL_INTR_96_127_L2_W11_CPU_MASK_SET 0x00a3fed0 /* CPU interrupt Mask Set Register */
#define BCHP_XPT_MSG_BUF_OVFL_INTR_96_127_L2_W11_CPU_MASK_CLEAR 0x00a3fed4 /* CPU interrupt Mask Clear Register */
#define BCHP_XPT_MSG_BUF_OVFL_INTR_96_127_L2_W11_PCI_STATUS 0x00a3fed8 /* PCI interrupt Status Register */
#define BCHP_XPT_MSG_BUF_OVFL_INTR_96_127_L2_W11_PCI_SET 0x00a3fedc /* PCI interrupt Set Register */
#define BCHP_XPT_MSG_BUF_OVFL_INTR_96_127_L2_W11_PCI_CLEAR 0x00a3fee0 /* PCI interrupt Clear Register */
#define BCHP_XPT_MSG_BUF_OVFL_INTR_96_127_L2_W11_PCI_MASK_STATUS 0x00a3fee4 /* PCI interrupt Mask Status Register */
#define BCHP_XPT_MSG_BUF_OVFL_INTR_96_127_L2_W11_PCI_MASK_SET 0x00a3fee8 /* PCI interrupt Mask Set Register */
#define BCHP_XPT_MSG_BUF_OVFL_INTR_96_127_L2_W11_PCI_MASK_CLEAR 0x00a3feec /* PCI interrupt Mask Clear Register */

/***************************************************************************
 *W11_CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* XPT_MSG_BUF_OVFL_INTR_96_127_L2 :: W11_CPU_STATUS :: BUF_OVFL_INTR [31:00] */
#define BCHP_XPT_MSG_BUF_OVFL_INTR_96_127_L2_W11_CPU_STATUS_BUF_OVFL_INTR_MASK 0xffffffff
#define BCHP_XPT_MSG_BUF_OVFL_INTR_96_127_L2_W11_CPU_STATUS_BUF_OVFL_INTR_SHIFT 0
#define BCHP_XPT_MSG_BUF_OVFL_INTR_96_127_L2_W11_CPU_STATUS_BUF_OVFL_INTR_DEFAULT 0x00000000

/***************************************************************************
 *W11_CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* XPT_MSG_BUF_OVFL_INTR_96_127_L2 :: W11_CPU_SET :: BUF_OVFL_INTR [31:00] */
#define BCHP_XPT_MSG_BUF_OVFL_INTR_96_127_L2_W11_CPU_SET_BUF_OVFL_INTR_MASK 0xffffffff
#define BCHP_XPT_MSG_BUF_OVFL_INTR_96_127_L2_W11_CPU_SET_BUF_OVFL_INTR_SHIFT 0
#define BCHP_XPT_MSG_BUF_OVFL_INTR_96_127_L2_W11_CPU_SET_BUF_OVFL_INTR_DEFAULT 0x00000000

/***************************************************************************
 *W11_CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* XPT_MSG_BUF_OVFL_INTR_96_127_L2 :: W11_CPU_CLEAR :: BUF_OVFL_INTR [31:00] */
#define BCHP_XPT_MSG_BUF_OVFL_INTR_96_127_L2_W11_CPU_CLEAR_BUF_OVFL_INTR_MASK 0xffffffff
#define BCHP_XPT_MSG_BUF_OVFL_INTR_96_127_L2_W11_CPU_CLEAR_BUF_OVFL_INTR_SHIFT 0
#define BCHP_XPT_MSG_BUF_OVFL_INTR_96_127_L2_W11_CPU_CLEAR_BUF_OVFL_INTR_DEFAULT 0x00000000

/***************************************************************************
 *W11_CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* XPT_MSG_BUF_OVFL_INTR_96_127_L2 :: W11_CPU_MASK_STATUS :: BUF_OVFL_INTR [31:00] */
#define BCHP_XPT_MSG_BUF_OVFL_INTR_96_127_L2_W11_CPU_MASK_STATUS_BUF_OVFL_INTR_MASK 0xffffffff
#define BCHP_XPT_MSG_BUF_OVFL_INTR_96_127_L2_W11_CPU_MASK_STATUS_BUF_OVFL_INTR_SHIFT 0
#define BCHP_XPT_MSG_BUF_OVFL_INTR_96_127_L2_W11_CPU_MASK_STATUS_BUF_OVFL_INTR_DEFAULT 0x00000001

/***************************************************************************
 *W11_CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* XPT_MSG_BUF_OVFL_INTR_96_127_L2 :: W11_CPU_MASK_SET :: BUF_OVFL_INTR [31:00] */
#define BCHP_XPT_MSG_BUF_OVFL_INTR_96_127_L2_W11_CPU_MASK_SET_BUF_OVFL_INTR_MASK 0xffffffff
#define BCHP_XPT_MSG_BUF_OVFL_INTR_96_127_L2_W11_CPU_MASK_SET_BUF_OVFL_INTR_SHIFT 0
#define BCHP_XPT_MSG_BUF_OVFL_INTR_96_127_L2_W11_CPU_MASK_SET_BUF_OVFL_INTR_DEFAULT 0x00000001

/***************************************************************************
 *W11_CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* XPT_MSG_BUF_OVFL_INTR_96_127_L2 :: W11_CPU_MASK_CLEAR :: BUF_OVFL_INTR [31:00] */
#define BCHP_XPT_MSG_BUF_OVFL_INTR_96_127_L2_W11_CPU_MASK_CLEAR_BUF_OVFL_INTR_MASK 0xffffffff
#define BCHP_XPT_MSG_BUF_OVFL_INTR_96_127_L2_W11_CPU_MASK_CLEAR_BUF_OVFL_INTR_SHIFT 0
#define BCHP_XPT_MSG_BUF_OVFL_INTR_96_127_L2_W11_CPU_MASK_CLEAR_BUF_OVFL_INTR_DEFAULT 0x00000001

/***************************************************************************
 *W11_PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* XPT_MSG_BUF_OVFL_INTR_96_127_L2 :: W11_PCI_STATUS :: BUF_OVFL_INTR [31:00] */
#define BCHP_XPT_MSG_BUF_OVFL_INTR_96_127_L2_W11_PCI_STATUS_BUF_OVFL_INTR_MASK 0xffffffff
#define BCHP_XPT_MSG_BUF_OVFL_INTR_96_127_L2_W11_PCI_STATUS_BUF_OVFL_INTR_SHIFT 0
#define BCHP_XPT_MSG_BUF_OVFL_INTR_96_127_L2_W11_PCI_STATUS_BUF_OVFL_INTR_DEFAULT 0x00000000

/***************************************************************************
 *W11_PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* XPT_MSG_BUF_OVFL_INTR_96_127_L2 :: W11_PCI_SET :: BUF_OVFL_INTR [31:00] */
#define BCHP_XPT_MSG_BUF_OVFL_INTR_96_127_L2_W11_PCI_SET_BUF_OVFL_INTR_MASK 0xffffffff
#define BCHP_XPT_MSG_BUF_OVFL_INTR_96_127_L2_W11_PCI_SET_BUF_OVFL_INTR_SHIFT 0
#define BCHP_XPT_MSG_BUF_OVFL_INTR_96_127_L2_W11_PCI_SET_BUF_OVFL_INTR_DEFAULT 0x00000000

/***************************************************************************
 *W11_PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* XPT_MSG_BUF_OVFL_INTR_96_127_L2 :: W11_PCI_CLEAR :: BUF_OVFL_INTR [31:00] */
#define BCHP_XPT_MSG_BUF_OVFL_INTR_96_127_L2_W11_PCI_CLEAR_BUF_OVFL_INTR_MASK 0xffffffff
#define BCHP_XPT_MSG_BUF_OVFL_INTR_96_127_L2_W11_PCI_CLEAR_BUF_OVFL_INTR_SHIFT 0
#define BCHP_XPT_MSG_BUF_OVFL_INTR_96_127_L2_W11_PCI_CLEAR_BUF_OVFL_INTR_DEFAULT 0x00000000

/***************************************************************************
 *W11_PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* XPT_MSG_BUF_OVFL_INTR_96_127_L2 :: W11_PCI_MASK_STATUS :: BUF_OVFL_INTR [31:00] */
#define BCHP_XPT_MSG_BUF_OVFL_INTR_96_127_L2_W11_PCI_MASK_STATUS_BUF_OVFL_INTR_MASK 0xffffffff
#define BCHP_XPT_MSG_BUF_OVFL_INTR_96_127_L2_W11_PCI_MASK_STATUS_BUF_OVFL_INTR_SHIFT 0
#define BCHP_XPT_MSG_BUF_OVFL_INTR_96_127_L2_W11_PCI_MASK_STATUS_BUF_OVFL_INTR_DEFAULT 0x00000001

/***************************************************************************
 *W11_PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* XPT_MSG_BUF_OVFL_INTR_96_127_L2 :: W11_PCI_MASK_SET :: BUF_OVFL_INTR [31:00] */
#define BCHP_XPT_MSG_BUF_OVFL_INTR_96_127_L2_W11_PCI_MASK_SET_BUF_OVFL_INTR_MASK 0xffffffff
#define BCHP_XPT_MSG_BUF_OVFL_INTR_96_127_L2_W11_PCI_MASK_SET_BUF_OVFL_INTR_SHIFT 0
#define BCHP_XPT_MSG_BUF_OVFL_INTR_96_127_L2_W11_PCI_MASK_SET_BUF_OVFL_INTR_DEFAULT 0x00000001

/***************************************************************************
 *W11_PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* XPT_MSG_BUF_OVFL_INTR_96_127_L2 :: W11_PCI_MASK_CLEAR :: BUF_OVFL_INTR [31:00] */
#define BCHP_XPT_MSG_BUF_OVFL_INTR_96_127_L2_W11_PCI_MASK_CLEAR_BUF_OVFL_INTR_MASK 0xffffffff
#define BCHP_XPT_MSG_BUF_OVFL_INTR_96_127_L2_W11_PCI_MASK_CLEAR_BUF_OVFL_INTR_SHIFT 0
#define BCHP_XPT_MSG_BUF_OVFL_INTR_96_127_L2_W11_PCI_MASK_CLEAR_BUF_OVFL_INTR_DEFAULT 0x00000001

#endif /* #ifndef BCHP_XPT_MSG_BUF_OVFL_INTR_96_127_L2_H__ */

/* End of File */
