// Seed: 3624253348
module module_0 (
    output supply1 id_0,
    output supply0 id_1,
    output supply1 id_2,
    input tri0 id_3,
    output tri0 id_4,
    output tri1 id_5
);
  wire  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ;
endmodule
module module_1 (
    input  wor   id_0,
    input  tri0  id_1,
    input  tri0  id_2,
    input  uwire id_3,
    input  tri0  id_4,
    output wand  id_5
);
  always @(1) begin
    id_5 = 1 == id_4;
  end
  module_0(
      id_5, id_5, id_5, id_1, id_5, id_5
  );
  wire id_7, id_8;
endmodule
