{
  "Top": "top_kernel",
  "RtlTop": "top_kernel",
  "RtlPrefix": "",
  "RtlSubPrefix": "top_kernel_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu3eg",
    "Package": "-sbva484",
    "Speed": "-1-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "A": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_fixed<24, 8, AP_RND, AP_SAT, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "A_0_address0",
          "name": "A_0_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_0_ce0",
          "name": "A_0_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_0_q0",
          "name": "A_0_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "A_1_address0",
          "name": "A_1_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_1_ce0",
          "name": "A_1_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_1_q0",
          "name": "A_1_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "A_2_address0",
          "name": "A_2_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_2_ce0",
          "name": "A_2_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_2_q0",
          "name": "A_2_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "A_3_address0",
          "name": "A_3_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_3_ce0",
          "name": "A_3_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_3_q0",
          "name": "A_3_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "A_4_address0",
          "name": "A_4_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_4_ce0",
          "name": "A_4_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_4_q0",
          "name": "A_4_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "A_5_address0",
          "name": "A_5_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_5_ce0",
          "name": "A_5_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_5_q0",
          "name": "A_5_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "A_6_address0",
          "name": "A_6_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_6_ce0",
          "name": "A_6_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_6_q0",
          "name": "A_6_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "A_7_address0",
          "name": "A_7_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_7_ce0",
          "name": "A_7_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_7_q0",
          "name": "A_7_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "C": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_fixed<24, 8, AP_RND, AP_SAT, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "C_0_address0",
          "name": "C_0_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_0_ce0",
          "name": "C_0_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_0_we0",
          "name": "C_0_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_0_d0",
          "name": "C_0_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_1_address0",
          "name": "C_1_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_1_ce0",
          "name": "C_1_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_1_we0",
          "name": "C_1_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_1_d0",
          "name": "C_1_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_2_address0",
          "name": "C_2_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_2_ce0",
          "name": "C_2_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_2_we0",
          "name": "C_2_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_2_d0",
          "name": "C_2_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_3_address0",
          "name": "C_3_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_3_ce0",
          "name": "C_3_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_3_we0",
          "name": "C_3_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_3_d0",
          "name": "C_3_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_4_address0",
          "name": "C_4_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_4_ce0",
          "name": "C_4_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_4_we0",
          "name": "C_4_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_4_d0",
          "name": "C_4_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_5_address0",
          "name": "C_5_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_5_ce0",
          "name": "C_5_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_5_we0",
          "name": "C_5_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_5_d0",
          "name": "C_5_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_6_address0",
          "name": "C_6_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_6_ce0",
          "name": "C_6_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_6_we0",
          "name": "C_6_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_6_d0",
          "name": "C_6_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_7_address0",
          "name": "C_7_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_7_ce0",
          "name": "C_7_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_7_we0",
          "name": "C_7_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_7_d0",
          "name": "C_7_d0",
          "usage": "data",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_export -format=ip_catalog"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "top_kernel"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "52686",
    "Latency": "52685"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "top_kernel",
    "Version": "1.0",
    "DisplayName": "Top_kernel",
    "Revision": "2114453606",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_top_kernel_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/top.cpp"],
    "TestBench": ["..\/..\/host.cpp"],
    "Vhdl": [
      "impl\/vhdl\/top_kernel_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/top_kernel_mul_24s_24s_48_1_1.vhd",
      "impl\/vhdl\/top_kernel_mul_40s_42ns_81_1_1.vhd",
      "impl\/vhdl\/top_kernel_sdiv_40ns_24s_40_44_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_9_2_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_9_6_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_15_6_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_17_3_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_17_6_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_27_6_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_27_6_24_1_1_x.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_31_6_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_33_4_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_33_6_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_51_6_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_51_6_24_1_1_x.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_51_6_24_1_1_x0.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_51_6_24_1_1_x1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_59_6_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_59_6_24_1_1_x.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_65_5_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_99_6_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_99_6_24_1_1_x.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_99_6_24_1_1_x0.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_99_6_24_1_1_x1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_99_6_24_1_1_x2.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_99_6_24_1_1_x3.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_99_6_24_1_1_x4.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_99_6_24_1_1_x5.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_115_6_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_115_6_24_1_1_x.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_115_6_24_1_1_x0.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_115_6_24_1_1_x1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_129_6_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_513_8_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_tmp_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_tmp_RAM_T2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modebkb.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_T2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_RAM_T2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Outline_phase1_row.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Outline_VITIS_LOOP_54_1.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_init_col_sums.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_phase1_norm.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_phase1_sum.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_phase2_accum_row.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_phase2_write_row.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_11_1.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_31_2.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_31_3.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_33_5.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_39_3.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_39_4.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_41_6.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_46_3.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_49_5.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_54_3.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_56_6.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_55_6_VITIS_LOOP_56_7.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_56_2.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_56_4.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_63_7.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_64_4.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_51.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_52.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_53.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_54.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_55.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_56.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_57.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_58.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_59.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_510.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_511.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_512.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_513.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_514.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_515.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_5.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_71_8_VITIS_LOOP_72_9.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_80_6_VITIS_LOOP_82_7.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_83_6.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_98.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_99.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_910.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_911.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_912.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_913.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_914.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_916.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_917.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_918.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_919.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_920.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_921.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_922.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_923.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_924.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_925.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_926.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_927.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_928.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_929.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_930.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_96_9.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_99_10.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_105_10_VITIS_LOOP_107_11.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1315.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1316.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1317.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1318.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1319.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1320.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1321.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1332.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1333.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1334.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1335.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1336.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1337.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1338.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1339.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1340.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1341.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1342.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1343.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1344.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1345.vhd",
      "impl\/vhdl\/top_kernel.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/top_kernel_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/top_kernel_mul_24s_24s_48_1_1.v",
      "impl\/verilog\/top_kernel_mul_40s_42ns_81_1_1.v",
      "impl\/verilog\/top_kernel_sdiv_40ns_24s_40_44_1.v",
      "impl\/verilog\/top_kernel_sparsemux_9_2_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_9_6_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_15_6_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_17_3_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_17_6_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_27_6_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_27_6_24_1_1_x.v",
      "impl\/verilog\/top_kernel_sparsemux_31_6_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_33_4_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_33_6_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_51_6_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_51_6_24_1_1_x.v",
      "impl\/verilog\/top_kernel_sparsemux_51_6_24_1_1_x0.v",
      "impl\/verilog\/top_kernel_sparsemux_51_6_24_1_1_x1.v",
      "impl\/verilog\/top_kernel_sparsemux_59_6_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_59_6_24_1_1_x.v",
      "impl\/verilog\/top_kernel_sparsemux_65_5_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_99_6_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_99_6_24_1_1_x.v",
      "impl\/verilog\/top_kernel_sparsemux_99_6_24_1_1_x0.v",
      "impl\/verilog\/top_kernel_sparsemux_99_6_24_1_1_x1.v",
      "impl\/verilog\/top_kernel_sparsemux_99_6_24_1_1_x2.v",
      "impl\/verilog\/top_kernel_sparsemux_99_6_24_1_1_x3.v",
      "impl\/verilog\/top_kernel_sparsemux_99_6_24_1_1_x4.v",
      "impl\/verilog\/top_kernel_sparsemux_99_6_24_1_1_x5.v",
      "impl\/verilog\/top_kernel_sparsemux_115_6_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_115_6_24_1_1_x.v",
      "impl\/verilog\/top_kernel_sparsemux_115_6_24_1_1_x0.v",
      "impl\/verilog\/top_kernel_sparsemux_115_6_24_1_1_x1.v",
      "impl\/verilog\/top_kernel_sparsemux_129_6_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_513_8_24_1_1.v",
      "impl\/verilog\/top_kernel_tmp_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/top_kernel_tmp_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_tmp_RAM_T2P_BRAM_1R1W.dat",
      "impl\/verilog\/top_kernel_tmp_RAM_T2P_BRAM_1R1W.v",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modebkb.dat",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_modebkb.v",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_T2P_BRAM_1R1W.dat",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_RAM_T2P_BRAM_1R1W.v",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_RAM_T2P_BRAM_1R1W.dat",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_RAM_T2P_BRAM_1R1W.v",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_top_kernel_Outline_phase1_row.v",
      "impl\/verilog\/top_kernel_top_kernel_Outline_VITIS_LOOP_54_1.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_init_col_sums.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_phase1_norm.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_phase1_sum.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_phase2_accum_row.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_phase2_write_row.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_11_1.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_31_2.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_31_3.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_33_5.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_39_3.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_39_4.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_41_6.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_46_3.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_49_5.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_54_3.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_56_6.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_55_6_VITIS_LOOP_56_7.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_56_2.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_56_4.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_63_7.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_64_4.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_51.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_52.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_53.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_54.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_55.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_56.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_57.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_58.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_59.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_510.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_511.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_512.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_513.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_514.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_515.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_69_5.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_71_8_VITIS_LOOP_72_9.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_79_6_VITIS_LOOP_81_7.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_80_6_VITIS_LOOP_82_7.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_83_6.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_98.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_99.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_910.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_911.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_912.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_913.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_914.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_916.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_917.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_918.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_919.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_920.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_921.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_922.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_923.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_924.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_925.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_926.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_927.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_928.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_929.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_930.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_96_9.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_99_10.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_105_10_VITIS_LOOP_107_11.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1315.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1316.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1317.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1318.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1319.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1320.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1321.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1331.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1332.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1333.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1334.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1335.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1336.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1337.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1338.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1339.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1340.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1341.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1342.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1343.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1344.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1345.v",
      "impl\/verilog\/top_kernel.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/top_kernel.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "A_0_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "11",
      "portMap": {"A_0_address0": "DATA"},
      "ports": ["A_0_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_0_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "24",
      "portMap": {"A_0_q0": "DATA"},
      "ports": ["A_0_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_1_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "11",
      "portMap": {"A_1_address0": "DATA"},
      "ports": ["A_1_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_1_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "24",
      "portMap": {"A_1_q0": "DATA"},
      "ports": ["A_1_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_2_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "11",
      "portMap": {"A_2_address0": "DATA"},
      "ports": ["A_2_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_2_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "24",
      "portMap": {"A_2_q0": "DATA"},
      "ports": ["A_2_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_3_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "11",
      "portMap": {"A_3_address0": "DATA"},
      "ports": ["A_3_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_3_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "24",
      "portMap": {"A_3_q0": "DATA"},
      "ports": ["A_3_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_4_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "11",
      "portMap": {"A_4_address0": "DATA"},
      "ports": ["A_4_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_4_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "24",
      "portMap": {"A_4_q0": "DATA"},
      "ports": ["A_4_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_5_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "11",
      "portMap": {"A_5_address0": "DATA"},
      "ports": ["A_5_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_5_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "24",
      "portMap": {"A_5_q0": "DATA"},
      "ports": ["A_5_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_6_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "11",
      "portMap": {"A_6_address0": "DATA"},
      "ports": ["A_6_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_6_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "24",
      "portMap": {"A_6_q0": "DATA"},
      "ports": ["A_6_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_7_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "11",
      "portMap": {"A_7_address0": "DATA"},
      "ports": ["A_7_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_7_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "24",
      "portMap": {"A_7_q0": "DATA"},
      "ports": ["A_7_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "C_0_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "11",
      "portMap": {"C_0_address0": "DATA"},
      "ports": ["C_0_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_0_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "24",
      "portMap": {"C_0_d0": "DATA"},
      "ports": ["C_0_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_1_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "11",
      "portMap": {"C_1_address0": "DATA"},
      "ports": ["C_1_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_1_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "24",
      "portMap": {"C_1_d0": "DATA"},
      "ports": ["C_1_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_2_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "11",
      "portMap": {"C_2_address0": "DATA"},
      "ports": ["C_2_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_2_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "24",
      "portMap": {"C_2_d0": "DATA"},
      "ports": ["C_2_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_3_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "11",
      "portMap": {"C_3_address0": "DATA"},
      "ports": ["C_3_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_3_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "24",
      "portMap": {"C_3_d0": "DATA"},
      "ports": ["C_3_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_4_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "11",
      "portMap": {"C_4_address0": "DATA"},
      "ports": ["C_4_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_4_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "24",
      "portMap": {"C_4_d0": "DATA"},
      "ports": ["C_4_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_5_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "11",
      "portMap": {"C_5_address0": "DATA"},
      "ports": ["C_5_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_5_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "24",
      "portMap": {"C_5_d0": "DATA"},
      "ports": ["C_5_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_6_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "11",
      "portMap": {"C_6_address0": "DATA"},
      "ports": ["C_6_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_6_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "24",
      "portMap": {"C_6_d0": "DATA"},
      "ports": ["C_6_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_7_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "11",
      "portMap": {"C_7_address0": "DATA"},
      "ports": ["C_7_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_7_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "24",
      "portMap": {"C_7_d0": "DATA"},
      "ports": ["C_7_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "A_0_address0": {
      "dir": "out",
      "width": "11"
    },
    "A_0_ce0": {
      "dir": "out",
      "width": "1"
    },
    "A_0_q0": {
      "dir": "in",
      "width": "24"
    },
    "A_1_address0": {
      "dir": "out",
      "width": "11"
    },
    "A_1_ce0": {
      "dir": "out",
      "width": "1"
    },
    "A_1_q0": {
      "dir": "in",
      "width": "24"
    },
    "A_2_address0": {
      "dir": "out",
      "width": "11"
    },
    "A_2_ce0": {
      "dir": "out",
      "width": "1"
    },
    "A_2_q0": {
      "dir": "in",
      "width": "24"
    },
    "A_3_address0": {
      "dir": "out",
      "width": "11"
    },
    "A_3_ce0": {
      "dir": "out",
      "width": "1"
    },
    "A_3_q0": {
      "dir": "in",
      "width": "24"
    },
    "A_4_address0": {
      "dir": "out",
      "width": "11"
    },
    "A_4_ce0": {
      "dir": "out",
      "width": "1"
    },
    "A_4_q0": {
      "dir": "in",
      "width": "24"
    },
    "A_5_address0": {
      "dir": "out",
      "width": "11"
    },
    "A_5_ce0": {
      "dir": "out",
      "width": "1"
    },
    "A_5_q0": {
      "dir": "in",
      "width": "24"
    },
    "A_6_address0": {
      "dir": "out",
      "width": "11"
    },
    "A_6_ce0": {
      "dir": "out",
      "width": "1"
    },
    "A_6_q0": {
      "dir": "in",
      "width": "24"
    },
    "A_7_address0": {
      "dir": "out",
      "width": "11"
    },
    "A_7_ce0": {
      "dir": "out",
      "width": "1"
    },
    "A_7_q0": {
      "dir": "in",
      "width": "24"
    },
    "C_0_address0": {
      "dir": "out",
      "width": "11"
    },
    "C_0_ce0": {
      "dir": "out",
      "width": "1"
    },
    "C_0_we0": {
      "dir": "out",
      "width": "1"
    },
    "C_0_d0": {
      "dir": "out",
      "width": "24"
    },
    "C_1_address0": {
      "dir": "out",
      "width": "11"
    },
    "C_1_ce0": {
      "dir": "out",
      "width": "1"
    },
    "C_1_we0": {
      "dir": "out",
      "width": "1"
    },
    "C_1_d0": {
      "dir": "out",
      "width": "24"
    },
    "C_2_address0": {
      "dir": "out",
      "width": "11"
    },
    "C_2_ce0": {
      "dir": "out",
      "width": "1"
    },
    "C_2_we0": {
      "dir": "out",
      "width": "1"
    },
    "C_2_d0": {
      "dir": "out",
      "width": "24"
    },
    "C_3_address0": {
      "dir": "out",
      "width": "11"
    },
    "C_3_ce0": {
      "dir": "out",
      "width": "1"
    },
    "C_3_we0": {
      "dir": "out",
      "width": "1"
    },
    "C_3_d0": {
      "dir": "out",
      "width": "24"
    },
    "C_4_address0": {
      "dir": "out",
      "width": "11"
    },
    "C_4_ce0": {
      "dir": "out",
      "width": "1"
    },
    "C_4_we0": {
      "dir": "out",
      "width": "1"
    },
    "C_4_d0": {
      "dir": "out",
      "width": "24"
    },
    "C_5_address0": {
      "dir": "out",
      "width": "11"
    },
    "C_5_ce0": {
      "dir": "out",
      "width": "1"
    },
    "C_5_we0": {
      "dir": "out",
      "width": "1"
    },
    "C_5_d0": {
      "dir": "out",
      "width": "24"
    },
    "C_6_address0": {
      "dir": "out",
      "width": "11"
    },
    "C_6_ce0": {
      "dir": "out",
      "width": "1"
    },
    "C_6_we0": {
      "dir": "out",
      "width": "1"
    },
    "C_6_d0": {
      "dir": "out",
      "width": "24"
    },
    "C_7_address0": {
      "dir": "out",
      "width": "11"
    },
    "C_7_ce0": {
      "dir": "out",
      "width": "1"
    },
    "C_7_we0": {
      "dir": "out",
      "width": "1"
    },
    "C_7_d0": {
      "dir": "out",
      "width": "24"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "top_kernel",
      "BindInstances": "top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_U",
      "Instances": [
        {
          "ModuleName": "top_kernel_Outline_VITIS_LOOP_54_1",
          "InstanceName": "grp_top_kernel_Outline_VITIS_LOOP_54_1_fu_1154",
          "BindInstances": "icmp_ln54_fu_1120_p2 add_ln54_fu_1126_p2 add_ln60_fu_1144_p2 xor_ln60_fu_1170_p2 and_ln60_fu_1176_p2 xor_ln60_1_fu_1182_p2 select_ln60_fu_1188_p3 select_ln60_1_fu_1196_p3",
          "Instances": [{
              "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_56_2",
              "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_56_2_fu_1090",
              "BindInstances": "icmp_ln56_fu_236_p2 add_ln56_fu_242_p2 sparsemux_17_3_24_1_1_U1 add_ln58_fu_337_p2 add_ln58_1_fu_343_p2 xor_ln58_fu_365_p2 and_ln58_fu_371_p2 xor_ln58_1_fu_377_p2 select_ln58_fu_383_p3 select_ln58_1_fu_391_p3"
            }]
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_83_6",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_83_6_fu_1686",
          "BindInstances": "icmp_ln83_fu_734_p2 add_ln83_fu_740_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5_fu_1747",
          "BindInstances": "icmp_ln69_fu_2708_p2 add_ln69_5_fu_2714_p2 add_ln69_fu_2730_p2 select_ln69_fu_2744_p3 select_ln69_1_fu_2756_p3 sparsemux_513_8_24_1_1_U277 sdiv_40ns_24s_40_44_1_U278 icmp_ln73_fu_3891_p2 icmp_ln73_1_fu_3897_p2 or_ln73_fu_3903_p2 xor_ln73_fu_3909_p2 and_ln73_fu_3915_p2 xor_ln73_1_fu_3921_p2 or_ln73_1_fu_3927_p2 and_ln73_1_fu_3933_p2 select_ln73_fu_3939_p3 or_ln73_2_fu_3947_p2 select_ln73_1_fu_3953_p3 add_ln71_fu_3823_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_51",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_51_fu_2011",
          "BindInstances": "icmp_ln69_fu_2708_p2 add_ln69_fu_2714_p2 add_ln69_1_fu_2730_p2 select_ln69_2_fu_2744_p3 select_ln69_3_fu_2756_p3 sparsemux_513_8_24_1_1_U539 sdiv_40ns_24s_40_44_1_U540 icmp_ln73_2_fu_3891_p2 icmp_ln73_3_fu_3897_p2 or_ln73_3_fu_3903_p2 xor_ln73_2_fu_3909_p2 and_ln73_2_fu_3915_p2 xor_ln73_3_fu_3921_p2 or_ln73_4_fu_3927_p2 and_ln73_3_fu_3933_p2 select_ln73_2_fu_3939_p3 or_ln73_5_fu_3947_p2 select_ln73_3_fu_3953_p3 add_ln71_fu_3823_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_52",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_52_fu_2275",
          "BindInstances": "icmp_ln69_fu_2708_p2 add_ln69_fu_2714_p2 add_ln69_2_fu_2730_p2 select_ln69_4_fu_2744_p3 select_ln69_5_fu_2756_p3 sparsemux_513_8_24_1_1_U799 sdiv_40ns_24s_40_44_1_U800 icmp_ln73_4_fu_3891_p2 icmp_ln73_5_fu_3897_p2 or_ln73_6_fu_3903_p2 xor_ln73_4_fu_3909_p2 and_ln73_4_fu_3915_p2 xor_ln73_5_fu_3921_p2 or_ln73_7_fu_3927_p2 and_ln73_5_fu_3933_p2 select_ln73_4_fu_3939_p3 or_ln73_8_fu_3947_p2 select_ln73_5_fu_3953_p3 add_ln71_fu_3823_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_53",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_53_fu_2539",
          "BindInstances": "icmp_ln69_fu_2708_p2 add_ln69_fu_2714_p2 add_ln69_3_fu_2730_p2 select_ln69_fu_2744_p3 select_ln69_5_fu_2756_p3 sparsemux_513_8_24_1_1_U1059 sdiv_40ns_24s_40_44_1_U1060 icmp_ln73_7_fu_3891_p2 icmp_ln73_fu_3897_p2 or_ln73_fu_3903_p2 xor_ln73_fu_3909_p2 and_ln73_fu_3915_p2 xor_ln73_5_fu_3921_p2 or_ln73_9_fu_3927_p2 and_ln73_5_fu_3933_p2 select_ln73_fu_3939_p3 or_ln73_10_fu_3947_p2 select_ln73_5_fu_3953_p3 add_ln71_fu_3823_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_54",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_54_fu_2803",
          "BindInstances": "icmp_ln69_fu_2708_p2 add_ln69_fu_2714_p2 add_ln69_4_fu_2730_p2 select_ln69_fu_2744_p3 select_ln69_4_fu_2756_p3 sparsemux_513_8_24_1_1_U1319 sdiv_40ns_24s_40_44_1_U1320 icmp_ln73_fu_3891_p2 icmp_ln73_6_fu_3897_p2 or_ln73_fu_3903_p2 xor_ln73_fu_3909_p2 and_ln73_fu_3915_p2 xor_ln73_4_fu_3921_p2 or_ln73_7_fu_3927_p2 and_ln73_4_fu_3933_p2 select_ln73_fu_3939_p3 or_ln73_8_fu_3947_p2 select_ln73_4_fu_3953_p3 add_ln71_fu_3823_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_55",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_55_fu_3067",
          "BindInstances": "icmp_ln69_fu_2708_p2 add_ln69_fu_2714_p2 add_ln69_3_fu_2730_p2 select_ln69_fu_2744_p3 select_ln69_3_fu_2756_p3 sparsemux_513_8_24_1_1_U1579 sdiv_40ns_24s_40_44_1_U1580 icmp_ln73_fu_3891_p2 icmp_ln73_4_fu_3897_p2 or_ln73_fu_3903_p2 xor_ln73_fu_3909_p2 and_ln73_fu_3915_p2 xor_ln73_3_fu_3921_p2 or_ln73_5_fu_3927_p2 and_ln73_3_fu_3933_p2 select_ln73_fu_3939_p3 or_ln73_6_fu_3947_p2 select_ln73_3_fu_3953_p3 add_ln71_fu_3823_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_56",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_56_fu_3331",
          "BindInstances": "icmp_ln69_fu_2708_p2 add_ln69_fu_2714_p2 add_ln69_2_fu_2730_p2 select_ln69_fu_2744_p3 select_ln69_2_fu_2756_p3 sparsemux_513_8_24_1_1_U1839 sdiv_40ns_24s_40_44_1_U1840 icmp_ln73_fu_3891_p2 icmp_ln73_2_fu_3897_p2 or_ln73_fu_3903_p2 xor_ln73_fu_3909_p2 and_ln73_fu_3915_p2 xor_ln73_2_fu_3921_p2 or_ln73_3_fu_3927_p2 and_ln73_2_fu_3933_p2 select_ln73_fu_3939_p3 or_ln73_4_fu_3947_p2 select_ln73_2_fu_3953_p3 add_ln71_fu_3823_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_57",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_57_fu_3595",
          "BindInstances": "icmp_ln69_fu_2708_p2 add_ln69_fu_2714_p2 add_ln69_1_fu_2730_p2 select_ln69_fu_2744_p3 select_ln69_1_fu_2756_p3 sparsemux_513_8_24_1_1_U2099 sdiv_40ns_24s_40_44_1_U2100 icmp_ln73_fu_3891_p2 icmp_ln73_1_fu_3897_p2 or_ln73_fu_3903_p2 xor_ln73_fu_3909_p2 and_ln73_fu_3915_p2 xor_ln73_1_fu_3921_p2 or_ln73_1_fu_3927_p2 and_ln73_1_fu_3933_p2 select_ln73_fu_3939_p3 or_ln73_2_fu_3947_p2 select_ln73_1_fu_3953_p3 add_ln71_fu_3823_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9_fu_3859",
          "BindInstances": "icmp_ln90_fu_302_p2 add_ln90_5_fu_308_p2 add_ln90_fu_324_p2 select_ln91_fu_338_p3 select_ln90_fu_350_p3 sparsemux_17_6_24_1_1_U2416 col_sum_3_fu_456_p2 add_ln93_1_fu_462_p2 icmp_ln93_fu_468_p2 xor_ln93_fu_517_p2 and_ln93_fu_523_p2 xor_ln93_1_fu_529_p2 and_ln93_1_fu_535_p2 xor_ln93_2_fu_541_p2 add_ln91_fu_385_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_98",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_98_fu_3873",
          "BindInstances": "icmp_ln90_fu_1380_p2 add_ln90_fu_1386_p2 add_ln90_1_fu_1402_p2 select_ln91_fu_1416_p3 select_ln90_fu_1428_p3 sparsemux_115_6_24_1_1_U2427 col_sum_1_fu_1730_p2 add_ln93_2_fu_1736_p2 icmp_ln93_1_fu_1742_p2 xor_ln93_fu_1889_p2 and_ln93_fu_1895_p2 xor_ln93_3_fu_1901_p2 and_ln93_2_fu_1907_p2 xor_ln93_4_fu_1913_p2 add_ln91_fu_1463_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_99",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_99_fu_3936",
          "BindInstances": "icmp_ln90_fu_762_p2 add_ln90_fu_768_p2 add_ln90_1_fu_784_p2 select_ln91_fu_798_p3 select_ln90_fu_810_p3 sparsemux_59_6_24_1_1_U2487 col_sum_fu_997_p2 add_ln93_1_fu_1003_p2 icmp_ln93_1_fu_1009_p2 xor_ln93_fu_1090_p2 and_ln93_fu_1096_p2 xor_ln93_1_fu_1102_p2 and_ln93_1_fu_1108_p2 xor_ln93_2_fu_1114_p2 add_ln91_fu_845_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_910",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_910_fu_3971",
          "BindInstances": "icmp_ln90_fu_1378_p2 add_ln90_fu_1384_p2 add_ln90_3_fu_1400_p2 select_ln91_fu_1414_p3 select_ln90_fu_1426_p3 sparsemux_115_6_24_1_1_x_U2519 col_sum_fu_1725_p2 add_ln93_7_fu_1731_p2 icmp_ln93_6_fu_1737_p2 xor_ln93_9_fu_1874_p2 and_ln93_6_fu_1880_p2 xor_ln93_10_fu_1886_p2 and_ln93_fu_1892_p2 xor_ln93_11_fu_1898_p2 add_ln91_fu_1461_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_911",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_911_fu_4034",
          "BindInstances": "icmp_ln90_fu_454_p2 add_ln90_fu_460_p2 add_ln90_4_fu_476_p2 select_ln91_fu_490_p3 select_ln90_fu_502_p3 sparsemux_31_6_24_1_1_U2579 col_sum_fu_633_p2 add_ln93_6_fu_639_p2 icmp_ln93_fu_645_p2 xor_ln93_fu_698_p2 and_ln93_fu_704_p2 xor_ln93_11_fu_710_p2 and_ln93_6_fu_716_p2 xor_ln93_12_fu_722_p2 add_ln91_fu_537_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_912",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_912_fu_4055",
          "BindInstances": "icmp_ln90_fu_1378_p2 add_ln90_fu_1384_p2 add_ln90_4_fu_1400_p2 select_ln91_fu_1414_p3 select_ln90_fu_1426_p3 sparsemux_115_6_24_1_1_x0_U2597 col_sum_fu_1725_p2 add_ln93_5_fu_1731_p2 icmp_ln93_fu_1737_p2 xor_ln93_fu_1874_p2 and_ln93_fu_1880_p2 xor_ln93_9_fu_1886_p2 and_ln93_5_fu_1892_p2 xor_ln93_10_fu_1898_p2 add_ln91_fu_1461_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_913",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_913_fu_4118",
          "BindInstances": "icmp_ln90_fu_762_p2 add_ln90_fu_768_p2 add_ln90_3_fu_784_p2 select_ln91_fu_798_p3 select_ln90_fu_810_p3 sparsemux_59_6_24_1_1_x_U2657 col_sum_fu_997_p2 add_ln93_4_fu_1003_p2 icmp_ln93_5_fu_1009_p2 xor_ln93_fu_1090_p2 and_ln93_fu_1096_p2 xor_ln93_7_fu_1102_p2 and_ln93_4_fu_1108_p2 xor_ln93_8_fu_1114_p2 add_ln91_fu_845_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_914",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_914_fu_4153",
          "BindInstances": "icmp_ln90_fu_1380_p2 add_ln90_fu_1386_p2 add_ln90_2_fu_1402_p2 select_ln91_fu_1416_p3 select_ln90_fu_1428_p3 sparsemux_115_6_24_1_1_x1_U2689 col_sum_2_fu_1730_p2 add_ln93_3_fu_1736_p2 icmp_ln93_fu_1742_p2 xor_ln93_fu_1889_p2 and_ln93_fu_1895_p2 xor_ln93_5_fu_1901_p2 and_ln93_3_fu_1907_p2 xor_ln93_6_fu_1913_p2 add_ln91_fu_1463_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_99_10",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_99_10_fu_4216",
          "BindInstances": "icmp_ln99_fu_1557_p2 add_ln99_fu_1563_p2 sparsemux_129_6_24_1_1_U2750 mul_40s_42ns_81_1_1_U2749 sub_ln101_fu_2003_p2 select_ln101_1_fu_2027_p3 sub_ln101_1_fu_2038_p2 select_ln101_2_fu_2044_p3 or_ln101_fu_2082_p2 xor_ln101_fu_2088_p2 and_ln101_fu_2094_p2 and_ln101_2_fu_2100_p2 xor_ln101_1_fu_2106_p2 and_ln101_1_fu_2112_p2 select_ln101_fu_2118_p3 or_ln101_1_fu_2126_p2 scale_64_fu_2132_p3"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13_fu_4348",
          "BindInstances": "icmp_ln109_fu_258_p2 add_ln109_5_fu_264_p2 add_ln109_fu_280_p2 select_ln110_fu_294_p3 select_ln109_fu_306_p3 sparsemux_17_6_24_1_1_U2882 mul_24s_24s_48_1_1_U2881 add_ln112_fu_449_p2 xor_ln112_fu_463_p2 and_ln112_fu_469_p2 icmp_ln112_fu_491_p2 icmp_ln112_1_fu_505_p2 icmp_ln112_2_fu_511_p2 select_ln112_fu_517_p3 xor_ln112_1_fu_525_p2 and_ln112_1_fu_531_p2 select_ln112_1_fu_537_p3 and_ln112_2_fu_545_p2 xor_ln112_2_fu_551_p2 or_ln112_fu_557_p2 xor_ln112_3_fu_563_p2 and_ln112_3_fu_569_p2 and_ln112_4_fu_575_p2 or_ln112_9_fu_581_p2 xor_ln112_4_fu_587_p2 and_ln112_5_fu_593_p2 select_ln112_2_fu_599_p3 or_ln112_1_fu_607_p2 select_ln112_3_fu_613_p3 add_ln110_fu_381_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1315",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1315_fu_4378",
          "BindInstances": "icmp_ln109_fu_748_p2 add_ln109_fu_754_p2 add_ln109_1_fu_770_p2 select_ln110_fu_784_p3 select_ln109_fu_796_p3 sparsemux_115_6_24_1_1_U2895 mul_24s_24s_48_1_1_U2894 add_ln112_fu_1135_p2 xor_ln112_5_fu_1149_p2 and_ln112_6_fu_1155_p2 icmp_ln112_3_fu_1177_p2 icmp_ln112_4_fu_1191_p2 icmp_ln112_5_fu_1197_p2 select_ln112_4_fu_1203_p3 xor_ln112_6_fu_1211_p2 and_ln112_7_fu_1217_p2 select_ln112_5_fu_1223_p3 and_ln112_8_fu_1231_p2 xor_ln112_7_fu_1237_p2 or_ln112_2_fu_1243_p2 xor_ln112_8_fu_1249_p2 and_ln112_9_fu_1255_p2 and_ln112_10_fu_1261_p2 or_ln112_fu_1267_p2 xor_ln112_9_fu_1273_p2 and_ln112_11_fu_1279_p2 select_ln112_6_fu_1285_p3 or_ln112_3_fu_1293_p2 select_ln112_7_fu_1299_p3 add_ln110_fu_1067_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1316",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1316_fu_4457",
          "BindInstances": "icmp_ln109_fu_468_p2 add_ln109_fu_474_p2 add_ln109_2_fu_490_p2 select_ln110_fu_504_p3 select_ln109_fu_516_p3 sparsemux_59_6_24_1_1_U2956 mul_24s_24s_48_1_1_U2955 add_ln112_fu_743_p2 xor_ln112_10_fu_757_p2 and_ln112_12_fu_763_p2 icmp_ln112_6_fu_785_p2 icmp_ln112_7_fu_799_p2 icmp_ln112_8_fu_805_p2 select_ln112_8_fu_811_p3 xor_ln112_11_fu_819_p2 and_ln112_13_fu_825_p2 select_ln112_9_fu_831_p3 and_ln112_14_fu_839_p2 xor_ln112_12_fu_845_p2 or_ln112_4_fu_851_p2 xor_ln112_13_fu_857_p2 and_ln112_15_fu_863_p2 and_ln112_16_fu_869_p2 or_ln112_fu_875_p2 xor_ln112_14_fu_881_p2 and_ln112_17_fu_887_p2 select_ln112_10_fu_893_p3 or_ln112_5_fu_901_p2 select_ln112_11_fu_907_p3 add_ln110_fu_675_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1317",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1317_fu_4508",
          "BindInstances": "icmp_ln109_fu_748_p2 add_ln109_fu_754_p2 add_ln109_3_fu_770_p2 select_ln110_fu_784_p3 select_ln109_fu_796_p3 sparsemux_115_6_24_1_1_x_U2989 mul_24s_24s_48_1_1_U2988 add_ln112_fu_1135_p2 xor_ln112_15_fu_1149_p2 and_ln112_18_fu_1155_p2 icmp_ln112_10_fu_1177_p2 icmp_ln112_11_fu_1191_p2 icmp_ln112_fu_1197_p2 select_ln112_12_fu_1203_p3 xor_ln112_16_fu_1211_p2 and_ln112_19_fu_1217_p2 select_ln112_fu_1223_p3 and_ln112_20_fu_1231_p2 xor_ln112_fu_1237_p2 or_ln112_6_fu_1243_p2 xor_ln112_17_fu_1249_p2 and_ln112_fu_1255_p2 and_ln112_21_fu_1261_p2 or_ln112_fu_1267_p2 xor_ln112_18_fu_1273_p2 and_ln112_22_fu_1279_p2 select_ln112_13_fu_1285_p3 or_ln112_7_fu_1293_p2 select_ln112_14_fu_1299_p3 add_ln110_fu_1067_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1318",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1318_fu_4587",
          "BindInstances": "icmp_ln109_fu_328_p2 add_ln109_fu_334_p2 add_ln109_4_fu_350_p2 select_ln110_fu_364_p3 select_ln109_fu_376_p3 sparsemux_31_6_24_1_1_U3050 mul_24s_24s_48_1_1_U3049 add_ln112_fu_547_p2 xor_ln112_fu_561_p2 and_ln112_fu_567_p2 icmp_ln112_fu_589_p2 icmp_ln112_9_fu_603_p2 icmp_ln112_10_fu_609_p2 select_ln112_fu_615_p3 xor_ln112_13_fu_623_p2 and_ln112_16_fu_629_p2 select_ln112_10_fu_635_p3 and_ln112_17_fu_643_p2 xor_ln112_14_fu_649_p2 or_ln112_fu_655_p2 xor_ln112_15_fu_661_p2 and_ln112_18_fu_667_p2 and_ln112_19_fu_673_p2 or_ln112_7_fu_679_p2 xor_ln112_16_fu_685_p2 and_ln112_20_fu_691_p2 select_ln112_11_fu_697_p3 or_ln112_8_fu_705_p2 select_ln112_12_fu_711_p3 add_ln110_fu_479_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1319",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1319_fu_4624",
          "BindInstances": "icmp_ln109_fu_748_p2 add_ln109_fu_754_p2 add_ln109_3_fu_770_p2 select_ln110_fu_784_p3 select_ln109_fu_796_p3 sparsemux_115_6_24_1_1_x0_U3069 mul_24s_24s_48_1_1_U3068 add_ln112_fu_1135_p2 xor_ln112_fu_1149_p2 and_ln112_fu_1155_p2 icmp_ln112_fu_1177_p2 icmp_ln112_6_fu_1191_p2 icmp_ln112_7_fu_1197_p2 select_ln112_fu_1203_p3 xor_ln112_9_fu_1211_p2 and_ln112_11_fu_1217_p2 select_ln112_7_fu_1223_p3 and_ln112_12_fu_1231_p2 xor_ln112_10_fu_1237_p2 or_ln112_fu_1243_p2 xor_ln112_11_fu_1249_p2 and_ln112_13_fu_1255_p2 and_ln112_14_fu_1261_p2 or_ln112_5_fu_1267_p2 xor_ln112_12_fu_1273_p2 and_ln112_15_fu_1279_p2 select_ln112_8_fu_1285_p3 or_ln112_6_fu_1293_p2 select_ln112_9_fu_1299_p3 add_ln110_fu_1067_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1320",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1320_fu_4703",
          "BindInstances": "icmp_ln109_fu_468_p2 add_ln109_fu_474_p2 add_ln109_2_fu_490_p2 select_ln110_fu_504_p3 select_ln109_fu_516_p3 sparsemux_59_6_24_1_1_x_U3130 mul_24s_24s_48_1_1_U3129 add_ln112_fu_743_p2 xor_ln112_fu_757_p2 and_ln112_fu_763_p2 icmp_ln112_fu_785_p2 icmp_ln112_3_fu_799_p2 icmp_ln112_4_fu_805_p2 select_ln112_fu_811_p3 xor_ln112_5_fu_819_p2 and_ln112_6_fu_825_p2 select_ln112_4_fu_831_p3 and_ln112_7_fu_839_p2 xor_ln112_6_fu_845_p2 or_ln112_fu_851_p2 xor_ln112_7_fu_857_p2 and_ln112_8_fu_863_p2 and_ln112_9_fu_869_p2 or_ln112_3_fu_875_p2 xor_ln112_8_fu_881_p2 and_ln112_10_fu_887_p2 select_ln112_5_fu_893_p3 or_ln112_4_fu_901_p2 select_ln112_6_fu_907_p3 add_ln110_fu_675_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1321",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1321_fu_4754",
          "BindInstances": "icmp_ln109_fu_748_p2 add_ln109_fu_754_p2 add_ln109_1_fu_770_p2 select_ln110_fu_784_p3 select_ln109_fu_796_p3 sparsemux_115_6_24_1_1_x1_U3163 mul_24s_24s_48_1_1_U3162 add_ln112_fu_1135_p2 xor_ln112_fu_1149_p2 and_ln112_fu_1155_p2 icmp_ln112_fu_1177_p2 icmp_ln112_1_fu_1191_p2 icmp_ln112_2_fu_1197_p2 select_ln112_fu_1203_p3 xor_ln112_1_fu_1211_p2 and_ln112_1_fu_1217_p2 select_ln112_1_fu_1223_p3 and_ln112_2_fu_1231_p2 xor_ln112_2_fu_1237_p2 or_ln112_fu_1243_p2 xor_ln112_3_fu_1249_p2 and_ln112_3_fu_1255_p2 and_ln112_4_fu_1261_p2 or_ln112_1_fu_1267_p2 xor_ln112_4_fu_1273_p2 and_ln112_5_fu_1279_p2 select_ln112_2_fu_1285_p3 or_ln112_2_fu_1293_p2 select_ln112_3_fu_1299_p3 add_ln110_fu_1067_p2"
        }
      ]
    },
    "Info": {
      "top_kernel_Pipeline_VITIS_LOOP_56_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Outline_VITIS_LOOP_54_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_51": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_52": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_53": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_54": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_55": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_56": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_57": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_83_6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_98": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_99": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_910": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_911": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_912": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_913": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_914": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_99_10": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1315": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1316": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1317": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1318": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1319": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1320": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1321": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "top_kernel_Pipeline_VITIS_LOOP_56_2": {
        "Latency": {
          "LatencyBest": "66",
          "LatencyAvg": "66",
          "LatencyWorst": "66",
          "PipelineII": "65",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.223"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_56_2",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "37",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "236",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Outline_VITIS_LOOP_54_1": {
        "Latency": {
          "LatencyBest": "17665",
          "LatencyAvg": "17665",
          "LatencyWorst": "17665",
          "PipelineII": "17665",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.223"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_54_1",
            "TripCount": "256",
            "Latency": "17664",
            "PipelineII": "",
            "PipelineDepth": "69"
          }],
        "Area": {
          "FF": "324",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "390",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_5": {
        "Latency": {
          "LatencyBest": "2093",
          "LatencyAvg": "2093",
          "LatencyWorst": "2093",
          "PipelineII": "2049",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.858"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_69_4_VITIS_LOOP_71_5",
            "TripCount": "2048",
            "Latency": "2091",
            "PipelineII": "1",
            "PipelineDepth": "45"
          }],
        "Area": {
          "FF": "3707",
          "AVAIL_FF": "141120",
          "UTIL_FF": "2",
          "LUT": "4325",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "6",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_51": {
        "Latency": {
          "LatencyBest": "2093",
          "LatencyAvg": "2093",
          "LatencyWorst": "2093",
          "PipelineII": "2049",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.858"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_69_4_VITIS_LOOP_71_5",
            "TripCount": "2048",
            "Latency": "2091",
            "PipelineII": "1",
            "PipelineDepth": "45"
          }],
        "Area": {
          "FF": "3707",
          "AVAIL_FF": "141120",
          "UTIL_FF": "2",
          "LUT": "4325",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "6",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_52": {
        "Latency": {
          "LatencyBest": "2093",
          "LatencyAvg": "2093",
          "LatencyWorst": "2093",
          "PipelineII": "2049",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.858"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_69_4_VITIS_LOOP_71_5",
            "TripCount": "2048",
            "Latency": "2091",
            "PipelineII": "1",
            "PipelineDepth": "45"
          }],
        "Area": {
          "FF": "3707",
          "AVAIL_FF": "141120",
          "UTIL_FF": "2",
          "LUT": "4325",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "6",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_53": {
        "Latency": {
          "LatencyBest": "2093",
          "LatencyAvg": "2093",
          "LatencyWorst": "2093",
          "PipelineII": "2049",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.858"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_69_4_VITIS_LOOP_71_5",
            "TripCount": "2048",
            "Latency": "2091",
            "PipelineII": "1",
            "PipelineDepth": "45"
          }],
        "Area": {
          "FF": "3707",
          "AVAIL_FF": "141120",
          "UTIL_FF": "2",
          "LUT": "4325",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "6",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_54": {
        "Latency": {
          "LatencyBest": "2093",
          "LatencyAvg": "2093",
          "LatencyWorst": "2093",
          "PipelineII": "2049",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.858"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_69_4_VITIS_LOOP_71_5",
            "TripCount": "2048",
            "Latency": "2091",
            "PipelineII": "1",
            "PipelineDepth": "45"
          }],
        "Area": {
          "FF": "3707",
          "AVAIL_FF": "141120",
          "UTIL_FF": "2",
          "LUT": "4325",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "6",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_55": {
        "Latency": {
          "LatencyBest": "2093",
          "LatencyAvg": "2093",
          "LatencyWorst": "2093",
          "PipelineII": "2049",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.858"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_69_4_VITIS_LOOP_71_5",
            "TripCount": "2048",
            "Latency": "2091",
            "PipelineII": "1",
            "PipelineDepth": "45"
          }],
        "Area": {
          "FF": "3707",
          "AVAIL_FF": "141120",
          "UTIL_FF": "2",
          "LUT": "4325",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "6",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_56": {
        "Latency": {
          "LatencyBest": "2093",
          "LatencyAvg": "2093",
          "LatencyWorst": "2093",
          "PipelineII": "2049",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.858"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_69_4_VITIS_LOOP_71_5",
            "TripCount": "2048",
            "Latency": "2091",
            "PipelineII": "1",
            "PipelineDepth": "45"
          }],
        "Area": {
          "FF": "3707",
          "AVAIL_FF": "141120",
          "UTIL_FF": "2",
          "LUT": "4325",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "6",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_71_57": {
        "Latency": {
          "LatencyBest": "2093",
          "LatencyAvg": "2093",
          "LatencyWorst": "2093",
          "PipelineII": "2049",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.858"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_69_4_VITIS_LOOP_71_5",
            "TripCount": "2048",
            "Latency": "2091",
            "PipelineII": "1",
            "PipelineDepth": "45"
          }],
        "Area": {
          "FF": "3707",
          "AVAIL_FF": "141120",
          "UTIL_FF": "2",
          "LUT": "4325",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "6",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_83_6": {
        "Latency": {
          "LatencyBest": "66",
          "LatencyAvg": "66",
          "LatencyWorst": "66",
          "PipelineII": "65",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.875"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_83_6",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "9",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "56",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9": {
        "Latency": {
          "LatencyBest": "2052",
          "LatencyAvg": "2052",
          "LatencyWorst": "2052",
          "PipelineII": "2049",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.188"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_90_8_VITIS_LOOP_91_9",
            "TripCount": "2048",
            "Latency": "2050",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "179",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "583",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_98": {
        "Latency": {
          "LatencyBest": "2052",
          "LatencyAvg": "2052",
          "LatencyWorst": "2052",
          "PipelineII": "2049",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.188"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_90_8_VITIS_LOOP_91_9",
            "TripCount": "2048",
            "Latency": "2050",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "326",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "2357",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_99": {
        "Latency": {
          "LatencyBest": "2052",
          "LatencyAvg": "2052",
          "LatencyWorst": "2052",
          "PipelineII": "2049",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.583"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_90_8_VITIS_LOOP_91_9",
            "TripCount": "2048",
            "Latency": "2050",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "219",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "1361",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_910": {
        "Latency": {
          "LatencyBest": "2052",
          "LatencyAvg": "2052",
          "LatencyWorst": "2052",
          "PipelineII": "2049",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.583"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_90_8_VITIS_LOOP_91_9",
            "TripCount": "2048",
            "Latency": "2050",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "303",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "2369",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_911": {
        "Latency": {
          "LatencyBest": "2052",
          "LatencyAvg": "2052",
          "LatencyWorst": "2052",
          "PipelineII": "2049",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.583"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_90_8_VITIS_LOOP_91_9",
            "TripCount": "2048",
            "Latency": "2050",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "177",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "841",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_912": {
        "Latency": {
          "LatencyBest": "2052",
          "LatencyAvg": "2052",
          "LatencyWorst": "2052",
          "PipelineII": "2049",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.583"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_90_8_VITIS_LOOP_91_9",
            "TripCount": "2048",
            "Latency": "2050",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "303",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "2369",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_913": {
        "Latency": {
          "LatencyBest": "2052",
          "LatencyAvg": "2052",
          "LatencyWorst": "2052",
          "PipelineII": "2049",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.583"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_90_8_VITIS_LOOP_91_9",
            "TripCount": "2048",
            "Latency": "2050",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "219",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "1361",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_914": {
        "Latency": {
          "LatencyBest": "2052",
          "LatencyAvg": "2052",
          "LatencyWorst": "2052",
          "PipelineII": "2049",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.188"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_90_8_VITIS_LOOP_91_9",
            "TripCount": "2048",
            "Latency": "2050",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "326",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "2355",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_99_10": {
        "Latency": {
          "LatencyBest": "66",
          "LatencyAvg": "66",
          "LatencyWorst": "66",
          "PipelineII": "65",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.731"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_99_10",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "DSP": "5",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "1",
          "FF": "1652",
          "AVAIL_FF": "141120",
          "UTIL_FF": "1",
          "LUT": "572",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13": {
        "Latency": {
          "LatencyBest": "2051",
          "LatencyAvg": "2051",
          "LatencyWorst": "2051",
          "PipelineII": "2049",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.277"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_109_12_VITIS_LOOP_110_13",
            "TripCount": "2048",
            "Latency": "2049",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "103",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "394",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1315": {
        "Latency": {
          "LatencyBest": "2051",
          "LatencyAvg": "2051",
          "LatencyWorst": "2051",
          "PipelineII": "2049",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.277"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_109_12_VITIS_LOOP_110_13",
            "TripCount": "2048",
            "Latency": "2049",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "103",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "600",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1316": {
        "Latency": {
          "LatencyBest": "2051",
          "LatencyAvg": "2051",
          "LatencyWorst": "2051",
          "PipelineII": "2049",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.277"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_109_12_VITIS_LOOP_110_13",
            "TripCount": "2048",
            "Latency": "2049",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "103",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "488",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1317": {
        "Latency": {
          "LatencyBest": "2051",
          "LatencyAvg": "2051",
          "LatencyWorst": "2051",
          "PipelineII": "2049",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.277"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_109_12_VITIS_LOOP_110_13",
            "TripCount": "2048",
            "Latency": "2049",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "103",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "600",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1318": {
        "Latency": {
          "LatencyBest": "2051",
          "LatencyAvg": "2051",
          "LatencyWorst": "2051",
          "PipelineII": "2049",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.277"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_109_12_VITIS_LOOP_110_13",
            "TripCount": "2048",
            "Latency": "2049",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "103",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "416",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1319": {
        "Latency": {
          "LatencyBest": "2051",
          "LatencyAvg": "2051",
          "LatencyWorst": "2051",
          "PipelineII": "2049",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.277"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_109_12_VITIS_LOOP_110_13",
            "TripCount": "2048",
            "Latency": "2049",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "103",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "600",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1320": {
        "Latency": {
          "LatencyBest": "2051",
          "LatencyAvg": "2051",
          "LatencyWorst": "2051",
          "PipelineII": "2049",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.277"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_109_12_VITIS_LOOP_110_13",
            "TripCount": "2048",
            "Latency": "2049",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "103",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "488",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_1321": {
        "Latency": {
          "LatencyBest": "2051",
          "LatencyAvg": "2051",
          "LatencyWorst": "2051",
          "PipelineII": "2049",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.277"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_109_12_VITIS_LOOP_110_13",
            "TripCount": "2048",
            "Latency": "2049",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "103",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "600",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel": {
        "Latency": {
          "LatencyBest": "52685",
          "LatencyAvg": "52685",
          "LatencyWorst": "52685",
          "PipelineII": "52686",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.277"
        },
        "Area": {
          "BRAM_18K": "24",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "5",
          "DSP": "21",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "5",
          "FF": "42190",
          "AVAIL_FF": "141120",
          "UTIL_FF": "29",
          "LUT": "56268",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "79",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2026-01-26 23:26:25 EST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2025.1.1"
  }
}
