INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skjah/traffic-light-controller/traffic-light-controller.srcs/sources_1/new/traffic_light_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module traffic_light_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/skjah/traffic-light-controller/traffic-light-controller.srcs/sim_1/new/traffic_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module traffic_tb
