
---------- Begin Simulation Statistics ----------
final_tick                                 7340831500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 177525                       # Simulator instruction rate (inst/s)
host_mem_usage                                8592144                       # Number of bytes of host memory used
host_op_rate                                   283104                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    61.96                       # Real time elapsed on the host
host_tick_rate                              101532775                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000001                       # Number of instructions simulated
sim_ops                                      17542007                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006291                       # Number of seconds simulated
sim_ticks                                  6291288000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     8                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        37317                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         77444                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads           8826446                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          8481011                       # number of cc regfile writes
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              15783158                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.258258                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.258258                       # CPI: Total CPI of All Threads
system.switch_cpus.fp_regfile_reads            966224                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes           532124                       # number of floating regfile writes
system.switch_cpus.idleCycles                   85424                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        73650                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1249963                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.367376                       # Inst execution rate
system.switch_cpus.iew.exec_refs              4519081                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1551799                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          631773                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3120071                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          760                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         1559                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1584036                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     18173773                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       2967282                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       132941                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      17205114                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           4516                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       2472231                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          66230                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2478682                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents          220                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        38551                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        35099                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          22509942                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              17097171                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.557051                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          12539188                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.358797                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               17150130                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         28933243                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        13655589                       # number of integer regfile writes
system.switch_cpus.ipc                       0.794750                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.794750                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       216762      1.25%      1.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      12065054     69.59%     70.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            7      0.00%     70.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv         22778      0.13%     70.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       147813      0.85%     71.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     71.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt         1206      0.01%     71.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     71.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     71.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     71.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     71.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     71.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd         4378      0.03%     71.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     71.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        19100      0.11%     71.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     71.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt        10228      0.06%     72.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       284116      1.64%     73.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     73.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     73.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift         4789      0.03%     73.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     73.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     73.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     73.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     73.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     73.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     73.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt         6214      0.04%     73.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult         3149      0.02%     73.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     73.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     73.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     73.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     73.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2959643     17.07%     90.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1207003      6.96%     97.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        27208      0.16%     97.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       358608      2.07%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       17338056                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses          942075                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      1847033                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses       881275                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      1003742                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              227866                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.013143                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           74467     32.68%     32.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     32.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     32.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     32.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     32.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             2      0.00%     32.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     32.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     32.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     32.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     32.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     32.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              3      0.00%     32.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     32.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            113      0.05%     32.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     32.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt            418      0.18%     32.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc         33969     14.91%     47.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     47.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     47.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift           42      0.02%     47.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     47.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     47.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     47.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     47.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     47.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     47.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     47.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     47.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     47.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     47.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     47.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     47.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     47.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     47.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     47.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     47.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     47.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     47.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     47.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     47.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     47.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     47.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     47.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     47.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     47.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         109113     47.88%     95.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          6112      2.68%     98.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead          491      0.22%     98.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         3136      1.38%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       16407085                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     45560629                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     16215896                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     19560785                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           18172824                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          17338056                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          949                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      2390538                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         6533                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          268                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      3980565                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     12497152                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.387361                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.953666                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      6809839     54.49%     54.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1425414     11.41%     65.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1207588      9.66%     75.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1038418      8.31%     83.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       760731      6.09%     89.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       544315      4.36%     94.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       457012      3.66%     97.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       155039      1.24%     99.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        98796      0.79%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     12497152                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.377942                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads       268546                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        96285                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3120071                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1584036                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         7078131                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes            657                       # number of misc regfile writes
system.switch_cpus.numCycles                 12582576                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                     779                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        44742                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1344                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        89812                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1344                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                       0                       # Number of BP lookups
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.switch_cpus.data      3485557                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3485557                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3485557                       # number of overall hits
system.cpu.dcache.overall_hits::total         3485557                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data        66831                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          66831                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data        66831                       # number of overall misses
system.cpu.dcache.overall_misses::total         66831                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   4576951496                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4576951496                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   4576951496                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4576951496                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      3552388                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3552388                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3552388                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3552388                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.018813                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.018813                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.018813                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018813                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 68485.455791                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 68485.455791                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 68485.455791                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68485.455791                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         5808                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          161                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               170                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    34.164706                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    26.833333                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        35143                       # number of writebacks
system.cpu.dcache.writebacks::total             35143                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        22978                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22978                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        22978                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22978                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        43853                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        43853                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        43853                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        43853                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   3214333996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3214333996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   3214333996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3214333996                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.012345                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012345                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.012345                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012345                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 73297.927075                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73297.927075                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 73297.927075                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73297.927075                       # average overall mshr miss latency
system.cpu.dcache.replacements                  43853                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2027073                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2027073                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        31996                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         31996                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   1759592000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1759592000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2059069                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2059069                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.015539                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.015539                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 54994.124266                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54994.124266                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        22975                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22975                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         9021                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         9021                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    431897000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    431897000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.004381                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004381                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 47876.842922                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 47876.842922                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1458484                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1458484                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        34835                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        34835                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2817359496                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2817359496                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1493319                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1493319                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.023327                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023327                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 80877.264131                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80877.264131                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        34832                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        34832                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2782436996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2782436996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.023325                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023325                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 79881.631718                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79881.631718                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   7340831500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3736681                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             44877                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             83.264946                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    18.158407                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data  1005.841593                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.017733                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.982267                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          119                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          876                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7148629                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7148629                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7340831500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7340831500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7340831500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7340831500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      1475040                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1475040                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1475040                       # number of overall hits
system.cpu.icache.overall_hits::total         1475040                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst         1706                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1706                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1706                       # number of overall misses
system.cpu.icache.overall_misses::total          1706                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    127559000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    127559000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    127559000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    127559000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst      1476746                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1476746                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1476746                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1476746                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.001155                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001155                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.001155                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001155                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 74770.808910                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74770.808910                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 74770.808910                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74770.808910                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          634                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    57.636364                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          889                       # number of writebacks
system.cpu.icache.writebacks::total               889                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          489                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          489                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          489                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          489                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         1217                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1217                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         1217                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1217                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     95132000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     95132000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     95132000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     95132000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000824                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000824                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000824                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000824                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 78169.268694                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78169.268694                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 78169.268694                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78169.268694                       # average overall mshr miss latency
system.cpu.icache.replacements                    889                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1475040                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1475040                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1706                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1706                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    127559000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    127559000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1476746                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1476746                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.001155                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001155                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 74770.808910                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74770.808910                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          489                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          489                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         1217                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1217                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     95132000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     95132000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000824                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000824                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 78169.268694                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78169.268694                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   7340831500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           952.480378                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2811546                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1873                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1501.092365                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   258.101086                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   694.379291                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.252052                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.678105                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.930157                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          984                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          984                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2954709                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2954709                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7340831500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7340831500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7340831500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7340831500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   6291288000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.inst           71                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data         4868                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4939                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           71                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data         4868                       # number of overall hits
system.l2.overall_hits::total                    4939                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1142                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        38985                       # number of demand (read+write) misses
system.l2.demand_misses::total                  40127                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1142                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        38985                       # number of overall misses
system.l2.overall_misses::total                 40127                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     92496000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   3096872500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3189368500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     92496000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   3096872500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3189368500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         1213                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        43853                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                45066                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         1213                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        43853                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               45066                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.941467                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.888993                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.890405                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.941467                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.888993                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.890405                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 80994.746060                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 79437.540080                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79481.857602                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 80994.746060                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 79437.540080                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79481.857602                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               28155                       # number of writebacks
system.l2.writebacks::total                     28155                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1142                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        38985                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             40127                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1142                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        38985                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            40127                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     81076000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   2707022500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2788098500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     81076000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   2707022500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2788098500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.941467                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.888993                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.890405                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.941467                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.888993                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.890405                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 70994.746060                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 69437.540080                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69481.857602                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 70994.746060                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 69437.540080                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69481.857602                       # average overall mshr miss latency
system.l2.replacements                          38659                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        35143                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            35143                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        35143                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        35143                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          885                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              885                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          885                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          885                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data          355                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   355                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        34477                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               34477                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2726347500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2726347500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        34832                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             34832                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.989808                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.989808                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 79077.283406                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79077.283406                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        34477                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          34477                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2381577500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2381577500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.989808                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.989808                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 69077.283406                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69077.283406                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           71                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 71                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1142                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1142                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     92496000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     92496000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         1213                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1213                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.941467                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.941467                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 80994.746060                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80994.746060                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1142                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1142                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     81076000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     81076000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.941467                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.941467                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 70994.746060                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70994.746060                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         4513                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4513                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data         4508                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4508                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    370525000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    370525000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data         9021                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          9021                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.499723                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.499723                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 82192.768412                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82192.768412                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         4508                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4508                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    325445000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    325445000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.499723                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.499723                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72192.768412                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72192.768412                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   7340831500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8101.503736                       # Cycle average of tags in use
system.l2.tags.total_refs                      103533                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     46851                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.209835                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      66.056721                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        47.921629                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       675.224219                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   129.926242                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7182.374925                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.008064                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.005850                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.082425                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.015860                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.876755                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988953                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          100                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8082                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    759029                       # Number of tag accesses
system.l2.tags.data_accesses                   759029                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7340831500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     28155.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1142.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     38980.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001047145250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1749                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1749                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              108094                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              26423                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       40127                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      28155                       # Number of write requests accepted
system.mem_ctrls.readBursts                     40127                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    28155                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      5                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.16                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 40127                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                28155                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   38930                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     958                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     188                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1749                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.936535                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.923514                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     38.802291                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           1650     94.34%     94.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            25      1.43%     95.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            18      1.03%     96.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           18      1.03%     97.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           11      0.63%     98.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            7      0.40%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            8      0.46%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.06%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            6      0.34%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            2      0.11%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.06%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-863            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1749                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1749                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.085763                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.080535                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.428621                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1676     95.83%     95.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                8      0.46%     96.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               56      3.20%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      0.34%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1749                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2568128                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1801920                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    408.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    286.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    6272650000                       # Total gap between requests
system.mem_ctrls.avgGap                      91863.89                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst        73088                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data      2494720                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1800576                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 11617334.955894563347                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 396535653.748485207558                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 286201490.060540854931                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst         1142                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        38985                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        28155                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst     34048000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data   1115456250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 144589278000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     29814.36                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     28612.45                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   5135474.27                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst        73088                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data      2495040                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2568128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst        73088                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        73088                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1801920                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1801920                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst         1142                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data        38985                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          40127                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        28155                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         28155                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.switch_cpus.inst     11617335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    396586518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        408203853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst     11617335                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     11617335                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    286415119                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       286415119                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    286415119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst     11617335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    396586518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       694618972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                40122                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               28134                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2692                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2599                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2645                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2553                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2398                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2495                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2450                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2328                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2482                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2313                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2463                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2389                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2400                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2660                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2593                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2662                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1810                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1874                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1818                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1931                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1747                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1801                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1655                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1547                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1708                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1686                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1694                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1676                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1669                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1815                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1835                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1868                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               397216750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             200610000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1149504250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9900.22                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28650.22                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               35234                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              25628                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            87.82                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           91.09                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         7394                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   590.801190                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   371.611598                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   416.874275                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1540     20.83%     20.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1028     13.90%     34.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          410      5.55%     40.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          314      4.25%     44.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          345      4.67%     49.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          217      2.93%     52.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          203      2.75%     54.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          436      5.90%     60.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2901     39.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         7394                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2567808                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1800576                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              408.152989                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              286.201490                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.42                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               89.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   7340831500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        26467980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        14068065                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      143942400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      74035260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 496014480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1496638170                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1155432000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    3406598355                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   541.478685                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2975558500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    209820000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3105909500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        26325180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        13992165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      142528680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      72824220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 496014480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1266348480                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1349450400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    3367483605                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   535.261397                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   3481984250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    209820000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   2599483750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   7340831500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               5650                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        28155                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9162                       # Transaction distribution
system.membus.trans_dist::ReadExReq             34477                       # Transaction distribution
system.membus.trans_dist::ReadExResp            34477                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5650                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       117571                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       117571                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 117571                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4370048                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      4370048                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4370048                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             40127                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   40127    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               40127                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   7340831500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           192023000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          211739000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.4                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         1670008                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      1205812                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        65498                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       870955                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          869638                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.848787                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed          185650                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect           15                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups        18041                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits         8572                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses         9469                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted         1009                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts      2387105                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls          681                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        65392                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples     12161035                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.297847                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     2.081481                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      6884957     56.61%     56.61% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1      1637670     13.47%     70.08% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2      1310367     10.78%     80.86% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3       927710      7.63%     88.49% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       182417      1.50%     89.99% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5       466982      3.84%     93.83% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6       123649      1.02%     94.84% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7        83112      0.68%     95.53% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8       544171      4.47%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total     12161035                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10000000                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       15783158                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             4236924                       # Number of memory references committed
system.switch_cpus.commit.loads               2743595                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                  16                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1157594                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating             852328                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer            15241234                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls        171316                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass       192670      1.22%      1.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu     10873441     68.89%     70.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult            7      0.00%     70.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv        21182      0.13%     70.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd       143695      0.91%     71.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     71.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt         1168      0.01%     71.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     71.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     71.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     71.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     71.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     71.17% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd         3868      0.02%     71.19% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     71.19% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu        11824      0.07%     71.26% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     71.26% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt         7980      0.05%     71.32% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc       282738      1.79%     73.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     73.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift         1460      0.01%     73.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     73.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     73.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     73.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     73.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     73.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt         4134      0.03%     73.14% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     73.14% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.14% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult         2067      0.01%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     73.16% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      2726868     17.28%     90.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite      1153087      7.31%     97.74% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead        16727      0.11%     97.84% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite       340242      2.16%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     15783158                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       544171                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles          1514526                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       8241178                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles           1884040                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        791174                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles          66230                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved       839508                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred           971                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       18887448                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts          4815                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.rdAccesses             2966826                       # TLB accesses on read requests
system.switch_cpus.dtb.wrAccesses             1551806                       # TLB accesses on write requests
system.switch_cpus.dtb.rdMisses                  1535                       # TLB misses on read requests
system.switch_cpus.dtb.wrMisses                 16427                       # TLB misses on write requests
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7340831500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles      1546715                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               11947910                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             1670008                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1063860                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles              10876043                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles          134298                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.tlbCycles                  4                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.miscStallCycles          950                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles         6159                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.pendingQuiesceStallCycles           45                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.icacheWaitRetryStallCycles           87                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines           1476749                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes         18419                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples     12497152                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      1.547672                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.896051                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          9325344     74.62%     74.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           141548      1.13%     75.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           204459      1.64%     77.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           250080      2.00%     79.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           219455      1.76%     81.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           334432      2.68%     83.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           263876      2.11%     85.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           156119      1.25%     87.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8          1601839     12.82%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total     12497152                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.132724                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.949560                       # Number of inst fetches per cycle
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.wrAccesses             1477642                       # TLB accesses on write requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrMisses                  1033                       # TLB misses on write requests
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7340831500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              907177                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads          376449                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses          344                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation          220                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores          90706                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache            154                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   7340831500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles          66230                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles          1812355                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         3242478                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        10205                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           2362110                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles       5003770                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       18600878                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          4901                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         765778                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents         825155                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents        3425834                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents           16                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands     24493528                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            50644901                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         31379701                       # Number of integer rename lookups
system.switch_cpus.rename.fpLookups           1038208                       # Number of floating rename lookups
system.switch_cpus.rename.committedMaps      21187688                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps          3305646                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing             676                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing          667                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           3756161                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 29778300                       # The number of ROB reads
system.switch_cpus.rob.writes                36677661                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts         10000000                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           15783158                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp             10238                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        63298                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          889                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           19214                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            34832                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           34832                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1217                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         9021                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3319                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       131559                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                134878                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       134528                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5055744                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                5190272                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           38663                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1802176                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            83729                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.016183                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.126180                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  82374     98.38%     98.38% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1355      1.62%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              83729                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   7340831500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           80938000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1829991                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          65779500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
