$date
	Tue Nov  8 08:18:51 2022
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module FA_bh_tb $end
$var wire 1 ! s $end
$var wire 1 " c $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % ci $end
$scope module FA1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % ci $end
$var reg 1 " c $end
$var reg 1 ! s $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#100
1!
1#
#200
1"
0!
1$
#300
1!
1%
#400
