close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_butterfly_network'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/demao/Desktop/project/project_.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_butterfly_network' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/demao/Desktop/project/project_.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_butterfly_network_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demao/Desktop/project/project_.srcs/sources_1/new/butterfly_network.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly_network
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demao/Desktop/project/project_.srcs/sources_1/new/dual_port_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demao/Desktop/project/project_.srcs/sources_1/new/switch2x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch2x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/demao/Desktop/project/project_.srcs/sim_1/new/tb_butterfly_network.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_butterfly_network
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1520.355 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/demao/Desktop/project/project_.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_butterfly_network_behav xil_defaultlib.tb_butterfly_network xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_butterfly_network_behav xil_defaultlib.tb_butterfly_network xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.switch2x2(wir_W=32)
Compiling module xil_defaultlib.switch2x2(wir_W=32,STAGE=1)
Compiling module xil_defaultlib.switch2x2(wir_W=32,STAGE=2)
Compiling module xil_defaultlib.switch2x2(wir_W=32,STAGE=3)
Compiling module xil_defaultlib.dual_port_ram(INIT_MODE=2,INIT_F...
Compiling module xil_defaultlib.switch2x2(wir_W=16)
Compiling module xil_defaultlib.switch2x2(wir_W=16,STAGE=1)
Compiling module xil_defaultlib.switch2x2(wir_W=16,STAGE=2)
Compiling module xil_defaultlib.switch2x2(wir_W=16,STAGE=3)
Compiling module xil_defaultlib.switch2x2(wir_W=16,STAGE=4)
Compiling module xil_defaultlib.butterfly_network_default
Compiling module xil_defaultlib.tb_butterfly_network
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_butterfly_network_behav
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:50 . Memory (MB): peak = 1520.355 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '49' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/demao/Desktop/project/project_.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_butterfly_network_behav -key {Behavioral:sim_1:Functional:tb_butterfly_network} -tclbatch {tb_butterfly_network.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_butterfly_network.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns

==========================================
 Running Shared Memory Testbench
 TEST_TYPE: SAME_ADDR_WRITES
==========================================

xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1520.355 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_butterfly_network_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:01:07 . Memory (MB): peak = 1520.355 ; gain = 0.000
run all

===== SIMULATION DONE EARLY AT T=6415000 =====
Total dropp: 2561
Global Average Latency = 18.209375 cycles
Global Max Latency = 565 cycles
Total switch collisions: 5225
Avr. switch collisions: 36.284722
Total memory collisions: 293
Avr. memory collisions: 18.312500
$finish called at time : 6415 ns : File "C:/Users/demao/Desktop/project/project_.srcs/sim_1/new/tb_butterfly_network.v" Line 308
