-- PLEASE READ THIS, IT MAY SAVE YOU SOME TIME AND MONEY, THANK YOU!
-- * This file was generated by Quokka FPGA Toolkit.
-- * Generated code is your property, do whatever you want with it
-- * Place custom code between [BEGIN USER ***] and [END USER ***].
-- * CAUTION: All code outside of [USER] scope is subject to regeneration.
-- * Bad things happen sometimes in developer's life,
--   it is recommended to use source control management software (e.g. git, bzr etc) to keep your custom code safe'n'sound.
-- * Internal structure of code is subject to change.
--   You can use some of signals in custom code, but most likely they will not exist in future (e.g. will get shorter or gone completely)
-- * Please send your feedback, comments, improvement ideas etc. to evmuryshkin@gmail.com
-- * Visit https://github.com/EvgenyMuryshkin/QuokkaEvaluation to access latest version of playground
-- 
-- DISCLAIMER:
--   Code comes AS-IS, it is your responsibility to make sure it is working as expected
--   no responsibility will be taken for any loss or damage caused by use of Quokka toolkit.
-- 
-- System configuration name is SynchronousROMModule_TopLevel, clock frequency is 1Hz, Top-level
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

use work.Quokka.all;

entity SynchronousROMModule_TopLevel is
    port
    (
-- [BEGIN USER PORTS]
-- [END USER PORTS]

Clock : in  std_logic;
Reset : in  std_logic;
Addr1 : in  unsigned(7 downto 0);
Addr2 : in  unsigned(7 downto 0);
Data1 : out  unsigned(7 downto 0);
Data2 : out  unsigned(7 downto 0)
    );
end entity;

-- FSM summary
-- Packages
architecture rtl of SynchronousROMModule_TopLevel is
-- [BEGIN USER SIGNALS]
-- [END USER SIGNALS]
constant HiSignal : std_logic := '1';
constant LoSignal : std_logic := '0';
constant Zero : std_logic := '0';
constant One : std_logic := '1';
constant true : std_logic := '1';
constant false : std_logic := '0';
signal Inputs_Addr1 : unsigned(8 downto 1)  := "00000000";
signal Inputs_Addr2 : unsigned(8 downto 1)  := "00000000";
signal State_Data1 : unsigned(8 downto 1)  := "00000000";
signal State_Data2 : unsigned(8 downto 1)  := "00000000";
type State_BuffArray is array(0 to 255) of unsigned(8 downto 1);
constant State_BuffArrayInit: State_BuffArray:= (
"01000100",
"00110000",
"11101000",
"10001111",
"11101110",
"00000000",
"10000111",
"11010100",
"01001000",
"01001010",
"10011110",
"11100000",
"00100110",
"10001011",
"11000110",
"01111000",
"01101101",
"10110001",
"01001011",
"11001111",
"00100101",
"00010001",
"01101110",
"01000101",
"11101100",
"01011000",
"01111010",
"00101010",
"10101000",
"10101111",
"01011111",
"10000010",
"00110001",
"10001100",
"10100001",
"01100010",
"10100010",
"00110110",
"00000100",
"11100111",
"11011000",
"01111111",
"01000011",
"00100011",
"00111011",
"01011010",
"11111111",
"11110001",
"10010110",
"00100000",
"10001000",
"00100100",
"10010100",
"10110011",
"10101010",
"00100001",
"11101111",
"01110000",
"01000000",
"11100010",
"10111010",
"00001110",
"10010000",
"00010111",
"11011100",
"11000101",
"01100110",
"01101010",
"00101111",
"10111011",
"11100110",
"10011001",
"01011110",
"11111001",
"00111101",
"00110011",
"00111111",
"01001111",
"10100000",
"01101100",
"11010011",
"01011001",
"01011100",
"00101011",
"00110101",
"10010010",
"00001100",
"01010010",
"01110011",
"01000110",
"00011011",
"00001010",
"01010101",
"11101010",
"10011100",
"00000101",
"11011001",
"10100011",
"00101000",
"11000000",
"10101101",
"10110000",
"00010011",
"10001001",
"01010001",
"11110101",
"01110110",
"01101111",
"01100101",
"11010110",
"10011000",
"11111000",
"11011011",
"01110101",
"01010000",
"10000110",
"01001100",
"10100101",
"11001011",
"01001110",
"00001111",
"11010000",
"10000100",
"01011011",
"11110111",
"10110010",
"00110111",
"11111011",
"00011101",
"11101101",
"01110001",
"00010101",
"00011111",
"11010111",
"10011101",
"10111101",
"10110100",
"01010011",
"11100001",
"01111110",
"00101110",
"10010111",
"10111001",
"11111110",
"11010010",
"10000101",
"10101011",
"11011111",
"11011010",
"00000111",
"10001110",
"11100100",
"00000110",
"00011110",
"01001101",
"11001101",
"00011100",
"11110110",
"00101101",
"10000011",
"00011010",
"10100111",
"11111101",
"10111111",
"00110010",
"10101100",
"00000011",
"11111100",
"11110000",
"00111001",
"10111110",
"11011101",
"10111100",
"11001001",
"10000000",
"11001010",
"10101001",
"11101001",
"00111100",
"01111011",
"01110010",
"00101100",
"10010001",
"00110100",
"11110010",
"11001100",
"10001010",
"10110101",
"10101110",
"01010110",
"11100101",
"01101000",
"00001000",
"10110111",
"11000010",
"00111010",
"10010011",
"10111000",
"00001001",
"11000111",
"01000010",
"11010001",
"00100010",
"00001101",
"01101011",
"01100001",
"01000001",
"01101001",
"01000111",
"11000001",
"11001000",
"01111101",
"11100011",
"01100100",
"11101011",
"11000100",
"01010111",
"11010101",
"01110111",
"01010100",
"11111010",
"10011010",
"11001110",
"00011000",
"00010000",
"01011101",
"00000010",
"00000001",
"11110011",
"00010110",
"00010010",
"10011011",
"00101001",
"01111100",
"10100110",
"10010101",
"01100011",
"01111001",
"10000001",
"10011111",
"00001011",
"01110100",
"01100111",
"01001001",
"00111110",
"11011110",
"10001101",
"11110100",
"10100100",
"01100000",
"00100111",
"10110110",
"00011001",
"00010100",
"00111000",
"11000011"
);
signal State_Buff : State_BuffArray := State_BuffArrayInit;
begin
process (Clock, Reset)
begin
if rising_edge(Clock) then
if ( Reset = '1' ) then
else
end if;
end if;
end process;
process (Clock, State_Buff)
begin
if rising_edge(Clock) then
State_Data1 <= unsigned(State_Buff);
end if;
if rising_edge(Clock) then
State_Data2 <= unsigned(State_Buff);
end if;
end process;
process()
begin
end process;
-- Top-level entity connections
process(Addr1, Addr2, Clock, Reset, SynchronousROMModule_TopLevel_Data1, SynchronousROMModule_TopLevel_Data2)
begin
	SynchronousROMModule_TopLevel_Addr1 <= Addr1;
	SynchronousROMModule_TopLevel_Addr2 <= Addr2;
SynchronousROMModule_TopLevel_Clock <= Clock;
SynchronousROMModule_TopLevel_Reset <= NOT Reset;
Data1 <= SynchronousROMModule_TopLevel_Data1;
Data2 <= SynchronousROMModule_TopLevel_Data2;
end process;
process(Addr1, Addr2, State_Data1, State_Data2)
begin
Inputs_Addr1 <= unsigned(Addr1);
Inputs_Addr2 <= unsigned(Addr2);
Data1 <= unsigned(State_Data1);
Data2 <= unsigned(State_Data2);
end process;
-- [BEGIN USER ARCHITECTURE]
-- [END USER ARCHITECTURE]
end architecture;
