#ifndef CYGONCE_PKGCONF_HAL_CORTEXM_KINETIS_H
#define CYGONCE_PKGCONF_HAL_CORTEXM_KINETIS_H
/*
 * File <pkgconf/hal_cortexm_kinetis.h>
 *
 * This file is generated automatically by the configuration
 * system. It should not be edited. Any changes to this file
 * may be overwritten.
 */

#define CYGHWR_HAL_CORTEXM_KINETIS MK70FN512
#define CYGHWR_HAL_CORTEXM_KINETIS_MK70FN512
#define CYGHWR_HAL_CORTEXM_KINETIS_REV 2
#define CYGHWR_HAL_CORTEXM_KINETIS_REV_2
#define CYGINT_HAL_CORTEXM_KINETIS_150 1
#define CYGINT_HAL_CORTEXM_KINETIS_150_1
#define CYGNUM_HAL_CORTEXM_PRIORITY_LEVEL_BITS 4
#define CYGNUM_HAL_CORTEXM_PRIORITY_LEVEL_BITS_4
#define CYGNUM_HAL_CORTEXM_KINETIS_MCGOUT_FREQ_SP 150000000
#define CYGNUM_HAL_CORTEXM_KINETIS_MCGOUT_FREQ_SP_150000000
#define CYGNUM_HAL_CORTEXM_KINETIS_AUX_FREQ_SP 150000000
#define CYGNUM_HAL_CORTEXM_KINETIS_AUX_FREQ_SP_150000000
#define CYGNUM_HAL_CORTEXM_KINETIS_MCGOUT_FREQ 150000000
#define CYGNUM_HAL_CORTEXM_KINETIS_MCGOUT_FREQ_150000000
#define CYGOPT_HAL_CORTEXM_KINETIS_MCG_MCGOUTCLK PLL1
#define CYGOPT_HAL_CORTEXM_KINETIS_MCG_MCGOUTCLK_PLL1
#define CYGOPT_HAL_CORTEXM_KINETIS_MCG_REF_EXT_IS OSC
#define CYGOPT_HAL_CORTEXM_KINETIS_MCG_REF_EXT_IS_OSC
#define CYGHWR_HAL_CORTEXM_KINETIS_MCG_REF_EXT_FREQ 50000000
#define CYGHWR_HAL_CORTEXM_KINETIS_MCG_REF_EXT_FREQ_50000000
#define CYGOPT_HAL_CORTEXM_KINETIS_MCG_REF_EXT1_IS OSC
#define CYGOPT_HAL_CORTEXM_KINETIS_MCG_REF_EXT1_IS_OSC
#define CYGHWR_HAL_CORTEXM_KINETIS_MCG_REF_EXT1_FREQ 50000000
#define CYGHWR_HAL_CORTEXM_KINETIS_MCG_REF_EXT1_FREQ_50000000
#define CYGNUM_HAL_CORTEXM_KINETIS_MCG_FLL_PLL_FREQ_SP 150000000
#define CYGNUM_HAL_CORTEXM_KINETIS_MCG_FLL_PLL_FREQ_SP_150000000
#define CYGOPT_HAL_CORTEXM_KINETIS_MCG_FLL_PLL_REFSRC EXT_REFCLK
#define CYGOPT_HAL_CORTEXM_KINETIS_MCG_FLL_PLL_REFSRC_EXT_REFCLK
#define CYGOPT_HAL_CORTEXM_KINETIS_MCG_PLL1_REFSRC EXT_REFCLK
#define CYGOPT_HAL_CORTEXM_KINETIS_MCG_PLL1_REFSRC_EXT_REFCLK
#define CYGNUM_HAL_CORTEXM_KINETIS_MCG_FLL_PLL_REF_FREQ 50000000
#define CYGNUM_HAL_CORTEXM_KINETIS_MCG_FLL_PLL_REF_FREQ_50000000
#define CYGNUM_HAL_CORTEXM_KINETIS_MCG_REF_FREQ_RANGE 2
#define CYGNUM_HAL_CORTEXM_KINETIS_MCG_REF_FREQ_RANGE_2
#define CYGNUM_HAL_CORTEXM_KINETIS_MCG_REF_FRDIV 48
#define CYGNUM_HAL_CORTEXM_KINETIS_MCG_REF_FRDIV_48
#define CYGNUM_HAL_CORTEXM_KINETIS_MCG_REF_FRDIV_REG 5
#define CYGNUM_HAL_CORTEXM_KINETIS_MCG_REF_FRDIV_REG_5
#define CYGNUM_HAL_CORTEXM_MCG_DCO_DRST_DRS 3
#define CYGNUM_HAL_CORTEXM_MCG_DCO_DRST_DRS_3
#define CYGNUM_HAL_CORTEXM_MCG_DCO_DMX32 0x00000080
#define CYGNUM_HAL_CORTEXM_MCG_DCO_DMX32_0x00000080
#define CYGNUM_HAL_CORTEXM_MCG_DCO_FLL_FACT 2929
#define CYGNUM_HAL_CORTEXM_MCG_DCO_FLL_FACT_2929
#define CYGNUM_HAL_CORTEXM_KINETIS_MCG_DCO_IN 156250
#define CYGNUM_HAL_CORTEXM_KINETIS_MCG_DCO_IN_156250
#define CYGNUM_HAL_CORTEXM_KINETIS_MCG_FLL_FREQ_AV 457656250
#define CYGNUM_HAL_CORTEXM_KINETIS_MCG_FLL_FREQ_AV_457656250
#define CYGOPT_HAL_CORTEXM_KINETIS_MCGOUT_PLL 1
#define CYGHWR_HAL_CORTEXM_KINETIS_PLLREFSEL 0
#define CYGHWR_HAL_CORTEXM_KINETIS_PLLREFSEL_0
#define CYGOPT_HAL_CORTEXM_KINETIS_150_MCGOUT_PLL_PRDIV 5
#define CYGOPT_HAL_CORTEXM_KINETIS_150_MCGOUT_PLL_PRDIV_5
#define CYGOPT_HAL_CORTEXM_KINETIS_150_MCGOUT_PLL_VDIV 30
#define CYGOPT_HAL_CORTEXM_KINETIS_150_MCGOUT_PLL_VDIV_30
#define CYGNUM_HAL_CORTEXM_KINETIS_150_MCG_PLL_FREQ_AV 150000000
#define CYGNUM_HAL_CORTEXM_KINETIS_150_MCG_PLL_FREQ_AV_150000000
#define CYGOPT_HAL_CORTEXM_KINETIS_MCGOUT_PLL_PRDIV 5
#define CYGOPT_HAL_CORTEXM_KINETIS_MCGOUT_PLL_PRDIV_5
#define CYGOPT_HAL_CORTEXM_KINETIS_MCGOUT_PLL_VDIV 30
#define CYGOPT_HAL_CORTEXM_KINETIS_MCGOUT_PLL_VDIV_30
#define CYGNUM_HAL_CORTEXM_KINETIS_MCG_PLL_FREQ_AV 150000000
#define CYGNUM_HAL_CORTEXM_KINETIS_MCG_PLL_FREQ_AV_150000000
#define CYGHWR_HAL_CORTEXM_KINETIS_CLK_PER_BUS 75000000
#define CYGHWR_HAL_CORTEXM_KINETIS_CLK_PER_BUS_75000000
#define CYGHWR_HAL_CORTEXM_KINETIS_CLK_PER_MAX 75000000
#define CYGHWR_HAL_CORTEXM_KINETIS_CLK_PER_MAX_75000000
#define CYGHWR_HAL_CORTEXM_KINETIS_CLK_PER_BUS_SP 75000000
#define CYGHWR_HAL_CORTEXM_KINETIS_CLK_PER_BUS_SP_75000000
#define CYGHWR_HAL_CORTEXM_KINETIS_CLKDIV_PER_BUS 2
#define CYGHWR_HAL_CORTEXM_KINETIS_CLKDIV_PER_BUS_2
#define CYGHWR_HAL_CORTEXM_KINETIS_CLK_FLASH 25000000
#define CYGHWR_HAL_CORTEXM_KINETIS_CLK_FLASH_25000000
#define CYGHWR_HAL_CORTEXM_KINETIS_CLK_FLASH_MAX 25000000
#define CYGHWR_HAL_CORTEXM_KINETIS_CLK_FLASH_MAX_25000000
#define CYGHWR_HAL_CORTEXM_KINETIS_CLK_FLASH_SP 25000000
#define CYGHWR_HAL_CORTEXM_KINETIS_CLK_FLASH_SP_25000000
#define CYGHWR_HAL_CORTEXM_KINETIS_CLKDIV_FLASH 6
#define CYGHWR_HAL_CORTEXM_KINETIS_CLKDIV_FLASH_6
#define CYGHWR_HAL_CORTEXM_KINETIS_CLK_FLEX_BUS 75000000
#define CYGHWR_HAL_CORTEXM_KINETIS_CLK_FLEX_BUS_75000000
#define CYGHWR_HAL_CORTEXM_KINETIS_CLK_FLEX_BUS_MAX 75000000
#define CYGHWR_HAL_CORTEXM_KINETIS_CLK_FLEX_BUS_MAX_75000000
#define CYGHWR_HAL_CORTEXM_KINETIS_CLK_FLEX_BUS_SP 75000000
#define CYGHWR_HAL_CORTEXM_KINETIS_CLK_FLEX_BUS_SP_75000000
#define CYGHWR_HAL_CORTEXM_KINETIS_CLKDIV_FLEX_BUS 2
#define CYGHWR_HAL_CORTEXM_KINETIS_CLKDIV_FLEX_BUS_2
#define CYGHWR_HAL_CORTEXM_KINETIS_CLK_USB 42857142
#define CYGHWR_HAL_CORTEXM_KINETIS_CLK_USB_42857142
#define CYGHWR_HAL_CORTEXM_KINETIS_CLK_USB_MAX 48000000
#define CYGHWR_HAL_CORTEXM_KINETIS_CLK_USB_MAX_48000000
#define CYGHWR_HAL_CORTEXM_KINETIS_USBCLK_FRAC 2
#define CYGHWR_HAL_CORTEXM_KINETIS_USBCLK_FRAC_2
#define CYGHWR_HAL_CORTEXM_KINETIS_USBCLK_DIV 7
#define CYGHWR_HAL_CORTEXM_KINETIS_USBCLK_DIV_7
#define CYGNUM_HAL_CORTEXM_KINETIS_CLK_USB_IN 150000000
#define CYGNUM_HAL_CORTEXM_KINETIS_CLK_USB_IN_150000000
#define CYGHWR_HAL_CORTEXM_KINETIS_CLK_USB_SP 48000000
#define CYGHWR_HAL_CORTEXM_KINETIS_CLK_USB_SP_48000000
#define CYGHWR_HAL_CORTEXM_KINETIS_CLK_NFC 12500000
#define CYGHWR_HAL_CORTEXM_KINETIS_CLK_NFC_12500000
#define CYGHWR_HAL_CORTEXM_KINETIS_CLK_NFC_MAX 3750000
#define CYGHWR_HAL_CORTEXM_KINETIS_CLK_NFC_MAX_3750000
#define CYGHWR_HAL_CORTEXM_KINETIS_NFCCLK_FRAC 2
#define CYGHWR_HAL_CORTEXM_KINETIS_NFCCLK_FRAC_2
#define CYGHWR_HAL_CORTEXM_KINETIS_NFCCLK_DIV 12
#define CYGHWR_HAL_CORTEXM_KINETIS_NFCCLK_DIV_12
#define CYGNUM_HAL_CORTEXM_KINETIS_CLK_NFC_IN 75000000
#define CYGNUM_HAL_CORTEXM_KINETIS_CLK_NFC_IN_75000000
#define CYGHWR_HAL_CORTEXM_KINETIS_CLK_NFC_SP 30000000
#define CYGHWR_HAL_CORTEXM_KINETIS_CLK_NFC_SP_30000000
#define CYGHWR_HAL_CORTEXM_KINETIS_TRACECLK CORE
#define CYGHWR_HAL_CORTEXM_KINETIS_TRACECLK_CORE
#define CYGINT_HAL_CORTEXM_KINETIS_RTC 1
#define CYGINT_HAL_CORTEXM_KINETIS_RTC_1
#define CYGHWR_HAL_CORTEXM_KINETIS_RTC 1
#define CYGHWR_HAL_CORTEXM_KINETIS_RTC_OSC_CAP 0
#define CYGHWR_HAL_CORTEXM_KINETIS_RTC_OSC_CAP_0
#define CYGINT_HAL_CORTEXM_KINETIS_HAS_PLL1 1
#define CYGINT_HAL_CORTEXM_KINETIS_HAS_PLL1_1
#define CYGINT_HAL_CORTEXM_KINETIS_HAS_OSC1 1
#define CYGINT_HAL_CORTEXM_KINETIS_HAS_OSC1_1
#define CYGOPT_HAL_CORTEXM_KINETIS_MCGOUT_PLL1 1
#define CYGNUM_HAL_CORTEXM_KINETIS_MCG_FLL_PLL1_FREQ_SP 150000000
#define CYGNUM_HAL_CORTEXM_KINETIS_MCG_FLL_PLL1_FREQ_SP_150000000
#define CYGNUM_HAL_CORTEXM_KINETIS_MCG_FLL_PLL1_REF_FREQ 50000000
#define CYGNUM_HAL_CORTEXM_KINETIS_MCG_FLL_PLL1_REF_FREQ_50000000
#define CYGHWR_HAL_CORTEXM_KINETIS_PLL1REFSEL 0
#define CYGHWR_HAL_CORTEXM_KINETIS_PLL1REFSEL_0
#define CYGOPT_HAL_CORTEXM_KINETIS_150_MCGOUT_PLL1_PRDIV 5
#define CYGOPT_HAL_CORTEXM_KINETIS_150_MCGOUT_PLL1_PRDIV_5
#define CYGOPT_HAL_CORTEXM_KINETIS_150_MCGOUT_PLL1_VDIV 30
#define CYGOPT_HAL_CORTEXM_KINETIS_150_MCGOUT_PLL1_VDIV_30
#define CYGNUM_HAL_CORTEXM_KINETIS_150_MCG_PLL1_FREQ_AV 150000000
#define CYGNUM_HAL_CORTEXM_KINETIS_150_MCG_PLL1_FREQ_AV_150000000
#define CYGOPT_HAL_CORTEXM_KINETIS_MCGOUT_PLL1_PRDIV 5
#define CYGOPT_HAL_CORTEXM_KINETIS_MCGOUT_PLL1_PRDIV_5
#define CYGOPT_HAL_CORTEXM_KINETIS_MCGOUT_PLL1_VDIV 30
#define CYGOPT_HAL_CORTEXM_KINETIS_MCGOUT_PLL1_VDIV_30
#define CYGNUM_HAL_CORTEXM_KINETIS_MCG_PLL1_FREQ_AV 150000000
#define CYGNUM_HAL_CORTEXM_KINETIS_MCG_PLL1_FREQ_AV_150000000
#define CYGNUM_HAL_CORTEXM_KINETIS_MCG_PLLSEL_FREQ_AV 150000000
#define CYGNUM_HAL_CORTEXM_KINETIS_MCG_PLLSEL_FREQ_AV_150000000
#define CYGNUM_HAL_KERNEL_COUNTERS_CLOCK_ISR_DEFAULT_PRIORITY 0x000000E0
#define CYGNUM_HAL_KERNEL_COUNTERS_CLOCK_ISR_DEFAULT_PRIORITY_0x000000E0
#define CYGNUM_HAL_RTC_NUMERATOR 1000000000
#define CYGNUM_HAL_RTC_NUMERATOR_1000000000
#define CYGNUM_HAL_RTC_DENOMINATOR 100
#define CYGNUM_HAL_RTC_DENOMINATOR_100
#define CYGNUM_HAL_RTC_PERIOD 10000
#define CYGNUM_HAL_RTC_PERIOD_10000
#define CYGHWR_HAL_CORTEXM_KINETIS_SRAM_UNIFIED 1
#define CYGHWR_HAL_CORTEXM_KINETIS_FLASH_KIB 512
#define CYGHWR_HAL_CORTEXM_KINETIS_FLASH_KIB_512
#define CYGHWR_HAL_CORTEXM_KINETIS_SRAM_KIB 128
#define CYGHWR_HAL_CORTEXM_KINETIS_SRAM_KIB_128
#define CYGHWR_HAL_KINETIS_FLASH_SIZE 0x00080000
#define CYGHWR_HAL_KINETIS_FLASH_SIZE_0x00080000
#define CYGHWR_HAL_KINETIS_SRAM_SIZE 0x00020000
#define CYGHWR_HAL_KINETIS_SRAM_SIZE_0x00020000
#define CYGHWR_HAL_KINETIS_SRAM_BANK_SIZE 0x00010000
#define CYGHWR_HAL_KINETIS_SRAM_BANK_SIZE_0x00010000
#define CYGINT_HAL_CACHE 1
#define CYGINT_HAL_HAS_NONCACHED 1
#define CYGPKG_HAL_KINETIS_CACHE 1
#define CYGHWR_HAL_NONCACHED ".noncache"
#define CYGHWR_HAL_ENET_TCD_SECTION ".sram"
#define CYGHWR_HAL_ENET_BUF_SECTION ".noncache"
#define CYGHWR_HAL_EDMA_TCD_SECTION ".sram"
#define CYGHWR_HAL_EDMA_BUF_SECTION ".noncache"
#define CYGINT_HAL_CORTEXM_KINETIS_DDRAM 1
#define CYGPKG_HAL_CORTEXM_KINETIS_DDRMC 1
#define CYGHWR_HAL_KINETIS_DDR_SIZE_MIB 128
#define CYGHWR_HAL_KINETIS_DDR_SIZE_MIB_128
#define CYGHWR_HAL_KINETIS_DDR_SIZE 0x08000000
#define CYGHWR_HAL_KINETIS_DDR_SIZE_0x08000000
#define CYGHWR_HAL_KINETIS_DDR_NON_CACHED_SIZE_MIB 32
#define CYGHWR_HAL_KINETIS_DDR_NON_CACHED_SIZE_MIB_32
#define CYGHWR_HAL_KINETIS_DDR_NON_CACHED_SIZE 0x02000000
#define CYGHWR_HAL_KINETIS_DDR_NON_CACHED_SIZE_0x02000000
#define CYGHWR_HAL_KINETIS_DDR_BASE 0x86000000
#define CYGHWR_HAL_KINETIS_DDR_BASE_0x86000000
#define CYGHWR_HAL_KINETIS_DDR_NON_CACHED_BASE 0x86000000
#define CYGHWR_HAL_KINETIS_DDR_NON_CACHED_BASE_0x86000000
#define CYGHWR_HAL_KINETIS_DDR_CODE_SIZE_MIB 32
#define CYGHWR_HAL_KINETIS_DDR_CODE_SIZE_MIB_32
#define CYGHWR_HAL_KINETIS_DDR_CODE_SIZE 0x02000000
#define CYGHWR_HAL_KINETIS_DDR_CODE_SIZE_0x02000000
#define CYGHWR_HAL_KINETIS_DDR_CODE_BASE 0x08000000
#define CYGHWR_HAL_KINETIS_DDR_CODE_BASE_0x08000000
#define CYGHWR_HAL_KINETIS_DDR_CACHED_SIZE_MIB 64
#define CYGHWR_HAL_KINETIS_DDR_CACHED_SIZE_MIB_64
#define CYGHWR_HAL_KINETIS_DDR_CACHED_SIZE 0x04000000
#define CYGHWR_HAL_KINETIS_DDR_CACHED_SIZE_0x04000000
#define CYGHWR_HAL_KINETIS_DDR_CACHED_BASE 0x72000000
#define CYGHWR_HAL_KINETIS_DDR_CACHED_BASE_0x72000000
#define CYGHWR_HAL_KINETIS_DDR_CACHE_TYPE WRITETHRU
#define CYGHWR_HAL_KINETIS_DDR_CACHE_TYPE_WRITETHRU
#define CYGHWR_HAL_DDR_SYNC_MODE 1
#define CYGHWR_HAL_KINETIS_SIM_MCR_DDRBUS 6
#define CYGHWR_HAL_KINETIS_SIM_MCR_DDRBUS_6
#define CYGHWR_HAL_KINETIS_DDRMC_PAD_CTRL 0x01000203
#define CYGHWR_HAL_KINETIS_DDRMC_PAD_CTRL_0x01000203
#define CYGHWR_HAL_KINETIS_DDRMC_PAD_CTRL_ODT 1
#define CYGHWR_HAL_KINETIS_DDRMC_PAD_CTRL_ODT_1
#define CYGHWR_HAL_KINETIS_DDRMC_PAD_CTRL_SPARE_DLY_CTRL 3
#define CYGHWR_HAL_KINETIS_DDRMC_PAD_CTRL_SPARE_DLY_CTRL_3
#define CYGINT_HAL_FREESCALE_UART1 1
#define CYGINT_HAL_DMA 1

#endif
