$date
	Sat Oct 22 19:34:55 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#659066
b1 &
b1 %
1$
b1 !
1"
#659067
0"
#659070
1#
#659074
b0 &
b0 %
0#
0$
#1614880
b11000 !
1"
#1614882
b11000 &
b11000 %
1$
#1614883
0"
#1614886
b1100 &
b1100 %
#1614890
b110 &
b110 %
#1614894
b11 &
b11 %
#1614898
b1010 &
b1010 %
#1614902
b101 &
b101 %
#1614906
b10000 &
b10000 %
#1614910
b1000 &
b1000 %
#1614914
b100 &
b100 %
#1614918
b10 &
b10 %
#1614922
b1 &
b1 %
1#
#1614926
b0 &
0#
b0 %
0$
#2619397
b110 !
1"
#2619398
b110 &
b110 %
1$
#2619399
0"
#2619402
b11 &
b11 %
#2619406
b1010 &
b1010 %
#2619410
b101 &
b101 %
#2619414
b10000 &
b10000 %
#2619418
b1000 &
b1000 %
#2619422
b100 &
b100 %
#2619426
b10 &
b10 %
#2619430
b1 &
1#
b1 %
#2619434
b0 &
b0 %
0#
0$
#4500012
