<stg><name>loop_imperfect</name>


<trans_list>

<trans id="36" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="2" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="48" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="44" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="45" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="46" from="5" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([1000 x i32]* %A) nounwind, !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([1000 x i32]* %hist) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([1000 x i32]* %C) nounwind, !map !17

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @loop_imperfect_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %1

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i10 [ 0, %0 ], [ %i, %LOOP_J ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %icmp_ln97 = icmp eq i10 %i_0, -24

]]></Node>
<StgValue><ssdm name="icmp_ln97"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %i = add i10 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln97, label %2, label %LOOP_J

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="10">
<![CDATA[
LOOP_J:3  %zext_ln98 = zext i10 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln98"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_J:4  %A_addr = getelementptr [1000 x i32]* %A, i64 0, i64 %zext_ln98

]]></Node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="10">
<![CDATA[
LOOP_J:5  %m = load i32* %A_addr, align 4

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_J:6  %C_addr = getelementptr [1000 x i32]* %C, i64 0, i64 %zext_ln98

]]></Node>
<StgValue><ssdm name="C_addr"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="10">
<![CDATA[
LOOP_J:7  %wt = load i32* %C_addr, align 4

]]></Node>
<StgValue><ssdm name="wt"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="22" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="10">
<![CDATA[
LOOP_J:5  %m = load i32* %A_addr, align 4

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="10">
<![CDATA[
LOOP_J:7  %wt = load i32* %C_addr, align 4

]]></Node>
<StgValue><ssdm name="wt"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="32">
<![CDATA[
LOOP_J:8  %sext_ln101 = sext i32 %m to i64

]]></Node>
<StgValue><ssdm name="sext_ln101"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP_J:9  %hist_addr = getelementptr [1000 x i32]* %hist, i64 0, i64 %sext_ln101

]]></Node>
<StgValue><ssdm name="hist_addr"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="26" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="10">
<![CDATA[
LOOP_J:10  %x = load i32* %hist_addr, align 4

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="27" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
LOOP_J:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln97"/></StgValue>
</operation>

<operation id="28" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LOOP_J:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="29" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
LOOP_J:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln98"/></StgValue>
</operation>

<operation id="30" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="10">
<![CDATA[
LOOP_J:10  %x = load i32* %hist_addr, align 4

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="31" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP_J:11  %add_ln102 = add nsw i32 %wt, %x

]]></Node>
<StgValue><ssdm name="add_ln102"/></StgValue>
</operation>

<operation id="32" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="32">
<![CDATA[
LOOP_J:12  store i32 %add_ln102, i32* %hist_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="33" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
LOOP_J:13  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str, i32 %tmp) nounwind

]]></Node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="34" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
LOOP_J:14  br label %1

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="35" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln105"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="49" name="A" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="50" name="hist" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="hist"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="51" name="C" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="C"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="53" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="52" toId="7">
</dataflow>
<dataflow id="54" from="A" to="specbitsmap_ln0" fromId="49" toId="7">
</dataflow>
<dataflow id="55" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="52" toId="8">
</dataflow>
<dataflow id="56" from="hist" to="specbitsmap_ln0" fromId="50" toId="8">
</dataflow>
<dataflow id="57" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="52" toId="9">
</dataflow>
<dataflow id="58" from="C" to="specbitsmap_ln0" fromId="51" toId="9">
</dataflow>
<dataflow id="60" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="59" toId="10">
</dataflow>
<dataflow id="62" from="loop_imperfect_str" to="spectopmodule_ln0" fromId="61" toId="10">
</dataflow>
<dataflow id="64" from="StgValue_63" to="i_0" fromId="63" toId="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="65" from="br_ln97" to="i_0" fromId="11" toId="12">
</dataflow>
<dataflow id="66" from="i" to="i_0" fromId="15" toId="12">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="67" from="br_ln97" to="i_0" fromId="34" toId="12">
<BackEdge/>
</dataflow>
<dataflow id="68" from="i_0" to="icmp_ln97" fromId="12" toId="13">
</dataflow>
<dataflow id="70" from="StgValue_69" to="icmp_ln97" fromId="69" toId="13">
</dataflow>
<dataflow id="72" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="71" toId="14">
</dataflow>
<dataflow id="74" from="StgValue_73" to="empty" fromId="73" toId="14">
</dataflow>
<dataflow id="75" from="StgValue_73" to="empty" fromId="73" toId="14">
</dataflow>
<dataflow id="76" from="StgValue_73" to="empty" fromId="73" toId="14">
</dataflow>
<dataflow id="77" from="i_0" to="i" fromId="12" toId="15">
</dataflow>
<dataflow id="79" from="StgValue_78" to="i" fromId="78" toId="15">
</dataflow>
<dataflow id="80" from="icmp_ln97" to="br_ln97" fromId="13" toId="16">
</dataflow>
<dataflow id="81" from="i_0" to="zext_ln98" fromId="12" toId="17">
</dataflow>
<dataflow id="82" from="A" to="A_addr" fromId="49" toId="18">
</dataflow>
<dataflow id="84" from="StgValue_83" to="A_addr" fromId="83" toId="18">
</dataflow>
<dataflow id="85" from="zext_ln98" to="A_addr" fromId="17" toId="18">
</dataflow>
<dataflow id="86" from="A_addr" to="m" fromId="18" toId="19">
</dataflow>
<dataflow id="87" from="C" to="C_addr" fromId="51" toId="20">
</dataflow>
<dataflow id="88" from="StgValue_83" to="C_addr" fromId="83" toId="20">
</dataflow>
<dataflow id="89" from="zext_ln98" to="C_addr" fromId="17" toId="20">
</dataflow>
<dataflow id="90" from="C_addr" to="wt" fromId="20" toId="21">
</dataflow>
<dataflow id="91" from="A_addr" to="m" fromId="18" toId="22">
</dataflow>
<dataflow id="92" from="C_addr" to="wt" fromId="20" toId="23">
</dataflow>
<dataflow id="93" from="m" to="sext_ln101" fromId="22" toId="24">
</dataflow>
<dataflow id="94" from="hist" to="hist_addr" fromId="50" toId="25">
</dataflow>
<dataflow id="95" from="StgValue_83" to="hist_addr" fromId="83" toId="25">
</dataflow>
<dataflow id="96" from="sext_ln101" to="hist_addr" fromId="24" toId="25">
</dataflow>
<dataflow id="97" from="hist_addr" to="x" fromId="25" toId="26">
</dataflow>
<dataflow id="99" from="_ssdm_op_SpecLoopName" to="specloopname_ln97" fromId="98" toId="27">
</dataflow>
<dataflow id="101" from="p_str" to="specloopname_ln97" fromId="100" toId="27">
</dataflow>
<dataflow id="103" from="_ssdm_op_SpecRegionBegin" to="tmp" fromId="102" toId="28">
</dataflow>
<dataflow id="104" from="p_str" to="tmp" fromId="100" toId="28">
</dataflow>
<dataflow id="106" from="_ssdm_op_SpecPipeline" to="specpipeline_ln98" fromId="105" toId="29">
</dataflow>
<dataflow id="108" from="StgValue_107" to="specpipeline_ln98" fromId="107" toId="29">
</dataflow>
<dataflow id="110" from="StgValue_109" to="specpipeline_ln98" fromId="109" toId="29">
</dataflow>
<dataflow id="111" from="StgValue_109" to="specpipeline_ln98" fromId="109" toId="29">
</dataflow>
<dataflow id="113" from="StgValue_112" to="specpipeline_ln98" fromId="112" toId="29">
</dataflow>
<dataflow id="115" from="p_str1" to="specpipeline_ln98" fromId="114" toId="29">
</dataflow>
<dataflow id="116" from="hist_addr" to="x" fromId="25" toId="30">
</dataflow>
<dataflow id="117" from="wt" to="add_ln102" fromId="23" toId="31">
</dataflow>
<dataflow id="118" from="x" to="add_ln102" fromId="30" toId="31">
</dataflow>
<dataflow id="119" from="add_ln102" to="store_ln102" fromId="31" toId="32">
</dataflow>
<dataflow id="120" from="hist_addr" to="store_ln102" fromId="25" toId="32">
</dataflow>
<dataflow id="122" from="_ssdm_op_SpecRegionEnd" to="empty_2" fromId="121" toId="33">
</dataflow>
<dataflow id="123" from="p_str" to="empty_2" fromId="100" toId="33">
</dataflow>
<dataflow id="124" from="tmp" to="empty_2" fromId="28" toId="33">
</dataflow>
<dataflow id="125" from="icmp_ln97" to="StgValue_2" fromId="13" toId="2">
</dataflow>
<dataflow id="126" from="icmp_ln97" to="StgValue_3" fromId="13" toId="3">
</dataflow>
<dataflow id="127" from="icmp_ln97" to="StgValue_4" fromId="13" toId="4">
</dataflow>
<dataflow id="128" from="icmp_ln97" to="StgValue_5" fromId="13" toId="5">
</dataflow>
</dataflows>


</stg>
