// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vaquila_top.h for the primary calling header

#include "verilated.h"
#include "verilated_dpi.h"

#include "Vaquila_top__Syms.h"
#include "Vaquila_top_bpu.h"

VL_INLINE_OPT void Vaquila_top_bpu___nba_sequent__TOP__aquila_top__core__Branch_Prediction_Unit__0(Vaquila_top_bpu* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vaquila_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vaquila_top_bpu___nba_sequent__TOP__aquila_top__core__Branch_Prediction_Unit__0\n"); );
    // Body
    vlSelf->__Vdly__write_addr = vlSelf->__PVT__write_addr;
    vlSelf->__Vdlyvset__branch_likelihood__v0 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v1 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v2 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v3 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v4 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v5 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v6 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v7 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v8 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v9 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v10 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v11 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v12 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v13 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v14 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v15 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v16 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v17 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v18 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v19 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v20 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v21 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v22 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v23 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v24 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v25 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v26 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v27 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v28 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v29 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v30 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v31 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v32 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v33 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v34 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v35 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v36 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v37 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v38 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v39 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v40 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v41 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v42 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v43 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v44 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v45 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v46 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v47 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v48 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v49 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v50 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v51 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v52 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v53 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v54 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v55 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v56 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v57 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v58 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v59 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v60 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v61 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v62 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v63 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v64 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v65 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v66 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v67 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v68 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v69 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v70 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v71 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v72 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v73 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v74 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v75 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v76 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v77 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v78 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v79 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v80 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v81 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v82 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v83 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v84 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v85 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v86 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v87 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v88 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v89 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v90 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v91 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v92 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v93 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v94 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v95 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v96 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v97 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v98 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v99 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v100 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v101 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v102 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v103 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v104 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v105 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v106 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v107 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v108 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v109 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v110 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v111 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v112 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v113 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v114 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v115 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v116 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v117 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v118 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v119 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v120 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v121 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v122 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v123 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v124 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v125 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v126 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v127 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v128 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v129 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v130 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v131 = 0U;
    vlSelf->__Vdlyvset__branch_likelihood__v132 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v0 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v1 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v2 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v3 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v4 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v5 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v6 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v7 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v8 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v9 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v10 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v11 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v12 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v13 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v14 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v15 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v16 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v17 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v18 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v19 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v20 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v21 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v22 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v23 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v24 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v25 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v26 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v27 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v28 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v29 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v30 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v31 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v32 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v33 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v34 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v35 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v36 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v37 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v38 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v39 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v40 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v41 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v42 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v43 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v44 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v45 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v46 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v47 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v48 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v49 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v50 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v51 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v52 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v53 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v54 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v55 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v56 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v57 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v58 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v59 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v60 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v61 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v62 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v63 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v64 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v65 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v66 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v67 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v68 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v69 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v70 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v71 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v72 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v73 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v74 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v75 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v76 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v77 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v78 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v79 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v80 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v81 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v82 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v83 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v84 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v85 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v86 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v87 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v88 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v89 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v90 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v91 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v92 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v93 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v94 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v95 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v96 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v97 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v98 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v99 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v100 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v101 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v102 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v103 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v104 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v105 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v106 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v107 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v108 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v109 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v110 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v111 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v112 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v113 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v114 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v115 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v116 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v117 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v118 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v119 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v120 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v121 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v122 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v123 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v124 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v125 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v126 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v127 = 0U;
    vlSelf->__Vdlyvset__branch_pc_table__v128 = 0U;
    if (vlSelf->__PVT__rst_i) {
        vlSelf->__Vdly__write_addr = 0U;
    } else if (vlSelf->__PVT__stall_i) {
        vlSelf->__Vdly__write_addr = vlSelf->__PVT__write_addr;
    } else if (vlSelf->__PVT__we) {
        vlSelf->__Vdly__write_addr = (0x3fU & VL_SEL_IIII(32, 
                                                          ((0x3fU 
                                                            == (IData)(vlSelf->__PVT__write_addr))
                                                            ? 0U
                                                            : 
                                                           ((IData)(1U) 
                                                            + 
                                                            VL_EXTEND_II(32,6, (IData)(vlSelf->__PVT__write_addr)))), 0U, 6U));
    }
    if (vlSelf->__PVT__rst_i) {
        vlSelf->__Vdlyvset__branch_likelihood__v0 = 1U;
        vlSelf->__PVT__idx = 1U;
        vlSelf->__Vdlyvset__branch_likelihood__v1 = 1U;
        vlSelf->__PVT__idx = 2U;
        vlSelf->__Vdlyvset__branch_likelihood__v2 = 1U;
        vlSelf->__PVT__idx = 3U;
        vlSelf->__Vdlyvset__branch_likelihood__v3 = 1U;
        vlSelf->__PVT__idx = 4U;
        vlSelf->__Vdlyvset__branch_likelihood__v4 = 1U;
        vlSelf->__PVT__idx = 5U;
        vlSelf->__Vdlyvset__branch_likelihood__v5 = 1U;
        vlSelf->__PVT__idx = 6U;
        vlSelf->__Vdlyvset__branch_likelihood__v6 = 1U;
        vlSelf->__PVT__idx = 7U;
        vlSelf->__Vdlyvset__branch_likelihood__v7 = 1U;
        vlSelf->__PVT__idx = 8U;
        vlSelf->__Vdlyvset__branch_likelihood__v8 = 1U;
        vlSelf->__PVT__idx = 9U;
        vlSelf->__Vdlyvset__branch_likelihood__v9 = 1U;
        vlSelf->__PVT__idx = 0xaU;
        vlSelf->__Vdlyvset__branch_likelihood__v10 = 1U;
        vlSelf->__PVT__idx = 0xbU;
        vlSelf->__Vdlyvset__branch_likelihood__v11 = 1U;
        vlSelf->__PVT__idx = 0xcU;
        vlSelf->__Vdlyvset__branch_likelihood__v12 = 1U;
        vlSelf->__PVT__idx = 0xdU;
        vlSelf->__Vdlyvset__branch_likelihood__v13 = 1U;
        vlSelf->__PVT__idx = 0xeU;
        vlSelf->__Vdlyvset__branch_likelihood__v14 = 1U;
        vlSelf->__PVT__idx = 0xfU;
        vlSelf->__Vdlyvset__branch_likelihood__v15 = 1U;
        vlSelf->__PVT__idx = 0x10U;
        vlSelf->__Vdlyvset__branch_likelihood__v16 = 1U;
        vlSelf->__PVT__idx = 0x11U;
        vlSelf->__Vdlyvset__branch_likelihood__v17 = 1U;
        vlSelf->__PVT__idx = 0x12U;
        vlSelf->__Vdlyvset__branch_likelihood__v18 = 1U;
        vlSelf->__PVT__idx = 0x13U;
        vlSelf->__Vdlyvset__branch_likelihood__v19 = 1U;
        vlSelf->__PVT__idx = 0x14U;
        vlSelf->__Vdlyvset__branch_likelihood__v20 = 1U;
        vlSelf->__PVT__idx = 0x15U;
        vlSelf->__Vdlyvset__branch_likelihood__v21 = 1U;
        vlSelf->__PVT__idx = 0x16U;
        vlSelf->__Vdlyvset__branch_likelihood__v22 = 1U;
        vlSelf->__PVT__idx = 0x17U;
        vlSelf->__Vdlyvset__branch_likelihood__v23 = 1U;
        vlSelf->__PVT__idx = 0x18U;
        vlSelf->__Vdlyvset__branch_likelihood__v24 = 1U;
        vlSelf->__PVT__idx = 0x19U;
        vlSelf->__Vdlyvset__branch_likelihood__v25 = 1U;
        vlSelf->__PVT__idx = 0x1aU;
        vlSelf->__Vdlyvset__branch_likelihood__v26 = 1U;
        vlSelf->__PVT__idx = 0x1bU;
        vlSelf->__Vdlyvset__branch_likelihood__v27 = 1U;
        vlSelf->__PVT__idx = 0x1cU;
        vlSelf->__Vdlyvset__branch_likelihood__v28 = 1U;
        vlSelf->__PVT__idx = 0x1dU;
        vlSelf->__Vdlyvset__branch_likelihood__v29 = 1U;
        vlSelf->__PVT__idx = 0x1eU;
        vlSelf->__Vdlyvset__branch_likelihood__v30 = 1U;
        vlSelf->__PVT__idx = 0x1fU;
        vlSelf->__Vdlyvset__branch_likelihood__v31 = 1U;
        vlSelf->__PVT__idx = 0x20U;
        vlSelf->__Vdlyvset__branch_likelihood__v32 = 1U;
        vlSelf->__PVT__idx = 0x21U;
        vlSelf->__Vdlyvset__branch_likelihood__v33 = 1U;
        vlSelf->__PVT__idx = 0x22U;
        vlSelf->__Vdlyvset__branch_likelihood__v34 = 1U;
        vlSelf->__PVT__idx = 0x23U;
        vlSelf->__Vdlyvset__branch_likelihood__v35 = 1U;
        vlSelf->__PVT__idx = 0x24U;
        vlSelf->__Vdlyvset__branch_likelihood__v36 = 1U;
        vlSelf->__PVT__idx = 0x25U;
        vlSelf->__Vdlyvset__branch_likelihood__v37 = 1U;
        vlSelf->__PVT__idx = 0x26U;
        vlSelf->__Vdlyvset__branch_likelihood__v38 = 1U;
        vlSelf->__PVT__idx = 0x27U;
        vlSelf->__Vdlyvset__branch_likelihood__v39 = 1U;
        vlSelf->__PVT__idx = 0x28U;
        vlSelf->__Vdlyvset__branch_likelihood__v40 = 1U;
        vlSelf->__PVT__idx = 0x29U;
        vlSelf->__Vdlyvset__branch_likelihood__v41 = 1U;
        vlSelf->__PVT__idx = 0x2aU;
        vlSelf->__Vdlyvset__branch_likelihood__v42 = 1U;
        vlSelf->__PVT__idx = 0x2bU;
        vlSelf->__Vdlyvset__branch_likelihood__v43 = 1U;
        vlSelf->__PVT__idx = 0x2cU;
        vlSelf->__Vdlyvset__branch_likelihood__v44 = 1U;
        vlSelf->__PVT__idx = 0x2dU;
        vlSelf->__Vdlyvset__branch_likelihood__v45 = 1U;
        vlSelf->__PVT__idx = 0x2eU;
        vlSelf->__Vdlyvset__branch_likelihood__v46 = 1U;
        vlSelf->__PVT__idx = 0x2fU;
        vlSelf->__Vdlyvset__branch_likelihood__v47 = 1U;
        vlSelf->__PVT__idx = 0x30U;
        vlSelf->__Vdlyvset__branch_likelihood__v48 = 1U;
        vlSelf->__PVT__idx = 0x31U;
        vlSelf->__Vdlyvset__branch_likelihood__v49 = 1U;
        vlSelf->__PVT__idx = 0x32U;
        vlSelf->__Vdlyvset__branch_likelihood__v50 = 1U;
        vlSelf->__PVT__idx = 0x33U;
        vlSelf->__Vdlyvset__branch_likelihood__v51 = 1U;
        vlSelf->__PVT__idx = 0x34U;
        vlSelf->__Vdlyvset__branch_likelihood__v52 = 1U;
        vlSelf->__PVT__idx = 0x35U;
        vlSelf->__Vdlyvset__branch_likelihood__v53 = 1U;
        vlSelf->__PVT__idx = 0x36U;
        vlSelf->__Vdlyvset__branch_likelihood__v54 = 1U;
        vlSelf->__PVT__idx = 0x37U;
        vlSelf->__Vdlyvset__branch_likelihood__v55 = 1U;
        vlSelf->__PVT__idx = 0x38U;
        vlSelf->__Vdlyvset__branch_likelihood__v56 = 1U;
        vlSelf->__PVT__idx = 0x39U;
        vlSelf->__Vdlyvset__branch_likelihood__v57 = 1U;
        vlSelf->__PVT__idx = 0x3aU;
        vlSelf->__Vdlyvset__branch_likelihood__v58 = 1U;
        vlSelf->__PVT__idx = 0x3bU;
        vlSelf->__Vdlyvset__branch_likelihood__v59 = 1U;
        vlSelf->__PVT__idx = 0x3cU;
        vlSelf->__Vdlyvset__branch_likelihood__v60 = 1U;
        vlSelf->__PVT__idx = 0x3dU;
        vlSelf->__Vdlyvset__branch_likelihood__v61 = 1U;
        vlSelf->__PVT__idx = 0x3eU;
        vlSelf->__Vdlyvset__branch_likelihood__v62 = 1U;
        vlSelf->__PVT__idx = 0x3fU;
        vlSelf->__Vdlyvset__branch_likelihood__v63 = 1U;
        vlSelf->__PVT__idx = 0x40U;
    } else if (vlSelf->__PVT__stall_i) {
        vlSelf->__Vdlyvval__branch_likelihood__v64 
            = vlSelf->__PVT__branch_likelihood[0U];
        vlSelf->__Vdlyvset__branch_likelihood__v64 = 1U;
        vlSelf->__PVT__idx = 1U;
        vlSelf->__Vdlyvval__branch_likelihood__v65 
            = vlSelf->__PVT__branch_likelihood[1U];
        vlSelf->__Vdlyvset__branch_likelihood__v65 = 1U;
        vlSelf->__PVT__idx = 2U;
        vlSelf->__Vdlyvval__branch_likelihood__v66 
            = vlSelf->__PVT__branch_likelihood[2U];
        vlSelf->__Vdlyvset__branch_likelihood__v66 = 1U;
        vlSelf->__PVT__idx = 3U;
        vlSelf->__Vdlyvval__branch_likelihood__v67 
            = vlSelf->__PVT__branch_likelihood[3U];
        vlSelf->__Vdlyvset__branch_likelihood__v67 = 1U;
        vlSelf->__PVT__idx = 4U;
        vlSelf->__Vdlyvval__branch_likelihood__v68 
            = vlSelf->__PVT__branch_likelihood[4U];
        vlSelf->__Vdlyvset__branch_likelihood__v68 = 1U;
        vlSelf->__PVT__idx = 5U;
        vlSelf->__Vdlyvval__branch_likelihood__v69 
            = vlSelf->__PVT__branch_likelihood[5U];
        vlSelf->__Vdlyvset__branch_likelihood__v69 = 1U;
        vlSelf->__PVT__idx = 6U;
        vlSelf->__Vdlyvval__branch_likelihood__v70 
            = vlSelf->__PVT__branch_likelihood[6U];
        vlSelf->__Vdlyvset__branch_likelihood__v70 = 1U;
        vlSelf->__PVT__idx = 7U;
        vlSelf->__Vdlyvval__branch_likelihood__v71 
            = vlSelf->__PVT__branch_likelihood[7U];
        vlSelf->__Vdlyvset__branch_likelihood__v71 = 1U;
        vlSelf->__PVT__idx = 8U;
        vlSelf->__Vdlyvval__branch_likelihood__v72 
            = vlSelf->__PVT__branch_likelihood[8U];
        vlSelf->__Vdlyvset__branch_likelihood__v72 = 1U;
        vlSelf->__PVT__idx = 9U;
        vlSelf->__Vdlyvval__branch_likelihood__v73 
            = vlSelf->__PVT__branch_likelihood[9U];
        vlSelf->__Vdlyvset__branch_likelihood__v73 = 1U;
        vlSelf->__PVT__idx = 0xaU;
        vlSelf->__Vdlyvval__branch_likelihood__v74 
            = vlSelf->__PVT__branch_likelihood[0xaU];
        vlSelf->__Vdlyvset__branch_likelihood__v74 = 1U;
        vlSelf->__PVT__idx = 0xbU;
        vlSelf->__Vdlyvval__branch_likelihood__v75 
            = vlSelf->__PVT__branch_likelihood[0xbU];
        vlSelf->__Vdlyvset__branch_likelihood__v75 = 1U;
        vlSelf->__PVT__idx = 0xcU;
        vlSelf->__Vdlyvval__branch_likelihood__v76 
            = vlSelf->__PVT__branch_likelihood[0xcU];
        vlSelf->__Vdlyvset__branch_likelihood__v76 = 1U;
        vlSelf->__PVT__idx = 0xdU;
        vlSelf->__Vdlyvval__branch_likelihood__v77 
            = vlSelf->__PVT__branch_likelihood[0xdU];
        vlSelf->__Vdlyvset__branch_likelihood__v77 = 1U;
        vlSelf->__PVT__idx = 0xeU;
        vlSelf->__Vdlyvval__branch_likelihood__v78 
            = vlSelf->__PVT__branch_likelihood[0xeU];
        vlSelf->__Vdlyvset__branch_likelihood__v78 = 1U;
        vlSelf->__PVT__idx = 0xfU;
        vlSelf->__Vdlyvval__branch_likelihood__v79 
            = vlSelf->__PVT__branch_likelihood[0xfU];
        vlSelf->__Vdlyvset__branch_likelihood__v79 = 1U;
        vlSelf->__PVT__idx = 0x10U;
        vlSelf->__Vdlyvval__branch_likelihood__v80 
            = vlSelf->__PVT__branch_likelihood[0x10U];
        vlSelf->__Vdlyvset__branch_likelihood__v80 = 1U;
        vlSelf->__PVT__idx = 0x11U;
        vlSelf->__Vdlyvval__branch_likelihood__v81 
            = vlSelf->__PVT__branch_likelihood[0x11U];
        vlSelf->__Vdlyvset__branch_likelihood__v81 = 1U;
        vlSelf->__PVT__idx = 0x12U;
        vlSelf->__Vdlyvval__branch_likelihood__v82 
            = vlSelf->__PVT__branch_likelihood[0x12U];
        vlSelf->__Vdlyvset__branch_likelihood__v82 = 1U;
        vlSelf->__PVT__idx = 0x13U;
        vlSelf->__Vdlyvval__branch_likelihood__v83 
            = vlSelf->__PVT__branch_likelihood[0x13U];
        vlSelf->__Vdlyvset__branch_likelihood__v83 = 1U;
        vlSelf->__PVT__idx = 0x14U;
        vlSelf->__Vdlyvval__branch_likelihood__v84 
            = vlSelf->__PVT__branch_likelihood[0x14U];
        vlSelf->__Vdlyvset__branch_likelihood__v84 = 1U;
        vlSelf->__PVT__idx = 0x15U;
        vlSelf->__Vdlyvval__branch_likelihood__v85 
            = vlSelf->__PVT__branch_likelihood[0x15U];
        vlSelf->__Vdlyvset__branch_likelihood__v85 = 1U;
        vlSelf->__PVT__idx = 0x16U;
        vlSelf->__Vdlyvval__branch_likelihood__v86 
            = vlSelf->__PVT__branch_likelihood[0x16U];
        vlSelf->__Vdlyvset__branch_likelihood__v86 = 1U;
        vlSelf->__PVT__idx = 0x17U;
        vlSelf->__Vdlyvval__branch_likelihood__v87 
            = vlSelf->__PVT__branch_likelihood[0x17U];
        vlSelf->__Vdlyvset__branch_likelihood__v87 = 1U;
        vlSelf->__PVT__idx = 0x18U;
        vlSelf->__Vdlyvval__branch_likelihood__v88 
            = vlSelf->__PVT__branch_likelihood[0x18U];
        vlSelf->__Vdlyvset__branch_likelihood__v88 = 1U;
        vlSelf->__PVT__idx = 0x19U;
        vlSelf->__Vdlyvval__branch_likelihood__v89 
            = vlSelf->__PVT__branch_likelihood[0x19U];
        vlSelf->__Vdlyvset__branch_likelihood__v89 = 1U;
        vlSelf->__PVT__idx = 0x1aU;
        vlSelf->__Vdlyvval__branch_likelihood__v90 
            = vlSelf->__PVT__branch_likelihood[0x1aU];
        vlSelf->__Vdlyvset__branch_likelihood__v90 = 1U;
        vlSelf->__PVT__idx = 0x1bU;
        vlSelf->__Vdlyvval__branch_likelihood__v91 
            = vlSelf->__PVT__branch_likelihood[0x1bU];
        vlSelf->__Vdlyvset__branch_likelihood__v91 = 1U;
        vlSelf->__PVT__idx = 0x1cU;
        vlSelf->__Vdlyvval__branch_likelihood__v92 
            = vlSelf->__PVT__branch_likelihood[0x1cU];
        vlSelf->__Vdlyvset__branch_likelihood__v92 = 1U;
        vlSelf->__PVT__idx = 0x1dU;
        vlSelf->__Vdlyvval__branch_likelihood__v93 
            = vlSelf->__PVT__branch_likelihood[0x1dU];
        vlSelf->__Vdlyvset__branch_likelihood__v93 = 1U;
        vlSelf->__PVT__idx = 0x1eU;
        vlSelf->__Vdlyvval__branch_likelihood__v94 
            = vlSelf->__PVT__branch_likelihood[0x1eU];
        vlSelf->__Vdlyvset__branch_likelihood__v94 = 1U;
        vlSelf->__PVT__idx = 0x1fU;
        vlSelf->__Vdlyvval__branch_likelihood__v95 
            = vlSelf->__PVT__branch_likelihood[0x1fU];
        vlSelf->__Vdlyvset__branch_likelihood__v95 = 1U;
        vlSelf->__PVT__idx = 0x20U;
        vlSelf->__Vdlyvval__branch_likelihood__v96 
            = vlSelf->__PVT__branch_likelihood[0x20U];
        vlSelf->__Vdlyvset__branch_likelihood__v96 = 1U;
        vlSelf->__PVT__idx = 0x21U;
        vlSelf->__Vdlyvval__branch_likelihood__v97 
            = vlSelf->__PVT__branch_likelihood[0x21U];
        vlSelf->__Vdlyvset__branch_likelihood__v97 = 1U;
        vlSelf->__PVT__idx = 0x22U;
        vlSelf->__Vdlyvval__branch_likelihood__v98 
            = vlSelf->__PVT__branch_likelihood[0x22U];
        vlSelf->__Vdlyvset__branch_likelihood__v98 = 1U;
        vlSelf->__PVT__idx = 0x23U;
        vlSelf->__Vdlyvval__branch_likelihood__v99 
            = vlSelf->__PVT__branch_likelihood[0x23U];
        vlSelf->__Vdlyvset__branch_likelihood__v99 = 1U;
        vlSelf->__PVT__idx = 0x24U;
        vlSelf->__Vdlyvval__branch_likelihood__v100 
            = vlSelf->__PVT__branch_likelihood[0x24U];
        vlSelf->__Vdlyvset__branch_likelihood__v100 = 1U;
        vlSelf->__PVT__idx = 0x25U;
        vlSelf->__Vdlyvval__branch_likelihood__v101 
            = vlSelf->__PVT__branch_likelihood[0x25U];
        vlSelf->__Vdlyvset__branch_likelihood__v101 = 1U;
        vlSelf->__PVT__idx = 0x26U;
        vlSelf->__Vdlyvval__branch_likelihood__v102 
            = vlSelf->__PVT__branch_likelihood[0x26U];
        vlSelf->__Vdlyvset__branch_likelihood__v102 = 1U;
        vlSelf->__PVT__idx = 0x27U;
        vlSelf->__Vdlyvval__branch_likelihood__v103 
            = vlSelf->__PVT__branch_likelihood[0x27U];
        vlSelf->__Vdlyvset__branch_likelihood__v103 = 1U;
        vlSelf->__PVT__idx = 0x28U;
        vlSelf->__Vdlyvval__branch_likelihood__v104 
            = vlSelf->__PVT__branch_likelihood[0x28U];
        vlSelf->__Vdlyvset__branch_likelihood__v104 = 1U;
        vlSelf->__PVT__idx = 0x29U;
        vlSelf->__Vdlyvval__branch_likelihood__v105 
            = vlSelf->__PVT__branch_likelihood[0x29U];
        vlSelf->__Vdlyvset__branch_likelihood__v105 = 1U;
        vlSelf->__PVT__idx = 0x2aU;
        vlSelf->__Vdlyvval__branch_likelihood__v106 
            = vlSelf->__PVT__branch_likelihood[0x2aU];
        vlSelf->__Vdlyvset__branch_likelihood__v106 = 1U;
        vlSelf->__PVT__idx = 0x2bU;
        vlSelf->__Vdlyvval__branch_likelihood__v107 
            = vlSelf->__PVT__branch_likelihood[0x2bU];
        vlSelf->__Vdlyvset__branch_likelihood__v107 = 1U;
        vlSelf->__PVT__idx = 0x2cU;
        vlSelf->__Vdlyvval__branch_likelihood__v108 
            = vlSelf->__PVT__branch_likelihood[0x2cU];
        vlSelf->__Vdlyvset__branch_likelihood__v108 = 1U;
        vlSelf->__PVT__idx = 0x2dU;
        vlSelf->__Vdlyvval__branch_likelihood__v109 
            = vlSelf->__PVT__branch_likelihood[0x2dU];
        vlSelf->__Vdlyvset__branch_likelihood__v109 = 1U;
        vlSelf->__PVT__idx = 0x2eU;
        vlSelf->__Vdlyvval__branch_likelihood__v110 
            = vlSelf->__PVT__branch_likelihood[0x2eU];
        vlSelf->__Vdlyvset__branch_likelihood__v110 = 1U;
        vlSelf->__PVT__idx = 0x2fU;
        vlSelf->__Vdlyvval__branch_likelihood__v111 
            = vlSelf->__PVT__branch_likelihood[0x2fU];
        vlSelf->__Vdlyvset__branch_likelihood__v111 = 1U;
        vlSelf->__PVT__idx = 0x30U;
        vlSelf->__Vdlyvval__branch_likelihood__v112 
            = vlSelf->__PVT__branch_likelihood[0x30U];
        vlSelf->__Vdlyvset__branch_likelihood__v112 = 1U;
        vlSelf->__PVT__idx = 0x31U;
        vlSelf->__Vdlyvval__branch_likelihood__v113 
            = vlSelf->__PVT__branch_likelihood[0x31U];
        vlSelf->__Vdlyvset__branch_likelihood__v113 = 1U;
        vlSelf->__PVT__idx = 0x32U;
        vlSelf->__Vdlyvval__branch_likelihood__v114 
            = vlSelf->__PVT__branch_likelihood[0x32U];
        vlSelf->__Vdlyvset__branch_likelihood__v114 = 1U;
        vlSelf->__PVT__idx = 0x33U;
        vlSelf->__Vdlyvval__branch_likelihood__v115 
            = vlSelf->__PVT__branch_likelihood[0x33U];
        vlSelf->__Vdlyvset__branch_likelihood__v115 = 1U;
        vlSelf->__PVT__idx = 0x34U;
        vlSelf->__Vdlyvval__branch_likelihood__v116 
            = vlSelf->__PVT__branch_likelihood[0x34U];
        vlSelf->__Vdlyvset__branch_likelihood__v116 = 1U;
        vlSelf->__PVT__idx = 0x35U;
        vlSelf->__Vdlyvval__branch_likelihood__v117 
            = vlSelf->__PVT__branch_likelihood[0x35U];
        vlSelf->__Vdlyvset__branch_likelihood__v117 = 1U;
        vlSelf->__PVT__idx = 0x36U;
        vlSelf->__Vdlyvval__branch_likelihood__v118 
            = vlSelf->__PVT__branch_likelihood[0x36U];
        vlSelf->__Vdlyvset__branch_likelihood__v118 = 1U;
        vlSelf->__PVT__idx = 0x37U;
        vlSelf->__Vdlyvval__branch_likelihood__v119 
            = vlSelf->__PVT__branch_likelihood[0x37U];
        vlSelf->__Vdlyvset__branch_likelihood__v119 = 1U;
        vlSelf->__PVT__idx = 0x38U;
        vlSelf->__Vdlyvval__branch_likelihood__v120 
            = vlSelf->__PVT__branch_likelihood[0x38U];
        vlSelf->__Vdlyvset__branch_likelihood__v120 = 1U;
        vlSelf->__PVT__idx = 0x39U;
        vlSelf->__Vdlyvval__branch_likelihood__v121 
            = vlSelf->__PVT__branch_likelihood[0x39U];
        vlSelf->__Vdlyvset__branch_likelihood__v121 = 1U;
        vlSelf->__PVT__idx = 0x3aU;
        vlSelf->__Vdlyvval__branch_likelihood__v122 
            = vlSelf->__PVT__branch_likelihood[0x3aU];
        vlSelf->__Vdlyvset__branch_likelihood__v122 = 1U;
        vlSelf->__PVT__idx = 0x3bU;
        vlSelf->__Vdlyvval__branch_likelihood__v123 
            = vlSelf->__PVT__branch_likelihood[0x3bU];
        vlSelf->__Vdlyvset__branch_likelihood__v123 = 1U;
        vlSelf->__PVT__idx = 0x3cU;
        vlSelf->__Vdlyvval__branch_likelihood__v124 
            = vlSelf->__PVT__branch_likelihood[0x3cU];
        vlSelf->__Vdlyvset__branch_likelihood__v124 = 1U;
        vlSelf->__PVT__idx = 0x3dU;
        vlSelf->__Vdlyvval__branch_likelihood__v125 
            = vlSelf->__PVT__branch_likelihood[0x3dU];
        vlSelf->__Vdlyvset__branch_likelihood__v125 = 1U;
        vlSelf->__PVT__idx = 0x3eU;
        vlSelf->__Vdlyvval__branch_likelihood__v126 
            = vlSelf->__PVT__branch_likelihood[0x3eU];
        vlSelf->__Vdlyvset__branch_likelihood__v126 = 1U;
        vlSelf->__PVT__idx = 0x3fU;
        vlSelf->__Vdlyvval__branch_likelihood__v127 
            = vlSelf->__PVT__branch_likelihood[0x3fU];
        vlSelf->__Vdlyvset__branch_likelihood__v127 = 1U;
        vlSelf->__PVT__idx = 0x40U;
    } else if (vlSelf->__PVT__we) {
        vlSelf->__Vdlyvval__branch_likelihood__v128 
            = (3U & VL_REPLICATE_IOI(1,(IData)(vlSelf->__PVT__branch_taken_i), 2U));
        vlSelf->__Vdlyvset__branch_likelihood__v128 = 1U;
        vlSelf->__Vdlyvdim0__branch_likelihood__v128 
            = vlSelf->__PVT__write_addr;
    } else if (vlSelf->__PVT__exe_is_branch_i) {
        if ((0U == vlSelf->__PVT__branch_likelihood
             [vlSelf->__PVT__update_addr])) {
            vlSelf->__Vdlyvval__branch_likelihood__v129 
                = ((IData)(vlSelf->__PVT__branch_taken_i)
                    ? 1U : 0U);
            vlSelf->__Vdlyvset__branch_likelihood__v129 = 1U;
            vlSelf->__Vdlyvdim0__branch_likelihood__v129 
                = vlSelf->__PVT__update_addr;
        } else if ((1U == vlSelf->__PVT__branch_likelihood
                    [vlSelf->__PVT__update_addr])) {
            vlSelf->__Vdlyvval__branch_likelihood__v130 
                = ((IData)(vlSelf->__PVT__branch_taken_i)
                    ? 3U : 0U);
            vlSelf->__Vdlyvset__branch_likelihood__v130 = 1U;
            vlSelf->__Vdlyvdim0__branch_likelihood__v130 
                = vlSelf->__PVT__update_addr;
        } else if ((2U == vlSelf->__PVT__branch_likelihood
                    [vlSelf->__PVT__update_addr])) {
            vlSelf->__Vdlyvval__branch_likelihood__v131 
                = ((IData)(vlSelf->__PVT__branch_taken_i)
                    ? 3U : 0U);
            vlSelf->__Vdlyvset__branch_likelihood__v131 = 1U;
            vlSelf->__Vdlyvdim0__branch_likelihood__v131 
                = vlSelf->__PVT__update_addr;
        } else if ((3U == vlSelf->__PVT__branch_likelihood
                    [vlSelf->__PVT__update_addr])) {
            vlSelf->__Vdlyvval__branch_likelihood__v132 
                = ((IData)(vlSelf->__PVT__branch_taken_i)
                    ? 3U : 2U);
            vlSelf->__Vdlyvset__branch_likelihood__v132 = 1U;
            vlSelf->__Vdlyvdim0__branch_likelihood__v132 
                = vlSelf->__PVT__update_addr;
        }
    }
    if (vlSelf->__PVT__rst_i) {
        vlSelf->__Vdlyvset__branch_pc_table__v0 = 1U;
        vlSelf->__PVT__idx = 1U;
        vlSelf->__Vdlyvset__branch_pc_table__v1 = 1U;
        vlSelf->__PVT__idx = 2U;
        vlSelf->__Vdlyvset__branch_pc_table__v2 = 1U;
        vlSelf->__PVT__idx = 3U;
        vlSelf->__Vdlyvset__branch_pc_table__v3 = 1U;
        vlSelf->__PVT__idx = 4U;
        vlSelf->__Vdlyvset__branch_pc_table__v4 = 1U;
        vlSelf->__PVT__idx = 5U;
        vlSelf->__Vdlyvset__branch_pc_table__v5 = 1U;
        vlSelf->__PVT__idx = 6U;
        vlSelf->__Vdlyvset__branch_pc_table__v6 = 1U;
        vlSelf->__PVT__idx = 7U;
        vlSelf->__Vdlyvset__branch_pc_table__v7 = 1U;
        vlSelf->__PVT__idx = 8U;
        vlSelf->__Vdlyvset__branch_pc_table__v8 = 1U;
        vlSelf->__PVT__idx = 9U;
        vlSelf->__Vdlyvset__branch_pc_table__v9 = 1U;
        vlSelf->__PVT__idx = 0xaU;
        vlSelf->__Vdlyvset__branch_pc_table__v10 = 1U;
        vlSelf->__PVT__idx = 0xbU;
        vlSelf->__Vdlyvset__branch_pc_table__v11 = 1U;
        vlSelf->__PVT__idx = 0xcU;
        vlSelf->__Vdlyvset__branch_pc_table__v12 = 1U;
        vlSelf->__PVT__idx = 0xdU;
        vlSelf->__Vdlyvset__branch_pc_table__v13 = 1U;
        vlSelf->__PVT__idx = 0xeU;
        vlSelf->__Vdlyvset__branch_pc_table__v14 = 1U;
        vlSelf->__PVT__idx = 0xfU;
        vlSelf->__Vdlyvset__branch_pc_table__v15 = 1U;
        vlSelf->__PVT__idx = 0x10U;
        vlSelf->__Vdlyvset__branch_pc_table__v16 = 1U;
        vlSelf->__PVT__idx = 0x11U;
        vlSelf->__Vdlyvset__branch_pc_table__v17 = 1U;
        vlSelf->__PVT__idx = 0x12U;
        vlSelf->__Vdlyvset__branch_pc_table__v18 = 1U;
        vlSelf->__PVT__idx = 0x13U;
        vlSelf->__Vdlyvset__branch_pc_table__v19 = 1U;
        vlSelf->__PVT__idx = 0x14U;
        vlSelf->__Vdlyvset__branch_pc_table__v20 = 1U;
        vlSelf->__PVT__idx = 0x15U;
        vlSelf->__Vdlyvset__branch_pc_table__v21 = 1U;
        vlSelf->__PVT__idx = 0x16U;
        vlSelf->__Vdlyvset__branch_pc_table__v22 = 1U;
        vlSelf->__PVT__idx = 0x17U;
        vlSelf->__Vdlyvset__branch_pc_table__v23 = 1U;
        vlSelf->__PVT__idx = 0x18U;
        vlSelf->__Vdlyvset__branch_pc_table__v24 = 1U;
        vlSelf->__PVT__idx = 0x19U;
        vlSelf->__Vdlyvset__branch_pc_table__v25 = 1U;
        vlSelf->__PVT__idx = 0x1aU;
        vlSelf->__Vdlyvset__branch_pc_table__v26 = 1U;
        vlSelf->__PVT__idx = 0x1bU;
        vlSelf->__Vdlyvset__branch_pc_table__v27 = 1U;
        vlSelf->__PVT__idx = 0x1cU;
        vlSelf->__Vdlyvset__branch_pc_table__v28 = 1U;
        vlSelf->__PVT__idx = 0x1dU;
        vlSelf->__Vdlyvset__branch_pc_table__v29 = 1U;
        vlSelf->__PVT__idx = 0x1eU;
        vlSelf->__Vdlyvset__branch_pc_table__v30 = 1U;
        vlSelf->__PVT__idx = 0x1fU;
        vlSelf->__Vdlyvset__branch_pc_table__v31 = 1U;
        vlSelf->__PVT__idx = 0x20U;
        vlSelf->__Vdlyvset__branch_pc_table__v32 = 1U;
        vlSelf->__PVT__idx = 0x21U;
        vlSelf->__Vdlyvset__branch_pc_table__v33 = 1U;
        vlSelf->__PVT__idx = 0x22U;
        vlSelf->__Vdlyvset__branch_pc_table__v34 = 1U;
        vlSelf->__PVT__idx = 0x23U;
        vlSelf->__Vdlyvset__branch_pc_table__v35 = 1U;
        vlSelf->__PVT__idx = 0x24U;
        vlSelf->__Vdlyvset__branch_pc_table__v36 = 1U;
        vlSelf->__PVT__idx = 0x25U;
        vlSelf->__Vdlyvset__branch_pc_table__v37 = 1U;
        vlSelf->__PVT__idx = 0x26U;
        vlSelf->__Vdlyvset__branch_pc_table__v38 = 1U;
        vlSelf->__PVT__idx = 0x27U;
        vlSelf->__Vdlyvset__branch_pc_table__v39 = 1U;
        vlSelf->__PVT__idx = 0x28U;
        vlSelf->__Vdlyvset__branch_pc_table__v40 = 1U;
        vlSelf->__PVT__idx = 0x29U;
        vlSelf->__Vdlyvset__branch_pc_table__v41 = 1U;
        vlSelf->__PVT__idx = 0x2aU;
        vlSelf->__Vdlyvset__branch_pc_table__v42 = 1U;
        vlSelf->__PVT__idx = 0x2bU;
        vlSelf->__Vdlyvset__branch_pc_table__v43 = 1U;
        vlSelf->__PVT__idx = 0x2cU;
        vlSelf->__Vdlyvset__branch_pc_table__v44 = 1U;
        vlSelf->__PVT__idx = 0x2dU;
        vlSelf->__Vdlyvset__branch_pc_table__v45 = 1U;
        vlSelf->__PVT__idx = 0x2eU;
        vlSelf->__Vdlyvset__branch_pc_table__v46 = 1U;
        vlSelf->__PVT__idx = 0x2fU;
        vlSelf->__Vdlyvset__branch_pc_table__v47 = 1U;
        vlSelf->__PVT__idx = 0x30U;
        vlSelf->__Vdlyvset__branch_pc_table__v48 = 1U;
        vlSelf->__PVT__idx = 0x31U;
        vlSelf->__Vdlyvset__branch_pc_table__v49 = 1U;
        vlSelf->__PVT__idx = 0x32U;
        vlSelf->__Vdlyvset__branch_pc_table__v50 = 1U;
        vlSelf->__PVT__idx = 0x33U;
        vlSelf->__Vdlyvset__branch_pc_table__v51 = 1U;
        vlSelf->__PVT__idx = 0x34U;
        vlSelf->__Vdlyvset__branch_pc_table__v52 = 1U;
        vlSelf->__PVT__idx = 0x35U;
        vlSelf->__Vdlyvset__branch_pc_table__v53 = 1U;
        vlSelf->__PVT__idx = 0x36U;
        vlSelf->__Vdlyvset__branch_pc_table__v54 = 1U;
        vlSelf->__PVT__idx = 0x37U;
        vlSelf->__Vdlyvset__branch_pc_table__v55 = 1U;
        vlSelf->__PVT__idx = 0x38U;
        vlSelf->__Vdlyvset__branch_pc_table__v56 = 1U;
        vlSelf->__PVT__idx = 0x39U;
        vlSelf->__Vdlyvset__branch_pc_table__v57 = 1U;
        vlSelf->__PVT__idx = 0x3aU;
        vlSelf->__Vdlyvset__branch_pc_table__v58 = 1U;
        vlSelf->__PVT__idx = 0x3bU;
        vlSelf->__Vdlyvset__branch_pc_table__v59 = 1U;
        vlSelf->__PVT__idx = 0x3cU;
        vlSelf->__Vdlyvset__branch_pc_table__v60 = 1U;
        vlSelf->__PVT__idx = 0x3dU;
        vlSelf->__Vdlyvset__branch_pc_table__v61 = 1U;
        vlSelf->__PVT__idx = 0x3eU;
        vlSelf->__Vdlyvset__branch_pc_table__v62 = 1U;
        vlSelf->__PVT__idx = 0x3fU;
        vlSelf->__Vdlyvset__branch_pc_table__v63 = 1U;
        vlSelf->__PVT__idx = 0x40U;
    } else if (vlSelf->__PVT__stall_i) {
        vlSelf->__Vdlyvval__branch_pc_table__v64 = 
            vlSelf->__PVT__branch_pc_table[0U];
        vlSelf->__Vdlyvset__branch_pc_table__v64 = 1U;
        vlSelf->__PVT__idx = 1U;
        vlSelf->__Vdlyvval__branch_pc_table__v65 = 
            vlSelf->__PVT__branch_pc_table[1U];
        vlSelf->__Vdlyvset__branch_pc_table__v65 = 1U;
        vlSelf->__PVT__idx = 2U;
        vlSelf->__Vdlyvval__branch_pc_table__v66 = 
            vlSelf->__PVT__branch_pc_table[2U];
        vlSelf->__Vdlyvset__branch_pc_table__v66 = 1U;
        vlSelf->__PVT__idx = 3U;
        vlSelf->__Vdlyvval__branch_pc_table__v67 = 
            vlSelf->__PVT__branch_pc_table[3U];
        vlSelf->__Vdlyvset__branch_pc_table__v67 = 1U;
        vlSelf->__PVT__idx = 4U;
        vlSelf->__Vdlyvval__branch_pc_table__v68 = 
            vlSelf->__PVT__branch_pc_table[4U];
        vlSelf->__Vdlyvset__branch_pc_table__v68 = 1U;
        vlSelf->__PVT__idx = 5U;
        vlSelf->__Vdlyvval__branch_pc_table__v69 = 
            vlSelf->__PVT__branch_pc_table[5U];
        vlSelf->__Vdlyvset__branch_pc_table__v69 = 1U;
        vlSelf->__PVT__idx = 6U;
        vlSelf->__Vdlyvval__branch_pc_table__v70 = 
            vlSelf->__PVT__branch_pc_table[6U];
        vlSelf->__Vdlyvset__branch_pc_table__v70 = 1U;
        vlSelf->__PVT__idx = 7U;
        vlSelf->__Vdlyvval__branch_pc_table__v71 = 
            vlSelf->__PVT__branch_pc_table[7U];
        vlSelf->__Vdlyvset__branch_pc_table__v71 = 1U;
        vlSelf->__PVT__idx = 8U;
        vlSelf->__Vdlyvval__branch_pc_table__v72 = 
            vlSelf->__PVT__branch_pc_table[8U];
        vlSelf->__Vdlyvset__branch_pc_table__v72 = 1U;
        vlSelf->__PVT__idx = 9U;
        vlSelf->__Vdlyvval__branch_pc_table__v73 = 
            vlSelf->__PVT__branch_pc_table[9U];
        vlSelf->__Vdlyvset__branch_pc_table__v73 = 1U;
        vlSelf->__PVT__idx = 0xaU;
        vlSelf->__Vdlyvval__branch_pc_table__v74 = 
            vlSelf->__PVT__branch_pc_table[0xaU];
        vlSelf->__Vdlyvset__branch_pc_table__v74 = 1U;
        vlSelf->__PVT__idx = 0xbU;
        vlSelf->__Vdlyvval__branch_pc_table__v75 = 
            vlSelf->__PVT__branch_pc_table[0xbU];
        vlSelf->__Vdlyvset__branch_pc_table__v75 = 1U;
        vlSelf->__PVT__idx = 0xcU;
        vlSelf->__Vdlyvval__branch_pc_table__v76 = 
            vlSelf->__PVT__branch_pc_table[0xcU];
        vlSelf->__Vdlyvset__branch_pc_table__v76 = 1U;
        vlSelf->__PVT__idx = 0xdU;
        vlSelf->__Vdlyvval__branch_pc_table__v77 = 
            vlSelf->__PVT__branch_pc_table[0xdU];
        vlSelf->__Vdlyvset__branch_pc_table__v77 = 1U;
        vlSelf->__PVT__idx = 0xeU;
        vlSelf->__Vdlyvval__branch_pc_table__v78 = 
            vlSelf->__PVT__branch_pc_table[0xeU];
        vlSelf->__Vdlyvset__branch_pc_table__v78 = 1U;
        vlSelf->__PVT__idx = 0xfU;
        vlSelf->__Vdlyvval__branch_pc_table__v79 = 
            vlSelf->__PVT__branch_pc_table[0xfU];
        vlSelf->__Vdlyvset__branch_pc_table__v79 = 1U;
        vlSelf->__PVT__idx = 0x10U;
        vlSelf->__Vdlyvval__branch_pc_table__v80 = 
            vlSelf->__PVT__branch_pc_table[0x10U];
        vlSelf->__Vdlyvset__branch_pc_table__v80 = 1U;
        vlSelf->__PVT__idx = 0x11U;
        vlSelf->__Vdlyvval__branch_pc_table__v81 = 
            vlSelf->__PVT__branch_pc_table[0x11U];
        vlSelf->__Vdlyvset__branch_pc_table__v81 = 1U;
        vlSelf->__PVT__idx = 0x12U;
        vlSelf->__Vdlyvval__branch_pc_table__v82 = 
            vlSelf->__PVT__branch_pc_table[0x12U];
        vlSelf->__Vdlyvset__branch_pc_table__v82 = 1U;
        vlSelf->__PVT__idx = 0x13U;
        vlSelf->__Vdlyvval__branch_pc_table__v83 = 
            vlSelf->__PVT__branch_pc_table[0x13U];
        vlSelf->__Vdlyvset__branch_pc_table__v83 = 1U;
        vlSelf->__PVT__idx = 0x14U;
        vlSelf->__Vdlyvval__branch_pc_table__v84 = 
            vlSelf->__PVT__branch_pc_table[0x14U];
        vlSelf->__Vdlyvset__branch_pc_table__v84 = 1U;
        vlSelf->__PVT__idx = 0x15U;
        vlSelf->__Vdlyvval__branch_pc_table__v85 = 
            vlSelf->__PVT__branch_pc_table[0x15U];
        vlSelf->__Vdlyvset__branch_pc_table__v85 = 1U;
        vlSelf->__PVT__idx = 0x16U;
        vlSelf->__Vdlyvval__branch_pc_table__v86 = 
            vlSelf->__PVT__branch_pc_table[0x16U];
        vlSelf->__Vdlyvset__branch_pc_table__v86 = 1U;
        vlSelf->__PVT__idx = 0x17U;
        vlSelf->__Vdlyvval__branch_pc_table__v87 = 
            vlSelf->__PVT__branch_pc_table[0x17U];
        vlSelf->__Vdlyvset__branch_pc_table__v87 = 1U;
        vlSelf->__PVT__idx = 0x18U;
        vlSelf->__Vdlyvval__branch_pc_table__v88 = 
            vlSelf->__PVT__branch_pc_table[0x18U];
        vlSelf->__Vdlyvset__branch_pc_table__v88 = 1U;
        vlSelf->__PVT__idx = 0x19U;
        vlSelf->__Vdlyvval__branch_pc_table__v89 = 
            vlSelf->__PVT__branch_pc_table[0x19U];
        vlSelf->__Vdlyvset__branch_pc_table__v89 = 1U;
        vlSelf->__PVT__idx = 0x1aU;
        vlSelf->__Vdlyvval__branch_pc_table__v90 = 
            vlSelf->__PVT__branch_pc_table[0x1aU];
        vlSelf->__Vdlyvset__branch_pc_table__v90 = 1U;
        vlSelf->__PVT__idx = 0x1bU;
        vlSelf->__Vdlyvval__branch_pc_table__v91 = 
            vlSelf->__PVT__branch_pc_table[0x1bU];
        vlSelf->__Vdlyvset__branch_pc_table__v91 = 1U;
        vlSelf->__PVT__idx = 0x1cU;
        vlSelf->__Vdlyvval__branch_pc_table__v92 = 
            vlSelf->__PVT__branch_pc_table[0x1cU];
        vlSelf->__Vdlyvset__branch_pc_table__v92 = 1U;
        vlSelf->__PVT__idx = 0x1dU;
        vlSelf->__Vdlyvval__branch_pc_table__v93 = 
            vlSelf->__PVT__branch_pc_table[0x1dU];
        vlSelf->__Vdlyvset__branch_pc_table__v93 = 1U;
        vlSelf->__PVT__idx = 0x1eU;
        vlSelf->__Vdlyvval__branch_pc_table__v94 = 
            vlSelf->__PVT__branch_pc_table[0x1eU];
        vlSelf->__Vdlyvset__branch_pc_table__v94 = 1U;
        vlSelf->__PVT__idx = 0x1fU;
        vlSelf->__Vdlyvval__branch_pc_table__v95 = 
            vlSelf->__PVT__branch_pc_table[0x1fU];
        vlSelf->__Vdlyvset__branch_pc_table__v95 = 1U;
        vlSelf->__PVT__idx = 0x20U;
        vlSelf->__Vdlyvval__branch_pc_table__v96 = 
            vlSelf->__PVT__branch_pc_table[0x20U];
        vlSelf->__Vdlyvset__branch_pc_table__v96 = 1U;
        vlSelf->__PVT__idx = 0x21U;
        vlSelf->__Vdlyvval__branch_pc_table__v97 = 
            vlSelf->__PVT__branch_pc_table[0x21U];
        vlSelf->__Vdlyvset__branch_pc_table__v97 = 1U;
        vlSelf->__PVT__idx = 0x22U;
        vlSelf->__Vdlyvval__branch_pc_table__v98 = 
            vlSelf->__PVT__branch_pc_table[0x22U];
        vlSelf->__Vdlyvset__branch_pc_table__v98 = 1U;
        vlSelf->__PVT__idx = 0x23U;
        vlSelf->__Vdlyvval__branch_pc_table__v99 = 
            vlSelf->__PVT__branch_pc_table[0x23U];
        vlSelf->__Vdlyvset__branch_pc_table__v99 = 1U;
        vlSelf->__PVT__idx = 0x24U;
        vlSelf->__Vdlyvval__branch_pc_table__v100 = 
            vlSelf->__PVT__branch_pc_table[0x24U];
        vlSelf->__Vdlyvset__branch_pc_table__v100 = 1U;
        vlSelf->__PVT__idx = 0x25U;
        vlSelf->__Vdlyvval__branch_pc_table__v101 = 
            vlSelf->__PVT__branch_pc_table[0x25U];
        vlSelf->__Vdlyvset__branch_pc_table__v101 = 1U;
        vlSelf->__PVT__idx = 0x26U;
        vlSelf->__Vdlyvval__branch_pc_table__v102 = 
            vlSelf->__PVT__branch_pc_table[0x26U];
        vlSelf->__Vdlyvset__branch_pc_table__v102 = 1U;
        vlSelf->__PVT__idx = 0x27U;
        vlSelf->__Vdlyvval__branch_pc_table__v103 = 
            vlSelf->__PVT__branch_pc_table[0x27U];
        vlSelf->__Vdlyvset__branch_pc_table__v103 = 1U;
        vlSelf->__PVT__idx = 0x28U;
        vlSelf->__Vdlyvval__branch_pc_table__v104 = 
            vlSelf->__PVT__branch_pc_table[0x28U];
        vlSelf->__Vdlyvset__branch_pc_table__v104 = 1U;
        vlSelf->__PVT__idx = 0x29U;
        vlSelf->__Vdlyvval__branch_pc_table__v105 = 
            vlSelf->__PVT__branch_pc_table[0x29U];
        vlSelf->__Vdlyvset__branch_pc_table__v105 = 1U;
        vlSelf->__PVT__idx = 0x2aU;
        vlSelf->__Vdlyvval__branch_pc_table__v106 = 
            vlSelf->__PVT__branch_pc_table[0x2aU];
        vlSelf->__Vdlyvset__branch_pc_table__v106 = 1U;
        vlSelf->__PVT__idx = 0x2bU;
        vlSelf->__Vdlyvval__branch_pc_table__v107 = 
            vlSelf->__PVT__branch_pc_table[0x2bU];
        vlSelf->__Vdlyvset__branch_pc_table__v107 = 1U;
        vlSelf->__PVT__idx = 0x2cU;
        vlSelf->__Vdlyvval__branch_pc_table__v108 = 
            vlSelf->__PVT__branch_pc_table[0x2cU];
        vlSelf->__Vdlyvset__branch_pc_table__v108 = 1U;
        vlSelf->__PVT__idx = 0x2dU;
        vlSelf->__Vdlyvval__branch_pc_table__v109 = 
            vlSelf->__PVT__branch_pc_table[0x2dU];
        vlSelf->__Vdlyvset__branch_pc_table__v109 = 1U;
        vlSelf->__PVT__idx = 0x2eU;
        vlSelf->__Vdlyvval__branch_pc_table__v110 = 
            vlSelf->__PVT__branch_pc_table[0x2eU];
        vlSelf->__Vdlyvset__branch_pc_table__v110 = 1U;
        vlSelf->__PVT__idx = 0x2fU;
        vlSelf->__Vdlyvval__branch_pc_table__v111 = 
            vlSelf->__PVT__branch_pc_table[0x2fU];
        vlSelf->__Vdlyvset__branch_pc_table__v111 = 1U;
        vlSelf->__PVT__idx = 0x30U;
        vlSelf->__Vdlyvval__branch_pc_table__v112 = 
            vlSelf->__PVT__branch_pc_table[0x30U];
        vlSelf->__Vdlyvset__branch_pc_table__v112 = 1U;
        vlSelf->__PVT__idx = 0x31U;
        vlSelf->__Vdlyvval__branch_pc_table__v113 = 
            vlSelf->__PVT__branch_pc_table[0x31U];
        vlSelf->__Vdlyvset__branch_pc_table__v113 = 1U;
        vlSelf->__PVT__idx = 0x32U;
        vlSelf->__Vdlyvval__branch_pc_table__v114 = 
            vlSelf->__PVT__branch_pc_table[0x32U];
        vlSelf->__Vdlyvset__branch_pc_table__v114 = 1U;
        vlSelf->__PVT__idx = 0x33U;
        vlSelf->__Vdlyvval__branch_pc_table__v115 = 
            vlSelf->__PVT__branch_pc_table[0x33U];
        vlSelf->__Vdlyvset__branch_pc_table__v115 = 1U;
        vlSelf->__PVT__idx = 0x34U;
        vlSelf->__Vdlyvval__branch_pc_table__v116 = 
            vlSelf->__PVT__branch_pc_table[0x34U];
        vlSelf->__Vdlyvset__branch_pc_table__v116 = 1U;
        vlSelf->__PVT__idx = 0x35U;
        vlSelf->__Vdlyvval__branch_pc_table__v117 = 
            vlSelf->__PVT__branch_pc_table[0x35U];
        vlSelf->__Vdlyvset__branch_pc_table__v117 = 1U;
        vlSelf->__PVT__idx = 0x36U;
        vlSelf->__Vdlyvval__branch_pc_table__v118 = 
            vlSelf->__PVT__branch_pc_table[0x36U];
        vlSelf->__Vdlyvset__branch_pc_table__v118 = 1U;
        vlSelf->__PVT__idx = 0x37U;
        vlSelf->__Vdlyvval__branch_pc_table__v119 = 
            vlSelf->__PVT__branch_pc_table[0x37U];
        vlSelf->__Vdlyvset__branch_pc_table__v119 = 1U;
        vlSelf->__PVT__idx = 0x38U;
        vlSelf->__Vdlyvval__branch_pc_table__v120 = 
            vlSelf->__PVT__branch_pc_table[0x38U];
        vlSelf->__Vdlyvset__branch_pc_table__v120 = 1U;
        vlSelf->__PVT__idx = 0x39U;
        vlSelf->__Vdlyvval__branch_pc_table__v121 = 
            vlSelf->__PVT__branch_pc_table[0x39U];
        vlSelf->__Vdlyvset__branch_pc_table__v121 = 1U;
        vlSelf->__PVT__idx = 0x3aU;
        vlSelf->__Vdlyvval__branch_pc_table__v122 = 
            vlSelf->__PVT__branch_pc_table[0x3aU];
        vlSelf->__Vdlyvset__branch_pc_table__v122 = 1U;
        vlSelf->__PVT__idx = 0x3bU;
        vlSelf->__Vdlyvval__branch_pc_table__v123 = 
            vlSelf->__PVT__branch_pc_table[0x3bU];
        vlSelf->__Vdlyvset__branch_pc_table__v123 = 1U;
        vlSelf->__PVT__idx = 0x3cU;
        vlSelf->__Vdlyvval__branch_pc_table__v124 = 
            vlSelf->__PVT__branch_pc_table[0x3cU];
        vlSelf->__Vdlyvset__branch_pc_table__v124 = 1U;
        vlSelf->__PVT__idx = 0x3dU;
        vlSelf->__Vdlyvval__branch_pc_table__v125 = 
            vlSelf->__PVT__branch_pc_table[0x3dU];
        vlSelf->__Vdlyvset__branch_pc_table__v125 = 1U;
        vlSelf->__PVT__idx = 0x3eU;
        vlSelf->__Vdlyvval__branch_pc_table__v126 = 
            vlSelf->__PVT__branch_pc_table[0x3eU];
        vlSelf->__Vdlyvset__branch_pc_table__v126 = 1U;
        vlSelf->__PVT__idx = 0x3fU;
        vlSelf->__Vdlyvval__branch_pc_table__v127 = 
            vlSelf->__PVT__branch_pc_table[0x3fU];
        vlSelf->__Vdlyvset__branch_pc_table__v127 = 1U;
        vlSelf->__PVT__idx = 0x40U;
    } else if (vlSelf->__PVT__we) {
        vlSelf->__Vdlyvval__branch_pc_table__v128 = vlSelf->__PVT__dec_pc_i;
        vlSelf->__Vdlyvset__branch_pc_table__v128 = 1U;
        vlSelf->__Vdlyvdim0__branch_pc_table__v128 
            = vlSelf->__PVT__write_addr;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v0) {
        vlSelf->__PVT__branch_likelihood[0U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v1) {
        vlSelf->__PVT__branch_likelihood[1U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v2) {
        vlSelf->__PVT__branch_likelihood[2U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v3) {
        vlSelf->__PVT__branch_likelihood[3U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v4) {
        vlSelf->__PVT__branch_likelihood[4U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v5) {
        vlSelf->__PVT__branch_likelihood[5U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v6) {
        vlSelf->__PVT__branch_likelihood[6U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v7) {
        vlSelf->__PVT__branch_likelihood[7U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v8) {
        vlSelf->__PVT__branch_likelihood[8U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v9) {
        vlSelf->__PVT__branch_likelihood[9U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v10) {
        vlSelf->__PVT__branch_likelihood[0xaU] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v11) {
        vlSelf->__PVT__branch_likelihood[0xbU] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v12) {
        vlSelf->__PVT__branch_likelihood[0xcU] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v13) {
        vlSelf->__PVT__branch_likelihood[0xdU] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v14) {
        vlSelf->__PVT__branch_likelihood[0xeU] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v15) {
        vlSelf->__PVT__branch_likelihood[0xfU] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v16) {
        vlSelf->__PVT__branch_likelihood[0x10U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v17) {
        vlSelf->__PVT__branch_likelihood[0x11U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v18) {
        vlSelf->__PVT__branch_likelihood[0x12U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v19) {
        vlSelf->__PVT__branch_likelihood[0x13U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v20) {
        vlSelf->__PVT__branch_likelihood[0x14U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v21) {
        vlSelf->__PVT__branch_likelihood[0x15U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v22) {
        vlSelf->__PVT__branch_likelihood[0x16U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v23) {
        vlSelf->__PVT__branch_likelihood[0x17U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v24) {
        vlSelf->__PVT__branch_likelihood[0x18U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v25) {
        vlSelf->__PVT__branch_likelihood[0x19U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v26) {
        vlSelf->__PVT__branch_likelihood[0x1aU] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v27) {
        vlSelf->__PVT__branch_likelihood[0x1bU] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v28) {
        vlSelf->__PVT__branch_likelihood[0x1cU] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v29) {
        vlSelf->__PVT__branch_likelihood[0x1dU] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v30) {
        vlSelf->__PVT__branch_likelihood[0x1eU] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v31) {
        vlSelf->__PVT__branch_likelihood[0x1fU] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v32) {
        vlSelf->__PVT__branch_likelihood[0x20U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v33) {
        vlSelf->__PVT__branch_likelihood[0x21U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v34) {
        vlSelf->__PVT__branch_likelihood[0x22U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v35) {
        vlSelf->__PVT__branch_likelihood[0x23U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v36) {
        vlSelf->__PVT__branch_likelihood[0x24U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v37) {
        vlSelf->__PVT__branch_likelihood[0x25U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v38) {
        vlSelf->__PVT__branch_likelihood[0x26U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v39) {
        vlSelf->__PVT__branch_likelihood[0x27U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v40) {
        vlSelf->__PVT__branch_likelihood[0x28U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v41) {
        vlSelf->__PVT__branch_likelihood[0x29U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v42) {
        vlSelf->__PVT__branch_likelihood[0x2aU] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v43) {
        vlSelf->__PVT__branch_likelihood[0x2bU] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v44) {
        vlSelf->__PVT__branch_likelihood[0x2cU] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v45) {
        vlSelf->__PVT__branch_likelihood[0x2dU] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v46) {
        vlSelf->__PVT__branch_likelihood[0x2eU] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v47) {
        vlSelf->__PVT__branch_likelihood[0x2fU] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v48) {
        vlSelf->__PVT__branch_likelihood[0x30U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v49) {
        vlSelf->__PVT__branch_likelihood[0x31U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v50) {
        vlSelf->__PVT__branch_likelihood[0x32U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v51) {
        vlSelf->__PVT__branch_likelihood[0x33U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v52) {
        vlSelf->__PVT__branch_likelihood[0x34U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v53) {
        vlSelf->__PVT__branch_likelihood[0x35U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v54) {
        vlSelf->__PVT__branch_likelihood[0x36U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v55) {
        vlSelf->__PVT__branch_likelihood[0x37U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v56) {
        vlSelf->__PVT__branch_likelihood[0x38U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v57) {
        vlSelf->__PVT__branch_likelihood[0x39U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v58) {
        vlSelf->__PVT__branch_likelihood[0x3aU] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v59) {
        vlSelf->__PVT__branch_likelihood[0x3bU] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v60) {
        vlSelf->__PVT__branch_likelihood[0x3cU] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v61) {
        vlSelf->__PVT__branch_likelihood[0x3dU] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v62) {
        vlSelf->__PVT__branch_likelihood[0x3eU] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v63) {
        vlSelf->__PVT__branch_likelihood[0x3fU] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v64) {
        vlSelf->__PVT__branch_likelihood[0U] = vlSelf->__Vdlyvval__branch_likelihood__v64;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v65) {
        vlSelf->__PVT__branch_likelihood[1U] = vlSelf->__Vdlyvval__branch_likelihood__v65;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v66) {
        vlSelf->__PVT__branch_likelihood[2U] = vlSelf->__Vdlyvval__branch_likelihood__v66;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v67) {
        vlSelf->__PVT__branch_likelihood[3U] = vlSelf->__Vdlyvval__branch_likelihood__v67;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v68) {
        vlSelf->__PVT__branch_likelihood[4U] = vlSelf->__Vdlyvval__branch_likelihood__v68;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v69) {
        vlSelf->__PVT__branch_likelihood[5U] = vlSelf->__Vdlyvval__branch_likelihood__v69;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v70) {
        vlSelf->__PVT__branch_likelihood[6U] = vlSelf->__Vdlyvval__branch_likelihood__v70;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v71) {
        vlSelf->__PVT__branch_likelihood[7U] = vlSelf->__Vdlyvval__branch_likelihood__v71;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v72) {
        vlSelf->__PVT__branch_likelihood[8U] = vlSelf->__Vdlyvval__branch_likelihood__v72;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v73) {
        vlSelf->__PVT__branch_likelihood[9U] = vlSelf->__Vdlyvval__branch_likelihood__v73;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v74) {
        vlSelf->__PVT__branch_likelihood[0xaU] = vlSelf->__Vdlyvval__branch_likelihood__v74;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v75) {
        vlSelf->__PVT__branch_likelihood[0xbU] = vlSelf->__Vdlyvval__branch_likelihood__v75;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v76) {
        vlSelf->__PVT__branch_likelihood[0xcU] = vlSelf->__Vdlyvval__branch_likelihood__v76;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v77) {
        vlSelf->__PVT__branch_likelihood[0xdU] = vlSelf->__Vdlyvval__branch_likelihood__v77;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v78) {
        vlSelf->__PVT__branch_likelihood[0xeU] = vlSelf->__Vdlyvval__branch_likelihood__v78;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v79) {
        vlSelf->__PVT__branch_likelihood[0xfU] = vlSelf->__Vdlyvval__branch_likelihood__v79;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v80) {
        vlSelf->__PVT__branch_likelihood[0x10U] = vlSelf->__Vdlyvval__branch_likelihood__v80;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v81) {
        vlSelf->__PVT__branch_likelihood[0x11U] = vlSelf->__Vdlyvval__branch_likelihood__v81;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v82) {
        vlSelf->__PVT__branch_likelihood[0x12U] = vlSelf->__Vdlyvval__branch_likelihood__v82;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v83) {
        vlSelf->__PVT__branch_likelihood[0x13U] = vlSelf->__Vdlyvval__branch_likelihood__v83;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v84) {
        vlSelf->__PVT__branch_likelihood[0x14U] = vlSelf->__Vdlyvval__branch_likelihood__v84;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v85) {
        vlSelf->__PVT__branch_likelihood[0x15U] = vlSelf->__Vdlyvval__branch_likelihood__v85;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v86) {
        vlSelf->__PVT__branch_likelihood[0x16U] = vlSelf->__Vdlyvval__branch_likelihood__v86;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v87) {
        vlSelf->__PVT__branch_likelihood[0x17U] = vlSelf->__Vdlyvval__branch_likelihood__v87;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v88) {
        vlSelf->__PVT__branch_likelihood[0x18U] = vlSelf->__Vdlyvval__branch_likelihood__v88;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v89) {
        vlSelf->__PVT__branch_likelihood[0x19U] = vlSelf->__Vdlyvval__branch_likelihood__v89;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v90) {
        vlSelf->__PVT__branch_likelihood[0x1aU] = vlSelf->__Vdlyvval__branch_likelihood__v90;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v91) {
        vlSelf->__PVT__branch_likelihood[0x1bU] = vlSelf->__Vdlyvval__branch_likelihood__v91;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v92) {
        vlSelf->__PVT__branch_likelihood[0x1cU] = vlSelf->__Vdlyvval__branch_likelihood__v92;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v93) {
        vlSelf->__PVT__branch_likelihood[0x1dU] = vlSelf->__Vdlyvval__branch_likelihood__v93;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v94) {
        vlSelf->__PVT__branch_likelihood[0x1eU] = vlSelf->__Vdlyvval__branch_likelihood__v94;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v95) {
        vlSelf->__PVT__branch_likelihood[0x1fU] = vlSelf->__Vdlyvval__branch_likelihood__v95;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v96) {
        vlSelf->__PVT__branch_likelihood[0x20U] = vlSelf->__Vdlyvval__branch_likelihood__v96;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v97) {
        vlSelf->__PVT__branch_likelihood[0x21U] = vlSelf->__Vdlyvval__branch_likelihood__v97;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v98) {
        vlSelf->__PVT__branch_likelihood[0x22U] = vlSelf->__Vdlyvval__branch_likelihood__v98;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v99) {
        vlSelf->__PVT__branch_likelihood[0x23U] = vlSelf->__Vdlyvval__branch_likelihood__v99;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v100) {
        vlSelf->__PVT__branch_likelihood[0x24U] = vlSelf->__Vdlyvval__branch_likelihood__v100;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v101) {
        vlSelf->__PVT__branch_likelihood[0x25U] = vlSelf->__Vdlyvval__branch_likelihood__v101;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v102) {
        vlSelf->__PVT__branch_likelihood[0x26U] = vlSelf->__Vdlyvval__branch_likelihood__v102;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v103) {
        vlSelf->__PVT__branch_likelihood[0x27U] = vlSelf->__Vdlyvval__branch_likelihood__v103;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v104) {
        vlSelf->__PVT__branch_likelihood[0x28U] = vlSelf->__Vdlyvval__branch_likelihood__v104;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v105) {
        vlSelf->__PVT__branch_likelihood[0x29U] = vlSelf->__Vdlyvval__branch_likelihood__v105;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v106) {
        vlSelf->__PVT__branch_likelihood[0x2aU] = vlSelf->__Vdlyvval__branch_likelihood__v106;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v107) {
        vlSelf->__PVT__branch_likelihood[0x2bU] = vlSelf->__Vdlyvval__branch_likelihood__v107;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v108) {
        vlSelf->__PVT__branch_likelihood[0x2cU] = vlSelf->__Vdlyvval__branch_likelihood__v108;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v109) {
        vlSelf->__PVT__branch_likelihood[0x2dU] = vlSelf->__Vdlyvval__branch_likelihood__v109;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v110) {
        vlSelf->__PVT__branch_likelihood[0x2eU] = vlSelf->__Vdlyvval__branch_likelihood__v110;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v111) {
        vlSelf->__PVT__branch_likelihood[0x2fU] = vlSelf->__Vdlyvval__branch_likelihood__v111;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v112) {
        vlSelf->__PVT__branch_likelihood[0x30U] = vlSelf->__Vdlyvval__branch_likelihood__v112;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v113) {
        vlSelf->__PVT__branch_likelihood[0x31U] = vlSelf->__Vdlyvval__branch_likelihood__v113;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v114) {
        vlSelf->__PVT__branch_likelihood[0x32U] = vlSelf->__Vdlyvval__branch_likelihood__v114;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v115) {
        vlSelf->__PVT__branch_likelihood[0x33U] = vlSelf->__Vdlyvval__branch_likelihood__v115;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v116) {
        vlSelf->__PVT__branch_likelihood[0x34U] = vlSelf->__Vdlyvval__branch_likelihood__v116;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v117) {
        vlSelf->__PVT__branch_likelihood[0x35U] = vlSelf->__Vdlyvval__branch_likelihood__v117;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v118) {
        vlSelf->__PVT__branch_likelihood[0x36U] = vlSelf->__Vdlyvval__branch_likelihood__v118;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v119) {
        vlSelf->__PVT__branch_likelihood[0x37U] = vlSelf->__Vdlyvval__branch_likelihood__v119;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v120) {
        vlSelf->__PVT__branch_likelihood[0x38U] = vlSelf->__Vdlyvval__branch_likelihood__v120;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v121) {
        vlSelf->__PVT__branch_likelihood[0x39U] = vlSelf->__Vdlyvval__branch_likelihood__v121;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v122) {
        vlSelf->__PVT__branch_likelihood[0x3aU] = vlSelf->__Vdlyvval__branch_likelihood__v122;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v123) {
        vlSelf->__PVT__branch_likelihood[0x3bU] = vlSelf->__Vdlyvval__branch_likelihood__v123;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v124) {
        vlSelf->__PVT__branch_likelihood[0x3cU] = vlSelf->__Vdlyvval__branch_likelihood__v124;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v125) {
        vlSelf->__PVT__branch_likelihood[0x3dU] = vlSelf->__Vdlyvval__branch_likelihood__v125;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v126) {
        vlSelf->__PVT__branch_likelihood[0x3eU] = vlSelf->__Vdlyvval__branch_likelihood__v126;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v127) {
        vlSelf->__PVT__branch_likelihood[0x3fU] = vlSelf->__Vdlyvval__branch_likelihood__v127;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v128) {
        vlSelf->__PVT__branch_likelihood[vlSelf->__Vdlyvdim0__branch_likelihood__v128] 
            = vlSelf->__Vdlyvval__branch_likelihood__v128;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v129) {
        vlSelf->__PVT__branch_likelihood[vlSelf->__Vdlyvdim0__branch_likelihood__v129] 
            = vlSelf->__Vdlyvval__branch_likelihood__v129;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v130) {
        vlSelf->__PVT__branch_likelihood[vlSelf->__Vdlyvdim0__branch_likelihood__v130] 
            = vlSelf->__Vdlyvval__branch_likelihood__v130;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v131) {
        vlSelf->__PVT__branch_likelihood[vlSelf->__Vdlyvdim0__branch_likelihood__v131] 
            = vlSelf->__Vdlyvval__branch_likelihood__v131;
    }
    if (vlSelf->__Vdlyvset__branch_likelihood__v132) {
        vlSelf->__PVT__branch_likelihood[vlSelf->__Vdlyvdim0__branch_likelihood__v132] 
            = vlSelf->__Vdlyvval__branch_likelihood__v132;
    }
    vlSelf->__PVT__write_addr = vlSelf->__Vdly__write_addr;
    if (vlSelf->__Vdlyvset__branch_pc_table__v0) {
        vlSelf->__PVT__branch_pc_table[0U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v1) {
        vlSelf->__PVT__branch_pc_table[1U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v2) {
        vlSelf->__PVT__branch_pc_table[2U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v3) {
        vlSelf->__PVT__branch_pc_table[3U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v4) {
        vlSelf->__PVT__branch_pc_table[4U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v5) {
        vlSelf->__PVT__branch_pc_table[5U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v6) {
        vlSelf->__PVT__branch_pc_table[6U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v7) {
        vlSelf->__PVT__branch_pc_table[7U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v8) {
        vlSelf->__PVT__branch_pc_table[8U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v9) {
        vlSelf->__PVT__branch_pc_table[9U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v10) {
        vlSelf->__PVT__branch_pc_table[0xaU] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v11) {
        vlSelf->__PVT__branch_pc_table[0xbU] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v12) {
        vlSelf->__PVT__branch_pc_table[0xcU] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v13) {
        vlSelf->__PVT__branch_pc_table[0xdU] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v14) {
        vlSelf->__PVT__branch_pc_table[0xeU] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v15) {
        vlSelf->__PVT__branch_pc_table[0xfU] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v16) {
        vlSelf->__PVT__branch_pc_table[0x10U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v17) {
        vlSelf->__PVT__branch_pc_table[0x11U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v18) {
        vlSelf->__PVT__branch_pc_table[0x12U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v19) {
        vlSelf->__PVT__branch_pc_table[0x13U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v20) {
        vlSelf->__PVT__branch_pc_table[0x14U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v21) {
        vlSelf->__PVT__branch_pc_table[0x15U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v22) {
        vlSelf->__PVT__branch_pc_table[0x16U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v23) {
        vlSelf->__PVT__branch_pc_table[0x17U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v24) {
        vlSelf->__PVT__branch_pc_table[0x18U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v25) {
        vlSelf->__PVT__branch_pc_table[0x19U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v26) {
        vlSelf->__PVT__branch_pc_table[0x1aU] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v27) {
        vlSelf->__PVT__branch_pc_table[0x1bU] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v28) {
        vlSelf->__PVT__branch_pc_table[0x1cU] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v29) {
        vlSelf->__PVT__branch_pc_table[0x1dU] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v30) {
        vlSelf->__PVT__branch_pc_table[0x1eU] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v31) {
        vlSelf->__PVT__branch_pc_table[0x1fU] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v32) {
        vlSelf->__PVT__branch_pc_table[0x20U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v33) {
        vlSelf->__PVT__branch_pc_table[0x21U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v34) {
        vlSelf->__PVT__branch_pc_table[0x22U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v35) {
        vlSelf->__PVT__branch_pc_table[0x23U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v36) {
        vlSelf->__PVT__branch_pc_table[0x24U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v37) {
        vlSelf->__PVT__branch_pc_table[0x25U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v38) {
        vlSelf->__PVT__branch_pc_table[0x26U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v39) {
        vlSelf->__PVT__branch_pc_table[0x27U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v40) {
        vlSelf->__PVT__branch_pc_table[0x28U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v41) {
        vlSelf->__PVT__branch_pc_table[0x29U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v42) {
        vlSelf->__PVT__branch_pc_table[0x2aU] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v43) {
        vlSelf->__PVT__branch_pc_table[0x2bU] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v44) {
        vlSelf->__PVT__branch_pc_table[0x2cU] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v45) {
        vlSelf->__PVT__branch_pc_table[0x2dU] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v46) {
        vlSelf->__PVT__branch_pc_table[0x2eU] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v47) {
        vlSelf->__PVT__branch_pc_table[0x2fU] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v48) {
        vlSelf->__PVT__branch_pc_table[0x30U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v49) {
        vlSelf->__PVT__branch_pc_table[0x31U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v50) {
        vlSelf->__PVT__branch_pc_table[0x32U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v51) {
        vlSelf->__PVT__branch_pc_table[0x33U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v52) {
        vlSelf->__PVT__branch_pc_table[0x34U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v53) {
        vlSelf->__PVT__branch_pc_table[0x35U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v54) {
        vlSelf->__PVT__branch_pc_table[0x36U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v55) {
        vlSelf->__PVT__branch_pc_table[0x37U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v56) {
        vlSelf->__PVT__branch_pc_table[0x38U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v57) {
        vlSelf->__PVT__branch_pc_table[0x39U] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v58) {
        vlSelf->__PVT__branch_pc_table[0x3aU] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v59) {
        vlSelf->__PVT__branch_pc_table[0x3bU] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v60) {
        vlSelf->__PVT__branch_pc_table[0x3cU] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v61) {
        vlSelf->__PVT__branch_pc_table[0x3dU] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v62) {
        vlSelf->__PVT__branch_pc_table[0x3eU] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v63) {
        vlSelf->__PVT__branch_pc_table[0x3fU] = 0U;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v64) {
        vlSelf->__PVT__branch_pc_table[0U] = vlSelf->__Vdlyvval__branch_pc_table__v64;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v65) {
        vlSelf->__PVT__branch_pc_table[1U] = vlSelf->__Vdlyvval__branch_pc_table__v65;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v66) {
        vlSelf->__PVT__branch_pc_table[2U] = vlSelf->__Vdlyvval__branch_pc_table__v66;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v67) {
        vlSelf->__PVT__branch_pc_table[3U] = vlSelf->__Vdlyvval__branch_pc_table__v67;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v68) {
        vlSelf->__PVT__branch_pc_table[4U] = vlSelf->__Vdlyvval__branch_pc_table__v68;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v69) {
        vlSelf->__PVT__branch_pc_table[5U] = vlSelf->__Vdlyvval__branch_pc_table__v69;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v70) {
        vlSelf->__PVT__branch_pc_table[6U] = vlSelf->__Vdlyvval__branch_pc_table__v70;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v71) {
        vlSelf->__PVT__branch_pc_table[7U] = vlSelf->__Vdlyvval__branch_pc_table__v71;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v72) {
        vlSelf->__PVT__branch_pc_table[8U] = vlSelf->__Vdlyvval__branch_pc_table__v72;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v73) {
        vlSelf->__PVT__branch_pc_table[9U] = vlSelf->__Vdlyvval__branch_pc_table__v73;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v74) {
        vlSelf->__PVT__branch_pc_table[0xaU] = vlSelf->__Vdlyvval__branch_pc_table__v74;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v75) {
        vlSelf->__PVT__branch_pc_table[0xbU] = vlSelf->__Vdlyvval__branch_pc_table__v75;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v76) {
        vlSelf->__PVT__branch_pc_table[0xcU] = vlSelf->__Vdlyvval__branch_pc_table__v76;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v77) {
        vlSelf->__PVT__branch_pc_table[0xdU] = vlSelf->__Vdlyvval__branch_pc_table__v77;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v78) {
        vlSelf->__PVT__branch_pc_table[0xeU] = vlSelf->__Vdlyvval__branch_pc_table__v78;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v79) {
        vlSelf->__PVT__branch_pc_table[0xfU] = vlSelf->__Vdlyvval__branch_pc_table__v79;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v80) {
        vlSelf->__PVT__branch_pc_table[0x10U] = vlSelf->__Vdlyvval__branch_pc_table__v80;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v81) {
        vlSelf->__PVT__branch_pc_table[0x11U] = vlSelf->__Vdlyvval__branch_pc_table__v81;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v82) {
        vlSelf->__PVT__branch_pc_table[0x12U] = vlSelf->__Vdlyvval__branch_pc_table__v82;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v83) {
        vlSelf->__PVT__branch_pc_table[0x13U] = vlSelf->__Vdlyvval__branch_pc_table__v83;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v84) {
        vlSelf->__PVT__branch_pc_table[0x14U] = vlSelf->__Vdlyvval__branch_pc_table__v84;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v85) {
        vlSelf->__PVT__branch_pc_table[0x15U] = vlSelf->__Vdlyvval__branch_pc_table__v85;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v86) {
        vlSelf->__PVT__branch_pc_table[0x16U] = vlSelf->__Vdlyvval__branch_pc_table__v86;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v87) {
        vlSelf->__PVT__branch_pc_table[0x17U] = vlSelf->__Vdlyvval__branch_pc_table__v87;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v88) {
        vlSelf->__PVT__branch_pc_table[0x18U] = vlSelf->__Vdlyvval__branch_pc_table__v88;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v89) {
        vlSelf->__PVT__branch_pc_table[0x19U] = vlSelf->__Vdlyvval__branch_pc_table__v89;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v90) {
        vlSelf->__PVT__branch_pc_table[0x1aU] = vlSelf->__Vdlyvval__branch_pc_table__v90;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v91) {
        vlSelf->__PVT__branch_pc_table[0x1bU] = vlSelf->__Vdlyvval__branch_pc_table__v91;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v92) {
        vlSelf->__PVT__branch_pc_table[0x1cU] = vlSelf->__Vdlyvval__branch_pc_table__v92;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v93) {
        vlSelf->__PVT__branch_pc_table[0x1dU] = vlSelf->__Vdlyvval__branch_pc_table__v93;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v94) {
        vlSelf->__PVT__branch_pc_table[0x1eU] = vlSelf->__Vdlyvval__branch_pc_table__v94;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v95) {
        vlSelf->__PVT__branch_pc_table[0x1fU] = vlSelf->__Vdlyvval__branch_pc_table__v95;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v96) {
        vlSelf->__PVT__branch_pc_table[0x20U] = vlSelf->__Vdlyvval__branch_pc_table__v96;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v97) {
        vlSelf->__PVT__branch_pc_table[0x21U] = vlSelf->__Vdlyvval__branch_pc_table__v97;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v98) {
        vlSelf->__PVT__branch_pc_table[0x22U] = vlSelf->__Vdlyvval__branch_pc_table__v98;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v99) {
        vlSelf->__PVT__branch_pc_table[0x23U] = vlSelf->__Vdlyvval__branch_pc_table__v99;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v100) {
        vlSelf->__PVT__branch_pc_table[0x24U] = vlSelf->__Vdlyvval__branch_pc_table__v100;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v101) {
        vlSelf->__PVT__branch_pc_table[0x25U] = vlSelf->__Vdlyvval__branch_pc_table__v101;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v102) {
        vlSelf->__PVT__branch_pc_table[0x26U] = vlSelf->__Vdlyvval__branch_pc_table__v102;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v103) {
        vlSelf->__PVT__branch_pc_table[0x27U] = vlSelf->__Vdlyvval__branch_pc_table__v103;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v104) {
        vlSelf->__PVT__branch_pc_table[0x28U] = vlSelf->__Vdlyvval__branch_pc_table__v104;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v105) {
        vlSelf->__PVT__branch_pc_table[0x29U] = vlSelf->__Vdlyvval__branch_pc_table__v105;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v106) {
        vlSelf->__PVT__branch_pc_table[0x2aU] = vlSelf->__Vdlyvval__branch_pc_table__v106;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v107) {
        vlSelf->__PVT__branch_pc_table[0x2bU] = vlSelf->__Vdlyvval__branch_pc_table__v107;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v108) {
        vlSelf->__PVT__branch_pc_table[0x2cU] = vlSelf->__Vdlyvval__branch_pc_table__v108;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v109) {
        vlSelf->__PVT__branch_pc_table[0x2dU] = vlSelf->__Vdlyvval__branch_pc_table__v109;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v110) {
        vlSelf->__PVT__branch_pc_table[0x2eU] = vlSelf->__Vdlyvval__branch_pc_table__v110;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v111) {
        vlSelf->__PVT__branch_pc_table[0x2fU] = vlSelf->__Vdlyvval__branch_pc_table__v111;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v112) {
        vlSelf->__PVT__branch_pc_table[0x30U] = vlSelf->__Vdlyvval__branch_pc_table__v112;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v113) {
        vlSelf->__PVT__branch_pc_table[0x31U] = vlSelf->__Vdlyvval__branch_pc_table__v113;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v114) {
        vlSelf->__PVT__branch_pc_table[0x32U] = vlSelf->__Vdlyvval__branch_pc_table__v114;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v115) {
        vlSelf->__PVT__branch_pc_table[0x33U] = vlSelf->__Vdlyvval__branch_pc_table__v115;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v116) {
        vlSelf->__PVT__branch_pc_table[0x34U] = vlSelf->__Vdlyvval__branch_pc_table__v116;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v117) {
        vlSelf->__PVT__branch_pc_table[0x35U] = vlSelf->__Vdlyvval__branch_pc_table__v117;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v118) {
        vlSelf->__PVT__branch_pc_table[0x36U] = vlSelf->__Vdlyvval__branch_pc_table__v118;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v119) {
        vlSelf->__PVT__branch_pc_table[0x37U] = vlSelf->__Vdlyvval__branch_pc_table__v119;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v120) {
        vlSelf->__PVT__branch_pc_table[0x38U] = vlSelf->__Vdlyvval__branch_pc_table__v120;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v121) {
        vlSelf->__PVT__branch_pc_table[0x39U] = vlSelf->__Vdlyvval__branch_pc_table__v121;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v122) {
        vlSelf->__PVT__branch_pc_table[0x3aU] = vlSelf->__Vdlyvval__branch_pc_table__v122;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v123) {
        vlSelf->__PVT__branch_pc_table[0x3bU] = vlSelf->__Vdlyvval__branch_pc_table__v123;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v124) {
        vlSelf->__PVT__branch_pc_table[0x3cU] = vlSelf->__Vdlyvval__branch_pc_table__v124;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v125) {
        vlSelf->__PVT__branch_pc_table[0x3dU] = vlSelf->__Vdlyvval__branch_pc_table__v125;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v126) {
        vlSelf->__PVT__branch_pc_table[0x3eU] = vlSelf->__Vdlyvval__branch_pc_table__v126;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v127) {
        vlSelf->__PVT__branch_pc_table[0x3fU] = vlSelf->__Vdlyvval__branch_pc_table__v127;
    }
    if (vlSelf->__Vdlyvset__branch_pc_table__v128) {
        vlSelf->__PVT__branch_pc_table[vlSelf->__Vdlyvdim0__branch_pc_table__v128] 
            = vlSelf->__Vdlyvval__branch_pc_table__v128;
    }
}

VL_INLINE_OPT void Vaquila_top_bpu___nba_comb__TOP__aquila_top__core__Branch_Prediction_Unit__1(Vaquila_top_bpu* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vaquila_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vaquila_top_bpu___nba_comb__TOP__aquila_top__core__Branch_Prediction_Unit__1\n"); );
    // Body
    VL_ASSIGNSEL_QI(64,2,0U, vlSelf->__PVT__addr_hit_DEC, 
                    VL_CONCAT_III(2,1,1, (vlSelf->__PVT__branch_pc_table
                                          [1U] == vlSelf->__PVT__dec_pc_i), 
                                  (vlSelf->__PVT__branch_pc_table
                                   [0U] == vlSelf->__PVT__dec_pc_i)));
    VL_ASSIGNSEL_QI(64,2,2U, vlSelf->__PVT__addr_hit_DEC, 
                    VL_CONCAT_III(2,1,1, (vlSelf->__PVT__branch_pc_table
                                          [3U] == vlSelf->__PVT__dec_pc_i), 
                                  (vlSelf->__PVT__branch_pc_table
                                   [2U] == vlSelf->__PVT__dec_pc_i)));
    VL_ASSIGNSEL_QI(64,2,4U, vlSelf->__PVT__addr_hit_DEC, 
                    VL_CONCAT_III(2,1,1, (vlSelf->__PVT__branch_pc_table
                                          [5U] == vlSelf->__PVT__dec_pc_i), 
                                  (vlSelf->__PVT__branch_pc_table
                                   [4U] == vlSelf->__PVT__dec_pc_i)));
    VL_ASSIGNSEL_QI(64,2,6U, vlSelf->__PVT__addr_hit_DEC, 
                    VL_CONCAT_III(2,1,1, (vlSelf->__PVT__branch_pc_table
                                          [7U] == vlSelf->__PVT__dec_pc_i), 
                                  (vlSelf->__PVT__branch_pc_table
                                   [6U] == vlSelf->__PVT__dec_pc_i)));
    VL_ASSIGNSEL_QI(64,2,8U, vlSelf->__PVT__addr_hit_DEC, 
                    VL_CONCAT_III(2,1,1, (vlSelf->__PVT__branch_pc_table
                                          [9U] == vlSelf->__PVT__dec_pc_i), 
                                  (vlSelf->__PVT__branch_pc_table
                                   [8U] == vlSelf->__PVT__dec_pc_i)));
    VL_ASSIGNSEL_QI(64,2,0xaU, vlSelf->__PVT__addr_hit_DEC, 
                    VL_CONCAT_III(2,1,1, (vlSelf->__PVT__branch_pc_table
                                          [0xbU] == vlSelf->__PVT__dec_pc_i), 
                                  (vlSelf->__PVT__branch_pc_table
                                   [0xaU] == vlSelf->__PVT__dec_pc_i)));
    VL_ASSIGNSEL_QI(64,2,0xcU, vlSelf->__PVT__addr_hit_DEC, 
                    VL_CONCAT_III(2,1,1, (vlSelf->__PVT__branch_pc_table
                                          [0xdU] == vlSelf->__PVT__dec_pc_i), 
                                  (vlSelf->__PVT__branch_pc_table
                                   [0xcU] == vlSelf->__PVT__dec_pc_i)));
    VL_ASSIGNSEL_QI(64,2,0xeU, vlSelf->__PVT__addr_hit_DEC, 
                    VL_CONCAT_III(2,1,1, (vlSelf->__PVT__branch_pc_table
                                          [0xfU] == vlSelf->__PVT__dec_pc_i), 
                                  (vlSelf->__PVT__branch_pc_table
                                   [0xeU] == vlSelf->__PVT__dec_pc_i)));
    VL_ASSIGNSEL_QI(64,2,0x10U, vlSelf->__PVT__addr_hit_DEC, 
                    VL_CONCAT_III(2,1,1, (vlSelf->__PVT__branch_pc_table
                                          [0x11U] == vlSelf->__PVT__dec_pc_i), 
                                  (vlSelf->__PVT__branch_pc_table
                                   [0x10U] == vlSelf->__PVT__dec_pc_i)));
    VL_ASSIGNSEL_QI(64,2,0x12U, vlSelf->__PVT__addr_hit_DEC, 
                    VL_CONCAT_III(2,1,1, (vlSelf->__PVT__branch_pc_table
                                          [0x13U] == vlSelf->__PVT__dec_pc_i), 
                                  (vlSelf->__PVT__branch_pc_table
                                   [0x12U] == vlSelf->__PVT__dec_pc_i)));
    VL_ASSIGNSEL_QI(64,2,0x14U, vlSelf->__PVT__addr_hit_DEC, 
                    VL_CONCAT_III(2,1,1, (vlSelf->__PVT__branch_pc_table
                                          [0x15U] == vlSelf->__PVT__dec_pc_i), 
                                  (vlSelf->__PVT__branch_pc_table
                                   [0x14U] == vlSelf->__PVT__dec_pc_i)));
    VL_ASSIGNSEL_QI(64,2,0x16U, vlSelf->__PVT__addr_hit_DEC, 
                    VL_CONCAT_III(2,1,1, (vlSelf->__PVT__branch_pc_table
                                          [0x17U] == vlSelf->__PVT__dec_pc_i), 
                                  (vlSelf->__PVT__branch_pc_table
                                   [0x16U] == vlSelf->__PVT__dec_pc_i)));
    VL_ASSIGNSEL_QI(64,2,0x18U, vlSelf->__PVT__addr_hit_DEC, 
                    VL_CONCAT_III(2,1,1, (vlSelf->__PVT__branch_pc_table
                                          [0x19U] == vlSelf->__PVT__dec_pc_i), 
                                  (vlSelf->__PVT__branch_pc_table
                                   [0x18U] == vlSelf->__PVT__dec_pc_i)));
    VL_ASSIGNSEL_QI(64,2,0x1aU, vlSelf->__PVT__addr_hit_DEC, 
                    VL_CONCAT_III(2,1,1, (vlSelf->__PVT__branch_pc_table
                                          [0x1bU] == vlSelf->__PVT__dec_pc_i), 
                                  (vlSelf->__PVT__branch_pc_table
                                   [0x1aU] == vlSelf->__PVT__dec_pc_i)));
    VL_ASSIGNSEL_QI(64,2,0x1cU, vlSelf->__PVT__addr_hit_DEC, 
                    VL_CONCAT_III(2,1,1, (vlSelf->__PVT__branch_pc_table
                                          [0x1dU] == vlSelf->__PVT__dec_pc_i), 
                                  (vlSelf->__PVT__branch_pc_table
                                   [0x1cU] == vlSelf->__PVT__dec_pc_i)));
    VL_ASSIGNSEL_QI(64,2,0x1eU, vlSelf->__PVT__addr_hit_DEC, 
                    VL_CONCAT_III(2,1,1, (vlSelf->__PVT__branch_pc_table
                                          [0x1fU] == vlSelf->__PVT__dec_pc_i), 
                                  (vlSelf->__PVT__branch_pc_table
                                   [0x1eU] == vlSelf->__PVT__dec_pc_i)));
    VL_ASSIGNSEL_QI(64,2,0x20U, vlSelf->__PVT__addr_hit_DEC, 
                    VL_CONCAT_III(2,1,1, (vlSelf->__PVT__branch_pc_table
                                          [0x21U] == vlSelf->__PVT__dec_pc_i), 
                                  (vlSelf->__PVT__branch_pc_table
                                   [0x20U] == vlSelf->__PVT__dec_pc_i)));
    VL_ASSIGNSEL_QI(64,2,0x22U, vlSelf->__PVT__addr_hit_DEC, 
                    VL_CONCAT_III(2,1,1, (vlSelf->__PVT__branch_pc_table
                                          [0x23U] == vlSelf->__PVT__dec_pc_i), 
                                  (vlSelf->__PVT__branch_pc_table
                                   [0x22U] == vlSelf->__PVT__dec_pc_i)));
    VL_ASSIGNSEL_QI(64,2,0x24U, vlSelf->__PVT__addr_hit_DEC, 
                    VL_CONCAT_III(2,1,1, (vlSelf->__PVT__branch_pc_table
                                          [0x25U] == vlSelf->__PVT__dec_pc_i), 
                                  (vlSelf->__PVT__branch_pc_table
                                   [0x24U] == vlSelf->__PVT__dec_pc_i)));
    VL_ASSIGNSEL_QI(64,2,0x26U, vlSelf->__PVT__addr_hit_DEC, 
                    VL_CONCAT_III(2,1,1, (vlSelf->__PVT__branch_pc_table
                                          [0x27U] == vlSelf->__PVT__dec_pc_i), 
                                  (vlSelf->__PVT__branch_pc_table
                                   [0x26U] == vlSelf->__PVT__dec_pc_i)));
    VL_ASSIGNSEL_QI(64,2,0x28U, vlSelf->__PVT__addr_hit_DEC, 
                    VL_CONCAT_III(2,1,1, (vlSelf->__PVT__branch_pc_table
                                          [0x29U] == vlSelf->__PVT__dec_pc_i), 
                                  (vlSelf->__PVT__branch_pc_table
                                   [0x28U] == vlSelf->__PVT__dec_pc_i)));
    VL_ASSIGNSEL_QI(64,2,0x2aU, vlSelf->__PVT__addr_hit_DEC, 
                    VL_CONCAT_III(2,1,1, (vlSelf->__PVT__branch_pc_table
                                          [0x2bU] == vlSelf->__PVT__dec_pc_i), 
                                  (vlSelf->__PVT__branch_pc_table
                                   [0x2aU] == vlSelf->__PVT__dec_pc_i)));
    VL_ASSIGNSEL_QI(64,2,0x2cU, vlSelf->__PVT__addr_hit_DEC, 
                    VL_CONCAT_III(2,1,1, (vlSelf->__PVT__branch_pc_table
                                          [0x2dU] == vlSelf->__PVT__dec_pc_i), 
                                  (vlSelf->__PVT__branch_pc_table
                                   [0x2cU] == vlSelf->__PVT__dec_pc_i)));
    VL_ASSIGNSEL_QI(64,2,0x2eU, vlSelf->__PVT__addr_hit_DEC, 
                    VL_CONCAT_III(2,1,1, (vlSelf->__PVT__branch_pc_table
                                          [0x2fU] == vlSelf->__PVT__dec_pc_i), 
                                  (vlSelf->__PVT__branch_pc_table
                                   [0x2eU] == vlSelf->__PVT__dec_pc_i)));
    VL_ASSIGNSEL_QI(64,2,0x30U, vlSelf->__PVT__addr_hit_DEC, 
                    VL_CONCAT_III(2,1,1, (vlSelf->__PVT__branch_pc_table
                                          [0x31U] == vlSelf->__PVT__dec_pc_i), 
                                  (vlSelf->__PVT__branch_pc_table
                                   [0x30U] == vlSelf->__PVT__dec_pc_i)));
    VL_ASSIGNSEL_QI(64,2,0x32U, vlSelf->__PVT__addr_hit_DEC, 
                    VL_CONCAT_III(2,1,1, (vlSelf->__PVT__branch_pc_table
                                          [0x33U] == vlSelf->__PVT__dec_pc_i), 
                                  (vlSelf->__PVT__branch_pc_table
                                   [0x32U] == vlSelf->__PVT__dec_pc_i)));
    VL_ASSIGNSEL_QI(64,2,0x34U, vlSelf->__PVT__addr_hit_DEC, 
                    VL_CONCAT_III(2,1,1, (vlSelf->__PVT__branch_pc_table
                                          [0x35U] == vlSelf->__PVT__dec_pc_i), 
                                  (vlSelf->__PVT__branch_pc_table
                                   [0x34U] == vlSelf->__PVT__dec_pc_i)));
    VL_ASSIGNSEL_QI(64,2,0x36U, vlSelf->__PVT__addr_hit_DEC, 
                    VL_CONCAT_III(2,1,1, (vlSelf->__PVT__branch_pc_table
                                          [0x37U] == vlSelf->__PVT__dec_pc_i), 
                                  (vlSelf->__PVT__branch_pc_table
                                   [0x36U] == vlSelf->__PVT__dec_pc_i)));
    VL_ASSIGNSEL_QI(64,2,0x38U, vlSelf->__PVT__addr_hit_DEC, 
                    VL_CONCAT_III(2,1,1, (vlSelf->__PVT__branch_pc_table
                                          [0x39U] == vlSelf->__PVT__dec_pc_i), 
                                  (vlSelf->__PVT__branch_pc_table
                                   [0x38U] == vlSelf->__PVT__dec_pc_i)));
    VL_ASSIGNSEL_QI(64,2,0x3aU, vlSelf->__PVT__addr_hit_DEC, 
                    VL_CONCAT_III(2,1,1, (vlSelf->__PVT__branch_pc_table
                                          [0x3bU] == vlSelf->__PVT__dec_pc_i), 
                                  (vlSelf->__PVT__branch_pc_table
                                   [0x3aU] == vlSelf->__PVT__dec_pc_i)));
    VL_ASSIGNSEL_QI(64,2,0x3cU, vlSelf->__PVT__addr_hit_DEC, 
                    VL_CONCAT_III(2,1,1, (vlSelf->__PVT__branch_pc_table
                                          [0x3dU] == vlSelf->__PVT__dec_pc_i), 
                                  (vlSelf->__PVT__branch_pc_table
                                   [0x3cU] == vlSelf->__PVT__dec_pc_i)));
    VL_ASSIGNSEL_QI(64,2,0x3eU, vlSelf->__PVT__addr_hit_DEC, 
                    VL_CONCAT_III(2,1,1, (vlSelf->__PVT__branch_pc_table
                                          [0x3fU] == vlSelf->__PVT__dec_pc_i), 
                                  (vlSelf->__PVT__branch_pc_table
                                   [0x3eU] == vlSelf->__PVT__dec_pc_i)));
    vlSelf->__PVT__update_addr = (((((((((2ULL == vlSelf->__PVT__addr_hit_DEC) 
                                         | (4ULL == vlSelf->__PVT__addr_hit_DEC)) 
                                        | (8ULL == vlSelf->__PVT__addr_hit_DEC)) 
                                       | (0x10ULL == vlSelf->__PVT__addr_hit_DEC)) 
                                      | (0x20ULL == vlSelf->__PVT__addr_hit_DEC)) 
                                     | (0x40ULL == vlSelf->__PVT__addr_hit_DEC)) 
                                    | (0x80ULL == vlSelf->__PVT__addr_hit_DEC)) 
                                   | (0x100ULL == vlSelf->__PVT__addr_hit_DEC))
                                   ? ((2ULL == vlSelf->__PVT__addr_hit_DEC)
                                       ? 1U : ((4ULL 
                                                == vlSelf->__PVT__addr_hit_DEC)
                                                ? 2U
                                                : (
                                                   (8ULL 
                                                    == vlSelf->__PVT__addr_hit_DEC)
                                                    ? 3U
                                                    : 
                                                   ((0x10ULL 
                                                     == vlSelf->__PVT__addr_hit_DEC)
                                                     ? 4U
                                                     : 
                                                    ((0x20ULL 
                                                      == vlSelf->__PVT__addr_hit_DEC)
                                                      ? 5U
                                                      : 
                                                     ((0x40ULL 
                                                       == vlSelf->__PVT__addr_hit_DEC)
                                                       ? 6U
                                                       : 
                                                      ((0x80ULL 
                                                        == vlSelf->__PVT__addr_hit_DEC)
                                                        ? 7U
                                                        : 8U)))))))
                                   : (((((((((0x200ULL 
                                              == vlSelf->__PVT__addr_hit_DEC) 
                                             | (0x400ULL 
                                                == vlSelf->__PVT__addr_hit_DEC)) 
                                            | (0x800ULL 
                                               == vlSelf->__PVT__addr_hit_DEC)) 
                                           | (0x1000ULL 
                                              == vlSelf->__PVT__addr_hit_DEC)) 
                                          | (0x2000ULL 
                                             == vlSelf->__PVT__addr_hit_DEC)) 
                                         | (0x4000ULL 
                                            == vlSelf->__PVT__addr_hit_DEC)) 
                                        | (0x8000ULL 
                                           == vlSelf->__PVT__addr_hit_DEC)) 
                                       | (0x10000ULL 
                                          == vlSelf->__PVT__addr_hit_DEC))
                                       ? ((0x200ULL 
                                           == vlSelf->__PVT__addr_hit_DEC)
                                           ? 9U : (
                                                   (0x400ULL 
                                                    == vlSelf->__PVT__addr_hit_DEC)
                                                    ? 0xaU
                                                    : 
                                                   ((0x800ULL 
                                                     == vlSelf->__PVT__addr_hit_DEC)
                                                     ? 0xbU
                                                     : 
                                                    ((0x1000ULL 
                                                      == vlSelf->__PVT__addr_hit_DEC)
                                                      ? 0xcU
                                                      : 
                                                     ((0x2000ULL 
                                                       == vlSelf->__PVT__addr_hit_DEC)
                                                       ? 0xdU
                                                       : 
                                                      ((0x4000ULL 
                                                        == vlSelf->__PVT__addr_hit_DEC)
                                                        ? 0xeU
                                                        : 
                                                       ((0x8000ULL 
                                                         == vlSelf->__PVT__addr_hit_DEC)
                                                         ? 0xfU
                                                         : 0x10U)))))))
                                       : (((((((((0x20000ULL 
                                                  == vlSelf->__PVT__addr_hit_DEC) 
                                                 | (0x40000ULL 
                                                    == vlSelf->__PVT__addr_hit_DEC)) 
                                                | (0x80000ULL 
                                                   == vlSelf->__PVT__addr_hit_DEC)) 
                                               | (0x100000ULL 
                                                  == vlSelf->__PVT__addr_hit_DEC)) 
                                              | (0x200000ULL 
                                                 == vlSelf->__PVT__addr_hit_DEC)) 
                                             | (0x400000ULL 
                                                == vlSelf->__PVT__addr_hit_DEC)) 
                                            | (0x800000ULL 
                                               == vlSelf->__PVT__addr_hit_DEC)) 
                                           | (0x1000000ULL 
                                              == vlSelf->__PVT__addr_hit_DEC))
                                           ? ((0x20000ULL 
                                               == vlSelf->__PVT__addr_hit_DEC)
                                               ? 0x11U
                                               : ((0x40000ULL 
                                                   == vlSelf->__PVT__addr_hit_DEC)
                                                   ? 0x12U
                                                   : 
                                                  ((0x80000ULL 
                                                    == vlSelf->__PVT__addr_hit_DEC)
                                                    ? 0x13U
                                                    : 
                                                   ((0x100000ULL 
                                                     == vlSelf->__PVT__addr_hit_DEC)
                                                     ? 0x14U
                                                     : 
                                                    ((0x200000ULL 
                                                      == vlSelf->__PVT__addr_hit_DEC)
                                                      ? 0x15U
                                                      : 
                                                     ((0x400000ULL 
                                                       == vlSelf->__PVT__addr_hit_DEC)
                                                       ? 0x16U
                                                       : 
                                                      ((0x800000ULL 
                                                        == vlSelf->__PVT__addr_hit_DEC)
                                                        ? 0x17U
                                                        : 0x18U)))))))
                                           : ((((((
                                                   (((0x2000000ULL 
                                                      == vlSelf->__PVT__addr_hit_DEC) 
                                                     | (0x4000000ULL 
                                                        == vlSelf->__PVT__addr_hit_DEC)) 
                                                    | (0x8000000ULL 
                                                       == vlSelf->__PVT__addr_hit_DEC)) 
                                                   | (0x10000000ULL 
                                                      == vlSelf->__PVT__addr_hit_DEC)) 
                                                  | (0x20000000ULL 
                                                     == vlSelf->__PVT__addr_hit_DEC)) 
                                                 | (0x40000000ULL 
                                                    == vlSelf->__PVT__addr_hit_DEC)) 
                                                | (0x80000000ULL 
                                                   == vlSelf->__PVT__addr_hit_DEC)) 
                                               | (0x100000000ULL 
                                                  == vlSelf->__PVT__addr_hit_DEC))
                                               ? ((0x2000000ULL 
                                                   == vlSelf->__PVT__addr_hit_DEC)
                                                   ? 0x19U
                                                   : 
                                                  ((0x4000000ULL 
                                                    == vlSelf->__PVT__addr_hit_DEC)
                                                    ? 0x1aU
                                                    : 
                                                   ((0x8000000ULL 
                                                     == vlSelf->__PVT__addr_hit_DEC)
                                                     ? 0x1bU
                                                     : 
                                                    ((0x10000000ULL 
                                                      == vlSelf->__PVT__addr_hit_DEC)
                                                      ? 0x1cU
                                                      : 
                                                     ((0x20000000ULL 
                                                       == vlSelf->__PVT__addr_hit_DEC)
                                                       ? 0x1dU
                                                       : 
                                                      ((0x40000000ULL 
                                                        == vlSelf->__PVT__addr_hit_DEC)
                                                        ? 0x1eU
                                                        : 
                                                       ((0x80000000ULL 
                                                         == vlSelf->__PVT__addr_hit_DEC)
                                                         ? 0x1fU
                                                         : 0x20U)))))))
                                               : ((
                                                   (((((((0x200000000ULL 
                                                          == vlSelf->__PVT__addr_hit_DEC) 
                                                         | (0x400000000ULL 
                                                            == vlSelf->__PVT__addr_hit_DEC)) 
                                                        | (0x800000000ULL 
                                                           == vlSelf->__PVT__addr_hit_DEC)) 
                                                       | (0x1000000000ULL 
                                                          == vlSelf->__PVT__addr_hit_DEC)) 
                                                      | (0x2000000000ULL 
                                                         == vlSelf->__PVT__addr_hit_DEC)) 
                                                     | (0x4000000000ULL 
                                                        == vlSelf->__PVT__addr_hit_DEC)) 
                                                    | (0x8000000000ULL 
                                                       == vlSelf->__PVT__addr_hit_DEC)) 
                                                   | (0x10000000000ULL 
                                                      == vlSelf->__PVT__addr_hit_DEC))
                                                   ? 
                                                  ((0x200000000ULL 
                                                    == vlSelf->__PVT__addr_hit_DEC)
                                                    ? 0x21U
                                                    : 
                                                   ((0x400000000ULL 
                                                     == vlSelf->__PVT__addr_hit_DEC)
                                                     ? 0x22U
                                                     : 
                                                    ((0x800000000ULL 
                                                      == vlSelf->__PVT__addr_hit_DEC)
                                                      ? 0x23U
                                                      : 
                                                     ((0x1000000000ULL 
                                                       == vlSelf->__PVT__addr_hit_DEC)
                                                       ? 0x24U
                                                       : 
                                                      ((0x2000000000ULL 
                                                        == vlSelf->__PVT__addr_hit_DEC)
                                                        ? 0x25U
                                                        : 
                                                       ((0x4000000000ULL 
                                                         == vlSelf->__PVT__addr_hit_DEC)
                                                         ? 0x26U
                                                         : 
                                                        ((0x8000000000ULL 
                                                          == vlSelf->__PVT__addr_hit_DEC)
                                                          ? 0x27U
                                                          : 0x28U)))))))
                                                   : 
                                                  (((((((((0x20000000000ULL 
                                                           == vlSelf->__PVT__addr_hit_DEC) 
                                                          | (0x40000000000ULL 
                                                             == vlSelf->__PVT__addr_hit_DEC)) 
                                                         | (0x80000000000ULL 
                                                            == vlSelf->__PVT__addr_hit_DEC)) 
                                                        | (0x100000000000ULL 
                                                           == vlSelf->__PVT__addr_hit_DEC)) 
                                                       | (0x200000000000ULL 
                                                          == vlSelf->__PVT__addr_hit_DEC)) 
                                                      | (0x400000000000ULL 
                                                         == vlSelf->__PVT__addr_hit_DEC)) 
                                                     | (0x800000000000ULL 
                                                        == vlSelf->__PVT__addr_hit_DEC)) 
                                                    | (0x1000000000000ULL 
                                                       == vlSelf->__PVT__addr_hit_DEC))
                                                    ? 
                                                   ((0x20000000000ULL 
                                                     == vlSelf->__PVT__addr_hit_DEC)
                                                     ? 0x29U
                                                     : 
                                                    ((0x40000000000ULL 
                                                      == vlSelf->__PVT__addr_hit_DEC)
                                                      ? 0x2aU
                                                      : 
                                                     ((0x80000000000ULL 
                                                       == vlSelf->__PVT__addr_hit_DEC)
                                                       ? 0x2bU
                                                       : 
                                                      ((0x100000000000ULL 
                                                        == vlSelf->__PVT__addr_hit_DEC)
                                                        ? 0x2cU
                                                        : 
                                                       ((0x200000000000ULL 
                                                         == vlSelf->__PVT__addr_hit_DEC)
                                                         ? 0x2dU
                                                         : 
                                                        ((0x400000000000ULL 
                                                          == vlSelf->__PVT__addr_hit_DEC)
                                                          ? 0x2eU
                                                          : 
                                                         ((0x800000000000ULL 
                                                           == vlSelf->__PVT__addr_hit_DEC)
                                                           ? 0x2fU
                                                           : 0x30U)))))))
                                                    : 
                                                   (((((((((0x2000000000000ULL 
                                                            == vlSelf->__PVT__addr_hit_DEC) 
                                                           | (0x4000000000000ULL 
                                                              == vlSelf->__PVT__addr_hit_DEC)) 
                                                          | (0x8000000000000ULL 
                                                             == vlSelf->__PVT__addr_hit_DEC)) 
                                                         | (0x10000000000000ULL 
                                                            == vlSelf->__PVT__addr_hit_DEC)) 
                                                        | (0x20000000000000ULL 
                                                           == vlSelf->__PVT__addr_hit_DEC)) 
                                                       | (0x40000000000000ULL 
                                                          == vlSelf->__PVT__addr_hit_DEC)) 
                                                      | (0x80000000000000ULL 
                                                         == vlSelf->__PVT__addr_hit_DEC)) 
                                                     | (0x100000000000000ULL 
                                                        == vlSelf->__PVT__addr_hit_DEC))
                                                     ? 
                                                    ((0x2000000000000ULL 
                                                      == vlSelf->__PVT__addr_hit_DEC)
                                                      ? 0x31U
                                                      : 
                                                     ((0x4000000000000ULL 
                                                       == vlSelf->__PVT__addr_hit_DEC)
                                                       ? 0x32U
                                                       : 
                                                      ((0x8000000000000ULL 
                                                        == vlSelf->__PVT__addr_hit_DEC)
                                                        ? 0x33U
                                                        : 
                                                       ((0x10000000000000ULL 
                                                         == vlSelf->__PVT__addr_hit_DEC)
                                                         ? 0x34U
                                                         : 
                                                        ((0x20000000000000ULL 
                                                          == vlSelf->__PVT__addr_hit_DEC)
                                                          ? 0x35U
                                                          : 
                                                         ((0x40000000000000ULL 
                                                           == vlSelf->__PVT__addr_hit_DEC)
                                                           ? 0x36U
                                                           : 
                                                          ((0x80000000000000ULL 
                                                            == vlSelf->__PVT__addr_hit_DEC)
                                                            ? 0x37U
                                                            : 0x38U)))))))
                                                     : 
                                                    ((0x200000000000000ULL 
                                                      == vlSelf->__PVT__addr_hit_DEC)
                                                      ? 0x39U
                                                      : 
                                                     ((0x400000000000000ULL 
                                                       == vlSelf->__PVT__addr_hit_DEC)
                                                       ? 0x3aU
                                                       : 
                                                      ((0x800000000000000ULL 
                                                        == vlSelf->__PVT__addr_hit_DEC)
                                                        ? 0x3bU
                                                        : 
                                                       ((0x1000000000000000ULL 
                                                         == vlSelf->__PVT__addr_hit_DEC)
                                                         ? 0x3cU
                                                         : 
                                                        ((0x2000000000000000ULL 
                                                          == vlSelf->__PVT__addr_hit_DEC)
                                                          ? 0x3dU
                                                          : 
                                                         ((0x4000000000000000ULL 
                                                           == vlSelf->__PVT__addr_hit_DEC)
                                                           ? 0x3eU
                                                           : 
                                                          ((0x8000000000000000ULL 
                                                            == vlSelf->__PVT__addr_hit_DEC)
                                                            ? 0x3fU
                                                            : 0U))))))))))))));
}
