
There is something you need to do:

1. Today must complete the following tasks:
   1. Verilog's templates and its jsons.
   2. Successfully run the automatically simulation.
   3. 设计新的结果json文件

Think:
- what is the appropriate method to generate different component?
   1. 问题：现在改程序的逻辑是替换，而如果想要创造component需要解析。
