<?xml version="1.0" encoding="UTF-8"?>
<project>
  <core name="" type="" target="">
    <kernel name="mem" language="c" vlnv="xilinx.com:hls:mem:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false" interrupt="true">
      <port name="S_AXI_CRTL_BUS" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x00000000"/>
      <arg name="a" addressQualifier="0" id="0" port="S_AXI_CRTL_BUS" size="0x4" offset="0x10" hostOffset="0x0" hostSize="0x4" type="long long int"/>
      <arg name="ma" addressQualifier="0" id="1" port="S_AXI_CRTL_BUS" size="0x4" offset="0x1C" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="data" addressQualifier="0" id="2" port="S_AXI_CRTL_BUS" size="0x4" offset="0x24" hostOffset="0x0" hostSize="0x4" type="int*"/>
      <arg name="data" addressQualifier="0" id="3" port="S_AXI_CRTL_BUS" size="0x4" offset="0x2C" hostOffset="0x0" hostSize="0x4" type="int*"/>
      <arg name="flag" addressQualifier="0" id="4" port="S_AXI_CRTL_BUS" size="0x4" offset="0x34" hostOffset="0x0" hostSize="0x4" type="int"/>
      <compileWorkGroupSize x="1" y="1" z="1"/>
    </kernel>
  </core>
</project>
