<DOC>
<DOCNO>EP-0890902</DOCNO> 
<TEXT>
<INVENTION-TITLE>
Redundancy circuit for semiconductor memory devide
</INVENTION-TITLE>
<CLASSIFICATIONS>G11C800	G11C800	G11C2900	G11C2900	G11C2904	G11C2904	</CLASSIFICATIONS>
<CLASSIFICATIONS-THIRD>G11C	G11C	G11C	G11C	G11C	G11C	</CLASSIFICATIONS-THIRD>
<CLASSIFICATIONS-FOURTH>G11C8	G11C8	G11C29	G11C29	G11C29	G11C29	</CLASSIFICATIONS-FOURTH>
<ABSTRACT>
The circuit includes word lines organised in segments. The appearance of a defective word conductor (defect WL) in a segment (segment 8,9, 10) a redundant word line (Red. WL) in that segment or in another segment ( segment 8r, 9r, 10r) is activated through a segment selection signal (RPDZ'). The redundant word conductor is activated through a fuse set (10, 11) associated with the respective segments through inter-segment redundancy. The segment selection signal is produced through evaluation of the output signal (FRX) of the fuse sets.
</ABSTRACT>
<APPLICANTS>
<APPLICANT-NAME>
SIEMENS AG
</APPLICANT-NAME>
<APPLICANT-NAME>
SIEMENS AKTIENGESELLSCHAFT
</APPLICANT-NAME>
</APPLICANTS>
<INVENTORS>
<INVENTOR-NAME>
GOEBEL HOLGER DR
</INVENTOR-NAME>
<INVENTOR-NAME>
GOEBEL, HOLGER, DR.
</INVENTOR-NAME>
</INVENTORS>
</TEXT>
</DOC>
