set a(0-2555) {NAME asn(acc#12(0))#1 TYPE ASSIGN PAR 0-2554 XREFS 107786 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-2562 {}}} SUCCS {{258 0 0-2562 {}}} CYCLES {}}
set a(0-2556) {NAME asn(acc#12(1))#1 TYPE ASSIGN PAR 0-2554 XREFS 107787 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-2562 {}}} SUCCS {{258 0 0-2562 {}}} CYCLES {}}
set a(0-2557) {NAME asn(red_xy(0))#1 TYPE ASSIGN PAR 0-2554 XREFS 107788 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-2562 {}}} SUCCS {{258 0 0-2562 {}}} CYCLES {}}
set a(0-2558) {NAME asn(red_xy(1))#1 TYPE ASSIGN PAR 0-2554 XREFS 107789 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-2562 {}}} SUCCS {{258 0 0-2562 {}}} CYCLES {}}
set a(0-2559) {NAME asn(blue_xy(0))#1 TYPE ASSIGN PAR 0-2554 XREFS 107790 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-2562 {}}} SUCCS {{258 0 0-2562 {}}} CYCLES {}}
set a(0-2560) {NAME asn(blue_xy(1))#1 TYPE ASSIGN PAR 0-2554 XREFS 107791 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-2562 {}}} SUCCS {{258 0 0-2562 {}}} CYCLES {}}
set a(0-2561) {NAME volume_previous:asn(volume_previous) TYPE ASSIGN PAR 0-2554 XREFS 107792 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-2562 {}}} SUCCS {{259 0 0-2562 {}}} CYCLES {}}
set a(0-2563) {NAME aif#51:aif:asn(land#15.sva#1) TYPE ASSIGN PAR 0-2562 XREFS 107793 LOC {0 0.9999999250000037 3 0.9308181284590936 3 0.9308181284590936 3 0.9308181284590936} PREDS {} SUCCS {{258 0 0-2929 {}}} CYCLES {}}
set a(0-2564) {NAME aif#47:aif:aif:asn(aif#47:land.sva#1) TYPE ASSIGN PAR 0-2562 XREFS 107794 LOC {0 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {} SUCCS {{258 0 0-2896 {}}} CYCLES {}}
set a(0-2565) {NAME aif#45:aif:asn(land#14.sva#1) TYPE ASSIGN PAR 0-2562 XREFS 107795 LOC {0 0.9999999250000037 2 0.9999999250000037 2 0.9999999250000037 3 0.4738619763069012} PREDS {} SUCCS {{258 0 0-2877 {}}} CYCLES {}}
set a(0-2566) {NAME aif#41:aif:aif:asn(aif#41:land.sva#1) TYPE ASSIGN PAR 0-2562 XREFS 107796 LOC {0 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {} SUCCS {{258 0 0-2935 {}}} CYCLES {}}
set a(0-2567) {NAME aif#39:aif:asn(land#12.sva#1) TYPE ASSIGN PAR 0-2562 XREFS 107797 LOC {0 0.9999999250000037 2 0.9999999250000037 2 0.9999999250000037 3 0.4738619763069012} PREDS {} SUCCS {{258 0 0-2850 {}}} CYCLES {}}
set a(0-2568) {NAME blue_xy:asn(blue_xy(1).sva#2) TYPE ASSIGN PAR 0-2562 XREFS 107798 LOC {0 0.9999999250000037 2 0.4175597041220149 2 0.4175597041220149 2 0.6868003156599842} PREDS {} SUCCS {{258 0 0-2825 {}}} CYCLES {}}
set a(0-2569) {NAME blue_xy:asn(blue_xy(0).sva#2) TYPE ASSIGN PAR 0-2562 XREFS 107799 LOC {0 0.9999999250000037 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {} SUCCS {{258 0 0-2823 {}}} CYCLES {}}
set a(0-2570) {NAME red_xy:asn(red_xy(1).sva#2) TYPE ASSIGN PAR 0-2562 XREFS 107800 LOC {0 0.9999999250000037 2 0.4175597041220149 2 0.4175597041220149 2 0.6868003156599842} PREDS {} SUCCS {{258 0 0-2790 {}}} CYCLES {}}
set a(0-2571) {NAME red_xy:asn(red_xy(0).sva#2) TYPE ASSIGN PAR 0-2562 XREFS 107801 LOC {0 0.9999999250000037 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {} SUCCS {{258 0 0-2788 {}}} CYCLES {}}
set a(0-2572) {NAME acc:asn(acc#12(1).sva#2) TYPE ASSIGN PAR 0-2562 XREFS 107802 LOC {0 0.9999999250000037 2 0.1901645154917742 2 0.1901645154917742 2 0.4470618526469074} PREDS {} SUCCS {{258 0 0-2755 {}}} CYCLES {}}
set a(0-2573) {NAME aif#17:aif:aif:asn(aif#17:land.sva#1) TYPE ASSIGN PAR 0-2562 XREFS 107803 LOC {0 0.9999999250000037 1 0.9999999250000037 1 0.9999999250000037 2 0.3162973341851333} PREDS {} SUCCS {{258 0 0-2752 {}}} CYCLES {}}
set a(0-2574) {NAME aif#13:aif#1:asn(land#5.sva#1) TYPE ASSIGN PAR 0-2562 XREFS 107804 LOC {0 0.9999999250000037 1 0.5693194215340289 1 0.5693194215340289 1 0.8258971837051409} PREDS {} SUCCS {{258 0 0-2737 {}}} CYCLES {}}
set a(0-2575) {NAME acc:asn(acc#12(0).sva#2) TYPE ASSIGN PAR 0-2562 XREFS 107805 LOC {0 0.9999999250000037 2 0.1901645154917742 2 0.1901645154917742 2 0.4470618526469074} PREDS {} SUCCS {{258 0 0-2721 {}}} CYCLES {}}
set a(0-2576) {NAME aif#3:aif#1:asn(land#2.sva#1) TYPE ASSIGN PAR 0-2562 XREFS 107806 LOC {0 0.9999999250000037 1 0.9999999250000037 1 0.9999999250000037 2 0.3162973341851333} PREDS {} SUCCS {{258 0 0-2718 {}}} CYCLES {}}
set a(0-2577) {NAME aif#1:aif:asn(land#3.sva#1) TYPE ASSIGN PAR 0-2562 XREFS 107807 LOC {0 0.9999999250000037 1 0.7431025878448706 1 0.7431025878448706 2 0.05939999703000015} PREDS {} SUCCS {{258 0 0-2709 {}}} CYCLES {}}
set a(0-2578) {NAME aif:aif:asn(land.sva#1) TYPE ASSIGN PAR 0-2562 XREFS 107808 LOC {0 0.9999999250000037 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{258 0 0-2680 {}}} CYCLES {}}
set a(0-2579) {NAME asn#190 TYPE {I/O_READ SIGNAL} PAR 0-2562 XREFS 107809 LOC {1 0.0 1 0.22397226380138682 1 0.22397226380138682 1 0.40395710480214475} PREDS {} SUCCS {{259 0 0-2580 {}}} CYCLES {}}
set a(0-2580) {NAME slc(vga_xy#1)#13 TYPE READSLICE PAR 0-2562 XREFS 107810 LOC {1 0.0 1 0.22397226380138682 1 0.22397226380138682 1 0.40395710480214475} PREDS {{259 0 0-2579 {}}} SUCCS {{259 0 0-2581 {}}} CYCLES {}}
set a(0-2581) {NAME if:conc#3 TYPE CONCATENATE PAR 0-2562 XREFS 107811 LOC {1 0.0 1 0.22397226380138682 1 0.22397226380138682 1 0.40395710480214475} PREDS {{259 0 0-2580 {}}} SUCCS {{258 0 0-2592 {}}} CYCLES {}}
set a(0-2582) {NAME asn#191 TYPE {I/O_READ SIGNAL} PAR 0-2562 XREFS 107812 LOC {1 0.0 1 0.06393104680344766 1 0.06393104680344766 1 0.24391588780420562} PREDS {} SUCCS {{259 0 0-2583 {}}} CYCLES {}}
set a(0-2583) {NAME slc(vga_xy#1)#14 TYPE READSLICE PAR 0-2562 XREFS 107813 LOC {1 0.0 1 0.06393104680344766 1 0.06393104680344766 1 0.24391588780420562} PREDS {{259 0 0-2582 {}}} SUCCS {{259 0 0-2584 {}}} CYCLES {}}
set a(0-2584) {NAME if:conc#4 TYPE CONCATENATE PAR 0-2562 XREFS 107814 LOC {1 0.0 1 0.06393104680344766 1 0.06393104680344766 1 0.24391588780420562} PREDS {{259 0 0-2583 {}}} SUCCS {{258 0 0-2590 {}}} CYCLES {}}
set a(0-2585) {NAME asn#192 TYPE {I/O_READ SIGNAL} PAR 0-2562 XREFS 107815 LOC {1 0.0 1 0.06393104680344766 1 0.06393104680344766 1 0.24391588780420562} PREDS {} SUCCS {{259 0 0-2586 {}}} CYCLES {}}
set a(0-2586) {NAME slc(vga_xy#1)#15 TYPE READSLICE PAR 0-2562 XREFS 107816 LOC {1 0.0 1 0.06393104680344766 1 0.06393104680344766 1 0.24391588780420562} PREDS {{259 0 0-2585 {}}} SUCCS {{258 0 0-2589 {}}} CYCLES {}}
set a(0-2587) {NAME asn#193 TYPE {I/O_READ SIGNAL} PAR 0-2562 XREFS 107817 LOC {1 0.0 1 0.06393104680344766 1 0.06393104680344766 1 0.24391588780420562} PREDS {} SUCCS {{259 0 0-2588 {}}} CYCLES {}}
set a(0-2588) {NAME slc(vga_xy#1)#11 TYPE READSLICE PAR 0-2562 XREFS 107818 LOC {1 0.0 1 0.06393104680344766 1 0.06393104680344766 1 0.24391588780420562} PREDS {{259 0 0-2587 {}}} SUCCS {{259 0 0-2589 {}}} CYCLES {}}
set a(0-2589) {NAME if:conc#5 TYPE CONCATENATE PAR 0-2562 XREFS 107819 LOC {1 0.0 1 0.06393104680344766 1 0.06393104680344766 1 0.24391588780420562} PREDS {{258 0 0-2586 {}} {259 0 0-2588 {}}} SUCCS {{259 0 0-2590 {}}} CYCLES {}}
set a(0-2590) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 3 NAME if:acc#2 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-2562 XREFS 107820 LOC {1 0.0 1 0.06393104680344766 1 0.06393104680344766 1 0.22397209933824652 1 0.4039569403390045} PREDS {{258 0 0-2584 {}} {259 0 0-2589 {}}} SUCCS {{259 0 0-2591 {}}} CYCLES {}}
set a(0-2591) {NAME if:slc TYPE READSLICE PAR 0-2562 XREFS 107821 LOC {1 0.16004121699793916 1 0.22397226380138682 1 0.22397226380138682 1 0.40395710480214475} PREDS {{259 0 0-2590 {}}} SUCCS {{259 0 0-2592 {}}} CYCLES {}}
set a(0-2592) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME if:acc#4 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-2562 XREFS 107822 LOC {1 0.16004121699793916 1 0.22397226380138682 1 0.22397226380138682 1 0.36930601002550767 1 0.5492908510262656} PREDS {{258 0 0-2581 {}} {259 0 0-2591 {}}} SUCCS {{258 0 0-2607 {}}} CYCLES {}}
set a(0-2593) {NAME asn#194 TYPE {I/O_READ SIGNAL} PAR 0-2562 XREFS 107823 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.3734917313254134} PREDS {} SUCCS {{259 0 0-2594 {}}} CYCLES {}}
set a(0-2594) {NAME slc(vga_xy#1)#16 TYPE READSLICE PAR 0-2562 XREFS 107824 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.3734917313254134} PREDS {{259 0 0-2593 {}}} SUCCS {{259 0 0-2595 {}}} CYCLES {}}
set a(0-2595) {NAME if:not#1 TYPE NOT PAR 0-2562 XREFS 107825 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.3734917313254134} PREDS {{259 0 0-2594 {}}} SUCCS {{259 0 0-2596 {}}} CYCLES {}}
set a(0-2596) {NAME if:conc#6 TYPE CONCATENATE PAR 0-2562 XREFS 107826 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.3734917313254134} PREDS {{259 0 0-2595 {}}} SUCCS {{259 0 0-2597 {}}} CYCLES {}}
set a(0-2597) {NAME if:conc TYPE CONCATENATE PAR 0-2562 XREFS 107827 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.3734917313254134} PREDS {{259 0 0-2596 {}}} SUCCS {{258 0 0-2605 {}}} CYCLES {}}
set a(0-2598) {NAME asn#195 TYPE {I/O_READ SIGNAL} PAR 0-2562 XREFS 107828 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.3734917313254134} PREDS {} SUCCS {{259 0 0-2599 {}}} CYCLES {}}
set a(0-2599) {NAME slc(vga_xy#1)#2 TYPE READSLICE PAR 0-2562 XREFS 107829 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.3734917313254134} PREDS {{259 0 0-2598 {}}} SUCCS {{259 0 0-2600 {}}} CYCLES {}}
set a(0-2600) {NAME if:not#2 TYPE NOT PAR 0-2562 XREFS 107830 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.3734917313254134} PREDS {{259 0 0-2599 {}}} SUCCS {{259 0 0-2601 {}}} CYCLES {}}
set a(0-2601) {NAME if:conc#1 TYPE CONCATENATE PAR 0-2562 XREFS 107831 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.3734917313254134} PREDS {{259 0 0-2600 {}}} SUCCS {{258 0 0-2604 {}}} CYCLES {}}
set a(0-2602) {NAME asn#196 TYPE {I/O_READ SIGNAL} PAR 0-2562 XREFS 107832 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.3734917313254134} PREDS {} SUCCS {{259 0 0-2603 {}}} CYCLES {}}
set a(0-2603) {NAME slc(vga_xy#1)#12 TYPE READSLICE PAR 0-2562 XREFS 107833 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.3734917313254134} PREDS {{259 0 0-2602 {}}} SUCCS {{259 0 0-2604 {}}} CYCLES {}}
set a(0-2604) {NAME if:conc#7 TYPE CONCATENATE PAR 0-2562 XREFS 107834 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.3734917313254134} PREDS {{258 0 0-2601 {}} {259 0 0-2603 {}}} SUCCS {{259 0 0-2605 {}}} CYCLES {}}
set a(0-2605) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,0,6) AREA_SCORE 6.28 QUANTITY 1 NAME if:acc#3 TYPE ACCU DELAY {0.94 ns} LIBRARY_DELAY {0.94 ns} PAR 0-2562 XREFS 107835 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.36930601002550767 1 0.5492908510262656} PREDS {{258 0 0-2597 {}} {259 0 0-2604 {}}} SUCCS {{259 0 0-2606 {}}} CYCLES {}}
set a(0-2606) {NAME if:slc#1 TYPE READSLICE PAR 0-2562 XREFS 107836 LOC {1 0.17579924121003795 1 0.36930613153469344 1 0.36930613153469344 1 0.5492909725354513} PREDS {{259 0 0-2605 {}}} SUCCS {{259 0 0-2607 {}}} CYCLES {}}
set a(0-2607) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME acc#13 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-2562 XREFS 107837 LOC {1 0.3053750847312458 1 0.36930613153469344 1 0.36930613153469344 1 0.5146398777588144 1 0.6946247187595722} PREDS {{258 0 0-2592 {}} {259 0 0-2606 {}}} SUCCS {{259 0 0-2608 {}} {258 0 0-2612 {}} {258 0 0-2613 {}} {258 0 0-2617 {}}} CYCLES {}}
set a(0-2608) {NAME if:slc(acc.imod)#3 TYPE READSLICE PAR 0-2562 XREFS 107838 LOC {1 0.45070895246455245 1 0.514639999268 1 0.514639999268 1 0.694624840268758} PREDS {{259 0 0-2607 {}}} SUCCS {{259 0 0-2609 {}}} CYCLES {}}
set a(0-2609) {NAME if:not#3 TYPE NOT PAR 0-2562 XREFS 107839 LOC {1 0.45070895246455245 1 0.514639999268 1 0.514639999268 1 0.694624840268758} PREDS {{259 0 0-2608 {}}} SUCCS {{259 0 0-2610 {}}} CYCLES {}}
set a(0-2610) {NAME if:conc#2 TYPE CONCATENATE PAR 0-2562 XREFS 107840 LOC {1 0.45070895246455245 1 0.514639999268 1 0.514639999268 1 0.694624840268758} PREDS {{259 0 0-2609 {}}} SUCCS {{259 0 0-2611 {}}} CYCLES {}}
set a(0-2611) {NAME if:conc#9 TYPE CONCATENATE PAR 0-2562 XREFS 107841 LOC {1 0.45070895246455245 1 0.514639999268 1 0.514639999268 1 0.694624840268758} PREDS {{259 0 0-2610 {}}} SUCCS {{258 0 0-2615 {}}} CYCLES {}}
set a(0-2612) {NAME if:slc(acc.imod)#1 TYPE READSLICE PAR 0-2562 XREFS 107842 LOC {1 0.45070895246455245 1 0.514639999268 1 0.514639999268 1 0.694624840268758} PREDS {{258 0 0-2607 {}}} SUCCS {{258 0 0-2614 {}}} CYCLES {}}
set a(0-2613) {NAME if:slc(acc.imod) TYPE READSLICE PAR 0-2562 XREFS 107843 LOC {1 0.45070895246455245 1 0.514639999268 1 0.514639999268 1 0.694624840268758} PREDS {{258 0 0-2607 {}}} SUCCS {{259 0 0-2614 {}}} CYCLES {}}
set a(0-2614) {NAME if:conc#10 TYPE CONCATENATE PAR 0-2562 XREFS 107844 LOC {1 0.45070895246455245 1 0.514639999268 1 0.514639999268 1 0.694624840268758} PREDS {{258 0 0-2612 {}} {259 0 0-2613 {}}} SUCCS {{259 0 0-2615 {}}} CYCLES {}}
set a(0-2615) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME if:acc#5 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-2562 XREFS 107845 LOC {1 0.45070895246455245 1 0.514639999268 1 0.514639999268 1 0.6599737454921208 1 0.8399585864928789} PREDS {{258 0 0-2611 {}} {259 0 0-2614 {}}} SUCCS {{259 0 0-2616 {}}} CYCLES {}}
set a(0-2616) {NAME if:slc#2 TYPE READSLICE PAR 0-2562 XREFS 107846 LOC {1 0.596042820197859 1 0.6599738670013067 1 0.6599738670013067 1 0.8399587080020646} PREDS {{259 0 0-2615 {}}} SUCCS {{258 0 0-2619 {}}} CYCLES {}}
set a(0-2617) {NAME if:slc(acc.imod)#2 TYPE READSLICE PAR 0-2562 XREFS 107847 LOC {1 0.45070895246455245 1 0.514639999268 1 0.514639999268 1 0.8399587080020646} PREDS {{258 0 0-2607 {}}} SUCCS {{259 0 0-2618 {}}} CYCLES {}}
set a(0-2618) {NAME if:conc#8 TYPE CONCATENATE PAR 0-2562 XREFS 107848 LOC {1 0.45070895246455245 1 0.6599738670013067 1 0.6599738670013067 1 0.8399587080020646} PREDS {{259 0 0-2617 {}}} SUCCS {{259 0 0-2619 {}}} CYCLES {}}
set a(0-2619) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 3 NAME if:acc#1 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-2562 XREFS 107849 LOC {1 0.596042820197859 1 0.6599738670013067 1 0.6599738670013067 1 0.8200149195361055 1 0.9999997605368635} PREDS {{258 0 0-2616 {}} {259 0 0-2618 {}}} SUCCS {{259 0 0-2620 {}} {258 0 0-2623 {}}} CYCLES {}}
set a(0-2620) {NAME slc(exs.imod) TYPE READSLICE PAR 0-2562 XREFS 107850 LOC {1 0.7560840371957982 1 0.8200150839992457 1 0.8200150839992457 2 0.13631249318437536} PREDS {{259 0 0-2619 {}}} SUCCS {{259 0 0-2621 {}}} CYCLES {}}
set a(0-2621) {NAME if:not TYPE NOT PAR 0-2562 XREFS 107851 LOC {1 0.7560840371957982 1 0.8200150839992457 1 0.8200150839992457 2 0.13631249318437536} PREDS {{259 0 0-2620 {}}} SUCCS {{259 0 0-2622 {}}} CYCLES {}}
set a(0-2622) {NAME if:xor TYPE XOR PAR 0-2562 XREFS 107852 LOC {1 0.7560840371957982 1 0.8200150839992457 1 0.8200150839992457 2 0.13631249318437536} PREDS {{259 0 0-2621 {}}} SUCCS {{259 0 0-2623 {}}} CYCLES {}}
set a(0-2623) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 5 NAME if:acc TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-2562 XREFS 107853 LOC {1 0.7560840371957982 1 0.8200150839992457 1 0.8200150839992457 1 0.9507794220478504 2 0.26707683123298004} PREDS {{258 0 0-2619 {}} {259 0 0-2622 {}}} SUCCS {{259 0 0-2624 {}} {258 0 0-2625 {}} {258 0 0-2626 {}} {258 0 0-2627 {}}} CYCLES {}}
set a(0-2624) {NAME slc(if:acc.svs) TYPE READSLICE PAR 0-2562 XREFS 107854 LOC {1 0.8868485556575723 1 0.9507796024610199 1 0.9507796024610199 2 0.26707701164614944} PREDS {{259 0 0-2623 {}}} SUCCS {{258 0 0-2628 {}}} CYCLES {}}
set a(0-2625) {NAME slc(if:acc.svs)#1 TYPE READSLICE PAR 0-2562 XREFS 107855 LOC {1 0.8868485556575723 1 0.9507796024610199 1 0.9507796024610199 2 0.26707701164614944} PREDS {{258 0 0-2623 {}}} SUCCS {{258 0 0-2628 {}}} CYCLES {}}
set a(0-2626) {NAME slc(if:acc.svs)#2 TYPE READSLICE PAR 0-2562 XREFS 107856 LOC {1 0.8868485556575723 1 0.9507796024610199 1 0.9507796024610199 2 0.26707701164614944} PREDS {{258 0 0-2623 {}}} SUCCS {{258 0 0-2628 {}}} CYCLES {}}
set a(0-2627) {NAME slc(if:acc.svs)#3 TYPE READSLICE PAR 0-2562 XREFS 107857 LOC {1 0.8868485556575723 1 0.9507796024610199 1 0.9507796024610199 2 0.26707701164614944} PREDS {{258 0 0-2623 {}}} SUCCS {{259 0 0-2628 {}}} CYCLES {}}
set a(0-2628) {NAME or TYPE OR PAR 0-2562 XREFS 107858 LOC {1 0.8868485556575723 1 0.9507796024610199 1 0.9507796024610199 2 0.26707701164614944} PREDS {{258 0 0-2626 {}} {258 0 0-2625 {}} {258 0 0-2624 {}} {259 0 0-2627 {}}} SUCCS {{258 0 0-2630 {}} {258 0 0-2633 {}}} CYCLES {}}
set a(0-2629) {NAME asn#197 TYPE ASSIGN PAR 0-2562 XREFS 107859 LOC {1 0.19994631500268426 1 0.9507796024610199 1 0.9507796024610199 2 0.26707701164614944} PREDS {{262 0 0-2940 {}}} SUCCS {{258 0 0-2631 {}} {256 0 0-2940 {}}} CYCLES {}}
set a(0-2630) {NAME exs TYPE SIGNEXTEND PAR 0-2562 XREFS 107860 LOC {1 0.8868485556575723 1 0.9507796024610199 1 0.9507796024610199 2 0.26707701164614944} PREDS {{258 0 0-2628 {}}} SUCCS {{259 0 0-2631 {}}} CYCLES {}}
set a(0-2631) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 2 NAME and TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-2562 XREFS 107861 LOC {1 0.8868485556575723 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.3162972029767016} PREDS {{258 0 0-2629 {}} {259 0 0-2630 {}}} SUCCS {{258 0 0-2720 {}} {258 0 0-2721 {}}} CYCLES {}}
set a(0-2632) {NAME asn#198 TYPE ASSIGN PAR 0-2562 XREFS 107862 LOC {1 0.19994631500268426 1 0.9507796024610199 1 0.9507796024610199 2 0.26707701164614944} PREDS {{262 0 0-2941 {}}} SUCCS {{258 0 0-2634 {}} {256 0 0-2941 {}}} CYCLES {}}
set a(0-2633) {NAME exs#6 TYPE SIGNEXTEND PAR 0-2562 XREFS 107863 LOC {1 0.8868485556575723 1 0.9507796024610199 1 0.9507796024610199 2 0.26707701164614944} PREDS {{258 0 0-2628 {}}} SUCCS {{259 0 0-2634 {}}} CYCLES {}}
set a(0-2634) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 2 NAME and#1 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-2562 XREFS 107864 LOC {1 0.8868485556575723 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.3162972029767016} PREDS {{258 0 0-2632 {}} {259 0 0-2633 {}}} SUCCS {{258 0 0-2754 {}} {258 0 0-2755 {}}} CYCLES {}}
set a(0-2635) {NAME if#1:asn TYPE {I/O_READ SIGNAL} PAR 0-2562 XREFS 107865 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-2636 {}}} CYCLES {}}
set a(0-2636) {NAME if#1:slc(vga_xy#1) TYPE READSLICE PAR 0-2562 XREFS 107866 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-2635 {}}} SUCCS {{259 0 0-2637 {}}} CYCLES {}}
set a(0-2637) {NAME asel TYPE SELECT PAR 0-2562 XREFS 107867 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-2636 {}}} SUCCS {{146 0 0-2638 {}} {146 0 0-2639 {}} {146 0 0-2640 {}} {146 0 0-2641 {}} {146 0 0-2642 {}} {146 0 0-2643 {}} {146 0 0-2644 {}} {146 0 0-2645 {}} {146 0 0-2646 {}} {146 0 0-2647 {}} {146 0 0-2648 {}} {146 0 0-2649 {}} {146 0 0-2650 {}} {146 0 0-2651 {}} {146 0 0-2652 {}} {146 0 0-2653 {}} {146 0 0-2654 {}} {146 0 0-2655 {}} {146 0 0-2656 {}} {146 0 0-2657 {}} {146 0 0-2658 {}}} CYCLES {}}
set a(0-2638) {NAME if#1:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-2562 XREFS 107868 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-2637 {}}} SUCCS {{259 0 0-2639 {}}} CYCLES {}}
set a(0-2639) {NAME if#1:slc(vga_xy#1)#10 TYPE READSLICE PAR 0-2562 XREFS 107869 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-2637 {}} {259 0 0-2638 {}}} SUCCS {{258 0 0-2658 {}}} CYCLES {}}
set a(0-2640) {NAME if#1:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-2562 XREFS 107870 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-2637 {}}} SUCCS {{259 0 0-2641 {}}} CYCLES {}}
set a(0-2641) {NAME if#1:slc(vga_xy#1)#11 TYPE READSLICE PAR 0-2562 XREFS 107871 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-2637 {}} {259 0 0-2640 {}}} SUCCS {{258 0 0-2658 {}}} CYCLES {}}
set a(0-2642) {NAME if#1:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-2562 XREFS 107872 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-2637 {}}} SUCCS {{259 0 0-2643 {}}} CYCLES {}}
set a(0-2643) {NAME if#1:slc(vga_xy#1)#12 TYPE READSLICE PAR 0-2562 XREFS 107873 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-2637 {}} {259 0 0-2642 {}}} SUCCS {{258 0 0-2658 {}}} CYCLES {}}
set a(0-2644) {NAME if#1:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-2562 XREFS 107874 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-2637 {}}} SUCCS {{259 0 0-2645 {}}} CYCLES {}}
set a(0-2645) {NAME if#1:slc(vga_xy#1)#13 TYPE READSLICE PAR 0-2562 XREFS 107875 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-2637 {}} {259 0 0-2644 {}}} SUCCS {{258 0 0-2658 {}}} CYCLES {}}
set a(0-2646) {NAME if#1:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-2562 XREFS 107876 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-2637 {}}} SUCCS {{259 0 0-2647 {}}} CYCLES {}}
set a(0-2647) {NAME if#1:slc(vga_xy#1)#14 TYPE READSLICE PAR 0-2562 XREFS 107877 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-2637 {}} {259 0 0-2646 {}}} SUCCS {{258 0 0-2658 {}}} CYCLES {}}
set a(0-2648) {NAME if#1:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-2562 XREFS 107878 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-2637 {}}} SUCCS {{259 0 0-2649 {}}} CYCLES {}}
set a(0-2649) {NAME if#1:slc(vga_xy#1)#15 TYPE READSLICE PAR 0-2562 XREFS 107879 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-2637 {}} {259 0 0-2648 {}}} SUCCS {{258 0 0-2658 {}}} CYCLES {}}
set a(0-2650) {NAME if#1:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-2562 XREFS 107880 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-2637 {}}} SUCCS {{259 0 0-2651 {}}} CYCLES {}}
set a(0-2651) {NAME if#1:slc(vga_xy#1)#16 TYPE READSLICE PAR 0-2562 XREFS 107881 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-2637 {}} {259 0 0-2650 {}}} SUCCS {{258 0 0-2658 {}}} CYCLES {}}
set a(0-2652) {NAME if#1:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-2562 XREFS 107882 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-2637 {}}} SUCCS {{259 0 0-2653 {}}} CYCLES {}}
set a(0-2653) {NAME if#1:slc(vga_xy#1)#17 TYPE READSLICE PAR 0-2562 XREFS 107883 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-2637 {}} {259 0 0-2652 {}}} SUCCS {{258 0 0-2658 {}}} CYCLES {}}
set a(0-2654) {NAME if#1:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-2562 XREFS 107884 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-2637 {}}} SUCCS {{259 0 0-2655 {}}} CYCLES {}}
set a(0-2655) {NAME if#1:slc(vga_xy#1)#18 TYPE READSLICE PAR 0-2562 XREFS 107885 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-2637 {}} {259 0 0-2654 {}}} SUCCS {{258 0 0-2658 {}}} CYCLES {}}
set a(0-2656) {NAME if#1:asn#10 TYPE {I/O_READ SIGNAL} PAR 0-2562 XREFS 107886 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-2637 {}}} SUCCS {{259 0 0-2657 {}}} CYCLES {}}
set a(0-2657) {NAME if#1:slc(vga_xy#1)#19 TYPE READSLICE PAR 0-2562 XREFS 107887 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-2637 {}} {259 0 0-2656 {}}} SUCCS {{259 0 0-2658 {}}} CYCLES {}}
set a(0-2658) {NAME aif:nor TYPE NOR PAR 0-2562 XREFS 107888 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-2637 {}} {258 0 0-2655 {}} {258 0 0-2653 {}} {258 0 0-2651 {}} {258 0 0-2649 {}} {258 0 0-2647 {}} {258 0 0-2645 {}} {258 0 0-2643 {}} {258 0 0-2641 {}} {258 0 0-2639 {}} {259 0 0-2657 {}}} SUCCS {{258 0 0-2680 {}}} CYCLES {}}
set a(0-2659) {NAME if#1:asn#11 TYPE {I/O_READ SIGNAL} PAR 0-2562 XREFS 107889 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-2660 {}}} CYCLES {}}
set a(0-2660) {NAME if#1:slc(vga_xy#1)#20 TYPE READSLICE PAR 0-2562 XREFS 107890 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-2659 {}}} SUCCS {{258 0 0-2679 {}}} CYCLES {}}
set a(0-2661) {NAME if#1:asn#12 TYPE {I/O_READ SIGNAL} PAR 0-2562 XREFS 107891 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-2662 {}}} CYCLES {}}
set a(0-2662) {NAME if#1:slc(vga_xy#1)#21 TYPE READSLICE PAR 0-2562 XREFS 107892 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-2661 {}}} SUCCS {{258 0 0-2679 {}}} CYCLES {}}
set a(0-2663) {NAME if#1:asn#13 TYPE {I/O_READ SIGNAL} PAR 0-2562 XREFS 107893 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-2664 {}}} CYCLES {}}
set a(0-2664) {NAME if#1:slc(vga_xy#1)#22 TYPE READSLICE PAR 0-2562 XREFS 107894 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-2663 {}}} SUCCS {{258 0 0-2679 {}}} CYCLES {}}
set a(0-2665) {NAME if#1:asn#14 TYPE {I/O_READ SIGNAL} PAR 0-2562 XREFS 107895 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-2666 {}}} CYCLES {}}
set a(0-2666) {NAME if#1:slc(vga_xy#1)#23 TYPE READSLICE PAR 0-2562 XREFS 107896 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-2665 {}}} SUCCS {{258 0 0-2679 {}}} CYCLES {}}
set a(0-2667) {NAME if#1:asn#15 TYPE {I/O_READ SIGNAL} PAR 0-2562 XREFS 107897 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-2668 {}}} CYCLES {}}
set a(0-2668) {NAME if#1:slc(vga_xy#1)#24 TYPE READSLICE PAR 0-2562 XREFS 107898 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-2667 {}}} SUCCS {{258 0 0-2679 {}}} CYCLES {}}
set a(0-2669) {NAME if#1:asn#16 TYPE {I/O_READ SIGNAL} PAR 0-2562 XREFS 107899 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-2670 {}}} CYCLES {}}
set a(0-2670) {NAME if#1:slc(vga_xy#1)#25 TYPE READSLICE PAR 0-2562 XREFS 107900 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-2669 {}}} SUCCS {{258 0 0-2679 {}}} CYCLES {}}
set a(0-2671) {NAME if#1:asn#17 TYPE {I/O_READ SIGNAL} PAR 0-2562 XREFS 107901 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-2672 {}}} CYCLES {}}
set a(0-2672) {NAME if#1:slc(vga_xy#1)#26 TYPE READSLICE PAR 0-2562 XREFS 107902 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-2671 {}}} SUCCS {{258 0 0-2679 {}}} CYCLES {}}
set a(0-2673) {NAME if#1:asn#18 TYPE {I/O_READ SIGNAL} PAR 0-2562 XREFS 107903 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-2674 {}}} CYCLES {}}
set a(0-2674) {NAME if#1:slc(vga_xy#1)#27 TYPE READSLICE PAR 0-2562 XREFS 107904 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-2673 {}}} SUCCS {{258 0 0-2679 {}}} CYCLES {}}
set a(0-2675) {NAME if#1:asn#19 TYPE {I/O_READ SIGNAL} PAR 0-2562 XREFS 107905 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-2676 {}}} CYCLES {}}
set a(0-2676) {NAME if#1:slc(vga_xy#1)#28 TYPE READSLICE PAR 0-2562 XREFS 107906 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-2675 {}}} SUCCS {{258 0 0-2679 {}}} CYCLES {}}
set a(0-2677) {NAME if#1:asn#20 TYPE {I/O_READ SIGNAL} PAR 0-2562 XREFS 107907 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-2678 {}}} CYCLES {}}
set a(0-2678) {NAME if#1:slc(vga_xy#1)#29 TYPE READSLICE PAR 0-2562 XREFS 107908 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-2677 {}}} SUCCS {{259 0 0-2679 {}}} CYCLES {}}
set a(0-2679) {NAME if#1:nor TYPE NOR PAR 0-2562 XREFS 107909 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{258 0 0-2676 {}} {258 0 0-2674 {}} {258 0 0-2672 {}} {258 0 0-2670 {}} {258 0 0-2668 {}} {258 0 0-2666 {}} {258 0 0-2664 {}} {258 0 0-2662 {}} {258 0 0-2660 {}} {259 0 0-2678 {}}} SUCCS {{259 0 0-2680 {}}} CYCLES {}}
set a(0-2680) {NAME if#1:and TYPE AND PAR 0-2562 XREFS 107910 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{258 0 0-2658 {}} {258 0 0-2578 {}} {259 0 0-2679 {}}} SUCCS {{258 0 0-2682 {}} {258 0 0-2686 {}} {258 0 0-2690 {}} {258 0 0-2694 {}}} CYCLES {}}
set a(0-2681) {NAME asn#199 TYPE ASSIGN PAR 0-2562 XREFS 107911 LOC {1 0.4144619792769011 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{262 0 0-2942 {}}} SUCCS {{258 0 0-2684 {}} {256 0 0-2942 {}}} CYCLES {}}
set a(0-2682) {NAME not#26 TYPE NOT PAR 0-2562 XREFS 107912 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{258 0 0-2680 {}}} SUCCS {{259 0 0-2683 {}}} CYCLES {}}
set a(0-2683) {NAME exs#7 TYPE SIGNEXTEND PAR 0-2562 XREFS 107913 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-2682 {}}} SUCCS {{259 0 0-2684 {}}} CYCLES {}}
set a(0-2684) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 4 NAME and#2 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-2562 XREFS 107914 LOC {1 0.4144619792769011 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.6615773857126925} PREDS {{258 0 0-2681 {}} {259 0 0-2683 {}}} SUCCS {{258 0 0-2771 {}} {258 0 0-2772 {}} {258 0 0-2773 {}} {258 0 0-2774 {}} {258 0 0-2775 {}} {258 0 0-2776 {}} {258 0 0-2777 {}} {258 0 0-2778 {}} {258 0 0-2779 {}} {258 0 0-2780 {}} {258 0 0-2788 {}}} CYCLES {}}
set a(0-2685) {NAME asn#200 TYPE ASSIGN PAR 0-2562 XREFS 107915 LOC {1 0.4144619792769011 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{262 0 0-2943 {}}} SUCCS {{258 0 0-2688 {}} {256 0 0-2943 {}}} CYCLES {}}
set a(0-2686) {NAME not#27 TYPE NOT PAR 0-2562 XREFS 107916 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{258 0 0-2680 {}}} SUCCS {{259 0 0-2687 {}}} CYCLES {}}
set a(0-2687) {NAME exs#8 TYPE SIGNEXTEND PAR 0-2562 XREFS 107917 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-2686 {}}} SUCCS {{259 0 0-2688 {}}} CYCLES {}}
set a(0-2688) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 4 NAME and#3 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-2562 XREFS 107918 LOC {1 0.4144619792769011 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.6615773857126925} PREDS {{258 0 0-2685 {}} {259 0 0-2687 {}}} SUCCS {{258 0 0-2761 {}} {258 0 0-2762 {}} {258 0 0-2763 {}} {258 0 0-2764 {}} {258 0 0-2765 {}} {258 0 0-2766 {}} {258 0 0-2767 {}} {258 0 0-2768 {}} {258 0 0-2769 {}} {258 0 0-2770 {}} {258 0 0-2790 {}}} CYCLES {}}
set a(0-2689) {NAME asn#201 TYPE ASSIGN PAR 0-2562 XREFS 107919 LOC {1 0.4144619792769011 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{262 0 0-2944 {}}} SUCCS {{258 0 0-2692 {}} {256 0 0-2944 {}}} CYCLES {}}
set a(0-2690) {NAME not#28 TYPE NOT PAR 0-2562 XREFS 107920 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{258 0 0-2680 {}}} SUCCS {{259 0 0-2691 {}}} CYCLES {}}
set a(0-2691) {NAME exs#9 TYPE SIGNEXTEND PAR 0-2562 XREFS 107921 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-2690 {}}} SUCCS {{259 0 0-2692 {}}} CYCLES {}}
set a(0-2692) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 4 NAME and#4 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-2562 XREFS 107922 LOC {1 0.4144619792769011 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.6615773857126925} PREDS {{258 0 0-2689 {}} {259 0 0-2691 {}}} SUCCS {{258 0 0-2806 {}} {258 0 0-2807 {}} {258 0 0-2808 {}} {258 0 0-2809 {}} {258 0 0-2810 {}} {258 0 0-2811 {}} {258 0 0-2812 {}} {258 0 0-2813 {}} {258 0 0-2814 {}} {258 0 0-2815 {}} {258 0 0-2823 {}}} CYCLES {}}
set a(0-2693) {NAME asn#202 TYPE ASSIGN PAR 0-2562 XREFS 107923 LOC {1 0.4144619792769011 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{262 0 0-2945 {}}} SUCCS {{258 0 0-2696 {}} {256 0 0-2945 {}}} CYCLES {}}
set a(0-2694) {NAME not TYPE NOT PAR 0-2562 XREFS 107924 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{258 0 0-2680 {}}} SUCCS {{259 0 0-2695 {}}} CYCLES {}}
set a(0-2695) {NAME exs#10 TYPE SIGNEXTEND PAR 0-2562 XREFS 107925 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-2694 {}}} SUCCS {{259 0 0-2696 {}}} CYCLES {}}
set a(0-2696) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 4 NAME and#5 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-2562 XREFS 107926 LOC {1 0.4144619792769011 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.6615773857126925} PREDS {{258 0 0-2693 {}} {259 0 0-2695 {}}} SUCCS {{258 0 0-2796 {}} {258 0 0-2797 {}} {258 0 0-2798 {}} {258 0 0-2799 {}} {258 0 0-2800 {}} {258 0 0-2801 {}} {258 0 0-2802 {}} {258 0 0-2803 {}} {258 0 0-2804 {}} {258 0 0-2805 {}} {258 0 0-2825 {}}} CYCLES {}}
set a(0-2697) {NAME asn#203 TYPE {I/O_READ SIGNAL} PAR 0-2562 XREFS 107927 LOC {1 0.0 1 0.3798268310086585 1 0.3798268310086585 1 0.6367241681637916} PREDS {} SUCCS {{259 0 0-2698 {}}} CYCLES {}}
set a(0-2698) {NAME slc(vin)#3 TYPE READSLICE PAR 0-2562 XREFS 107928 LOC {1 0.0 1 0.3798268310086585 1 0.3798268310086585 1 0.6367241681637916} PREDS {{259 0 0-2697 {}}} SUCCS {{259 0 0-2699 {}}} CYCLES {}}
set a(0-2699) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 3 NAME if#2:acc#2 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-2562 XREFS 107929 LOC {1 0.0 1 0.3798268310086585 1 0.3798268310086585 1 0.5398678835434574 1 0.7967652206985905} PREDS {{259 0 0-2698 {}}} SUCCS {{259 0 0-2700 {}}} CYCLES {}}
set a(0-2700) {NAME slc TYPE READSLICE PAR 0-2562 XREFS 107930 LOC {1 0.16004121699793916 1 0.5398680480065976 1 0.5398680480065976 1 0.7967653851617308} PREDS {{259 0 0-2699 {}}} SUCCS {{259 0 0-2701 {}} {258 0 0-2708 {}}} CYCLES {}}
set a(0-2701) {NAME asel#1 TYPE SELECT PAR 0-2562 XREFS 107931 LOC {1 0.16004121699793916 1 0.5398680480065976 1 0.5398680480065976 1 0.7967653851617308} PREDS {{259 0 0-2700 {}}} SUCCS {{146 0 0-2702 {}} {146 0 0-2703 {}} {146 0 0-2704 {}} {146 0 0-2705 {}} {146 0 0-2706 {}} {146 0 0-2707 {}}} CYCLES {}}
set a(0-2702) {NAME asn#204 TYPE {I/O_READ SIGNAL} PAR 0-2562 XREFS 107932 LOC {1 0.16004121699793916 1 0.5398680480065976 1 0.5398680480065976 1 0.7967653851617308} PREDS {{146 0 0-2701 {}}} SUCCS {{259 0 0-2703 {}}} CYCLES {}}
set a(0-2703) {NAME slc(vin)#4 TYPE READSLICE PAR 0-2562 XREFS 107933 LOC {1 0.16004121699793916 1 0.5398680480065976 1 0.5398680480065976 1 0.7967653851617308} PREDS {{146 0 0-2701 {}} {259 0 0-2702 {}}} SUCCS {{259 0 0-2704 {}}} CYCLES {}}
set a(0-2704) {NAME aif#1:not#1 TYPE NOT PAR 0-2562 XREFS 107934 LOC {1 0.16004121699793916 1 0.5398680480065976 1 0.5398680480065976 1 0.7967653851617308} PREDS {{146 0 0-2701 {}} {259 0 0-2703 {}}} SUCCS {{259 0 0-2705 {}}} CYCLES {}}
set a(0-2705) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,0,3,1,10) AREA_SCORE 10.00 QUANTITY 1 NAME aif#1:acc TYPE ACCU DELAY {1.08 ns} LIBRARY_DELAY {1.08 ns} PAR 0-2562 XREFS 107935 LOC {1 0.16004121699793916 1 0.5398680480065976 1 0.5398680480065976 1 0.7431024341798451 1 0.9999997713349782} PREDS {{146 0 0-2701 {}} {259 0 0-2704 {}}} SUCCS {{259 0 0-2706 {}}} CYCLES {}}
set a(0-2706) {NAME aif#1:slc TYPE READSLICE PAR 0-2562 XREFS 107936 LOC {1 0.36327575683621216 1 0.7431025878448706 1 0.7431025878448706 2 0.05939999703000015} PREDS {{146 0 0-2701 {}} {259 0 0-2705 {}}} SUCCS {{259 0 0-2707 {}}} CYCLES {}}
set a(0-2707) {NAME if#2:not TYPE NOT PAR 0-2562 XREFS 107937 LOC {1 0.36327575683621216 1 0.7431025878448706 1 0.7431025878448706 2 0.05939999703000015} PREDS {{146 0 0-2701 {}} {259 0 0-2706 {}}} SUCCS {{258 0 0-2709 {}}} CYCLES {}}
set a(0-2708) {NAME if#2:not#3 TYPE NOT PAR 0-2562 XREFS 107938 LOC {1 0.16004121699793916 1 0.7431025878448706 1 0.7431025878448706 2 0.05939999703000015} PREDS {{258 0 0-2700 {}}} SUCCS {{259 0 0-2709 {}}} CYCLES {}}
set a(0-2709) {NAME if#2:and TYPE AND PAR 0-2562 XREFS 107939 LOC {1 0.36327575683621216 1 0.7431025878448706 1 0.7431025878448706 2 0.05939999703000015} PREDS {{258 0 0-2707 {}} {258 0 0-2577 {}} {259 0 0-2708 {}}} SUCCS {{259 0 0-2710 {}} {258 0 0-2718 {}}} CYCLES {}}
set a(0-2710) {NAME asel#3 TYPE SELECT PAR 0-2562 XREFS 107940 LOC {1 0.36327575683621216 1 0.7431025878448706 1 0.7431025878448706 2 0.05939999703000015} PREDS {{259 0 0-2709 {}}} SUCCS {{146 0 0-2711 {}} {146 0 0-2712 {}} {146 0 0-2713 {}} {146 0 0-2714 {}} {146 0 0-2715 {}} {146 0 0-2716 {}} {146 0 0-2717 {}}} CYCLES {}}
set a(0-2711) {NAME asn#205 TYPE {I/O_READ SIGNAL} PAR 0-2562 XREFS 107941 LOC {1 0.36327575683621216 1 0.7431025878448706 1 0.7431025878448706 2 0.05939999703000015} PREDS {{146 0 0-2710 {}}} SUCCS {{259 0 0-2712 {}}} CYCLES {}}
set a(0-2712) {NAME slc(vin)#5 TYPE READSLICE PAR 0-2562 XREFS 107942 LOC {1 0.36327575683621216 1 0.7431025878448706 1 0.7431025878448706 2 0.05939999703000015} PREDS {{146 0 0-2710 {}} {259 0 0-2711 {}}} SUCCS {{259 0 0-2713 {}}} CYCLES {}}
set a(0-2713) {NAME aif#3:aif:not#1 TYPE NOT PAR 0-2562 XREFS 107943 LOC {1 0.36327575683621216 1 0.7431025878448706 1 0.7431025878448706 2 0.05939999703000015} PREDS {{146 0 0-2710 {}} {259 0 0-2712 {}}} SUCCS {{259 0 0-2714 {}}} CYCLES {}}
set a(0-2714) {NAME aif#3:aif:conc TYPE CONCATENATE PAR 0-2562 XREFS 107944 LOC {1 0.36327575683621216 1 0.7431025878448706 1 0.7431025878448706 2 0.05939999703000015} PREDS {{146 0 0-2710 {}} {259 0 0-2713 {}}} SUCCS {{259 0 0-2715 {}}} CYCLES {}}
set a(0-2715) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#3:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-2562 XREFS 107945 LOC {1 0.36327575683621216 1 0.7431025878448706 1 0.7431025878448706 1 0.9999998029416595 2 0.316297212126789} PREDS {{146 0 0-2710 {}} {259 0 0-2714 {}}} SUCCS {{259 0 0-2716 {}}} CYCLES {}}
set a(0-2716) {NAME aif#3:aif:slc TYPE READSLICE PAR 0-2562 XREFS 107946 LOC {1 0.6201730939913453 1 0.9999999250000037 1 0.9999999250000037 2 0.3162973341851333} PREDS {{146 0 0-2710 {}} {259 0 0-2715 {}}} SUCCS {{259 0 0-2717 {}}} CYCLES {}}
set a(0-2717) {NAME if#2:not#1 TYPE NOT PAR 0-2562 XREFS 107947 LOC {1 0.6201730939913453 1 0.9999999250000037 1 0.9999999250000037 2 0.3162973341851333} PREDS {{146 0 0-2710 {}} {259 0 0-2716 {}}} SUCCS {{259 0 0-2718 {}}} CYCLES {}}
set a(0-2718) {NAME if#2:and#1 TYPE AND PAR 0-2562 XREFS 107948 LOC {1 0.6201730939913453 1 0.9999999250000037 1 0.9999999250000037 2 0.3162973341851333} PREDS {{258 0 0-2709 {}} {258 0 0-2576 {}} {259 0 0-2717 {}}} SUCCS {{259 0 0-2719 {}} {258 0 0-2721 {}}} CYCLES {}}
set a(0-2719) {NAME asel#7 TYPE SELECT PAR 0-2562 XREFS 107949 LOC {1 0.6201730939913453 1 0.9999999250000037 1 0.9999999250000037 2 0.3162973341851333} PREDS {{259 0 0-2718 {}}} SUCCS {{146 0 0-2720 {}}} CYCLES {}}
set a(0-2720) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 5 NAME if#2:acc TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-2562 XREFS 107950 LOC {2 0.0 2 0.05939999703000015 2 0.05939999703000015 2 0.19016433507860483 2 0.44706167223373794} PREDS {{146 0 0-2719 {}} {258 0 0-2631 {}}} SUCCS {{259 0 0-2721 {}}} CYCLES {}}
set a(0-2721) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 3 NAME if#2:mux#2 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-2562 XREFS 107951 LOC {2 0.1307645184617741 2 0.1901645154917742 2 0.1901645154917742 2 0.25934619953269 2 0.5162435366878232} PREDS {{258 0 0-2718 {}} {258 0 0-2631 {}} {258 0 0-2575 {}} {259 0 0-2720 {}}} SUCCS {{258 0 0-2756 {}} {258 0 0-2940 {}}} CYCLES {}}
set a(0-2722) {NAME asn#206 TYPE {I/O_READ SIGNAL} PAR 0-2562 XREFS 107952 LOC {1 0.0 1 0.05552474722376265 1 0.05552474722376265 1 0.31210250939487455} PREDS {} SUCCS {{259 0 0-2723 {}}} CYCLES {}}
set a(0-2723) {NAME slc(vin) TYPE READSLICE PAR 0-2562 XREFS 107953 LOC {1 0.0 1 0.05552474722376265 1 0.05552474722376265 1 0.31210250939487455} PREDS {{259 0 0-2722 {}}} SUCCS {{259 0 0-2724 {}}} CYCLES {}}
set a(0-2724) {NAME aif#11:not#1 TYPE NOT PAR 0-2562 XREFS 107954 LOC {1 0.0 1 0.05552474722376265 1 0.05552474722376265 1 0.31210250939487455} PREDS {{259 0 0-2723 {}}} SUCCS {{259 0 0-2725 {}}} CYCLES {}}
set a(0-2725) {NAME aif#11:conc TYPE CONCATENATE PAR 0-2562 XREFS 107955 LOC {1 0.0 1 0.05552474722376265 1 0.05552474722376265 1 0.31210250939487455} PREDS {{259 0 0-2724 {}}} SUCCS {{259 0 0-2726 {}}} CYCLES {}}
set a(0-2726) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#11:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-2562 XREFS 107956 LOC {1 0.0 1 0.05552474722376265 1 0.05552474722376265 1 0.3124219623205515 1 0.5689997244916634} PREDS {{259 0 0-2725 {}}} SUCCS {{259 0 0-2727 {}}} CYCLES {}}
set a(0-2727) {NAME aif#11:slc TYPE READSLICE PAR 0-2562 XREFS 107957 LOC {1 0.2568973371551332 1 0.3124220843788958 1 0.3124220843788958 1 0.5689998465500077} PREDS {{259 0 0-2726 {}}} SUCCS {{259 0 0-2728 {}} {258 0 0-2736 {}}} CYCLES {}}
set a(0-2728) {NAME asel#13 TYPE SELECT PAR 0-2562 XREFS 107958 LOC {1 0.2568973371551332 1 0.3124220843788958 1 0.3124220843788958 1 0.5689998465500077} PREDS {{259 0 0-2727 {}}} SUCCS {{146 0 0-2729 {}} {146 0 0-2730 {}} {146 0 0-2731 {}} {146 0 0-2732 {}} {146 0 0-2733 {}} {146 0 0-2734 {}} {146 0 0-2735 {}}} CYCLES {}}
set a(0-2729) {NAME asn#207 TYPE {I/O_READ SIGNAL} PAR 0-2562 XREFS 107959 LOC {1 0.2568973371551332 1 0.3124220843788958 1 0.3124220843788958 1 0.5689998465500077} PREDS {{146 0 0-2728 {}}} SUCCS {{259 0 0-2730 {}}} CYCLES {}}
set a(0-2730) {NAME slc(vin)#1 TYPE READSLICE PAR 0-2562 XREFS 107960 LOC {1 0.2568973371551332 1 0.3124220843788958 1 0.3124220843788958 1 0.5689998465500077} PREDS {{146 0 0-2728 {}} {259 0 0-2729 {}}} SUCCS {{259 0 0-2731 {}}} CYCLES {}}
set a(0-2731) {NAME aif#13:aif:not#1 TYPE NOT PAR 0-2562 XREFS 107961 LOC {1 0.2568973371551332 1 0.3124220843788958 1 0.3124220843788958 1 0.5689998465500077} PREDS {{146 0 0-2728 {}} {259 0 0-2730 {}}} SUCCS {{259 0 0-2732 {}}} CYCLES {}}
set a(0-2732) {NAME aif#13:aif:conc TYPE CONCATENATE PAR 0-2562 XREFS 107962 LOC {1 0.2568973371551332 1 0.3124220843788958 1 0.3124220843788958 1 0.5689998465500077} PREDS {{146 0 0-2728 {}} {259 0 0-2731 {}}} SUCCS {{259 0 0-2733 {}}} CYCLES {}}
set a(0-2733) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#13:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-2562 XREFS 107963 LOC {1 0.2568973371551332 1 0.3124220843788958 1 0.3124220843788958 1 0.5693192994756846 1 0.8258970616467965} PREDS {{146 0 0-2728 {}} {259 0 0-2732 {}}} SUCCS {{259 0 0-2734 {}}} CYCLES {}}
set a(0-2734) {NAME aif#13:aif:slc TYPE READSLICE PAR 0-2562 XREFS 107964 LOC {1 0.5137946743102664 1 0.5693194215340289 1 0.5693194215340289 1 0.8258971837051409} PREDS {{146 0 0-2728 {}} {259 0 0-2733 {}}} SUCCS {{259 0 0-2735 {}}} CYCLES {}}
set a(0-2735) {NAME if#3:not#1 TYPE NOT PAR 0-2562 XREFS 107965 LOC {1 0.5137946743102664 1 0.5693194215340289 1 0.5693194215340289 1 0.8258971837051409} PREDS {{146 0 0-2728 {}} {259 0 0-2734 {}}} SUCCS {{258 0 0-2737 {}}} CYCLES {}}
set a(0-2736) {NAME if#3:not TYPE NOT PAR 0-2562 XREFS 107966 LOC {1 0.2568973371551332 1 0.5693194215340289 1 0.5693194215340289 1 0.8258971837051409} PREDS {{258 0 0-2727 {}}} SUCCS {{259 0 0-2737 {}}} CYCLES {}}
set a(0-2737) {NAME if#3:and TYPE AND PAR 0-2562 XREFS 107967 LOC {1 0.5137946743102664 1 0.5693194215340289 1 0.5693194215340289 1 0.8258971837051409} PREDS {{258 0 0-2735 {}} {258 0 0-2574 {}} {259 0 0-2736 {}}} SUCCS {{259 0 0-2738 {}} {258 0 0-2752 {}}} CYCLES {}}
set a(0-2738) {NAME asel#17 TYPE SELECT PAR 0-2562 XREFS 107968 LOC {1 0.5137946743102664 1 0.5693194215340289 1 0.5693194215340289 1 0.8258971837051409} PREDS {{259 0 0-2737 {}}} SUCCS {{146 0 0-2739 {}} {146 0 0-2740 {}} {146 0 0-2741 {}} {130 0 0-2742 {}} {130 0 0-2743 {}}} CYCLES {}}
set a(0-2739) {NAME asn#208 TYPE {I/O_READ SIGNAL} PAR 0-2562 XREFS 107969 LOC {1 0.5137946743102664 1 0.5693194215340289 1 0.5693194215340289 1 0.8258971837051409} PREDS {{146 0 0-2738 {}}} SUCCS {{259 0 0-2740 {}}} CYCLES {}}
set a(0-2740) {NAME slc(vin)#6 TYPE READSLICE PAR 0-2562 XREFS 107970 LOC {1 0.5137946743102664 1 0.5693194215340289 1 0.5693194215340289 1 0.8258971837051409} PREDS {{146 0 0-2738 {}} {259 0 0-2739 {}}} SUCCS {{259 0 0-2741 {}}} CYCLES {}}
set a(0-2741) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,7,1,8) AREA_SCORE 8.00 QUANTITY 1 NAME if#3:acc#2 TYPE ACCU DELAY {0.93 ns} LIBRARY_DELAY {0.93 ns} PAR 0-2562 XREFS 107971 LOC {1 0.5137946743102664 1 0.5693194215340289 1 0.5693194215340289 1 0.743421976627805 1 0.9999997387989168} PREDS {{146 0 0-2738 {}} {259 0 0-2740 {}}} SUCCS {{259 0 0-2742 {}}} CYCLES {}}
set a(0-2742) {NAME aif#17:slc TYPE READSLICE PAR 0-2562 XREFS 107972 LOC {1 0.6878974156051292 1 0.7434221628288918 1 0.7434221628288918 2 0.0597195720140214} PREDS {{130 0 0-2738 {}} {259 0 0-2741 {}}} SUCCS {{259 0 0-2743 {}} {258 0 0-2751 {}}} CYCLES {}}
set a(0-2743) {NAME aif#17:asel TYPE SELECT PAR 0-2562 XREFS 107973 LOC {1 0.6878974156051292 1 0.7434221628288918 1 0.7434221628288918 2 0.0597195720140214} PREDS {{130 0 0-2738 {}} {259 0 0-2742 {}}} SUCCS {{146 0 0-2744 {}} {146 0 0-2745 {}} {146 0 0-2746 {}} {146 0 0-2747 {}} {146 0 0-2748 {}} {146 0 0-2749 {}} {146 0 0-2750 {}}} CYCLES {}}
set a(0-2744) {NAME asn#209 TYPE {I/O_READ SIGNAL} PAR 0-2562 XREFS 107974 LOC {1 0.6878974156051292 1 0.7434221628288918 1 0.7434221628288918 2 0.0597195720140214} PREDS {{146 0 0-2743 {}}} SUCCS {{259 0 0-2745 {}}} CYCLES {}}
set a(0-2745) {NAME slc(vin)#2 TYPE READSLICE PAR 0-2562 XREFS 107975 LOC {1 0.6878974156051292 1 0.7434221628288918 1 0.7434221628288918 2 0.0597195720140214} PREDS {{146 0 0-2743 {}} {259 0 0-2744 {}}} SUCCS {{259 0 0-2746 {}}} CYCLES {}}
set a(0-2746) {NAME aif#17:aif:not#1 TYPE NOT PAR 0-2562 XREFS 107976 LOC {1 0.6878974156051292 1 0.7434221628288918 1 0.7434221628288918 2 0.0597195720140214} PREDS {{146 0 0-2743 {}} {259 0 0-2745 {}}} SUCCS {{259 0 0-2747 {}}} CYCLES {}}
set a(0-2747) {NAME aif#17:aif:conc TYPE CONCATENATE PAR 0-2562 XREFS 107977 LOC {1 0.6878974156051292 1 0.7434221628288918 1 0.7434221628288918 2 0.0597195720140214} PREDS {{146 0 0-2743 {}} {259 0 0-2746 {}}} SUCCS {{259 0 0-2748 {}}} CYCLES {}}
set a(0-2748) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,11) AREA_SCORE 12.23 QUANTITY 1 NAME aif#17:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-2562 XREFS 107978 LOC {1 0.6878974156051292 1 0.7434221628288918 1 0.7434221628288918 1 0.9999997941202954 2 0.31629720330542493} PREDS {{146 0 0-2743 {}} {259 0 0-2747 {}}} SUCCS {{259 0 0-2749 {}}} CYCLES {}}
set a(0-2749) {NAME aif#17:aif:slc TYPE READSLICE PAR 0-2562 XREFS 107979 LOC {1 0.9444751777762412 1 0.9999999250000037 1 0.9999999250000037 2 0.3162973341851333} PREDS {{146 0 0-2743 {}} {259 0 0-2748 {}}} SUCCS {{259 0 0-2750 {}}} CYCLES {}}
set a(0-2750) {NAME if#3:not#2 TYPE NOT PAR 0-2562 XREFS 107980 LOC {1 0.9444751777762412 1 0.9999999250000037 1 0.9999999250000037 2 0.3162973341851333} PREDS {{146 0 0-2743 {}} {259 0 0-2749 {}}} SUCCS {{258 0 0-2752 {}}} CYCLES {}}
set a(0-2751) {NAME if#3:not#4 TYPE NOT PAR 0-2562 XREFS 107981 LOC {1 0.6878974156051292 1 0.9999999250000037 1 0.9999999250000037 2 0.3162973341851333} PREDS {{258 0 0-2742 {}}} SUCCS {{259 0 0-2752 {}}} CYCLES {}}
set a(0-2752) {NAME if#3:and#2 TYPE AND PAR 0-2562 XREFS 107982 LOC {1 0.9444751777762412 1 0.9999999250000037 1 0.9999999250000037 2 0.3162973341851333} PREDS {{258 0 0-2737 {}} {258 0 0-2750 {}} {258 0 0-2573 {}} {259 0 0-2751 {}}} SUCCS {{259 0 0-2753 {}} {258 0 0-2755 {}}} CYCLES {}}
set a(0-2753) {NAME sel#3 TYPE SELECT PAR 0-2562 XREFS 107983 LOC {1 0.9444751777762412 1 0.9999999250000037 1 0.9999999250000037 2 0.3162973341851333} PREDS {{259 0 0-2752 {}}} SUCCS {{146 0 0-2754 {}}} CYCLES {}}
set a(0-2754) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 5 NAME if#3:acc TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-2562 XREFS 107984 LOC {2 0.0 2 0.05939999703000015 2 0.05939999703000015 2 0.19016433507860483 2 0.44706167223373794} PREDS {{146 0 0-2753 {}} {258 0 0-2634 {}}} SUCCS {{259 0 0-2755 {}}} CYCLES {}}
set a(0-2755) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 3 NAME mux#6 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-2562 XREFS 107985 LOC {2 0.1307645184617741 2 0.1901645154917742 2 0.1901645154917742 2 0.25934619953269 2 0.5162435366878232} PREDS {{258 0 0-2752 {}} {258 0 0-2634 {}} {258 0 0-2572 {}} {259 0 0-2754 {}}} SUCCS {{258 0 0-2791 {}} {258 0 0-2941 {}}} CYCLES {}}
set a(0-2756) {NAME not#2 TYPE NOT PAR 0-2562 XREFS 107986 LOC {2 0.19994631500268426 2 0.2593463120326844 2 0.2593463120326844 2 0.5162436491878176} PREDS {{258 0 0-2721 {}}} SUCCS {{259 0 0-2757 {}}} CYCLES {}}
set a(0-2757) {NAME conc TYPE CONCATENATE PAR 0-2562 XREFS 107987 LOC {2 0.19994631500268426 2 0.2593463120326844 2 0.2593463120326844 2 0.5162436491878176} PREDS {{259 0 0-2756 {}}} SUCCS {{259 0 0-2758 {}}} CYCLES {}}
set a(0-2758) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME acc#2 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-2562 XREFS 107988 LOC {2 0.19994631500268426 2 0.2593463120326844 2 0.2593463120326844 2 0.40468005825680525 2 0.6615773954119385} PREDS {{259 0 0-2757 {}}} SUCCS {{259 0 0-2759 {}}} CYCLES {}}
set a(0-2759) {NAME slc#2 TYPE READSLICE PAR 0-2562 XREFS 107989 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{259 0 0-2758 {}}} SUCCS {{259 0 0-2760 {}} {258 0 0-2787 {}} {258 0 0-2789 {}}} CYCLES {}}
set a(0-2760) {NAME sel#4 TYPE SELECT PAR 0-2562 XREFS 107990 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{259 0 0-2759 {}}} SUCCS {{146 0 0-2761 {}} {146 0 0-2762 {}} {146 0 0-2763 {}} {146 0 0-2764 {}} {146 0 0-2765 {}} {146 0 0-2766 {}} {146 0 0-2767 {}} {146 0 0-2768 {}} {146 0 0-2769 {}} {146 0 0-2770 {}} {146 0 0-2771 {}} {146 0 0-2772 {}} {146 0 0-2773 {}} {146 0 0-2774 {}} {146 0 0-2775 {}} {146 0 0-2776 {}} {146 0 0-2777 {}} {146 0 0-2778 {}} {146 0 0-2779 {}} {146 0 0-2780 {}} {130 0 0-2781 {}} {130 0 0-2782 {}}} CYCLES {}}
set a(0-2761) {NAME red_xy:slc(red_xy(1)) TYPE READSLICE PAR 0-2562 XREFS 107991 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-2760 {}} {258 0 0-2688 {}}} SUCCS {{258 0 0-2781 {}}} CYCLES {}}
set a(0-2762) {NAME red_xy:slc(red_xy(1))#1 TYPE READSLICE PAR 0-2562 XREFS 107992 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-2760 {}} {258 0 0-2688 {}}} SUCCS {{258 0 0-2781 {}}} CYCLES {}}
set a(0-2763) {NAME red_xy:slc(red_xy(1))#2 TYPE READSLICE PAR 0-2562 XREFS 107993 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-2760 {}} {258 0 0-2688 {}}} SUCCS {{258 0 0-2781 {}}} CYCLES {}}
set a(0-2764) {NAME red_xy:slc(red_xy(1))#3 TYPE READSLICE PAR 0-2562 XREFS 107994 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-2760 {}} {258 0 0-2688 {}}} SUCCS {{258 0 0-2781 {}}} CYCLES {}}
set a(0-2765) {NAME red_xy:slc(red_xy(1))#4 TYPE READSLICE PAR 0-2562 XREFS 107995 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-2760 {}} {258 0 0-2688 {}}} SUCCS {{258 0 0-2781 {}}} CYCLES {}}
set a(0-2766) {NAME red_xy:slc(red_xy(1))#5 TYPE READSLICE PAR 0-2562 XREFS 107996 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-2760 {}} {258 0 0-2688 {}}} SUCCS {{258 0 0-2781 {}}} CYCLES {}}
set a(0-2767) {NAME red_xy:slc(red_xy(1))#6 TYPE READSLICE PAR 0-2562 XREFS 107997 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-2760 {}} {258 0 0-2688 {}}} SUCCS {{258 0 0-2781 {}}} CYCLES {}}
set a(0-2768) {NAME red_xy:slc(red_xy(1))#7 TYPE READSLICE PAR 0-2562 XREFS 107998 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-2760 {}} {258 0 0-2688 {}}} SUCCS {{258 0 0-2781 {}}} CYCLES {}}
set a(0-2769) {NAME red_xy:slc(red_xy(1))#8 TYPE READSLICE PAR 0-2562 XREFS 107999 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-2760 {}} {258 0 0-2688 {}}} SUCCS {{258 0 0-2781 {}}} CYCLES {}}
set a(0-2770) {NAME red_xy:slc(red_xy(1))#9 TYPE READSLICE PAR 0-2562 XREFS 108000 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-2760 {}} {258 0 0-2688 {}}} SUCCS {{258 0 0-2781 {}}} CYCLES {}}
set a(0-2771) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs) TYPE READSLICE PAR 0-2562 XREFS 108001 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-2760 {}} {258 0 0-2684 {}}} SUCCS {{258 0 0-2781 {}}} CYCLES {}}
set a(0-2772) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#1 TYPE READSLICE PAR 0-2562 XREFS 108002 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-2760 {}} {258 0 0-2684 {}}} SUCCS {{258 0 0-2781 {}}} CYCLES {}}
set a(0-2773) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#2 TYPE READSLICE PAR 0-2562 XREFS 108003 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-2760 {}} {258 0 0-2684 {}}} SUCCS {{258 0 0-2781 {}}} CYCLES {}}
set a(0-2774) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#3 TYPE READSLICE PAR 0-2562 XREFS 108004 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-2760 {}} {258 0 0-2684 {}}} SUCCS {{258 0 0-2781 {}}} CYCLES {}}
set a(0-2775) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#4 TYPE READSLICE PAR 0-2562 XREFS 108005 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-2760 {}} {258 0 0-2684 {}}} SUCCS {{258 0 0-2781 {}}} CYCLES {}}
set a(0-2776) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#5 TYPE READSLICE PAR 0-2562 XREFS 108006 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-2760 {}} {258 0 0-2684 {}}} SUCCS {{258 0 0-2781 {}}} CYCLES {}}
set a(0-2777) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#6 TYPE READSLICE PAR 0-2562 XREFS 108007 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-2760 {}} {258 0 0-2684 {}}} SUCCS {{258 0 0-2781 {}}} CYCLES {}}
set a(0-2778) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#7 TYPE READSLICE PAR 0-2562 XREFS 108008 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-2760 {}} {258 0 0-2684 {}}} SUCCS {{258 0 0-2781 {}}} CYCLES {}}
set a(0-2779) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#8 TYPE READSLICE PAR 0-2562 XREFS 108009 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-2760 {}} {258 0 0-2684 {}}} SUCCS {{258 0 0-2781 {}}} CYCLES {}}
set a(0-2780) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#9 TYPE READSLICE PAR 0-2562 XREFS 108010 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-2760 {}} {258 0 0-2684 {}}} SUCCS {{259 0 0-2781 {}}} CYCLES {}}
set a(0-2781) {NAME if#4:if:nor TYPE NOR PAR 0-2562 XREFS 108011 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{130 0 0-2760 {}} {258 0 0-2779 {}} {258 0 0-2778 {}} {258 0 0-2777 {}} {258 0 0-2776 {}} {258 0 0-2775 {}} {258 0 0-2774 {}} {258 0 0-2773 {}} {258 0 0-2772 {}} {258 0 0-2771 {}} {258 0 0-2770 {}} {258 0 0-2769 {}} {258 0 0-2768 {}} {258 0 0-2767 {}} {258 0 0-2766 {}} {258 0 0-2765 {}} {258 0 0-2764 {}} {258 0 0-2763 {}} {258 0 0-2762 {}} {258 0 0-2761 {}} {259 0 0-2780 {}}} SUCCS {{259 0 0-2782 {}} {258 0 0-2787 {}} {258 0 0-2789 {}}} CYCLES {}}
set a(0-2782) {NAME if#4:sel TYPE SELECT PAR 0-2562 XREFS 108012 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{130 0 0-2760 {}} {259 0 0-2781 {}}} SUCCS {{146 0 0-2783 {}} {146 0 0-2784 {}} {146 0 0-2785 {}} {146 0 0-2786 {}}} CYCLES {}}
set a(0-2783) {NAME asn#210 TYPE {I/O_READ SIGNAL} PAR 0-2562 XREFS 108013 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-2782 {}}} SUCCS {{259 0 0-2784 {}}} CYCLES {}}
set a(0-2784) {NAME slc(vga_xy#1)#5 TYPE READSLICE PAR 0-2562 XREFS 108014 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-2782 {}} {259 0 0-2783 {}}} SUCCS {{258 0 0-2788 {}}} CYCLES {}}
set a(0-2785) {NAME asn#211 TYPE {I/O_READ SIGNAL} PAR 0-2562 XREFS 108015 LOC {2 0.34528018273599087 2 0.4175597041220149 2 0.4175597041220149 2 0.6868003156599842} PREDS {{146 0 0-2782 {}}} SUCCS {{259 0 0-2786 {}}} CYCLES {}}
set a(0-2786) {NAME slc(vga_xy#1)#6 TYPE READSLICE PAR 0-2562 XREFS 108016 LOC {2 0.34528018273599087 2 0.4175597041220149 2 0.4175597041220149 2 0.6868003156599842} PREDS {{146 0 0-2782 {}} {259 0 0-2785 {}}} SUCCS {{258 0 0-2790 {}}} CYCLES {}}
set a(0-2787) {NAME and#6 TYPE AND PAR 0-2562 XREFS 108017 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{258 0 0-2759 {}} {258 0 0-2781 {}}} SUCCS {{259 0 0-2788 {}}} CYCLES {}}
set a(0-2788) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#7 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-2562 XREFS 108018 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.4738618638069068 2 0.7307592009620401} PREDS {{258 0 0-2684 {}} {258 0 0-2784 {}} {258 0 0-2571 {}} {259 0 0-2787 {}}} SUCCS {{258 0 0-2829 {}} {258 0 0-2942 {}}} CYCLES {}}
set a(0-2789) {NAME and#7 TYPE AND PAR 0-2562 XREFS 108019 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.6868003156599842} PREDS {{258 0 0-2759 {}} {258 0 0-2781 {}}} SUCCS {{259 0 0-2790 {}}} CYCLES {}}
set a(0-2790) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#8 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-2562 XREFS 108020 LOC {2 0.34528018273599087 2 0.4175597041220149 2 0.4175597041220149 2 0.48674138816293067 2 0.7559819997009001} PREDS {{258 0 0-2688 {}} {258 0 0-2786 {}} {258 0 0-2570 {}} {259 0 0-2789 {}}} SUCCS {{258 0 0-2855 {}} {258 0 0-2897 {}} {258 0 0-2943 {}}} CYCLES {}}
set a(0-2791) {NAME not#3 TYPE NOT PAR 0-2562 XREFS 108021 LOC {2 0.19994631500268426 2 0.2593463120326844 2 0.2593463120326844 2 0.5162436491878176} PREDS {{258 0 0-2755 {}}} SUCCS {{259 0 0-2792 {}}} CYCLES {}}
set a(0-2792) {NAME conc#1 TYPE CONCATENATE PAR 0-2562 XREFS 108022 LOC {2 0.19994631500268426 2 0.2593463120326844 2 0.2593463120326844 2 0.5162436491878176} PREDS {{259 0 0-2791 {}}} SUCCS {{259 0 0-2793 {}}} CYCLES {}}
set a(0-2793) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME acc#3 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-2562 XREFS 108023 LOC {2 0.19994631500268426 2 0.2593463120326844 2 0.2593463120326844 2 0.40468005825680525 2 0.6615773954119385} PREDS {{259 0 0-2792 {}}} SUCCS {{259 0 0-2794 {}}} CYCLES {}}
set a(0-2794) {NAME slc#3 TYPE READSLICE PAR 0-2562 XREFS 108024 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{259 0 0-2793 {}}} SUCCS {{259 0 0-2795 {}} {258 0 0-2822 {}} {258 0 0-2824 {}}} CYCLES {}}
set a(0-2795) {NAME sel#6 TYPE SELECT PAR 0-2562 XREFS 108025 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{259 0 0-2794 {}}} SUCCS {{146 0 0-2796 {}} {146 0 0-2797 {}} {146 0 0-2798 {}} {146 0 0-2799 {}} {146 0 0-2800 {}} {146 0 0-2801 {}} {146 0 0-2802 {}} {146 0 0-2803 {}} {146 0 0-2804 {}} {146 0 0-2805 {}} {146 0 0-2806 {}} {146 0 0-2807 {}} {146 0 0-2808 {}} {146 0 0-2809 {}} {146 0 0-2810 {}} {146 0 0-2811 {}} {146 0 0-2812 {}} {146 0 0-2813 {}} {146 0 0-2814 {}} {146 0 0-2815 {}} {130 0 0-2816 {}} {130 0 0-2817 {}}} CYCLES {}}
set a(0-2796) {NAME blue_xy:slc(blue_xy(1)) TYPE READSLICE PAR 0-2562 XREFS 108026 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-2795 {}} {258 0 0-2696 {}}} SUCCS {{258 0 0-2816 {}}} CYCLES {}}
set a(0-2797) {NAME blue_xy:slc(blue_xy(1))#1 TYPE READSLICE PAR 0-2562 XREFS 108027 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-2795 {}} {258 0 0-2696 {}}} SUCCS {{258 0 0-2816 {}}} CYCLES {}}
set a(0-2798) {NAME blue_xy:slc(blue_xy(1))#2 TYPE READSLICE PAR 0-2562 XREFS 108028 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-2795 {}} {258 0 0-2696 {}}} SUCCS {{258 0 0-2816 {}}} CYCLES {}}
set a(0-2799) {NAME blue_xy:slc(blue_xy(1))#3 TYPE READSLICE PAR 0-2562 XREFS 108029 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-2795 {}} {258 0 0-2696 {}}} SUCCS {{258 0 0-2816 {}}} CYCLES {}}
set a(0-2800) {NAME blue_xy:slc(blue_xy(1))#4 TYPE READSLICE PAR 0-2562 XREFS 108030 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-2795 {}} {258 0 0-2696 {}}} SUCCS {{258 0 0-2816 {}}} CYCLES {}}
set a(0-2801) {NAME blue_xy:slc(blue_xy(1))#5 TYPE READSLICE PAR 0-2562 XREFS 108031 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-2795 {}} {258 0 0-2696 {}}} SUCCS {{258 0 0-2816 {}}} CYCLES {}}
set a(0-2802) {NAME blue_xy:slc(blue_xy(1))#6 TYPE READSLICE PAR 0-2562 XREFS 108032 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-2795 {}} {258 0 0-2696 {}}} SUCCS {{258 0 0-2816 {}}} CYCLES {}}
set a(0-2803) {NAME blue_xy:slc(blue_xy(1))#7 TYPE READSLICE PAR 0-2562 XREFS 108033 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-2795 {}} {258 0 0-2696 {}}} SUCCS {{258 0 0-2816 {}}} CYCLES {}}
set a(0-2804) {NAME blue_xy:slc(blue_xy(1))#8 TYPE READSLICE PAR 0-2562 XREFS 108034 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-2795 {}} {258 0 0-2696 {}}} SUCCS {{258 0 0-2816 {}}} CYCLES {}}
set a(0-2805) {NAME blue_xy:slc(blue_xy(1))#9 TYPE READSLICE PAR 0-2562 XREFS 108035 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-2795 {}} {258 0 0-2696 {}}} SUCCS {{258 0 0-2816 {}}} CYCLES {}}
set a(0-2806) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs) TYPE READSLICE PAR 0-2562 XREFS 108036 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-2795 {}} {258 0 0-2692 {}}} SUCCS {{258 0 0-2816 {}}} CYCLES {}}
set a(0-2807) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#1 TYPE READSLICE PAR 0-2562 XREFS 108037 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-2795 {}} {258 0 0-2692 {}}} SUCCS {{258 0 0-2816 {}}} CYCLES {}}
set a(0-2808) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#2 TYPE READSLICE PAR 0-2562 XREFS 108038 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-2795 {}} {258 0 0-2692 {}}} SUCCS {{258 0 0-2816 {}}} CYCLES {}}
set a(0-2809) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#3 TYPE READSLICE PAR 0-2562 XREFS 108039 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-2795 {}} {258 0 0-2692 {}}} SUCCS {{258 0 0-2816 {}}} CYCLES {}}
set a(0-2810) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#4 TYPE READSLICE PAR 0-2562 XREFS 108040 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-2795 {}} {258 0 0-2692 {}}} SUCCS {{258 0 0-2816 {}}} CYCLES {}}
set a(0-2811) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#5 TYPE READSLICE PAR 0-2562 XREFS 108041 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-2795 {}} {258 0 0-2692 {}}} SUCCS {{258 0 0-2816 {}}} CYCLES {}}
set a(0-2812) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#6 TYPE READSLICE PAR 0-2562 XREFS 108042 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-2795 {}} {258 0 0-2692 {}}} SUCCS {{258 0 0-2816 {}}} CYCLES {}}
set a(0-2813) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#7 TYPE READSLICE PAR 0-2562 XREFS 108043 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-2795 {}} {258 0 0-2692 {}}} SUCCS {{258 0 0-2816 {}}} CYCLES {}}
set a(0-2814) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#8 TYPE READSLICE PAR 0-2562 XREFS 108044 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-2795 {}} {258 0 0-2692 {}}} SUCCS {{258 0 0-2816 {}}} CYCLES {}}
set a(0-2815) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#9 TYPE READSLICE PAR 0-2562 XREFS 108045 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-2795 {}} {258 0 0-2692 {}}} SUCCS {{259 0 0-2816 {}}} CYCLES {}}
set a(0-2816) {NAME if#6:if:nor TYPE NOR PAR 0-2562 XREFS 108046 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{130 0 0-2795 {}} {258 0 0-2814 {}} {258 0 0-2813 {}} {258 0 0-2812 {}} {258 0 0-2811 {}} {258 0 0-2810 {}} {258 0 0-2809 {}} {258 0 0-2808 {}} {258 0 0-2807 {}} {258 0 0-2806 {}} {258 0 0-2805 {}} {258 0 0-2804 {}} {258 0 0-2803 {}} {258 0 0-2802 {}} {258 0 0-2801 {}} {258 0 0-2800 {}} {258 0 0-2799 {}} {258 0 0-2798 {}} {258 0 0-2797 {}} {258 0 0-2796 {}} {259 0 0-2815 {}}} SUCCS {{259 0 0-2817 {}} {258 0 0-2822 {}} {258 0 0-2824 {}}} CYCLES {}}
set a(0-2817) {NAME if#6:sel TYPE SELECT PAR 0-2562 XREFS 108047 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{130 0 0-2795 {}} {259 0 0-2816 {}}} SUCCS {{146 0 0-2818 {}} {146 0 0-2819 {}} {146 0 0-2820 {}} {146 0 0-2821 {}}} CYCLES {}}
set a(0-2818) {NAME asn#212 TYPE {I/O_READ SIGNAL} PAR 0-2562 XREFS 108048 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-2817 {}}} SUCCS {{259 0 0-2819 {}}} CYCLES {}}
set a(0-2819) {NAME slc(vga_xy#1)#7 TYPE READSLICE PAR 0-2562 XREFS 108049 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-2817 {}} {259 0 0-2818 {}}} SUCCS {{258 0 0-2823 {}}} CYCLES {}}
set a(0-2820) {NAME asn#213 TYPE {I/O_READ SIGNAL} PAR 0-2562 XREFS 108050 LOC {2 0.34528018273599087 2 0.4175597041220149 2 0.4175597041220149 2 0.6868003156599842} PREDS {{146 0 0-2817 {}}} SUCCS {{259 0 0-2821 {}}} CYCLES {}}
set a(0-2821) {NAME slc(vga_xy#1)#8 TYPE READSLICE PAR 0-2562 XREFS 108051 LOC {2 0.34528018273599087 2 0.4175597041220149 2 0.4175597041220149 2 0.6868003156599842} PREDS {{146 0 0-2817 {}} {259 0 0-2820 {}}} SUCCS {{258 0 0-2825 {}}} CYCLES {}}
set a(0-2822) {NAME and#8 TYPE AND PAR 0-2562 XREFS 108052 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{258 0 0-2794 {}} {258 0 0-2816 {}}} SUCCS {{259 0 0-2823 {}}} CYCLES {}}
set a(0-2823) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#10 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-2562 XREFS 108053 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.4738618638069068 2 0.7307592009620401} PREDS {{258 0 0-2692 {}} {258 0 0-2819 {}} {258 0 0-2569 {}} {259 0 0-2822 {}}} SUCCS {{258 0 0-2836 {}} {258 0 0-2944 {}}} CYCLES {}}
set a(0-2824) {NAME and#9 TYPE AND PAR 0-2562 XREFS 108054 LOC {2 0.34528018273599087 2 0.404680179765991 2 0.404680179765991 2 0.6868003156599842} PREDS {{258 0 0-2794 {}} {258 0 0-2816 {}}} SUCCS {{259 0 0-2825 {}}} CYCLES {}}
set a(0-2825) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#11 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-2562 XREFS 108055 LOC {2 0.34528018273599087 2 0.4175597041220149 2 0.4175597041220149 2 0.48674138816293067 2 0.7559819997009001} PREDS {{258 0 0-2696 {}} {258 0 0-2821 {}} {258 0 0-2568 {}} {259 0 0-2824 {}}} SUCCS {{258 0 0-2882 {}} {258 0 0-2898 {}} {258 0 0-2945 {}}} CYCLES {}}
set a(0-2826) {NAME asn#214 TYPE {I/O_READ SIGNAL} PAR 0-2562 XREFS 108056 LOC {1 0.0 2 0.4738619763069012 2 0.4738619763069012 2 0.7307593134620344} PREDS {} SUCCS {{259 0 0-2827 {}}} CYCLES {}}
set a(0-2827) {NAME slc(vga_xy#1)#9 TYPE READSLICE PAR 0-2562 XREFS 108057 LOC {1 0.0 2 0.4738619763069012 2 0.4738619763069012 2 0.7307593134620344} PREDS {{259 0 0-2826 {}}} SUCCS {{259 0 0-2828 {}}} CYCLES {}}
set a(0-2828) {NAME deltax_square_red:conc TYPE CONCATENATE PAR 0-2562 XREFS 108058 LOC {1 0.0 2 0.4738619763069012 2 0.4738619763069012 2 0.7307593134620344} PREDS {{259 0 0-2827 {}}} SUCCS {{258 0 0-2831 {}}} CYCLES {}}
set a(0-2829) {NAME deltax_square_red:not TYPE NOT PAR 0-2562 XREFS 108059 LOC {2 0.4144619792769011 2 0.4738619763069012 2 0.4738619763069012 2 0.7307593134620344} PREDS {{258 0 0-2788 {}}} SUCCS {{259 0 0-2830 {}}} CYCLES {}}
set a(0-2830) {NAME deltax_square_red:conc#2 TYPE CONCATENATE PAR 0-2562 XREFS 108060 LOC {2 0.4144619792769011 2 0.4738619763069012 2 0.4738619763069012 2 0.7307593134620344} PREDS {{259 0 0-2829 {}}} SUCCS {{259 0 0-2831 {}}} CYCLES {}}
set a(0-2831) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 5 NAME deltax_square_red:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-2562 XREFS 108061 LOC {2 0.4144619792769011 2 0.4738619763069012 2 0.4738619763069012 2 0.7431024577825827 2 0.999999794937716} PREDS {{258 0 0-2828 {}} {259 0 0-2830 {}}} SUCCS {{259 0 0-2832 {}}} CYCLES {}}
set a(0-2832) {NAME deltax_square_red:slc TYPE READSLICE PAR 0-2562 XREFS 108062 LOC {2 0.6837025908148705 2 0.7431025878448706 2 0.7431025878448706 3 0.21696463915176806} PREDS {{259 0 0-2831 {}}} SUCCS {{258 0 0-2840 {}} {258 0 0-2842 {}} {258 0 0-2848 {}}} CYCLES {}}
set a(0-2833) {NAME asn#215 TYPE {I/O_READ SIGNAL} PAR 0-2562 XREFS 108063 LOC {1 0.0 2 0.4738619763069012 2 0.4738619763069012 2 0.7307593134620344} PREDS {} SUCCS {{259 0 0-2834 {}}} CYCLES {}}
set a(0-2834) {NAME slc(vga_xy#1) TYPE READSLICE PAR 0-2562 XREFS 108064 LOC {1 0.0 2 0.4738619763069012 2 0.4738619763069012 2 0.7307593134620344} PREDS {{259 0 0-2833 {}}} SUCCS {{259 0 0-2835 {}}} CYCLES {}}
set a(0-2835) {NAME deltax_square_blue:conc TYPE CONCATENATE PAR 0-2562 XREFS 108065 LOC {1 0.0 2 0.4738619763069012 2 0.4738619763069012 2 0.7307593134620344} PREDS {{259 0 0-2834 {}}} SUCCS {{258 0 0-2838 {}}} CYCLES {}}
set a(0-2836) {NAME deltax_square_blue:not TYPE NOT PAR 0-2562 XREFS 108066 LOC {2 0.4144619792769011 2 0.4738619763069012 2 0.4738619763069012 2 0.7307593134620344} PREDS {{258 0 0-2823 {}}} SUCCS {{259 0 0-2837 {}}} CYCLES {}}
set a(0-2837) {NAME deltax_square_blue:conc#2 TYPE CONCATENATE PAR 0-2562 XREFS 108067 LOC {2 0.4144619792769011 2 0.4738619763069012 2 0.4738619763069012 2 0.7307593134620344} PREDS {{259 0 0-2836 {}}} SUCCS {{259 0 0-2838 {}}} CYCLES {}}
set a(0-2838) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 5 NAME deltax_square_blue:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-2562 XREFS 108068 LOC {2 0.4144619792769011 2 0.4738619763069012 2 0.4738619763069012 2 0.7431024577825827 2 0.999999794937716} PREDS {{258 0 0-2835 {}} {259 0 0-2837 {}}} SUCCS {{259 0 0-2839 {}}} CYCLES {}}
set a(0-2839) {NAME deltax_square_blue:slc TYPE READSLICE PAR 0-2562 XREFS 108069 LOC {2 0.6837025908148705 2 0.7431025878448706 2 0.7431025878448706 3 0.21696463915176806} PREDS {{259 0 0-2838 {}}} SUCCS {{258 0 0-2867 {}} {258 0 0-2869 {}} {258 0 0-2875 {}}} CYCLES {}}
set a(0-2840) {NAME slc#9 TYPE READSLICE PAR 0-2562 XREFS 108070 LOC {2 0.6837025908148705 2 0.7431025878448706 2 0.7431025878448706 3 0.21696463915176806} PREDS {{258 0 0-2832 {}}} SUCCS {{259 0 0-2841 {}}} CYCLES {}}
set a(0-2841) {NAME asel#39 TYPE SELECT PAR 0-2562 XREFS 108071 LOC {2 0.6837025908148705 2 0.7431025878448706 2 0.7431025878448706 3 0.21696463915176806} PREDS {{259 0 0-2840 {}}} SUCCS {{146 0 0-2842 {}} {146 0 0-2843 {}} {146 0 0-2844 {}} {146 0 0-2845 {}} {146 0 0-2846 {}} {146 0 0-2847 {}}} CYCLES {}}
set a(0-2842) {NAME deltax_square_red:slc(deltax_square_red:acc.psp) TYPE READSLICE PAR 0-2562 XREFS 108072 LOC {2 0.6837025908148705 2 0.7431025878448706 2 0.7431025878448706 3 0.21696463915176806} PREDS {{146 0 0-2841 {}} {258 0 0-2832 {}}} SUCCS {{259 0 0-2843 {}}} CYCLES {}}
set a(0-2843) {NAME deltax_square_red:not#1 TYPE NOT PAR 0-2562 XREFS 108073 LOC {2 0.6837025908148705 2 0.7431025878448706 2 0.7431025878448706 3 0.21696463915176806} PREDS {{146 0 0-2841 {}} {259 0 0-2842 {}}} SUCCS {{259 0 0-2844 {}}} CYCLES {}}
set a(0-2844) {NAME if#12:conc TYPE CONCATENATE PAR 0-2562 XREFS 108074 LOC {2 0.6837025908148705 2 0.7431025878448706 2 0.7431025878448706 3 0.21696463915176806} PREDS {{146 0 0-2841 {}} {259 0 0-2843 {}}} SUCCS {{259 0 0-2845 {}}} CYCLES {}}
set a(0-2845) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#39:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-2562 XREFS 108075 LOC {2 0.6837025908148705 2 0.7431025878448706 2 0.7431025878448706 2 0.9999998029416595 3 0.4738618542485569} PREDS {{146 0 0-2841 {}} {259 0 0-2844 {}}} SUCCS {{259 0 0-2846 {}}} CYCLES {}}
set a(0-2846) {NAME aif#39:slc TYPE READSLICE PAR 0-2562 XREFS 108076 LOC {2 0.9405999279700036 2 0.9999999250000037 2 0.9999999250000037 3 0.4738619763069012} PREDS {{146 0 0-2841 {}} {259 0 0-2845 {}}} SUCCS {{259 0 0-2847 {}}} CYCLES {}}
set a(0-2847) {NAME if#12:not TYPE NOT PAR 0-2562 XREFS 108077 LOC {2 0.9405999279700036 2 0.9999999250000037 2 0.9999999250000037 3 0.4738619763069012} PREDS {{146 0 0-2841 {}} {259 0 0-2846 {}}} SUCCS {{258 0 0-2850 {}}} CYCLES {}}
set a(0-2848) {NAME slc#6 TYPE READSLICE PAR 0-2562 XREFS 108078 LOC {2 0.6837025908148705 2 0.7431025878448706 2 0.7431025878448706 3 0.4738619763069012} PREDS {{258 0 0-2832 {}}} SUCCS {{259 0 0-2849 {}}} CYCLES {}}
set a(0-2849) {NAME if#12:not#2 TYPE NOT PAR 0-2562 XREFS 108079 LOC {2 0.6837025908148705 2 0.9999999250000037 2 0.9999999250000037 3 0.4738619763069012} PREDS {{259 0 0-2848 {}}} SUCCS {{259 0 0-2850 {}}} CYCLES {}}
set a(0-2850) {NAME if#12:and TYPE AND PAR 0-2562 XREFS 108080 LOC {2 0.9405999279700036 2 0.9999999250000037 2 0.9999999250000037 3 0.4738619763069012} PREDS {{258 0 0-2847 {}} {258 0 0-2567 {}} {259 0 0-2849 {}}} SUCCS {{259 0 0-2851 {}} {258 0 0-2935 {}}} CYCLES {}}
set a(0-2851) {NAME asel#41 TYPE SELECT PAR 0-2562 XREFS 108081 LOC {2 0.9405999279700036 2 0.9999999250000037 2 0.9999999250000037 3 0.4738619763069012} PREDS {{259 0 0-2850 {}}} SUCCS {{146 0 0-2852 {}} {146 0 0-2853 {}} {146 0 0-2854 {}} {146 0 0-2855 {}} {146 0 0-2856 {}} {146 0 0-2857 {}} {130 0 0-2858 {}} {146 0 0-2859 {}} {130 0 0-2860 {}}} CYCLES {}}
set a(0-2852) {NAME asn#216 TYPE {I/O_READ SIGNAL} PAR 0-2562 XREFS 108082 LOC {2 0.9405999279700036 3 0.4738619763069012 3 0.4738619763069012 3 0.4738619763069012} PREDS {{146 0 0-2851 {}}} SUCCS {{259 0 0-2853 {}}} CYCLES {}}
set a(0-2853) {NAME slc(vga_xy#1)#10 TYPE READSLICE PAR 0-2562 XREFS 108083 LOC {2 0.9405999279700036 3 0.4738619763069012 3 0.4738619763069012 3 0.4738619763069012} PREDS {{146 0 0-2851 {}} {259 0 0-2852 {}}} SUCCS {{259 0 0-2854 {}}} CYCLES {}}
set a(0-2854) {NAME deltay_square_red:conc TYPE CONCATENATE PAR 0-2562 XREFS 108084 LOC {2 0.9405999279700036 3 0.4738619763069012 3 0.4738619763069012 3 0.4738619763069012} PREDS {{146 0 0-2851 {}} {259 0 0-2853 {}}} SUCCS {{258 0 0-2857 {}}} CYCLES {}}
set a(0-2855) {NAME deltay_square_red:not TYPE NOT PAR 0-2562 XREFS 108085 LOC {2 0.9405999279700036 3 0.4738619763069012 3 0.4738619763069012 3 0.4738619763069012} PREDS {{146 0 0-2851 {}} {258 0 0-2790 {}}} SUCCS {{259 0 0-2856 {}}} CYCLES {}}
set a(0-2856) {NAME deltay_square_red:conc#2 TYPE CONCATENATE PAR 0-2562 XREFS 108086 LOC {2 0.9405999279700036 3 0.4738619763069012 3 0.4738619763069012 3 0.4738619763069012} PREDS {{146 0 0-2851 {}} {259 0 0-2855 {}}} SUCCS {{259 0 0-2857 {}}} CYCLES {}}
set a(0-2857) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 5 NAME deltay_square_red:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-2562 XREFS 108087 LOC {3 0.0 3 0.4738619763069012 3 0.4738619763069012 3 0.7431024577825827 3 0.7431024577825827} PREDS {{146 0 0-2851 {}} {258 0 0-2854 {}} {259 0 0-2856 {}}} SUCCS {{259 0 0-2858 {}}} CYCLES {}}
set a(0-2858) {NAME deltay_square_red:slc TYPE READSLICE PAR 0-2562 XREFS 108088 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{130 0 0-2851 {}} {259 0 0-2857 {}}} SUCCS {{259 0 0-2859 {}} {258 0 0-2861 {}} {258 0 0-2932 {}}} CYCLES {}}
set a(0-2859) {NAME aif#41:slc#1 TYPE READSLICE PAR 0-2562 XREFS 108089 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{146 0 0-2851 {}} {259 0 0-2858 {}}} SUCCS {{259 0 0-2860 {}}} CYCLES {}}
set a(0-2860) {NAME aif#41:asel TYPE SELECT PAR 0-2562 XREFS 108090 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{130 0 0-2851 {}} {259 0 0-2859 {}}} SUCCS {{146 0 0-2861 {}} {146 0 0-2862 {}} {146 0 0-2863 {}} {146 0 0-2864 {}} {146 0 0-2865 {}} {146 0 0-2866 {}}} CYCLES {}}
set a(0-2861) {NAME deltay_square_red:slc(deltay_square_red:acc.psp) TYPE READSLICE PAR 0-2562 XREFS 108091 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{146 0 0-2860 {}} {258 0 0-2858 {}}} SUCCS {{259 0 0-2862 {}}} CYCLES {}}
set a(0-2862) {NAME deltay_square_red:not#1 TYPE NOT PAR 0-2562 XREFS 108092 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{146 0 0-2860 {}} {259 0 0-2861 {}}} SUCCS {{259 0 0-2863 {}}} CYCLES {}}
set a(0-2863) {NAME if#12:conc#1 TYPE CONCATENATE PAR 0-2562 XREFS 108093 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{146 0 0-2860 {}} {259 0 0-2862 {}}} SUCCS {{259 0 0-2864 {}}} CYCLES {}}
set a(0-2864) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#41:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-2562 XREFS 108094 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.9999998029416595 3 0.9999998029416595} PREDS {{146 0 0-2860 {}} {259 0 0-2863 {}}} SUCCS {{259 0 0-2865 {}}} CYCLES {}}
set a(0-2865) {NAME aif#41:aif:slc TYPE READSLICE PAR 0-2562 XREFS 108095 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{146 0 0-2860 {}} {259 0 0-2864 {}}} SUCCS {{259 0 0-2866 {}}} CYCLES {}}
set a(0-2866) {NAME if#12:not#1 TYPE NOT PAR 0-2562 XREFS 108096 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{146 0 0-2860 {}} {259 0 0-2865 {}}} SUCCS {{258 0 0-2935 {}}} CYCLES {}}
set a(0-2867) {NAME slc#10 TYPE READSLICE PAR 0-2562 XREFS 108097 LOC {2 0.6837025908148705 2 0.7431025878448706 2 0.7431025878448706 3 0.21696463915176806} PREDS {{258 0 0-2839 {}}} SUCCS {{259 0 0-2868 {}}} CYCLES {}}
set a(0-2868) {NAME asel#45 TYPE SELECT PAR 0-2562 XREFS 108098 LOC {2 0.6837025908148705 2 0.7431025878448706 2 0.7431025878448706 3 0.21696463915176806} PREDS {{259 0 0-2867 {}}} SUCCS {{146 0 0-2869 {}} {146 0 0-2870 {}} {146 0 0-2871 {}} {146 0 0-2872 {}} {146 0 0-2873 {}} {146 0 0-2874 {}}} CYCLES {}}
set a(0-2869) {NAME deltax_square_blue:slc(deltax_square_blue:acc.psp) TYPE READSLICE PAR 0-2562 XREFS 108099 LOC {2 0.6837025908148705 2 0.7431025878448706 2 0.7431025878448706 3 0.21696463915176806} PREDS {{146 0 0-2868 {}} {258 0 0-2839 {}}} SUCCS {{259 0 0-2870 {}}} CYCLES {}}
set a(0-2870) {NAME deltax_square_blue:not#1 TYPE NOT PAR 0-2562 XREFS 108100 LOC {2 0.6837025908148705 2 0.7431025878448706 2 0.7431025878448706 3 0.21696463915176806} PREDS {{146 0 0-2868 {}} {259 0 0-2869 {}}} SUCCS {{259 0 0-2871 {}}} CYCLES {}}
set a(0-2871) {NAME if#13:conc TYPE CONCATENATE PAR 0-2562 XREFS 108101 LOC {2 0.6837025908148705 2 0.7431025878448706 2 0.7431025878448706 3 0.21696463915176806} PREDS {{146 0 0-2868 {}} {259 0 0-2870 {}}} SUCCS {{259 0 0-2872 {}}} CYCLES {}}
set a(0-2872) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#45:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-2562 XREFS 108102 LOC {2 0.6837025908148705 2 0.7431025878448706 2 0.7431025878448706 2 0.9999998029416595 3 0.4738618542485569} PREDS {{146 0 0-2868 {}} {259 0 0-2871 {}}} SUCCS {{259 0 0-2873 {}}} CYCLES {}}
set a(0-2873) {NAME aif#45:slc TYPE READSLICE PAR 0-2562 XREFS 108103 LOC {2 0.9405999279700036 2 0.9999999250000037 2 0.9999999250000037 3 0.4738619763069012} PREDS {{146 0 0-2868 {}} {259 0 0-2872 {}}} SUCCS {{259 0 0-2874 {}}} CYCLES {}}
set a(0-2874) {NAME if#13:not TYPE NOT PAR 0-2562 XREFS 108104 LOC {2 0.9405999279700036 2 0.9999999250000037 2 0.9999999250000037 3 0.4738619763069012} PREDS {{146 0 0-2868 {}} {259 0 0-2873 {}}} SUCCS {{258 0 0-2877 {}}} CYCLES {}}
set a(0-2875) {NAME slc#7 TYPE READSLICE PAR 0-2562 XREFS 108105 LOC {2 0.6837025908148705 2 0.7431025878448706 2 0.7431025878448706 3 0.4738619763069012} PREDS {{258 0 0-2839 {}}} SUCCS {{259 0 0-2876 {}}} CYCLES {}}
set a(0-2876) {NAME if#13:not#2 TYPE NOT PAR 0-2562 XREFS 108106 LOC {2 0.6837025908148705 2 0.9999999250000037 2 0.9999999250000037 3 0.4738619763069012} PREDS {{259 0 0-2875 {}}} SUCCS {{259 0 0-2877 {}}} CYCLES {}}
set a(0-2877) {NAME if#13:and TYPE AND PAR 0-2562 XREFS 108107 LOC {2 0.9405999279700036 2 0.9999999250000037 2 0.9999999250000037 3 0.4738619763069012} PREDS {{258 0 0-2874 {}} {258 0 0-2565 {}} {259 0 0-2876 {}}} SUCCS {{259 0 0-2878 {}} {258 0 0-2896 {}}} CYCLES {}}
set a(0-2878) {NAME asel#47 TYPE SELECT PAR 0-2562 XREFS 108108 LOC {2 0.9405999279700036 2 0.9999999250000037 2 0.9999999250000037 3 0.4738619763069012} PREDS {{259 0 0-2877 {}}} SUCCS {{146 0 0-2879 {}} {146 0 0-2880 {}} {146 0 0-2881 {}} {146 0 0-2882 {}} {146 0 0-2883 {}} {146 0 0-2884 {}} {130 0 0-2885 {}} {146 0 0-2886 {}} {130 0 0-2887 {}}} CYCLES {}}
set a(0-2879) {NAME asn#217 TYPE {I/O_READ SIGNAL} PAR 0-2562 XREFS 108109 LOC {2 0.9405999279700036 3 0.4738619763069012 3 0.4738619763069012 3 0.4738619763069012} PREDS {{146 0 0-2878 {}}} SUCCS {{259 0 0-2880 {}}} CYCLES {}}
set a(0-2880) {NAME slc(vga_xy#1)#1 TYPE READSLICE PAR 0-2562 XREFS 108110 LOC {2 0.9405999279700036 3 0.4738619763069012 3 0.4738619763069012 3 0.4738619763069012} PREDS {{146 0 0-2878 {}} {259 0 0-2879 {}}} SUCCS {{259 0 0-2881 {}}} CYCLES {}}
set a(0-2881) {NAME deltay_square_blue:conc TYPE CONCATENATE PAR 0-2562 XREFS 108111 LOC {2 0.9405999279700036 3 0.4738619763069012 3 0.4738619763069012 3 0.4738619763069012} PREDS {{146 0 0-2878 {}} {259 0 0-2880 {}}} SUCCS {{258 0 0-2884 {}}} CYCLES {}}
set a(0-2882) {NAME deltay_square_blue:not TYPE NOT PAR 0-2562 XREFS 108112 LOC {2 0.9405999279700036 3 0.4738619763069012 3 0.4738619763069012 3 0.4738619763069012} PREDS {{146 0 0-2878 {}} {258 0 0-2825 {}}} SUCCS {{259 0 0-2883 {}}} CYCLES {}}
set a(0-2883) {NAME deltay_square_blue:conc#2 TYPE CONCATENATE PAR 0-2562 XREFS 108113 LOC {2 0.9405999279700036 3 0.4738619763069012 3 0.4738619763069012 3 0.4738619763069012} PREDS {{146 0 0-2878 {}} {259 0 0-2882 {}}} SUCCS {{259 0 0-2884 {}}} CYCLES {}}
set a(0-2884) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 5 NAME deltay_square_blue:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-2562 XREFS 108114 LOC {3 0.0 3 0.4738619763069012 3 0.4738619763069012 3 0.7431024577825827 3 0.7431024577825827} PREDS {{146 0 0-2878 {}} {258 0 0-2881 {}} {259 0 0-2883 {}}} SUCCS {{259 0 0-2885 {}}} CYCLES {}}
set a(0-2885) {NAME deltay_square_blue:slc TYPE READSLICE PAR 0-2562 XREFS 108115 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{130 0 0-2878 {}} {259 0 0-2884 {}}} SUCCS {{259 0 0-2886 {}} {258 0 0-2888 {}} {258 0 0-2894 {}}} CYCLES {}}
set a(0-2886) {NAME aif#47:slc#1 TYPE READSLICE PAR 0-2562 XREFS 108116 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{146 0 0-2878 {}} {259 0 0-2885 {}}} SUCCS {{259 0 0-2887 {}}} CYCLES {}}
set a(0-2887) {NAME aif#47:asel TYPE SELECT PAR 0-2562 XREFS 108117 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{130 0 0-2878 {}} {259 0 0-2886 {}}} SUCCS {{146 0 0-2888 {}} {146 0 0-2889 {}} {146 0 0-2890 {}} {146 0 0-2891 {}} {146 0 0-2892 {}} {146 0 0-2893 {}}} CYCLES {}}
set a(0-2888) {NAME deltay_square_blue:slc(deltay_square_blue:acc.psp) TYPE READSLICE PAR 0-2562 XREFS 108118 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{146 0 0-2887 {}} {258 0 0-2885 {}}} SUCCS {{259 0 0-2889 {}}} CYCLES {}}
set a(0-2889) {NAME deltay_square_blue:not#1 TYPE NOT PAR 0-2562 XREFS 108119 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{146 0 0-2887 {}} {259 0 0-2888 {}}} SUCCS {{259 0 0-2890 {}}} CYCLES {}}
set a(0-2890) {NAME if#13:conc#1 TYPE CONCATENATE PAR 0-2562 XREFS 108120 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{146 0 0-2887 {}} {259 0 0-2889 {}}} SUCCS {{259 0 0-2891 {}}} CYCLES {}}
set a(0-2891) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#47:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-2562 XREFS 108121 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.9999998029416595 3 0.9999998029416595} PREDS {{146 0 0-2887 {}} {259 0 0-2890 {}}} SUCCS {{259 0 0-2892 {}}} CYCLES {}}
set a(0-2892) {NAME aif#47:aif:slc TYPE READSLICE PAR 0-2562 XREFS 108122 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{146 0 0-2887 {}} {259 0 0-2891 {}}} SUCCS {{259 0 0-2893 {}}} CYCLES {}}
set a(0-2893) {NAME if#13:not#1 TYPE NOT PAR 0-2562 XREFS 108123 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{146 0 0-2887 {}} {259 0 0-2892 {}}} SUCCS {{258 0 0-2896 {}}} CYCLES {}}
set a(0-2894) {NAME aif#47:slc TYPE READSLICE PAR 0-2562 XREFS 108124 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.9999999250000037} PREDS {{258 0 0-2885 {}}} SUCCS {{259 0 0-2895 {}}} CYCLES {}}
set a(0-2895) {NAME if#13:not#3 TYPE NOT PAR 0-2562 XREFS 108125 LOC {3 0.2692406115379694 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{259 0 0-2894 {}}} SUCCS {{259 0 0-2896 {}}} CYCLES {}}
set a(0-2896) {NAME if#13:and#2 TYPE AND PAR 0-2562 XREFS 108126 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{258 0 0-2877 {}} {258 0 0-2893 {}} {258 0 0-2564 {}} {259 0 0-2895 {}}} SUCCS {{258 0 0-2934 {}} {258 0 0-2937 {}}} CYCLES {}}
set a(0-2897) {NAME volume_current:not TYPE NOT PAR 0-2562 XREFS 108127 LOC {2 0.4144619792769011 2 0.486741500662925 2 0.486741500662925 2 0.7559821122008944} PREDS {{258 0 0-2790 {}}} SUCCS {{258 0 0-2899 {}}} CYCLES {}}
set a(0-2898) {NAME volume_current:not#2 TYPE NOT PAR 0-2562 XREFS 108128 LOC {2 0.4144619792769011 2 0.486741500662925 2 0.486741500662925 2 0.7559821122008944} PREDS {{258 0 0-2825 {}}} SUCCS {{259 0 0-2899 {}}} CYCLES {}}
set a(0-2899) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 1 NAME volume_current:acc TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-2562 XREFS 108129 LOC {2 0.4144619792769011 2 0.486741500662925 2 0.486741500662925 2 0.7307591734712753 2 0.9999997850092447} PREDS {{258 0 0-2897 {}} {259 0 0-2898 {}}} SUCCS {{259 0 0-2900 {}}} CYCLES {}}
set a(0-2900) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 5 NAME acc#9 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-2562 XREFS 108130 LOC {2 0.6584797920760104 2 0.7307593134620344 2 0.7307593134620344 2 0.999999794937716 3 0.3313562283698942} PREDS {{259 0 0-2899 {}}} SUCCS {{259 0 0-2901 {}} {258 0 0-2902 {}} {258 0 0-2903 {}} {258 0 0-2904 {}} {258 0 0-2905 {}} {258 0 0-2906 {}} {258 0 0-2907 {}} {258 0 0-2908 {}} {258 0 0-2909 {}}} CYCLES {}}
set a(0-2901) {NAME volume_current:slc(acc.tmp) TYPE READSLICE PAR 0-2562 XREFS 108131 LOC {2 0.9277204036139799 2 0.9999999250000037 2 0.9999999250000037 3 0.3313563584321821} PREDS {{259 0 0-2900 {}}} SUCCS {{258 0 0-2912 {}}} CYCLES {}}
set a(0-2902) {NAME volume_current:slc(acc.tmp)#1 TYPE READSLICE PAR 0-2562 XREFS 108132 LOC {2 0.9277204036139799 2 0.9999999250000037 2 0.9999999250000037 3 0.3313563584321821} PREDS {{258 0 0-2900 {}}} SUCCS {{258 0 0-2911 {}}} CYCLES {}}
set a(0-2903) {NAME volume_current:slc(acc.tmp)#2 TYPE READSLICE PAR 0-2562 XREFS 108133 LOC {2 0.9277204036139799 2 0.9999999250000037 2 0.9999999250000037 3 0.3313563584321821} PREDS {{258 0 0-2900 {}}} SUCCS {{258 0 0-2910 {}}} CYCLES {}}
set a(0-2904) {NAME volume_current:slc(acc.tmp)#3 TYPE READSLICE PAR 0-2562 XREFS 108134 LOC {2 0.9277204036139799 2 0.9999999250000037 2 0.9999999250000037 3 0.3313563584321821} PREDS {{258 0 0-2900 {}}} SUCCS {{258 0 0-2910 {}}} CYCLES {}}
set a(0-2905) {NAME volume_current:slc(acc.tmp)#4 TYPE READSLICE PAR 0-2562 XREFS 108135 LOC {2 0.9277204036139799 2 0.9999999250000037 2 0.9999999250000037 3 0.3313563584321821} PREDS {{258 0 0-2900 {}}} SUCCS {{258 0 0-2910 {}}} CYCLES {}}
set a(0-2906) {NAME volume_current:slc(acc.tmp)#5 TYPE READSLICE PAR 0-2562 XREFS 108136 LOC {2 0.9277204036139799 2 0.9999999250000037 2 0.9999999250000037 3 0.3313563584321821} PREDS {{258 0 0-2900 {}}} SUCCS {{258 0 0-2910 {}}} CYCLES {}}
set a(0-2907) {NAME volume_current:slc(acc.tmp)#6 TYPE READSLICE PAR 0-2562 XREFS 108137 LOC {2 0.9277204036139799 2 0.9999999250000037 2 0.9999999250000037 3 0.3313563584321821} PREDS {{258 0 0-2900 {}}} SUCCS {{258 0 0-2910 {}}} CYCLES {}}
set a(0-2908) {NAME volume_current:slc(acc.tmp)#7 TYPE READSLICE PAR 0-2562 XREFS 108138 LOC {2 0.9277204036139799 2 0.9999999250000037 2 0.9999999250000037 3 0.3313563584321821} PREDS {{258 0 0-2900 {}}} SUCCS {{258 0 0-2910 {}}} CYCLES {}}
set a(0-2909) {NAME volume_current:slc(acc.tmp)#8 TYPE READSLICE PAR 0-2562 XREFS 108139 LOC {2 0.9277204036139799 2 0.9999999250000037 2 0.9999999250000037 3 0.3313563584321821} PREDS {{258 0 0-2900 {}}} SUCCS {{259 0 0-2910 {}}} CYCLES {}}
set a(0-2910) {NAME volume_current:or TYPE OR PAR 0-2562 XREFS 108140 LOC {2 0.9277204036139799 2 0.9999999250000037 2 0.9999999250000037 3 0.3313563584321821} PREDS {{258 0 0-2908 {}} {258 0 0-2907 {}} {258 0 0-2906 {}} {258 0 0-2905 {}} {258 0 0-2904 {}} {258 0 0-2903 {}} {259 0 0-2909 {}}} SUCCS {{259 0 0-2911 {}}} CYCLES {}}
set a(0-2911) {NAME volume_current:and TYPE AND PAR 0-2562 XREFS 108141 LOC {2 0.9277204036139799 2 0.9999999250000037 2 0.9999999250000037 3 0.3313563584321821} PREDS {{258 0 0-2902 {}} {259 0 0-2910 {}}} SUCCS {{259 0 0-2912 {}}} CYCLES {}}
set a(0-2912) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 5 NAME volume_current:acc#1 TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-2562 XREFS 108142 LOC {3 0.0 3 0.3313563584321821 3 0.3313563584321821 3 0.4621206964807868 3 0.4621206964807868} PREDS {{258 0 0-2901 {}} {259 0 0-2911 {}}} SUCCS {{259 0 0-2913 {}} {258 0 0-2930 {}}} CYCLES {}}
set a(0-2913) {NAME if#14:conc TYPE CONCATENATE PAR 0-2562 XREFS 108143 LOC {3 0.1307645184617741 3 0.46212087689395615 3 0.46212087689395615 3 0.46212087689395615} PREDS {{259 0 0-2912 {}}} SUCCS {{258 0 0-2917 {}}} CYCLES {}}
set a(0-2914) {NAME if#14:asn TYPE ASSIGN PAR 0-2562 XREFS 108144 LOC {2 0.6686435665678218 3 0.46212087689395615 3 0.46212087689395615 3 0.46212087689395615} PREDS {{262 0 0-2946 {}}} SUCCS {{259 0 0-2915 {}} {256 0 0-2946 {}}} CYCLES {}}
set a(0-2915) {NAME not#9 TYPE NOT PAR 0-2562 XREFS 108145 LOC {2 0.6686435665678218 3 0.46212087689395615 3 0.46212087689395615 3 0.46212087689395615} PREDS {{259 0 0-2914 {}}} SUCCS {{259 0 0-2916 {}}} CYCLES {}}
set a(0-2916) {NAME if#14:conc#2 TYPE CONCATENATE PAR 0-2562 XREFS 108146 LOC {2 0.6686435665678218 3 0.46212087689395615 3 0.46212087689395615 3 0.46212087689395615} PREDS {{259 0 0-2915 {}}} SUCCS {{259 0 0-2917 {}}} CYCLES {}}
set a(0-2917) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(6,0,5,0,6) AREA_SCORE 7.28 QUANTITY 1 NAME if#14:acc#1 TYPE ACCU DELAY {1.02 ns} LIBRARY_DELAY {1.02 ns} PAR 0-2562 XREFS 108147 LOC {3 0.1307645184617741 3 0.46212087689395615 3 0.46212087689395615 3 0.6530715145870687 3 0.6530715145870687} PREDS {{258 0 0-2913 {}} {259 0 0-2916 {}}} SUCCS {{259 0 0-2918 {}}} CYCLES {}}
set a(0-2918) {NAME if#14:slc TYPE READSLICE PAR 0-2562 XREFS 108148 LOC {3 0.32171533391423335 3 0.6530716923464154 3 0.6530716923464154 3 0.6530716923464154} PREDS {{259 0 0-2917 {}}} SUCCS {{259 0 0-2919 {}} {258 0 0-2922 {}}} CYCLES {}}
set a(0-2919) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,1,2,1,6) AREA_SCORE 6.00 QUANTITY 1 NAME acc#10 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-2562 XREFS 108149 LOC {3 0.32171533391423335 3 0.6530716923464154 3 0.6530716923464154 3 0.8000534616384016 3 0.8000534616384016} PREDS {{259 0 0-2918 {}}} SUCCS {{259 0 0-2920 {}}} CYCLES {}}
set a(0-2920) {NAME slc#8 TYPE READSLICE PAR 0-2562 XREFS 108150 LOC {3 0.4686972515651374 3 0.8000536099973194 3 0.8000536099973194 3 0.8000536099973194} PREDS {{259 0 0-2919 {}}} SUCCS {{259 0 0-2921 {}} {258 0 0-2928 {}}} CYCLES {}}
set a(0-2921) {NAME asel#51 TYPE SELECT PAR 0-2562 XREFS 108151 LOC {3 0.4686972515651374 3 0.8000536099973194 3 0.8000536099973194 3 0.8000536099973194} PREDS {{259 0 0-2920 {}}} SUCCS {{146 0 0-2922 {}} {146 0 0-2923 {}} {146 0 0-2924 {}} {146 0 0-2925 {}} {146 0 0-2926 {}}} CYCLES {}}
set a(0-2922) {NAME if#14:slc(acc#11.cse) TYPE READSLICE PAR 0-2562 XREFS 108152 LOC {3 0.4686972515651374 3 0.8000536099973194 3 0.8000536099973194 3 0.8000536099973194} PREDS {{146 0 0-2921 {}} {258 0 0-2918 {}}} SUCCS {{259 0 0-2923 {}}} CYCLES {}}
set a(0-2923) {NAME aif#51:not#1 TYPE NOT PAR 0-2562 XREFS 108153 LOC {3 0.4686972515651374 3 0.8000536099973194 3 0.8000536099973194 3 0.8000536099973194} PREDS {{146 0 0-2921 {}} {259 0 0-2922 {}}} SUCCS {{259 0 0-2924 {}}} CYCLES {}}
set a(0-2924) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 5 NAME if#14:acc TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-2562 XREFS 108154 LOC {3 0.4686972515651374 3 0.8000536099973194 3 0.8000536099973194 3 0.9308179480459241 3 0.9308179480459241} PREDS {{146 0 0-2921 {}} {259 0 0-2923 {}}} SUCCS {{259 0 0-2925 {}}} CYCLES {}}
set a(0-2925) {NAME aif#51:slc TYPE READSLICE PAR 0-2562 XREFS 108155 LOC {3 0.5994617700269115 3 0.9308181284590936 3 0.9308181284590936 3 0.9308181284590936} PREDS {{146 0 0-2921 {}} {259 0 0-2924 {}}} SUCCS {{259 0 0-2926 {}}} CYCLES {}}
set a(0-2926) {NAME if#14:not TYPE NOT PAR 0-2562 XREFS 108156 LOC {3 0.5994617700269115 3 0.9308181284590936 3 0.9308181284590936 3 0.9308181284590936} PREDS {{146 0 0-2921 {}} {259 0 0-2925 {}}} SUCCS {{258 0 0-2929 {}}} CYCLES {}}
set a(0-2927) {NAME asn#218 TYPE ASSIGN PAR 0-2562 XREFS 108157 LOC {2 0.6686435665678218 3 0.9308181284590936 3 0.9308181284590936 3 0.9308181284590936} PREDS {{262 0 0-2946 {}}} SUCCS {{258 0 0-2930 {}} {256 0 0-2946 {}}} CYCLES {}}
set a(0-2928) {NAME if#14:not#1 TYPE NOT PAR 0-2562 XREFS 108158 LOC {3 0.4686972515651374 3 0.9308181284590936 3 0.9308181284590936 3 0.9308181284590936} PREDS {{258 0 0-2920 {}}} SUCCS {{259 0 0-2929 {}}} CYCLES {}}
set a(0-2929) {NAME if#14:and TYPE AND PAR 0-2562 XREFS 108159 LOC {3 0.5994617700269115 3 0.9308181284590936 3 0.9308181284590936 3 0.9308181284590936} PREDS {{258 0 0-2926 {}} {258 0 0-2563 {}} {259 0 0-2928 {}}} SUCCS {{259 0 0-2930 {}}} CYCLES {}}
set a(0-2930) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 3 NAME mux#14 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-2562 XREFS 108160 LOC {3 0.5994617700269115 3 0.9308181284590936 3 0.9308181284590936 3 0.9999998125000095 3 0.9999998125000095} PREDS {{258 0 0-2927 {}} {258 0 0-2912 {}} {259 0 0-2929 {}}} SUCCS {{259 0 0-2931 {}} {258 0 0-2946 {}}} CYCLES {}}
set a(0-2931) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(4,4) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(volume:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-2562 XREFS 108161 LOC {3 1.0 3 1.0 3 1.0 4 0.0 3 0.9999} PREDS {{260 0 0-2931 {}} {80 0 0-2939 {}} {259 0 0-2930 {}}} SUCCS {{260 0 0-2931 {}} {80 0 0-2939 {}}} CYCLES {}}
set a(0-2932) {NAME aif#41:slc TYPE READSLICE PAR 0-2562 XREFS 108162 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.9999999250000037} PREDS {{258 0 0-2858 {}}} SUCCS {{259 0 0-2933 {}}} CYCLES {}}
set a(0-2933) {NAME if#12:not#3 TYPE NOT PAR 0-2562 XREFS 108163 LOC {3 0.2692406115379694 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{259 0 0-2932 {}}} SUCCS {{258 0 0-2935 {}}} CYCLES {}}
set a(0-2934) {NAME not#20 TYPE NOT PAR 0-2562 XREFS 108164 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{258 0 0-2896 {}}} SUCCS {{259 0 0-2935 {}}} CYCLES {}}
set a(0-2935) {NAME and#10 TYPE AND PAR 0-2562 XREFS 108165 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{258 0 0-2850 {}} {258 0 0-2933 {}} {258 0 0-2866 {}} {258 0 0-2566 {}} {259 0 0-2934 {}}} SUCCS {{259 0 0-2936 {}}} CYCLES {}}
set a(0-2936) {NAME exs#4 TYPE SIGNEXTEND PAR 0-2562 XREFS 108166 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{259 0 0-2935 {}}} SUCCS {{258 0 0-2938 {}}} CYCLES {}}
set a(0-2937) {NAME exs#2 TYPE SIGNEXTEND PAR 0-2562 XREFS 108167 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{258 0 0-2896 {}}} SUCCS {{259 0 0-2938 {}}} CYCLES {}}
set a(0-2938) {NAME conc#9 TYPE CONCATENATE PAR 0-2562 XREFS 108168 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{258 0 0-2936 {}} {259 0 0-2937 {}}} SUCCS {{259 0 0-2939 {}}} CYCLES {}}
set a(0-2939) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(2,30) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(vout:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-2562 XREFS 108169 LOC {3 1.0 3 1.0 3 1.0 4 0.0 3 0.9999} PREDS {{260 0 0-2939 {}} {80 0 0-2931 {}} {259 0 0-2938 {}}} SUCCS {{80 0 0-2931 {}} {260 0 0-2939 {}}} CYCLES {}}
set a(0-2940) {NAME vin:asn(acc#12(0).sva) TYPE ASSIGN PAR 0-2562 XREFS 108170 LOC {2 0.19994631500268426 2 0.2593463120326844 2 0.2593463120326844 3 0.26707701164614944} PREDS {{260 0 0-2940 {}} {256 0 0-2629 {}} {258 0 0-2721 {}}} SUCCS {{262 0 0-2629 {}} {260 0 0-2940 {}}} CYCLES {}}
set a(0-2941) {NAME vin:asn(acc#12(1).sva) TYPE ASSIGN PAR 0-2562 XREFS 108171 LOC {2 0.19994631500268426 2 0.2593463120326844 2 0.2593463120326844 3 0.26707701164614944} PREDS {{260 0 0-2941 {}} {256 0 0-2632 {}} {258 0 0-2755 {}}} SUCCS {{262 0 0-2632 {}} {260 0 0-2941 {}}} CYCLES {}}
set a(0-2942) {NAME vin:asn(red_xy(0).sva) TYPE ASSIGN PAR 0-2562 XREFS 108172 LOC {2 0.4144619792769011 2 0.4738619763069012 2 0.4738619763069012 3 0.6123571943821403} PREDS {{260 0 0-2942 {}} {256 0 0-2681 {}} {258 0 0-2788 {}}} SUCCS {{262 0 0-2681 {}} {260 0 0-2942 {}}} CYCLES {}}
set a(0-2943) {NAME vin:asn(red_xy(1).sva) TYPE ASSIGN PAR 0-2562 XREFS 108173 LOC {2 0.4144619792769011 2 0.486741500662925 2 0.486741500662925 3 0.6123571943821403} PREDS {{260 0 0-2943 {}} {256 0 0-2685 {}} {258 0 0-2790 {}}} SUCCS {{262 0 0-2685 {}} {260 0 0-2943 {}}} CYCLES {}}
set a(0-2944) {NAME vin:asn(blue_xy(0).sva) TYPE ASSIGN PAR 0-2562 XREFS 108174 LOC {2 0.4144619792769011 2 0.4738619763069012 2 0.4738619763069012 3 0.6123571943821403} PREDS {{260 0 0-2944 {}} {256 0 0-2689 {}} {258 0 0-2823 {}}} SUCCS {{262 0 0-2689 {}} {260 0 0-2944 {}}} CYCLES {}}
set a(0-2945) {NAME vin:asn(blue_xy(1).sva) TYPE ASSIGN PAR 0-2562 XREFS 108175 LOC {2 0.4144619792769011 2 0.486741500662925 2 0.486741500662925 3 0.6123571943821403} PREDS {{260 0 0-2945 {}} {256 0 0-2693 {}} {258 0 0-2825 {}}} SUCCS {{262 0 0-2693 {}} {260 0 0-2945 {}}} CYCLES {}}
set a(0-2946) {NAME vin:asn(volume_previous.sva) TYPE ASSIGN PAR 0-2562 XREFS 108176 LOC {3 0.6686435665678218 3 0.9999999250000037 3 0.9999999250000037 4 0.46212087689395615} PREDS {{260 0 0-2946 {}} {256 0 0-2914 {}} {256 0 0-2927 {}} {258 0 0-2930 {}}} SUCCS {{262 0 0-2914 {}} {262 0 0-2927 {}} {260 0 0-2946 {}}} CYCLES {}}
set a(0-2562) {CHI {0-2563 0-2564 0-2565 0-2566 0-2567 0-2568 0-2569 0-2570 0-2571 0-2572 0-2573 0-2574 0-2575 0-2576 0-2577 0-2578 0-2579 0-2580 0-2581 0-2582 0-2583 0-2584 0-2585 0-2586 0-2587 0-2588 0-2589 0-2590 0-2591 0-2592 0-2593 0-2594 0-2595 0-2596 0-2597 0-2598 0-2599 0-2600 0-2601 0-2602 0-2603 0-2604 0-2605 0-2606 0-2607 0-2608 0-2609 0-2610 0-2611 0-2612 0-2613 0-2614 0-2615 0-2616 0-2617 0-2618 0-2619 0-2620 0-2621 0-2622 0-2623 0-2624 0-2625 0-2626 0-2627 0-2628 0-2629 0-2630 0-2631 0-2632 0-2633 0-2634 0-2635 0-2636 0-2637 0-2638 0-2639 0-2640 0-2641 0-2642 0-2643 0-2644 0-2645 0-2646 0-2647 0-2648 0-2649 0-2650 0-2651 0-2652 0-2653 0-2654 0-2655 0-2656 0-2657 0-2658 0-2659 0-2660 0-2661 0-2662 0-2663 0-2664 0-2665 0-2666 0-2667 0-2668 0-2669 0-2670 0-2671 0-2672 0-2673 0-2674 0-2675 0-2676 0-2677 0-2678 0-2679 0-2680 0-2681 0-2682 0-2683 0-2684 0-2685 0-2686 0-2687 0-2688 0-2689 0-2690 0-2691 0-2692 0-2693 0-2694 0-2695 0-2696 0-2697 0-2698 0-2699 0-2700 0-2701 0-2702 0-2703 0-2704 0-2705 0-2706 0-2707 0-2708 0-2709 0-2710 0-2711 0-2712 0-2713 0-2714 0-2715 0-2716 0-2717 0-2718 0-2719 0-2720 0-2721 0-2722 0-2723 0-2724 0-2725 0-2726 0-2727 0-2728 0-2729 0-2730 0-2731 0-2732 0-2733 0-2734 0-2735 0-2736 0-2737 0-2738 0-2739 0-2740 0-2741 0-2742 0-2743 0-2744 0-2745 0-2746 0-2747 0-2748 0-2749 0-2750 0-2751 0-2752 0-2753 0-2754 0-2755 0-2756 0-2757 0-2758 0-2759 0-2760 0-2761 0-2762 0-2763 0-2764 0-2765 0-2766 0-2767 0-2768 0-2769 0-2770 0-2771 0-2772 0-2773 0-2774 0-2775 0-2776 0-2777 0-2778 0-2779 0-2780 0-2781 0-2782 0-2783 0-2784 0-2785 0-2786 0-2787 0-2788 0-2789 0-2790 0-2791 0-2792 0-2793 0-2794 0-2795 0-2796 0-2797 0-2798 0-2799 0-2800 0-2801 0-2802 0-2803 0-2804 0-2805 0-2806 0-2807 0-2808 0-2809 0-2810 0-2811 0-2812 0-2813 0-2814 0-2815 0-2816 0-2817 0-2818 0-2819 0-2820 0-2821 0-2822 0-2823 0-2824 0-2825 0-2826 0-2827 0-2828 0-2829 0-2830 0-2831 0-2832 0-2833 0-2834 0-2835 0-2836 0-2837 0-2838 0-2839 0-2840 0-2841 0-2842 0-2843 0-2844 0-2845 0-2846 0-2847 0-2848 0-2849 0-2850 0-2851 0-2852 0-2853 0-2854 0-2855 0-2856 0-2857 0-2858 0-2859 0-2860 0-2861 0-2862 0-2863 0-2864 0-2865 0-2866 0-2867 0-2868 0-2869 0-2870 0-2871 0-2872 0-2873 0-2874 0-2875 0-2876 0-2877 0-2878 0-2879 0-2880 0-2881 0-2882 0-2883 0-2884 0-2885 0-2886 0-2887 0-2888 0-2889 0-2890 0-2891 0-2892 0-2893 0-2894 0-2895 0-2896 0-2897 0-2898 0-2899 0-2900 0-2901 0-2902 0-2903 0-2904 0-2905 0-2906 0-2907 0-2908 0-2909 0-2910 0-2911 0-2912 0-2913 0-2914 0-2915 0-2916 0-2917 0-2918 0-2919 0-2920 0-2921 0-2922 0-2923 0-2924 0-2925 0-2926 0-2927 0-2928 0-2929 0-2930 0-2931 0-2932 0-2933 0-2934 0-2935 0-2936 0-2937 0-2938 0-2939 0-2940 0-2941 0-2942 0-2943 0-2944 0-2945 0-2946} ITERATIONS Infinite LATENCY 3 RESET_LATENCY 0 CSTEPS 4 UNROLL 0 PERIOD {6.67 ns} FULL_PERIOD {6.67 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.00000000000001 %} PIPELINED Yes INITIATION 1 STAGES 4.0 CYCLES_IN 4 TOTAL_CYCLES_IN 4 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 4 NAME main TYPE LOOP DELAY {33.33 ns} PAR 0-2554 XREFS 108177 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{774 0 0-2562 {}} {258 0 0-2560 {}} {258 0 0-2559 {}} {258 0 0-2558 {}} {258 0 0-2557 {}} {258 0 0-2556 {}} {258 0 0-2555 {}} {259 0 0-2561 {}}} SUCCS {{772 0 0-2555 {}} {772 0 0-2556 {}} {772 0 0-2557 {}} {772 0 0-2558 {}} {772 0 0-2559 {}} {772 0 0-2560 {}} {772 0 0-2561 {}} {774 0 0-2562 {}}} CYCLES {}}
set a(0-2554) {CHI {0-2555 0-2556 0-2557 0-2558 0-2559 0-2560 0-2561 0-2562} ITERATIONS Infinite LATENCY 3 RESET_LATENCY 0 CSTEPS 0 UNROLL 0 PERIOD {6.67 ns} FULL_PERIOD {6.67 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.00000000000001 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 4 TOTAL_CYCLES 4 NAME core:rlp TYPE LOOP DELAY {33.33 ns} PAR {} XREFS 108178 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-2554-TOTALCYCLES) {4}
set a(0-2554-QMOD) {mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,5) {0-2590 0-2619 0-2699} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,6) {0-2592 0-2607 0-2615 0-2758 0-2793} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,0,6) 0-2605 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,1,2,1,5) {0-2623 0-2720 0-2754 0-2912 0-2924} mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(4,2) {0-2631 0-2634} mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,2) {0-2684 0-2688 0-2692 0-2696} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,3,1,10) 0-2705 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,11) {0-2715 0-2726 0-2733 0-2845 0-2864 0-2872 0-2891} mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(4,1,2) {0-2721 0-2755 0-2930} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,7,1,8) 0-2741 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,0,11) 0-2748 mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(10,1,2) {0-2788 0-2790 0-2823 0-2825} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,11,0,12) {0-2831 0-2838 0-2857 0-2884 0-2900} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11) 0-2899 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,0,5,0,6) 0-2917 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,1,2,1,6) 0-2919 mgc_ioport.mgc_out_stdreg(4,4) 0-2931 mgc_ioport.mgc_out_stdreg(2,30) 0-2939}
set a(0-2554-PROC_NAME) {core}
set a(0-2554-HIER_NAME) {/markers/core}
set a(TOP) {0-2554}

