# do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:55 on Jun 07,2023
# vcom -reportprogress 300 -93 -work work ../../src/full_adder_single_bit_arch/src/alu_and.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu_and
# -- Compiling architecture beh of alu_and
# End time: 16:21:55 on Jun 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:55 on Jun 07,2023
# vcom -reportprogress 300 -93 -work work ../../src/full_adder_single_bit_arch/src/alu_or.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu_or
# -- Compiling architecture beh of alu_or
# End time: 16:21:55 on Jun 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:55 on Jun 07,2023
# vcom -reportprogress 300 -93 -work work ../../src/full_adder_single_bit_arch/src/alu_xor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu_xor
# -- Compiling architecture beh of alu_xor
# End time: 16:21:55 on Jun 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:55 on Jun 07,2023
# vcom -reportprogress 300 -93 -work work ../../src/full_adder_single_bit_arch/src/full_adder_single_bit_arch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder_single_bit_arch
# -- Compiling architecture arch of full_adder_single_bit_arch
# End time: 16:21:55 on Jun 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:55 on Jun 07,2023
# vcom -reportprogress 300 -93 -work work ../../src/generic_adder_arch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity generic_adder_arch
# -- Compiling architecture arch of generic_adder_arch
# End time: 16:21:55 on Jun 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:55 on Jun 07,2023
# vcom -reportprogress 300 -93 -work work ../src/generic_adder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity generic_adder_tb
# -- Compiling architecture arch of generic_adder_tb
# End time: 16:21:56 on Jun 07,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" -msgmode both generic_adder_tb 
# Start time: 16:21:56 on Jun 07,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.generic_adder_tb(arch)
# Loading work.generic_adder_arch(arch)
# Loading work.full_adder_single_bit_arch(arch)
# Loading work.alu_xor(beh)
# Loading work.alu_and(beh)
# Loading work.alu_or(beh)
# ** Note: ****************** sequential testbench start ****************
#    Time: 0 ps  Iteration: 0  Region: /generic_adder_tb/sequential_stimuli
# ** Note: ****************** sequential testbench stop ****************
#    Time: 5130 ns  Iteration: 0  Region: /generic_adder_tb/sequential_stimuli
# End time: 16:26:03 on Jun 07,2023, Elapsed time: 0:04:07
# Errors: 0, Warnings: 0
