{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603522238229 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603522238241 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 24 12:20:38 2020 " "Processing started: Sat Oct 24 12:20:38 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603522238241 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603522238241 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor_phase1 -c Processor_phase1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processor_phase1 -c Processor_phase1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603522238241 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1603522238607 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603522238608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "abaclock.v 1 1 " "Found 1 design units, including 1 entities, in source file abaclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 abaclock " "Found entity 1: abaclock" {  } { { "abaclock.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/abaclock.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603522251908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603522251908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inc_testing.v 1 1 " "Found 1 design units, including 1 entities, in source file inc_testing.v" { { "Info" "ISGN_ENTITY_NAME" "1 inc_testing " "Found entity 1: inc_testing" {  } { { "inc_testing.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/inc_testing.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603522251911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603522251911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_test2.v 1 1 " "Found 1 design units, including 1 entities, in source file control_test2.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_test2 " "Found entity 1: control_test2" {  } { { "control_test2.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/control_test2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603522251914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603522251914 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 bin27.v(27) " "Verilog HDL Expression warning at bin27.v(27): truncated literal to match 7 bits" {  } { { "bin27.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/bin27.v" 27 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1603522251916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin27.v 1 1 " "Found 1 design units, including 1 entities, in source file bin27.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin27 " "Found entity 1: bin27" {  } { { "bin27.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/bin27.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603522251917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603522251917 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "control.v(28) " "Verilog HDL information at control.v(28): always construct contains both blocking and non-blocking assignments" {  } { { "control.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/control.v" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1603522251920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603522251920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603522251920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_3.v 1 1 " "Found 1 design units, including 1 entities, in source file phase_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase_3 " "Found entity 1: phase_3" {  } { { "phase_3.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603522251923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603522251923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_4.v 1 1 " "Found 1 design units, including 1 entities, in source file phase_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase_4 " "Found entity 1: phase_4" {  } { { "phase_4.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603522251925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603522251925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_2.v 1 1 " "Found 1 design units, including 1 entities, in source file phase_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase_2 " "Found entity 1: phase_2" {  } { { "phase_2.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603522251927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603522251927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_test_clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_test_clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_test_Clock_divider " "Found entity 1: clock_test_Clock_divider" {  } { { "clock_test_Clock_divider.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/clock_test_Clock_divider.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603522251928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603522251928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUS " "Found entity 1: BUS" {  } { { "BUS.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/BUS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603522251931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603522251931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_z.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_z.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_z " "Found entity 1: reg_z" {  } { { "reg_z.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/reg_z.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603522251934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603522251934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_buffer_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file read_buffer_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_buffer_8bit " "Found entity 1: read_buffer_8bit" {  } { { "read_buffer_8bit.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/read_buffer_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603522251936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603522251936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_buffer_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file read_buffer_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_buffer_16bit " "Found entity 1: read_buffer_16bit" {  } { { "read_buffer_16bit.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/read_buffer_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603522251937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603522251937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wtr_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file wtr_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 WTR_Decoder " "Found entity 1: WTR_Decoder" {  } { { "WTR_Decoder.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/WTR_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603522251939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603522251939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wta_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file wta_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 WTA_mux " "Found entity 1: WTA_mux" {  } { { "WTA_mux.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/WTA_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603522251941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603522251941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rst_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file rst_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 RST_Decoder " "Found entity 1: RST_Decoder" {  } { { "RST_Decoder.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/RST_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603522251943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603522251943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opr_demux.v 1 1 " "Found 1 design units, including 1 entities, in source file opr_demux.v" { { "Info" "ISGN_ENTITY_NAME" "1 OPR_demux " "Found entity 1: OPR_demux" {  } { { "OPR_demux.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/OPR_demux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603522251945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603522251945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inc_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file inc_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 INC_Decoder " "Found entity 1: INC_Decoder" {  } { { "INC_Decoder.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/INC_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603522251947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603522251947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603522251950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603522251950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_type3_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_type3_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_type3_8bit " "Found entity 1: reg_type3_8bit" {  } { { "reg_type3_8bit.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/reg_type3_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603522251952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603522251952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_type3_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_type3_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_type3_16bit " "Found entity 1: reg_type3_16bit" {  } { { "reg_type3_16bit.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/reg_type3_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603522251954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603522251954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_type2_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_type2_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_type2_16bit " "Found entity 1: reg_type2_16bit" {  } { { "reg_type2_16bit.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/reg_type2_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603522251956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603522251956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_type1_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_type1_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_type1_8bit " "Found entity 1: reg_type1_8bit" {  } { { "reg_type1_8bit.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/reg_type1_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603522251957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603522251957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_type1_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_type1_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_type1_16bit " "Found entity 1: reg_type1_16bit" {  } { { "reg_type1_16bit.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/reg_type1_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603522251959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603522251959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_sum.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_sum.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_SUM " "Found entity 1: reg_SUM" {  } { { "reg_SUM.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/reg_SUM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603522251961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603522251961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_ac.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_ac.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_ac " "Found entity 1: reg_ac" {  } { { "reg_ac.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/reg_ac.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603522251963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603522251963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_type3_16bit_test.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_type3_16bit_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_type3_16bit_test " "Found entity 1: reg_type3_16bit_test" {  } { { "reg_type3_16bit_test.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/reg_type3_16bit_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603522251965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603522251965 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dataout Dataout phase1.v(8) " "Verilog HDL Declaration information at phase1.v(8): object \"dataout\" differs only in case from object \"Dataout\" in the same scope" {  } { { "phase1.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase1.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1603522251966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase1.v 1 1 " "Found 1 design units, including 1 entities, in source file phase1.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase1 " "Found entity 1: phase1" {  } { { "phase1.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603522251967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603522251967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_test.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_test " "Found entity 1: alu_test" {  } { { "alu_test.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/alu_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603522251969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603522251969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603522251971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603522251971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_test.v 1 1 " "Found 1 design units, including 1 entities, in source file control_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_test " "Found entity 1: control_test" {  } { { "control_test.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/control_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603522251973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603522251973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/data_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603522251974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603522251974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_6.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_6 " "Found entity 1: counter_6" {  } { { "counter_6.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/counter_6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603522251976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603522251976 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INC inc phase_5.v(41) " "Verilog HDL Declaration information at phase_5.v(41): object \"INC\" differs only in case from object \"inc\" in the same scope" {  } { { "phase_5.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 41 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1603522251978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_5.v 1 1 " "Found 1 design units, including 1 entities, in source file phase_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase_5 " "Found entity 1: phase_5" {  } { { "phase_5.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603522251979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603522251979 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk1 inc_testing.v(17) " "Verilog HDL Implicit Net warning at inc_testing.v(17): created implicit net for \"clk1\"" {  } { { "inc_testing.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/inc_testing.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603522251979 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk1 control_test2.v(19) " "Verilog HDL Implicit Net warning at control_test2.v(19): created implicit net for \"clk1\"" {  } { { "control_test2.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/control_test2.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603522251979 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk1 control.v(20) " "Verilog HDL Implicit Net warning at control.v(20): created implicit net for \"clk1\"" {  } { { "control.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/control.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603522251979 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk2 reg_type3_16bit_test.v(9) " "Verilog HDL Implicit Net warning at reg_type3_16bit_test.v(9): created implicit net for \"clk2\"" {  } { { "reg_type3_16bit_test.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/reg_type3_16bit_test.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603522251979 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk1 control_test.v(22) " "Verilog HDL Implicit Net warning at control_test.v(22): created implicit net for \"clk1\"" {  } { { "control_test.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/control_test.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603522251979 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "conn control_test.v(25) " "Verilog HDL Implicit Net warning at control_test.v(25): created implicit net for \"conn\"" {  } { { "control_test.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/control_test.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603522251979 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk1 counter_6.v(9) " "Verilog HDL Implicit Net warning at counter_6.v(9): created implicit net for \"clk1\"" {  } { { "counter_6.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/counter_6.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603522251979 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk1 phase_5.v(58) " "Verilog HDL Implicit Net warning at phase_5.v(58): created implicit net for \"clk1\"" {  } { { "phase_5.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603522251979 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "phase_5 " "Elaborating entity \"phase_5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1603522252016 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "col phase_5.v(18) " "Output port \"col\" at phase_5.v(18) has no driver" {  } { { "phase_5.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1603522252018 "|phase_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "abaclock abaclock:clock " "Elaborating entity \"abaclock\" for hierarchy \"abaclock:clock\"" {  } { { "phase_5.v" "clock" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603522252019 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 abaclock.v(26) " "Verilog HDL assignment warning at abaclock.v(26): truncated value with size 32 to match size of target (28)" {  } { { "abaclock.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/abaclock.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603522252020 "|control_test2|abaclock:clock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:CU " "Elaborating entity \"control\" for hierarchy \"control:CU\"" {  } { { "phase_5.v" "CU" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603522252021 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control.v(29) " "Verilog HDL Case Statement information at control.v(29): all case item expressions in this case statement are onehot" {  } { { "control.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/control.v" 29 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1603522252022 "|phase_5|control:CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin27 bin27:display_reg_ROW " "Elaborating entity \"bin27\" for hierarchy \"bin27:display_reg_ROW\"" {  } { { "phase_5.v" "display_reg_ROW" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603522252069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INC_Decoder INC_Decoder:inc " "Elaborating entity \"INC_Decoder\" for hierarchy \"INC_Decoder:inc\"" {  } { { "phase_5.v" "inc" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603522252072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RST_Decoder RST_Decoder:rst " "Elaborating entity \"RST_Decoder\" for hierarchy \"RST_Decoder:rst\"" {  } { { "phase_5.v" "rst" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603522252073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WTR_Decoder WTR_Decoder:wrt " "Elaborating entity \"WTR_Decoder\" for hierarchy \"WTR_Decoder:wrt\"" {  } { { "phase_5.v" "wrt" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603522252075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_type3_8bit reg_type3_8bit:reg_ROW " "Elaborating entity \"reg_type3_8bit\" for hierarchy \"reg_type3_8bit:reg_ROW\"" {  } { { "phase_5.v" "reg_ROW" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603522252077 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 reg_type3_8bit.v(13) " "Verilog HDL assignment warning at reg_type3_8bit.v(13): truncated value with size 32 to match size of target (8)" {  } { { "reg_type3_8bit.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/reg_type3_8bit.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603522252079 "|phase_5|reg_type3_8bit:reg_ROW"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_type1_8bit reg_type1_8bit:reg_DR " "Elaborating entity \"reg_type1_8bit\" for hierarchy \"reg_type1_8bit:reg_DR\"" {  } { { "phase_5.v" "reg_DR" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603522252082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_type3_16bit reg_type3_16bit:PC " "Elaborating entity \"reg_type3_16bit\" for hierarchy \"reg_type3_16bit:PC\"" {  } { { "phase_5.v" "PC" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603522252083 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 reg_type3_16bit.v(18) " "Verilog HDL assignment warning at reg_type3_16bit.v(18): truncated value with size 32 to match size of target (16)" {  } { { "reg_type3_16bit.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/reg_type3_16bit.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603522252084 "|reg_type3_16bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OPR_demux OPR_demux:demux1 " "Elaborating entity \"OPR_demux\" for hierarchy \"OPR_demux:demux1\"" {  } { { "phase_5.v" "demux1" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603522252085 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "operand OPR_demux.v(22) " "Verilog HDL Always Construct warning at OPR_demux.v(22): variable \"operand\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "OPR_demux.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/OPR_demux.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1603522252086 "|phase_5|OPR_demux:demux1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "operand OPR_demux.v(29) " "Verilog HDL Always Construct warning at OPR_demux.v(29): variable \"operand\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "OPR_demux.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/OPR_demux.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1603522252086 "|phase_5|OPR_demux:demux1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "operand OPR_demux.v(32) " "Verilog HDL Always Construct warning at OPR_demux.v(32): variable \"operand\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "OPR_demux.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/OPR_demux.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1603522252086 "|phase_5|OPR_demux:demux1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "operand OPR_demux.v(39) " "Verilog HDL Always Construct warning at OPR_demux.v(39): variable \"operand\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "OPR_demux.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/OPR_demux.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1603522252086 "|phase_5|OPR_demux:demux1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:IRAM " "Elaborating entity \"memory\" for hierarchy \"memory:IRAM\"" {  } { { "phase_5.v" "IRAM" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603522252087 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.data_a 0 memory.v(8) " "Net \"ram.data_a\" at memory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "memory.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/memory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1603522252088 "|phase_5|memory:IRAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.waddr_a 0 memory.v(8) " "Net \"ram.waddr_a\" at memory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "memory.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/memory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1603522252088 "|phase_5|memory:IRAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.we_a 0 memory.v(8) " "Net \"ram.we_a\" at memory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "memory.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/memory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1603522252088 "|phase_5|memory:IRAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WTA_mux WTA_mux:mux1 " "Elaborating entity \"WTA_mux\" for hierarchy \"WTA_mux:mux1\"" {  } { { "phase_5.v" "mux1" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603522252089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUS BUS:A_bus " "Elaborating entity \"BUS\" for hierarchy \"BUS:A_bus\"" {  } { { "phase_5.v" "A_bus" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603522252093 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ROWout\[15\] " "Net \"ROWout\[15\]\" is missing source, defaulting to GND" {  } { { "phase_5.v" "ROWout\[15\]" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603522252243 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ROWout\[14\] " "Net \"ROWout\[14\]\" is missing source, defaulting to GND" {  } { { "phase_5.v" "ROWout\[14\]" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603522252243 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ROWout\[13\] " "Net \"ROWout\[13\]\" is missing source, defaulting to GND" {  } { { "phase_5.v" "ROWout\[13\]" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603522252243 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ROWout\[12\] " "Net \"ROWout\[12\]\" is missing source, defaulting to GND" {  } { { "phase_5.v" "ROWout\[12\]" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603522252243 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ROWout\[11\] " "Net \"ROWout\[11\]\" is missing source, defaulting to GND" {  } { { "phase_5.v" "ROWout\[11\]" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603522252243 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ROWout\[10\] " "Net \"ROWout\[10\]\" is missing source, defaulting to GND" {  } { { "phase_5.v" "ROWout\[10\]" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603522252243 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ROWout\[9\] " "Net \"ROWout\[9\]\" is missing source, defaulting to GND" {  } { { "phase_5.v" "ROWout\[9\]" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603522252243 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ROWout\[8\] " "Net \"ROWout\[8\]\" is missing source, defaulting to GND" {  } { { "phase_5.v" "ROWout\[8\]" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603522252243 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1603522252243 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ROWout\[15\] " "Net \"ROWout\[15\]\" is missing source, defaulting to GND" {  } { { "phase_5.v" "ROWout\[15\]" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603522252245 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ROWout\[14\] " "Net \"ROWout\[14\]\" is missing source, defaulting to GND" {  } { { "phase_5.v" "ROWout\[14\]" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603522252245 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ROWout\[13\] " "Net \"ROWout\[13\]\" is missing source, defaulting to GND" {  } { { "phase_5.v" "ROWout\[13\]" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603522252245 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ROWout\[12\] " "Net \"ROWout\[12\]\" is missing source, defaulting to GND" {  } { { "phase_5.v" "ROWout\[12\]" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603522252245 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ROWout\[11\] " "Net \"ROWout\[11\]\" is missing source, defaulting to GND" {  } { { "phase_5.v" "ROWout\[11\]" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603522252245 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ROWout\[10\] " "Net \"ROWout\[10\]\" is missing source, defaulting to GND" {  } { { "phase_5.v" "ROWout\[10\]" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603522252245 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ROWout\[9\] " "Net \"ROWout\[9\]\" is missing source, defaulting to GND" {  } { { "phase_5.v" "ROWout\[9\]" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603522252245 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ROWout\[8\] " "Net \"ROWout\[8\]\" is missing source, defaulting to GND" {  } { { "phase_5.v" "ROWout\[8\]" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603522252245 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1603522252245 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ROWout\[15\] " "Net \"ROWout\[15\]\" is missing source, defaulting to GND" {  } { { "phase_5.v" "ROWout\[15\]" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603522252246 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ROWout\[14\] " "Net \"ROWout\[14\]\" is missing source, defaulting to GND" {  } { { "phase_5.v" "ROWout\[14\]" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603522252246 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ROWout\[13\] " "Net \"ROWout\[13\]\" is missing source, defaulting to GND" {  } { { "phase_5.v" "ROWout\[13\]" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603522252246 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ROWout\[12\] " "Net \"ROWout\[12\]\" is missing source, defaulting to GND" {  } { { "phase_5.v" "ROWout\[12\]" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603522252246 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ROWout\[11\] " "Net \"ROWout\[11\]\" is missing source, defaulting to GND" {  } { { "phase_5.v" "ROWout\[11\]" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603522252246 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ROWout\[10\] " "Net \"ROWout\[10\]\" is missing source, defaulting to GND" {  } { { "phase_5.v" "ROWout\[10\]" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603522252246 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ROWout\[9\] " "Net \"ROWout\[9\]\" is missing source, defaulting to GND" {  } { { "phase_5.v" "ROWout\[9\]" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603522252246 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ROWout\[8\] " "Net \"ROWout\[8\]\" is missing source, defaulting to GND" {  } { { "phase_5.v" "ROWout\[8\]" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1603522252246 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1603522252246 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "memory:IRAM\|ram " "RAM logic \"memory:IRAM\|ram\" is uninferred due to inappropriate RAM size" {  } { { "memory.v" "ram" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/memory.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1603522252581 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1603522252581 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "64 61 C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/db/Processor_phase1.ram0_memory_e411fb78.hdl.mif " "Memory depth (64) in the design file differs from memory depth (61) in the Memory Initialization File \"C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/db/Processor_phase1.ram0_memory_e411fb78.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1603522252583 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/db/Processor_phase1.ram0_memory_e411fb78.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/db/Processor_phase1.ram0_memory_e411fb78.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1603522252583 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "12 " "12 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1603522252819 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "bus_out\[4\] GND " "Pin \"bus_out\[4\]\" is stuck at GND" {  } { { "phase_5.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603522252858 "|phase_5|bus_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_out\[5\] GND " "Pin \"bus_out\[5\]\" is stuck at GND" {  } { { "phase_5.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603522252858 "|phase_5|bus_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_out\[6\] GND " "Pin \"bus_out\[6\]\" is stuck at GND" {  } { { "phase_5.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603522252858 "|phase_5|bus_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_out\[7\] GND " "Pin \"bus_out\[7\]\" is stuck at GND" {  } { { "phase_5.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603522252858 "|phase_5|bus_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col GND " "Pin \"col\" is stuck at GND" {  } { { "phase_5.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603522252858 "|phase_5|col"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctrlsig_out\[0\] GND " "Pin \"ctrlsig_out\[0\]\" is stuck at GND" {  } { { "phase_5.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603522252858 "|phase_5|ctrlsig_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctrlsig_out\[1\] GND " "Pin \"ctrlsig_out\[1\]\" is stuck at GND" {  } { { "phase_5.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603522252858 "|phase_5|ctrlsig_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctrlsig_out\[7\] GND " "Pin \"ctrlsig_out\[7\]\" is stuck at GND" {  } { { "phase_5.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603522252858 "|phase_5|ctrlsig_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ctrlsig_out\[9\] GND " "Pin \"ctrlsig_out\[9\]\" is stuck at GND" {  } { { "phase_5.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603522252858 "|phase_5|ctrlsig_out[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1603522252858 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1603522252953 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "27 " "27 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1603522253361 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/output_files/Processor_phase1.map.smsg " "Generated suppressed messages file C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/output_files/Processor_phase1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603522253421 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1603522253642 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603522253642 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrlsig_in\[0\] " "No output dependent on input pin \"ctrlsig_in\[0\]\"" {  } { { "phase_5.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603522253801 "|phase_5|ctrlsig_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrlsig_in\[1\] " "No output dependent on input pin \"ctrlsig_in\[1\]\"" {  } { { "phase_5.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603522253801 "|phase_5|ctrlsig_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrlsig_in\[2\] " "No output dependent on input pin \"ctrlsig_in\[2\]\"" {  } { { "phase_5.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603522253801 "|phase_5|ctrlsig_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrlsig_in\[3\] " "No output dependent on input pin \"ctrlsig_in\[3\]\"" {  } { { "phase_5.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603522253801 "|phase_5|ctrlsig_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrlsig_in\[4\] " "No output dependent on input pin \"ctrlsig_in\[4\]\"" {  } { { "phase_5.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603522253801 "|phase_5|ctrlsig_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrlsig_in\[5\] " "No output dependent on input pin \"ctrlsig_in\[5\]\"" {  } { { "phase_5.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603522253801 "|phase_5|ctrlsig_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrlsig_in\[6\] " "No output dependent on input pin \"ctrlsig_in\[6\]\"" {  } { { "phase_5.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603522253801 "|phase_5|ctrlsig_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrlsig_in\[7\] " "No output dependent on input pin \"ctrlsig_in\[7\]\"" {  } { { "phase_5.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603522253801 "|phase_5|ctrlsig_in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrlsig_in\[8\] " "No output dependent on input pin \"ctrlsig_in\[8\]\"" {  } { { "phase_5.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603522253801 "|phase_5|ctrlsig_in[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrlsig_in\[9\] " "No output dependent on input pin \"ctrlsig_in\[9\]\"" {  } { { "phase_5.v" "" { Text "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603522253801 "|phase_5|ctrlsig_in[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1603522253801 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "198 " "Implemented 198 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1603522253802 ""} { "Info" "ICUT_CUT_TM_OPINS" "54 " "Implemented 54 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1603522253802 ""} { "Info" "ICUT_CUT_TM_LCELLS" "129 " "Implemented 129 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1603522253802 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1603522253802 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4756 " "Peak virtual memory: 4756 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603522253885 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 24 12:20:53 2020 " "Processing ended: Sat Oct 24 12:20:53 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603522253885 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603522253885 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603522253885 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603522253885 ""}
