m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/haraldbid/.local/share/Trash/files/Modulation_DTU/fpga_design/sims
Ebuffer_rx
Z0 w1624141978
Z1 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z2 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 749
Z3 d/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/sims
Z4 8/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/buffer_rx.vhd
Z5 F/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/buffer_rx.vhd
l0
L9 1
V[5<z2CCK?J0jzWXMPSU3k0
!s100 g3gj>V7M6nEIV7S0I5zoT3
Z6 OV;C;2020.1;71
32
Z7 !s110 1624437505
!i10b 1
Z8 !s108 1624437505.000000
Z9 !s90 -reportprogress|300|-work|SIM_SENDERTOP_WORK|-2002|-explicit|-stats=none|/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/buffer_rx.vhd|
Z10 !s107 /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/buffer_rx.vhd|
!i113 1
Z11 o-work SIM_SENDERTOP_WORK -2002 -explicit
Z12 tExplicit 1 CvgOpt 0
Aarch
R1
R2
DEx4 work 9 buffer_rx 0 22 [5<z2CCK?J0jzWXMPSU3k0
!i122 749
l26
L18 98
VHfE:K76fTP4RH3Phoz:TC2
!s100 iN[@>hLW0?EWBQ1oMm=o43
R6
32
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Ebuffer_rx_tb
Z13 w1623917591
Z14 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
R1
R2
!i122 756
R3
Z15 8/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/buffer_rx_tb.vhd
Z16 F/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/buffer_rx_tb.vhd
l0
L5 1
VZ]iCNQk4[F6_FLl;[30D20
!s100 WRQ<:PeSdT<0Vzeog44?43
R6
32
R7
!i10b 1
R8
Z17 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/buffer_rx_tb.vhd|
Z18 !s107 /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/buffer_rx_tb.vhd|
!i113 1
Z19 o-work work -2002 -explicit
R12
Abehavior
R14
R1
R2
DEx4 work 12 buffer_rx_tb 0 22 Z]iCNQk4[F6_FLl;[30D20
!i122 756
l27
L8 88
VFXRbm;aZ0MFiWcRkQE`Wi3
!s100 aQCOdWhUXLm4i9Ab8;k?;2
R6
32
R7
!i10b 1
R8
R17
R18
!i113 1
R19
R12
Ebuffer_tx
Z20 w1623670791
R1
R2
!i122 743
R3
Z21 8/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/buffer_tx.vhd
Z22 F/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/buffer_tx.vhd
l0
L9 1
VF37`F`cja6iUQFCXo5J<@1
!s100 ;_>94c=@8RDnjOcXDnAM40
R6
32
Z23 !s110 1624437504
!i10b 1
Z24 !s108 1624437504.000000
Z25 !s90 -reportprogress|300|-work|SIM_SENDERTOP_WORK|-2002|-explicit|-stats=none|/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/buffer_tx.vhd|
Z26 !s107 /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/buffer_tx.vhd|
!i113 1
R11
R12
Aarch
R1
R2
DEx4 work 9 buffer_tx 0 22 F37`F`cja6iUQFCXo5J<@1
!i122 743
l25
L18 81
V3ndHPh4[Gj2RFo7^;?V2U1
!s100 YQ;aL_N[CAJ:gZV06Gd;l2
R6
32
R23
!i10b 1
R24
R25
R26
!i113 1
R11
R12
Ebuffer_tx_tb
Z27 w1623919207
R1
R2
!i122 765
R3
Z28 8/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/buffer_tx_tb.vhd
Z29 F/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/buffer_tx_tb.vhd
l0
L5 1
VCDTG8P;aK3AO6K6zhVPS[3
!s100 L>DbL`XK2M6LQ<dCBCTID0
R6
32
Z30 !s110 1624437506
!i10b 1
Z31 !s108 1624437506.000000
Z32 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/buffer_tx_tb.vhd|
Z33 !s107 /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/buffer_tx_tb.vhd|
!i113 1
R19
R12
Abehavior
R1
R2
DEx4 work 12 buffer_tx_tb 0 22 CDTG8P;aK3AO6K6zhVPS[3
!i122 765
l28
L8 91
V>dP:k>1NUeHOnZ1WHSGjh3
!s100 IMR8mVN]]HQBGCEV85Wjj3
R6
32
R30
!i10b 1
R31
R32
R33
!i113 1
R19
R12
Ecos_gen
Z34 w1624438086
Z35 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z36 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
R1
R2
!i122 770
R3
Z37 8/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/cos_gen.vhd
Z38 F/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/cos_gen.vhd
l0
L5 1
VmbciK`GABIU<LANg8d<FR3
!s100 VBVe6?42SFmZO?kA=C=mi0
R6
32
Z39 !s110 1624438098
!i10b 1
Z40 !s108 1624438098.000000
Z41 !s90 -reportprogress|300|-work|SIM_SENDERTOP_WORK|-2002|-explicit|-stats=none|/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/cos_gen.vhd|
Z42 !s107 /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/cos_gen.vhd|
!i113 1
R11
R12
Artl
R35
R36
R1
R2
Z43 DEx4 work 7 cos_gen 0 22 mbciK`GABIU<LANg8d<FR3
!i122 770
l24
Z44 L20 46
V>Q45`fL;<eNh<W==P@<<[1
!s100 T6``eoedA_m3>:@L4TI>X2
R6
32
R39
!i10b 1
R40
R41
R42
!i113 1
R11
R12
Edemodulator
Z45 w1623680206
R14
R1
R2
!i122 754
R3
Z46 8/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/demodulator.vhd
Z47 F/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/demodulator.vhd
l0
L5 1
VWO;_oiX::U]f>>_UKN5z>3
!s100 WYXcoS@;XHzf6nMh=iBd60
R6
32
R7
!i10b 1
R8
Z48 !s90 -reportprogress|300|-work|SIM_SENDERTOP_WORK|-2002|-explicit|-stats=none|/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/demodulator.vhd|
Z49 !s107 /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/demodulator.vhd|
!i113 1
R11
R12
Aarch
R14
R1
R2
DEx4 work 11 demodulator 0 22 WO;_oiX::U]f>>_UKN5z>3
!i122 754
l37
L13 39
VU]iAATX7JIjSR_AOgYnCX2
!s100 E1`7W5zBZ8KP90G^Y>U?<0
R6
32
R7
!i10b 1
R8
R48
R49
!i113 1
R11
R12
Emod_conv_rx_new
Z50 w1624273190
R14
R1
R2
!i122 761
R3
Z51 8/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/RX/conv_rx_new.vhd
Z52 F/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/RX/conv_rx_new.vhd
l0
L6 1
VdkQK8[g5gj:GjDI;7a8JF0
!s100 186nXd3l=UiFT4b`VA_WN3
R6
32
R30
!i10b 1
R31
Z53 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/RX/conv_rx_new.vhd|
Z54 !s107 /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/RX/conv_rx_new.vhd|
!i113 1
R19
R12
Artl
R14
R1
R2
DEx4 work 15 mod_conv_rx_new 0 22 dkQK8[g5gj:GjDI;7a8JF0
!i122 761
l61
L52 90
VbBi_[zRl?6z3bWj0@Ef?m1
!s100 bz[DKa6zMOG_=ZmobCn3i1
R6
32
R30
!i10b 1
R31
R53
R54
!i113 1
R19
R12
Emod_convolution
Z55 w1624273147
R14
R1
R2
!i122 757
R3
Z56 8/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/TX/mod_conv_new.vhd
Z57 F/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/TX/mod_conv_new.vhd
l0
L4 1
VU1g0=``Fj?8h>@^BW?Umk1
!s100 X7;QZTU:UDz@4BB;m:3>f0
R6
32
R7
!i10b 1
R8
Z58 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/TX/mod_conv_new.vhd|
Z59 !s107 /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/TX/mod_conv_new.vhd|
!i113 1
R19
R12
Artl
R14
R1
R2
DEx4 work 15 mod_convolution 0 22 U1g0=``Fj?8h>@^BW?Umk1
!i122 757
l55
L47 78
V9oSH>W@b=?ODF=>Wb@eeZ1
!s100 DUgMoIg<I?cm?bB6WH6UO1
R6
32
R7
!i10b 1
R8
R58
R59
!i113 1
R19
R12
Emod_deconv
Z60 w1623760274
R14
R1
R2
!i122 762
R3
Z61 8/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/RX/mod_deconv_new.vhd
Z62 F/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/RX/mod_deconv_new.vhd
l0
L5 1
V7_fQCz7O66VOX3o9hcDoh0
!s100 dNW0W<2MhZ<KDV>h3>OD70
R6
32
R30
!i10b 1
R31
Z63 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/RX/mod_deconv_new.vhd|
Z64 !s107 /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/RX/mod_deconv_new.vhd|
!i113 1
R19
R12
Artl
R14
R1
R2
DEx4 work 10 mod_deconv 0 22 7_fQCz7O66VOX3o9hcDoh0
!i122 762
l28
L22 57
VQYjKUkh<L]aUW[9FZ1_:B1
!s100 J3feh[kjjf2UGkdA5f0fQ1
R6
32
R30
!i10b 1
R31
R63
R64
!i113 1
R19
R12
Emod_deshaper
Z65 w1623667513
R14
R1
R2
!i122 458
R3
Z66 8/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/RX/mod_deshaper.vhd
Z67 F/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/RX/mod_deshaper.vhd
l0
L5 1
VbZ27OFZ0?3L]RffBlAm062
!s100 4f;9@K[1;dnLB9WCPbEal2
R6
32
Z68 !s110 1623742449
!i10b 1
Z69 !s108 1623742449.000000
Z70 !s90 -reportprogress|300|-work|SIM_SENDERTOP_WORK|-2002|-explicit|-stats=none|/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/RX/mod_deshaper.vhd|
Z71 !s107 /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/RX/mod_deshaper.vhd|
!i113 1
R11
R12
Artl
R14
R1
R2
DEx4 work 12 mod_deshaper 0 22 bZ27OFZ0?3L]RffBlAm062
!i122 458
l29
L22 68
VzFE8<4Bz683>`[l4jC_g:3
!s100 g_Ao<kO]:7X_V^9GSGV^V3
R6
32
R68
!i10b 1
R69
R70
R71
!i113 1
R11
R12
Emod_interface_rx
Z72 w1623761282
R1
R2
!i122 763
R3
Z73 8/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/RX/MOD_interface_rx.vhd
Z74 F/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/RX/MOD_interface_rx.vhd
l0
L3 1
V;F[HioVBn>JjnH3P_fH4X3
!s100 ;@b?PiFEUkZB6]<17bQ_c0
R6
32
R30
!i10b 1
R31
Z75 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/RX/MOD_interface_rx.vhd|
Z76 !s107 /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/RX/MOD_interface_rx.vhd|
!i113 1
R19
R12
Artl
R1
R2
DEx4 work 16 mod_interface_rx 0 22 ;F[HioVBn>JjnH3P_fH4X3
!i122 763
l24
L21 21
Vh;hzG:TFlbQoVcENWSn0V0
!s100 <X7h0R8Y4JN^H8ezHIH7k0
R6
32
R30
!i10b 1
R31
R75
R76
!i113 1
R19
R12
Emod_interface_tx
Z77 w1623840363
R35
R36
R14
R1
R2
!i122 758
R3
Z78 8/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/TX/Mod_interface_TX.vhd
Z79 F/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/TX/Mod_interface_TX.vhd
l0
L5 1
VVUjN@J74_c3`cm2@]jbRF0
!s100 l84K8e0Z7e0Xl]3?Ki7]U3
R6
32
R30
!i10b 1
R8
Z80 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/TX/Mod_interface_TX.vhd|
Z81 !s107 /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/TX/Mod_interface_TX.vhd|
!i113 1
R19
R12
Artl
R35
R36
R14
R1
R2
DEx4 work 16 mod_interface_tx 0 22 VUjN@J74_c3`cm2@]jbRF0
!i122 758
l30
L23 65
VA@jzSlT27FFj^VBJN1;1U3
!s100 LTjXSHoeEGz:oGEXE>H_f3
R6
32
R30
!i10b 1
R8
R80
R81
!i113 1
R19
R12
Emod_shaper
Z82 w1623758076
R14
R1
R2
!i122 759
R3
Z83 8/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/TX/mod_shaper.vhd
Z84 F/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/TX/mod_shaper.vhd
l0
L5 1
VU`?FbS9VLU9M2VdV?^oDB1
!s100 ]>N>il^dXJeK@oc4Y1?jh1
R6
32
R30
!i10b 1
R31
Z85 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/TX/mod_shaper.vhd|
Z86 !s107 /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/TX/mod_shaper.vhd|
!i113 1
R19
R12
Artl
R14
R1
R2
DEx4 work 10 mod_shaper 0 22 U`?FbS9VLU9M2VdV?^oDB1
!i122 759
l28
L22 74
VneP_;5>UjDd[;[C[j35j:0
!s100 k:OIXO2NFFN@MUgoRjdB90
R6
32
R30
!i10b 1
R31
R85
R86
!i113 1
R19
R12
Emodulation_final_tb
Z87 w1624268268
Z88 DPx4 ieee 16 std_logic_textio 0 22 ^l:n6VFdg74Q?CKDhjD]D3
R14
R1
R2
!i122 767
R3
Z89 8/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/modulation_FINAL_TB.vhd
Z90 F/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/modulation_FINAL_TB.vhd
l0
L7 1
V>hKMcT]3S7VS_NhX98?Qz1
!s100 j<3eHa4JOIg;AljM4_Kb@2
R6
32
R30
!i10b 1
R31
Z91 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/modulation_FINAL_TB.vhd|
Z92 !s107 /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/modulation_FINAL_TB.vhd|
!i113 1
R19
R12
Abehavior
R88
R14
R1
R2
DEx4 work 19 modulation_final_tb 0 22 >hKMcT]3S7VS_NhX98?Qz1
!i122 767
l34
L10 133
VU6B@H^a6n[PE??`5LGkb_3
!s100 bloCkh1?XM>LTfZ^3ON>T3
R6
32
R30
!i10b 1
R31
R91
R92
!i113 1
R19
R12
Emodulation_top
Z93 w1624265491
R1
R2
!i122 687
R3
Z94 8/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/modulation_top_sim.vhd
Z95 F/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/modulation_top_sim.vhd
l0
L4 1
VB6c1^QgmcKeB^HED^iXN43
!s100 KHYTlPY[]La3a<;H]k2bK1
R6
32
Z96 !s110 1624265551
!i10b 1
Z97 !s108 1624265551.000000
Z98 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/modulation_top_sim.vhd|
Z99 !s107 /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/modulation_top_sim.vhd|
!i113 1
R19
R12
Aloopback_arch
R1
R2
DEx4 work 14 modulation_top 0 22 B6c1^QgmcKeB^HED^iXN43
!i122 687
l56
L18 73
Vf<aa^hT;[5lGCee`F[OU92
!s100 DAZCnDkP]CSK1hNN[2YUW0
R6
32
R96
!i10b 1
R97
R98
R99
!i113 1
R19
R12
Emodulation_top_sim
Z100 w1624266352
R1
R2
!i122 766
R3
R94
R95
l0
L4 1
VibANFTJGe2odBjeZK;5k_1
!s100 1Kg2VCEB?kEG4P_UU<U3@2
R6
32
R30
!i10b 1
R31
R98
R99
!i113 1
R19
R12
Aloopback_arch
R1
R2
DEx4 work 18 modulation_top_sim 0 22 ibANFTJGe2odBjeZK;5k_1
!i122 766
l44
L17 52
VgZfDjciM32e_7<FIzeS<`0
!s100 fVFa3B[RKN4SPJJ9;>fT41
R6
32
R30
!i10b 1
R31
R98
R99
!i113 1
R19
R12
Emodulation_top_tb
Z101 w1624264257
R88
R14
R1
R2
!i122 750
R3
Z102 8/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/modulation_top_tb.vhd
Z103 F/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/modulation_top_tb.vhd
l0
L7 1
V=aDKQAkj7eOMeTMf4S??I1
!s100 YZPRoN8=MlV@_i4ka981W0
R6
32
R7
!i10b 1
R8
Z104 !s90 -reportprogress|300|-work|SIM_SENDERTOP_WORK|-2002|-explicit|-stats=none|/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/modulation_top_tb.vhd|
Z105 !s107 /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/modulation_top_tb.vhd|
!i113 1
R11
R12
Abehavior
R88
R14
R1
R2
DEx4 work 17 modulation_top_tb 0 22 =aDKQAkj7eOMeTMf4S??I1
!i122 750
l40
L10 123
V=iK<DE5b9TUkn50PATRb<2
!s100 [W@:IdhI2kLhnM^[Kz5fl0
R6
32
R7
!i10b 1
R8
R104
R105
!i113 1
R11
R12
Emodulator
Z106 w1623667430
R1
R2
!i122 745
R3
Z107 8/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/modulator.vhd
Z108 F/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/modulator.vhd
l0
L4 1
V2^bODY`RJlHJSJ];e;aem1
!s100 >^6VROJ<k08@]Ji=z7JL12
R6
32
R23
!i10b 1
R24
Z109 !s90 -reportprogress|300|-work|SIM_SENDERTOP_WORK|-2002|-explicit|-stats=none|/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/modulator.vhd|
Z110 !s107 /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/modulator.vhd|
!i113 1
R11
R12
Aarch
R1
R2
DEx4 work 9 modulator 0 22 2^bODY`RJlHJSJ];e;aem1
!i122 745
l41
L13 44
V9=e7FA]P?MFI4M3R=_8fk1
!s100 :HFZX7HYLRo?ME@DXH6iR1
R6
32
R23
!i10b 1
R24
R109
R110
!i113 1
R11
R12
Ereciever
Z111 w1624268757
R1
R2
!i122 751
R3
Z112 8/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/reciever.vhd
Z113 F/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/reciever.vhd
l0
L5 1
VjdJ^oEJm4;o`^?d:DGQa10
!s100 Odc3KzS:bCk6YjWh5z_bg1
R6
32
R7
!i10b 1
R8
Z114 !s90 -reportprogress|300|-work|SIM_SENDERTOP_WORK|-2002|-explicit|-stats=none|/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/reciever.vhd|
Z115 !s107 /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/reciever.vhd|
!i113 1
R11
R12
Aloopback_arch
R1
R2
DEx4 work 8 reciever 0 22 jdJ^oEJm4;o`^?d:DGQa10
!i122 751
l19
L14 42
VI7=FMDV]_f>MOON@kG3?31
!s100 4^4H`BMf:A_hg_fg6lh1b1
R6
32
R7
!i10b 1
R8
R114
R115
!i113 1
R11
R12
Ereciever_top
Z116 w1623922453
R1
R2
!i122 752
R3
Z117 8/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/reciever_top.vhd
Z118 F/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/reciever_top.vhd
l0
L4 1
VCfLJGcYzDCmToPE0;Q^bC2
!s100 6GVQ0noTU4YaB8ZK]GK@Q0
R6
32
R7
!i10b 1
R8
Z119 !s90 -reportprogress|300|-work|SIM_SENDERTOP_WORK|-2002|-explicit|-stats=none|/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/reciever_top.vhd|
Z120 !s107 /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/reciever_top.vhd|
!i113 1
R11
R12
Aloopback_arch
R1
R2
DEx4 work 12 reciever_top 0 22 CfLJGcYzDCmToPE0;Q^bC2
!i122 752
l58
L15 74
VTGk_Z9>N;jYTiZU5E2ULf2
!s100 NDTTGldM8:fjo@Ko3L6a13
R6
32
R7
!i10b 1
R8
R119
R120
!i113 1
R11
R12
Ereciever_top_tb
Z121 w1623833855
R88
R14
R1
R2
!i122 755
R3
Z122 8/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/reciever_top_tb.vhd
Z123 F/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/reciever_top_tb.vhd
l0
L7 1
V;:G]Phdiz_Nf57]Z0_16=3
!s100 ?]IfQ38Y`[`Ree9>X:oDn3
R6
32
R7
!i10b 1
R8
Z124 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/reciever_top_tb.vhd|
Z125 !s107 /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/reciever_top_tb.vhd|
!i113 1
R19
R12
Abehavior
R88
R14
R1
R2
DEx4 work 15 reciever_top_tb 0 22 ;:G]Phdiz_Nf57]Z0_16=3
!i122 755
l33
L10 84
VMMZRGVQP7<CO@d]SbJZSd2
!s100 TH_7E>f7KzMB]>JLI0Boe2
R6
32
R7
!i10b 1
R8
R124
R125
!i113 1
R19
R12
Erx_modulation_top
R72
R1
R2
!i122 764
R3
Z126 8/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/RX/RX_modulation_top.vhd
Z127 F/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/RX/RX_modulation_top.vhd
l0
L6 1
Vi;7KhFEG2c1ojDQOk[KQQ3
!s100 NRlTa]WgBKXaHO4YVgKZR1
R6
32
R30
!i10b 1
R31
Z128 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/RX/RX_modulation_top.vhd|
Z129 !s107 /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/RX/RX_modulation_top.vhd|
!i113 1
R19
R12
Artl
R1
R2
DEx4 work 17 rx_modulation_top 0 22 i;7KhFEG2c1ojDQOk[KQQ3
!i122 764
l65
L26 90
VA:jG=2oZ=cmJg;3nXIMba1
!s100 [9gefCKUIC8Ei1jLL3ZYG3
R6
32
R30
!i10b 1
R31
R128
R129
!i113 1
R19
R12
Esender_top
Z130 w1624360434
R1
R2
!i122 746
R3
Z131 8/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/sender_top.vhd
Z132 F/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/sender_top.vhd
l0
L4 1
VUoDRcCni=]Jf:0XI6OS=j0
!s100 iS5;M`DgHlX2NOD[5HGzK3
R6
32
R23
!i10b 1
R24
Z133 !s90 -reportprogress|300|-work|SIM_SENDERTOP_WORK|-2002|-explicit|-stats=none|/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/sender_top.vhd|
Z134 !s107 /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/sender_top.vhd|
!i113 1
R11
R12
Aarch
R1
R2
DEx4 work 10 sender_top 0 22 UoDRcCni=]Jf:0XI6OS=j0
!i122 746
l78
L15 116
VjUMOQ=6SX;=iaJ9ahAM=c1
!s100 S<d1<faEBFFLbzAl8@]Jf2
R6
32
R23
!i10b 1
R24
R133
R134
!i113 1
R11
R12
Esender_top_tb
Z135 w1624437890
R88
R14
R1
R2
!i122 769
R3
Z136 8/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/sender_top_tb.vhd
Z137 F/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/sender_top_tb.vhd
l0
L7 1
VL8UbjTabn>N;QE44=153j1
!s100 ]9idKfK2VK^Kb8:6fD;3F3
R6
32
Z138 !s110 1624437904
!i10b 1
Z139 !s108 1624437903.000000
Z140 !s90 -reportprogress|300|-work|SIM_SENDERTOP_WORK|-2002|-explicit|-stats=none|/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/sender_top_tb.vhd|
Z141 !s107 /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/sender_top_tb.vhd|
!i113 1
R11
R12
Abehavior
R88
R14
R1
R2
DEx4 work 13 sender_top_tb 0 22 L8UbjTabn>N;QE44=153j1
!i122 769
l34
L10 120
V^::B_H^>kQf@z5<IMF6:X3
!s100 ekYKGS0TT47?<=8f5OTiV3
R6
32
R138
!i10b 1
R139
R140
R141
!i113 1
R11
R12
Esin_gen
Z142 w1623666010
R35
R36
R1
R2
!i122 748
R3
Z143 8/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/sin_gen.vhd
Z144 F/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/sin_gen.vhd
l0
L8 1
VA8oP78c>V3>6nE`<NJ2G30
!s100 d>IUGg@OG76R?lnC=9c]?0
R6
32
R7
!i10b 1
R24
Z145 !s90 -reportprogress|300|-work|SIM_SENDERTOP_WORK|-2002|-explicit|-stats=none|/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/sin_gen.vhd|
Z146 !s107 /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/sin_gen.vhd|
!i113 1
R11
R12
Artl
R35
R36
R1
R2
DEx4 work 7 sin_gen 0 22 A8oP78c>V3>6nE`<NJ2G30
!i122 748
l28
L24 51
V<Tk]GCNF6<One5PnIHB0^1
!s100 >lzj6EYISP4DDXX8V;SmL1
R6
32
R7
!i10b 1
R24
R145
R146
!i113 1
R11
R12
Esync
Z147 w1623679924
R1
R2
!i122 753
R3
Z148 8/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/sync.vhd
Z149 F/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/sync.vhd
l0
L4 1
VM_8FFJ33E0CKXHoI8g4lE1
!s100 :M=D45>R@@:S_9dX_IfM23
R6
32
R7
!i10b 1
R8
Z150 !s90 -reportprogress|300|-work|SIM_SENDERTOP_WORK|-2002|-explicit|-stats=none|/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/sync.vhd|
Z151 !s107 /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/ReferenceDesign_2021_April/hdl/sync.vhd|
!i113 1
R11
R12
Aarch
R1
R2
DEx4 work 4 sync 0 22 M_8FFJ33E0CKXHoI8g4lE1
!i122 753
l16
L13 10
Ve5OHlAbIh[aP=ISk@ANoe2
!s100 NVZ1VBf4`U_[bd4Gm<bG;3
R6
32
R7
!i10b 1
R8
R150
R151
!i113 1
R11
R12
Etest_controller_tb
w1623668423
R88
R14
R1
R2
!i122 16
R3
R136
R137
l0
L7 1
V1ocURPIoc>f;JZI@:CCLj0
!s100 Gb8e7oGoNAD_nDQz:SSjF2
R6
32
!s110 1623668428
!i10b 1
!s108 1623668428.000000
R140
R141
!i113 1
R11
R12
Etx_modulation_top
Z152 w1623760291
R14
R1
R2
!i122 760
R3
Z153 8/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/TX/TX_modulation_top.vhd
Z154 F/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/TX/TX_modulation_top.vhd
l0
L9 1
VlDJ2;[L;KoUeDZc<0VP[B2
!s100 VZI6d=O?:<AA7h:<R9cEP3
R6
32
R30
!i10b 1
R31
Z155 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/TX/TX_modulation_top.vhd|
Z156 !s107 /home/haraldbid/Projects/GIT/modulation_dtu/Modulation_DTU/fpga_design/vhdl_code/TX/TX_modulation_top.vhd|
!i113 1
R19
R12
Artl
R14
R1
R2
DEx4 work 17 tx_modulation_top 0 22 lDJ2;[L;KoUeDZc<0VP[B2
!i122 760
l65
L34 68
VKDhEY:Q>S`A81g9K9D?bb1
!s100 Q>>fZMWAdT:mOR4;PKM8A3
R6
32
R30
!i10b 1
R31
R155
R156
!i113 1
R19
R12
