/*
 * hal_gpio.c- Sigmastar
 *
 * Copyright (c) [2019~2020] SigmaStar Technology.
 *
 *
 * This software is licensed under the terms of the GNU General Public
 * License version 2, as published by the Free Software Foundation, and
 * may be copied, distributed, and modified under those terms.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License version 2 for more details.
 *
 */

#include <gpio_os.h>
#include <hal_gpio.h>
#include <gpio.h>
#include <padmux.h>
#include <hal_pinmux.h>

#define GPIO_DBG 0
#if GPIO_DBG
#define gpio_err(args...) printk(args)
#else
#define gpio_err(args...)
#endif

typedef struct hal_gpio_spe_gpioinfo
{
    u16 pad_id;
    u32 base;
    u16 offset;
    u16 mask;
    u16 val;
} hal_gpio_s_info;

typedef struct hal_gpio_spe_gpiolist
{
    u32                    size;
    const hal_gpio_s_info *gpio;
} hal_gpio_s_list;

#define SDPLL_BANK           0x141900
#define EMMC_BANK            0x141a00
#define REG_DS0              0x23 << 1
#define REG_DS0_MODE_MASK    BIT0
#define REG_DS1              0x24 << 1
#define REG_DS1_MODE_MASK    BIT1
#define REG_DS2              0x25 << 1
#define REG_DS2_MODE_MASK    BIT2
#define REG_DS3              0x26 << 1
#define REG_DS3_MODE_MASK    BIT3
#define REG_EMMC             0X45 << 1
#define REG_EMMC_MODE_MASK_0 BIT0
#define REG_EMMC_MODE_MASK_1 BIT1
#define REG_EMMC_MODE_MASK_2 BIT2

const hal_gpio_s_info sd0_gpio0[] = {
    {PAD_SD0_GPIO0, SDPLL_BANK, REG_DS0, REG_DS0_MODE_MASK, BIT8},
    {PAD_SD0_GPIO0, SDPLL_BANK, REG_DS1, REG_DS1_MODE_MASK, BIT8},
    {PAD_SD0_GPIO0, SDPLL_BANK, REG_DS2, REG_DS2_MODE_MASK, BIT8},
};
const hal_gpio_s_info sd0_vctrl[] = {
    {PAD_SD0_VCTRL, SDPLL_BANK, REG_DS0, REG_DS0_MODE_MASK, BIT7},
    {PAD_SD0_VCTRL, SDPLL_BANK, REG_DS1, REG_DS1_MODE_MASK, BIT7},
    {PAD_SD0_VCTRL, SDPLL_BANK, REG_DS2, REG_DS2_MODE_MASK, BIT7},
};
const hal_gpio_s_info sd0_cdz[] = {
    {PAD_SD0_CDZ, SDPLL_BANK, REG_DS0, REG_DS0_MODE_MASK, BIT6},
    {PAD_SD0_CDZ, SDPLL_BANK, REG_DS1, REG_DS1_MODE_MASK, BIT6},
    {PAD_SD0_CDZ, SDPLL_BANK, REG_DS2, REG_DS2_MODE_MASK, BIT6},
};
const hal_gpio_s_info sd0_d1[] = {
    {PAD_SD0_D1, SDPLL_BANK, REG_DS0, REG_DS0_MODE_MASK, BIT1},
    {PAD_SD0_D1, SDPLL_BANK, REG_DS1, REG_DS1_MODE_MASK, BIT1},
    {PAD_SD0_D1, SDPLL_BANK, REG_DS2, REG_DS2_MODE_MASK, BIT1},
};
const hal_gpio_s_info sd0_d0[] = {
    {PAD_SD0_D0, SDPLL_BANK, REG_DS0, REG_DS0_MODE_MASK, BIT0},
    {PAD_SD0_D0, SDPLL_BANK, REG_DS1, REG_DS1_MODE_MASK, BIT0},
    {PAD_SD0_D0, SDPLL_BANK, REG_DS2, REG_DS2_MODE_MASK, BIT0},
};
const hal_gpio_s_info sd0_clk[] = {
    {PAD_SD0_CLK, SDPLL_BANK, REG_DS0, REG_DS0_MODE_MASK, BIT5},
    {PAD_SD0_CLK, SDPLL_BANK, REG_DS1, REG_DS1_MODE_MASK, BIT5},
    {PAD_SD0_CLK, SDPLL_BANK, REG_DS2, REG_DS2_MODE_MASK, BIT5},
};
const hal_gpio_s_info sd0_cmd[] = {
    {PAD_SD0_CMD, SDPLL_BANK, REG_DS0, REG_DS0_MODE_MASK, BIT4},
    {PAD_SD0_CMD, SDPLL_BANK, REG_DS1, REG_DS1_MODE_MASK, BIT4},
    {PAD_SD0_CMD, SDPLL_BANK, REG_DS2, REG_DS2_MODE_MASK, BIT4},
};
const hal_gpio_s_info sd0_d3[] = {
    {PAD_SD0_D3, SDPLL_BANK, REG_DS0, REG_DS0_MODE_MASK, BIT3},
    {PAD_SD0_D3, SDPLL_BANK, REG_DS1, REG_DS1_MODE_MASK, BIT3},
    {PAD_SD0_D3, SDPLL_BANK, REG_DS2, REG_DS2_MODE_MASK, BIT3},
};
const hal_gpio_s_info sd0_d2[] = {
    {PAD_SD0_D2, SDPLL_BANK, REG_DS0, REG_DS0_MODE_MASK, BIT2},
    {PAD_SD0_D2, SDPLL_BANK, REG_DS1, REG_DS1_MODE_MASK, BIT2},
    {PAD_SD0_D2, SDPLL_BANK, REG_DS2, REG_DS2_MODE_MASK, BIT2},
};
const hal_gpio_s_info emmc_rstn[] = {
    {PAD_EMMC_RSTN, EMMC_BANK, REG_EMMC, REG_EMMC_MODE_MASK_0, BIT1},
    {PAD_EMMC_RSTN, EMMC_BANK, REG_EMMC, REG_EMMC_MODE_MASK_1, BIT5},
    {PAD_EMMC_RSTN, EMMC_BANK, REG_EMMC, REG_EMMC_MODE_MASK_2, BIT9},
};
const hal_gpio_s_info emmc_clk[] = {
    {PAD_EMMC_CLK, EMMC_BANK, REG_EMMC, REG_EMMC_MODE_MASK_0, BIT1},
    {PAD_EMMC_CLK, EMMC_BANK, REG_EMMC, REG_EMMC_MODE_MASK_1, BIT5},
    {PAD_EMMC_CLK, EMMC_BANK, REG_EMMC, REG_EMMC_MODE_MASK_2, BIT9},
};
const hal_gpio_s_info emmc_cmd[] = {
    {PAD_EMMC_CMD, EMMC_BANK, REG_EMMC, REG_EMMC_MODE_MASK_0, BIT2},
    {PAD_EMMC_CMD, EMMC_BANK, REG_EMMC, REG_EMMC_MODE_MASK_1, BIT6},
    {PAD_EMMC_CMD, EMMC_BANK, REG_EMMC, REG_EMMC_MODE_MASK_2, BIT10},
};
const hal_gpio_s_info emmc_ds[] = {
    {PAD_EMMC_DS, EMMC_BANK, REG_EMMC, REG_EMMC_MODE_MASK_0, BIT2},
    {PAD_EMMC_DS, EMMC_BANK, REG_EMMC, REG_EMMC_MODE_MASK_1, BIT6},
    {PAD_EMMC_DS, EMMC_BANK, REG_EMMC, REG_EMMC_MODE_MASK_2, BIT10},
};
const hal_gpio_s_info emmc_d3[] = {
    {PAD_EMMC_D3, EMMC_BANK, REG_EMMC, REG_EMMC_MODE_MASK_0, BIT0},
    {PAD_EMMC_D3, EMMC_BANK, REG_EMMC, REG_EMMC_MODE_MASK_1, BIT4},
    {PAD_EMMC_D3, EMMC_BANK, REG_EMMC, REG_EMMC_MODE_MASK_2, BIT8},
};
const hal_gpio_s_info emmc_d4[] = {
    {PAD_EMMC_D4, EMMC_BANK, REG_EMMC, REG_EMMC_MODE_MASK_0, BIT0},
    {PAD_EMMC_D4, EMMC_BANK, REG_EMMC, REG_EMMC_MODE_MASK_1, BIT4},
    {PAD_EMMC_D4, EMMC_BANK, REG_EMMC, REG_EMMC_MODE_MASK_2, BIT8},
};
const hal_gpio_s_info emmc_d0[] = {
    {PAD_EMMC_D0, EMMC_BANK, REG_EMMC, REG_EMMC_MODE_MASK_0, BIT0},
    {PAD_EMMC_D0, EMMC_BANK, REG_EMMC, REG_EMMC_MODE_MASK_1, BIT4},
    {PAD_EMMC_D0, EMMC_BANK, REG_EMMC, REG_EMMC_MODE_MASK_2, BIT8},
};
const hal_gpio_s_info emmc_d5[] = {
    {PAD_EMMC_D5, EMMC_BANK, REG_EMMC, REG_EMMC_MODE_MASK_0, BIT0},
    {PAD_EMMC_D5, EMMC_BANK, REG_EMMC, REG_EMMC_MODE_MASK_1, BIT4},
    {PAD_EMMC_D5, EMMC_BANK, REG_EMMC, REG_EMMC_MODE_MASK_2, BIT8},
};
const hal_gpio_s_info emmc_d1[] = {
    {PAD_EMMC_D0, EMMC_BANK, REG_EMMC, REG_EMMC_MODE_MASK_0, BIT0},
    {PAD_EMMC_D0, EMMC_BANK, REG_EMMC, REG_EMMC_MODE_MASK_1, BIT4},
    {PAD_EMMC_D0, EMMC_BANK, REG_EMMC, REG_EMMC_MODE_MASK_2, BIT8},
};
const hal_gpio_s_info emmc_d6[] = {
    {PAD_EMMC_D6, EMMC_BANK, REG_EMMC, REG_EMMC_MODE_MASK_0, BIT0},
    {PAD_EMMC_D6, EMMC_BANK, REG_EMMC, REG_EMMC_MODE_MASK_1, BIT4},
    {PAD_EMMC_D6, EMMC_BANK, REG_EMMC, REG_EMMC_MODE_MASK_2, BIT8},
};
const hal_gpio_s_info emmc_d2[] = {
    {PAD_EMMC_D2, EMMC_BANK, REG_EMMC, REG_EMMC_MODE_MASK_0, BIT0},
    {PAD_EMMC_D2, EMMC_BANK, REG_EMMC, REG_EMMC_MODE_MASK_1, BIT4},
    {PAD_EMMC_D2, EMMC_BANK, REG_EMMC, REG_EMMC_MODE_MASK_2, BIT8},
};
const hal_gpio_s_info emmc_d7[] = {
    {PAD_EMMC_D7, EMMC_BANK, REG_EMMC, REG_EMMC_MODE_MASK_0, BIT0},
    {PAD_EMMC_D7, EMMC_BANK, REG_EMMC, REG_EMMC_MODE_MASK_1, BIT4},
    {PAD_EMMC_D7, EMMC_BANK, REG_EMMC, REG_EMMC_MODE_MASK_2, BIT8},
};

const hal_gpio_s_list SDGpioList[] = {
    {(sizeof(sd0_gpio0) / sizeof(hal_gpio_s_info)), sd0_gpio0},
    {(sizeof(sd0_vctrl) / sizeof(hal_gpio_s_info)), sd0_vctrl},
    {(sizeof(sd0_cdz) / sizeof(hal_gpio_s_info)), sd0_cdz},
    {(sizeof(sd0_d1) / sizeof(hal_gpio_s_info)), sd0_d1},
    {(sizeof(sd0_d0) / sizeof(hal_gpio_s_info)), sd0_d0},
    {(sizeof(sd0_clk) / sizeof(hal_gpio_s_info)), sd0_clk},
    {(sizeof(sd0_cmd) / sizeof(hal_gpio_s_info)), sd0_cmd},
    {(sizeof(sd0_d3) / sizeof(hal_gpio_s_info)), sd0_d3},
    {(sizeof(sd0_d2) / sizeof(hal_gpio_s_info)), sd0_d2},
};
const hal_gpio_s_list EMMCGpioList[] = {
    {(sizeof(emmc_rstn) / sizeof(hal_gpio_s_info)), emmc_rstn},
    {(sizeof(emmc_clk) / sizeof(hal_gpio_s_info)), emmc_clk},
    {(sizeof(emmc_cmd) / sizeof(hal_gpio_s_info)), emmc_cmd},
    {(sizeof(emmc_ds) / sizeof(hal_gpio_s_info)), emmc_ds},
    {(sizeof(emmc_d3) / sizeof(hal_gpio_s_info)), emmc_d3},
    {(sizeof(emmc_d4) / sizeof(hal_gpio_s_info)), emmc_d4},
    {(sizeof(emmc_d0) / sizeof(hal_gpio_s_info)), emmc_d0},
    {(sizeof(emmc_d5) / sizeof(hal_gpio_s_info)), emmc_d5},
    {(sizeof(emmc_d1) / sizeof(hal_gpio_s_info)), emmc_d1},
    {(sizeof(emmc_d6) / sizeof(hal_gpio_s_info)), emmc_d6},
    {(sizeof(emmc_d2) / sizeof(hal_gpio_s_info)), emmc_d2},
    {(sizeof(emmc_d7) / sizeof(hal_gpio_s_info)), emmc_d7},
};

#define _CONCAT(a, b) a##b
#define CONCAT(a, b)  _CONCAT(a, b)

#define GPIO0_PAD  PAD_PWM_OUT0
#define GPIO0_NAME "PAD_PWM_OUT0"
#define GPIO0_OEN  0x103E00, BIT2
#define GPIO0_OUT  0x103E00, BIT1
#define GPIO0_IN   0x103E00, BIT0
#define GPIO0_DRV  0x103E00, BIT7 | BIT8
#define GPIO0_PE   0x103E00, BIT6
#define GPIO0_PS   0x103E00, BIT11

#define GPIO1_PAD  PAD_PWM_OUT1
#define GPIO1_NAME "PAD_PWM_OUT1"
#define GPIO1_OEN  0x103E02, BIT2
#define GPIO1_OUT  0x103E02, BIT1
#define GPIO1_IN   0x103E02, BIT0
#define GPIO1_DRV  0x103E02, BIT7 | BIT8
#define GPIO1_PE   0x103E02, BIT6
#define GPIO1_PS   0x103E02, BIT11

#define GPIO2_PAD  PAD_PWM_OUT2
#define GPIO2_NAME "PAD_PWM_OUT2"
#define GPIO2_OEN  0x103E04, BIT2
#define GPIO2_OUT  0x103E04, BIT1
#define GPIO2_IN   0x103E04, BIT0
#define GPIO2_DRV  0x103E04, BIT7 | BIT8
#define GPIO2_PE   0x103E04, BIT6
#define GPIO2_PS   0x103E04, BIT11

#define GPIO3_PAD  PAD_PWM_OUT3
#define GPIO3_NAME "PAD_PWM_OUT3"
#define GPIO3_OEN  0x103E06, BIT2
#define GPIO3_OUT  0x103E06, BIT1
#define GPIO3_IN   0x103E06, BIT0
#define GPIO3_DRV  0x103E06, BIT7 | BIT8
#define GPIO3_PE   0x103E06, BIT6
#define GPIO3_PS   0x103E06, BIT11

#define GPIO4_PAD  PAD_PWM_OUT4
#define GPIO4_NAME "PAD_PWM_OUT4"
#define GPIO4_OEN  0x103E08, BIT2
#define GPIO4_OUT  0x103E08, BIT1
#define GPIO4_IN   0x103E08, BIT0
#define GPIO4_DRV  0x103E08, BIT7 | BIT8
#define GPIO4_PE   0x103E08, BIT6
#define GPIO4_PS   0x103E08, BIT11

#define GPIO5_PAD  PAD_PWM_OUT5
#define GPIO5_NAME "PAD_PWM_OUT5"
#define GPIO5_OEN  0x103E0A, BIT2
#define GPIO5_OUT  0x103E0A, BIT1
#define GPIO5_IN   0x103E0A, BIT0
#define GPIO5_DRV  0x103E0A, BIT7 | BIT8
#define GPIO5_PE   0x103E0A, BIT6
#define GPIO5_PS   0x103E0A, BIT11

#define GPIO6_PAD  PAD_PWM_OUT6
#define GPIO6_NAME "PAD_PWM_OUT6"
#define GPIO6_OEN  0x103E0C, BIT2
#define GPIO6_OUT  0x103E0C, BIT1
#define GPIO6_IN   0x103E0C, BIT0
#define GPIO6_DRV  0x103E0C, BIT7 | BIT8
#define GPIO6_PE   0x103E0C, BIT6
#define GPIO6_PS   0x103E0C, BIT11

#define GPIO7_PAD  PAD_PWM_OUT7
#define GPIO7_NAME "PAD_PWM_OUT7"
#define GPIO7_OEN  0x103E0E, BIT2
#define GPIO7_OUT  0x103E0E, BIT1
#define GPIO7_IN   0x103E0E, BIT0
#define GPIO7_DRV  0x103E0E, BIT7 | BIT8
#define GPIO7_PE   0x103E0E, BIT6
#define GPIO7_PS   0x103E0E, BIT11

#define GPIO8_PAD  PAD_SD0_GPIO0
#define GPIO8_NAME "PAD_SD0_GPIO0"
#define GPIO8_OEN  0x103E10, BIT2
#define GPIO8_OUT  0x103E10, BIT1
#define GPIO8_IN   0x103E10, BIT0
#define GPIO8_DRV  0x000000, BIT0
#define GPIO8_PE   0x141956, BIT8
#define GPIO8_PS   0x141952, BIT8

#define GPIO9_PAD  PAD_SD0_VCTRL
#define GPIO9_NAME "PAD_SD0_VCTRL"
#define GPIO9_OEN  0x103E12, BIT2
#define GPIO9_OUT  0x103E12, BIT1
#define GPIO9_IN   0x103E12, BIT0
#define GPIO9_DRV  0x000000, BIT0
#define GPIO9_PE   0x141956, BIT7
#define GPIO9_PS   0x141952, BIT7

#define GPIO10_PAD  PAD_SD0_CDZ
#define GPIO10_NAME "PAD_SD0_CDZ"
#define GPIO10_OEN  0x103E14, BIT2
#define GPIO10_OUT  0x103E14, BIT1
#define GPIO10_IN   0x103E14, BIT0
#define GPIO10_DRV  0x000000, BIT0
#define GPIO10_PE   0x141956, BIT6
#define GPIO10_PS   0x141952, BIT6

#define GPIO11_PAD  PAD_SD0_D1
#define GPIO11_NAME "PAD_SD0_D1"
#define GPIO11_OEN  0x103E16, BIT2
#define GPIO11_OUT  0x103E16, BIT1
#define GPIO11_IN   0x103E16, BIT0
#define GPIO11_DRV  0x000000, BIT0
#define GPIO11_PE   0x141956, BIT1
#define GPIO11_PS   0x141952, BIT1

#define GPIO12_PAD  PAD_SD0_D0
#define GPIO12_NAME "PAD_SD0_D0"
#define GPIO12_OEN  0x103E18, BIT2
#define GPIO12_OUT  0x103E18, BIT1
#define GPIO12_IN   0x103E18, BIT0
#define GPIO12_DRV  0x000000, BIT0
#define GPIO12_PE   0x141956, BIT0
#define GPIO12_PS   0x141952, BIT0

#define GPIO13_PAD  PAD_SD0_CLK
#define GPIO13_NAME "PAD_SD0_CLK"
#define GPIO13_OEN  0x103E1A, BIT2
#define GPIO13_OUT  0x103E1A, BIT1
#define GPIO13_IN   0x103E1A, BIT0
#define GPIO13_DRV  0x000000, BIT0
#define GPIO13_PE   0x141956, BIT5
#define GPIO13_PS   0x141952, BIT5

#define GPIO14_PAD  PAD_SD0_CMD
#define GPIO14_NAME "PAD_SD0_CMD"
#define GPIO14_OEN  0x103E1C, BIT2
#define GPIO14_OUT  0x103E1C, BIT1
#define GPIO14_IN   0x103E1C, BIT0
#define GPIO14_DRV  0x000000, BIT0
#define GPIO14_PE   0x141956, BIT4
#define GPIO14_PS   0x141952, BIT4

#define GPIO15_PAD  PAD_SD0_D3
#define GPIO15_NAME "PAD_SD0_D3"
#define GPIO15_OEN  0x103E1E, BIT2
#define GPIO15_OUT  0x103E1E, BIT1
#define GPIO15_IN   0x103E1E, BIT0
#define GPIO15_DRV  0x000000, BIT0
#define GPIO15_PE   0x141956, BIT3
#define GPIO15_PS   0x141952, BIT3

#define GPIO16_PAD  PAD_SD0_D2
#define GPIO16_NAME "PAD_SD0_D2"
#define GPIO16_OEN  0x103E20, BIT2
#define GPIO16_OUT  0x103E20, BIT1
#define GPIO16_IN   0x103E20, BIT0
#define GPIO16_DRV  0x000000, BIT0
#define GPIO16_PE   0x141956, BIT2
#define GPIO16_PS   0x141952, BIT2

#define GPIO17_PAD  PAD_I2C0_SCL
#define GPIO17_NAME "PAD_I2C0_SCL"
#define GPIO17_OEN  0x103E22, BIT2
#define GPIO17_OUT  0x103E22, BIT1
#define GPIO17_IN   0x103E22, BIT0
#define GPIO17_DRV  0x103E22, BIT7
#define GPIO17_PE   0x103E22, BIT6
#define GPIO17_PS   0x103E22, BIT11

#define GPIO18_PAD  PAD_I2C0_SDA
#define GPIO18_NAME "PAD_I2C0_SDA"
#define GPIO18_OEN  0x103E24, BIT2
#define GPIO18_OUT  0x103E24, BIT1
#define GPIO18_IN   0x103E24, BIT0
#define GPIO18_DRV  0x103E24, BIT7
#define GPIO18_PE   0x103E24, BIT6
#define GPIO18_PS   0x103E24, BIT11

#define GPIO19_PAD  PAD_SR_RST0
#define GPIO19_NAME "PAD_SR_RST0"
#define GPIO19_OEN  0x103E26, BIT2
#define GPIO19_OUT  0x103E26, BIT1
#define GPIO19_IN   0x103E26, BIT0
#define GPIO19_DRV  0x103E26, BIT7
#define GPIO19_PE   0x103E26, BIT6
#define GPIO19_PS   0x103E26, BIT11

#define GPIO20_PAD  PAD_SR_MCLK0
#define GPIO20_NAME "PAD_SR_MCLK0"
#define GPIO20_OEN  0x103E28, BIT2
#define GPIO20_OUT  0x103E28, BIT1
#define GPIO20_IN   0x103E28, BIT0
#define GPIO20_DRV  0x103E28, BIT7
#define GPIO20_PE   0x103E28, BIT6
#define GPIO20_PS   0x103E28, BIT11

#define GPIO21_PAD  PAD_I2C1_SCL
#define GPIO21_NAME "PAD_I2C1_SCL"
#define GPIO21_OEN  0x103E2A, BIT2
#define GPIO21_OUT  0x103E2A, BIT1
#define GPIO21_IN   0x103E2A, BIT0
#define GPIO21_DRV  0x103E2A, BIT7
#define GPIO21_PE   0x103E2A, BIT6
#define GPIO21_PS   0x103E2A, BIT11

#define GPIO22_PAD  PAD_I2C1_SDA
#define GPIO22_NAME "PAD_I2C1_SDA"
#define GPIO22_OEN  0x103E2C, BIT2
#define GPIO22_OUT  0x103E2C, BIT1
#define GPIO22_IN   0x103E2C, BIT0
#define GPIO22_DRV  0x103E2C, BIT7
#define GPIO22_PE   0x103E2C, BIT6
#define GPIO22_PS   0x103E2C, BIT11

#define GPIO23_PAD  PAD_SR_RST1
#define GPIO23_NAME "PAD_SR_RST1"
#define GPIO23_OEN  0x103E2E, BIT2
#define GPIO23_OUT  0x103E2E, BIT1
#define GPIO23_IN   0x103E2E, BIT0
#define GPIO23_DRV  0x103E2E, BIT7
#define GPIO23_PE   0x103E2E, BIT6
#define GPIO23_PS   0x103E2E, BIT11

#define GPIO24_PAD  PAD_SR_MCLK1
#define GPIO24_NAME "PAD_SR_MCLK1"
#define GPIO24_OEN  0x103E30, BIT2
#define GPIO24_OUT  0x103E30, BIT1
#define GPIO24_IN   0x103E30, BIT0
#define GPIO24_DRV  0x103E30, BIT7
#define GPIO24_PE   0x103E30, BIT6
#define GPIO24_PS   0x103E30, BIT11

#define GPIO25_PAD  PAD_OUTP_RX0_CH0
#define GPIO25_NAME "PAD_OUTP_RX0_CH0"
#define GPIO25_OEN  0x103E32, BIT2
#define GPIO25_OUT  0x103E32, BIT1
#define GPIO25_IN   0x103E32, BIT0
#define GPIO25_DRV  0x1548E6, BIT0
#define GPIO25_PE   0x1548E2, BIT0
#define GPIO25_PS   0x1548E4, BIT0

#define GPIO26_PAD  PAD_OUTN_RX0_CH0
#define GPIO26_NAME "PAD_OUTN_RX0_CH0"
#define GPIO26_OEN  0x103E34, BIT2
#define GPIO26_OUT  0x103E34, BIT1
#define GPIO26_IN   0x103E34, BIT0
#define GPIO26_DRV  0x1548E6, BIT1
#define GPIO26_PE   0x1548E2, BIT1
#define GPIO26_PS   0x1548E4, BIT1

#define GPIO27_PAD  PAD_OUTP_RX0_CH1
#define GPIO27_NAME "PAD_OUTP_RX0_CH1"
#define GPIO27_OEN  0x103E36, BIT2
#define GPIO27_OUT  0x103E36, BIT1
#define GPIO27_IN   0x103E36, BIT0
#define GPIO27_DRV  0x1548E6, BIT2
#define GPIO27_PE   0x1548E2, BIT2
#define GPIO27_PS   0x1548E4, BIT2

#define GPIO28_PAD  PAD_OUTN_RX0_CH1
#define GPIO28_NAME "PAD_OUTN_RX0_CH1"
#define GPIO28_OEN  0x103E38, BIT2
#define GPIO28_OUT  0x103E38, BIT1
#define GPIO28_IN   0x103E38, BIT0
#define GPIO28_DRV  0x1548E6, BIT3
#define GPIO28_PE   0x1548E2, BIT3
#define GPIO28_PS   0x1548E4, BIT3

#define GPIO29_PAD  PAD_OUTP_RX0_CH2
#define GPIO29_NAME "PAD_OUTP_RX0_CH2"
#define GPIO29_OEN  0x103E3A, BIT2
#define GPIO29_OUT  0x103E3A, BIT1
#define GPIO29_IN   0x103E3A, BIT0
#define GPIO29_DRV  0x1548E6, BIT4
#define GPIO29_PE   0x1548E2, BIT4
#define GPIO29_PS   0x1548E4, BIT4

#define GPIO30_PAD  PAD_OUTN_RX0_CH2
#define GPIO30_NAME "PAD_OUTN_RX0_CH2"
#define GPIO30_OEN  0x103E3C, BIT2
#define GPIO30_OUT  0x103E3C, BIT1
#define GPIO30_IN   0x103E3C, BIT0
#define GPIO30_DRV  0x1548E6, BIT5
#define GPIO30_PE   0x1548E2, BIT5
#define GPIO30_PS   0x1548E4, BIT5

#define GPIO31_PAD  PAD_OUTP_RX0_CH3
#define GPIO31_NAME "PAD_OUTP_RX0_CH3"
#define GPIO31_OEN  0x103E3E, BIT2
#define GPIO31_OUT  0x103E3E, BIT1
#define GPIO31_IN   0x103E3E, BIT0
#define GPIO31_DRV  0x1548E6, BIT6
#define GPIO31_PE   0x1548E2, BIT6
#define GPIO31_PS   0x1548E4, BIT6

#define GPIO32_PAD  PAD_OUTN_RX0_CH3
#define GPIO32_NAME "PAD_OUTN_RX0_CH3"
#define GPIO32_OEN  0x103E40, BIT2
#define GPIO32_OUT  0x103E40, BIT1
#define GPIO32_IN   0x103E40, BIT0
#define GPIO32_DRV  0x1548E6, BIT7
#define GPIO32_PE   0x1548E2, BIT7
#define GPIO32_PS   0x1548E4, BIT7

#define GPIO33_PAD  PAD_OUTP_RX0_CH4
#define GPIO33_NAME "PAD_OUTP_RX0_CH4"
#define GPIO33_OEN  0x103E42, BIT2
#define GPIO33_OUT  0x103E42, BIT1
#define GPIO33_IN   0x103E42, BIT0
#define GPIO33_DRV  0x1548E6, BIT8
#define GPIO33_PE   0x1548E2, BIT8
#define GPIO33_PS   0x1548E4, BIT8

#define GPIO34_PAD  PAD_OUTN_RX0_CH4
#define GPIO34_NAME "PAD_OUTN_RX0_CH4"
#define GPIO34_OEN  0x103E44, BIT2
#define GPIO34_OUT  0x103E44, BIT1
#define GPIO34_IN   0x103E44, BIT0
#define GPIO34_DRV  0x1548E6, BIT9
#define GPIO34_PE   0x1548E2, BIT9
#define GPIO34_PS   0x1548E4, BIT9

#define GPIO35_PAD  PAD_OUTP_RX0_CH5
#define GPIO35_NAME "PAD_OUTP_RX0_CH5"
#define GPIO35_OEN  0x103E46, BIT2
#define GPIO35_OUT  0x103E46, BIT1
#define GPIO35_IN   0x103E46, BIT0
#define GPIO35_DRV  0x1548E6, BIT10
#define GPIO35_PE   0x1548E2, BIT10
#define GPIO35_PS   0x1548E4, BIT10

#define GPIO36_PAD  PAD_OUTN_RX0_CH5
#define GPIO36_NAME "PAD_OUTN_RX0_CH5"
#define GPIO36_OEN  0x103E48, BIT2
#define GPIO36_OUT  0x103E48, BIT1
#define GPIO36_IN   0x103E48, BIT0
#define GPIO36_DRV  0x1548E6, BIT11
#define GPIO36_PE   0x1548E2, BIT11
#define GPIO36_PS   0x1548E4, BIT11

#define GPIO37_PAD  PAD_OUTP_RX1_CH0
#define GPIO37_NAME "PAD_OUTP_RX1_CH0"
#define GPIO37_OEN  0x103E4A, BIT2
#define GPIO37_OUT  0x103E4A, BIT1
#define GPIO37_IN   0x103E4A, BIT0
#define GPIO37_DRV  0x1549E6, BIT0
#define GPIO37_PE   0x1549E2, BIT0
#define GPIO37_PS   0x1549E4, BIT0

#define GPIO38_PAD  PAD_OUTN_RX1_CH0
#define GPIO38_NAME "PAD_OUTN_RX1_CH0"
#define GPIO38_OEN  0x103E4C, BIT2
#define GPIO38_OUT  0x103E4C, BIT1
#define GPIO38_IN   0x103E4C, BIT0
#define GPIO38_DRV  0x1549E6, BIT1
#define GPIO38_PE   0x1549E2, BIT1
#define GPIO38_PS   0x1549E4, BIT1

#define GPIO39_PAD  PAD_OUTP_RX1_CH1
#define GPIO39_NAME "PAD_OUTP_RX1_CH1"
#define GPIO39_OEN  0x103E4E, BIT2
#define GPIO39_OUT  0x103E4E, BIT1
#define GPIO39_IN   0x103E4E, BIT0
#define GPIO39_DRV  0x1549E6, BIT2
#define GPIO39_PE   0x1549E2, BIT2
#define GPIO39_PS   0x1549E4, BIT2

#define GPIO40_PAD  PAD_OUTN_RX1_CH1
#define GPIO40_NAME "PAD_OUTN_RX1_CH1"
#define GPIO40_OEN  0x103E50, BIT2
#define GPIO40_OUT  0x103E50, BIT1
#define GPIO40_IN   0x103E50, BIT0
#define GPIO40_DRV  0x1549E6, BIT3
#define GPIO40_PE   0x1549E2, BIT3
#define GPIO40_PS   0x1549E4, BIT3

#define GPIO41_PAD  PAD_OUTP_RX1_CH2
#define GPIO41_NAME "PAD_OUTP_RX1_CH2"
#define GPIO41_OEN  0x103E52, BIT2
#define GPIO41_OUT  0x103E52, BIT1
#define GPIO41_IN   0x103E52, BIT0
#define GPIO41_DRV  0x1549E6, BIT4
#define GPIO41_PE   0x1549E2, BIT4
#define GPIO41_PS   0x1549E4, BIT4

#define GPIO42_PAD  PAD_OUTN_RX1_CH2
#define GPIO42_NAME "PAD_OUTN_RX1_CH2"
#define GPIO42_OEN  0x103E54, BIT2
#define GPIO42_OUT  0x103E54, BIT1
#define GPIO42_IN   0x103E54, BIT0
#define GPIO42_DRV  0x1549E6, BIT5
#define GPIO42_PE   0x1549E2, BIT5
#define GPIO42_PS   0x1549E4, BIT5

#define GPIO43_PAD  PAD_OUTP_RX1_CH3
#define GPIO43_NAME "PAD_OUTP_RX1_CH3"
#define GPIO43_OEN  0x103E56, BIT2
#define GPIO43_OUT  0x103E56, BIT1
#define GPIO43_IN   0x103E56, BIT0
#define GPIO43_DRV  0x1549E6, BIT6
#define GPIO43_PE   0x1549E2, BIT6
#define GPIO43_PS   0x1549E4, BIT6

#define GPIO44_PAD  PAD_OUTN_RX1_CH3
#define GPIO44_NAME "PAD_OUTN_RX1_CH3"
#define GPIO44_OEN  0x103E58, BIT2
#define GPIO44_OUT  0x103E58, BIT1
#define GPIO44_IN   0x103E58, BIT0
#define GPIO44_DRV  0x1549E6, BIT7
#define GPIO44_PE   0x1549E2, BIT7
#define GPIO44_PS   0x1549E4, BIT7

#define GPIO45_PAD  PAD_OUTP_RX1_CH4
#define GPIO45_NAME "PAD_OUTP_RX1_CH4"
#define GPIO45_OEN  0x103E5A, BIT2
#define GPIO45_OUT  0x103E5A, BIT1
#define GPIO45_IN   0x103E5A, BIT0
#define GPIO45_DRV  0x1549E6, BIT8
#define GPIO45_PE   0x1549E2, BIT8
#define GPIO45_PS   0x1549E4, BIT8

#define GPIO46_PAD  PAD_OUTN_RX1_CH4
#define GPIO46_NAME "PAD_OUTN_RX1_CH4"
#define GPIO46_OEN  0x103E5C, BIT2
#define GPIO46_OUT  0x103E5C, BIT1
#define GPIO46_IN   0x103E5C, BIT0
#define GPIO46_DRV  0x1549E6, BIT9
#define GPIO46_PE   0x1549E2, BIT9
#define GPIO46_PS   0x1549E4, BIT9

#define GPIO47_PAD  PAD_OUTP_RX2_CH0
#define GPIO47_NAME "PAD_OUTP_RX2_CH0"
#define GPIO47_OEN  0x103E5E, BIT2
#define GPIO47_OUT  0x103E5E, BIT1
#define GPIO47_IN   0x103E5E, BIT0
#define GPIO47_DRV  0x154AE6, BIT0
#define GPIO47_PE   0x154AE2, BIT0
#define GPIO47_PS   0x154AE4, BIT0

#define GPIO48_PAD  PAD_OUTN_RX2_CH0
#define GPIO48_NAME "PAD_OUTN_RX2_CH0"
#define GPIO48_OEN  0x103E60, BIT2
#define GPIO48_OUT  0x103E60, BIT1
#define GPIO48_IN   0x103E60, BIT0
#define GPIO48_DRV  0x154AE6, BIT1
#define GPIO48_PE   0x154AE2, BIT1
#define GPIO48_PS   0x154AE4, BIT1

#define GPIO49_PAD  PAD_OUTP_RX2_CH1
#define GPIO49_NAME "PAD_OUTP_RX2_CH1"
#define GPIO49_OEN  0x103E62, BIT2
#define GPIO49_OUT  0x103E62, BIT1
#define GPIO49_IN   0x103E62, BIT0
#define GPIO49_DRV  0x154AE6, BIT2
#define GPIO49_PE   0x154AE2, BIT2
#define GPIO49_PS   0x154AE4, BIT2

#define GPIO50_PAD  PAD_OUTN_RX2_CH1
#define GPIO50_NAME "PAD_OUTN_RX2_CH1"
#define GPIO50_OEN  0x103E64, BIT2
#define GPIO50_OUT  0x103E64, BIT1
#define GPIO50_IN   0x103E64, BIT0
#define GPIO50_DRV  0x154AE6, BIT3
#define GPIO50_PE   0x154AE2, BIT3
#define GPIO50_PS   0x154AE4, BIT3

#define GPIO51_PAD  PAD_OUTP_RX2_CH2
#define GPIO51_NAME "PAD_OUTP_RX2_CH2"
#define GPIO51_OEN  0x103E66, BIT2
#define GPIO51_OUT  0x103E66, BIT1
#define GPIO51_IN   0x103E66, BIT0
#define GPIO51_DRV  0x154AE6, BIT4
#define GPIO51_PE   0x154AE2, BIT4
#define GPIO51_PS   0x154AE4, BIT4

#define GPIO52_PAD  PAD_OUTN_RX2_CH2
#define GPIO52_NAME "PAD_OUTN_RX2_CH2"
#define GPIO52_OEN  0x103E68, BIT2
#define GPIO52_OUT  0x103E68, BIT1
#define GPIO52_IN   0x103E68, BIT0
#define GPIO52_DRV  0x154AE6, BIT5
#define GPIO52_PE   0x154AE2, BIT5
#define GPIO52_PS   0x154AE4, BIT5

#define GPIO53_PAD  PAD_I2C2_SCL
#define GPIO53_NAME "PAD_I2C2_SCL"
#define GPIO53_OEN  0x103E6A, BIT2
#define GPIO53_OUT  0x103E6A, BIT1
#define GPIO53_IN   0x103E6A, BIT0
#define GPIO53_DRV  0x103E6A, BIT7
#define GPIO53_PE   0x103E6A, BIT6
#define GPIO53_PS   0x103E6A, BIT11

#define GPIO54_PAD  PAD_I2C2_SDA
#define GPIO54_NAME "PAD_I2C2_SDA"
#define GPIO54_OEN  0x103E6C, BIT2
#define GPIO54_OUT  0x103E6C, BIT1
#define GPIO54_IN   0x103E6C, BIT0
#define GPIO54_DRV  0x103E6C, BIT7
#define GPIO54_PE   0x103E6C, BIT6
#define GPIO54_PS   0x103E6C, BIT11

#define GPIO55_PAD  PAD_SR_RST2
#define GPIO55_NAME "PAD_SR_RST2"
#define GPIO55_OEN  0x103E6E, BIT2
#define GPIO55_OUT  0x103E6E, BIT1
#define GPIO55_IN   0x103E6E, BIT0
#define GPIO55_DRV  0x103E6E, BIT7
#define GPIO55_PE   0x103E6E, BIT6
#define GPIO55_PS   0x103E6E, BIT11

#define GPIO56_PAD  PAD_SR_MCLK2
#define GPIO56_NAME "PAD_SR_MCLK2"
#define GPIO56_OEN  0x103E70, BIT2
#define GPIO56_OUT  0x103E70, BIT1
#define GPIO56_IN   0x103E70, BIT0
#define GPIO56_DRV  0x103E70, BIT7
#define GPIO56_PE   0x103E70, BIT6
#define GPIO56_PS   0x103E70, BIT11

#define GPIO57_PAD  PAD_I2C3_SCL
#define GPIO57_NAME "PAD_I2C3_SCL"
#define GPIO57_OEN  0x103E72, BIT2
#define GPIO57_OUT  0x103E72, BIT1
#define GPIO57_IN   0x103E72, BIT0
#define GPIO57_DRV  0x103E72, BIT7
#define GPIO57_PE   0x103E72, BIT6
#define GPIO57_PS   0x103E72, BIT11

#define GPIO58_PAD  PAD_I2C3_SDA
#define GPIO58_NAME "PAD_I2C3_SDA"
#define GPIO58_OEN  0x103E74, BIT2
#define GPIO58_OUT  0x103E74, BIT1
#define GPIO58_IN   0x103E74, BIT0
#define GPIO58_DRV  0x103E74, BIT7
#define GPIO58_PE   0x103E74, BIT6
#define GPIO58_PS   0x103E74, BIT11

#define GPIO59_PAD  PAD_SR_RST3
#define GPIO59_NAME "PAD_SR_RST3"
#define GPIO59_OEN  0x103E76, BIT2
#define GPIO59_OUT  0x103E76, BIT1
#define GPIO59_IN   0x103E76, BIT0
#define GPIO59_DRV  0x103E76, BIT7
#define GPIO59_PE   0x103E76, BIT6
#define GPIO59_PS   0x103E76, BIT11

#define GPIO60_PAD  PAD_SR_MCLK3
#define GPIO60_NAME "PAD_SR_MCLK3"
#define GPIO60_OEN  0x103E78, BIT2
#define GPIO60_OUT  0x103E78, BIT1
#define GPIO60_IN   0x103E78, BIT0
#define GPIO60_DRV  0x103E78, BIT7
#define GPIO60_PE   0x103E78, BIT6
#define GPIO60_PS   0x103E78, BIT11

#define GPIO61_PAD  PAD_ISP0_XVS
#define GPIO61_NAME "PAD_ISP0_XVS"
#define GPIO61_OEN  0x103E7A, BIT2
#define GPIO61_OUT  0x103E7A, BIT1
#define GPIO61_IN   0x103E7A, BIT0
#define GPIO61_DRV  0x103E7A, BIT7
#define GPIO61_PE   0x103E7A, BIT6
#define GPIO61_PS   0x103E7A, BIT11

#define GPIO62_PAD  PAD_ISP0_XHS
#define GPIO62_NAME "PAD_ISP0_XHS"
#define GPIO62_OEN  0x103E7C, BIT2
#define GPIO62_OUT  0x103E7C, BIT1
#define GPIO62_IN   0x103E7C, BIT0
#define GPIO62_DRV  0x103E7C, BIT7
#define GPIO62_PE   0x103E7C, BIT6
#define GPIO62_PS   0x103E7C, BIT11

#define GPIO63_PAD  PAD_ISP0_XTRIG
#define GPIO63_NAME "PAD_ISP0_XTRIG"
#define GPIO63_OEN  0x103E7E, BIT2
#define GPIO63_OUT  0x103E7E, BIT1
#define GPIO63_IN   0x103E7E, BIT0
#define GPIO63_DRV  0x103E7E, BIT7
#define GPIO63_PE   0x103E7E, BIT6
#define GPIO63_PS   0x103E7E, BIT11

#define GPIO64_PAD  PAD_PM_SR1_D0
#define GPIO64_NAME "PAD_PM_SR1_D0"
#define GPIO64_OEN  0x003F00, BIT2
#define GPIO64_OUT  0x003F00, BIT1
#define GPIO64_IN   0x003F00, BIT0
#define GPIO64_DRV  0x000000, BIT0
#define GPIO64_PE   0x003F00, BIT4
#define GPIO64_PS   0x003F00, BIT5

#define GPIO65_PAD  PAD_PM_SR1_D4
#define GPIO65_NAME "PAD_PM_SR1_D4"
#define GPIO65_OEN  0x003F02, BIT2
#define GPIO65_OUT  0x003F02, BIT1
#define GPIO65_IN   0x003F02, BIT0
#define GPIO65_DRV  0x000000, BIT0
#define GPIO65_PE   0x003F02, BIT4
#define GPIO65_PS   0x003F02, BIT5

#define GPIO66_PAD  PAD_PM_SR1_PCLK
#define GPIO66_NAME "PAD_PM_SR1_PCLK"
#define GPIO66_OEN  0x003F04, BIT2
#define GPIO66_OUT  0x003F04, BIT1
#define GPIO66_IN   0x003F04, BIT0
#define GPIO66_DRV  0x000000, BIT0
#define GPIO66_PE   0x003F04, BIT4
#define GPIO66_PS   0x003F04, BIT5

#define GPIO67_PAD  PAD_PM_SR1_RST
#define GPIO67_NAME "PAD_PM_SR1_RST"
#define GPIO67_OEN  0x003F06, BIT2
#define GPIO67_OUT  0x003F06, BIT1
#define GPIO67_IN   0x003F06, BIT0
#define GPIO67_DRV  0x003F06, BIT7 | BIT8
#define GPIO67_PE   0x003F06, BIT4
#define GPIO67_PS   0x003F06, BIT5

#define GPIO68_PAD  PAD_PM_SR1_INT
#define GPIO68_NAME "PAD_PM_SR1_INT"
#define GPIO68_OEN  0x003F08, BIT2
#define GPIO68_OUT  0x003F08, BIT1
#define GPIO68_IN   0x003F08, BIT0
#define GPIO68_DRV  0x000000, BIT0
#define GPIO68_PE   0x003F08, BIT4
#define GPIO68_PS   0x003F08, BIT5

#define GPIO69_PAD  PAD_PM_MI2C1_SCL
#define GPIO69_NAME "PAD_PM_MI2C1_SCL"
#define GPIO69_OEN  0x003F0A, BIT2
#define GPIO69_OUT  0x003F0A, BIT1
#define GPIO69_IN   0x003F0A, BIT0
#define GPIO69_DRV  0x003F0A, BIT7 | BIT8
#define GPIO69_PE   0x003F0A, BIT4
#define GPIO69_PS   0x003F0A, BIT5

#define GPIO70_PAD  PAD_PM_MI2C1_SDA
#define GPIO70_NAME "PAD_PM_MI2C1_SDA"
#define GPIO70_OEN  0x003F0C, BIT2
#define GPIO70_OUT  0x003F0C, BIT1
#define GPIO70_IN   0x003F0C, BIT0
#define GPIO70_DRV  0x003F0C, BIT7 | BIT8
#define GPIO70_PE   0x003F0C, BIT4
#define GPIO70_PS   0x003F0C, BIT5

#define GPIO71_PAD  PAD_PM_SR1_D1
#define GPIO71_NAME "PAD_PM_SR1_D1"
#define GPIO71_OEN  0x003F0E, BIT2
#define GPIO71_OUT  0x003F0E, BIT1
#define GPIO71_IN   0x003F0E, BIT0
#define GPIO71_DRV  0x000000, BIT0
#define GPIO71_PE   0x003F0E, BIT4
#define GPIO71_PS   0x003F0E, BIT5

#define GPIO72_PAD  PAD_PM_SR1_D2
#define GPIO72_NAME "PAD_PM_SR1_D2"
#define GPIO72_OEN  0x003F10, BIT2
#define GPIO72_OUT  0x003F10, BIT1
#define GPIO72_IN   0x003F10, BIT0
#define GPIO72_DRV  0x000000, BIT0
#define GPIO72_PE   0x003F10, BIT4
#define GPIO72_PS   0x003F0E, BIT5

#define GPIO73_PAD  PAD_PM_SR1_D3
#define GPIO73_NAME "PAD_PM_SR1_D3"
#define GPIO73_OEN  0x003F12, BIT2
#define GPIO73_OUT  0x003F12, BIT1
#define GPIO73_IN   0x003F12, BIT0
#define GPIO73_DRV  0x000000, BIT0
#define GPIO73_PE   0x003F12, BIT4
#define GPIO73_PS   0x003F12, BIT5

#define GPIO74_PAD  PAD_PM_SR1_D5
#define GPIO74_NAME "PAD_PM_SR1_D5"
#define GPIO74_OEN  0x003F14, BIT2
#define GPIO74_OUT  0x003F14, BIT1
#define GPIO74_IN   0x003F14, BIT0
#define GPIO74_DRV  0x000000, BIT0
#define GPIO74_PE   0x003F14, BIT4
#define GPIO74_PS   0x003F14, BIT5

#define GPIO75_PAD  PAD_PM_SR1_D6
#define GPIO75_NAME "PAD_PM_SR1_D6"
#define GPIO75_OEN  0x003F16, BIT2
#define GPIO75_OUT  0x003F16, BIT1
#define GPIO75_IN   0x003F16, BIT0
#define GPIO75_DRV  0x000000, BIT0
#define GPIO75_PE   0x003F16, BIT4
#define GPIO75_PS   0x003F16, BIT5

#define GPIO76_PAD  PAD_PM_SR1_D7
#define GPIO76_NAME "PAD_PM_SR1_D7"
#define GPIO76_OEN  0x003F18, BIT2
#define GPIO76_OUT  0x003F18, BIT1
#define GPIO76_IN   0x003F18, BIT0
#define GPIO76_DRV  0x000000, BIT0
#define GPIO76_PE   0x003F18, BIT4
#define GPIO76_PS   0x003F18, BIT5

#define GPIO77_PAD  PAD_PM_SR1_VS
#define GPIO77_NAME "PAD_PM_SR1_VS"
#define GPIO77_OEN  0x003F1A, BIT2
#define GPIO77_OUT  0x003F1A, BIT1
#define GPIO77_IN   0x003F1A, BIT0
#define GPIO77_DRV  0x000000, BIT0
#define GPIO77_PE   0x003F1A, BIT4
#define GPIO77_PS   0x003F1A, BIT5

#define GPIO78_PAD  PAD_PM_SR1_HS
#define GPIO78_NAME "PAD_PM_SR1_HS"
#define GPIO78_OEN  0x003F1C, BIT2
#define GPIO78_OUT  0x003F1C, BIT1
#define GPIO78_IN   0x003F1C, BIT0
#define GPIO78_DRV  0x000000, BIT0
#define GPIO78_PE   0x003F1C, BIT4
#define GPIO78_PS   0x003F1C, BIT5

#define GPIO79_PAD  PAD_PM_DMIC0_CLK
#define GPIO79_NAME "PAD_PM_DMIC0_CLK"
#define GPIO79_OEN  0x003F1E, BIT2
#define GPIO79_OUT  0x003F1E, BIT1
#define GPIO79_IN   0x003F1E, BIT0
#define GPIO79_DRV  0x003F1E, BIT7 | BIT8
#define GPIO79_PE   0x003F1E, BIT4
#define GPIO79_PS   0x003F1E, BIT5

#define GPIO80_PAD  PAD_PM_DMIC0_D0
#define GPIO80_NAME "PAD_PM_DMIC0_D0"
#define GPIO80_OEN  0x003F20, BIT2
#define GPIO80_OUT  0x003F20, BIT1
#define GPIO80_IN   0x003F20, BIT0
#define GPIO80_DRV  0x003F20, BIT7 | BIT8
#define GPIO80_PE   0x003F20, BIT4
#define GPIO80_PS   0x003F20, BIT5

#define GPIO81_PAD  PAD_PM_SPI_CK
#define GPIO81_NAME "PAD_PM_SPI_CK"
#define GPIO81_OEN  0x003F22, BIT2
#define GPIO81_OUT  0x003F22, BIT1
#define GPIO81_IN   0x003F22, BIT0
#define GPIO81_DRV  0x003F22, BIT7 | BIT8
#define GPIO81_PE   0x003F22, BIT4
#define GPIO81_PS   0x003F22, BIT5

#define GPIO82_PAD  PAD_PM_SPI_DI
#define GPIO82_NAME "PAD_PM_SPI_DI"
#define GPIO82_OEN  0x003F24, BIT2
#define GPIO82_OUT  0x003F24, BIT1
#define GPIO82_IN   0x003F24, BIT0
#define GPIO82_DRV  0x000000, BIT0
#define GPIO82_PE   0x003F24, BIT4
#define GPIO82_PS   0x003F24, BIT5

#define GPIO83_PAD  PAD_PM_SPI_HLD
#define GPIO83_NAME "PAD_PM_SPI_HLD"
#define GPIO83_OEN  0x003F26, BIT2
#define GPIO83_OUT  0x003F26, BIT1
#define GPIO83_IN   0x003F26, BIT0
#define GPIO83_DRV  0x000000, BIT0
#define GPIO83_PE   0x003F26, BIT4
#define GPIO83_PS   0x003F26, BIT5

#define GPIO84_PAD  PAD_PM_SPI_DO
#define GPIO84_NAME "PAD_PM_SPI_DO"
#define GPIO84_OEN  0x003F28, BIT2
#define GPIO84_OUT  0x003F28, BIT1
#define GPIO84_IN   0x003F28, BIT0
#define GPIO84_DRV  0x000000, BIT0
#define GPIO84_PE   0x003F28, BIT4
#define GPIO84_PS   0x003F28, BIT5

#define GPIO85_PAD  PAD_PM_SPI_WPZ
#define GPIO85_NAME "PAD_PM_SPI_WPZ"
#define GPIO85_OEN  0x003F2A, BIT2
#define GPIO85_OUT  0x003F2A, BIT1
#define GPIO85_IN   0x003F2A, BIT0
#define GPIO85_DRV  0x000000, BIT0
#define GPIO85_PE   0x003F2A, BIT4
#define GPIO85_PS   0x003F2A, BIT5

#define GPIO86_PAD  PAD_PM_SPI_CZ
#define GPIO86_NAME "PAD_PM_SPI_CZ"
#define GPIO86_OEN  0x003F2C, BIT2
#define GPIO86_OUT  0x003F2C, BIT1
#define GPIO86_IN   0x003F2C, BIT0
#define GPIO86_DRV  0x000000, BIT0
#define GPIO86_PE   0x003F2C, BIT4
#define GPIO86_PS   0x003F2C, BIT5

#define GPIO87_PAD  PAD_PM_RADAR_SAR_GPIO0
#define GPIO87_NAME "PAD_PM_RADAR_SAR_GPIO0"
#define GPIO87_OEN  0x003F2E, BIT2
#define GPIO87_OUT  0x003F2E, BIT1
#define GPIO87_IN   0x003F2E, BIT0
#define GPIO87_DRV  0x003F2E, BIT7 | BIT8
#define GPIO87_PE   0x003F2E, BIT4
#define GPIO87_PS   0x003F2E, BIT5

#define GPIO88_PAD  PAD_PM_RADAR_SAR_GPIO1
#define GPIO88_NAME "PAD_PM_RADAR_SAR_GPIO1"
#define GPIO88_OEN  0x003F30, BIT2
#define GPIO88_OUT  0x003F30, BIT1
#define GPIO88_IN   0x003F30, BIT0
#define GPIO88_DRV  0x003F30, BIT7 | BIT8
#define GPIO88_PE   0x003F30, BIT4
#define GPIO88_PS   0x003F30, BIT5

#define GPIO89_PAD  PAD_PM_RADAR_SAR_GPIO2
#define GPIO89_NAME "PAD_PM_RADAR_SAR_GPIO2"
#define GPIO89_OEN  0x003F32, BIT2
#define GPIO89_OUT  0x003F32, BIT1
#define GPIO89_IN   0x003F32, BIT0
#define GPIO89_DRV  0x003F32, BIT7 | BIT8
#define GPIO89_PE   0x003F32, BIT4
#define GPIO89_PS   0x003F32, BIT5

#define GPIO90_PAD  PAD_PM_RADAR_SAR_GPIO3
#define GPIO90_NAME "PAD_PM_RADAR_SAR_GPIO3"
#define GPIO90_OEN  0x003F34, BIT2
#define GPIO90_OUT  0x003F34, BIT1
#define GPIO90_IN   0x003F34, BIT0
#define GPIO90_DRV  0x003F34, BIT7 | BIT8
#define GPIO90_PE   0x003F34, BIT4
#define GPIO90_PS   0x003F34, BIT5

#define GPIO91_PAD  PAD_PM_UART_RX
#define GPIO91_NAME "PAD_PM_UART_RX"
#define GPIO91_OEN  0x003F36, BIT2
#define GPIO91_OUT  0x003F36, BIT1
#define GPIO91_IN   0x003F36, BIT0
#define GPIO91_DRV  0x003F36, BIT7 | BIT8
#define GPIO91_PE   0x003F36, BIT4
#define GPIO91_PS   0x003F36, BIT5

#define GPIO92_PAD  PAD_PM_UART_TX
#define GPIO92_NAME "PAD_PM_UART_TX"
#define GPIO92_OEN  0x003F38, BIT2
#define GPIO92_OUT  0x003F38, BIT1
#define GPIO92_IN   0x003F38, BIT0
#define GPIO92_DRV  0x003F38, BIT7 | BIT8
#define GPIO92_PE   0x003F38, BIT4
#define GPIO92_PS   0x003F38, BIT5

#define GPIO93_PAD  PAD_PM_INTOUT
#define GPIO93_NAME "PAD_PM_INTOUT"
#define GPIO93_OEN  0x003F3A, BIT2
#define GPIO93_OUT  0x003F3A, BIT1
#define GPIO93_IN   0x003F3A, BIT0
#define GPIO93_DRV  0x003F3A, BIT7
#define GPIO93_PE   0x003F3A, BIT4
#define GPIO93_PS   0x003F3A, BIT5

#define GPIO94_PAD  PAD_PM_GPIO0
#define GPIO94_NAME "PAD_PM_GPIO0"
#define GPIO94_OEN  0x003F3C, BIT2
#define GPIO94_OUT  0x003F3C, BIT1
#define GPIO94_IN   0x003F3C, BIT0
#define GPIO94_DRV  0x003F3C, BIT7 | BIT8
#define GPIO94_PE   0x003F3C, BIT4
#define GPIO94_PS   0x003F3C, BIT5

#define GPIO95_PAD  PAD_PM_GPIO1
#define GPIO95_NAME "PAD_PM_GPIO1"
#define GPIO95_OEN  0x003F3E, BIT2
#define GPIO95_OUT  0x003F3E, BIT1
#define GPIO95_IN   0x003F3E, BIT0
#define GPIO95_DRV  0x003F3E, BIT7 | BIT8
#define GPIO95_PE   0x003F3E, BIT4
#define GPIO95_PS   0x003F3E, BIT5

#define GPIO96_PAD  PAD_PM_GPIO2
#define GPIO96_NAME "PAD_PM_GPIO2"
#define GPIO96_OEN  0x003F40, BIT2
#define GPIO96_OUT  0x003F40, BIT1
#define GPIO96_IN   0x003F40, BIT0
#define GPIO96_DRV  0x003F40, BIT7 | BIT8
#define GPIO96_PE   0x003F40, BIT4
#define GPIO96_PS   0x003F40, BIT5

#define GPIO97_PAD  PAD_PM_GPIO3
#define GPIO97_NAME "PAD_PM_GPIO3"
#define GPIO97_OEN  0x003F42, BIT2
#define GPIO97_OUT  0x003F42, BIT1
#define GPIO97_IN   0x003F42, BIT0
#define GPIO97_DRV  0x000000, BIT0
#define GPIO97_PE   0x000000, BIT0
#define GPIO97_PS   0x000000, BIT0

#define GPIO98_PAD  PAD_PM_GPIO4
#define GPIO98_NAME "PAD_PM_GPIO4"
#define GPIO98_OEN  0x003F44, BIT2
#define GPIO98_OUT  0x003F44, BIT1
#define GPIO98_IN   0x003F44, BIT0
#define GPIO98_DRV  0x000000, BIT0
#define GPIO98_PE   0x000000, BIT0
#define GPIO98_PS   0x000000, BIT0

#define GPIO99_PAD  PAD_PM_GPIO5
#define GPIO99_NAME "PAD_PM_GPIO5"
#define GPIO99_OEN  0x003F46, BIT2
#define GPIO99_OUT  0x003F46, BIT1
#define GPIO99_IN   0x003F46, BIT0
#define GPIO99_DRV  0x000000, BIT0
#define GPIO99_PE   0x000000, BIT0
#define GPIO99_PS   0x000000, BIT0

#define GPIO100_PAD  PAD_PM_FUART_RX
#define GPIO100_NAME "PAD_PM_FUART_RX"
#define GPIO100_OEN  0x003F48, BIT2
#define GPIO100_OUT  0x003F48, BIT1
#define GPIO100_IN   0x003F48, BIT0
#define GPIO100_DRV  0x003F48, BIT7 | BIT8
#define GPIO100_PE   0x003F48, BIT4
#define GPIO100_PS   0x003F48, BIT5

#define GPIO101_PAD  PAD_PM_FUART_TX
#define GPIO101_NAME "PAD_PM_FUART_TX"
#define GPIO101_OEN  0x003F4A, BIT2
#define GPIO101_OUT  0x003F4A, BIT1
#define GPIO101_IN   0x003F4A, BIT0
#define GPIO101_DRV  0x003F4A, BIT7 | BIT8
#define GPIO101_PE   0x003F4A, BIT4
#define GPIO101_PS   0x003F4A, BIT5

#define GPIO102_PAD  PAD_PM_IRIN
#define GPIO102_NAME "PAD_PM_IRIN"
#define GPIO102_OEN  0x003F4C, BIT2
#define GPIO102_OUT  0x003F4C, BIT1
#define GPIO102_IN   0x003F4C, BIT0
#define GPIO102_DRV  0x003F4C, BIT7 | BIT8
#define GPIO102_PE   0x003F4C, BIT4
#define GPIO102_PS   0x003F4C, BIT5

#define GPIO103_PAD  PAD_PM_MSPI0_DO
#define GPIO103_NAME "PAD_PM_MSPI0_DO"
#define GPIO103_OEN  0x003F4E, BIT2
#define GPIO103_OUT  0x003F4E, BIT1
#define GPIO103_IN   0x003F4E, BIT0
#define GPIO103_DRV  0x003F4E, BIT7 | BIT8
#define GPIO103_PE   0x003F4E, BIT4
#define GPIO103_PS   0x003F4E, BIT5

#define GPIO104_PAD  PAD_PM_MSPI0_DI
#define GPIO104_NAME "PAD_PM_MSPI0_DI"
#define GPIO104_OEN  0x003F50, BIT2
#define GPIO104_OUT  0x003F50, BIT1
#define GPIO104_IN   0x003F50, BIT0
#define GPIO104_DRV  0x003F50, BIT7 | BIT8
#define GPIO104_PE   0x003F50, BIT4
#define GPIO104_PS   0x003F50, BIT5

#define GPIO105_PAD  PAD_PM_MSPI0_CK
#define GPIO105_NAME "PAD_PM_MSPI0_CK"
#define GPIO105_OEN  0x003F52, BIT2
#define GPIO105_OUT  0x003F52, BIT1
#define GPIO105_IN   0x003F52, BIT0
#define GPIO105_DRV  0x003F52, BIT7 | BIT8
#define GPIO105_PE   0x003F52, BIT4
#define GPIO105_PS   0x003F52, BIT5

#define GPIO106_PAD  PAD_PM_MSPI0_CZ
#define GPIO106_NAME "PAD_PM_MSPI0_CZ"
#define GPIO106_OEN  0x003F54, BIT2
#define GPIO106_OUT  0x003F54, BIT1
#define GPIO106_IN   0x003F54, BIT0
#define GPIO106_DRV  0x003F54, BIT7 | BIT8
#define GPIO106_PE   0x003F54, BIT4
#define GPIO106_PS   0x003F54, BIT5

#define GPIO107_PAD  PAD_PM_USB3_INT
#define GPIO107_NAME "PAD_PM_USB3_INT"
#define GPIO107_OEN  0x003F56, BIT2
#define GPIO107_OUT  0x003F56, BIT1
#define GPIO107_IN   0x003F56, BIT0
#define GPIO107_DRV  0x003F56, BIT7 | BIT8
#define GPIO107_PE   0x003F56, BIT4
#define GPIO107_PS   0x003F56, BIT5

#define GPIO108_PAD  PAD_PM_USB3_ID
#define GPIO108_NAME "PAD_PM_USB3_ID"
#define GPIO108_OEN  0x003F58, BIT2
#define GPIO108_OUT  0x003F58, BIT1
#define GPIO108_IN   0x003F58, BIT0
#define GPIO108_DRV  0x003F58, BIT7 | BIT8
#define GPIO108_PE   0x003F58, BIT4
#define GPIO108_PS   0x003F58, BIT5

#define GPIO109_PAD  PAD_SAR_GPIO0
#define GPIO109_NAME "PAD_SAR_GPIO0"
#define GPIO109_OEN  0x001422, BIT8
#define GPIO109_OUT  0x001424, BIT0
#define GPIO109_IN   0x001424, BIT8
#define GPIO109_DRV  0x000000, BIT0
#define GPIO109_PE   0x000000, BIT0
#define GPIO109_PS   0x000000, BIT0

#define GPIO110_PAD  PAD_SAR_GPIO1
#define GPIO110_NAME "PAD_SAR_GPIO1"
#define GPIO110_OEN  0x001422, BIT9
#define GPIO110_OUT  0x001424, BIT1
#define GPIO110_IN   0x001424, BIT9
#define GPIO110_DRV  0x000000, BIT0
#define GPIO110_PE   0x000000, BIT0
#define GPIO110_PS   0x000000, BIT0

#define GPIO111_PAD  PAD_RGMII0_MCLK
#define GPIO111_NAME "PAD_RGMII0_MCLK"
#define GPIO111_OEN  0x103EDA, BIT2
#define GPIO111_OUT  0x103EDA, BIT1
#define GPIO111_IN   0x103EDA, BIT0
#define GPIO111_DRV  0x103EDA, BIT7 | BIT8
#define GPIO111_PE   0x103EDA, BIT6
#define GPIO111_PS   0x103EDA, BIT11

#define GPIO112_PAD  PAD_RGMII0_RSTN
#define GPIO112_NAME "PAD_RGMII0_RSTN"
#define GPIO112_OEN  0x103EDC, BIT2
#define GPIO112_OUT  0x103EDC, BIT1
#define GPIO112_IN   0x103EDC, BIT0
#define GPIO112_DRV  0x103EDC, BIT7 | BIT8
#define GPIO112_PE   0x103EDC, BIT6
#define GPIO112_PS   0x103EDC, BIT11

#define GPIO113_PAD  PAD_RGMII0_RXCLK
#define GPIO113_NAME "PAD_RGMII0_RXCLK"
#define GPIO113_OEN  0x103EDE, BIT2
#define GPIO113_OUT  0x103EDE, BIT1
#define GPIO113_IN   0x103EDE, BIT0
#define GPIO113_DRV  0x103EDE, BIT7 | BIT8
#define GPIO113_PE   0x103EDE, BIT6
#define GPIO113_PS   0x103EDE, BIT11

#define GPIO114_PAD  PAD_RGMII0_RXCTL
#define GPIO114_NAME "PAD_RGMII0_RXCTL"
#define GPIO114_OEN  0x103EE0, BIT2
#define GPIO114_OUT  0x103EE0, BIT1
#define GPIO114_IN   0x103EE0, BIT0
#define GPIO114_DRV  0x103EE0, BIT7 | BIT8
#define GPIO114_PE   0x103EE0, BIT6
#define GPIO114_PS   0x103EE0, BIT11

#define GPIO115_PAD  PAD_RGMII0_RXD0
#define GPIO115_NAME "PAD_RGMII0_RXD0"
#define GPIO115_OEN  0x103EE2, BIT2
#define GPIO115_OUT  0x103EE2, BIT1
#define GPIO115_IN   0x103EE2, BIT0
#define GPIO115_DRV  0x103EE2, BIT7 | BIT8
#define GPIO115_PE   0x103EE2, BIT6
#define GPIO115_PS   0x103EE2, BIT11

#define GPIO116_PAD  PAD_RGMII0_RXD1
#define GPIO116_NAME "PAD_RGMII0_RXD1"
#define GPIO116_OEN  0x103EE4, BIT2
#define GPIO116_OUT  0x103EE4, BIT1
#define GPIO116_IN   0x103EE4, BIT0
#define GPIO116_DRV  0x103EE4, BIT7 | BIT8
#define GPIO116_PE   0x103EE4, BIT6
#define GPIO116_PS   0x103EE4, BIT11

#define GPIO117_PAD  PAD_RGMII0_RXD2
#define GPIO117_NAME "PAD_RGMII0_RXD2"
#define GPIO117_OEN  0x103EE6, BIT2
#define GPIO117_OUT  0x103EE6, BIT1
#define GPIO117_IN   0x103EE6, BIT0
#define GPIO117_DRV  0x103EE6, BIT7 | BIT8
#define GPIO117_PE   0x103EE6, BIT6
#define GPIO117_PS   0x103EE6, BIT11

#define GPIO118_PAD  PAD_RGMII0_RXD3
#define GPIO118_NAME "PAD_RGMII0_RXD3"
#define GPIO118_OEN  0x103EE8, BIT2
#define GPIO118_OUT  0x103EE8, BIT1
#define GPIO118_IN   0x103EE8, BIT0
#define GPIO118_DRV  0x103EE8, BIT7 | BIT8
#define GPIO118_PE   0x103EE8, BIT6
#define GPIO118_PS   0x103EE8, BIT11

#define GPIO119_PAD  PAD_RGMII0_TXCLK
#define GPIO119_NAME "PAD_RGMII0_TXCLK"
#define GPIO119_OEN  0x103EEA, BIT2
#define GPIO119_OUT  0x103EEA, BIT1
#define GPIO119_IN   0x103EEA, BIT0
#define GPIO119_DRV  0x103EEA, BIT7 | BIT8
#define GPIO119_PE   0x103EEA, BIT6
#define GPIO119_PS   0x103EEA, BIT11

#define GPIO120_PAD  PAD_RGMII0_TXCTL
#define GPIO120_NAME "PAD_RGMII0_TXCTL"
#define GPIO120_OEN  0x103EEC, BIT2
#define GPIO120_OUT  0x103EEC, BIT1
#define GPIO120_IN   0x103EEC, BIT0
#define GPIO120_DRV  0x103EEC, BIT7 | BIT8
#define GPIO120_PE   0x103EEC, BIT6
#define GPIO120_PS   0x103EEC, BIT11

#define GPIO121_PAD  PAD_RGMII0_TXD0
#define GPIO121_NAME "PAD_RGMII0_TXD0"
#define GPIO121_OEN  0x103EEE, BIT2
#define GPIO121_OUT  0x103EEE, BIT1
#define GPIO121_IN   0x103EEE, BIT0
#define GPIO121_DRV  0x103EEE, BIT7 | BIT8
#define GPIO121_PE   0x103EEE, BIT6
#define GPIO121_PS   0x103EEE, BIT11

#define GPIO122_PAD  PAD_RGMII0_TXD1
#define GPIO122_NAME "PAD_RGMII0_TXD1"
#define GPIO122_OEN  0x103EF0, BIT2
#define GPIO122_OUT  0x103EF0, BIT1
#define GPIO122_IN   0x103EF0, BIT0
#define GPIO122_DRV  0x103EF0, BIT7 | BIT8
#define GPIO122_PE   0x103EF0, BIT6
#define GPIO122_PS   0x103EF0, BIT11

#define GPIO123_PAD  PAD_RGMII0_TXD2
#define GPIO123_NAME "PAD_RGMII0_TXD2"
#define GPIO123_OEN  0x103EF2, BIT2
#define GPIO123_OUT  0x103EF2, BIT1
#define GPIO123_IN   0x103EF2, BIT0
#define GPIO123_DRV  0x103EF2, BIT7 | BIT8
#define GPIO123_PE   0x103EF2, BIT6
#define GPIO123_PS   0x103EF2, BIT11

#define GPIO124_PAD  PAD_RGMII0_TXD3
#define GPIO124_NAME "PAD_RGMII0_TXD3"
#define GPIO124_OEN  0x103EF4, BIT2
#define GPIO124_OUT  0x103EF4, BIT1
#define GPIO124_IN   0x103EF4, BIT0
#define GPIO124_DRV  0x103EF4, BIT7 | BIT8
#define GPIO124_PE   0x103EF4, BIT6
#define GPIO124_PS   0x103EF4, BIT11

#define GPIO125_PAD  PAD_RGMII0_MDIO
#define GPIO125_NAME "PAD_RGMII0_MDIO"
#define GPIO125_OEN  0x103EF6, BIT2
#define GPIO125_OUT  0x103EF6, BIT1
#define GPIO125_IN   0x103EF6, BIT0
#define GPIO125_DRV  0x103EF6, BIT7 | BIT8
#define GPIO125_PE   0x103EF6, BIT6
#define GPIO125_PS   0x103EF6, BIT11

#define GPIO126_PAD  PAD_RGMII0_MDC
#define GPIO126_NAME "PAD_RGMII0_MDC"
#define GPIO126_OEN  0x103EF8, BIT2
#define GPIO126_OUT  0x103EF8, BIT1
#define GPIO126_IN   0x103EF8, BIT0
#define GPIO126_DRV  0x103EF8, BIT7 | BIT8
#define GPIO126_PE   0x103EF8, BIT6
#define GPIO126_PS   0x103EF8, BIT11

#define GPIO127_PAD  PAD_SD1_GPIO0
#define GPIO127_NAME "PAD_SD1_GPIO0"
#define GPIO127_OEN  0x103EFA, BIT2
#define GPIO127_OUT  0x103EFA, BIT1
#define GPIO127_IN   0x103EFA, BIT0
#define GPIO127_DRV  0x103EFA, BIT7 | BIT8
#define GPIO127_PE   0x103EFA, BIT6
#define GPIO127_PS   0x103EFA, BIT11

#define GPIO128_PAD  PAD_SD1_GPIO1
#define GPIO128_NAME "PAD_SD1_GPIO1"
#define GPIO128_OEN  0x103EFC, BIT2
#define GPIO128_OUT  0x103EFC, BIT1
#define GPIO128_IN   0x103EFC, BIT0
#define GPIO128_DRV  0x103EFC, BIT7 | BIT8
#define GPIO128_PE   0x103EFC, BIT6
#define GPIO128_PS   0x103EFC, BIT11

#define GPIO129_PAD  PAD_SD1_CDZ
#define GPIO129_NAME "PAD_SD1_CDZ"
#define GPIO129_OEN  0x103EFE, BIT2
#define GPIO129_OUT  0x103EFE, BIT1
#define GPIO129_IN   0x103EFE, BIT0
#define GPIO129_DRV  0x103EFE, BIT7 | BIT8
#define GPIO129_PE   0x103EFE, BIT6
#define GPIO129_PS   0x103EFE, BIT11

#define GPIO130_PAD  PAD_SD1_D1
#define GPIO130_NAME "PAD_SD1_D1"
#define GPIO130_OEN  0x110400, BIT2
#define GPIO130_OUT  0x110400, BIT1
#define GPIO130_IN   0x110400, BIT0
#define GPIO130_DRV  0x110400, BIT7 | BIT8
#define GPIO130_PE   0x110400, BIT6
#define GPIO130_PS   0x110400, BIT11

#define GPIO131_PAD  PAD_SD1_D0
#define GPIO131_NAME "PAD_SD1_D0"
#define GPIO131_OEN  0x110402, BIT2
#define GPIO131_OUT  0x110402, BIT1
#define GPIO131_IN   0x110402, BIT0
#define GPIO131_DRV  0x110402, BIT7 | BIT8
#define GPIO131_PE   0x110402, BIT6
#define GPIO131_PS   0x110402, BIT11

#define GPIO132_PAD  PAD_SD1_CLK
#define GPIO132_NAME "PAD_SD1_CLK"
#define GPIO132_OEN  0x110404, BIT2
#define GPIO132_OUT  0x110404, BIT1
#define GPIO132_IN   0x110404, BIT0
#define GPIO132_DRV  0x110404, BIT7 | BIT8
#define GPIO132_PE   0x110404, BIT6
#define GPIO132_PS   0x110404, BIT11

#define GPIO133_PAD  PAD_SD1_CMD
#define GPIO133_NAME "PAD_SD1_CMD"
#define GPIO133_OEN  0x110406, BIT2
#define GPIO133_OUT  0x110406, BIT1
#define GPIO133_IN   0x110406, BIT0
#define GPIO133_DRV  0x110406, BIT7 | BIT8
#define GPIO133_PE   0x110406, BIT6
#define GPIO133_PS   0x110406, BIT11

#define GPIO134_PAD  PAD_SD1_D3
#define GPIO134_NAME "PAD_SD1_D3"
#define GPIO134_OEN  0x110408, BIT2
#define GPIO134_OUT  0x110408, BIT1
#define GPIO134_IN   0x110408, BIT0
#define GPIO134_DRV  0x110408, BIT7 | BIT8
#define GPIO134_PE   0x110408, BIT6
#define GPIO134_PS   0x110408, BIT11

#define GPIO135_PAD  PAD_SD1_D2
#define GPIO135_NAME "PAD_SD1_D2"
#define GPIO135_OEN  0x11040A, BIT2
#define GPIO135_OUT  0x11040A, BIT1
#define GPIO135_IN   0x11040A, BIT0
#define GPIO135_DRV  0x11040A, BIT7 | BIT8
#define GPIO135_PE   0x11040A, BIT6
#define GPIO135_PS   0x11040A, BIT11

#define GPIO136_PAD  PAD_OUTP_TX0_CH0
#define GPIO136_NAME "PAD_OUTP_TX0_CH0"
#define GPIO136_OEN  0x11040C, BIT2
#define GPIO136_OUT  0x11040C, BIT1
#define GPIO136_IN   0x11040C, BIT0
#define GPIO136_DRV  0x1534BE, BIT0
#define GPIO136_PE   0x1534BA, BIT0
#define GPIO136_PS   0x1534BC, BIT0

#define GPIO137_PAD  PAD_OUTN_TX0_CH0
#define GPIO137_NAME "PAD_OUTN_TX0_CH0"
#define GPIO137_OEN  0x11040E, BIT2
#define GPIO137_OUT  0x11040E, BIT1
#define GPIO137_IN   0x11040E, BIT0
#define GPIO137_DRV  0x1534BE, BIT8
#define GPIO137_PE   0x1534BA, BIT8
#define GPIO137_PS   0x1534BC, BIT8

#define GPIO138_PAD  PAD_OUTP_TX0_CH1
#define GPIO138_NAME "PAD_OUTP_TX0_CH1"
#define GPIO138_OEN  0x110410, BIT2
#define GPIO138_OUT  0x110410, BIT1
#define GPIO138_IN   0x110410, BIT0
#define GPIO138_DRV  0x1534BE, BIT1
#define GPIO138_PE   0x1534BA, BIT1
#define GPIO138_PS   0x1534BC, BIT1

#define GPIO139_PAD  PAD_OUTN_TX0_CH1
#define GPIO139_NAME "PAD_OUTN_TX0_CH1"
#define GPIO139_OEN  0x110412, BIT2
#define GPIO139_OUT  0x110412, BIT1
#define GPIO139_IN   0x110412, BIT0
#define GPIO139_DRV  0x1534BE, BIT9
#define GPIO139_PE   0x1534BA, BIT9
#define GPIO139_PS   0x1534BC, BIT9

#define GPIO140_PAD  PAD_OUTP_TX0_CH2
#define GPIO140_NAME "PAD_OUTP_TX0_CH2"
#define GPIO140_OEN  0x110414, BIT2
#define GPIO140_OUT  0x110414, BIT1
#define GPIO140_IN   0x110414, BIT0
#define GPIO140_DRV  0x1534BE, BIT2
#define GPIO140_PE   0x1534BA, BIT2
#define GPIO140_PS   0x1534BC, BIT2

#define GPIO141_PAD  PAD_OUTN_TX0_CH2
#define GPIO141_NAME "PAD_OUTN_TX0_CH2"
#define GPIO141_OEN  0x110416, BIT2
#define GPIO141_OUT  0x110416, BIT1
#define GPIO141_IN   0x110416, BIT0
#define GPIO141_DRV  0x1534BE, BIT10
#define GPIO141_PE   0x1534BA, BIT10
#define GPIO141_PS   0x1534BC, BIT10

#define GPIO142_PAD  PAD_OUTP_TX0_CH3
#define GPIO142_NAME "PAD_OUTP_TX0_CH3"
#define GPIO142_OEN  0x110418, BIT2
#define GPIO142_OUT  0x110418, BIT1
#define GPIO142_IN   0x110418, BIT0
#define GPIO142_DRV  0x1534BE, BIT3
#define GPIO142_PE   0x1534BA, BIT3
#define GPIO142_PS   0x1534BC, BIT3

#define GPIO143_PAD  PAD_OUTN_TX0_CH3
#define GPIO143_NAME "PAD_OUTN_TX0_CH3"
#define GPIO143_OEN  0x11041A, BIT2
#define GPIO143_OUT  0x11041A, BIT1
#define GPIO143_IN   0x11041A, BIT0
#define GPIO143_DRV  0x1534BE, BIT11
#define GPIO143_PE   0x1534BA, BIT11
#define GPIO143_PS   0x1534BC, BIT11

#define GPIO144_PAD  PAD_OUTP_TX0_CH4
#define GPIO144_NAME "PAD_OUTP_TX0_CH4"
#define GPIO144_OEN  0x11041C, BIT2
#define GPIO144_OUT  0x11041C, BIT1
#define GPIO144_IN   0x11041C, BIT0
#define GPIO144_DRV  0x1534BE, BIT4
#define GPIO144_PE   0x1534BA, BIT4
#define GPIO144_PS   0x1534BC, BIT4

#define GPIO145_PAD  PAD_OUTN_TX0_CH4
#define GPIO145_NAME "PAD_OUTN_TX0_CH4"
#define GPIO145_OEN  0x11041E, BIT2
#define GPIO145_OUT  0x11041E, BIT1
#define GPIO145_IN   0x11041E, BIT0
#define GPIO145_DRV  0x1534BE, BIT12
#define GPIO145_PE   0x1534BA, BIT12
#define GPIO145_PS   0x1534BC, BIT12

#define GPIO146_PAD  PAD_EMMC_RSTN
#define GPIO146_NAME "PAD_EMMC_RSTN"
#define GPIO146_OEN  0x110420, BIT2
#define GPIO146_OUT  0x110420, BIT1
#define GPIO146_IN   0x110420, BIT0
#define GPIO146_DRV  0x110420, BIT7 | BIT8
#define GPIO146_PE   0x110420, BIT6
#define GPIO146_PS   0x110420, BIT11

#define GPIO147_PAD  PAD_EMMC_CLK
#define GPIO147_NAME "PAD_EMMC_CLK"
#define GPIO147_OEN  0x110422, BIT2
#define GPIO147_OUT  0x110422, BIT1
#define GPIO147_IN   0x110422, BIT0
#define GPIO147_DRV  0x000000, BIT0
#define GPIO147_PE   0x141A8E, BIT11
#define GPIO147_PS   0x141A92, BIT11

#define GPIO148_PAD  PAD_EMMC_CMD
#define GPIO148_NAME "PAD_EMMC_CMD"
#define GPIO148_OEN  0x110424, BIT2
#define GPIO148_OUT  0x110424, BIT1
#define GPIO148_IN   0x110424, BIT0
#define GPIO148_DRV  0x000000, BIT0
#define GPIO148_PE   0x141A8E, BIT10
#define GPIO148_PS   0x141A92, BIT10

#define GPIO149_PAD  PAD_EMMC_DS
#define GPIO149_NAME "PAD_EMMC_DS"
#define GPIO149_OEN  0x110426, BIT2
#define GPIO149_OUT  0x110426, BIT1
#define GPIO149_IN   0x110426, BIT0
#define GPIO149_DRV  0x000000, BIT0
#define GPIO149_PE   0x141A8E, BIT9
#define GPIO149_PS   0x141A92, BIT9

#define GPIO150_PAD  PAD_EMMC_D3
#define GPIO150_NAME "PAD_EMMC_D3"
#define GPIO150_OEN  0x110428, BIT2
#define GPIO150_OUT  0x110428, BIT1
#define GPIO150_IN   0x110428, BIT0
#define GPIO150_DRV  0x000000, BIT0
#define GPIO150_PE   0x141A8E, BIT8
#define GPIO150_PS   0x141A92, BIT8

#define GPIO151_PAD  PAD_EMMC_D4
#define GPIO151_NAME "PAD_EMMC_D4"
#define GPIO151_OEN  0x11042A, BIT2
#define GPIO151_OUT  0x11042A, BIT1
#define GPIO151_IN   0x11042A, BIT0
#define GPIO151_DRV  0x000000, BIT0
#define GPIO151_PE   0x141A8E, BIT7
#define GPIO151_PS   0x141A92, BIT7

#define GPIO152_PAD  PAD_EMMC_D0
#define GPIO152_NAME "PAD_EMMC_D0"
#define GPIO152_OEN  0x11042C, BIT2
#define GPIO152_OUT  0x11042C, BIT1
#define GPIO152_IN   0x11042C, BIT0
#define GPIO152_DRV  0x000000, BIT0
#define GPIO152_PE   0x141A8E, BIT6
#define GPIO152_PS   0x141A92, BIT6

#define GPIO153_PAD  PAD_EMMC_D5
#define GPIO153_NAME "PAD_EMMC_D5"
#define GPIO153_OEN  0x11042E, BIT2
#define GPIO153_OUT  0x11042E, BIT1
#define GPIO153_IN   0x11042E, BIT0
#define GPIO153_DRV  0x000000, BIT0
#define GPIO153_PE   0x141A8E, BIT5
#define GPIO153_PS   0x141A92, BIT5

#define GPIO154_PAD  PAD_EMMC_D1
#define GPIO154_NAME "PAD_EMMC_D1"
#define GPIO154_OEN  0x110430, BIT2
#define GPIO154_OUT  0x110430, BIT1
#define GPIO154_IN   0x110430, BIT0
#define GPIO154_DRV  0x000000, BIT0
#define GPIO154_PE   0x141A8E, BIT4
#define GPIO154_PS   0x141A92, BIT4

#define GPIO155_PAD  PAD_EMMC_D6
#define GPIO155_NAME "PAD_EMMC_D6"
#define GPIO155_OEN  0x110432, BIT2
#define GPIO155_OUT  0x110432, BIT1
#define GPIO155_IN   0x110432, BIT0
#define GPIO155_DRV  0x000000, BIT0
#define GPIO155_PE   0x141A8E, BIT3
#define GPIO155_PS   0x141A92, BIT3

#define GPIO156_PAD  PAD_EMMC_D2
#define GPIO156_NAME "PAD_EMMC_D2"
#define GPIO156_OEN  0x110434, BIT2
#define GPIO156_OUT  0x110434, BIT1
#define GPIO156_IN   0x110434, BIT0
#define GPIO156_DRV  0x000000, BIT0
#define GPIO156_PE   0x141A8E, BIT2
#define GPIO156_PS   0x141A92, BIT2

#define GPIO157_PAD  PAD_EMMC_D7
#define GPIO157_NAME "PAD_EMMC_D7"
#define GPIO157_OEN  0x110436, BIT2
#define GPIO157_OUT  0x110436, BIT1
#define GPIO157_IN   0x110436, BIT0
#define GPIO157_DRV  0x000000, BIT0
#define GPIO157_PE   0x141A8E, BIT1
#define GPIO157_PS   0x141A92, BIT1

#define GPIO158_PAD  PAD_ETH_LED0
#define GPIO158_NAME "PAD_ETH_LED0"
#define GPIO158_OEN  0x110438, BIT2
#define GPIO158_OUT  0x110438, BIT1
#define GPIO158_IN   0x110438, BIT0
#define GPIO158_DRV  0x110438, BIT7 | BIT8
#define GPIO158_PE   0x110438, BIT6
#define GPIO158_PS   0x110438, BIT11

#define GPIO159_PAD  PAD_ETH_LED1
#define GPIO159_NAME "PAD_ETH_LED1"
#define GPIO159_OEN  0x11043A, BIT2
#define GPIO159_OUT  0x11043A, BIT1
#define GPIO159_IN   0x11043A, BIT0
#define GPIO159_DRV  0x11043A, BIT7 | BIT8
#define GPIO159_PE   0x11043A, BIT6
#define GPIO159_PS   0x11043A, BIT11

#define GPIO160_PAD  PAD_I2C4_SCL
#define GPIO160_NAME "PAD_I2C4_SCL"
#define GPIO160_OEN  0x11043C, BIT2
#define GPIO160_OUT  0x11043C, BIT1
#define GPIO160_IN   0x11043C, BIT0
#define GPIO160_DRV  0x11043C, BIT7 | BIT8
#define GPIO160_PE   0x11043C, BIT6
#define GPIO160_PS   0x11043C, BIT11

#define GPIO161_PAD  PAD_I2C4_SDA
#define GPIO161_NAME "PAD_I2C4_SDA"
#define GPIO161_OEN  0x11043E, BIT2
#define GPIO161_OUT  0x11043E, BIT1
#define GPIO161_IN   0x11043E, BIT0
#define GPIO161_DRV  0x11043E, BIT7 | BIT8
#define GPIO161_PE   0x11043E, BIT6
#define GPIO161_PS   0x11043E, BIT11

#define GPIO162_PAD  PAD_SPI_CK
#define GPIO162_NAME "PAD_SPI_CK"
#define GPIO162_OEN  0x110440, BIT2
#define GPIO162_OUT  0x110440, BIT1
#define GPIO162_IN   0x110440, BIT0
#define GPIO162_DRV  0x110440, BIT7 | BIT8 | BIT10
#define GPIO162_PE   0x110440, BIT6
#define GPIO162_PS   0x110440, BIT11

#define GPIO163_PAD  PAD_SPI_DI
#define GPIO163_NAME "PAD_SPI_DI"
#define GPIO163_OEN  0x110442, BIT2
#define GPIO163_OUT  0x110442, BIT1
#define GPIO163_IN   0x110442, BIT0
#define GPIO163_DRV  0x110442, BIT7 | BIT8
#define GPIO163_PE   0x110442, BIT6
#define GPIO163_PS   0x110442, BIT11

#define GPIO164_PAD  PAD_SPI_HLD
#define GPIO164_NAME "PAD_SPI_HLD"
#define GPIO164_OEN  0x110444, BIT2
#define GPIO164_OUT  0x110444, BIT1
#define GPIO164_IN   0x110444, BIT0
#define GPIO164_DRV  0x110444, BIT7 | BIT8
#define GPIO164_PE   0x110444, BIT6
#define GPIO164_PS   0x110444, BIT11

#define GPIO165_PAD  PAD_SPI_DO
#define GPIO165_NAME "PAD_SPI_DO"
#define GPIO165_OEN  0x110446, BIT2
#define GPIO165_OUT  0x110446, BIT1
#define GPIO165_IN   0x110446, BIT0
#define GPIO165_DRV  0x110446, BIT7 | BIT8
#define GPIO165_PE   0x110446, BIT6
#define GPIO165_PS   0x110446, BIT11

#define GPIO166_PAD  PAD_SPI_WPZ
#define GPIO166_NAME "PAD_SPI_WPZ"
#define GPIO166_OEN  0x110448, BIT2
#define GPIO166_OUT  0x110448, BIT1
#define GPIO166_IN   0x110448, BIT0
#define GPIO166_DRV  0x110448, BIT7 | BIT8
#define GPIO166_PE   0x110448, BIT6
#define GPIO166_PS   0x110448, BIT11

#define GPIO167_PAD  PAD_SPI_CZ
#define GPIO167_NAME "PAD_SPI_CZ"
#define GPIO167_OEN  0x11044A, BIT2
#define GPIO167_OUT  0x11044A, BIT1
#define GPIO167_IN   0x11044A, BIT0
#define GPIO167_DRV  0x11044A, BIT7 | BIT8
#define GPIO167_PE   0x11044A, BIT6
#define GPIO167_PS   0x11044A, BIT11

#define GPIO168_PAD  PAD_UART_RX
#define GPIO168_NAME "PAD_UART_RX"
#define GPIO168_OEN  0x11044C, BIT2
#define GPIO168_OUT  0x11044C, BIT1
#define GPIO168_IN   0x11044C, BIT0
#define GPIO168_DRV  0x11044C, BIT7 | BIT8
#define GPIO168_PE   0x11044C, BIT6
#define GPIO168_PS   0x11044C, BIT11

#define GPIO169_PAD  PAD_UART_TX
#define GPIO169_NAME "PAD_UART_TX"
#define GPIO169_OEN  0x11044E, BIT2
#define GPIO169_OUT  0x11044E, BIT1
#define GPIO169_IN   0x11044E, BIT0
#define GPIO169_DRV  0x11044E, BIT7 | BIT8
#define GPIO169_PE   0x11044E, BIT6
#define GPIO169_PS   0x11044E, BIT11

u32 gChipBaseAddr    = GPIO_IO_ADDRESS(0x1F203C00);
u32 gPmSleepBaseAddr = GPIO_IO_ADDRESS(0x1F001C00);
u32 gSarBaseAddr     = GPIO_IO_ADDRESS(0x1F002800);
u32 gRIUBaseAddr     = GPIO_IO_ADDRESS(0x1F000000);

#define HAL_GPIO_CHIPTOP_REG(addr)  (*(volatile u16 *)(gChipBaseAddr + (addr << 1)))
#define HAL_GPIO_PM_SLEEP_REG(addr) (*(volatile u16 *)(gPmSleepBaseAddr + (addr << 1)))
#define HAL_GPIO_SAR_REG(addr)      (*(volatile u16 *)(gSarBaseAddr + (addr << 1)))
#define HAL_GPIO_RIU_REG(addr)      (*(volatile u16 *)(gRIUBaseAddr + (addr << 1)))

#define REG_ALL_PAD_IN 0xA1

static int _pmsleep_to_irq_table[] = {

    INT_PMSLEEP_PAD_PM_SR1_D0,          INT_PMSLEEP_PAD_PM_SR1_D1,          INT_PMSLEEP_PAD_PM_SR1_D2,
    INT_PMSLEEP_PAD_PM_SR1_D3,          INT_PMSLEEP_PAD_PM_SR1_D4,          INT_PMSLEEP_PAD_PM_DMIC0_CLK,
    INT_PMSLEEP_PAD_PM_DMIC0_D0,        INT_PMSLEEP_PAD_PM_SPI_CK,          INT_PMSLEEP_PAD_PM_SPI_DI,
    INT_PMSLEEP_PAD_PM_SPI_HLD,         INT_PMSLEEP_PAD_PM_SPI_DO,          INT_PMSLEEP_PAD_PM_SPI_WPZ,
    INT_PMSLEEP_PAD_PM_SPI_CZ,          INT_PMSLEEP_PAD_PM_GPIO3,           INT_PMSLEEP_PAD_PM_GPIO4,
    INT_PMSLEEP_PAD_PM_GPIO5,           INT_PMSLEEP_PAD_PM_SR1_D5,          INT_PMSLEEP_PAD_PM_SR1_D6,
    INT_PMSLEEP_PAD_PM_SR1_D7,          INT_PMSLEEP_PAD_PM_SR1_VS,          INT_PMSLEEP_PAD_PM_SR1_HS,
    INT_PMSLEEP_PAD_PM_SR1_PCLK,        INT_PMSLEEP_PAD_PM_SR1_INT,         INT_PMSLEEP_PAD_PM_UART_RX,
    INT_PMSLEEP_PAD_PM_UART_TX,         INT_PMSLEEP_PAD_PM_RADAR_SAR_GPIO0, INT_PMSLEEP_PAD_PM_RADAR_SAR_GPIO1,
    INT_PMSLEEP_PAD_PM_RADAR_SAR_GPIO2, INT_PMSLEEP_PAD_PM_RADAR_SAR_GPIO3, INT_PMSLEEP_PAD_PM_IRIN,
    INT_PMSLEEP_PAD_PM_USB3_INT,        INT_PMSLEEP_PAD_PM_SR1_RST,         INT_PMSLEEP_PAD_PM_MI2C1_SCL,
    INT_PMSLEEP_PAD_PM_MI2C1_SDA,       INT_PMSLEEP_PAD_PM_INTOUT,          INT_PMSLEEP_PAD_PM_MSPI0_CK,
    INT_PMSLEEP_PAD_PM_MSPI0_CZ,        INT_PMSLEEP_PAD_PM_MSPI0_DO,        INT_PMSLEEP_PAD_PM_MSPI0_DI,
    INT_PMSLEEP_PAD_PM_FUART_RX,        INT_PMSLEEP_PAD_PM_FUART_TX,        INT_PMSLEEP_PAD_PM_GPIO0,
    INT_PMSLEEP_PAD_PM_GPIO1,           INT_PMSLEEP_PAD_PM_GPIO2,           INT_PMSLEEP_PAD_PM_USB3_ID,

};

static int _gpi_to_irq_table[] = {

    INT_GPI_FIQ_PAD_PWM_OUT0,
    INT_GPI_FIQ_PAD_PWM_OUT1,
    INT_GPI_FIQ_PAD_PWM_OUT2,
    INT_GPI_FIQ_PAD_PWM_OUT3,
    INT_GPI_FIQ_PAD_PWM_OUT4,
    INT_GPI_FIQ_PAD_PWM_OUT5,
    INT_GPI_FIQ_PAD_PWM_OUT6,
    INT_GPI_FIQ_PAD_PWM_OUT7,
    INT_GPI_FIQ_PAD_SD0_GPIO0,
    INT_GPI_FIQ_PAD_SD0_VCTRL,
    INT_GPI_FIQ_PAD_SD0_CDZ,
    INT_GPI_FIQ_PAD_SD0_D1,
    INT_GPI_FIQ_PAD_SD0_D0,
    INT_GPI_FIQ_PAD_SD0_CLK,
    INT_GPI_FIQ_PAD_SD0_CMD,
    INT_GPI_FIQ_PAD_SD0_D3,
    INT_GPI_FIQ_PAD_SD0_D2,
    INT_GPI_FIQ_PAD_I2C0_SCL,
    INT_GPI_FIQ_PAD_I2C0_SDA,
    INT_GPI_FIQ_PAD_SR_RST0,
    INT_GPI_FIQ_PAD_SR_MCLK0,
    INT_GPI_FIQ_PAD_I2C1_SCL,
    INT_GPI_FIQ_PAD_I2C1_SDA,
    INT_GPI_FIQ_PAD_SR_RST1,
    INT_GPI_FIQ_PAD_SR_MCLK1,
    INT_GPI_FIQ_PAD_OUTP_RX0_CH0,
    INT_GPI_FIQ_PAD_OUTN_RX0_CH0,
    INT_GPI_FIQ_PAD_OUTP_RX0_CH1,
    INT_GPI_FIQ_PAD_OUTN_RX0_CH1,
    INT_GPI_FIQ_PAD_OUTP_RX0_CH2,
    INT_GPI_FIQ_PAD_OUTN_RX0_CH2,
    INT_GPI_FIQ_PAD_OUTP_RX0_CH3,
    INT_GPI_FIQ_PAD_OUTN_RX0_CH3,
    INT_GPI_FIQ_PAD_OUTP_RX0_CH4,
    INT_GPI_FIQ_PAD_OUTN_RX0_CH4,
    INT_GPI_FIQ_PAD_OUTP_RX0_CH5,
    INT_GPI_FIQ_PAD_OUTN_RX0_CH5,
    INT_GPI_FIQ_PAD_OUTP_RX1_CH0,
    INT_GPI_FIQ_PAD_OUTN_RX1_CH0,
    INT_GPI_FIQ_PAD_OUTP_RX1_CH1,
    INT_GPI_FIQ_PAD_OUTN_RX1_CH1,
    INT_GPI_FIQ_PAD_OUTP_RX1_CH2,
    INT_GPI_FIQ_PAD_OUTN_RX1_CH2,
    INT_GPI_FIQ_PAD_OUTP_RX1_CH3,
    INT_GPI_FIQ_PAD_OUTN_RX1_CH3,
    INT_GPI_FIQ_PAD_OUTP_RX1_CH4,
    INT_GPI_FIQ_PAD_OUTN_RX1_CH4,
    INT_GPI_FIQ_PAD_OUTP_RX2_CH0,
    INT_GPI_FIQ_PAD_OUTN_RX2_CH0,
    INT_GPI_FIQ_PAD_OUTP_RX2_CH1,
    INT_GPI_FIQ_PAD_OUTN_RX2_CH1,
    INT_GPI_FIQ_PAD_OUTP_RX2_CH2,
    INT_GPI_FIQ_PAD_OUTN_RX2_CH2,
    INT_GPI_FIQ_PAD_I2C2_SCL,
    INT_GPI_FIQ_PAD_I2C2_SDA,
    INT_GPI_FIQ_PAD_SR_RST2,
    INT_GPI_FIQ_PAD_SR_MCLK2,
    INT_GPI_FIQ_PAD_I2C3_SCL,
    INT_GPI_FIQ_PAD_I2C3_SDA,
    INT_GPI_FIQ_PAD_SR_RST3,
    INT_GPI_FIQ_PAD_SR_MCLK3,
    INT_GPI_FIQ_PAD_ISP0_XVS,
    INT_GPI_FIQ_PAD_ISP0_XHS,
    INT_GPI_FIQ_PAD_ISP0_XTRIG,
    INT_GPI_FIQ_PAD_PM_SR1_D0,
    INT_GPI_FIQ_PAD_PM_SR1_D4,
    INT_GPI_FIQ_PAD_PM_SR1_PCLK,
    INT_GPI_FIQ_PAD_PM_SR1_RST,
    INT_GPI_FIQ_PAD_PM_SR1_INT,
    INT_GPI_FIQ_PAD_PM_MI2C1_SCL,
    INT_GPI_FIQ_PAD_PM_MI2C1_SDA,
    INT_GPI_FIQ_PAD_PM_SR1_D1,
    INT_GPI_FIQ_PAD_PM_SR1_D2,
    INT_GPI_FIQ_PAD_PM_SR1_D3,
    INT_GPI_FIQ_PAD_PM_SR1_D5,
    INT_GPI_FIQ_PAD_PM_SR1_D6,
    INT_GPI_FIQ_PAD_PM_SR1_D7,
    INT_GPI_FIQ_PAD_PM_SR1_VS,
    INT_GPI_FIQ_PAD_PM_SR1_HS,
    INT_GPI_FIQ_PAD_PM_DMIC0_CLK,
    INT_GPI_FIQ_PAD_PM_DMIC0_D0,
    INT_GPI_FIQ_PAD_PM_SPI_CK,
    INT_GPI_FIQ_PAD_PM_SPI_DI,
    INT_GPI_FIQ_PAD_PM_SPI_HLD,
    INT_GPI_FIQ_PAD_PM_SPI_DO,
    INT_GPI_FIQ_PAD_PM_SPI_WPZ,
    INT_GPI_FIQ_PAD_PM_SPI_CZ,
    INT_GPI_FIQ_PAD_PM_RADAR_SAR_GPIO0,
    INT_GPI_FIQ_PAD_PM_RADAR_SAR_GPIO1,
    INT_GPI_FIQ_PAD_PM_RADAR_SAR_GPIO2,
    INT_GPI_FIQ_PAD_PM_RADAR_SAR_GPIO3,
    INT_GPI_FIQ_PAD_PM_UART_RX,
    INT_GPI_FIQ_PAD_PM_UART_TX,
    INT_GPI_FIQ_PAD_PM_INTOUT,
    INT_GPI_FIQ_PAD_PM_GPIO0,
    INT_GPI_FIQ_PAD_PM_GPIO1,
    INT_GPI_FIQ_PAD_PM_GPIO2,
    INT_GPI_FIQ_PAD_PM_GPIO3,
    INT_GPI_FIQ_PAD_PM_GPIO4,
    INT_GPI_FIQ_PAD_PM_GPIO5,
    INT_GPI_FIQ_PAD_PM_FUART_RX,
    INT_GPI_FIQ_PAD_PM_FUART_TX,
    INT_GPI_FIQ_PAD_PM_IRIN,
    INT_GPI_FIQ_PAD_PM_MSPI0_DO,
    INT_GPI_FIQ_PAD_PM_MSPI0_DI,
    INT_GPI_FIQ_PAD_PM_MSPI0_CK,
    INT_GPI_FIQ_PAD_PM_MSPI0_CZ,
    INT_GPI_FIQ_PAD_PM_USB3_INT,
    INT_GPI_FIQ_PAD_PM_USB3_ID,
    INT_GPI_FIQ_INVAILD,
    INT_GPI_FIQ_INVAILD,
    INT_GPI_FIQ_PAD_RGMII0_MCLK,
    INT_GPI_FIQ_PAD_RGMII0_RSTN,
    INT_GPI_FIQ_PAD_RGMII0_RXCLK,
    INT_GPI_FIQ_PAD_RGMII0_RXCTL,
    INT_GPI_FIQ_PAD_RGMII0_RXD0,
    INT_GPI_FIQ_PAD_RGMII0_RXD1,
    INT_GPI_FIQ_PAD_RGMII0_RXD2,
    INT_GPI_FIQ_PAD_RGMII0_RXD3,
    INT_GPI_FIQ_PAD_RGMII0_TXCLK,
    INT_GPI_FIQ_PAD_RGMII0_TXCTL,
    INT_GPI_FIQ_PAD_RGMII0_TXD0,
    INT_GPI_FIQ_PAD_RGMII0_TXD1,
    INT_GPI_FIQ_PAD_RGMII0_TXD2,
    INT_GPI_FIQ_PAD_RGMII0_TXD3,
    INT_GPI_FIQ_PAD_RGMII0_MDIO,
    INT_GPI_FIQ_PAD_RGMII0_MDC,
    INT_GPI_FIQ_PAD_SD1_GPIO0,
    INT_GPI_FIQ_PAD_SD1_GPIO1,
    INT_GPI_FIQ_PAD_SD1_CDZ,
    INT_GPI_FIQ_PAD_SD1_D1,
    INT_GPI_FIQ_PAD_SD1_D0,
    INT_GPI_FIQ_PAD_SD1_CLK,
    INT_GPI_FIQ_PAD_SD1_CMD,
    INT_GPI_FIQ_PAD_SD1_D3,
    INT_GPI_FIQ_PAD_SD1_D2,
    INT_GPI_FIQ_PAD_OUTP_TX0_CH0,
    INT_GPI_FIQ_PAD_OUTN_TX0_CH0,
    INT_GPI_FIQ_PAD_OUTP_TX0_CH1,
    INT_GPI_FIQ_PAD_OUTN_TX0_CH1,
    INT_GPI_FIQ_PAD_OUTP_TX0_CH2,
    INT_GPI_FIQ_PAD_OUTN_TX0_CH2,
    INT_GPI_FIQ_PAD_OUTP_TX0_CH3,
    INT_GPI_FIQ_PAD_OUTN_TX0_CH3,
    INT_GPI_FIQ_PAD_OUTP_TX0_CH4,
    INT_GPI_FIQ_PAD_OUTN_TX0_CH4,
    INT_GPI_FIQ_PAD_EMMC_RSTN,
    INT_GPI_FIQ_PAD_EMMC_CLK,
    INT_GPI_FIQ_PAD_EMMC_CMD,
    INT_GPI_FIQ_PAD_EMMC_DS,
    INT_GPI_FIQ_PAD_EMMC_D3,
    INT_GPI_FIQ_PAD_EMMC_D4,
    INT_GPI_FIQ_PAD_EMMC_D0,
    INT_GPI_FIQ_PAD_EMMC_D5,
    INT_GPI_FIQ_PAD_EMMC_D1,
    INT_GPI_FIQ_PAD_EMMC_D6,
    INT_GPI_FIQ_PAD_EMMC_D2,
    INT_GPI_FIQ_PAD_EMMC_D7,
    INT_GPI_FIQ_PAD_ETH_LED0,
    INT_GPI_FIQ_PAD_ETH_LED1,
    INT_GPI_FIQ_PAD_I2C4_SCL,
    INT_GPI_FIQ_PAD_I2C4_SDA,
    INT_GPI_FIQ_PAD_SPI_CK,
    INT_GPI_FIQ_PAD_SPI_DI,
    INT_GPI_FIQ_PAD_SPI_HLD,
    INT_GPI_FIQ_PAD_SPI_DO,
    INT_GPI_FIQ_PAD_SPI_WPZ,
    INT_GPI_FIQ_PAD_SPI_CZ,
    INT_GPI_FIQ_PAD_UART_RX,
    INT_GPI_FIQ_PAD_UART_TX,

};

static const struct gpio_setting
{
    u8  p_name[32];
    u32 r_oen;
    u16 m_oen;
    u32 r_out;
    u16 m_out;
    u32 r_in;
    u16 m_in;
    u32 r_drv;
    u16 m_drv;
    u32 r_pe;
    u16 m_pe;
    u32 r_ps;
    u16 m_ps;
} gpio_table[] = {
#define __GPIO__(_x_)                                                                                        \
    {                                                                                                        \
        CONCAT(CONCAT(GPIO, _x_), _NAME), CONCAT(CONCAT(GPIO, _x_), _OEN), CONCAT(CONCAT(GPIO, _x_), _OUT),  \
            CONCAT(CONCAT(GPIO, _x_), _IN), CONCAT(CONCAT(GPIO, _x_), _DRV), CONCAT(CONCAT(GPIO, _x_), _PE), \
            CONCAT(CONCAT(GPIO, _x_), _PS)                                                                   \
    }
#define __GPIO(_x_) __GPIO__(_x_)

    //
    // !! WARNING !! DO NOT MODIFIY !!!!
    //
    // These defines order must match following
    // 1. the PAD name in GPIO excel
    // 2. the perl script to generate the package header file
    //
    __GPIO(0),   __GPIO(1),   __GPIO(2),   __GPIO(3),   __GPIO(4),   __GPIO(5),   __GPIO(6),   __GPIO(7),   __GPIO(8),
    __GPIO(9),   __GPIO(10),  __GPIO(11),  __GPIO(12),  __GPIO(13),  __GPIO(14),  __GPIO(15),  __GPIO(16),  __GPIO(17),
    __GPIO(18),  __GPIO(19),  __GPIO(20),  __GPIO(21),  __GPIO(22),  __GPIO(23),  __GPIO(24),  __GPIO(25),  __GPIO(26),
    __GPIO(27),  __GPIO(28),  __GPIO(29),  __GPIO(30),  __GPIO(31),  __GPIO(32),  __GPIO(33),  __GPIO(34),  __GPIO(35),
    __GPIO(36),  __GPIO(37),  __GPIO(38),  __GPIO(39),  __GPIO(40),  __GPIO(41),  __GPIO(42),  __GPIO(43),  __GPIO(44),
    __GPIO(45),  __GPIO(46),  __GPIO(47),  __GPIO(48),  __GPIO(49),  __GPIO(50),  __GPIO(51),  __GPIO(52),  __GPIO(53),
    __GPIO(54),  __GPIO(55),  __GPIO(56),  __GPIO(57),  __GPIO(58),  __GPIO(59),  __GPIO(60),  __GPIO(61),  __GPIO(62),
    __GPIO(63),  __GPIO(64),  __GPIO(65),  __GPIO(66),  __GPIO(67),  __GPIO(68),  __GPIO(69),  __GPIO(70),  __GPIO(71),
    __GPIO(72),  __GPIO(73),  __GPIO(74),  __GPIO(75),  __GPIO(76),  __GPIO(77),  __GPIO(78),  __GPIO(79),  __GPIO(80),
    __GPIO(81),  __GPIO(82),  __GPIO(83),  __GPIO(84),  __GPIO(85),  __GPIO(86),  __GPIO(87),  __GPIO(88),  __GPIO(89),
    __GPIO(90),  __GPIO(91),  __GPIO(92),  __GPIO(93),  __GPIO(94),  __GPIO(95),  __GPIO(96),  __GPIO(97),  __GPIO(98),
    __GPIO(99),  __GPIO(100), __GPIO(101), __GPIO(102), __GPIO(103), __GPIO(104), __GPIO(105), __GPIO(106), __GPIO(107),
    __GPIO(108), __GPIO(109), __GPIO(110), __GPIO(111), __GPIO(112), __GPIO(113), __GPIO(114), __GPIO(115), __GPIO(116),
    __GPIO(117), __GPIO(118), __GPIO(119), __GPIO(120), __GPIO(121), __GPIO(122), __GPIO(123), __GPIO(124), __GPIO(125),
    __GPIO(126), __GPIO(127), __GPIO(128), __GPIO(129), __GPIO(130), __GPIO(131), __GPIO(132), __GPIO(133), __GPIO(134),
    __GPIO(135), __GPIO(136), __GPIO(137), __GPIO(138), __GPIO(139), __GPIO(140), __GPIO(141), __GPIO(142), __GPIO(143),
    __GPIO(144), __GPIO(145), __GPIO(146), __GPIO(147), __GPIO(148), __GPIO(149), __GPIO(150), __GPIO(151), __GPIO(152),
    __GPIO(153), __GPIO(154), __GPIO(155), __GPIO(156), __GPIO(157), __GPIO(158), __GPIO(159), __GPIO(160), __GPIO(161),
    __GPIO(162), __GPIO(163), __GPIO(164), __GPIO(165), __GPIO(166), __GPIO(167), __GPIO(168), __GPIO(169),
};

void hal_gpio_init(void)
{
    HAL_GPIO_CHIPTOP_REG(REG_ALL_PAD_IN) &= ~(BIT0 | BIT1);
}

void hal_gpio_pad_set(u8 gpio_index)
{
    hal_gpio_pad_set_val(gpio_index, PINMUX_FOR_GPIO_MODE);
}

void hal_gpio_pad_clr(u8 gpio_index)
{
    hal_gpio_pad_clr_val(gpio_index, PINMUX_FOR_GPIO_MODE);
}

u8 hal_gpio_padgroupmode_set(u32 pad_mode)
{
    return hal_gpio_pad_set_mode(pad_mode);
}

u8 hal_gpio_pad_val_set(u8 gpio_index, u32 pad_mode)
{
    return hal_gpio_pad_set_val((u32)gpio_index, pad_mode);
}

u8 hal_gpio_pad_val_get(u8 gpio_index, u32 *pad_mode)
{
    return hal_gpio_pad_get_val((u32)gpio_index, pad_mode);
}

void hal_gpio_vol_val_set(u8 group, u32 mode)
{
    hal_gpio_set_vol((u32)group, mode);
}

u8 hal_gpio_pad_val_check(u8 gpio_index, u32 pad_mode)
{
    return hal_gpio_pad_check_val((u32)gpio_index, pad_mode);
}

u8 hal_gpio_pad_oen(u8 gpio_index)
{
    u32 pad_mode;
    if (gpio_index >= GPIO_NR)
    {
        return 1;
    }
    hal_gpio_pad_get_val(gpio_index, &pad_mode);
    if (pad_mode == PINMUX_FOR_GPIO_MODE)
    {
        HAL_GPIO_RIU_REG(gpio_table[gpio_index].r_oen) &= (~gpio_table[gpio_index].m_oen);
        return 0;
    }
    else
    {
        gpio_err("GPIO[%d] not in GPIO MODE\n", gpio_index);
        return 1;
    }
}

u8 hal_gpio_pad_odn(u8 gpio_index)
{
    u32 pad_mode;
    if (gpio_index >= GPIO_NR)
    {
        return 1;
    }
    hal_gpio_pad_get_val(gpio_index, &pad_mode);
    if (pad_mode == PINMUX_FOR_GPIO_MODE)
    {
        HAL_GPIO_RIU_REG(gpio_table[gpio_index].r_oen) |= gpio_table[gpio_index].m_oen;
        return 0;
    }
    else
    {
        gpio_err("GPIO[%d] not in GPIO MODE\n", gpio_index);
        return 1;
    }
}

u8 hal_gpio_pad_level(u8 gpio_index, u8 *pad_level)
{
    if (gpio_index >= GPIO_NR)
    {
        return 1;
    }
    *pad_level = ((HAL_GPIO_RIU_REG(gpio_table[gpio_index].r_in) & gpio_table[gpio_index].m_in) ? 1 : 0);
    return 0;
}

u8 hal_gpio_pad_in_out(u8 gpio_index, u8 *pad_in_out)
{
    u32 pad_mode;
    if (gpio_index >= GPIO_NR)
    {
        return 1;
    }
    hal_gpio_pad_get_val(gpio_index, &pad_mode);
    if (pad_mode == PINMUX_FOR_GPIO_MODE)
    {
        *pad_in_out = ((HAL_GPIO_RIU_REG(gpio_table[gpio_index].r_oen) & gpio_table[gpio_index].m_oen) ? 1 : 0);
        return 0;
    }
    else
    {
        gpio_err("GPIO[%d] not in GPIO MODE\n", gpio_index);
        return 1;
    }
}

u8 hal_gpio_pull_high(u8 gpio_index)
{
    u32 pad_mode;
    if (gpio_index >= GPIO_NR)
    {
        return 1;
    }
    hal_gpio_pad_get_val(gpio_index, &pad_mode);
    if (pad_mode == PINMUX_FOR_GPIO_MODE)
    {
        HAL_GPIO_RIU_REG(gpio_table[gpio_index].r_out) |= gpio_table[gpio_index].m_out;
        return 0;
    }
    else
    {
        gpio_err("GPIO[%d] not in GPIO MODE\n", gpio_index);
        return 1;
    }
}

u8 hal_gpio_pull_low(u8 gpio_index)
{
    u32 pad_mode;
    if (gpio_index >= GPIO_NR)
    {
        return 1;
    }
    hal_gpio_pad_get_val(gpio_index, &pad_mode);
    if (pad_mode == PINMUX_FOR_GPIO_MODE)
    {
        HAL_GPIO_RIU_REG(gpio_table[gpio_index].r_out) &= (~gpio_table[gpio_index].m_out);
        return 0;
    }
    else
    {
        gpio_err("GPIO[%d] not in GPIO MODE\n", gpio_index);
        return 1;
    }
}

u8 hal_gpio_pull_up(u8 gpio_index)
{
    if (gpio_index >= GPIO_NR)
    {
        return 1;
    }
    else if (gpio_table[gpio_index].r_pe)
    {
        HAL_GPIO_RIU_REG(gpio_table[gpio_index].r_pe) |= gpio_table[gpio_index].m_pe;
        if (gpio_table[gpio_index].r_ps)
        {
            HAL_GPIO_RIU_REG(gpio_table[gpio_index].r_ps) |= gpio_table[gpio_index].m_ps;
        }
    }
    else
    {
        return 1; // no support pull up
    }
    return 0;
}

u8 hal_gpio_pull_down(u8 gpio_index)
{
    if (gpio_index >= GPIO_NR)
    {
        return 1;
    }
    else if (gpio_table[gpio_index].r_pe)
    {
        HAL_GPIO_RIU_REG(gpio_table[gpio_index].r_pe) |= gpio_table[gpio_index].m_pe;
        if (gpio_table[gpio_index].r_ps)
        {
            HAL_GPIO_RIU_REG(gpio_table[gpio_index].r_ps) &= ~gpio_table[gpio_index].m_ps;
        }
    }
    else
    {
        return 1; // no support pull down
    }
    return 0;
}

u8 hal_gpio_pull_off(u8 gpio_index)
{
    if (gpio_index >= GPIO_NR)
    {
        return 1;
    }
    else if (gpio_table[gpio_index].r_pe)
    {
        HAL_GPIO_RIU_REG(gpio_table[gpio_index].r_pe) &= ~gpio_table[gpio_index].m_pe;
    }
    else
    {
        return 1; // no support pull enable
    }
    return 0;
}

u8 hal_gpio_pull_status(u8 gpio_index, u8 *pull_status)
{
    if (gpio_index >= GPIO_NR)
    {
        return 1;
    }
    else if (gpio_table[gpio_index].r_pe)
    {
        if (HAL_GPIO_RIU_REG(gpio_table[gpio_index].r_pe) & gpio_table[gpio_index].m_pe)
        {
            if (HAL_GPIO_RIU_REG(gpio_table[gpio_index].r_ps) & gpio_table[gpio_index].m_ps)
                *pull_status = MHAL_PULL_UP;
            else
                *pull_status = MHAL_PULL_DOWN;
        }
        else
            *pull_status = MHAL_PULL_OFF;
    }
    else
    {
        return 1;
    }
    return 0;
}

u8 hal_gpio_set_high(u8 gpio_index)
{
    u32 pad_mode;
    if (gpio_index >= GPIO_NR)
    {
        return 1;
    }
    hal_gpio_pad_get_val(gpio_index, &pad_mode);
    if (pad_mode == PINMUX_FOR_GPIO_MODE)
    {
        HAL_GPIO_RIU_REG(gpio_table[gpio_index].r_oen) &= (~gpio_table[gpio_index].m_oen);
        HAL_GPIO_RIU_REG(gpio_table[gpio_index].r_out) |= gpio_table[gpio_index].m_out;
        return 0;
    }
    else
    {
        gpio_err("GPIO[%d] not in GPIO MODE\n", gpio_index);
        return 1;
    }
}

u8 hal_gpio_set_low(u8 gpio_index)
{
    u32 pad_mode;
    if (gpio_index >= GPIO_NR)
    {
        return 1;
    }
    hal_gpio_pad_get_val(gpio_index, &pad_mode);
    if (pad_mode == PINMUX_FOR_GPIO_MODE)
    {
        HAL_GPIO_RIU_REG(gpio_table[gpio_index].r_oen) &= (~gpio_table[gpio_index].m_oen);
        HAL_GPIO_RIU_REG(gpio_table[gpio_index].r_out) &= (~gpio_table[gpio_index].m_out);
        return 0;
    }
    else
    {
        gpio_err("GPIO[%d] not in GPIO MODE\n", gpio_index);
        return 1;
    }
}

u8 hal_gpio_drv_set(u8 gpio_index, u8 level)
{
    u8  lsb  = 0;
    u16 mask = 0;
    u8  i;
    u16 level_bit, pad_bit;
    u32 addr_sd;
    if (gpio_index >= GPIO_NR)
    {
        return 1;
    }
    else if (gpio_table[gpio_index].r_drv)
    {
        mask = gpio_table[gpio_index].m_drv;

        if (!mask)
        {
            return 1;
        }

        // Calculate LSB by dichotomy
        if ((mask & 0xFF) == 0)
        {
            mask >>= 8;
            lsb += 8;
        }
        if ((mask & 0xF) == 0)
        {
            mask >>= 4;
            lsb += 4;
        }
        if ((mask & 0x3) == 0)
        {
            mask >>= 2;
            lsb += 2;
        }
        if ((mask & 0x1) == 0)
        {
            lsb += 1;
        }

        if (level > (gpio_table[gpio_index].m_drv >> lsb))
        {
            return 1;
        }
        HAL_GPIO_RIU_REG(gpio_table[gpio_index].r_drv) &= ~gpio_table[gpio_index].m_drv;
        HAL_GPIO_RIU_REG(gpio_table[gpio_index].r_drv) |= ((level << lsb) & gpio_table[gpio_index].m_drv);
    }
    else if ((gpio_index >= PAD_SD0_GPIO0) && (gpio_index <= PAD_SD0_D2))
    {
        for (i = 0; i < SDGpioList[gpio_index - PAD_SD0_GPIO0].size; i++)
        {
            level_bit = SDGpioList[gpio_index - PAD_SD0_GPIO0].gpio[i].mask;
            pad_bit   = SDGpioList[gpio_index - PAD_SD0_GPIO0].gpio[i].val;
            addr_sd   = SDGpioList[gpio_index - PAD_SD0_GPIO0].gpio[i].offset
                      + SDGpioList[gpio_index - PAD_SD0_GPIO0].gpio[i].base;
            ((level & level_bit) == level_bit) ? (HAL_GPIO_RIU_REG(addr_sd) |= pad_bit)
                                               : (HAL_GPIO_RIU_REG(addr_sd) &= ~pad_bit);
        }
    }
    else if ((gpio_index >= PAD_EMMC_RSTN) && (gpio_index <= PAD_EMMC_D7))
    {
        for (i = 0; i < EMMCGpioList[gpio_index - PAD_EMMC_RSTN].size; i++)
        {
            level_bit = EMMCGpioList[gpio_index - PAD_EMMC_RSTN].gpio[i].mask;
            pad_bit   = EMMCGpioList[gpio_index - PAD_EMMC_RSTN].gpio[i].val;
            addr_sd   = EMMCGpioList[gpio_index - PAD_EMMC_RSTN].gpio[i].offset
                      + EMMCGpioList[gpio_index - PAD_EMMC_RSTN].gpio[i].base;
            ((level & level_bit) == level_bit) ? (HAL_GPIO_RIU_REG(addr_sd) |= pad_bit)
                                               : (HAL_GPIO_RIU_REG(addr_sd) &= ~pad_bit);
        }
    }
    else
    {
        return 1; // no support set driving
    }
    return 0;
}

u8 hal_gpio_drv_get(u8 gpio_index, u8 *level)
{
    u8  lsb  = 0;
    u16 mask = 0;

    if (gpio_index >= GPIO_NR)
    {
        return 1;
    }
    else if (gpio_table[gpio_index].r_drv)
    {
        mask = gpio_table[gpio_index].m_drv;

        // Calculate LSB by dichotomy
        if ((mask & 0xFF) == 0)
        {
            mask >>= 8;
            lsb += 8;
        }
        if ((mask & 0xF) == 0)
        {
            mask >>= 4;
            lsb += 4;
        }
        if ((mask & 0x3) == 0)
        {
            mask >>= 2;
            lsb += 2;
        }
        if ((mask & 0x1) == 0)
        {
            lsb += 1;
        }
        *level = ((HAL_GPIO_RIU_REG(gpio_table[gpio_index].r_drv) & gpio_table[gpio_index].m_drv) >> lsb);
        return 0;
    }
    else
    {
        return 1;
    }
}

static int hal_gpio_pm_to_irq(u8 gpio_index)
{
    if ((gpio_index > PAD_PM_USB3_ID) || (gpio_index < PAD_PM_SR1_D0))
    {
        return -1;
    }
    else
    {
        if (_pmsleep_to_irq_table[gpio_index - PAD_PM_SR1_D0] != INT_PMSLEEP_INVALID)
            return _pmsleep_to_irq_table[gpio_index - PAD_PM_SR1_D0];
        else
            return -1;
    }
}

int hal_gpio_gpi_to_irq(u8 gpio_index)
{
    if (gpio_index > PAD_UART_TX)
        return -1;
    else
        return _gpi_to_irq_table[gpio_index - PAD_PWM_OUT0];
}

#if GPI_TYPE
int hal_gpio_to_irq(u8 gpio_index)
{
    struct device_node *intr_node;
    struct irq_domain * intr_domain;
    struct irq_fwspec   fwspec;
    int                 hwirq, virq = -1;

    if ((hwirq = hal_gpio_pm_to_irq(gpio_index)) >= 0)
    {
        // get virtual irq number for request_irq
        intr_node   = of_find_compatible_node(NULL, NULL, "sstar,pm-intc");
        intr_domain = irq_find_host(intr_node);
        if (!intr_domain)
            return -ENXIO;

        fwspec.param_count = 1;
        fwspec.param[0]    = hwirq;
        fwspec.fwnode      = of_node_to_fwnode(intr_node);
        virq               = irq_create_fwspec_mapping(&fwspec);
    }
    else if ((hwirq = hal_gpio_gpi_to_irq(gpio_index)) >= 0)
    {
        // get virtual irq number for request_irq
        intr_node   = of_find_compatible_node(NULL, NULL, "sstar,gpi-intc");
        intr_domain = irq_find_host(intr_node);
        if (!intr_domain)
            return -ENXIO;

        fwspec.param_count = 1;
        fwspec.param[0]    = hwirq;
        fwspec.fwnode      = of_node_to_fwnode(intr_node);
        virq               = irq_create_fwspec_mapping(&fwspec);
    }
    else if ((gpio_index >= PAD_SAR_GPIO0 && gpio_index <= PAD_SAR_GPIO1))
    {
        // get virtual irq number for request_irq
        intr_node   = of_find_compatible_node(NULL, NULL, "sstar,main-intc");
        intr_domain = irq_find_host(intr_node);
        if (!intr_domain)
            return -ENXIO;

        fwspec.param_count = 3;
        fwspec.param[0]    = GIC_SPI;
        fwspec.param[1]    = INT_FIQ_SAR_GPIO_0 - (gpio_index - PAD_SAR_GPIO0);
        fwspec.param[2]    = IRQ_TYPE_EDGE_RISING;
        fwspec.fwnode      = of_node_to_fwnode(intr_node);
        virq               = irq_create_fwspec_mapping(&fwspec);
    }

    return virq;
}
#else
#define MHAL_GPIO_SUPPORT_INTR 0
extern struct vint_handler_t ss_pm_vintc;
extern struct vint_handler_t ss_gpi_vintc;
int                          hal_gpio_to_irq(U8 gpio_index)
{
    IntInitParam_u uInitParam = {{0}};
    int            hwirq = 0, virq = -1;

    if ((virq = hal_gpio_pm_to_irq(gpio_index)) >= 0)
    {
        uInitParam.intc.eMap      = INTC_MAP_IRQ;
        uInitParam.intc.ePriority = INTC_PRIORITY_7;
        uInitParam.intc.pfnIsr    = (PfnIntcISR)ss_pm_vintc.pvIntIsrCB;
        DrvRegisterVirtualInterrupt(&uInitParam, &ss_pm_vintc);

        hwirq = ss_pm_vintc.nHWIRQNum;
    }
    else if ((virq = hal_gpio_gpi_to_irq(gpio_index)) >= 0)
    {
        uInitParam.intc.eMap      = INTC_MAP_IRQ;
        uInitParam.intc.ePriority = INTC_PRIORITY_7;
        uInitParam.intc.pfnIsr    = (PfnIntcISR)ss_gpi_vintc.pvIntIsrCB;
        DrvRegisterVirtualInterrupt(&uInitParam, &ss_gpi_vintc);

        hwirq = ss_gpi_vintc.nHWIRQNum;
    }

    return (virq << 16 | hwirq);
}
#endif

u8 hal_gpio_get_check_count(void)
{
    return hal_gpio_pad_check_info_count();
}

void *hal_gpio_get_check_info(u8 index)
{
    return hal_gpio_pad_check_info_get(index);
}

u8 hal_gpio_name_to_num(u8 *p_name, u8 *gpio_index)
{
    u8 index;
    for (index = 0; index < (sizeof(gpio_table) / sizeof(gpio_table[0])); index++)
    {
        if (!strcmp((const char *)gpio_table[index].p_name, (const char *)p_name))
        {
            *gpio_index = index;
            return 0;
        }
    }
    return 1;
}

u8 hal_gpio_num_to_name(u8 gpio_index, const u8 **p_name)
{
    if (gpio_index >= GPIO_NR)
    {
        p_name = NULL;
        return 1;
    }
    *p_name = gpio_table[gpio_index].p_name;
    return 0;
}

u8 hal_gpio_padmode_to_val(u8 *p_mode, u32 *mode_to_val)
{
    return hal_gpio_padmux_to_val(p_mode, mode_to_val);
}

u32 *hal_gpio_padmode_to_padindex(u32 mode)
{
    return hal_gpio_padmdoe_to_padindex(mode);
}
