ncverilog: 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s039: Started on Aug 28, 2022 at 12:37:31 CST
ncverilog
	-f run.f
		testbench.v
		SDAMv2.v
	+access+r
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.SDAM:v <0x6196979c>
			streams:  11, words:  4457
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                  2       2
		Primitives:               1       1
		Registers:               27      27
		Scalar wires:             7       -
		Vectored wires:           2       -
		Always blocks:            9       9
		Initial blocks:           6       6
		Cont. assignments:        1       3
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.testfixture:v
Loading snapshot worklib.testfixture:v .................... Done
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_Q-2020.03, Linux, 02/09/2020
(C) 1996 - 2020 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'SDAM.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : Enable +all dumping.
*Verdi* : End of traversing.
 ----------------------------------------------------------------------
TEST START !!!
 ----------------------------------------------------------------------
 SDAM [ WRITE ] Test ...
  
 Address and Data           0 write...
 Result Check ...
  
 Address and Data           1 write...
 Result Check ...
  
 Address and Data           2 write...
 Result Check ...
  
 Address and Data           3 write...
 Result Check ...
  
 Address and Data           4 write...
 Result Check ...
  
 Address and Data           5 write...
 Result Check ...
  
 Address and Data           6 write...
 Result Check ...
  
 Address and Data           7 write...
 Result Check ...
  
 Address and Data           8 write...
 Result Check ...
  
 Address and Data           9 write...
 Result Check ...
  
 Address and Data          10 write...
 Result Check ...
  
 Address and Data          11 write...
 Result Check ...
  
 Address and Data          12 write...
 Result Check ...
  
 Address and Data          13 write...
 Result Check ...
  
 Address and Data          14 write...
 Result Check ...
  
 Address and Data          15 write...
 Result Check ...
  
 Address and Data          16 write...
 Result Check ...
  
 Address and Data          17 write...
 Result Check ...
  
 Address and Data          18 write...
 Result Check ...
  
 Address and Data          19 write...
 Result Check ...
  
 Address and Data          20 write...
 Result Check ...
  
 Address and Data          21 write...
 Result Check ...
  
 Address and Data          22 write...
 Result Check ...
  
 Address and Data          23 write...
 Result Check ...
  
 Address and Data          24 write...
 Result Check ...
  
 Address and Data          25 write...
 Result Check ...
  
 Address and Data          26 write...
 Result Check ...
  
 Address and Data          27 write...
 Result Check ...
  
 Address and Data          28 write...
 Result Check ...
  
 Address and Data          29 write...
 Result Check ...
  
 Address and Data          30 write...
 Result Check ...
  
 Address and Data          31 write...
 Result Check ...
  

-----------------------------------------------------

Congratulations! All data have been generated successfully!

-------------------------PASS------------------------

Simulation complete via $finish(1) at time 934500 NS + 0
./testbench.v:97 $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s039: Exiting on Aug 28, 2022 at 12:37:44 CST  (total: 00:00:13)
