;redcode
;assert 1
	SPL 0, <708
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	JMN 230, #291
	MOV -1, <-30
	ADD 270, 60
	ADD 270, 60
	MOV -1, <-30
	SUB @0, @2
	SUB @0, @2
	ADD 200, 0
	MOV -1, <-30
	SPL 102, <10
	SPL 102, <10
	MOV -1, <-30
	ADD 230, 291
	ADD -207, <-120
	MOV -7, <-20
	ADD #72, -9
	SLT #890, 0
	MOV -1, <-30
	MOV -7, <-20
	SUB @167, 106
	SUB <521, 106
	SUB @127, 106
	SUB @-127, 100
	SUB -1, <-30
	SLT 121, 0
	JMN 521, 106
	SPL 0, <708
	JMN 7, @20
	CMP -207, <-120
	SPL 0, <708
	ADD 3, 80
	MOV -7, -20
	CMP -207, <-120
	JMN -1, @-30
	JMN -7, @-20
	ADD <521, 106
	ADD @27, 6
	SPL 0, <708
	SPL 102, <10
	SPL 102, <10
	ADD #0, -509
	SUB <521, 106
	ADD #270, <1
	SUB @127, 106
	SUB @127, 106
	JMN 121, 0
