
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: gfpga_pad_io_soc_in[0] (input port clocked by clk0)
Endpoint: top_width_0_height_0_subtile_3__pin_inpad_0_
          (output port clocked by clk0)
Path Group: clk0
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         -0.50   -0.50 v input external delay
                  0.50    0.00   -0.50 v gfpga_pad_io_soc_in[0] (in)
     2    0.00                           gfpga_pad_io_soc_in[0] (net)
                  0.50    0.00   -0.50 v input93/A (sky130_fd_sc_hd__clkbuf_1)
                  0.06    0.24   -0.26 v input93/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net93 (net)
                  0.06    0.00   -0.26 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/A (sky130_fd_sc_hd__ebufn_8)
                  0.00    0.31    0.05 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
     7    0.14                           top_width_0_height_0_subtile_3__pin_inpad_0_ (net)
                  0.00    0.01    0.06 v top_width_0_height_0_subtile_3__pin_inpad_0_ (out)
                                  0.06   data arrival time

                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.10    0.10   clock uncertainty
                          0.00    0.10   clock reconvergence pessimism
                         -2.00   -1.90   output external delay
                                 -1.90   data required time
-----------------------------------------------------------------------------
                                 -1.90   data required time
                                 -0.06   data arrival time
-----------------------------------------------------------------------------
                                  1.96   slack (MET)


Startpoint: gfpga_pad_io_soc_in[1] (input port clocked by clk0)
Endpoint: top_width_0_height_0_subtile_2__pin_inpad_0_
          (output port clocked by clk0)
Path Group: clk0
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         -0.50   -0.50 v input external delay
                  0.50    0.00   -0.50 v gfpga_pad_io_soc_in[1] (in)
     2    0.00                           gfpga_pad_io_soc_in[1] (net)
                  0.50    0.00   -0.50 v input94/A (sky130_fd_sc_hd__clkbuf_1)
                  0.08    0.25   -0.25 v input94/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net94 (net)
                  0.08    0.00   -0.25 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/A (sky130_fd_sc_hd__ebufn_8)
                  0.00    0.31    0.07 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
     7    0.14                           top_width_0_height_0_subtile_2__pin_inpad_0_ (net)
                  0.00    0.01    0.08 v top_width_0_height_0_subtile_2__pin_inpad_0_ (out)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.10    0.10   clock uncertainty
                          0.00    0.10   clock reconvergence pessimism
                         -2.00   -1.90   output external delay
                                 -1.90   data required time
-----------------------------------------------------------------------------
                                 -1.90   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  1.98   slack (MET)


Startpoint: gfpga_pad_io_soc_in[3] (input port clocked by clk0)
Endpoint: top_width_0_height_0_subtile_0__pin_inpad_0_
          (output port clocked by clk0)
Path Group: clk0
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         -0.50   -0.50 v input external delay
                  0.50    0.00   -0.50 v gfpga_pad_io_soc_in[3] (in)
     2    0.00                           gfpga_pad_io_soc_in[3] (net)
                  0.50    0.00   -0.50 v input96/A (sky130_fd_sc_hd__clkbuf_1)
                  0.08    0.25   -0.25 v input96/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net96 (net)
                  0.08    0.00   -0.25 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/A (sky130_fd_sc_hd__ebufn_8)
                  0.00    0.31    0.06 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
     7    0.14                           top_width_0_height_0_subtile_0__pin_inpad_0_ (net)
                  0.00    0.02    0.08 v top_width_0_height_0_subtile_0__pin_inpad_0_ (out)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.10    0.10   clock uncertainty
                          0.00    0.10   clock reconvergence pessimism
                         -2.00   -1.90   output external delay
                                 -1.90   data required time
-----------------------------------------------------------------------------
                                 -1.90   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  1.98   slack (MET)


Startpoint: gfpga_pad_io_soc_in[2] (input port clocked by clk0)
Endpoint: top_width_0_height_0_subtile_1__pin_inpad_0_
          (output port clocked by clk0)
Path Group: clk0
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         -0.50   -0.50 v input external delay
                  0.50    0.00   -0.50 v gfpga_pad_io_soc_in[2] (in)
     2    0.00                           gfpga_pad_io_soc_in[2] (net)
                  0.50    0.00   -0.50 v input95/A (sky130_fd_sc_hd__clkbuf_1)
                  0.09    0.26   -0.24 v input95/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net95 (net)
                  0.09    0.00   -0.24 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/A (sky130_fd_sc_hd__ebufn_8)
                  0.00    0.32    0.08 v cbx_1__0_.grid_io_bottom_bottom_8__0_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
     7    0.14                           top_width_0_height_0_subtile_1__pin_inpad_0_ (net)
                  0.00    0.02    0.10 v top_width_0_height_0_subtile_1__pin_inpad_0_ (out)
                                  0.10   data arrival time

                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.10    0.10   clock uncertainty
                          0.00    0.10   clock reconvergence pessimism
                         -2.00   -1.90   output external delay
                                 -1.90   data required time
-----------------------------------------------------------------------------
                                 -1.90   data required time
                                 -0.10   data arrival time
-----------------------------------------------------------------------------
                                  2.00   slack (MET)


Startpoint: chanx_left_in[27] (input port clocked by clk0)
Endpoint: chany_top_out[1] (output port clocked by clk0)
Path Group: clk0
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         -0.50   -0.50 v input external delay
                  0.50    0.00   -0.50 v chanx_left_in[27] (in)
     2    0.01                           chanx_left_in[27] (net)
                  0.50    0.00   -0.50 v input22/A (sky130_fd_sc_hd__clkbuf_1)
                  0.10    0.27   -0.23 v input22/X (sky130_fd_sc_hd__clkbuf_1)
     2    0.02                           net22 (net)
                  0.10    0.00   -0.23 v _165_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.07    0.16   -0.07 v _165_/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net180 (net)
                  0.07    0.00   -0.07 v output180/A (sky130_fd_sc_hd__buf_12)
                  0.07    0.17    0.10 v output180/X (sky130_fd_sc_hd__buf_12)
     1    0.12                           chany_top_out[1] (net)
                  0.08    0.01    0.11 v chany_top_out[1] (out)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.10    0.10   clock uncertainty
                          0.00    0.10   clock reconvergence pessimism
                         -2.00   -1.90   output external delay
                                 -1.90   data required time
-----------------------------------------------------------------------------
                                 -1.90   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  2.01   slack (MET)


Startpoint: sb_1__0_.mem_top_track_26.sky130_fd_sc_hd__dfrtp_1_0_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: sb_1__0_.mem_top_track_26.sky130_fd_sc_hd__dfrtp_1_1_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.18    0.33    0.33 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.17                           clknet_0_prog_clk (net)
                  0.18    0.00    0.34 ^ clkbuf_4_8_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.10    0.20    0.54 ^ clkbuf_4_8_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    14    0.05                           clknet_4_8_0_prog_clk (net)
                  0.10    0.00    0.54 ^ sb_1__0_.mem_top_track_26.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.11    0.42    0.96 v sb_1__0_.mem_top_track_26.sky130_fd_sc_hd__dfrtp_1_0_/Q (sky130_fd_sc_hd__dfrtp_1)
     3    0.02                           sb_1__0_.mem_top_track_26.mem_out[0] (net)
                  0.11    0.00    0.96 v hold324/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.25    1.22 v hold324/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net591 (net)
                  0.04    0.00    1.22 v hold93/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.06    0.24    1.46 v hold93/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.01                           net360 (net)
                  0.06    0.00    1.46 v sb_1__0_.mem_top_track_26.sky130_fd_sc_hd__dfrtp_1_1_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.46   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.18    0.37    0.37 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.17                           clknet_0_prog_clk (net)
                  0.18    0.01    0.37 ^ clkbuf_4_2_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.12    0.24    0.62 ^ clkbuf_4_2_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    24    0.06                           clknet_4_2_0_prog_clk (net)
                  0.12    0.00    0.62 ^ sb_1__0_.mem_top_track_26.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.10    0.72   clock uncertainty
                         -0.04    0.68   clock reconvergence pessimism
                         -0.03    0.65   library hold time
                                  0.65   data required time
-----------------------------------------------------------------------------
                                  0.65   data required time
                                 -1.46   data arrival time
-----------------------------------------------------------------------------
                                  0.81   slack (MET)


Startpoint: cbx_1__0_.cbx_8__0_.mem_top_ipin_1.sky130_fd_sc_hd__dfrtp_1_2_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: cbx_1__0_.cbx_8__0_.mem_top_ipin_1.sky130_fd_sc_hd__dfrtp_1_3_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.18    0.33    0.33 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.17                           clknet_0_prog_clk (net)
                  0.18    0.01    0.34 ^ clkbuf_4_0_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.06    0.18    0.52 ^ clkbuf_4_0_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     6    0.03                           clknet_4_0_0_prog_clk (net)
                  0.06    0.00    0.52 ^ cbx_1__0_.cbx_8__0_.mem_top_ipin_1.sky130_fd_sc_hd__dfrtp_1_2_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.10    0.40    0.92 v cbx_1__0_.cbx_8__0_.mem_top_ipin_1.sky130_fd_sc_hd__dfrtp_1_2_/Q (sky130_fd_sc_hd__dfrtp_1)
     3    0.02                           cbx_1__0_.cbx_8__0_.mem_top_ipin_1.mem_out[2] (net)
                  0.10    0.00    0.92 v hold325/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.26    1.18 v hold325/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net592 (net)
                  0.05    0.00    1.18 v hold95/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.24    1.42 v hold95/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.01                           net362 (net)
                  0.05    0.00    1.42 v cbx_1__0_.cbx_8__0_.mem_top_ipin_1.sky130_fd_sc_hd__dfrtp_1_3_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.42   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.18    0.37    0.37 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.17                           clknet_0_prog_clk (net)
                  0.18    0.01    0.37 ^ clkbuf_4_0_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.06    0.20    0.57 ^ clkbuf_4_0_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     6    0.03                           clknet_4_0_0_prog_clk (net)
                  0.06    0.00    0.57 ^ cbx_1__0_.cbx_8__0_.mem_top_ipin_1.sky130_fd_sc_hd__dfrtp_1_3_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.10    0.67   clock uncertainty
                         -0.05    0.62   clock reconvergence pessimism
                         -0.05    0.57   library hold time
                                  0.57   data required time
-----------------------------------------------------------------------------
                                  0.57   data required time
                                 -1.42   data arrival time
-----------------------------------------------------------------------------
                                  0.85   slack (MET)


Startpoint: cbx_1__0_.cbx_8__0_.mem_top_ipin_2.sky130_fd_sc_hd__dfrtp_1_2_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: cbx_1__0_.cbx_8__0_.mem_top_ipin_2.sky130_fd_sc_hd__dfrtp_1_3_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.18    0.33    0.33 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.17                           clknet_0_prog_clk (net)
                  0.18    0.01    0.34 ^ clkbuf_4_1_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.07    0.18    0.52 ^ clkbuf_4_1_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     9    0.03                           clknet_4_1_0_prog_clk (net)
                  0.07    0.00    0.53 ^ cbx_1__0_.cbx_8__0_.mem_top_ipin_2.sky130_fd_sc_hd__dfrtp_1_2_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.10    0.41    0.93 v cbx_1__0_.cbx_8__0_.mem_top_ipin_2.sky130_fd_sc_hd__dfrtp_1_2_/Q (sky130_fd_sc_hd__dfrtp_1)
     3    0.02                           cbx_1__0_.cbx_8__0_.mem_top_ipin_2.mem_out[2] (net)
                  0.10    0.00    0.93 v hold317/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.26    1.19 v hold317/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net584 (net)
                  0.05    0.00    1.19 v hold83/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.06    0.25    1.44 v hold83/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.01                           net350 (net)
                  0.06    0.00    1.44 v cbx_1__0_.cbx_8__0_.mem_top_ipin_2.sky130_fd_sc_hd__dfrtp_1_3_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.44   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.18    0.37    0.37 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.17                           clknet_0_prog_clk (net)
                  0.18    0.01    0.37 ^ clkbuf_4_0_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.06    0.20    0.57 ^ clkbuf_4_0_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     6    0.03                           clknet_4_0_0_prog_clk (net)
                  0.06    0.00    0.57 ^ cbx_1__0_.cbx_8__0_.mem_top_ipin_2.sky130_fd_sc_hd__dfrtp_1_3_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.10    0.67   clock uncertainty
                         -0.04    0.64   clock reconvergence pessimism
                         -0.05    0.59   library hold time
                                  0.59   data required time
-----------------------------------------------------------------------------
                                  0.59   data required time
                                 -1.44   data arrival time
-----------------------------------------------------------------------------
                                  0.85   slack (MET)


Startpoint: sb_1__0_.mem_right_track_28.sky130_fd_sc_hd__dfrtp_1_1_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: sb_1__0_.mem_right_track_28.sky130_fd_sc_hd__dfrtp_1_2_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.18    0.33    0.33 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.17                           clknet_0_prog_clk (net)
                  0.18    0.00    0.34 ^ clkbuf_4_8_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.10    0.20    0.54 ^ clkbuf_4_8_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    14    0.05                           clknet_4_8_0_prog_clk (net)
                  0.10    0.00    0.54 ^ sb_1__0_.mem_right_track_28.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.11    0.43    0.97 v sb_1__0_.mem_right_track_28.sky130_fd_sc_hd__dfrtp_1_1_/Q (sky130_fd_sc_hd__dfrtp_1)
     3    0.02                           sb_1__0_.mem_right_track_28.mem_out[1] (net)
                  0.11    0.00    0.97 v hold361/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.26    1.23 v hold361/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net628 (net)
                  0.04    0.00    1.23 v hold131/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.24    1.46 v hold131/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net398 (net)
                  0.05    0.00    1.46 v sb_1__0_.mem_right_track_28.sky130_fd_sc_hd__dfrtp_1_2_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.46   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.18    0.37    0.37 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.17                           clknet_0_prog_clk (net)
                  0.18    0.00    0.37 ^ clkbuf_4_8_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.10    0.23    0.60 ^ clkbuf_4_8_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    14    0.05                           clknet_4_8_0_prog_clk (net)
                  0.10    0.00    0.60 ^ sb_1__0_.mem_right_track_28.sky130_fd_sc_hd__dfrtp_1_2_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.10    0.70   clock uncertainty
                         -0.06    0.64   clock reconvergence pessimism
                         -0.04    0.61   library hold time
                                  0.61   data required time
-----------------------------------------------------------------------------
                                  0.61   data required time
                                 -1.46   data arrival time
-----------------------------------------------------------------------------
                                  0.86   slack (MET)


Startpoint: sb_1__0_.mem_left_track_37.sky130_fd_sc_hd__dfrtp_1_1_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: sb_1__0_.mem_left_track_37.sky130_fd_sc_hd__dfrtp_1_2_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.18    0.33    0.33 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.17                           clknet_0_prog_clk (net)
                  0.18    0.00    0.34 ^ clkbuf_4_12_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.06    0.17    0.51 ^ clkbuf_4_12_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     6    0.02                           clknet_4_12_0_prog_clk (net)
                  0.06    0.00    0.51 ^ sb_1__0_.mem_left_track_37.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.11    0.41    0.92 v sb_1__0_.mem_left_track_37.sky130_fd_sc_hd__dfrtp_1_1_/Q (sky130_fd_sc_hd__dfrtp_1)
     3    0.02                           sb_1__0_.mem_left_track_37.mem_out[1] (net)
                  0.11    0.00    0.92 v hold314/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.07    0.28    1.21 v hold314/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.01                           net581 (net)
                  0.07    0.00    1.21 v hold76/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.25    1.45 v hold76/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net343 (net)
                  0.05    0.00    1.45 v sb_1__0_.mem_left_track_37.sky130_fd_sc_hd__dfrtp_1_2_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.45   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.18    0.37    0.37 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.17                           clknet_0_prog_clk (net)
                  0.18    0.00    0.37 ^ clkbuf_4_6_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.07    0.20    0.57 ^ clkbuf_4_6_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     9    0.03                           clknet_4_6_0_prog_clk (net)
                  0.07    0.00    0.58 ^ sb_1__0_.mem_left_track_37.sky130_fd_sc_hd__dfrtp_1_2_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.10    0.68   clock uncertainty
                         -0.04    0.64   clock reconvergence pessimism
                         -0.04    0.60   library hold time
                                  0.60   data required time
-----------------------------------------------------------------------------
                                  0.60   data required time
                                 -1.45   data arrival time
-----------------------------------------------------------------------------
                                  0.86   slack (MET)


