[INF:CM0023] Creating log file ../../build/tests/TypeParam/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[WRN:PA0205] dut.sv:1:1: No timescale set for "top".

[WRN:PA0205] dut.sv:10:1: No timescale set for "mid".

[WRN:PA0205] dut.sv:17:1: No timescale set for "bottom".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:17:1: Compile module "work@bottom".

[INF:CP0303] dut.sv:10:1: Compile module "work@mid".

[INF:CP0303] dut.sv:1:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 4.

[NTE:EL0511] Nb leaf instances: 2.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/tests/TypeParam/slpp_unit/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/tests/TypeParam/slpp_unit/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/tests/TypeParam/slpp_unit/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@bottom (work@bottom) dut.sv:17:1: , endln:21:10, parent:work@top
  |vpiFullName:work@bottom
  |vpiParameter:
  \_type_parameter: (work@bottom.TP1), line:17:32, endln:17:35, parent:work@bottom
    |vpiName:TP1
    |vpiParent:
    \_module: work@bottom (work@bottom) dut.sv:17:1: , endln:21:10, parent:work@top
    |vpiFullName:work@bottom.TP1
    |vpiTypespec:
    \_logic_typespec: , line:17:38, endln:17:43, parent:work@bottom.TP1
      |vpiParent:
      \_type_parameter: (work@bottom.TP1), line:17:32, endln:17:35, parent:work@bottom
  |vpiParameter:
  \_parameter: (work@bottom.SIZE), line:17:55, endln:17:59, parent:work@bottom
    |UINT:10
    |vpiTypespec:
    \_int_typespec: 
    |vpiParent:
    \_module: work@bottom (work@bottom) dut.sv:17:1: , endln:21:10, parent:work@top
    |vpiName:SIZE
    |vpiFullName:work@bottom.SIZE
  |vpiParameter:
  \_type_parameter: (work@bottom.TP2), line:17:79, endln:17:82, parent:work@bottom
    |vpiName:TP2
    |vpiParent:
    \_module: work@bottom (work@bottom) dut.sv:17:1: , endln:21:10, parent:work@top
    |vpiFullName:work@bottom.TP2
    |vpiTypespec:
    \_int_typespec: , line:17:85, endln:17:88, parent:work@bottom.TP2
      |vpiParent:
      \_type_parameter: (work@bottom.TP2), line:17:79, endln:17:82, parent:work@bottom
      |vpiSigned:1
  |vpiParamAssign:
  \_param_assign: , line:17:55, endln:17:62, parent:work@bottom
    |vpiParent:
    \_module: work@bottom (work@bottom) dut.sv:17:1: , endln:21:10, parent:work@top
    |vpiRhs:
    \_constant: , line:17:60, endln:17:62
      |vpiDecompile:10
      |vpiSize:32
      |UINT:10
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@bottom.SIZE), line:17:55, endln:17:59, parent:work@bottom
  |vpiDefName:work@bottom
  |vpiNet:
  \_logic_net: (work@bottom.DATA1), line:18:9, endln:18:14, parent:work@bottom
    |vpiName:DATA1
    |vpiFullName:work@bottom.DATA1
    |vpiParent:
    \_module: work@bottom (work@bottom) dut.sv:17:1: , endln:21:10, parent:work@top
  |vpiNet:
  \_logic_net: (work@bottom.a), line:19:20, endln:19:21, parent:work@bottom
    |vpiName:a
    |vpiFullName:work@bottom.a
    |vpiNetType:36
    |vpiParent:
    \_module: work@bottom (work@bottom) dut.sv:17:1: , endln:21:10, parent:work@top
  |vpiNet:
  \_logic_net: (work@bottom.DATA2), line:20:9, endln:20:14, parent:work@bottom
    |vpiName:DATA2
    |vpiFullName:work@bottom.DATA2
    |vpiParent:
    \_module: work@bottom (work@bottom) dut.sv:17:1: , endln:21:10, parent:work@top
  |vpiParent:
  \_design: (work@top)
|uhdmallModules:
\_module: work@mid (work@mid) dut.sv:10:1: , endln:15:10, parent:work@top
  |vpiFullName:work@mid
  |vpiParameter:
  \_type_parameter: (work@mid.TP0), line:10:29, endln:10:32, parent:work@mid
    |vpiName:TP0
    |vpiParent:
    \_module: work@mid (work@mid) dut.sv:10:1: , endln:15:10, parent:work@top
    |vpiFullName:work@mid.TP0
    |vpiTypespec:
    \_logic_typespec: , line:10:35, endln:10:40, parent:work@mid.TP0
      |vpiParent:
      \_type_parameter: (work@mid.TP0), line:10:29, endln:10:32, parent:work@mid
  |vpiDefName:work@mid
  |vpiNet:
  \_logic_net: (work@mid.DATA0), line:11:6, endln:11:11, parent:work@mid
    |vpiName:DATA0
    |vpiFullName:work@mid.DATA0
    |vpiParent:
    \_module: work@mid (work@mid) dut.sv:10:1: , endln:15:10, parent:work@top
  |vpiParent:
  \_design: (work@top)
|uhdmallModules:
\_module: work@top (work@top) dut.sv:1:1: , endln:8:10, parent:work@top
  |vpiFullName:work@top
  |vpiParameter:
  \_type_parameter: (work@top.TPTOP), line:2:16, endln:2:21, parent:work@top
    |vpiName:TPTOP
    |vpiParent:
    \_module: work@top (work@top) dut.sv:1:1: , endln:8:10, parent:work@top
    |vpiFullName:work@top.TPTOP
    |vpiTypespec:
    \_int_typespec: , line:2:24, endln:2:27, parent:work@top.TPTOP
      |vpiParent:
      \_type_parameter: (work@top.TPTOP), line:2:16, endln:2:21, parent:work@top
      |vpiSigned:1
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.DATATOP), line:4:8, endln:4:15, parent:work@top
    |vpiName:DATATOP
    |vpiFullName:work@top.DATATOP
    |vpiParent:
    \_module: work@top (work@top) dut.sv:1:1: , endln:8:10, parent:work@top
  |vpiParent:
  \_design: (work@top)
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:1:1: , endln:8:10
  |vpiName:work@top
  |vpiVariables:
  \_int_var: (work@top.DATATOP), line:4:8, endln:4:15, parent:work@top
    |vpiTypespec:
    \_int_typespec: , line:2:24, endln:2:27, parent:work@top.TPTOP
    |vpiName:DATATOP
    |vpiFullName:work@top.DATATOP
    |vpiVisibility:1
    |vpiParent:
    \_module: work@top (work@top) dut.sv:1:1: , endln:8:10
  |vpiParameter:
  \_type_parameter: (work@top.TPTOP), line:2:16, endln:2:21, parent:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiModule:
  \_module: work@mid (work@top.u0) dut.sv:6:3: , endln:6:27, parent:work@top
    |vpiName:u0
    |vpiFullName:work@top.u0
    |vpiVariables:
    \_int_var: (work@top.u0.DATA0), line:11:6, endln:11:11, parent:work@top.u0
      |vpiTypespec:
      \_int_typespec: , line:2:24, endln:2:27, parent:work@top.u0.TP0
        |vpiParent:
        \_type_parameter: (work@top.u0.TP0), parent:work@top.u0
        |vpiSigned:1
      |vpiName:DATA0
      |vpiFullName:work@top.u0.DATA0
      |vpiVisibility:1
      |vpiParent:
      \_module: work@mid (work@top.u0) dut.sv:6:3: , endln:6:27, parent:work@top
    |vpiParameter:
    \_type_parameter: (work@top.u0.TP0), parent:work@top.u0
      |vpiName:TP0
      |vpiParent:
      \_module: work@mid (work@top.u0) dut.sv:6:3: , endln:6:27, parent:work@top
      |vpiFullName:work@top.u0.TP0
      |vpiTypespec:
      \_int_typespec: , line:2:24, endln:2:27, parent:work@top.u0.TP0
    |vpiDefName:work@mid
    |vpiDefFile:dut.sv
    |vpiDefLineNo:10
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:1:1: , endln:8:10
    |vpiParent:
    \_module: work@top (work@top) dut.sv:1:1: , endln:8:10
    |vpiModule:
    \_module: work@bottom (work@top.u0.u1) dut.sv:12:2: , endln:12:27, parent:work@top.u0
      |vpiName:u1
      |vpiFullName:work@top.u0.u1
      |vpiVariables:
      \_int_var: (work@top.u0.u1.DATA1), line:18:9, endln:18:14, parent:work@top.u0.u1
        |vpiTypespec:
        \_int_typespec: , line:2:24, endln:2:27, parent:work@top.u0.u1.TP1
          |vpiParent:
          \_type_parameter: (work@top.u0.u1.TP1), parent:work@top.u0.u1
          |vpiSigned:1
        |vpiName:DATA1
        |vpiFullName:work@top.u0.u1.DATA1
        |vpiVisibility:1
        |vpiParent:
        \_module: work@bottom (work@top.u0.u1) dut.sv:12:2: , endln:12:27, parent:work@top.u0
      |vpiVariables:
      \_logic_var: (work@top.u0.u1.a), line:19:20, endln:19:21, parent:work@top.u0.u1
        |vpiTypespec:
        \_logic_typespec: , line:19:5, endln:19:10
          |vpiRange:
          \_range: , line:19:12, endln:19:18
            |vpiLeftRange:
            \_constant: , line:19:12, endln:19:16
              |vpiDecompile:10
              |vpiSize:32
              |UINT:10
              |vpiParent:
              \_range: , line:19:12, endln:19:18
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:19:17, endln:19:18
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiParent:
              \_range: , line:19:12, endln:19:18
              |vpiConstType:9
        |vpiName:a
        |vpiFullName:work@top.u0.u1.a
        |vpiVisibility:1
        |vpiParent:
        \_module: work@bottom (work@top.u0.u1) dut.sv:12:2: , endln:12:27, parent:work@top.u0
        |vpiRange:
        \_range: , line:19:12, endln:19:18
          |vpiLeftRange:
          \_constant: , line:19:12, endln:19:16
            |vpiDecompile:10
            |vpiSize:32
            |UINT:10
            |vpiParent:
            \_range: , line:19:12, endln:19:18
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:19:17, endln:19:18
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_range: , line:19:12, endln:19:18
            |vpiConstType:9
      |vpiVariables:
      \_int_var: (work@top.u0.u1.DATA2), line:20:9, endln:20:14, parent:work@top.u0.u1
        |vpiTypespec:
        \_int_typespec: , line:17:85, endln:17:88, parent:work@bottom.TP2
        |vpiName:DATA2
        |vpiFullName:work@top.u0.u1.DATA2
        |vpiVisibility:1
        |vpiParent:
        \_module: work@bottom (work@top.u0.u1) dut.sv:12:2: , endln:12:27, parent:work@top.u0
      |vpiParameter:
      \_type_parameter: (work@top.u0.u1.TP1), parent:work@top.u0.u1
        |vpiName:TP1
        |vpiParent:
        \_module: work@bottom (work@top.u0.u1) dut.sv:12:2: , endln:12:27, parent:work@top.u0
        |vpiFullName:work@top.u0.u1.TP1
        |vpiTypespec:
        \_int_typespec: , line:2:24, endln:2:27, parent:work@top.u0.u1.TP1
      |vpiParameter:
      \_parameter: (work@top.u0.u1.SIZE), line:17:55, endln:17:59, parent:work@top.u0.u1
        |UINT:10
        |vpiTypespec:
        \_int_typespec: , parent:work@top.u0.u1.SIZE
          |vpiParent:
          \_parameter: (work@top.u0.u1.SIZE), line:17:55, endln:17:59, parent:work@top.u0.u1
        |vpiParent:
        \_module: work@bottom (work@top.u0.u1) dut.sv:12:2: , endln:12:27, parent:work@top.u0
        |vpiName:SIZE
        |vpiFullName:work@top.u0.u1.SIZE
      |vpiParameter:
      \_type_parameter: (work@bottom.TP2), line:17:79, endln:17:82, parent:work@bottom
      |vpiParamAssign:
      \_param_assign: , line:17:55, endln:17:62, parent:work@top.u0.u1
        |vpiParent:
        \_module: work@bottom (work@top.u0.u1) dut.sv:12:2: , endln:12:27, parent:work@top.u0
        |vpiRhs:
        \_constant: , line:17:60, endln:17:62
          |vpiDecompile:10
          |vpiSize:32
          |UINT:10
          |vpiTypespec:
          \_int_typespec: 
          |vpiConstType:9
        |vpiLhs:
        \_parameter: (work@top.u0.u1.SIZE), line:17:55, endln:17:59, parent:work@top.u0.u1
      |vpiDefName:work@bottom
      |vpiDefFile:dut.sv
      |vpiDefLineNo:17
      |vpiInstance:
      \_module: work@mid (work@top.u0) dut.sv:6:3: , endln:6:27, parent:work@top
      |vpiParent:
      \_module: work@mid (work@top.u0) dut.sv:6:3: , endln:6:27, parent:work@top
    |vpiModule:
    \_module: work@bottom (work@top.u0.u2) dut.sv:13:2: , endln:13:38, parent:work@top.u0
      |vpiName:u2
      |vpiFullName:work@top.u0.u2
      |vpiVariables:
      \_int_var: (work@top.u0.u2.DATA1), line:18:9, endln:18:14, parent:work@top.u0.u2
        |vpiTypespec:
        \_int_typespec: , line:13:16, endln:13:19, parent:work@top.u0.u2.TP1
          |vpiParent:
          \_type_parameter: (work@top.u0.u2.TP1), parent:work@top.u0.u2
          |vpiSigned:1
        |vpiName:DATA1
        |vpiFullName:work@top.u0.u2.DATA1
        |vpiVisibility:1
        |vpiParent:
        \_module: work@bottom (work@top.u0.u2) dut.sv:13:2: , endln:13:38, parent:work@top.u0
      |vpiVariables:
      \_logic_var: (work@top.u0.u2.a), line:19:20, endln:19:21, parent:work@top.u0.u2
        |vpiTypespec:
        \_logic_typespec: , line:19:5, endln:19:10
          |vpiRange:
          \_range: , line:19:12, endln:19:18
            |vpiLeftRange:
            \_constant: , line:19:12, endln:19:16
              |vpiDecompile:20
              |vpiSize:64
              |UINT:20
              |vpiParent:
              \_range: , line:19:12, endln:19:18
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:19:17, endln:19:18
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiParent:
              \_range: , line:19:12, endln:19:18
              |vpiConstType:9
        |vpiName:a
        |vpiFullName:work@top.u0.u2.a
        |vpiVisibility:1
        |vpiParent:
        \_module: work@bottom (work@top.u0.u2) dut.sv:13:2: , endln:13:38, parent:work@top.u0
        |vpiRange:
        \_range: , line:19:12, endln:19:18
          |vpiLeftRange:
          \_constant: , line:19:12, endln:19:16
            |vpiDecompile:20
            |vpiSize:64
            |UINT:20
            |vpiParent:
            \_range: , line:19:12, endln:19:18
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:19:17, endln:19:18
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_range: , line:19:12, endln:19:18
            |vpiConstType:9
      |vpiVariables:
      \_int_var: (work@top.u0.u2.DATA2), line:20:9, endln:20:14, parent:work@top.u0.u2
        |vpiTypespec:
        \_int_typespec: , line:17:85, endln:17:88, parent:work@bottom.TP2
        |vpiName:DATA2
        |vpiFullName:work@top.u0.u2.DATA2
        |vpiVisibility:1
        |vpiParent:
        \_module: work@bottom (work@top.u0.u2) dut.sv:13:2: , endln:13:38, parent:work@top.u0
      |vpiParameter:
      \_type_parameter: (work@top.u0.u2.TP1), parent:work@top.u0.u2
        |vpiName:TP1
        |vpiParent:
        \_module: work@bottom (work@top.u0.u2) dut.sv:13:2: , endln:13:38, parent:work@top.u0
        |vpiFullName:work@top.u0.u2.TP1
        |vpiTypespec:
        \_int_typespec: , line:13:16, endln:13:19, parent:work@top.u0.u2.TP1
      |vpiParameter:
      \_parameter: (work@top.u0.u2.SIZE), line:17:55, endln:17:59, parent:work@top.u0.u2
        |UINT:10
        |vpiTypespec:
        \_int_typespec: , parent:work@top.u0.u2.SIZE
          |vpiParent:
          \_parameter: (work@top.u0.u2.SIZE), line:17:55, endln:17:59, parent:work@top.u0.u2
        |vpiParent:
        \_module: work@bottom (work@top.u0.u2) dut.sv:13:2: , endln:13:38, parent:work@top.u0
        |vpiName:SIZE
        |vpiFullName:work@top.u0.u2.SIZE
      |vpiParameter:
      \_type_parameter: (work@bottom.TP2), line:17:79, endln:17:82, parent:work@bottom
      |vpiParamAssign:
      \_param_assign: , line:17:55, endln:17:62, parent:work@top.u0.u2
        |vpiParent:
        \_module: work@bottom (work@top.u0.u2) dut.sv:13:2: , endln:13:38, parent:work@top.u0
        |vpiOverriden:1
        |vpiRhs:
        \_constant: , line:17:60, endln:17:62
          |vpiDecompile:20
          |vpiSize:32
          |UINT:20
          |vpiTypespec:
          \_int_typespec: 
          |vpiConstType:9
        |vpiLhs:
        \_parameter: (work@top.u0.u2.SIZE), line:17:55, endln:17:59, parent:work@top.u0.u2
      |vpiDefName:work@bottom
      |vpiDefFile:dut.sv
      |vpiDefLineNo:17
      |vpiInstance:
      \_module: work@mid (work@top.u0) dut.sv:6:3: , endln:6:27, parent:work@top
      |vpiParent:
      \_module: work@mid (work@top.u0) dut.sv:6:3: , endln:6:27, parent:work@top
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 5

