\hypertarget{hal__usart__async_8c}{}\section{E\+:/\+Ha\+Ha\+Project/\+Atmel\+Xbee/\+A\+T\+Projects/\+Ha\+Ha/\+Ha\+Ha/hal/src/hal\+\_\+usart\+\_\+async.c File Reference}
\label{hal__usart__async_8c}\index{E\+:/\+Ha\+Ha\+Project/\+Atmel\+Xbee/\+A\+T\+Projects/\+Ha\+Ha/\+Ha\+Ha/hal/src/hal\+\_\+usart\+\_\+async.\+c@{E\+:/\+Ha\+Ha\+Project/\+Atmel\+Xbee/\+A\+T\+Projects/\+Ha\+Ha/\+Ha\+Ha/hal/src/hal\+\_\+usart\+\_\+async.\+c}}


I/O U\+S\+A\+RT related functionality implementation.  


{\ttfamily \#include \char`\"{}hal\+\_\+usart\+\_\+async.\+h\char`\"{}}\newline
{\ttfamily \#include $<$utils\+\_\+assert.\+h$>$}\newline
{\ttfamily \#include $<$hal\+\_\+atomic.\+h$>$}\newline
{\ttfamily \#include $<$utils.\+h$>$}\newline
Include dependency graph for hal\+\_\+usart\+\_\+async.\+c\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{hal__usart__async_8c__incl}
\end{center}
\end{figure}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{hal__usart__async_8c_ae578001fe043b4cca7a0edd801cfe9c4}{D\+R\+I\+V\+E\+R\+\_\+\+V\+E\+R\+S\+I\+ON}~0x00000001u
\begin{DoxyCompactList}\small\item\em Driver version. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
int32\+\_\+t \hyperlink{group__doc__driver__hal__usart__async_gaafe146c618b950c9715efb0fdc6a7484}{usart\+\_\+async\+\_\+init} (struct \hyperlink{structusart__async__descriptor}{usart\+\_\+async\+\_\+descriptor} $\ast$const descr, void $\ast$const hw, uint8\+\_\+t $\ast$rx\+\_\+buffer, uint16\+\_\+t rx\+\_\+buffer\+\_\+length, void $\ast$const func)
\begin{DoxyCompactList}\small\item\em Initialize usart interface. \end{DoxyCompactList}\item 
int32\+\_\+t \hyperlink{group__doc__driver__hal__usart__async_gab7ef65ba7b4afd13cb11dcc72315ca43}{usart\+\_\+async\+\_\+deinit} (struct \hyperlink{structusart__async__descriptor}{usart\+\_\+async\+\_\+descriptor} $\ast$const descr)
\begin{DoxyCompactList}\small\item\em Deinitialize usart interface. \end{DoxyCompactList}\item 
int32\+\_\+t \hyperlink{group__doc__driver__hal__usart__async_gaa752e7d978b7f3bc35c97f9a7eb5f98a}{usart\+\_\+async\+\_\+enable} (struct \hyperlink{structusart__async__descriptor}{usart\+\_\+async\+\_\+descriptor} $\ast$const descr)
\begin{DoxyCompactList}\small\item\em Enable usart interface. \end{DoxyCompactList}\item 
int32\+\_\+t \hyperlink{group__doc__driver__hal__usart__async_ga575b7b546a7357088530a9cebf60ad9a}{usart\+\_\+async\+\_\+disable} (struct \hyperlink{structusart__async__descriptor}{usart\+\_\+async\+\_\+descriptor} $\ast$const descr)
\begin{DoxyCompactList}\small\item\em Disable usart interface. \end{DoxyCompactList}\item 
int32\+\_\+t \hyperlink{group__doc__driver__hal__usart__async_ga964be25acbad24e7d0cb9e72f5f5582f}{usart\+\_\+async\+\_\+get\+\_\+io\+\_\+descriptor} (struct \hyperlink{structusart__async__descriptor}{usart\+\_\+async\+\_\+descriptor} $\ast$const descr, struct \hyperlink{structio__descriptor}{io\+\_\+descriptor} $\ast$$\ast$io)
\begin{DoxyCompactList}\small\item\em Retrieve I/O descriptor. \end{DoxyCompactList}\item 
int32\+\_\+t \hyperlink{group__doc__driver__hal__usart__async_ga2d7d4ba3ab10f19c2e8a7901f2b6b276}{usart\+\_\+async\+\_\+register\+\_\+callback} (struct \hyperlink{structusart__async__descriptor}{usart\+\_\+async\+\_\+descriptor} $\ast$const descr, const enum \hyperlink{group__doc__driver__hal__usart__async_ga5a82ef383f62daa061a55838c8fc6d39}{usart\+\_\+async\+\_\+callback\+\_\+type} type, \hyperlink{group__doc__driver__hal__usart__async_ga430e4080a53e1f39c4d46da01200f633}{usart\+\_\+cb\+\_\+t} cb)
\begin{DoxyCompactList}\small\item\em Register usart callback. \end{DoxyCompactList}\item 
int32\+\_\+t \hyperlink{group__doc__driver__hal__usart__async_gacbc3f9aec99169e42d49555cf829a3d1}{usart\+\_\+async\+\_\+set\+\_\+flow\+\_\+control} (struct \hyperlink{structusart__async__descriptor}{usart\+\_\+async\+\_\+descriptor} $\ast$const descr, const union \hyperlink{unionusart__flow__control__state}{usart\+\_\+flow\+\_\+control\+\_\+state} state)
\begin{DoxyCompactList}\small\item\em Specify action for flow control pins. \end{DoxyCompactList}\item 
int32\+\_\+t \hyperlink{group__doc__driver__hal__usart__async_gab6bb473a5047ae890b1406ffcca3042d}{usart\+\_\+async\+\_\+set\+\_\+baud\+\_\+rate} (struct \hyperlink{structusart__async__descriptor}{usart\+\_\+async\+\_\+descriptor} $\ast$const descr, const uint32\+\_\+t baud\+\_\+rate)
\begin{DoxyCompactList}\small\item\em Set usart baud rate. \end{DoxyCompactList}\item 
int32\+\_\+t \hyperlink{group__doc__driver__hal__usart__async_ga1ed416c72b54e87f8da098f148e0c7fc}{usart\+\_\+async\+\_\+set\+\_\+data\+\_\+order} (struct \hyperlink{structusart__async__descriptor}{usart\+\_\+async\+\_\+descriptor} $\ast$const descr, const enum \hyperlink{group___h_p_l_ga426849bbd9655cec091101ebc9123eb4}{usart\+\_\+data\+\_\+order} data\+\_\+order)
\begin{DoxyCompactList}\small\item\em Set usart data order. \end{DoxyCompactList}\item 
int32\+\_\+t \hyperlink{group__doc__driver__hal__usart__async_ga8b2ee777456a88b7843366761a8356c9}{usart\+\_\+async\+\_\+set\+\_\+mode} (struct \hyperlink{structusart__async__descriptor}{usart\+\_\+async\+\_\+descriptor} $\ast$const descr, const enum \hyperlink{group___h_p_l_ga1c465965478e0f6908a4c99d4f3ad20f}{usart\+\_\+mode} mode)
\begin{DoxyCompactList}\small\item\em Set usart mode. \end{DoxyCompactList}\item 
int32\+\_\+t \hyperlink{group__doc__driver__hal__usart__async_ga6cee441159bf41f74a105042fb6c8477}{usart\+\_\+async\+\_\+set\+\_\+parity} (struct \hyperlink{structusart__async__descriptor}{usart\+\_\+async\+\_\+descriptor} $\ast$const descr, const enum \hyperlink{group___h_p_l_ga867cc5f0ea7d3bf651d68f0046cf6f41}{usart\+\_\+parity} parity)
\begin{DoxyCompactList}\small\item\em Set usart parity. \end{DoxyCompactList}\item 
int32\+\_\+t \hyperlink{group__doc__driver__hal__usart__async_ga1749b4fd6293a49428cf4baf74656dd5}{usart\+\_\+async\+\_\+set\+\_\+stopbits} (struct \hyperlink{structusart__async__descriptor}{usart\+\_\+async\+\_\+descriptor} $\ast$const descr, const enum \hyperlink{group___h_p_l_ga88311517c5168c29a681604a8a33b06e}{usart\+\_\+stop\+\_\+bits} stop\+\_\+bits)
\begin{DoxyCompactList}\small\item\em Set usart stop bits. \end{DoxyCompactList}\item 
int32\+\_\+t \hyperlink{group__doc__driver__hal__usart__async_ga949ebae93032ed1a276be009cc1539d6}{usart\+\_\+async\+\_\+set\+\_\+character\+\_\+size} (struct \hyperlink{structusart__async__descriptor}{usart\+\_\+async\+\_\+descriptor} $\ast$const descr, const enum \hyperlink{group___h_p_l_ga631ce7b4f60dccd392e6d6ef7d3cd4e2}{usart\+\_\+character\+\_\+size} size)
\begin{DoxyCompactList}\small\item\em Set usart character size. \end{DoxyCompactList}\item 
int32\+\_\+t \hyperlink{group__doc__driver__hal__usart__async_gaf451cb5a13be66b9357354b1b503c892}{usart\+\_\+async\+\_\+flow\+\_\+control\+\_\+status} (const struct \hyperlink{structusart__async__descriptor}{usart\+\_\+async\+\_\+descriptor} $\ast$const descr, union \hyperlink{unionusart__flow__control__state}{usart\+\_\+flow\+\_\+control\+\_\+state} $\ast$const state)
\begin{DoxyCompactList}\small\item\em Retrieve the state of flow control pins. \end{DoxyCompactList}\item 
int32\+\_\+t \hyperlink{group__doc__driver__hal__usart__async_ga25db066e0587014aab7038cc9295b177}{usart\+\_\+async\+\_\+is\+\_\+tx\+\_\+empty} (const struct \hyperlink{structusart__async__descriptor}{usart\+\_\+async\+\_\+descriptor} $\ast$const descr)
\begin{DoxyCompactList}\small\item\em Check if the usart transmitter is empty. \end{DoxyCompactList}\item 
int32\+\_\+t \hyperlink{group__doc__driver__hal__usart__async_gac8f1c592dc9a82c918eb5c7b2d036963}{usart\+\_\+async\+\_\+is\+\_\+rx\+\_\+not\+\_\+empty} (const struct \hyperlink{structusart__async__descriptor}{usart\+\_\+async\+\_\+descriptor} $\ast$const descr)
\begin{DoxyCompactList}\small\item\em Check if the usart receiver is not empty. \end{DoxyCompactList}\item 
int32\+\_\+t \hyperlink{group__doc__driver__hal__usart__async_gabf0f8fdd20b3b586cb5c0d7fcd4e2114}{usart\+\_\+async\+\_\+get\+\_\+status} (struct \hyperlink{structusart__async__descriptor}{usart\+\_\+async\+\_\+descriptor} $\ast$const descr, struct \hyperlink{structusart__async__status}{usart\+\_\+async\+\_\+status} $\ast$const status)
\begin{DoxyCompactList}\small\item\em Retrieve the current interface status. \end{DoxyCompactList}\item 
int32\+\_\+t \hyperlink{group__doc__driver__hal__usart__async_gaaccb76b1f2ca76451e29b1f674a0c646}{usart\+\_\+async\+\_\+flush\+\_\+rx\+\_\+buffer} (struct \hyperlink{structusart__async__descriptor}{usart\+\_\+async\+\_\+descriptor} $\ast$const descr)
\begin{DoxyCompactList}\small\item\em flush usart rx ringbuf \end{DoxyCompactList}\item 
uint32\+\_\+t \hyperlink{group__doc__driver__hal__usart__async_ga8fd83888546106a6a65e1951e4065d9f}{usart\+\_\+async\+\_\+get\+\_\+version} (void)
\begin{DoxyCompactList}\small\item\em Retrieve the current driver version. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
I/O U\+S\+A\+RT related functionality implementation. 

Copyright (C) 2014 -\/ 2016 Atmel Corporation. All rights reserved.

\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{hal__usart__async_8c_ae578001fe043b4cca7a0edd801cfe9c4}\label{hal__usart__async_8c_ae578001fe043b4cca7a0edd801cfe9c4}} 
\index{hal\+\_\+usart\+\_\+async.\+c@{hal\+\_\+usart\+\_\+async.\+c}!D\+R\+I\+V\+E\+R\+\_\+\+V\+E\+R\+S\+I\+ON@{D\+R\+I\+V\+E\+R\+\_\+\+V\+E\+R\+S\+I\+ON}}
\index{D\+R\+I\+V\+E\+R\+\_\+\+V\+E\+R\+S\+I\+ON@{D\+R\+I\+V\+E\+R\+\_\+\+V\+E\+R\+S\+I\+ON}!hal\+\_\+usart\+\_\+async.\+c@{hal\+\_\+usart\+\_\+async.\+c}}
\subsubsection{\texorpdfstring{D\+R\+I\+V\+E\+R\+\_\+\+V\+E\+R\+S\+I\+ON}{DRIVER\_VERSION}}
{\footnotesize\ttfamily \#define D\+R\+I\+V\+E\+R\+\_\+\+V\+E\+R\+S\+I\+ON~0x00000001u}



Driver version. 

