{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1703572274969 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Verilog File Quartus Prime " "Running Quartus Prime Create Verilog File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703572274969 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 26 15:31:14 2023 " "Processing started: Tue Dec 26 15:31:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703572274969 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1703572274969 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off calculator -c calculator --convert_bdf_to_verilog=E:/quartus_prime/calculator/calculator.bdf " "Command: quartus_map --read_settings_files=on --write_settings_files=off calculator -c calculator --convert_bdf_to_verilog=E:/quartus_prime/calculator/calculator.bdf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1703572274969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file calculator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 calculator " "Found entity 1: calculator" {  } { { "calculator.bdf" "" { Schematic "E:/quartus_prime/calculator/calculator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703572275159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1703572275159 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" " " "Elaborating entity \"\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1703572275169 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "trigger inst4 " "Block or symbol \"trigger\" of instance \"inst4\" overlaps another block or symbol" {  } { { "calculator.bdf" "" { Schematic "E:/quartus_prime/calculator/calculator.bdf" { { 1520 1336 1432 1616 "inst4" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Design Software" 0 -1 1703572275184 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst40 " "Block or symbol \"NOT\" of instance \"inst40\" overlaps another block or symbol" {  } { { "calculator.bdf" "" { Schematic "E:/quartus_prime/calculator/calculator.bdf" { { 1784 3088 3136 1816 "inst40" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Design Software" 0 -1 1703572275184 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst28 " "Block or symbol \"NOT\" of instance \"inst28\" overlaps another block or symbol" {  } { { "calculator.bdf" "" { Schematic "E:/quartus_prime/calculator/calculator.bdf" { { 1368 2264 2312 1400 "inst28" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Design Software" 0 -1 1703572275184 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst30 " "Block or symbol \"NOT\" of instance \"inst30\" overlaps another block or symbol" {  } { { "calculator.bdf" "" { Schematic "E:/quartus_prime/calculator/calculator.bdf" { { 1424 2264 2312 1456 "inst30" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Design Software" 0 -1 1703572275184 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst31 " "Block or symbol \"NOT\" of instance \"inst31\" overlaps another block or symbol" {  } { { "calculator.bdf" "" { Schematic "E:/quartus_prime/calculator/calculator.bdf" { { 1472 2264 2312 1504 "inst31" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Design Software" 0 -1 1703572275184 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst59 " "Block or symbol \"NOT\" of instance \"inst59\" overlaps another block or symbol" {  } { { "calculator.bdf" "" { Schematic "E:/quartus_prime/calculator/calculator.bdf" { { 1552 2264 2312 1584 "inst59" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Design Software" 0 -1 1703572275184 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND3 inst20 " "Block or symbol \"AND3\" of instance \"inst20\" overlaps another block or symbol" {  } { { "calculator.bdf" "" { Schematic "E:/quartus_prime/calculator/calculator.bdf" { { 1512 2408 2472 1560 "inst20" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Design Software" 0 -1 1703572275184 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Create Verilog File 0 s 7 s Quartus Prime " "Quartus Prime Create Verilog File was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4656 " "Peak virtual memory: 4656 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703572275196 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 26 15:31:15 2023 " "Processing ended: Tue Dec 26 15:31:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703572275196 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703572275196 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703572275196 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1703572275196 ""}
