"<html><head>\n\n<title>Simha Sethumadhavan's Home Page</title>\n<style> <!-- @import url(basic.css); --> </style>\n</head>\n\n<body>\n\n<table border=\"0\">\n  <tbody><tr>\n    <td width=\"10%\"> <img height=\"166px\" border=\"0\" src=\"profile.jpg\" alt=\"simha\"></td> \n    <td width=\"25%\"> \n       <font size=\"+2\">Simha Sethumadhavan<br></font>\n       <br>\n        Associate Professor of <a href=\"http://www.cs.columbia.edu\">Computer Science</a><br>\n<!--        Chair, Cybersecurity Center, Data Science Institute <br> -->\n        Alfred P. Sloan Research Fellow <br>\n        <a href=\"http://www.columbia.edu\">simha@columbia.edu</a> <br>\n    </td>\n  </tr>\n</tbody></table>\n\n<h1> Research Areas </h1>  \nComputer Architecture, Computer Security\n\n<h1> Research Overview </h1>\n\n<p>\nMy research is in computer architecture and computer security, and\nhow computer architecture can be used to improve computer security.\n\n</p><p> I have been professing the <b> hardware-up </b> method for securing\ncomputer systems for awhile now. While security is a full-system property,\nand both software and hardware have to be secure for a system to be\nsecure, I believe that the most practical and principled way to achieve\nfull-system security is to secure the hardware first against attacks,\nand then systematically harden each layer in the systems stack as we\nmove up the stack through the microarchitecture, ISA interface, system\nsoftware and application software. This method allows us to avoid security\nblind spots in the lower levels when designing security at higher levels\nin the systems stack.\n\n</p><p> Following this approach, we have invented methods for <a href=\"#backdoors\">detecting and mitigating backdoors/trojans</a>\nembedded in the hardware during its design or manufacturing, measuring\nand mitigating security vulnerabilities due to <a href=\"#sidechannels\">microarchitectural side channels</a>, and\ndeveloped <a href=\"#archsupport\">architecture support</a> for\nmitigating common software problems such as memory safety, code\ncorruption, and malware attacks. We have built several end-to-end\n<a href=\"demos.html\">FPGA based demonstrations</a> including our\nPolyglot system for preventing code injection and code reuse attacks,\nand the Silicon AV malware detection system that uses on-chip\nperformance counters.\n\n</p><p> A common denominator among computer architecture and computer\nsecurity is the need to understand <a href=\"#progchar\">program\nbehavior</a>. What began as a quest to automatically discover\nspecial-purpose functional units (accelerators) has resulted in\nlarge number of works from methods to precisely measure execution\ntimes, to techniques for identifying similar code sequences in large\ncode bases, to techniques for detecting malware at runtime, and the\ndiscovery of power law behaviors in programs!\n\n</p><p> We have also worked on improving the energy-efficiency and\nperformance of <a href=\"#nexgenarch\">post-Moore's-Law computers.</a>\nWe devised an analog accelerator that can provide performance benefits\nbeyond digital accelerators today by side-stepping the 'digital\ntax' in terms of clock and value discretization, showed how they\ncan be integrated into systems. We built some <a href=\"demos.html\">ASIC chips</a>, and ran robotics and scientific\napplications, and showed that certain types of workloads run faster\nand consume less energy compared to state-of-the-art GPUs.\n\n</p><p> Finally, a long time ago, when I was a graduate student at\nUT-Austin, I  <a href=\"#oldarch\">contributed</a> to the design,\nimplementation, validation and bring-up of the distributed TRIPS\nprocessor, and also devised a follow-on composable microarchitecture.\n\n<!--\n<p> Our work has had a certain amount of impact: some patents from\nour work have been licensed by industry; our work has influenced\nstandards and hardware designs, and also has resulted in fixes to\nexisting commodity software. \n-->\n\n</p><p> A short bio is <a href=\"bio.txt\">here</a>; and I blog <a href=\"./blog/\">here</a>, and tweet <a href=\"https://www.twitter.com/thesimha\">here</a>.\n\n</p><h1> Recognition </h1>\n\n<ul> Thanks to my excellent students and collaborators!\n<li> Distinguished Paper Award, Usenix Security 2017 </li>\n<li> IEEE Micro Top Picks Selection: 2004, 2013, 2017 </li>\n<li> IEEE Micro Top Picks Honorable Mention: 2018, 2020 </li>\n<li> Best Student Paper Award, ACM Computer and Communications Security 2013 </li>\n<li> Distinguished Paper Award, ACM International Conference on Program Comprehension 2016 </li>\n<li> Best of Computer Architecture Letters, 2016 </li>\n</ul>\n\n<h1> Publications </h1>\n\n<h2><div id=\"backdoors\"> Hardware Security </div></h2>\n\n<ul>\n<li> \nTrustworthy Hardware from Untrustworthy Components \n<i> CACM, Sept 2015 </i> \n(<a href=\"https://cacm.acm.org/magazines/2015/9/191186-trustworthy-hardware-from-untrusted-components/abstract\">Article</a>, <a href=\"TrustedHardware_clip_vFinal.mp4\">Video</a>) \n</li>\n\n<li> \nSilencing Hardware Backdoors \n<i>IEEE Security and Privacy 2011 (Oakland 11) </i> \n(<a href=\"./preprint_oakland11.pdf\">pdf</a>) \n</li>\n\n<li> \nFANCI: Identification of Stealthy Malicious Logic Using Boolean Functional Analysis \n<i>CCS 2013 <b> Best Student Paper Award </b></i> \n(<a href=\"./preprint_ccs13.pdf\">pdf</a>)\n</li>\n\n<li> \nA Red Team/Blue Team Assessment of Functional Analysis Methods for\nMalicious Circuit Identification \n<i> DAC 2014</i> \n(<a href=\"preprint_dac14.pdf\">pdf</a>)\n</li>\n\n<li> \nSecurity Implications of Third-Party Accelerators  \n<i> Computer Architecture Letters 2015 </i> \n(<a href=\"cal15_taxonomy.pdf\">pdf</a>) \n</li>\n\n<li> \nPractical Lightweight Secure Inclusion of Third-Party Intellectual Property \n<i> (IEEE Design and Test) </i> \n(<a href=\"http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=6462024\">\npdf</a>) \n</li>\n\n<li> \nTamper Evident Microprocessors \n<i>IEEE Security and Privacy 2010 (Oakland 10) </i> \n(<a href=\"cal/pubs/pdfs/TEMP_Oakland10.pdf\">pdf</a>) \n</li>\n</ul>\n\n<h2> <div id=\"sidechannels\">Microarchitectural Side Channels</div> </h2>\n\n\n<ul>\n\n<li> \nCLKSCREW: Exposing the Perils of Security Oblivious Energy Management\n<i> Usenix Security 2017<b> Usenix Security Distinguished Paper Award</b> and <b> IEEE Micro Top Picks Selection</b></i> \n(<a href=\"preprint_USENIX17_clkscrew.pdf\">pdf</a>, <a href=\"https://www.youtube.com/watch?v=0tM2v2SZDxY\">Black Hat Talk Video</a>) \n</li>\n\n\n<li> \nSide-Channel Vulnerability Factor: A Metric for Measuring Information Leakage \n<i> ISCA 12, <b> IEEE Micro Top Picks Selection </b></i> \n(<a href=\"./preprint_isca12_svf.pdf\">pdf</a>, <a href=\"http://castl.github.com/libsvf/\">software</a>) \n</li>\n\n<li> \nSide-Channel Vulnerability Factor: SVF vs CSV \n<i> Workshop on Duplicating, Deconstructing and Debunking </i>\n(<a href=\"./wddd_svf.pdf\">pdf</a>) \n</li>\n\n<li> TimeWarp: Rethinking Timekeeping and Performance Monitoring Mechanisms\nto Mitigate Side-Channel Attacks \n<i> ISCA 12 </i> \n(<a href=\"./preprint_isca12_tw.pdf\">pdf</a>)\n</li> \n\n<li> The Spy in the Sandbox: Practical Cache Attacks in Javascript and\ntheir Implications \n<i> CCS 2015 </i> \n(<a href=\"spyjs.ccs15.pdf\">pdf</a>) \n</li>\n\n</ul>\n\n<h2> <div id=\"archsupport\">Architectural Support for Security and Privacy</div> </h2>\n\n<ul> \n\n<li> Practical Byte-Granular Memory Blacklisting using Califorms\n<i> MICRO 2019 </i>\n(<a href=\"preprint_micro19_califorms.pdf\">pdf</a>, <a href=\"https://arxiv.org/abs/1906.01838 \">arxiv</a>) \n<b> IEEE Micro Top Picks Honorable Mention </b>\n</li>\n\n\n<li> \nYOLO: Frequently Resetting Cyber-Physical Systems for Security\n<i> SPIE 2019 </i>\n(<a href=\"YOLO_Resetting_CPS_for_Security.pdf\">pdf</a>, \n <a href=\"https://arxiv.org/abs/1702.06595\">arxiv</a>, \n<a href=\"https://www.youtube.com/playlist?list=PL4UBpWp0d9Jq7_NP22SsiBwGRbMa6lPGH\">\ndemo</a>)\n\n</li>\n\n<li> \nHeterogeneous Isolated Execution for Commodity GPUs\n<i> ASPLOS 2019 </i>\n(<a href=\"https://dl.acm.org/citation.cfm?id=3304021\">pdf</a>)\n</li>\n\n<li> \nPractical Memory Safety with REST \n<i> ISCA 2018 </i> \n(<a href=\"preprint_isca18_REST_memory_safety.pdf\">pdf</a>) \n</li>\n\n<li> \nReviving Instruction Set Randomization \n<i> HOST 2017 </i> \n(<a href=\"preprint_host17.pdf\">pdf</a>)\n</li>\n\n<li> \nBlacklist Core: Machine-Learning Based Dynamic Operating-Performance-Point Blacklisting for Mitigating Power-Management Security Attacks \n<i> ISLPED 2018 </i>\n(<a href=\"https://dl.acm.org/citation.cfm?id=3218624\">pdf</a>)\n</li>\n\n<li> \nA Silicon Anti-virus Engine \n<i> Hot Chips 2015  <b> Best Poster Award</b></i>\n(<a href=\"hc27AVdemo.jpg\">Poster</a>, <a href=\"./hpcdemo.mp4\">Demo</a>)\n</li>\n\n<li> \nUnsupervised Anomaly-based Malware Detection using Hardware Features\n<i> RAID 2014 </i> \n(<a href=\"preprint_raid14.pdf\">pdf</a>) \n</li>\n\n<li> \nOn the Feasibility of Online Malware Detection with Performance Counters \n<i> ISCA 13 </i>\n(<a href=\"./preprint_isca13_malware.pdf\">pdf</a>) \n</li>\n\n<li> WHISK: An Uncore Architecture for Dynamic Information Flow Tracking in\nHeterogeneous Embedded SoCs \n<i> CODES+ISSS 2013 </i> \n(<a href=\"./preprint_codes13.pdf\">pdf</a>)\n</li>\n\n<li> \nThe SPARCHS Project: Hardware Support for Software Security \n<i>SysSEC 2011 </i> \n(<a href=\"./sparchs.pdf\">pdf</a>) \n</li>\n\n\n<li> \nHardware Enforced Statistical Privacy \n<i> Computer Architecture Letters 2016 , <b> Best of CAL 2016 </b></i> \n(<a href=\"cal_dp.pdf\">pdf </a>)\n</li>\n\n<li> \nHeisenbyte: Thwarting Memory Disclosure Attacks using Destructive Code Reads \n<i>CCS 2015 </i>  \n(<a href=\"ccs15_heisenbyte.pdf\">pdf</a>) \n</li>\n\n<li> \nConcurrency Attacks \n<i>HotPar 12</i> \n(<a href=\"https://www.usenix.org/conference/hotpar12/concurrency-attacks\">web</a>)\n</li>\n\n\n</ul>\n\n<h2> <div id=\"nexgenarch\">Next Gen Accelerators and Architectures </div></h2>\n\n<ul>\n\n<li> \nHybrid Analog-Digital Solution of Nonlinear Partial Differential Equations \n<i> Micro 2017, <b> IEEE Micro Top Picks Honorable Mention </b></i> \n(<a href=\"preprint_micro17.pdf\">pdf</a>) \n</li>\n\n<li> \nAn Analog Acceleator for Linear Algebra \n<i> ISCA 2016, <b> IEEE Micro Top Picks Selection </b> </i>\n(<a href=\" preprint_isca16.pdf\">pdf</a>) \n</li> \n\n<li>\nEnergy-Efficient Hybrid Analog/Digital Approximate Computation in Continuous Time\n<i> JSSC Vol 51(7), ESSCIRC 2015 </i>\n(<a href=\"hcdc_chip_conf.pdf\">Conference, <a=href=\"https: ieeexplore.ieee.org=\"\" document=\"\" 7463004=\"\" \"=\"\">Journal</a=href=\"https:></a>)\n</li>\n\n<li> \nIncreasing Reconfigurability with Memristive Interconnects \n<i>ICCD 2015</i> \n(<a href=\"iccd2015.pdf\"> pdf </a>) \n</li> \n\n<li> A Case for Hybrid Discrete-Continuous Architectures \n<i> Computer Architecture Letters 2011 </i>\n(<a href=\"./hdcacase.pdf\">pdf</a>) \n</li>\n\n</ul>\n\n<h2> <div id=\"progchar\">Program Characterization</div>  </h2>\n\n<ul>\n\n<li> \nWhy Do Programs Have Heavy Tails? \n<i> IISWC 2017, Computer Architecture Letters 2016</i> \n(<a href=\"preprint_iiswc17.pdf\">pdf</a>, <a href=\"preprint_cal16_powerlaw.pdf\">pdf</a>)\n</li>\n\n<li>\nRobobench: Towards Sustainable Robotics System Benchmarking \n<i> ICRA 2016 </i> \n(<a href=\"icra_robobench.pdf\">pdf</a>) </li>\n\n<li>\nRapid Identification of Architectural Bottlenecks via Precise Event Counting\n<i> ISCA 11 </i> \n(<a href=\"./preprint_isca11.pdf\">pdf</a>,<a href=\"http://castl.cs.columbia.edu/limit\">software</a>) \n</li>\n\n\n<li> \nCode Relatives: Detecting Similarly Behaving Software \n<i> FSE 2016 </i> \n(<a href=\"preprint_fse16.pdf\">pdf</a>)\n</li>\n\n<li> \nIdentifying Functionally Similar Code in Complex Codebases \n<i> ICPC 2016  <b> Distinguished Paper Award </b></i> \n(<a href=\"preprint_icpc16.pdf\">pdf</a>) \n</li>\n\n<li> \nApproximate Graph Clustering for Program Characterization \n<i> TACO 12 </i> \n(<a href=\"./preprint_taco12.pdf\">pdf</a>) \n</li>\n\n<li> COMPASS: A Community-driven Parallelization Advisor for Sequential Software \n<i> IWMSE 09 </i> \n(<a href=\"cal/pubs/pdfs/iwmse09_compass.pdf\">pdf</a>) \n</li>\n\n</ul>\n\n<h2> <div id=\"oldarch\">Traditional Architecture and Microarchitecture</div> </h2>\n\n<ul>\n\n<li> Multitasking Workload Scheduling in Flexible-Core Chip Multiprocessors\n<i>PACT 2008</i> (<a href=\"cal/pubs/pdfs/pact08.pdf\">pdf</a>)\n</li>\n\n<li>Composable Lightweight Processors\n<i>Micro 07</i>\n(<a href=\"cal/pubs/pdfs/clp.pdf\">pdf</a>) \n</li>\n\n<li> Distributed TRIPS Microarchitecture\n<i>Micro 06</i>\n(<a href=\"cal/pubs/pdfs/trips_microarchitecture.pdf\">pdf</a>)\n</li>\n\n<li> TRIPS Primary Memory System Design\n<i>ICCD 06</i>\n(<a href=\"cal/pubs/pdfs/dtile.pdf\">pdf</a>\n</li>\n\n<li> Bloom Filters for LSQ and Memory Disambiguation \n<i>Micro 03 <b> IEEE Micro Top Picks Selection </b> </i>\n(<a href=\"cal/pubs/pdfs/lsq.pdf\">pdf</a>)\n</li>\n\n<li> Late Binding Load Store Queues\n<i>ISCA 07 </i>\n(<a href=\"cal/pubs/pdfs/ulsq.pdf\">pdf</a>)\n</li>\n\n\n<li> Distributed Selective Re-Execution\n<i>ASPLOS 04 </i>\n(<a href=\"cal/pubs/pdfs/dsre.pdf\">pdf</a>)\n</li></ul>\n\n\n\n<h2> Wild and Crazy Ideas at ASPLOS </h2>\n\n<ul>\n<li> Cat-warmer from microprocessor waste heat - Wild and Crazy Ideas, ASPLOS 2006. (<a href=\"./cal/pubs/pdfs/cat_warmer.pdf\">pdf</a>) (<a href=\"./cal/pubs/pres/cat_warmer.ppt\">ppt</a>) \n</li><li> I, Robot, Architect - Wild and Crazy Ideas, ASPLOS 2009. (<a href=\"./cal/pubs/pdfs/waci09-IRobotArchitect.pdf\">pdf</a>) with John Demme \n</li><li> Software Defined Roads, ASPLOS 2018. (<a href=\"./traffic.pdf\">pdf</a>) with Miguel Arroyo \n</li></ul>\n\n\n<h1> Recruiting </h1>\n\nIf you are an exceptional student and interested in doing cutting-edge\nresearch in Computer Security, Computer Architecture and Digital\nVLSI Design and Security, I invite you to <a href=\"https://mice.cs.columbia.edu/recruit/index.php?program=GDCOMS\">apply</a>\nto join our group.  We welcome people of any gender identity or\nexpression, race, ethnicity, nationality, sexual orientation,\nreligion, culture, subculture, and political opinion. <font size=\"-3\"> (Partially reproduced from <i> <a href=\"http://www.dreamwidth.org/legal/diversity\"> Dreamwidth</a>)\n</i> </font>. \n\n<h1> Postdocs and Research Scientists</h1>\n<ul>\n<li> <a href=\"http://www.cs.columbia.edu/~sasaki\">Hiroshi Sasaki</a> </li>\n</ul>\n\n<h1> PhD Students </h1>\n<ul>\n    <li> <a href=\"http://miguel.arroyo.me/\">Miguel Arroyo </a> </li>\n    <li> <a href=\"http://m-tarekibnziad.strikingly.com/\">Mohammed Tarek </a></li>\n    <li> <a href=\"http://www.cs.columbia.edu/~hastings\">Adam Hastings</a></li>\n    <li> <a href=\"http://www.cs.columbia.edu/~evgeny\">Evgeny Manzhosov</a></li>\n    <li> <a href=\"http://www.cs.columbia.edu/~ass\">Abhishek Shah</a></li>\n</ul>\n\n<h1> Research Alumni </h1>\n\n<ol> PhD:\n   <li> Dr. John Demme <br>\n        Thesis: <a href=\"./thesis/Demme_columbia_0054D_11821.pdf\">Overcoming the Intuition Wall: Measurement and Analysis in Computer Architecture</a>  <br>\n        First Employment: Columbia University, Now at Microsoft\n    </li>\n   <li> Dr. Adam Waksman <br>\n        Thesis: <a href=\"./thesis/Waksman_columbia_0054D_11944.pdf\">Producing Trustworthy Hardware Using Untrusted Components, Personnel and Resources</a> <br>\n        First Employment: DE Shaw, Now at Square\n   </li>\n   <li> Dr. Mike Su <br>\n        Thesis: <a href=\"./thesis/Su_columbia_0054D_14404.pdf\">Uncovering Features in Behaviorally Similar Programs</a>  <br>\n        First Employment: Facebook\n   </li>\n   <li> Dr. Adrian Tang <br>\n        Thesis: <a href=\"./thesis/Tang_columbia_0054D_14465.pdf\">Security Engineering of Hardware-Software Interfaces</a> <br>\n        First Employment: Singapore Cyber Security Group \n   </li>\n   <li> Dr. Yipeng Huang <br>\n        Thesis: <a href=\"./thesis/Huang_columbia_0054D_14506.pdf\">Hybrid\nAnalog-Digital Co-processing for Scientific Computation</a> <br>\n        First Employment: Princeton University\n   </li>\n\n    <li> Dr. Kanad Sinha <br>\n         Thesis: <a href=\"./thesis/Sinha_columbia_0054D_15341.pdf\">Repurposing software defenses\nwith specialized hardware</a> <br>\n         First Employment: On the market!\n    </li>\n\n</ol>\n\n<ul> Post-Docs:\n   <li> Jon Weisz (Startup)</li>\n   <li> Chester Rebeiro (Assistant Professor, IIT-Madras) </li>\n   <li> Joel Porquet  (Lecturer, University of California, Davis)\n</li></ul>\n\n<ul> MS Research Students:\n    <li> MAJ Julianna Eum (First Employment: Instructor, US Military Academy, West Point)\n    </li><li> Matthew Maycock \n    </li><li> Robert Martin (First Employment: Google)\n</li></ul>\n\n<h1>Teaching</h1>\n\n<ul> Teaching Times for Fall 19:\n<li> Monday, Wednesday: 10:10 - 11:25, CSEE 4824 Computer Architecture,\nHamilton 717.\n</li></ul>\n\n<ul> Courses\n<li> CSEE 4824: Computer Architecture (Spring 14, Spring 15, Spring 16, Spring 18, Fall 18)\n</li><li> COMS 6424: Hardware Security (Fall 18)\n</li><li> CSEE 6824: Parallel Computer Architecture (Fall 08, Spring 09, Spring 10, Spring 11, Spring 12, Spring 13)\n</li><li> COMS 4121: Computer Systems for Data Sciences (Spring 15)\n</li><li> EECS 4340: Computer Hardware Design (Fall 09, Fall 10, Fall 11, Fall 12, Fall 13, Fall 14)\n</li><li> CSEE 3827: Fundamentals of Computer Systems  (Spring 08)\n</li></ul>\n\n\n<h1> Select Recent Professional Activities </h1>\n\n<ul> Editorial:\n<li> Associate Editor for IEEE Computer Architecture Letters 2016 - Present\n</li><li> Guest Editor, June 2014, IEEE Journal on Emerging and Selected Topics\n</li><li> Guest Editor, May 2019, IEEE Micro Magazine, Special Issue on Security.\n</li>\n</ul>\n\n<ul> Program Committees: \n<li> ISCA (2019, 2018, 2017, 2016, 2015, 2014, 2013)\n</li><li> IEEE Security and Privacy (2020, 2018, 2017, 2016, 2013, 2012);\n</li><li> MICRO (2014, 2013); \n</li><li> Top Picks (2017, 2014, 2013); \n</li><li> RAID (2014, 2013); \n</li><li> Usenix Security 2014; \n</li><li> CCS 2013; \n</li><li> CGO 2013;\n</li><li> ISPASS 2012;\n</li><li> ASPLOS 2010;\n</li><li> IPDPS 2010\n</li></ul>\n\n<ul> External Review Committees: \n<li> ASPLOS 2013\n</li><li> HPCA 2014, HPCA 2013  \n</li><li> HiPEAC 2014, HiPEAC 2012 \n</li><li> Also reviewer for several journal papers\n</li></ul>\n\n<ul> Conference Organization:\n<li> Publicity chair for ISCA 2009\n</li><li> Registration chair for HPCA 2011\n</li><li> Local arrangements chair for e-Energy 2011\n</li><li> Co-organized Embedded Systems Chanllege with NYU-Poly 2013\n</li></ul>\n\n<ul> Tutorials:\n <li> <a href=\"http://castl.cs.columbia.edu/sca\">Tutorial on Security for Computer Architects (ISCA 11, HPCA 12, ISCA 12)</a>\n </li><li> Tutorial on Computer Architecture for Security Researchers (CCS 12) \n</li><li> Hardware-up Security, HiPEAC Summer School, 2016\n</li></ul>\n\n<ul> External Service:\n<li> Federal Communications Commission, <a href=\"https://transition.fcc.gov/dstac/dstac-report-final-08282015.pdf\n\">Downloadable Security Technical Advisory Committee</a> </li>\n</ul>\n\n<h1> Contact Information </h1>\n\n    Office: 465 CSB <a href=\"http://www.cs.columbia.edu/resources/directions\">Directions</a> <br> \n    Phone:1 212 939 7062 <br>\n    Fax:1 212 666 0140 <br> \n    Snail mail: <br>\n<tt>\n    Prof. Sethumadhavan<br>\n    Department of Computer Science<br>\n    Columbia University<br>\n    1214 Amsterdam Ave.<br>\n    450 CSB <br>\n    Mail Code 0401<br>\n    New York NY 10027.<br>\n</tt>\n\n\n\n\n</body></html>"