0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/Administrator/Documents/Github/Logic-Lab-Exp-2/exp6/exp6.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/Administrator/Documents/Github/Logic-Lab-Exp-2/exp6/exp6.srcs/sim_1/new/test.v,1619291787,verilog,,,,not_gate_test;part1_test;part2_test;part3_test;part4_test;part5_test;part6_test;test;tri_state_buffer_test,,,,,,,,
C:/Users/Administrator/Documents/Github/Logic-Lab-Exp-2/exp6/exp6.srcs/sources_1/new/modules.v,1619292572,verilog,,C:/Users/Administrator/Documents/Github/Logic-Lab-Exp-2/exp6/exp6.srcs/sim_1/new/test.v,,not_gate;part1;part2;part3;part4;part5;part6;tri_state_buffer,,,,,,,,
