<stg><name>weights_reloading</name>


<trans_list>

<trans id="701" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="2" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="4" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:0  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_24)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:1  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_23)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:2  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_22)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:3  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_21)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:4  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_20)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:5  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_19)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:6  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_18)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:7  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_17)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:8  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_16)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:9  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_15)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:10  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_14)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:11  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_13)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:12  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_12)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:13  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_11)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:14  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_10)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:15  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_9)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:16  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_8)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:17  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_7)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:18  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_6)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:19  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_5)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:20  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_4)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:21  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_3)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:22  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_2)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:23  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_1)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:24  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:25  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_24)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:26  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_23)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:27  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_22)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:28  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_21)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:29  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_20)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:30  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_19)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:31  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_18)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:32  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_17)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:33  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_16)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:34  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_15)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:35  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_14)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:36  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_13)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:37  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_12)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:38  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_11)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:39  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_10)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:40  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_9)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:41  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_8)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:42  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_7)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:43  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_6)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:44  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_5)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:45  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_4)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:46  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_3)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:47  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_2)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:48  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_1)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:49  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:50  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_24)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:51  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_23)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:52  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_22)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:53  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_21)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:54  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_20)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:55  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_19)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:56  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_18)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:57  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_17)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:58  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_16)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:59  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_15)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:60  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_14)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:61  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_13)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:62  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_12)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:63  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_11)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:64  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_10)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:65  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_9)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:66  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_8)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:67  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_7)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:68  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_6)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:69  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_5)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:70  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_4)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:71  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_3)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:72  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_2)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:73  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_1)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:74  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:75  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_24)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:76  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_23)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:77  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_22)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:78  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_21)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:79  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_20)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:80  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_19)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:81  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_18)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:82  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_17)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:83  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_16)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:84  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_15)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:85  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_14)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:86  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_13)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:87  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_12)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:88  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_11)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:89  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_10)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:90  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_9)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:91  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_8)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:92  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_7)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:93  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_6)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:94  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_5)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:95  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_4)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:96  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_3)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:97  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_2)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:98  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_1)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:99  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:100  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_24, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:101  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_23, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:102  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_22, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:103  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_21, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:104  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_20, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:105  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_19, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:106  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_18, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:107  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_17, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:108  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_16, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:109  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_15, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:110  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_14, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:111  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_13, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:112  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_12, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:113  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_11, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:114  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_10, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:115  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_9, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:116  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_8, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:117  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_7, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:118  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_6, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:119  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_5, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:120  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_4, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:121  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_3, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:122  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_2, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:123  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_1, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:124  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:125  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_24, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:126  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_23, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:127  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_22, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:128  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_21, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:129  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_20, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:130  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_19, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:131  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_18, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:132  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_17, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:133  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_16, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:134  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_15, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:135  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_14, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:136  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_13, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:137  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_12, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:138  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_11, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:139  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_10, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:140  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_9, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:141  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_8, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:142  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_7, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:143  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_6, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:144  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_5, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:145  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_4, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:146  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_3, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:147  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_2, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:148  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_1, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:149  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:150  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_24, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:151  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_23, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:152  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_22, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:153  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_21, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:154  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_20, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:155  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_19, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:156  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_18, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:157  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_17, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:158  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_16, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:159  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_15, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:160  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_14, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:161  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_13, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:162  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_12, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:163  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_11, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:164  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_10, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:165  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_9, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:166  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_8, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:167  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_7, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:168  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_6, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:169  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_5, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:170  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_4, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:171  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_3, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:172  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_2, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:173  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_1, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:174  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:175  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_24, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:176  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_23, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:177  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_22, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:178  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_21, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:179  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_20, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:180  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_19, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:181  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_18, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:182  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_17, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:183  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_16, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:184  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_15, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:185  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_14, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:186  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_13, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:187  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_12, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:188  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_11, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:189  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_10, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:190  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_9, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:191  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_8, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:192  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_7, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:193  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_6, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:194  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_5, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:195  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_4, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:196  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_3, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:197  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_2, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:198  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_1, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:199  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:200  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:201  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_1, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:202  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_2, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:203  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_3, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:204  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_4, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:205  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_5, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:206  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_6, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:207  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_7, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:208  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_8, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:209  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_9, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:210  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_10, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:211  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_11, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:212  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_12, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:213  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_13, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:214  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_14, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:215  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_15, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:216  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_16, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:217  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_17, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:218  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_18, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:219  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_19, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:220  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_20, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:221  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_21, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:222  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_22, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:223  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_23, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:224  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_24, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:225  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:226  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_1, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:227  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_2, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:228  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_3, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:229  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_4, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:230  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_5, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:231  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_6, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:232  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_7, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:233  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_8, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:234  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_9, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:235  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_10, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:236  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_11, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:237  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_12, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:238  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_13, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:239  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_14, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:240  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_15, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:241  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_16, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:242  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_17, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:243  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_18, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:244  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_19, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:245  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_20, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:246  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_21, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:247  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_22, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:248  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_23, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:249  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_24, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:250  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:251  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_1, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:252  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_2, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:253  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_3, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:254  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_4, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:255  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_5, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:256  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_6, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:257  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_7, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:258  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_8, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:259  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_9, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:260  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_10, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:261  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_11, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:262  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_12, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:263  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_13, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:264  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_14, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:265  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_15, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:266  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_16, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:267  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_17, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:268  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_18, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:269  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_19, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:270  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_20, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:271  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_21, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:272  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_22, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:273  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_23, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:274  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_24, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:275  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:276  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_1, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:277  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_2, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:278  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_3, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:279  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_4, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:280  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_5, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:281  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_6, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:282  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_7, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:283  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_8, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:284  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_9, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:285  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_10, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:286  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_11, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:287  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_12, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:288  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_13, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:289  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_14, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:290  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_15, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:291  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_16, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:292  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_17, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:293  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_18, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:294  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_19, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:295  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_20, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:296  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_21, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:297  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_22, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:298  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_23, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:299  call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_24, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:300  call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16">
<![CDATA[
entry:301  call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_24, [4 x i16]* @Conv_0_weights_V_0_0_23, [4 x i16]* @Conv_0_weights_V_0_0_22, [4 x i16]* @Conv_0_weights_V_0_0_21, [4 x i16]* @Conv_0_weights_V_0_0_20, [4 x i16]* @Conv_0_weights_V_0_0_19, [4 x i16]* @Conv_0_weights_V_0_0_18, [4 x i16]* @Conv_0_weights_V_0_0_17, [4 x i16]* @Conv_0_weights_V_0_0_16, [4 x i16]* @Conv_0_weights_V_0_0_15, [4 x i16]* @Conv_0_weights_V_0_0_14, [4 x i16]* @Conv_0_weights_V_0_0_13, [4 x i16]* @Conv_0_weights_V_0_0_12, [4 x i16]* @Conv_0_weights_V_0_0_11, [4 x i16]* @Conv_0_weights_V_0_0_10, [4 x i16]* @Conv_0_weights_V_0_0_9, [4 x i16]* @Conv_0_weights_V_0_0_8, [4 x i16]* @Conv_0_weights_V_0_0_7, [4 x i16]* @Conv_0_weights_V_0_0_6, [4 x i16]* @Conv_0_weights_V_0_0_5, [4 x i16]* @Conv_0_weights_V_0_0_4, [4 x i16]* @Conv_0_weights_V_0_0_3, [4 x i16]* @Conv_0_weights_V_0_0_2, [4 x i16]* @Conv_0_weights_V_0_0_1, [4 x i16]* @Conv_0_weights_V_0_0, [4 x i16]* @Conv_0_weights_V_0_1_24, [4 x i16]* @Conv_0_weights_V_0_1_23, [4 x i16]* @Conv_0_weights_V_0_1_22, [4 x i16]* @Conv_0_weights_V_0_1_21, [4 x i16]* @Conv_0_weights_V_0_1_20, [4 x i16]* @Conv_0_weights_V_0_1_19, [4 x i16]* @Conv_0_weights_V_0_1_18, [4 x i16]* @Conv_0_weights_V_0_1_17, [4 x i16]* @Conv_0_weights_V_0_1_16, [4 x i16]* @Conv_0_weights_V_0_1_15, [4 x i16]* @Conv_0_weights_V_0_1_14, [4 x i16]* @Conv_0_weights_V_0_1_13, [4 x i16]* @Conv_0_weights_V_0_1_12, [4 x i16]* @Conv_0_weights_V_0_1_11, [4 x i16]* @Conv_0_weights_V_0_1_10, [4 x i16]* @Conv_0_weights_V_0_1_9, [4 x i16]* @Conv_0_weights_V_0_1_8, [4 x i16]* @Conv_0_weights_V_0_1_7, [4 x i16]* @Conv_0_weights_V_0_1_6, [4 x i16]* @Conv_0_weights_V_0_1_5, [4 x i16]* @Conv_0_weights_V_0_1_4, [4 x i16]* @Conv_0_weights_V_0_1_3, [4 x i16]* @Conv_0_weights_V_0_1_2, [4 x i16]* @Conv_0_weights_V_0_1_1, [4 x i16]* @Conv_0_weights_V_0_1, [4 x i16]* @Conv_0_weights_V_0_2_24, [4 x i16]* @Conv_0_weights_V_0_2_23, [4 x i16]* @Conv_0_weights_V_0_2_22, [4 x i16]* @Conv_0_weights_V_0_2_21, [4 x i16]* @Conv_0_weights_V_0_2_20, [4 x i16]* @Conv_0_weights_V_0_2_19, [4 x i16]* @Conv_0_weights_V_0_2_18, [4 x i16]* @Conv_0_weights_V_0_2_17, [4 x i16]* @Conv_0_weights_V_0_2_16, [4 x i16]* @Conv_0_weights_V_0_2_15, [4 x i16]* @Conv_0_weights_V_0_2_14, [4 x i16]* @Conv_0_weights_V_0_2_13, [4 x i16]* @Conv_0_weights_V_0_2_12, [4 x i16]* @Conv_0_weights_V_0_2_11, [4 x i16]* @Conv_0_weights_V_0_2_10, [4 x i16]* @Conv_0_weights_V_0_2_9, [4 x i16]* @Conv_0_weights_V_0_2_8, [4 x i16]* @Conv_0_weights_V_0_2_7, [4 x i16]* @Conv_0_weights_V_0_2_6, [4 x i16]* @Conv_0_weights_V_0_2_5, [4 x i16]* @Conv_0_weights_V_0_2_4, [4 x i16]* @Conv_0_weights_V_0_2_3, [4 x i16]* @Conv_0_weights_V_0_2_2, [4 x i16]* @Conv_0_weights_V_0_2_1, [4 x i16]* @Conv_0_weights_V_0_2, [4 x i16]* @Conv_0_weights_V_0_3_24, [4 x i16]* @Conv_0_weights_V_0_3_23, [4 x i16]* @Conv_0_weights_V_0_3_22, [4 x i16]* @Conv_0_weights_V_0_3_21, [4 x i16]* @Conv_0_weights_V_0_3_20, [4 x i16]* @Conv_0_weights_V_0_3_19, [4 x i16]* @Conv_0_weights_V_0_3_18, [4 x i16]* @Conv_0_weights_V_0_3_17, [4 x i16]* @Conv_0_weights_V_0_3_16, [4 x i16]* @Conv_0_weights_V_0_3_15, [4 x i16]* @Conv_0_weights_V_0_3_14, [4 x i16]* @Conv_0_weights_V_0_3_13, [4 x i16]* @Conv_0_weights_V_0_3_12, [4 x i16]* @Conv_0_weights_V_0_3_11, [4 x i16]* @Conv_0_weights_V_0_3_10, [4 x i16]* @Conv_0_weights_V_0_3_9, [4 x i16]* @Conv_0_weights_V_0_3_8, [4 x i16]* @Conv_0_weights_V_0_3_7, [4 x i16]* @Conv_0_weights_V_0_3_6, [4 x i16]* @Conv_0_weights_V_0_3_5, [4 x i16]* @Conv_0_weights_V_0_3_4, [4 x i16]* @Conv_0_weights_V_0_3_3, [4 x i16]* @Conv_0_weights_V_0_3_2, [4 x i16]* @Conv_0_weights_V_0_3_1, [4 x i16]* @Conv_0_weights_V_0_3)

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="0">
<![CDATA[
entry:302  br label %"operator++.exit.i"

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="309" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
operator++.exit.i:0  %loops_0_1_0_i = phi i3 [ 0, %entry ], [ %select_ln891, %coarse_filter_kernel_loop_end ]

]]></Node>
<StgValue><ssdm name="loops_0_1_0_i"/></StgValue>
</operation>

<operation id="310" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
operator++.exit.i:1  %loops_0_0_1_0_i = phi i3 [ 0, %entry ], [ %loops_impl_next_ne_3, %coarse_filter_kernel_loop_end ]

]]></Node>
<StgValue><ssdm name="loops_0_0_1_0_i"/></StgValue>
</operation>

<operation id="311" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
operator++.exit.i:2  %loops_0_0_0_1_0_i = phi i3 [ 0, %entry ], [ %loops_impl_next_ne_4, %coarse_filter_kernel_loop_end ]

]]></Node>
<StgValue><ssdm name="loops_0_0_0_1_0_i"/></StgValue>
</operation>

<operation id="312" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
operator++.exit.i:3  %loops_0_0_0_0_0_i = phi i3 [ 0, %entry ], [ %select_ln891_7, %coarse_filter_kernel_loop_end ]

]]></Node>
<StgValue><ssdm name="loops_0_0_0_0_0_i"/></StgValue>
</operation>

<operation id="313" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
operator++.exit.i:4  %i_0_i = phi i9 [ 0, %entry ], [ %i, %coarse_filter_kernel_loop_end ]

]]></Node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="314" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
operator++.exit.i:5  %icmp_ln61 = icmp eq i9 %i_0_i, -112

]]></Node>
<StgValue><ssdm name="icmp_ln61"/></StgValue>
</operation>

<operation id="315" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
operator++.exit.i:6  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="316" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
operator++.exit.i:7  %i = add i9 %i_0_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="317" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
operator++.exit.i:8  br i1 %icmp_ln61, label %"weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, 0, 3, 0> >.exit", label %coarse_filter_kernel_loop_begin

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="318" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
coarse_filter_kernel_loop_begin:1  %tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([26 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="319" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="2" op_0_bw="3">
<![CDATA[
coarse_filter_kernel_loop_begin:5  %trunc_ln203 = trunc i3 %loops_0_1_0_i to i2

]]></Node>
<StgValue><ssdm name="trunc_ln203"/></StgValue>
</operation>

<operation id="320" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
coarse_filter_kernel_loop_begin:106  switch i2 %trunc_ln203, label %branch3.i [
    i2 0, label %branch0.i
    i2 1, label %branch1.i
    i2 -2, label %branch2.i
  ]

]]></Node>
<StgValue><ssdm name="switch_ln75"/></StgValue>
</operation>

<operation id="321" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln203" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
branch2.i:0  switch i3 %loops_0_0_0_1_0_i, label %branch14.i [
    i3 0, label %branch10.i
    i3 1, label %branch11.i
    i3 2, label %branch12.i
    i3 3, label %branch13.i
  ]

]]></Node>
<StgValue><ssdm name="switch_ln75"/></StgValue>
</operation>

<operation id="322" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln203" val="-2"/>
<literal name="loops_0_0_0_1_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
branch13.i:0  switch i3 %loops_0_0_0_0_0_i, label %branch69.i [
    i3 0, label %branch65.i
    i3 1, label %branch66.i
    i3 2, label %branch67.i
    i3 3, label %branch68.i
  ]

]]></Node>
<StgValue><ssdm name="switch_ln75"/></StgValue>
</operation>

<operation id="323" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln203" val="-2"/>
<literal name="loops_0_0_0_1_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="0">
<![CDATA[
branch13236.i:0  br label %branch246.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="324" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln203" val="-2"/>
<literal name="loops_0_0_0_1_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
branch12.i:0  switch i3 %loops_0_0_0_0_0_i, label %branch64.i [
    i3 0, label %branch60.i
    i3 1, label %branch61.i
    i3 2, label %branch62.i
    i3 3, label %branch63.i
  ]

]]></Node>
<StgValue><ssdm name="switch_ln75"/></StgValue>
</operation>

<operation id="325" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln203" val="-2"/>
<literal name="loops_0_0_0_1_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="0">
<![CDATA[
branch12228.i:0  br label %branch246.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="326" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln203" val="-2"/>
<literal name="loops_0_0_0_1_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
branch11.i:0  switch i3 %loops_0_0_0_0_0_i, label %branch59.i [
    i3 0, label %branch55.i
    i3 1, label %branch56.i
    i3 2, label %branch57.i
    i3 3, label %branch58.i
  ]

]]></Node>
<StgValue><ssdm name="switch_ln75"/></StgValue>
</operation>

<operation id="327" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln203" val="-2"/>
<literal name="loops_0_0_0_1_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="0">
<![CDATA[
branch11220.i:0  br label %branch246.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="328" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln203" val="-2"/>
<literal name="loops_0_0_0_1_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
branch10.i:0  switch i3 %loops_0_0_0_0_0_i, label %branch54.i [
    i3 0, label %branch50.i
    i3 1, label %branch51.i
    i3 2, label %branch52.i
    i3 3, label %branch53.i
  ]

]]></Node>
<StgValue><ssdm name="switch_ln75"/></StgValue>
</operation>

<operation id="329" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln203" val="-2"/>
<literal name="loops_0_0_0_1_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="0">
<![CDATA[
branch10212.i:0  br label %branch246.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="330" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln203" val="-2"/>
<literal name="loops_0_0_0_1_0_i" val="!0"/>
<literal name="loops_0_0_0_1_0_i" val="!1"/>
<literal name="loops_0_0_0_1_0_i" val="!2"/>
<literal name="loops_0_0_0_1_0_i" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
branch14.i:0  switch i3 %loops_0_0_0_0_0_i, label %branch74.i [
    i3 0, label %branch70.i
    i3 1, label %branch71.i
    i3 2, label %branch72.i
    i3 3, label %branch73.i
  ]

]]></Node>
<StgValue><ssdm name="switch_ln75"/></StgValue>
</operation>

<operation id="331" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln203" val="-2"/>
<literal name="loops_0_0_0_1_0_i" val="!0"/>
<literal name="loops_0_0_0_1_0_i" val="!1"/>
<literal name="loops_0_0_0_1_0_i" val="!2"/>
<literal name="loops_0_0_0_1_0_i" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="0">
<![CDATA[
branch14244.i:0  br label %branch246.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="332" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln203" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="0" op_0_bw="0">
<![CDATA[
branch246.i:0  br label %coarse_filter_kernel_loop_end

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="333" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
branch1.i:0  switch i3 %loops_0_0_0_1_0_i, label %branch9.i [
    i3 0, label %branch5.i
    i3 1, label %branch6.i
    i3 2, label %branch7.i
    i3 3, label %branch8.i
  ]

]]></Node>
<StgValue><ssdm name="switch_ln75"/></StgValue>
</operation>

<operation id="334" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln203" val="1"/>
<literal name="loops_0_0_0_1_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
branch8.i:0  switch i3 %loops_0_0_0_0_0_i, label %branch44.i [
    i3 0, label %branch40.i
    i3 1, label %branch41.i
    i3 2, label %branch42.i
    i3 3, label %branch43.i
  ]

]]></Node>
<StgValue><ssdm name="switch_ln75"/></StgValue>
</operation>

<operation id="335" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln203" val="1"/>
<literal name="loops_0_0_0_1_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="0" op_0_bw="0">
<![CDATA[
branch8196.i:0  br label %branch138.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="336" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln203" val="1"/>
<literal name="loops_0_0_0_1_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
branch7.i:0  switch i3 %loops_0_0_0_0_0_i, label %branch39.i [
    i3 0, label %branch35.i
    i3 1, label %branch36.i
    i3 2, label %branch37.i
    i3 3, label %branch38.i
  ]

]]></Node>
<StgValue><ssdm name="switch_ln75"/></StgValue>
</operation>

<operation id="337" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln203" val="1"/>
<literal name="loops_0_0_0_1_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="0" op_0_bw="0">
<![CDATA[
branch7188.i:0  br label %branch138.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="338" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln203" val="1"/>
<literal name="loops_0_0_0_1_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
branch6.i:0  switch i3 %loops_0_0_0_0_0_i, label %branch34.i [
    i3 0, label %branch30.i
    i3 1, label %branch31.i
    i3 2, label %branch32.i
    i3 3, label %branch33.i
  ]

]]></Node>
<StgValue><ssdm name="switch_ln75"/></StgValue>
</operation>

<operation id="339" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln203" val="1"/>
<literal name="loops_0_0_0_1_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="0" op_0_bw="0">
<![CDATA[
branch6180.i:0  br label %branch138.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="340" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln203" val="1"/>
<literal name="loops_0_0_0_1_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
branch5.i:0  switch i3 %loops_0_0_0_0_0_i, label %branch29.i [
    i3 0, label %branch25.i
    i3 1, label %branch26.i
    i3 2, label %branch27.i
    i3 3, label %branch28.i
  ]

]]></Node>
<StgValue><ssdm name="switch_ln75"/></StgValue>
</operation>

<operation id="341" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln203" val="1"/>
<literal name="loops_0_0_0_1_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="0" op_0_bw="0">
<![CDATA[
branch5172.i:0  br label %branch138.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="342" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln203" val="1"/>
<literal name="loops_0_0_0_1_0_i" val="!0"/>
<literal name="loops_0_0_0_1_0_i" val="!1"/>
<literal name="loops_0_0_0_1_0_i" val="!2"/>
<literal name="loops_0_0_0_1_0_i" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
branch9.i:0  switch i3 %loops_0_0_0_0_0_i, label %branch49.i [
    i3 0, label %branch45.i
    i3 1, label %branch46.i
    i3 2, label %branch47.i
    i3 3, label %branch48.i
  ]

]]></Node>
<StgValue><ssdm name="switch_ln75"/></StgValue>
</operation>

<operation id="343" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln203" val="1"/>
<literal name="loops_0_0_0_1_0_i" val="!0"/>
<literal name="loops_0_0_0_1_0_i" val="!1"/>
<literal name="loops_0_0_0_1_0_i" val="!2"/>
<literal name="loops_0_0_0_1_0_i" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="0">
<![CDATA[
branch9204.i:0  br label %branch138.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="344" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="0" op_0_bw="0">
<![CDATA[
branch138.i:0  br label %coarse_filter_kernel_loop_end

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="345" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
branch0.i:0  switch i3 %loops_0_0_0_1_0_i, label %branch4.i [
    i3 0, label %branch025.i
    i3 1, label %branch126.i
    i3 2, label %branch227.i
    i3 3, label %branch328.i
  ]

]]></Node>
<StgValue><ssdm name="switch_ln75"/></StgValue>
</operation>

<operation id="346" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln203" val="0"/>
<literal name="loops_0_0_0_1_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
branch328.i:0  switch i3 %loops_0_0_0_0_0_i, label %branch19154.i [
    i3 0, label %branch15150.i
    i3 1, label %branch16151.i
    i3 2, label %branch17152.i
    i3 3, label %branch18153.i
  ]

]]></Node>
<StgValue><ssdm name="switch_ln75"/></StgValue>
</operation>

<operation id="347" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln203" val="0"/>
<literal name="loops_0_0_0_1_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="0" op_0_bw="0">
<![CDATA[
branch328149.i:0  br label %branch024.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="348" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln203" val="0"/>
<literal name="loops_0_0_0_1_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
branch227.i:0  switch i3 %loops_0_0_0_0_0_i, label %branch14139.i [
    i3 0, label %branch10135.i
    i3 1, label %branch11136.i
    i3 2, label %branch12137.i
    i3 3, label %branch13138.i
  ]

]]></Node>
<StgValue><ssdm name="switch_ln75"/></StgValue>
</operation>

<operation id="349" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln203" val="0"/>
<literal name="loops_0_0_0_1_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="0" op_0_bw="0">
<![CDATA[
branch227134.i:0  br label %branch024.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="350" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln203" val="0"/>
<literal name="loops_0_0_0_1_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
branch126.i:0  switch i3 %loops_0_0_0_0_0_i, label %branch9124.i [
    i3 0, label %branch5120.i
    i3 1, label %branch6121.i
    i3 2, label %branch7122.i
    i3 3, label %branch8123.i
  ]

]]></Node>
<StgValue><ssdm name="switch_ln75"/></StgValue>
</operation>

<operation id="351" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln203" val="0"/>
<literal name="loops_0_0_0_1_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="0" op_0_bw="0">
<![CDATA[
branch126119.i:0  br label %branch024.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="352" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln203" val="0"/>
<literal name="loops_0_0_0_1_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
branch025.i:0  switch i3 %loops_0_0_0_0_0_i, label %branch4110.i [
    i3 0, label %branch0106.i
    i3 1, label %branch1107.i
    i3 2, label %branch2108.i
    i3 3, label %branch3109.i
  ]

]]></Node>
<StgValue><ssdm name="switch_ln75"/></StgValue>
</operation>

<operation id="353" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln203" val="0"/>
<literal name="loops_0_0_0_1_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="0" op_0_bw="0">
<![CDATA[
branch025105.i:0  br label %branch024.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="354" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln203" val="0"/>
<literal name="loops_0_0_0_1_0_i" val="!0"/>
<literal name="loops_0_0_0_1_0_i" val="!1"/>
<literal name="loops_0_0_0_1_0_i" val="!2"/>
<literal name="loops_0_0_0_1_0_i" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
branch4.i:0  switch i3 %loops_0_0_0_0_0_i, label %branch24.i [
    i3 0, label %branch20.i
    i3 1, label %branch21.i
    i3 2, label %branch22.i
    i3 3, label %branch23.i
  ]

]]></Node>
<StgValue><ssdm name="switch_ln75"/></StgValue>
</operation>

<operation id="355" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln203" val="0"/>
<literal name="loops_0_0_0_1_0_i" val="!0"/>
<literal name="loops_0_0_0_1_0_i" val="!1"/>
<literal name="loops_0_0_0_1_0_i" val="!2"/>
<literal name="loops_0_0_0_1_0_i" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="0" op_0_bw="0">
<![CDATA[
branch4164.i:0  br label %branch024.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="356" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="0" op_0_bw="0">
<![CDATA[
branch024.i:0  br label %coarse_filter_kernel_loop_end

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="357" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln203" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
branch3.i:0  switch i3 %loops_0_0_0_1_0_i, label %branch19.i [
    i3 0, label %branch15.i
    i3 1, label %branch16.i
    i3 2, label %branch17.i
    i3 3, label %branch18.i
  ]

]]></Node>
<StgValue><ssdm name="switch_ln75"/></StgValue>
</operation>

<operation id="358" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln203" val="-1"/>
<literal name="loops_0_0_0_1_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
branch18.i:0  switch i3 %loops_0_0_0_0_0_i, label %branch94.i [
    i3 0, label %branch90.i
    i3 1, label %branch91.i
    i3 2, label %branch92.i
    i3 3, label %branch93.i
  ]

]]></Node>
<StgValue><ssdm name="switch_ln75"/></StgValue>
</operation>

<operation id="359" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln203" val="-1"/>
<literal name="loops_0_0_0_1_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="0" op_0_bw="0">
<![CDATA[
branch18276.i:0  br label %branch354.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="360" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln203" val="-1"/>
<literal name="loops_0_0_0_1_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
branch17.i:0  switch i3 %loops_0_0_0_0_0_i, label %branch89.i [
    i3 0, label %branch85.i
    i3 1, label %branch86.i
    i3 2, label %branch87.i
    i3 3, label %branch88.i
  ]

]]></Node>
<StgValue><ssdm name="switch_ln75"/></StgValue>
</operation>

<operation id="361" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln203" val="-1"/>
<literal name="loops_0_0_0_1_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="0" op_0_bw="0">
<![CDATA[
branch17268.i:0  br label %branch354.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="362" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln203" val="-1"/>
<literal name="loops_0_0_0_1_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
branch16.i:0  switch i3 %loops_0_0_0_0_0_i, label %branch84.i [
    i3 0, label %branch80.i
    i3 1, label %branch81.i
    i3 2, label %branch82.i
    i3 3, label %branch83.i
  ]

]]></Node>
<StgValue><ssdm name="switch_ln75"/></StgValue>
</operation>

<operation id="363" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln203" val="-1"/>
<literal name="loops_0_0_0_1_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="0" op_0_bw="0">
<![CDATA[
branch16260.i:0  br label %branch354.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="364" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln203" val="-1"/>
<literal name="loops_0_0_0_1_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
branch15.i:0  switch i3 %loops_0_0_0_0_0_i, label %branch79.i [
    i3 0, label %branch75.i
    i3 1, label %branch76.i
    i3 2, label %branch77.i
    i3 3, label %branch78.i
  ]

]]></Node>
<StgValue><ssdm name="switch_ln75"/></StgValue>
</operation>

<operation id="365" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln203" val="-1"/>
<literal name="loops_0_0_0_1_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="0" op_0_bw="0">
<![CDATA[
branch15252.i:0  br label %branch354.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="366" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln203" val="-1"/>
<literal name="loops_0_0_0_1_0_i" val="!0"/>
<literal name="loops_0_0_0_1_0_i" val="!1"/>
<literal name="loops_0_0_0_1_0_i" val="!2"/>
<literal name="loops_0_0_0_1_0_i" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
branch19.i:0  switch i3 %loops_0_0_0_0_0_i, label %branch99.i [
    i3 0, label %branch95.i
    i3 1, label %branch96.i
    i3 2, label %branch97.i
    i3 3, label %branch98.i
  ]

]]></Node>
<StgValue><ssdm name="switch_ln75"/></StgValue>
</operation>

<operation id="367" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln203" val="-1"/>
<literal name="loops_0_0_0_1_0_i" val="!0"/>
<literal name="loops_0_0_0_1_0_i" val="!1"/>
<literal name="loops_0_0_0_1_0_i" val="!2"/>
<literal name="loops_0_0_0_1_0_i" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="0" op_0_bw="0">
<![CDATA[
branch19284.i:0  br label %branch354.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="368" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
<literal name="trunc_ln203" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="0" op_0_bw="0">
<![CDATA[
branch354.i:0  br label %coarse_filter_kernel_loop_end

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="369" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
coarse_filter_kernel_loop_end:0  %empty_78 = call i32 (...)* @_ssdm_op_SpecRegionEnd([26 x i8]* @p_str22, i32 %tmp_i)

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="370" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
coarse_filter_kernel_loop_end:1  %tmp = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %loops_0_0_0_0_0_i, i32 2)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="371" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
coarse_filter_kernel_loop_end:2  %loops_impl_next_ne = add i3 %loops_0_0_0_0_0_i, 1

]]></Node>
<StgValue><ssdm name="loops_impl_next_ne"/></StgValue>
</operation>

<operation id="372" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
coarse_filter_kernel_loop_end:3  %icmp_ln891 = icmp ugt i3 %loops_0_0_1_0_i, 2

]]></Node>
<StgValue><ssdm name="icmp_ln891"/></StgValue>
</operation>

<operation id="373" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
coarse_filter_kernel_loop_end:4  %loops_impl_next_ne_1 = add i3 %loops_0_0_0_1_0_i, 1

]]></Node>
<StgValue><ssdm name="loops_impl_next_ne_1"/></StgValue>
</operation>

<operation id="374" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
coarse_filter_kernel_loop_end:5  %icmp_ln891_1 = icmp eq i3 %loops_0_1_0_i, 3

]]></Node>
<StgValue><ssdm name="icmp_ln891_1"/></StgValue>
</operation>

<operation id="375" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
coarse_filter_kernel_loop_end:6  %add_ln700 = add i2 %trunc_ln203, 1

]]></Node>
<StgValue><ssdm name="add_ln700"/></StgValue>
</operation>

<operation id="376" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
coarse_filter_kernel_loop_end:7  %select_ln206 = select i1 %icmp_ln891_1, i2 0, i2 %add_ln700

]]></Node>
<StgValue><ssdm name="select_ln206"/></StgValue>
</operation>

<operation id="377" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="3" op_0_bw="2">
<![CDATA[
coarse_filter_kernel_loop_end:8  %zext_ln206 = zext i2 %select_ln206 to i3

]]></Node>
<StgValue><ssdm name="zext_ln206"/></StgValue>
</operation>

<operation id="378" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
coarse_filter_kernel_loop_end:9  %loops_impl_next_ne_2 = add i3 %loops_0_0_1_0_i, 1

]]></Node>
<StgValue><ssdm name="loops_impl_next_ne_2"/></StgValue>
</operation>

<operation id="379" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
coarse_filter_kernel_loop_end:10  %and_ln891 = and i3 %loops_0_0_0_0_0_i, %loops_0_0_0_1_0_i

]]></Node>
<StgValue><ssdm name="and_ln891"/></StgValue>
</operation>

<operation id="380" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
coarse_filter_kernel_loop_end:11  %tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %and_ln891, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="381" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
coarse_filter_kernel_loop_end:12  %and_ln891_1 = and i1 %tmp_1, %icmp_ln891

]]></Node>
<StgValue><ssdm name="and_ln891_1"/></StgValue>
</operation>

<operation id="382" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
coarse_filter_kernel_loop_end:13  %select_ln891 = select i1 %and_ln891_1, i3 %zext_ln206, i3 %loops_0_1_0_i

]]></Node>
<StgValue><ssdm name="select_ln891"/></StgValue>
</operation>

<operation id="383" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
coarse_filter_kernel_loop_end:14  %tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %loops_0_0_0_1_0_i, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="384" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
coarse_filter_kernel_loop_end:15  %xor_ln891 = xor i1 %tmp_2, true

]]></Node>
<StgValue><ssdm name="xor_ln891"/></StgValue>
</operation>

<operation id="385" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
coarse_filter_kernel_loop_end:16  %and_ln891_2 = and i1 %tmp, %xor_ln891

]]></Node>
<StgValue><ssdm name="and_ln891_2"/></StgValue>
</operation>

<operation id="386" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
coarse_filter_kernel_loop_end:17  %select_ln891_1 = select i1 %and_ln891_1, i3 0, i3 %loops_0_0_1_0_i

]]></Node>
<StgValue><ssdm name="select_ln891_1"/></StgValue>
</operation>

<operation id="387" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
coarse_filter_kernel_loop_end:18  %or_ln891 = or i1 %and_ln891_1, %and_ln891_2

]]></Node>
<StgValue><ssdm name="or_ln891"/></StgValue>
</operation>

<operation id="388" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
coarse_filter_kernel_loop_end:19  %select_ln891_2 = select i1 %tmp, i3 %loops_impl_next_ne_2, i3 %loops_0_0_1_0_i

]]></Node>
<StgValue><ssdm name="select_ln891_2"/></StgValue>
</operation>

<operation id="389" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
coarse_filter_kernel_loop_end:20  %loops_impl_next_ne_3 = select i1 %or_ln891, i3 %select_ln891_1, i3 %select_ln891_2

]]></Node>
<StgValue><ssdm name="loops_impl_next_ne_3"/></StgValue>
</operation>

<operation id="390" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
coarse_filter_kernel_loop_end:21  %select_ln891_4 = select i1 %and_ln891_1, i3 0, i3 %loops_impl_next_ne_1

]]></Node>
<StgValue><ssdm name="select_ln891_4"/></StgValue>
</operation>

<operation id="391" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
coarse_filter_kernel_loop_end:22  %select_ln891_5 = select i1 %tmp, i3 0, i3 %loops_0_0_0_1_0_i

]]></Node>
<StgValue><ssdm name="select_ln891_5"/></StgValue>
</operation>

<operation id="392" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
coarse_filter_kernel_loop_end:23  %loops_impl_next_ne_4 = select i1 %or_ln891, i3 %select_ln891_4, i3 %select_ln891_5

]]></Node>
<StgValue><ssdm name="loops_impl_next_ne_4"/></StgValue>
</operation>

<operation id="393" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
coarse_filter_kernel_loop_end:24  %or_ln891_1 = or i1 %and_ln891_1, %tmp

]]></Node>
<StgValue><ssdm name="or_ln891_1"/></StgValue>
</operation>

<operation id="394" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
coarse_filter_kernel_loop_end:25  %select_ln891_7 = select i1 %or_ln891_1, i3 0, i3 %loops_impl_next_ne

]]></Node>
<StgValue><ssdm name="select_ln891_7"/></StgValue>
</operation>

<operation id="395" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="0" op_0_bw="0">
<![CDATA[
coarse_filter_kernel_loop_end:26  br label %"operator++.exit.i"

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="396" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
coarse_filter_kernel_loop_begin:4  %tmp_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="397" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
coarse_filter_kernel_loop_begin:0  call void (...)* @_ssdm_op_SpecLoopName([26 x i8]* @p_str22) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln61"/></StgValue>
</operation>

<operation id="398" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
coarse_filter_kernel_loop_begin:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln64"/></StgValue>
</operation>

<operation id="399" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="3">
<![CDATA[
coarse_filter_kernel_loop_begin:3  %zext_ln75 = zext i3 %loops_0_0_1_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln75"/></StgValue>
</operation>

<operation id="400" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:6  %Conv_0_weights_V_0_0_25 = getelementptr [4 x i16]* @Conv_0_weights_V_0_0_24, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_0_25"/></StgValue>
</operation>

<operation id="401" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:7  %Conv_0_weights_V_0_0_26 = getelementptr [4 x i16]* @Conv_0_weights_V_0_0_23, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_0_26"/></StgValue>
</operation>

<operation id="402" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:8  %Conv_0_weights_V_0_0_27 = getelementptr [4 x i16]* @Conv_0_weights_V_0_0_22, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_0_27"/></StgValue>
</operation>

<operation id="403" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:9  %Conv_0_weights_V_0_0_28 = getelementptr [4 x i16]* @Conv_0_weights_V_0_0_21, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_0_28"/></StgValue>
</operation>

<operation id="404" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:10  %Conv_0_weights_V_0_0_29 = getelementptr [4 x i16]* @Conv_0_weights_V_0_0_20, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_0_29"/></StgValue>
</operation>

<operation id="405" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:11  %Conv_0_weights_V_0_0_30 = getelementptr [4 x i16]* @Conv_0_weights_V_0_0_19, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_0_30"/></StgValue>
</operation>

<operation id="406" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:12  %Conv_0_weights_V_0_0_31 = getelementptr [4 x i16]* @Conv_0_weights_V_0_0_18, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_0_31"/></StgValue>
</operation>

<operation id="407" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:13  %Conv_0_weights_V_0_0_32 = getelementptr [4 x i16]* @Conv_0_weights_V_0_0_17, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_0_32"/></StgValue>
</operation>

<operation id="408" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:14  %Conv_0_weights_V_0_0_33 = getelementptr [4 x i16]* @Conv_0_weights_V_0_0_16, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_0_33"/></StgValue>
</operation>

<operation id="409" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:15  %Conv_0_weights_V_0_0_34 = getelementptr [4 x i16]* @Conv_0_weights_V_0_0_15, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_0_34"/></StgValue>
</operation>

<operation id="410" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:16  %Conv_0_weights_V_0_0_35 = getelementptr [4 x i16]* @Conv_0_weights_V_0_0_14, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_0_35"/></StgValue>
</operation>

<operation id="411" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:17  %Conv_0_weights_V_0_0_36 = getelementptr [4 x i16]* @Conv_0_weights_V_0_0_13, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_0_36"/></StgValue>
</operation>

<operation id="412" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:18  %Conv_0_weights_V_0_0_37 = getelementptr [4 x i16]* @Conv_0_weights_V_0_0_12, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_0_37"/></StgValue>
</operation>

<operation id="413" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:19  %Conv_0_weights_V_0_0_38 = getelementptr [4 x i16]* @Conv_0_weights_V_0_0_11, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_0_38"/></StgValue>
</operation>

<operation id="414" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:20  %Conv_0_weights_V_0_0_39 = getelementptr [4 x i16]* @Conv_0_weights_V_0_0_10, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_0_39"/></StgValue>
</operation>

<operation id="415" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:21  %Conv_0_weights_V_0_0_40 = getelementptr [4 x i16]* @Conv_0_weights_V_0_0_9, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_0_40"/></StgValue>
</operation>

<operation id="416" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:22  %Conv_0_weights_V_0_0_41 = getelementptr [4 x i16]* @Conv_0_weights_V_0_0_8, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_0_41"/></StgValue>
</operation>

<operation id="417" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:23  %Conv_0_weights_V_0_0_42 = getelementptr [4 x i16]* @Conv_0_weights_V_0_0_7, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_0_42"/></StgValue>
</operation>

<operation id="418" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:24  %Conv_0_weights_V_0_0_43 = getelementptr [4 x i16]* @Conv_0_weights_V_0_0_6, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_0_43"/></StgValue>
</operation>

<operation id="419" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:25  %Conv_0_weights_V_0_0_44 = getelementptr [4 x i16]* @Conv_0_weights_V_0_0_5, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_0_44"/></StgValue>
</operation>

<operation id="420" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:26  %Conv_0_weights_V_0_0_45 = getelementptr [4 x i16]* @Conv_0_weights_V_0_0_4, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_0_45"/></StgValue>
</operation>

<operation id="421" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:27  %Conv_0_weights_V_0_0_46 = getelementptr [4 x i16]* @Conv_0_weights_V_0_0_3, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_0_46"/></StgValue>
</operation>

<operation id="422" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:28  %Conv_0_weights_V_0_0_47 = getelementptr [4 x i16]* @Conv_0_weights_V_0_0_2, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_0_47"/></StgValue>
</operation>

<operation id="423" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:29  %Conv_0_weights_V_0_0_48 = getelementptr [4 x i16]* @Conv_0_weights_V_0_0_1, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_0_48"/></StgValue>
</operation>

<operation id="424" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:30  %Conv_0_weights_V_0_0_49 = getelementptr [4 x i16]* @Conv_0_weights_V_0_0, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_0_49"/></StgValue>
</operation>

<operation id="425" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:31  %Conv_0_weights_V_0_1_25 = getelementptr [4 x i16]* @Conv_0_weights_V_0_1_24, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_1_25"/></StgValue>
</operation>

<operation id="426" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:32  %Conv_0_weights_V_0_1_26 = getelementptr [4 x i16]* @Conv_0_weights_V_0_1_23, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_1_26"/></StgValue>
</operation>

<operation id="427" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:33  %Conv_0_weights_V_0_1_27 = getelementptr [4 x i16]* @Conv_0_weights_V_0_1_22, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_1_27"/></StgValue>
</operation>

<operation id="428" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:34  %Conv_0_weights_V_0_1_28 = getelementptr [4 x i16]* @Conv_0_weights_V_0_1_21, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_1_28"/></StgValue>
</operation>

<operation id="429" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:35  %Conv_0_weights_V_0_1_29 = getelementptr [4 x i16]* @Conv_0_weights_V_0_1_20, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_1_29"/></StgValue>
</operation>

<operation id="430" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:36  %Conv_0_weights_V_0_1_30 = getelementptr [4 x i16]* @Conv_0_weights_V_0_1_19, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_1_30"/></StgValue>
</operation>

<operation id="431" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:37  %Conv_0_weights_V_0_1_31 = getelementptr [4 x i16]* @Conv_0_weights_V_0_1_18, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_1_31"/></StgValue>
</operation>

<operation id="432" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:38  %Conv_0_weights_V_0_1_32 = getelementptr [4 x i16]* @Conv_0_weights_V_0_1_17, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_1_32"/></StgValue>
</operation>

<operation id="433" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:39  %Conv_0_weights_V_0_1_33 = getelementptr [4 x i16]* @Conv_0_weights_V_0_1_16, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_1_33"/></StgValue>
</operation>

<operation id="434" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:40  %Conv_0_weights_V_0_1_34 = getelementptr [4 x i16]* @Conv_0_weights_V_0_1_15, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_1_34"/></StgValue>
</operation>

<operation id="435" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:41  %Conv_0_weights_V_0_1_35 = getelementptr [4 x i16]* @Conv_0_weights_V_0_1_14, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_1_35"/></StgValue>
</operation>

<operation id="436" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:42  %Conv_0_weights_V_0_1_36 = getelementptr [4 x i16]* @Conv_0_weights_V_0_1_13, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_1_36"/></StgValue>
</operation>

<operation id="437" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:43  %Conv_0_weights_V_0_1_37 = getelementptr [4 x i16]* @Conv_0_weights_V_0_1_12, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_1_37"/></StgValue>
</operation>

<operation id="438" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:44  %Conv_0_weights_V_0_1_38 = getelementptr [4 x i16]* @Conv_0_weights_V_0_1_11, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_1_38"/></StgValue>
</operation>

<operation id="439" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:45  %Conv_0_weights_V_0_1_39 = getelementptr [4 x i16]* @Conv_0_weights_V_0_1_10, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_1_39"/></StgValue>
</operation>

<operation id="440" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:46  %Conv_0_weights_V_0_1_40 = getelementptr [4 x i16]* @Conv_0_weights_V_0_1_9, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_1_40"/></StgValue>
</operation>

<operation id="441" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:47  %Conv_0_weights_V_0_1_41 = getelementptr [4 x i16]* @Conv_0_weights_V_0_1_8, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_1_41"/></StgValue>
</operation>

<operation id="442" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:48  %Conv_0_weights_V_0_1_42 = getelementptr [4 x i16]* @Conv_0_weights_V_0_1_7, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_1_42"/></StgValue>
</operation>

<operation id="443" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:49  %Conv_0_weights_V_0_1_43 = getelementptr [4 x i16]* @Conv_0_weights_V_0_1_6, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_1_43"/></StgValue>
</operation>

<operation id="444" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:50  %Conv_0_weights_V_0_1_44 = getelementptr [4 x i16]* @Conv_0_weights_V_0_1_5, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_1_44"/></StgValue>
</operation>

<operation id="445" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:51  %Conv_0_weights_V_0_1_45 = getelementptr [4 x i16]* @Conv_0_weights_V_0_1_4, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_1_45"/></StgValue>
</operation>

<operation id="446" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:52  %Conv_0_weights_V_0_1_46 = getelementptr [4 x i16]* @Conv_0_weights_V_0_1_3, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_1_46"/></StgValue>
</operation>

<operation id="447" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:53  %Conv_0_weights_V_0_1_47 = getelementptr [4 x i16]* @Conv_0_weights_V_0_1_2, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_1_47"/></StgValue>
</operation>

<operation id="448" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:54  %Conv_0_weights_V_0_1_48 = getelementptr [4 x i16]* @Conv_0_weights_V_0_1_1, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_1_48"/></StgValue>
</operation>

<operation id="449" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:55  %Conv_0_weights_V_0_1_49 = getelementptr [4 x i16]* @Conv_0_weights_V_0_1, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_1_49"/></StgValue>
</operation>

<operation id="450" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:56  %Conv_0_weights_V_0_2_25 = getelementptr [4 x i16]* @Conv_0_weights_V_0_2_24, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_2_25"/></StgValue>
</operation>

<operation id="451" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:57  %Conv_0_weights_V_0_2_26 = getelementptr [4 x i16]* @Conv_0_weights_V_0_2_23, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_2_26"/></StgValue>
</operation>

<operation id="452" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:58  %Conv_0_weights_V_0_2_27 = getelementptr [4 x i16]* @Conv_0_weights_V_0_2_22, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_2_27"/></StgValue>
</operation>

<operation id="453" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:59  %Conv_0_weights_V_0_2_28 = getelementptr [4 x i16]* @Conv_0_weights_V_0_2_21, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_2_28"/></StgValue>
</operation>

<operation id="454" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:60  %Conv_0_weights_V_0_2_29 = getelementptr [4 x i16]* @Conv_0_weights_V_0_2_20, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_2_29"/></StgValue>
</operation>

<operation id="455" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:61  %Conv_0_weights_V_0_2_30 = getelementptr [4 x i16]* @Conv_0_weights_V_0_2_19, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_2_30"/></StgValue>
</operation>

<operation id="456" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:62  %Conv_0_weights_V_0_2_31 = getelementptr [4 x i16]* @Conv_0_weights_V_0_2_18, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_2_31"/></StgValue>
</operation>

<operation id="457" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:63  %Conv_0_weights_V_0_2_32 = getelementptr [4 x i16]* @Conv_0_weights_V_0_2_17, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_2_32"/></StgValue>
</operation>

<operation id="458" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:64  %Conv_0_weights_V_0_2_33 = getelementptr [4 x i16]* @Conv_0_weights_V_0_2_16, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_2_33"/></StgValue>
</operation>

<operation id="459" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:65  %Conv_0_weights_V_0_2_34 = getelementptr [4 x i16]* @Conv_0_weights_V_0_2_15, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_2_34"/></StgValue>
</operation>

<operation id="460" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:66  %Conv_0_weights_V_0_2_35 = getelementptr [4 x i16]* @Conv_0_weights_V_0_2_14, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_2_35"/></StgValue>
</operation>

<operation id="461" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:67  %Conv_0_weights_V_0_2_36 = getelementptr [4 x i16]* @Conv_0_weights_V_0_2_13, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_2_36"/></StgValue>
</operation>

<operation id="462" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:68  %Conv_0_weights_V_0_2_37 = getelementptr [4 x i16]* @Conv_0_weights_V_0_2_12, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_2_37"/></StgValue>
</operation>

<operation id="463" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:69  %Conv_0_weights_V_0_2_38 = getelementptr [4 x i16]* @Conv_0_weights_V_0_2_11, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_2_38"/></StgValue>
</operation>

<operation id="464" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:70  %Conv_0_weights_V_0_2_39 = getelementptr [4 x i16]* @Conv_0_weights_V_0_2_10, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_2_39"/></StgValue>
</operation>

<operation id="465" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:71  %Conv_0_weights_V_0_2_40 = getelementptr [4 x i16]* @Conv_0_weights_V_0_2_9, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_2_40"/></StgValue>
</operation>

<operation id="466" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:72  %Conv_0_weights_V_0_2_41 = getelementptr [4 x i16]* @Conv_0_weights_V_0_2_8, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_2_41"/></StgValue>
</operation>

<operation id="467" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:73  %Conv_0_weights_V_0_2_42 = getelementptr [4 x i16]* @Conv_0_weights_V_0_2_7, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_2_42"/></StgValue>
</operation>

<operation id="468" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:74  %Conv_0_weights_V_0_2_43 = getelementptr [4 x i16]* @Conv_0_weights_V_0_2_6, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_2_43"/></StgValue>
</operation>

<operation id="469" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:75  %Conv_0_weights_V_0_2_44 = getelementptr [4 x i16]* @Conv_0_weights_V_0_2_5, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_2_44"/></StgValue>
</operation>

<operation id="470" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:76  %Conv_0_weights_V_0_2_45 = getelementptr [4 x i16]* @Conv_0_weights_V_0_2_4, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_2_45"/></StgValue>
</operation>

<operation id="471" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:77  %Conv_0_weights_V_0_2_46 = getelementptr [4 x i16]* @Conv_0_weights_V_0_2_3, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_2_46"/></StgValue>
</operation>

<operation id="472" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:78  %Conv_0_weights_V_0_2_47 = getelementptr [4 x i16]* @Conv_0_weights_V_0_2_2, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_2_47"/></StgValue>
</operation>

<operation id="473" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:79  %Conv_0_weights_V_0_2_48 = getelementptr [4 x i16]* @Conv_0_weights_V_0_2_1, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_2_48"/></StgValue>
</operation>

<operation id="474" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:80  %Conv_0_weights_V_0_2_49 = getelementptr [4 x i16]* @Conv_0_weights_V_0_2, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_2_49"/></StgValue>
</operation>

<operation id="475" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:81  %Conv_0_weights_V_0_3_25 = getelementptr [4 x i16]* @Conv_0_weights_V_0_3_24, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_3_25"/></StgValue>
</operation>

<operation id="476" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:82  %Conv_0_weights_V_0_3_26 = getelementptr [4 x i16]* @Conv_0_weights_V_0_3_23, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_3_26"/></StgValue>
</operation>

<operation id="477" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:83  %Conv_0_weights_V_0_3_27 = getelementptr [4 x i16]* @Conv_0_weights_V_0_3_22, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_3_27"/></StgValue>
</operation>

<operation id="478" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:84  %Conv_0_weights_V_0_3_28 = getelementptr [4 x i16]* @Conv_0_weights_V_0_3_21, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_3_28"/></StgValue>
</operation>

<operation id="479" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:85  %Conv_0_weights_V_0_3_29 = getelementptr [4 x i16]* @Conv_0_weights_V_0_3_20, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_3_29"/></StgValue>
</operation>

<operation id="480" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:86  %Conv_0_weights_V_0_3_30 = getelementptr [4 x i16]* @Conv_0_weights_V_0_3_19, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_3_30"/></StgValue>
</operation>

<operation id="481" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:87  %Conv_0_weights_V_0_3_31 = getelementptr [4 x i16]* @Conv_0_weights_V_0_3_18, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_3_31"/></StgValue>
</operation>

<operation id="482" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:88  %Conv_0_weights_V_0_3_32 = getelementptr [4 x i16]* @Conv_0_weights_V_0_3_17, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_3_32"/></StgValue>
</operation>

<operation id="483" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:89  %Conv_0_weights_V_0_3_33 = getelementptr [4 x i16]* @Conv_0_weights_V_0_3_16, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_3_33"/></StgValue>
</operation>

<operation id="484" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:90  %Conv_0_weights_V_0_3_34 = getelementptr [4 x i16]* @Conv_0_weights_V_0_3_15, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_3_34"/></StgValue>
</operation>

<operation id="485" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:91  %Conv_0_weights_V_0_3_35 = getelementptr [4 x i16]* @Conv_0_weights_V_0_3_14, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_3_35"/></StgValue>
</operation>

<operation id="486" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:92  %Conv_0_weights_V_0_3_36 = getelementptr [4 x i16]* @Conv_0_weights_V_0_3_13, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_3_36"/></StgValue>
</operation>

<operation id="487" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:93  %Conv_0_weights_V_0_3_37 = getelementptr [4 x i16]* @Conv_0_weights_V_0_3_12, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_3_37"/></StgValue>
</operation>

<operation id="488" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:94  %Conv_0_weights_V_0_3_38 = getelementptr [4 x i16]* @Conv_0_weights_V_0_3_11, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_3_38"/></StgValue>
</operation>

<operation id="489" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:95  %Conv_0_weights_V_0_3_39 = getelementptr [4 x i16]* @Conv_0_weights_V_0_3_10, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_3_39"/></StgValue>
</operation>

<operation id="490" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:96  %Conv_0_weights_V_0_3_40 = getelementptr [4 x i16]* @Conv_0_weights_V_0_3_9, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_3_40"/></StgValue>
</operation>

<operation id="491" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:97  %Conv_0_weights_V_0_3_41 = getelementptr [4 x i16]* @Conv_0_weights_V_0_3_8, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_3_41"/></StgValue>
</operation>

<operation id="492" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:98  %Conv_0_weights_V_0_3_42 = getelementptr [4 x i16]* @Conv_0_weights_V_0_3_7, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_3_42"/></StgValue>
</operation>

<operation id="493" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:99  %Conv_0_weights_V_0_3_43 = getelementptr [4 x i16]* @Conv_0_weights_V_0_3_6, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_3_43"/></StgValue>
</operation>

<operation id="494" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:100  %Conv_0_weights_V_0_3_44 = getelementptr [4 x i16]* @Conv_0_weights_V_0_3_5, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_3_44"/></StgValue>
</operation>

<operation id="495" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:101  %Conv_0_weights_V_0_3_45 = getelementptr [4 x i16]* @Conv_0_weights_V_0_3_4, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_3_45"/></StgValue>
</operation>

<operation id="496" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:102  %Conv_0_weights_V_0_3_46 = getelementptr [4 x i16]* @Conv_0_weights_V_0_3_3, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_3_46"/></StgValue>
</operation>

<operation id="497" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:103  %Conv_0_weights_V_0_3_47 = getelementptr [4 x i16]* @Conv_0_weights_V_0_3_2, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_3_47"/></StgValue>
</operation>

<operation id="498" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:104  %Conv_0_weights_V_0_3_48 = getelementptr [4 x i16]* @Conv_0_weights_V_0_3_1, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_3_48"/></StgValue>
</operation>

<operation id="499" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="2" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
coarse_filter_kernel_loop_begin:105  %Conv_0_weights_V_0_3_49 = getelementptr [4 x i16]* @Conv_0_weights_V_0_3, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="Conv_0_weights_V_0_3_49"/></StgValue>
</operation>

<operation id="500" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
<literal name="loops_0_0_0_1_0_i" val="3"/>
<literal name="loops_0_0_0_0_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch68.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_2_43, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="501" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
<literal name="loops_0_0_0_1_0_i" val="3"/>
<literal name="loops_0_0_0_0_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="0">
<![CDATA[
branch68.i:1  br label %branch13236.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="502" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
<literal name="loops_0_0_0_1_0_i" val="3"/>
<literal name="loops_0_0_0_0_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch67.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_2_42, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="503" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
<literal name="loops_0_0_0_1_0_i" val="3"/>
<literal name="loops_0_0_0_0_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="0">
<![CDATA[
branch67.i:1  br label %branch13236.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="504" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
<literal name="loops_0_0_0_1_0_i" val="3"/>
<literal name="loops_0_0_0_0_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch66.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_2_41, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="505" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
<literal name="loops_0_0_0_1_0_i" val="3"/>
<literal name="loops_0_0_0_0_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="0">
<![CDATA[
branch66.i:1  br label %branch13236.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="506" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
<literal name="loops_0_0_0_1_0_i" val="3"/>
<literal name="loops_0_0_0_0_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch65.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_2_40, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="507" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
<literal name="loops_0_0_0_1_0_i" val="3"/>
<literal name="loops_0_0_0_0_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="0">
<![CDATA[
branch65.i:1  br label %branch13236.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="508" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
<literal name="loops_0_0_0_1_0_i" val="3"/>
<literal name="loops_0_0_0_0_0_i" val="!0"/>
<literal name="loops_0_0_0_0_0_i" val="!1"/>
<literal name="loops_0_0_0_0_0_i" val="!2"/>
<literal name="loops_0_0_0_0_0_i" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch69.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_2_44, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="509" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
<literal name="loops_0_0_0_1_0_i" val="3"/>
<literal name="loops_0_0_0_0_0_i" val="!0"/>
<literal name="loops_0_0_0_0_0_i" val="!1"/>
<literal name="loops_0_0_0_0_0_i" val="!2"/>
<literal name="loops_0_0_0_0_0_i" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="0">
<![CDATA[
branch69.i:1  br label %branch13236.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="510" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
<literal name="loops_0_0_0_1_0_i" val="2"/>
<literal name="loops_0_0_0_0_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch63.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_2_38, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="511" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
<literal name="loops_0_0_0_1_0_i" val="2"/>
<literal name="loops_0_0_0_0_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="0">
<![CDATA[
branch63.i:1  br label %branch12228.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="512" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
<literal name="loops_0_0_0_1_0_i" val="2"/>
<literal name="loops_0_0_0_0_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch62.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_2_37, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="513" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
<literal name="loops_0_0_0_1_0_i" val="2"/>
<literal name="loops_0_0_0_0_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="0">
<![CDATA[
branch62.i:1  br label %branch12228.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="514" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
<literal name="loops_0_0_0_1_0_i" val="2"/>
<literal name="loops_0_0_0_0_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch61.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_2_36, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="515" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
<literal name="loops_0_0_0_1_0_i" val="2"/>
<literal name="loops_0_0_0_0_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="0">
<![CDATA[
branch61.i:1  br label %branch12228.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="516" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
<literal name="loops_0_0_0_1_0_i" val="2"/>
<literal name="loops_0_0_0_0_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch60.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_2_35, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="517" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
<literal name="loops_0_0_0_1_0_i" val="2"/>
<literal name="loops_0_0_0_0_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="0">
<![CDATA[
branch60.i:1  br label %branch12228.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="518" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
<literal name="loops_0_0_0_1_0_i" val="2"/>
<literal name="loops_0_0_0_0_0_i" val="!0"/>
<literal name="loops_0_0_0_0_0_i" val="!1"/>
<literal name="loops_0_0_0_0_0_i" val="!2"/>
<literal name="loops_0_0_0_0_0_i" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch64.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_2_39, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="519" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
<literal name="loops_0_0_0_1_0_i" val="2"/>
<literal name="loops_0_0_0_0_0_i" val="!0"/>
<literal name="loops_0_0_0_0_0_i" val="!1"/>
<literal name="loops_0_0_0_0_0_i" val="!2"/>
<literal name="loops_0_0_0_0_0_i" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="0">
<![CDATA[
branch64.i:1  br label %branch12228.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="520" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
<literal name="loops_0_0_0_1_0_i" val="1"/>
<literal name="loops_0_0_0_0_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch58.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_2_33, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="521" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
<literal name="loops_0_0_0_1_0_i" val="1"/>
<literal name="loops_0_0_0_0_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="0">
<![CDATA[
branch58.i:1  br label %branch11220.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="522" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
<literal name="loops_0_0_0_1_0_i" val="1"/>
<literal name="loops_0_0_0_0_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch57.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_2_32, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="523" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
<literal name="loops_0_0_0_1_0_i" val="1"/>
<literal name="loops_0_0_0_0_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="0">
<![CDATA[
branch57.i:1  br label %branch11220.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="524" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
<literal name="loops_0_0_0_1_0_i" val="1"/>
<literal name="loops_0_0_0_0_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch56.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_2_31, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="525" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
<literal name="loops_0_0_0_1_0_i" val="1"/>
<literal name="loops_0_0_0_0_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="0">
<![CDATA[
branch56.i:1  br label %branch11220.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="526" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
<literal name="loops_0_0_0_1_0_i" val="1"/>
<literal name="loops_0_0_0_0_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch55.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_2_30, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="527" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
<literal name="loops_0_0_0_1_0_i" val="1"/>
<literal name="loops_0_0_0_0_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="0">
<![CDATA[
branch55.i:1  br label %branch11220.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="528" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
<literal name="loops_0_0_0_1_0_i" val="1"/>
<literal name="loops_0_0_0_0_0_i" val="!0"/>
<literal name="loops_0_0_0_0_0_i" val="!1"/>
<literal name="loops_0_0_0_0_0_i" val="!2"/>
<literal name="loops_0_0_0_0_0_i" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch59.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_2_34, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="529" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
<literal name="loops_0_0_0_1_0_i" val="1"/>
<literal name="loops_0_0_0_0_0_i" val="!0"/>
<literal name="loops_0_0_0_0_0_i" val="!1"/>
<literal name="loops_0_0_0_0_0_i" val="!2"/>
<literal name="loops_0_0_0_0_0_i" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="0">
<![CDATA[
branch59.i:1  br label %branch11220.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="530" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
<literal name="loops_0_0_0_1_0_i" val="0"/>
<literal name="loops_0_0_0_0_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch53.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_2_28, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="531" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
<literal name="loops_0_0_0_1_0_i" val="0"/>
<literal name="loops_0_0_0_0_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="0">
<![CDATA[
branch53.i:1  br label %branch10212.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="532" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
<literal name="loops_0_0_0_1_0_i" val="0"/>
<literal name="loops_0_0_0_0_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch52.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_2_27, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="533" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
<literal name="loops_0_0_0_1_0_i" val="0"/>
<literal name="loops_0_0_0_0_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="0" op_0_bw="0">
<![CDATA[
branch52.i:1  br label %branch10212.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="534" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
<literal name="loops_0_0_0_1_0_i" val="0"/>
<literal name="loops_0_0_0_0_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch51.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_2_26, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="535" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
<literal name="loops_0_0_0_1_0_i" val="0"/>
<literal name="loops_0_0_0_0_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="0">
<![CDATA[
branch51.i:1  br label %branch10212.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="536" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
<literal name="loops_0_0_0_1_0_i" val="0"/>
<literal name="loops_0_0_0_0_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch50.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_2_25, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="537" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
<literal name="loops_0_0_0_1_0_i" val="0"/>
<literal name="loops_0_0_0_0_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="0" op_0_bw="0">
<![CDATA[
branch50.i:1  br label %branch10212.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="538" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
<literal name="loops_0_0_0_1_0_i" val="0"/>
<literal name="loops_0_0_0_0_0_i" val="!0"/>
<literal name="loops_0_0_0_0_0_i" val="!1"/>
<literal name="loops_0_0_0_0_0_i" val="!2"/>
<literal name="loops_0_0_0_0_0_i" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch54.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_2_29, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="539" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
<literal name="loops_0_0_0_1_0_i" val="0"/>
<literal name="loops_0_0_0_0_0_i" val="!0"/>
<literal name="loops_0_0_0_0_0_i" val="!1"/>
<literal name="loops_0_0_0_0_0_i" val="!2"/>
<literal name="loops_0_0_0_0_0_i" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="0">
<![CDATA[
branch54.i:1  br label %branch10212.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="540" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
<literal name="loops_0_0_0_1_0_i" val="!0"/>
<literal name="loops_0_0_0_1_0_i" val="!1"/>
<literal name="loops_0_0_0_1_0_i" val="!2"/>
<literal name="loops_0_0_0_1_0_i" val="!3"/>
<literal name="loops_0_0_0_0_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch73.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_2_48, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="541" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
<literal name="loops_0_0_0_1_0_i" val="!0"/>
<literal name="loops_0_0_0_1_0_i" val="!1"/>
<literal name="loops_0_0_0_1_0_i" val="!2"/>
<literal name="loops_0_0_0_1_0_i" val="!3"/>
<literal name="loops_0_0_0_0_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="0">
<![CDATA[
branch73.i:1  br label %branch14244.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="542" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
<literal name="loops_0_0_0_1_0_i" val="!0"/>
<literal name="loops_0_0_0_1_0_i" val="!1"/>
<literal name="loops_0_0_0_1_0_i" val="!2"/>
<literal name="loops_0_0_0_1_0_i" val="!3"/>
<literal name="loops_0_0_0_0_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch72.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_2_47, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="543" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
<literal name="loops_0_0_0_1_0_i" val="!0"/>
<literal name="loops_0_0_0_1_0_i" val="!1"/>
<literal name="loops_0_0_0_1_0_i" val="!2"/>
<literal name="loops_0_0_0_1_0_i" val="!3"/>
<literal name="loops_0_0_0_0_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="0">
<![CDATA[
branch72.i:1  br label %branch14244.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="544" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
<literal name="loops_0_0_0_1_0_i" val="!0"/>
<literal name="loops_0_0_0_1_0_i" val="!1"/>
<literal name="loops_0_0_0_1_0_i" val="!2"/>
<literal name="loops_0_0_0_1_0_i" val="!3"/>
<literal name="loops_0_0_0_0_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch71.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_2_46, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="545" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
<literal name="loops_0_0_0_1_0_i" val="!0"/>
<literal name="loops_0_0_0_1_0_i" val="!1"/>
<literal name="loops_0_0_0_1_0_i" val="!2"/>
<literal name="loops_0_0_0_1_0_i" val="!3"/>
<literal name="loops_0_0_0_0_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="0">
<![CDATA[
branch71.i:1  br label %branch14244.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="546" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
<literal name="loops_0_0_0_1_0_i" val="!0"/>
<literal name="loops_0_0_0_1_0_i" val="!1"/>
<literal name="loops_0_0_0_1_0_i" val="!2"/>
<literal name="loops_0_0_0_1_0_i" val="!3"/>
<literal name="loops_0_0_0_0_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch70.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_2_45, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="547" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
<literal name="loops_0_0_0_1_0_i" val="!0"/>
<literal name="loops_0_0_0_1_0_i" val="!1"/>
<literal name="loops_0_0_0_1_0_i" val="!2"/>
<literal name="loops_0_0_0_1_0_i" val="!3"/>
<literal name="loops_0_0_0_0_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="0">
<![CDATA[
branch70.i:1  br label %branch14244.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="548" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
<literal name="loops_0_0_0_1_0_i" val="!0"/>
<literal name="loops_0_0_0_1_0_i" val="!1"/>
<literal name="loops_0_0_0_1_0_i" val="!2"/>
<literal name="loops_0_0_0_1_0_i" val="!3"/>
<literal name="loops_0_0_0_0_0_i" val="!0"/>
<literal name="loops_0_0_0_0_0_i" val="!1"/>
<literal name="loops_0_0_0_0_0_i" val="!2"/>
<literal name="loops_0_0_0_0_0_i" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch74.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_2_49, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="549" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-2"/>
<literal name="loops_0_0_0_1_0_i" val="!0"/>
<literal name="loops_0_0_0_1_0_i" val="!1"/>
<literal name="loops_0_0_0_1_0_i" val="!2"/>
<literal name="loops_0_0_0_1_0_i" val="!3"/>
<literal name="loops_0_0_0_0_0_i" val="!0"/>
<literal name="loops_0_0_0_0_0_i" val="!1"/>
<literal name="loops_0_0_0_0_0_i" val="!2"/>
<literal name="loops_0_0_0_0_0_i" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="0">
<![CDATA[
branch74.i:1  br label %branch14244.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="550" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="1"/>
<literal name="loops_0_0_0_1_0_i" val="3"/>
<literal name="loops_0_0_0_0_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch43.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_1_43, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="551" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="1"/>
<literal name="loops_0_0_0_1_0_i" val="3"/>
<literal name="loops_0_0_0_0_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="0">
<![CDATA[
branch43.i:1  br label %branch8196.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="552" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="1"/>
<literal name="loops_0_0_0_1_0_i" val="3"/>
<literal name="loops_0_0_0_0_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch42.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_1_42, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="553" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="1"/>
<literal name="loops_0_0_0_1_0_i" val="3"/>
<literal name="loops_0_0_0_0_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="0" op_0_bw="0">
<![CDATA[
branch42.i:1  br label %branch8196.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="554" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="1"/>
<literal name="loops_0_0_0_1_0_i" val="3"/>
<literal name="loops_0_0_0_0_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch41.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_1_41, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="555" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="1"/>
<literal name="loops_0_0_0_1_0_i" val="3"/>
<literal name="loops_0_0_0_0_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="0" op_0_bw="0">
<![CDATA[
branch41.i:1  br label %branch8196.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="556" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="1"/>
<literal name="loops_0_0_0_1_0_i" val="3"/>
<literal name="loops_0_0_0_0_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch40.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_1_40, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="557" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="1"/>
<literal name="loops_0_0_0_1_0_i" val="3"/>
<literal name="loops_0_0_0_0_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="0">
<![CDATA[
branch40.i:1  br label %branch8196.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="558" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="1"/>
<literal name="loops_0_0_0_1_0_i" val="3"/>
<literal name="loops_0_0_0_0_0_i" val="!0"/>
<literal name="loops_0_0_0_0_0_i" val="!1"/>
<literal name="loops_0_0_0_0_0_i" val="!2"/>
<literal name="loops_0_0_0_0_0_i" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch44.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_1_44, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="559" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="1"/>
<literal name="loops_0_0_0_1_0_i" val="3"/>
<literal name="loops_0_0_0_0_0_i" val="!0"/>
<literal name="loops_0_0_0_0_0_i" val="!1"/>
<literal name="loops_0_0_0_0_0_i" val="!2"/>
<literal name="loops_0_0_0_0_0_i" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="0" op_0_bw="0">
<![CDATA[
branch44.i:1  br label %branch8196.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="560" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="1"/>
<literal name="loops_0_0_0_1_0_i" val="2"/>
<literal name="loops_0_0_0_0_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch38.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_1_38, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="561" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="1"/>
<literal name="loops_0_0_0_1_0_i" val="2"/>
<literal name="loops_0_0_0_0_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="0">
<![CDATA[
branch38.i:1  br label %branch7188.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="562" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="1"/>
<literal name="loops_0_0_0_1_0_i" val="2"/>
<literal name="loops_0_0_0_0_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch37.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_1_37, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="563" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="1"/>
<literal name="loops_0_0_0_1_0_i" val="2"/>
<literal name="loops_0_0_0_0_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="0" op_0_bw="0">
<![CDATA[
branch37.i:1  br label %branch7188.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="564" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="1"/>
<literal name="loops_0_0_0_1_0_i" val="2"/>
<literal name="loops_0_0_0_0_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch36.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_1_36, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="565" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="1"/>
<literal name="loops_0_0_0_1_0_i" val="2"/>
<literal name="loops_0_0_0_0_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="0" op_0_bw="0">
<![CDATA[
branch36.i:1  br label %branch7188.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="566" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="1"/>
<literal name="loops_0_0_0_1_0_i" val="2"/>
<literal name="loops_0_0_0_0_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch35.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_1_35, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="567" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="1"/>
<literal name="loops_0_0_0_1_0_i" val="2"/>
<literal name="loops_0_0_0_0_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="0" op_0_bw="0">
<![CDATA[
branch35.i:1  br label %branch7188.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="568" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="1"/>
<literal name="loops_0_0_0_1_0_i" val="2"/>
<literal name="loops_0_0_0_0_0_i" val="!0"/>
<literal name="loops_0_0_0_0_0_i" val="!1"/>
<literal name="loops_0_0_0_0_0_i" val="!2"/>
<literal name="loops_0_0_0_0_0_i" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch39.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_1_39, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="569" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="1"/>
<literal name="loops_0_0_0_1_0_i" val="2"/>
<literal name="loops_0_0_0_0_0_i" val="!0"/>
<literal name="loops_0_0_0_0_0_i" val="!1"/>
<literal name="loops_0_0_0_0_0_i" val="!2"/>
<literal name="loops_0_0_0_0_0_i" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="0">
<![CDATA[
branch39.i:1  br label %branch7188.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="570" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="1"/>
<literal name="loops_0_0_0_1_0_i" val="1"/>
<literal name="loops_0_0_0_0_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch33.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_1_33, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="571" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="1"/>
<literal name="loops_0_0_0_1_0_i" val="1"/>
<literal name="loops_0_0_0_0_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="0">
<![CDATA[
branch33.i:1  br label %branch6180.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="572" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="1"/>
<literal name="loops_0_0_0_1_0_i" val="1"/>
<literal name="loops_0_0_0_0_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch32.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_1_32, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="573" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="1"/>
<literal name="loops_0_0_0_1_0_i" val="1"/>
<literal name="loops_0_0_0_0_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="0" op_0_bw="0">
<![CDATA[
branch32.i:1  br label %branch6180.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="574" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="1"/>
<literal name="loops_0_0_0_1_0_i" val="1"/>
<literal name="loops_0_0_0_0_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch31.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_1_31, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="575" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="1"/>
<literal name="loops_0_0_0_1_0_i" val="1"/>
<literal name="loops_0_0_0_0_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="0" op_0_bw="0">
<![CDATA[
branch31.i:1  br label %branch6180.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="576" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="1"/>
<literal name="loops_0_0_0_1_0_i" val="1"/>
<literal name="loops_0_0_0_0_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch30.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_1_30, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="577" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="1"/>
<literal name="loops_0_0_0_1_0_i" val="1"/>
<literal name="loops_0_0_0_0_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="0" op_0_bw="0">
<![CDATA[
branch30.i:1  br label %branch6180.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="578" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="1"/>
<literal name="loops_0_0_0_1_0_i" val="1"/>
<literal name="loops_0_0_0_0_0_i" val="!0"/>
<literal name="loops_0_0_0_0_0_i" val="!1"/>
<literal name="loops_0_0_0_0_0_i" val="!2"/>
<literal name="loops_0_0_0_0_0_i" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch34.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_1_34, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="579" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="1"/>
<literal name="loops_0_0_0_1_0_i" val="1"/>
<literal name="loops_0_0_0_0_0_i" val="!0"/>
<literal name="loops_0_0_0_0_0_i" val="!1"/>
<literal name="loops_0_0_0_0_0_i" val="!2"/>
<literal name="loops_0_0_0_0_0_i" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="0" op_0_bw="0">
<![CDATA[
branch34.i:1  br label %branch6180.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="580" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="1"/>
<literal name="loops_0_0_0_1_0_i" val="0"/>
<literal name="loops_0_0_0_0_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch28.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_1_28, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="581" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="1"/>
<literal name="loops_0_0_0_1_0_i" val="0"/>
<literal name="loops_0_0_0_0_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="0" op_0_bw="0">
<![CDATA[
branch28.i:1  br label %branch5172.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="582" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="1"/>
<literal name="loops_0_0_0_1_0_i" val="0"/>
<literal name="loops_0_0_0_0_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch27.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_1_27, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="583" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="1"/>
<literal name="loops_0_0_0_1_0_i" val="0"/>
<literal name="loops_0_0_0_0_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="0" op_0_bw="0">
<![CDATA[
branch27.i:1  br label %branch5172.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="584" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="1"/>
<literal name="loops_0_0_0_1_0_i" val="0"/>
<literal name="loops_0_0_0_0_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch26.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_1_26, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="585" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="1"/>
<literal name="loops_0_0_0_1_0_i" val="0"/>
<literal name="loops_0_0_0_0_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="0" op_0_bw="0">
<![CDATA[
branch26.i:1  br label %branch5172.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="586" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="1"/>
<literal name="loops_0_0_0_1_0_i" val="0"/>
<literal name="loops_0_0_0_0_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch25.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_1_25, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="587" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="1"/>
<literal name="loops_0_0_0_1_0_i" val="0"/>
<literal name="loops_0_0_0_0_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="0" op_0_bw="0">
<![CDATA[
branch25.i:1  br label %branch5172.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="588" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="1"/>
<literal name="loops_0_0_0_1_0_i" val="0"/>
<literal name="loops_0_0_0_0_0_i" val="!0"/>
<literal name="loops_0_0_0_0_0_i" val="!1"/>
<literal name="loops_0_0_0_0_0_i" val="!2"/>
<literal name="loops_0_0_0_0_0_i" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch29.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_1_29, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="589" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="1"/>
<literal name="loops_0_0_0_1_0_i" val="0"/>
<literal name="loops_0_0_0_0_0_i" val="!0"/>
<literal name="loops_0_0_0_0_0_i" val="!1"/>
<literal name="loops_0_0_0_0_0_i" val="!2"/>
<literal name="loops_0_0_0_0_0_i" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="0" op_0_bw="0">
<![CDATA[
branch29.i:1  br label %branch5172.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="590" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="1"/>
<literal name="loops_0_0_0_1_0_i" val="!0"/>
<literal name="loops_0_0_0_1_0_i" val="!1"/>
<literal name="loops_0_0_0_1_0_i" val="!2"/>
<literal name="loops_0_0_0_1_0_i" val="!3"/>
<literal name="loops_0_0_0_0_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch48.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_1_48, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="591" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="1"/>
<literal name="loops_0_0_0_1_0_i" val="!0"/>
<literal name="loops_0_0_0_1_0_i" val="!1"/>
<literal name="loops_0_0_0_1_0_i" val="!2"/>
<literal name="loops_0_0_0_1_0_i" val="!3"/>
<literal name="loops_0_0_0_0_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="0" op_0_bw="0">
<![CDATA[
branch48.i:1  br label %branch9204.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="592" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="1"/>
<literal name="loops_0_0_0_1_0_i" val="!0"/>
<literal name="loops_0_0_0_1_0_i" val="!1"/>
<literal name="loops_0_0_0_1_0_i" val="!2"/>
<literal name="loops_0_0_0_1_0_i" val="!3"/>
<literal name="loops_0_0_0_0_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch47.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_1_47, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="593" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="1"/>
<literal name="loops_0_0_0_1_0_i" val="!0"/>
<literal name="loops_0_0_0_1_0_i" val="!1"/>
<literal name="loops_0_0_0_1_0_i" val="!2"/>
<literal name="loops_0_0_0_1_0_i" val="!3"/>
<literal name="loops_0_0_0_0_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="0" op_0_bw="0">
<![CDATA[
branch47.i:1  br label %branch9204.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="594" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="1"/>
<literal name="loops_0_0_0_1_0_i" val="!0"/>
<literal name="loops_0_0_0_1_0_i" val="!1"/>
<literal name="loops_0_0_0_1_0_i" val="!2"/>
<literal name="loops_0_0_0_1_0_i" val="!3"/>
<literal name="loops_0_0_0_0_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch46.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_1_46, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="595" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="1"/>
<literal name="loops_0_0_0_1_0_i" val="!0"/>
<literal name="loops_0_0_0_1_0_i" val="!1"/>
<literal name="loops_0_0_0_1_0_i" val="!2"/>
<literal name="loops_0_0_0_1_0_i" val="!3"/>
<literal name="loops_0_0_0_0_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="0">
<![CDATA[
branch46.i:1  br label %branch9204.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="596" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="1"/>
<literal name="loops_0_0_0_1_0_i" val="!0"/>
<literal name="loops_0_0_0_1_0_i" val="!1"/>
<literal name="loops_0_0_0_1_0_i" val="!2"/>
<literal name="loops_0_0_0_1_0_i" val="!3"/>
<literal name="loops_0_0_0_0_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch45.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_1_45, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="597" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="1"/>
<literal name="loops_0_0_0_1_0_i" val="!0"/>
<literal name="loops_0_0_0_1_0_i" val="!1"/>
<literal name="loops_0_0_0_1_0_i" val="!2"/>
<literal name="loops_0_0_0_1_0_i" val="!3"/>
<literal name="loops_0_0_0_0_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="0" op_0_bw="0">
<![CDATA[
branch45.i:1  br label %branch9204.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="598" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="1"/>
<literal name="loops_0_0_0_1_0_i" val="!0"/>
<literal name="loops_0_0_0_1_0_i" val="!1"/>
<literal name="loops_0_0_0_1_0_i" val="!2"/>
<literal name="loops_0_0_0_1_0_i" val="!3"/>
<literal name="loops_0_0_0_0_0_i" val="!0"/>
<literal name="loops_0_0_0_0_0_i" val="!1"/>
<literal name="loops_0_0_0_0_0_i" val="!2"/>
<literal name="loops_0_0_0_0_0_i" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch49.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_1_49, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="599" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="1"/>
<literal name="loops_0_0_0_1_0_i" val="!0"/>
<literal name="loops_0_0_0_1_0_i" val="!1"/>
<literal name="loops_0_0_0_1_0_i" val="!2"/>
<literal name="loops_0_0_0_1_0_i" val="!3"/>
<literal name="loops_0_0_0_0_0_i" val="!0"/>
<literal name="loops_0_0_0_0_0_i" val="!1"/>
<literal name="loops_0_0_0_0_0_i" val="!2"/>
<literal name="loops_0_0_0_0_0_i" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="0" op_0_bw="0">
<![CDATA[
branch49.i:1  br label %branch9204.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="600" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
<literal name="loops_0_0_0_1_0_i" val="3"/>
<literal name="loops_0_0_0_0_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch18153.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_0_43, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="601" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
<literal name="loops_0_0_0_1_0_i" val="3"/>
<literal name="loops_0_0_0_0_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="0" op_0_bw="0">
<![CDATA[
branch18153.i:1  br label %branch328149.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="602" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
<literal name="loops_0_0_0_1_0_i" val="3"/>
<literal name="loops_0_0_0_0_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch17152.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_0_42, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="603" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
<literal name="loops_0_0_0_1_0_i" val="3"/>
<literal name="loops_0_0_0_0_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="0" op_0_bw="0">
<![CDATA[
branch17152.i:1  br label %branch328149.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="604" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
<literal name="loops_0_0_0_1_0_i" val="3"/>
<literal name="loops_0_0_0_0_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch16151.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_0_41, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="605" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
<literal name="loops_0_0_0_1_0_i" val="3"/>
<literal name="loops_0_0_0_0_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="0" op_0_bw="0">
<![CDATA[
branch16151.i:1  br label %branch328149.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="606" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
<literal name="loops_0_0_0_1_0_i" val="3"/>
<literal name="loops_0_0_0_0_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch15150.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_0_40, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="607" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
<literal name="loops_0_0_0_1_0_i" val="3"/>
<literal name="loops_0_0_0_0_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="0">
<![CDATA[
branch15150.i:1  br label %branch328149.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="608" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
<literal name="loops_0_0_0_1_0_i" val="3"/>
<literal name="loops_0_0_0_0_0_i" val="!0"/>
<literal name="loops_0_0_0_0_0_i" val="!1"/>
<literal name="loops_0_0_0_0_0_i" val="!2"/>
<literal name="loops_0_0_0_0_0_i" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch19154.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_0_44, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="609" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
<literal name="loops_0_0_0_1_0_i" val="3"/>
<literal name="loops_0_0_0_0_0_i" val="!0"/>
<literal name="loops_0_0_0_0_0_i" val="!1"/>
<literal name="loops_0_0_0_0_0_i" val="!2"/>
<literal name="loops_0_0_0_0_0_i" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="0" op_0_bw="0">
<![CDATA[
branch19154.i:1  br label %branch328149.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="610" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
<literal name="loops_0_0_0_1_0_i" val="2"/>
<literal name="loops_0_0_0_0_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch13138.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_0_38, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="611" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
<literal name="loops_0_0_0_1_0_i" val="2"/>
<literal name="loops_0_0_0_0_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="0" op_0_bw="0">
<![CDATA[
branch13138.i:1  br label %branch227134.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="612" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
<literal name="loops_0_0_0_1_0_i" val="2"/>
<literal name="loops_0_0_0_0_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch12137.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_0_37, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="613" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
<literal name="loops_0_0_0_1_0_i" val="2"/>
<literal name="loops_0_0_0_0_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="0" op_0_bw="0">
<![CDATA[
branch12137.i:1  br label %branch227134.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="614" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
<literal name="loops_0_0_0_1_0_i" val="2"/>
<literal name="loops_0_0_0_0_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch11136.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_0_36, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="615" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
<literal name="loops_0_0_0_1_0_i" val="2"/>
<literal name="loops_0_0_0_0_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="0" op_0_bw="0">
<![CDATA[
branch11136.i:1  br label %branch227134.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="616" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
<literal name="loops_0_0_0_1_0_i" val="2"/>
<literal name="loops_0_0_0_0_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch10135.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_0_35, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="617" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
<literal name="loops_0_0_0_1_0_i" val="2"/>
<literal name="loops_0_0_0_0_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="0" op_0_bw="0">
<![CDATA[
branch10135.i:1  br label %branch227134.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="618" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
<literal name="loops_0_0_0_1_0_i" val="2"/>
<literal name="loops_0_0_0_0_0_i" val="!0"/>
<literal name="loops_0_0_0_0_0_i" val="!1"/>
<literal name="loops_0_0_0_0_0_i" val="!2"/>
<literal name="loops_0_0_0_0_0_i" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch14139.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_0_39, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="619" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
<literal name="loops_0_0_0_1_0_i" val="2"/>
<literal name="loops_0_0_0_0_0_i" val="!0"/>
<literal name="loops_0_0_0_0_0_i" val="!1"/>
<literal name="loops_0_0_0_0_0_i" val="!2"/>
<literal name="loops_0_0_0_0_0_i" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="0" op_0_bw="0">
<![CDATA[
branch14139.i:1  br label %branch227134.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="620" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
<literal name="loops_0_0_0_1_0_i" val="1"/>
<literal name="loops_0_0_0_0_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch8123.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_0_33, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="621" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
<literal name="loops_0_0_0_1_0_i" val="1"/>
<literal name="loops_0_0_0_0_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="0" op_0_bw="0">
<![CDATA[
branch8123.i:1  br label %branch126119.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="622" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
<literal name="loops_0_0_0_1_0_i" val="1"/>
<literal name="loops_0_0_0_0_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch7122.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_0_32, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="623" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
<literal name="loops_0_0_0_1_0_i" val="1"/>
<literal name="loops_0_0_0_0_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="0" op_0_bw="0">
<![CDATA[
branch7122.i:1  br label %branch126119.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="624" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
<literal name="loops_0_0_0_1_0_i" val="1"/>
<literal name="loops_0_0_0_0_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch6121.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_0_31, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="625" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
<literal name="loops_0_0_0_1_0_i" val="1"/>
<literal name="loops_0_0_0_0_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="0" op_0_bw="0">
<![CDATA[
branch6121.i:1  br label %branch126119.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="626" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
<literal name="loops_0_0_0_1_0_i" val="1"/>
<literal name="loops_0_0_0_0_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch5120.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_0_30, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="627" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
<literal name="loops_0_0_0_1_0_i" val="1"/>
<literal name="loops_0_0_0_0_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="0" op_0_bw="0">
<![CDATA[
branch5120.i:1  br label %branch126119.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="628" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
<literal name="loops_0_0_0_1_0_i" val="1"/>
<literal name="loops_0_0_0_0_0_i" val="!0"/>
<literal name="loops_0_0_0_0_0_i" val="!1"/>
<literal name="loops_0_0_0_0_0_i" val="!2"/>
<literal name="loops_0_0_0_0_0_i" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch9124.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_0_34, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="629" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
<literal name="loops_0_0_0_1_0_i" val="1"/>
<literal name="loops_0_0_0_0_0_i" val="!0"/>
<literal name="loops_0_0_0_0_0_i" val="!1"/>
<literal name="loops_0_0_0_0_0_i" val="!2"/>
<literal name="loops_0_0_0_0_0_i" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="0" op_0_bw="0">
<![CDATA[
branch9124.i:1  br label %branch126119.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="630" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
<literal name="loops_0_0_0_1_0_i" val="0"/>
<literal name="loops_0_0_0_0_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch3109.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_0_28, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="631" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
<literal name="loops_0_0_0_1_0_i" val="0"/>
<literal name="loops_0_0_0_0_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="0" op_0_bw="0">
<![CDATA[
branch3109.i:1  br label %branch025105.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="632" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
<literal name="loops_0_0_0_1_0_i" val="0"/>
<literal name="loops_0_0_0_0_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch2108.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_0_27, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="633" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
<literal name="loops_0_0_0_1_0_i" val="0"/>
<literal name="loops_0_0_0_0_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="0" op_0_bw="0">
<![CDATA[
branch2108.i:1  br label %branch025105.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="634" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
<literal name="loops_0_0_0_1_0_i" val="0"/>
<literal name="loops_0_0_0_0_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch1107.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_0_26, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="635" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
<literal name="loops_0_0_0_1_0_i" val="0"/>
<literal name="loops_0_0_0_0_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="0" op_0_bw="0">
<![CDATA[
branch1107.i:1  br label %branch025105.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="636" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
<literal name="loops_0_0_0_1_0_i" val="0"/>
<literal name="loops_0_0_0_0_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch0106.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_0_25, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="637" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
<literal name="loops_0_0_0_1_0_i" val="0"/>
<literal name="loops_0_0_0_0_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="0" op_0_bw="0">
<![CDATA[
branch0106.i:1  br label %branch025105.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="638" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
<literal name="loops_0_0_0_1_0_i" val="0"/>
<literal name="loops_0_0_0_0_0_i" val="!0"/>
<literal name="loops_0_0_0_0_0_i" val="!1"/>
<literal name="loops_0_0_0_0_0_i" val="!2"/>
<literal name="loops_0_0_0_0_0_i" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch4110.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_0_29, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="639" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
<literal name="loops_0_0_0_1_0_i" val="0"/>
<literal name="loops_0_0_0_0_0_i" val="!0"/>
<literal name="loops_0_0_0_0_0_i" val="!1"/>
<literal name="loops_0_0_0_0_0_i" val="!2"/>
<literal name="loops_0_0_0_0_0_i" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="0" op_0_bw="0">
<![CDATA[
branch4110.i:1  br label %branch025105.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="640" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
<literal name="loops_0_0_0_1_0_i" val="!0"/>
<literal name="loops_0_0_0_1_0_i" val="!1"/>
<literal name="loops_0_0_0_1_0_i" val="!2"/>
<literal name="loops_0_0_0_1_0_i" val="!3"/>
<literal name="loops_0_0_0_0_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch23.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_0_48, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="641" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
<literal name="loops_0_0_0_1_0_i" val="!0"/>
<literal name="loops_0_0_0_1_0_i" val="!1"/>
<literal name="loops_0_0_0_1_0_i" val="!2"/>
<literal name="loops_0_0_0_1_0_i" val="!3"/>
<literal name="loops_0_0_0_0_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="0" op_0_bw="0">
<![CDATA[
branch23.i:1  br label %branch4164.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="642" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
<literal name="loops_0_0_0_1_0_i" val="!0"/>
<literal name="loops_0_0_0_1_0_i" val="!1"/>
<literal name="loops_0_0_0_1_0_i" val="!2"/>
<literal name="loops_0_0_0_1_0_i" val="!3"/>
<literal name="loops_0_0_0_0_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch22.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_0_47, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="643" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
<literal name="loops_0_0_0_1_0_i" val="!0"/>
<literal name="loops_0_0_0_1_0_i" val="!1"/>
<literal name="loops_0_0_0_1_0_i" val="!2"/>
<literal name="loops_0_0_0_1_0_i" val="!3"/>
<literal name="loops_0_0_0_0_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="0" op_0_bw="0">
<![CDATA[
branch22.i:1  br label %branch4164.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="644" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
<literal name="loops_0_0_0_1_0_i" val="!0"/>
<literal name="loops_0_0_0_1_0_i" val="!1"/>
<literal name="loops_0_0_0_1_0_i" val="!2"/>
<literal name="loops_0_0_0_1_0_i" val="!3"/>
<literal name="loops_0_0_0_0_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch21.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_0_46, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="645" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
<literal name="loops_0_0_0_1_0_i" val="!0"/>
<literal name="loops_0_0_0_1_0_i" val="!1"/>
<literal name="loops_0_0_0_1_0_i" val="!2"/>
<literal name="loops_0_0_0_1_0_i" val="!3"/>
<literal name="loops_0_0_0_0_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="0" op_0_bw="0">
<![CDATA[
branch21.i:1  br label %branch4164.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="646" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
<literal name="loops_0_0_0_1_0_i" val="!0"/>
<literal name="loops_0_0_0_1_0_i" val="!1"/>
<literal name="loops_0_0_0_1_0_i" val="!2"/>
<literal name="loops_0_0_0_1_0_i" val="!3"/>
<literal name="loops_0_0_0_0_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch20.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_0_45, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="647" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
<literal name="loops_0_0_0_1_0_i" val="!0"/>
<literal name="loops_0_0_0_1_0_i" val="!1"/>
<literal name="loops_0_0_0_1_0_i" val="!2"/>
<literal name="loops_0_0_0_1_0_i" val="!3"/>
<literal name="loops_0_0_0_0_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="0" op_0_bw="0">
<![CDATA[
branch20.i:1  br label %branch4164.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="648" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
<literal name="loops_0_0_0_1_0_i" val="!0"/>
<literal name="loops_0_0_0_1_0_i" val="!1"/>
<literal name="loops_0_0_0_1_0_i" val="!2"/>
<literal name="loops_0_0_0_1_0_i" val="!3"/>
<literal name="loops_0_0_0_0_0_i" val="!0"/>
<literal name="loops_0_0_0_0_0_i" val="!1"/>
<literal name="loops_0_0_0_0_0_i" val="!2"/>
<literal name="loops_0_0_0_0_0_i" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch24.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_0_49, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="649" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="0"/>
<literal name="loops_0_0_0_1_0_i" val="!0"/>
<literal name="loops_0_0_0_1_0_i" val="!1"/>
<literal name="loops_0_0_0_1_0_i" val="!2"/>
<literal name="loops_0_0_0_1_0_i" val="!3"/>
<literal name="loops_0_0_0_0_0_i" val="!0"/>
<literal name="loops_0_0_0_0_0_i" val="!1"/>
<literal name="loops_0_0_0_0_0_i" val="!2"/>
<literal name="loops_0_0_0_0_0_i" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="0" op_0_bw="0">
<![CDATA[
branch24.i:1  br label %branch4164.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="650" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-1"/>
<literal name="loops_0_0_0_1_0_i" val="3"/>
<literal name="loops_0_0_0_0_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch93.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_3_43, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="651" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-1"/>
<literal name="loops_0_0_0_1_0_i" val="3"/>
<literal name="loops_0_0_0_0_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="0" op_0_bw="0">
<![CDATA[
branch93.i:1  br label %branch18276.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="652" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-1"/>
<literal name="loops_0_0_0_1_0_i" val="3"/>
<literal name="loops_0_0_0_0_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch92.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_3_42, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="653" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-1"/>
<literal name="loops_0_0_0_1_0_i" val="3"/>
<literal name="loops_0_0_0_0_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="0" op_0_bw="0">
<![CDATA[
branch92.i:1  br label %branch18276.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="654" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-1"/>
<literal name="loops_0_0_0_1_0_i" val="3"/>
<literal name="loops_0_0_0_0_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch91.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_3_41, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="655" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-1"/>
<literal name="loops_0_0_0_1_0_i" val="3"/>
<literal name="loops_0_0_0_0_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="0" op_0_bw="0">
<![CDATA[
branch91.i:1  br label %branch18276.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="656" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-1"/>
<literal name="loops_0_0_0_1_0_i" val="3"/>
<literal name="loops_0_0_0_0_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch90.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_3_40, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="657" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-1"/>
<literal name="loops_0_0_0_1_0_i" val="3"/>
<literal name="loops_0_0_0_0_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="0" op_0_bw="0">
<![CDATA[
branch90.i:1  br label %branch18276.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="658" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-1"/>
<literal name="loops_0_0_0_1_0_i" val="3"/>
<literal name="loops_0_0_0_0_0_i" val="!0"/>
<literal name="loops_0_0_0_0_0_i" val="!1"/>
<literal name="loops_0_0_0_0_0_i" val="!2"/>
<literal name="loops_0_0_0_0_0_i" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch94.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_3_44, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="659" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-1"/>
<literal name="loops_0_0_0_1_0_i" val="3"/>
<literal name="loops_0_0_0_0_0_i" val="!0"/>
<literal name="loops_0_0_0_0_0_i" val="!1"/>
<literal name="loops_0_0_0_0_0_i" val="!2"/>
<literal name="loops_0_0_0_0_0_i" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="0" op_0_bw="0">
<![CDATA[
branch94.i:1  br label %branch18276.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="660" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-1"/>
<literal name="loops_0_0_0_1_0_i" val="2"/>
<literal name="loops_0_0_0_0_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch88.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_3_38, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="661" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-1"/>
<literal name="loops_0_0_0_1_0_i" val="2"/>
<literal name="loops_0_0_0_0_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="0" op_0_bw="0">
<![CDATA[
branch88.i:1  br label %branch17268.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="662" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-1"/>
<literal name="loops_0_0_0_1_0_i" val="2"/>
<literal name="loops_0_0_0_0_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch87.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_3_37, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="663" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-1"/>
<literal name="loops_0_0_0_1_0_i" val="2"/>
<literal name="loops_0_0_0_0_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="0" op_0_bw="0">
<![CDATA[
branch87.i:1  br label %branch17268.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="664" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-1"/>
<literal name="loops_0_0_0_1_0_i" val="2"/>
<literal name="loops_0_0_0_0_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch86.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_3_36, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="665" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-1"/>
<literal name="loops_0_0_0_1_0_i" val="2"/>
<literal name="loops_0_0_0_0_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="0" op_0_bw="0">
<![CDATA[
branch86.i:1  br label %branch17268.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="666" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-1"/>
<literal name="loops_0_0_0_1_0_i" val="2"/>
<literal name="loops_0_0_0_0_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch85.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_3_35, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="667" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-1"/>
<literal name="loops_0_0_0_1_0_i" val="2"/>
<literal name="loops_0_0_0_0_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="0" op_0_bw="0">
<![CDATA[
branch85.i:1  br label %branch17268.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="668" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-1"/>
<literal name="loops_0_0_0_1_0_i" val="2"/>
<literal name="loops_0_0_0_0_0_i" val="!0"/>
<literal name="loops_0_0_0_0_0_i" val="!1"/>
<literal name="loops_0_0_0_0_0_i" val="!2"/>
<literal name="loops_0_0_0_0_0_i" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch89.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_3_39, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="669" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-1"/>
<literal name="loops_0_0_0_1_0_i" val="2"/>
<literal name="loops_0_0_0_0_0_i" val="!0"/>
<literal name="loops_0_0_0_0_0_i" val="!1"/>
<literal name="loops_0_0_0_0_0_i" val="!2"/>
<literal name="loops_0_0_0_0_0_i" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="0" op_0_bw="0">
<![CDATA[
branch89.i:1  br label %branch17268.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="670" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-1"/>
<literal name="loops_0_0_0_1_0_i" val="1"/>
<literal name="loops_0_0_0_0_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch83.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_3_33, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="671" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-1"/>
<literal name="loops_0_0_0_1_0_i" val="1"/>
<literal name="loops_0_0_0_0_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="0" op_0_bw="0">
<![CDATA[
branch83.i:1  br label %branch16260.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="672" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-1"/>
<literal name="loops_0_0_0_1_0_i" val="1"/>
<literal name="loops_0_0_0_0_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch82.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_3_32, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="673" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-1"/>
<literal name="loops_0_0_0_1_0_i" val="1"/>
<literal name="loops_0_0_0_0_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="0" op_0_bw="0">
<![CDATA[
branch82.i:1  br label %branch16260.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="674" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-1"/>
<literal name="loops_0_0_0_1_0_i" val="1"/>
<literal name="loops_0_0_0_0_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch81.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_3_31, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="675" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-1"/>
<literal name="loops_0_0_0_1_0_i" val="1"/>
<literal name="loops_0_0_0_0_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="0" op_0_bw="0">
<![CDATA[
branch81.i:1  br label %branch16260.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="676" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-1"/>
<literal name="loops_0_0_0_1_0_i" val="1"/>
<literal name="loops_0_0_0_0_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch80.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_3_30, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="677" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-1"/>
<literal name="loops_0_0_0_1_0_i" val="1"/>
<literal name="loops_0_0_0_0_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="0" op_0_bw="0">
<![CDATA[
branch80.i:1  br label %branch16260.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="678" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-1"/>
<literal name="loops_0_0_0_1_0_i" val="1"/>
<literal name="loops_0_0_0_0_0_i" val="!0"/>
<literal name="loops_0_0_0_0_0_i" val="!1"/>
<literal name="loops_0_0_0_0_0_i" val="!2"/>
<literal name="loops_0_0_0_0_0_i" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch84.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_3_34, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="679" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-1"/>
<literal name="loops_0_0_0_1_0_i" val="1"/>
<literal name="loops_0_0_0_0_0_i" val="!0"/>
<literal name="loops_0_0_0_0_0_i" val="!1"/>
<literal name="loops_0_0_0_0_0_i" val="!2"/>
<literal name="loops_0_0_0_0_0_i" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="0" op_0_bw="0">
<![CDATA[
branch84.i:1  br label %branch16260.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="680" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-1"/>
<literal name="loops_0_0_0_1_0_i" val="0"/>
<literal name="loops_0_0_0_0_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch78.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_3_28, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="681" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-1"/>
<literal name="loops_0_0_0_1_0_i" val="0"/>
<literal name="loops_0_0_0_0_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="0" op_0_bw="0">
<![CDATA[
branch78.i:1  br label %branch15252.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="682" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-1"/>
<literal name="loops_0_0_0_1_0_i" val="0"/>
<literal name="loops_0_0_0_0_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch77.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_3_27, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="683" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-1"/>
<literal name="loops_0_0_0_1_0_i" val="0"/>
<literal name="loops_0_0_0_0_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="0" op_0_bw="0">
<![CDATA[
branch77.i:1  br label %branch15252.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="684" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-1"/>
<literal name="loops_0_0_0_1_0_i" val="0"/>
<literal name="loops_0_0_0_0_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch76.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_3_26, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="685" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-1"/>
<literal name="loops_0_0_0_1_0_i" val="0"/>
<literal name="loops_0_0_0_0_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="0" op_0_bw="0">
<![CDATA[
branch76.i:1  br label %branch15252.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="686" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-1"/>
<literal name="loops_0_0_0_1_0_i" val="0"/>
<literal name="loops_0_0_0_0_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch75.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_3_25, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="687" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-1"/>
<literal name="loops_0_0_0_1_0_i" val="0"/>
<literal name="loops_0_0_0_0_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="0" op_0_bw="0">
<![CDATA[
branch75.i:1  br label %branch15252.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="688" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-1"/>
<literal name="loops_0_0_0_1_0_i" val="0"/>
<literal name="loops_0_0_0_0_0_i" val="!0"/>
<literal name="loops_0_0_0_0_0_i" val="!1"/>
<literal name="loops_0_0_0_0_0_i" val="!2"/>
<literal name="loops_0_0_0_0_0_i" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch79.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_3_29, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="689" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-1"/>
<literal name="loops_0_0_0_1_0_i" val="0"/>
<literal name="loops_0_0_0_0_0_i" val="!0"/>
<literal name="loops_0_0_0_0_0_i" val="!1"/>
<literal name="loops_0_0_0_0_0_i" val="!2"/>
<literal name="loops_0_0_0_0_0_i" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="0" op_0_bw="0">
<![CDATA[
branch79.i:1  br label %branch15252.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="690" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-1"/>
<literal name="loops_0_0_0_1_0_i" val="!0"/>
<literal name="loops_0_0_0_1_0_i" val="!1"/>
<literal name="loops_0_0_0_1_0_i" val="!2"/>
<literal name="loops_0_0_0_1_0_i" val="!3"/>
<literal name="loops_0_0_0_0_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch98.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_3_48, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="691" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-1"/>
<literal name="loops_0_0_0_1_0_i" val="!0"/>
<literal name="loops_0_0_0_1_0_i" val="!1"/>
<literal name="loops_0_0_0_1_0_i" val="!2"/>
<literal name="loops_0_0_0_1_0_i" val="!3"/>
<literal name="loops_0_0_0_0_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="0" op_0_bw="0">
<![CDATA[
branch98.i:1  br label %branch19284.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="692" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-1"/>
<literal name="loops_0_0_0_1_0_i" val="!0"/>
<literal name="loops_0_0_0_1_0_i" val="!1"/>
<literal name="loops_0_0_0_1_0_i" val="!2"/>
<literal name="loops_0_0_0_1_0_i" val="!3"/>
<literal name="loops_0_0_0_0_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch97.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_3_47, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="693" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-1"/>
<literal name="loops_0_0_0_1_0_i" val="!0"/>
<literal name="loops_0_0_0_1_0_i" val="!1"/>
<literal name="loops_0_0_0_1_0_i" val="!2"/>
<literal name="loops_0_0_0_1_0_i" val="!3"/>
<literal name="loops_0_0_0_0_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="0" op_0_bw="0">
<![CDATA[
branch97.i:1  br label %branch19284.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="694" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-1"/>
<literal name="loops_0_0_0_1_0_i" val="!0"/>
<literal name="loops_0_0_0_1_0_i" val="!1"/>
<literal name="loops_0_0_0_1_0_i" val="!2"/>
<literal name="loops_0_0_0_1_0_i" val="!3"/>
<literal name="loops_0_0_0_0_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch96.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_3_46, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="695" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-1"/>
<literal name="loops_0_0_0_1_0_i" val="!0"/>
<literal name="loops_0_0_0_1_0_i" val="!1"/>
<literal name="loops_0_0_0_1_0_i" val="!2"/>
<literal name="loops_0_0_0_1_0_i" val="!3"/>
<literal name="loops_0_0_0_0_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="0" op_0_bw="0">
<![CDATA[
branch96.i:1  br label %branch19284.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="696" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-1"/>
<literal name="loops_0_0_0_1_0_i" val="!0"/>
<literal name="loops_0_0_0_1_0_i" val="!1"/>
<literal name="loops_0_0_0_1_0_i" val="!2"/>
<literal name="loops_0_0_0_1_0_i" val="!3"/>
<literal name="loops_0_0_0_0_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch95.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_3_45, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="697" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-1"/>
<literal name="loops_0_0_0_1_0_i" val="!0"/>
<literal name="loops_0_0_0_1_0_i" val="!1"/>
<literal name="loops_0_0_0_1_0_i" val="!2"/>
<literal name="loops_0_0_0_1_0_i" val="!3"/>
<literal name="loops_0_0_0_0_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="0" op_0_bw="0">
<![CDATA[
branch95.i:1  br label %branch19284.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="698" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-1"/>
<literal name="loops_0_0_0_1_0_i" val="!0"/>
<literal name="loops_0_0_0_1_0_i" val="!1"/>
<literal name="loops_0_0_0_1_0_i" val="!2"/>
<literal name="loops_0_0_0_1_0_i" val="!3"/>
<literal name="loops_0_0_0_0_0_i" val="!0"/>
<literal name="loops_0_0_0_0_0_i" val="!1"/>
<literal name="loops_0_0_0_0_0_i" val="!2"/>
<literal name="loops_0_0_0_0_0_i" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="0" op_0_bw="16" op_1_bw="2">
<![CDATA[
branch99.i:0  store i16 %tmp_V, i16* %Conv_0_weights_V_0_3_49, align 2

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="699" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln203" val="-1"/>
<literal name="loops_0_0_0_1_0_i" val="!0"/>
<literal name="loops_0_0_0_1_0_i" val="!1"/>
<literal name="loops_0_0_0_1_0_i" val="!2"/>
<literal name="loops_0_0_0_1_0_i" val="!3"/>
<literal name="loops_0_0_0_0_0_i" val="!0"/>
<literal name="loops_0_0_0_0_0_i" val="!1"/>
<literal name="loops_0_0_0_0_0_i" val="!2"/>
<literal name="loops_0_0_0_0_0_i" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="0" op_0_bw="0">
<![CDATA[
branch99.i:1  br label %branch19284.i

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="700" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="0">
<![CDATA[
weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, 0, 3, 0> >.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
