#! c:/iverilog-x86/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_01274f88 .scope module, "clk_div_test" "clk_div_test" 2 2;
 .timescale -9 -12;
v0127b6f8_0 .var "m_clk", 0 0;
v0127b750_0 .var "nrst", 0 0;
v0127b7a8_0 .net "spi_clk", 0 0, v012732c8_0;  1 drivers
v0127b800_0 .var "spi_cs", 0 0;
E_0127bad8 .event "end_first_pass";
S_01275058 .scope module, "c0" "clk_div" 2 6, 3 2 0, S_01274f88;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "spi_clk"
    .port_info 1 /INPUT 1 "m_clk"
    .port_info 2 /INPUT 1 "spi_cs"
    .port_info 3 /INPUT 1 "nrst"
v012731c0_0 .var "counter", 0 3;
v01273218_0 .net "m_clk", 0 0, v0127b6f8_0;  1 drivers
v01273270_0 .net "nrst", 0 0, v0127b750_0;  1 drivers
v012732c8_0 .var "spi_clk", 0 0;
v01273320_0 .net "spi_cs", 0 0, v0127b800_0;  1 drivers
E_0127bb28 .event posedge, v01273218_0;
    .scope S_01275058;
T_0 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v012731c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v012732c8_0, 0;
    %end;
    .thread T_0;
    .scope S_01275058;
T_1 ;
    %wait E_0127bb28;
    %load/vec4 v01273270_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v012732c8_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v012731c0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v01273320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v012731c0_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v012732c8_0;
    %nor/r;
    %assign/vec4 v012732c8_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v012731c0_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v012731c0_0;
    %addi 1, 0, 4;
    %assign/vec4 v012731c0_0, 0;
T_1.5 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_01274f88;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0127b750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0127b6f8_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0127b800_0, 0;
    %end;
    .thread T_2;
    .scope S_01274f88;
T_3 ;
    %delay 50000, 0;
    %load/vec4 v0127b6f8_0;
    %inv;
    %store/vec4 v0127b6f8_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_01274f88;
T_4 ;
    %vpi_call 2 26 "$dumpfile", "clk_div_waveform_result.vcd" {0 0 0};
    %vpi_call 2 27 "$dumpvars", 32'sb00000000000000000000000000000000, S_01274f88 {0 0 0};
    %end;
    .thread T_4;
    .scope S_01274f88;
T_5 ;
    %vpi_call 2 31 "$display", "time m_clk, spi_cs, nrst, spi_clk" {0 0 0};
    %vpi_call 2 32 "$monitor", "at time %0d nrst = %b spi_cs = %b m_clk = %b spi_clk=%d", $time, v0127b750_0, v0127b800_0, v0127b6f8_0, v0127b7a8_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_01274f88;
T_6 ;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0127b800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0127b750_0, 0;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0127b750_0, 0;
    %delay 5000000, 0;
    %event E_0127bad8;
    %vpi_call 2 46 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "clk_div_test.v";
    "clk_div.v";
