#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sun Nov 17 22:54:30 2024
# Process ID: 64266
# Current directory: /home/fpga/worker_place/temp/b1445181c5ca40f4a74b694cf5291b34
# Command line: vivado -mode batch -source build.tcl
# Log file: /home/fpga/worker_place/temp/b1445181c5ca40f4a74b694cf5291b34/vivado.log
# Journal file: /home/fpga/worker_place/temp/b1445181c5ca40f4a74b694cf5291b34/vivado.jou
# Running On        :eecs-digital-07
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04.1 LTS
# Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700
# CPU Frequency     :3422.000 MHz
# CPU Physical cores:16
# CPU Logical cores :24
# Host memory       :33324 MB
# Swap memory       :8589 MB
# Total Virtual     :41914 MB
# Available Virtual :40799 MB
#-----------------------------------------------------------
source build.tcl
# set_param general.maxThreads 4
# set partNum xc7s50csga324-1
# set outputDir obj
# file mkdir $outputDir
# set files [glob -nocomplain "$outputDir/*"]
# if {[llength $files] != 0} {
#     # clear folder contents
#     puts "deleting contents of $outputDir"
#     file delete -force {*}[glob -directory $outputDir *];
# } else {
#     puts "$outputDir is empty"
# }
obj is empty
# set sources_sv [ glob ./hdl/*.sv ]
# read_verilog -sv $sources_sv
# set sources_v [ glob -nocomplain ./hdl/*.v ]
# if {[llength $sources_v] > 0 } {
#     read_verilog $sources_v
# }
# read_xdc [ glob ./xdc/*.xdc ]
# set sources_mem [ glob -nocomplain ./data/*.mem ]
# if {[llength $sources_mem] > 0} {
#     read_mem $sources_mem
# }
# set_part $partNum
INFO: [Coretcl 2-1500] The part has been set to 'xc7s50csga324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# set sources_ip [ glob -nocomplain -directory ./ip -tails * ]
# puts $sources_ip

# foreach ip_source $sources_ip {
#     if {[file isdirectory ./ip/$ip_source]} {
# 	read_ip ./ip/$ip_source/$ip_source.xci
#     }
# }
WARNING: [Coretcl 2-176] No IPs found
# generate_target all [get_ips]
WARNING: [Coretcl 2-176] No IPs found
# synth_ip [get_ips]
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
# synth_design -top top_level -part $partNum -verbose
Command: synth_design -top top_level -part xc7s50csga324-1 -verbose
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Device 21-9227] Part: xc7s50csga324-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 64290
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2150.551 ; gain = 405.711 ; free physical = 27348 ; free virtual = 37494
---------------------------------------------------------------------------------
WARNING: [Synth 8-6901] identifier 'TOTAL_PIXELS' is used before its declaration [/home/fpga/worker_place/temp/b1445181c5ca40f4a74b694cf5291b34/hdl/video_sig_gen.sv:15]
WARNING: [Synth 8-6901] identifier 'TOTAL_LINES' is used before its declaration [/home/fpga/worker_place/temp/b1445181c5ca40f4a74b694cf5291b34/hdl/video_sig_gen.sv:16]
INFO: [Synth 8-6157] synthesizing module 'top_level' [/home/fpga/worker_place/temp/b1445181c5ca40f4a74b694cf5291b34/hdl/top_level.sv:4]
INFO: [Synth 8-6157] synthesizing module 'hdmi_clk_wiz_720p' [/home/fpga/worker_place/temp/b1445181c5ca40f4a74b694cf5291b34/hdl/hdmi_clk_wiz_720p.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:73643]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:73643]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:82388]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 37.125000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:82388]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_clk_wiz_720p' (0#1) [/home/fpga/worker_place/temp/b1445181c5ca40f4a74b694cf5291b34/hdl/hdmi_clk_wiz_720p.v:69]
INFO: [Synth 8-6157] synthesizing module 'video_sig_gen' [/home/fpga/worker_place/temp/b1445181c5ca40f4a74b694cf5291b34/hdl/video_sig_gen.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'video_sig_gen' (0#1) [/home/fpga/worker_place/temp/b1445181c5ca40f4a74b694cf5291b34/hdl/video_sig_gen.sv:1]
WARNING: [Synth 8-689] width (11) of port connection 'hcount_out' does not match port width (21) of module 'video_sig_gen' [/home/fpga/worker_place/temp/b1445181c5ca40f4a74b694cf5291b34/hdl/top_level.sv:50]
INFO: [Synth 8-6157] synthesizing module 'alphabet_sprite' [/home/fpga/worker_place/temp/b1445181c5ca40f4a74b694cf5291b34/hdl/image_sprite.sv:72]
	Parameter WIDTH bound to: 20 - type: integer 
	Parameter HEIGHT bound to: 471 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first' [/home/fpga/worker_place/temp/b1445181c5ca40f4a74b694cf5291b34/hdl/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 8 - type: integer 
	Parameter RAM_DEPTH bound to: 65536 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: image.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'image.mem' is read successfully [/home/fpga/worker_place/temp/b1445181c5ca40f4a74b694cf5291b34/hdl/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first' (0#1) [/home/fpga/worker_place/temp/b1445181c5ca40f4a74b694cf5291b34/hdl/xilinx_single_port_ram_read_first.v:10]
WARNING: [Synth 8-689] width (14) of port connection 'addra' does not match port width (16) of module 'xilinx_single_port_ram_read_first' [/home/fpga/worker_place/temp/b1445181c5ca40f4a74b694cf5291b34/hdl/image_sprite.sv:107]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized0' [/home/fpga/worker_place/temp/b1445181c5ca40f4a74b694cf5291b34/hdl/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 24 - type: integer 
	Parameter RAM_DEPTH bound to: 256 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: palette.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'palette.mem' is read successfully [/home/fpga/worker_place/temp/b1445181c5ca40f4a74b694cf5291b34/hdl/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized0' (0#1) [/home/fpga/worker_place/temp/b1445181c5ca40f4a74b694cf5291b34/hdl/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6155] done synthesizing module 'alphabet_sprite' (0#1) [/home/fpga/worker_place/temp/b1445181c5ca40f4a74b694cf5291b34/hdl/image_sprite.sv:72]
WARNING: [Synth 8-689] width (32) of port connection 'x_in' does not match port width (11) of module 'alphabet_sprite' [/home/fpga/worker_place/temp/b1445181c5ca40f4a74b694cf5291b34/hdl/top_level.sv:86]
WARNING: [Synth 8-689] width (32) of port connection 'y_in' does not match port width (10) of module 'alphabet_sprite' [/home/fpga/worker_place/temp/b1445181c5ca40f4a74b694cf5291b34/hdl/top_level.sv:87]
INFO: [Synth 8-6157] synthesizing module 'tmds_encoder' [/home/fpga/worker_place/temp/b1445181c5ca40f4a74b694cf5291b34/hdl/tmds_encoder.sv:4]
INFO: [Synth 8-6157] synthesizing module 'tm_choice' [/home/fpga/worker_place/temp/b1445181c5ca40f4a74b694cf5291b34/hdl/tm_choice.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'tm_choice' (0#1) [/home/fpga/worker_place/temp/b1445181c5ca40f4a74b694cf5291b34/hdl/tm_choice.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'tmds_encoder' (0#1) [/home/fpga/worker_place/temp/b1445181c5ca40f4a74b694cf5291b34/hdl/tmds_encoder.sv:4]
INFO: [Synth 8-6157] synthesizing module 'tmds_serializer' [/home/fpga/worker_place/temp/b1445181c5ca40f4a74b694cf5291b34/hdl/tmds_serializer.sv:4]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2__parameterized0' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
INFO: [Synth 8-6155] done synthesizing module 'tmds_serializer' (0#1) [/home/fpga/worker_place/temp/b1445181c5ca40f4a74b694cf5291b34/hdl/tmds_serializer.sv:4]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:96472]
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:96472]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [/home/fpga/worker_place/temp/b1445181c5ca40f4a74b694cf5291b34/hdl/top_level.sv:4]
WARNING: [Synth 8-6014] Unused sequential element pop_reg was removed.  [/home/fpga/worker_place/temp/b1445181c5ca40f4a74b694cf5291b34/hdl/top_level.sv:69]
WARNING: [Synth 8-3848] Net ss0_an in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/b1445181c5ca40f4a74b694cf5291b34/hdl/top_level.sv:17]
WARNING: [Synth 8-3848] Net ss1_an in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/b1445181c5ca40f4a74b694cf5291b34/hdl/top_level.sv:18]
WARNING: [Synth 8-3917] design top_level has port rgb0[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_c[6] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_c[5] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_c[4] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_c[3] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_c[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_c[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_c[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_c[6] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_c[5] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_c[4] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_c[3] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_c[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_c[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_c[0] driven by constant 0
WARNING: [Synth 8-7129] Port character[15] in module alphabet_sprite is either unconnected or has no load
WARNING: [Synth 8-7129] Port character[14] in module alphabet_sprite is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss0_an[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss0_an[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss0_an[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss0_an[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss1_an[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss1_an[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss1_an[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss1_an[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[1] in module top_level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2233.488 ; gain = 488.648 ; free physical = 27245 ; free virtual = 37392
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2251.301 ; gain = 506.461 ; free physical = 27245 ; free virtual = 37392
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2251.301 ; gain = 506.461 ; free physical = 27245 ; free virtual = 37392
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2257.238 ; gain = 0.000 ; free physical = 27244 ; free virtual = 37391
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fpga/worker_place/temp/b1445181c5ca40f4a74b694cf5291b34/xdc/top_level.xdc]
Finished Parsing XDC File [/home/fpga/worker_place/temp/b1445181c5ca40f4a74b694cf5291b34/xdc/top_level.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/fpga/worker_place/temp/b1445181c5ca40f4a74b694cf5291b34/xdc/top_level.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2395.047 ; gain = 0.000 ; free physical = 27229 ; free virtual = 37376
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2395.047 ; gain = 0.000 ; free physical = 27229 ; free virtual = 37376
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2395.047 ; gain = 650.207 ; free physical = 27225 ; free virtual = 37373
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2395.047 ; gain = 650.207 ; free physical = 27225 ; free virtual = 37373
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2395.047 ; gain = 650.207 ; free physical = 27225 ; free virtual = 37373
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2395.047 ; gain = 650.207 ; free physical = 27223 ; free virtual = 37372
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   14 Bit       Adders := 1     
	   3 Input   13 Bit       Adders := 1     
	   3 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 1     
	   5 Input    5 Bit       Adders := 6     
	   4 Input    5 Bit       Adders := 3     
	   8 Input    4 Bit       Adders := 9     
+---XORs : 
	   2 Input      1 Bit         XORs := 39    
+---Registers : 
	               24 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---RAMs : 
	             512K Bit	(65536 X 8 bit)          RAMs := 1     
	               6K Bit	(256 X 24 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 10    
	   5 Input   10 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 9     
	   2 Input    5 Bit        Muxes := 9     
	   2 Input    4 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP com_sprite_m/image_addr1, operation Mode is: A*(B:0x14).
DSP Report: operator com_sprite_m/image_addr1 is absorbed into DSP com_sprite_m/image_addr1.
DSP Report: Generating DSP com_sprite_m/image_addr, operation Mode is: C+A*(B:0x168).
DSP Report: operator com_sprite_m/image_addr is absorbed into DSP com_sprite_m/image_addr.
DSP Report: operator com_sprite_m/image_addr0 is absorbed into DSP com_sprite_m/image_addr.
WARNING: [Synth 8-3917] design top_level has port rgb0[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_c[6] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_c[5] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_c[4] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_c[3] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_c[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_c[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_c[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_c[6] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_c[5] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_c[4] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_c[3] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_c[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_c[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_c[0] driven by constant 0
WARNING: [Synth 8-7129] Port ss0_an[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss0_an[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss0_an[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss0_an[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss1_an[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss1_an[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss1_an[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss1_an[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[1] in module top_level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2395.047 ; gain = 650.207 ; free physical = 27213 ; free virtual = 37366
---------------------------------------------------------------------------------
 Sort Area is  com_sprite_m/image_addr_2 : 0 0 : 245 245 : Used 1 time 0
 Sort Area is  com_sprite_m/image_addr1_0 : 0 0 : 112 112 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                        | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xilinx_single_port_ram_read_first:                 | BRAM_reg   | 64 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 16     | 
|xilinx_single_port_ram_read_first__parameterized0: | BRAM_reg   | 256 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|alphabet_sprite | A*(B:0x14)    | 14     | 5      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alphabet_sprite | C+A*(B:0x168) | 14     | 9      | 14     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+----------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2403.047 ; gain = 658.207 ; free physical = 27212 ; free virtual = 37365
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2403.047 ; gain = 658.207 ; free physical = 27157 ; free virtual = 37310
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                        | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xilinx_single_port_ram_read_first:                 | BRAM_reg   | 64 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 16     | 
|xilinx_single_port_ram_read_first__parameterized0: | BRAM_reg   | 256 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2403.047 ; gain = 658.207 ; free physical = 27158 ; free virtual = 37311
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2403.047 ; gain = 658.207 ; free physical = 27161 ; free virtual = 37314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2403.047 ; gain = 658.207 ; free physical = 27161 ; free virtual = 37314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2403.047 ; gain = 658.207 ; free physical = 27161 ; free virtual = 37314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2403.047 ; gain = 658.207 ; free physical = 27161 ; free virtual = 37314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2403.047 ; gain = 658.207 ; free physical = 27161 ; free virtual = 37314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2403.047 ; gain = 658.207 ; free physical = 27161 ; free virtual = 37314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|alphabet_sprite | A*B         | 14     | 5      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alphabet_sprite | C+A*B       | 14     | 9      | 14     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |CARRY4     |    17|
|3     |DSP48E1    |     2|
|5     |LUT1       |    28|
|6     |LUT2       |    47|
|7     |LUT3       |    16|
|8     |LUT4       |    45|
|9     |LUT5       |    83|
|10    |LUT6       |   104|
|11    |MMCME2_ADV |     1|
|12    |OSERDESE2  |     6|
|14    |RAMB18E1   |     1|
|15    |RAMB36E1   |    16|
|18    |FDRE       |    59|
|19    |FDSE       |     5|
|20    |IBUF       |    18|
|21    |OBUF       |    36|
|22    |OBUFDS     |     4|
|23    |OBUFT      |     8|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2403.047 ; gain = 658.207 ; free physical = 27161 ; free virtual = 37314
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 32 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2403.047 ; gain = 514.461 ; free physical = 27161 ; free virtual = 37314
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2403.055 ; gain = 658.207 ; free physical = 27161 ; free virtual = 37314
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2403.055 ; gain = 0.000 ; free physical = 27436 ; free virtual = 37589
INFO: [Netlist 29-17] Analyzing 41 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/fpga/worker_place/temp/b1445181c5ca40f4a74b694cf5291b34/xdc/top_level.xdc]
Finished Parsing XDC File [/home/fpga/worker_place/temp/b1445181c5ca40f4a74b694cf5291b34/xdc/top_level.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2403.055 ; gain = 0.000 ; free physical = 27438 ; free virtual = 37591
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS: 4 instances

Synth Design complete | Checksum: ea6444b0
INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 74 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 2403.055 ; gain = 979.254 ; free physical = 27438 ; free virtual = 37591
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2101.023; main = 1875.026; forked = 444.916
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3428.547; main = 2403.051; forked = 1033.496
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
# report_utilization -file $outputDir/post_synth_util.rpt -hierarchical -hierarchical_depth 4
# report_timing -file $outputDir/post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2451.062 ; gain = 32.016 ; free physical = 27481 ; free virtual = 37635

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 21964df0e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2451.062 ; gain = 0.000 ; free physical = 27481 ; free virtual = 37635

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 21964df0e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2637.062 ; gain = 0.000 ; free physical = 27285 ; free virtual = 37438

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 21964df0e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2637.062 ; gain = 0.000 ; free physical = 27285 ; free virtual = 37438
Phase 1 Initialization | Checksum: 21964df0e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2637.062 ; gain = 0.000 ; free physical = 27285 ; free virtual = 37438

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 21964df0e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2637.062 ; gain = 0.000 ; free physical = 27285 ; free virtual = 37438

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 21964df0e

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2637.062 ; gain = 0.000 ; free physical = 27285 ; free virtual = 37438
Phase 2 Timer Update And Timing Data Collection | Checksum: 21964df0e

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2637.062 ; gain = 0.000 ; free physical = 27285 ; free virtual = 37438

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 12 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 18cc9a1e4

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2637.062 ; gain = 0.000 ; free physical = 27285 ; free virtual = 37438
Retarget | Checksum: 18cc9a1e4
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 18cc9a1e4

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2637.062 ; gain = 0.000 ; free physical = 27285 ; free virtual = 37438
Constant propagation | Checksum: 18cc9a1e4
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 12462405f

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2637.062 ; gain = 0.000 ; free physical = 27283 ; free virtual = 37436
Sweep | Checksum: 12462405f
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 12462405f

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2637.062 ; gain = 0.000 ; free physical = 27283 ; free virtual = 37436
BUFG optimization | Checksum: 12462405f
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 12462405f

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2637.062 ; gain = 0.000 ; free physical = 27283 ; free virtual = 37436
Shift Register Optimization | Checksum: 12462405f
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 12462405f

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2637.062 ; gain = 0.000 ; free physical = 27283 ; free virtual = 37436
Post Processing Netlist | Checksum: 12462405f
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1f132b3e5

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2637.062 ; gain = 0.000 ; free physical = 27283 ; free virtual = 37436

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2637.062 ; gain = 0.000 ; free physical = 27283 ; free virtual = 37436
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1f132b3e5

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2637.062 ; gain = 0.000 ; free physical = 27283 ; free virtual = 37436
Phase 9 Finalization | Checksum: 1f132b3e5

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2637.062 ; gain = 0.000 ; free physical = 27283 ; free virtual = 37436
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1f132b3e5

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2637.062 ; gain = 0.000 ; free physical = 27283 ; free virtual = 37436

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 17 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 34
Ending PowerOpt Patch Enables Task | Checksum: 1f132b3e5

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2756.168 ; gain = 0.000 ; free physical = 27243 ; free virtual = 37397
Ending Power Optimization Task | Checksum: 1f132b3e5

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2756.168 ; gain = 119.105 ; free physical = 27243 ; free virtual = 37397

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1f132b3e5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2756.168 ; gain = 0.000 ; free physical = 27243 ; free virtual = 37397

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2756.168 ; gain = 0.000 ; free physical = 27243 ; free virtual = 37397
Ending Netlist Obfuscation Task | Checksum: 1f132b3e5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2756.168 ; gain = 0.000 ; free physical = 27243 ; free virtual = 37397
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2756.168 ; gain = 0.000 ; free physical = 27243 ; free virtual = 37397
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1d68fd435

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2756.168 ; gain = 0.000 ; free physical = 27243 ; free virtual = 37397
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2756.168 ; gain = 0.000 ; free physical = 27243 ; free virtual = 37397

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1fc5f6ccd

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2756.168 ; gain = 0.000 ; free physical = 27243 ; free virtual = 37397

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2d0e9fa1f

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2756.168 ; gain = 0.000 ; free physical = 27243 ; free virtual = 37397

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2d0e9fa1f

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2756.168 ; gain = 0.000 ; free physical = 27243 ; free virtual = 37397
Phase 1 Placer Initialization | Checksum: 2d0e9fa1f

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2756.168 ; gain = 0.000 ; free physical = 27243 ; free virtual = 37397

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2aace336e

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2756.168 ; gain = 0.000 ; free physical = 27243 ; free virtual = 37397

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 21eb6a22e

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2756.168 ; gain = 0.000 ; free physical = 27244 ; free virtual = 37397

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 21eb6a22e

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2756.168 ; gain = 0.000 ; free physical = 27244 ; free virtual = 37397

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 28d2fba71

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2756.168 ; gain = 0.000 ; free physical = 27252 ; free virtual = 37405

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2756.168 ; gain = 0.000 ; free physical = 27252 ; free virtual = 37406

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 28d2fba71

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.6 . Memory (MB): peak = 2756.168 ; gain = 0.000 ; free physical = 27252 ; free virtual = 37406
Phase 2.4 Global Placement Core | Checksum: 2e6f1e232

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2756.168 ; gain = 0.000 ; free physical = 27252 ; free virtual = 37406
Phase 2 Global Placement | Checksum: 2e6f1e232

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2756.168 ; gain = 0.000 ; free physical = 27252 ; free virtual = 37406

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 26beca194

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2756.168 ; gain = 0.000 ; free physical = 27252 ; free virtual = 37406

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2321bab74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2756.168 ; gain = 0.000 ; free physical = 27252 ; free virtual = 37406

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 215d8da5e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2756.168 ; gain = 0.000 ; free physical = 27252 ; free virtual = 37406

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2106eaefb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2756.168 ; gain = 0.000 ; free physical = 27252 ; free virtual = 37406

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 2c11c5e2a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2756.168 ; gain = 0.000 ; free physical = 27250 ; free virtual = 37404

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1d0b6ecd4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.8 . Memory (MB): peak = 2756.168 ; gain = 0.000 ; free physical = 27249 ; free virtual = 37403

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 222d5cd33

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2756.168 ; gain = 0.000 ; free physical = 27250 ; free virtual = 37403

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1ed693906

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2756.168 ; gain = 0.000 ; free physical = 27250 ; free virtual = 37403

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1d82a4253

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2756.168 ; gain = 0.000 ; free physical = 27251 ; free virtual = 37404
Phase 3 Detail Placement | Checksum: 1d82a4253

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2756.168 ; gain = 0.000 ; free physical = 27251 ; free virtual = 37404

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1d3b0f333

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.745 | TNS=-10.359 |
Phase 1 Physical Synthesis Initialization | Checksum: f0f6765b

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2756.168 ; gain = 0.000 ; free physical = 27251 ; free virtual = 37405
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1c108425e

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2756.168 ; gain = 0.000 ; free physical = 27251 ; free virtual = 37405
Phase 4.1.1.1 BUFG Insertion | Checksum: 1d3b0f333

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2756.168 ; gain = 0.000 ; free physical = 27251 ; free virtual = 37405

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.225. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2bd74bb7c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2756.168 ; gain = 0.000 ; free physical = 27256 ; free virtual = 37409

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2756.168 ; gain = 0.000 ; free physical = 27256 ; free virtual = 37409
Phase 4.1 Post Commit Optimization | Checksum: 2bd74bb7c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2756.168 ; gain = 0.000 ; free physical = 27256 ; free virtual = 37409

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2bd74bb7c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2756.168 ; gain = 0.000 ; free physical = 27256 ; free virtual = 37409

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2bd74bb7c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2756.168 ; gain = 0.000 ; free physical = 27256 ; free virtual = 37409
Phase 4.3 Placer Reporting | Checksum: 2bd74bb7c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2756.168 ; gain = 0.000 ; free physical = 27256 ; free virtual = 37409

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2756.168 ; gain = 0.000 ; free physical = 27256 ; free virtual = 37409

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2756.168 ; gain = 0.000 ; free physical = 27256 ; free virtual = 37409
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2c3f2ebce

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2756.168 ; gain = 0.000 ; free physical = 27256 ; free virtual = 37409
Ending Placer Task | Checksum: 2039a9fe0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2756.168 ; gain = 0.000 ; free physical = 27256 ; free virtual = 37409
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# report_clock_utilization -file $outputDir/clock_util.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
#  puts "Found setup timing violations => running physical optimization"
#  phys_opt_design
# }
# report_utilization -file $outputDir/post_place_util.rpt
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
# report_timing -file $outputDir/post_place_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# route_design -directive Explore
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: a9833632 ConstDB: 0 ShapeSum: af863678 RouteDB: aa913336
Post Restoration Checksum: NetGraph: 4f4dc61e | NumContArr: 27dda488 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 1fc7d5fe0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2756.168 ; gain = 0.000 ; free physical = 27237 ; free virtual = 37391

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1fc7d5fe0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2756.168 ; gain = 0.000 ; free physical = 27237 ; free virtual = 37391

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1fc7d5fe0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2756.168 ; gain = 0.000 ; free physical = 27237 ; free virtual = 37391
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1a4770494

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2756.168 ; gain = 0.000 ; free physical = 27237 ; free virtual = 37391
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.249  | TNS=0.000  | WHS=-0.335 | THS=-2.489 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 405
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 405
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1889238ca

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2756.168 ; gain = 0.000 ; free physical = 27237 ; free virtual = 37391

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1889238ca

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2756.168 ; gain = 0.000 ; free physical = 27237 ; free virtual = 37391

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1206da6ee

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2756.168 ; gain = 0.000 ; free physical = 27237 ; free virtual = 37391
Phase 4 Initial Routing | Checksum: 1206da6ee

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2756.168 ; gain = 0.000 ; free physical = 27237 ; free virtual = 37391

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 100
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.182 | TNS=-0.281 | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 25f658e8b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2756.168 ; gain = 0.000 ; free physical = 27237 ; free virtual = 37391

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.160 | TNS=-0.200 | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2090ec64a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2756.168 ; gain = 0.000 ; free physical = 27237 ; free virtual = 37391

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.160 | TNS=-0.200 | WHS=N/A    | THS=N/A    |

Phase 5.3 Global Iteration 2 | Checksum: 1f4e7c006

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2756.168 ; gain = 0.000 ; free physical = 27238 ; free virtual = 37392
Phase 5 Rip-up And Reroute | Checksum: 1f4e7c006

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2756.168 ; gain = 0.000 ; free physical = 27238 ; free virtual = 37392

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f6ee2b27

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2756.168 ; gain = 0.000 ; free physical = 27238 ; free virtual = 37392
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.081 | TNS=-0.081 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 25a66e791

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2756.168 ; gain = 0.000 ; free physical = 27239 ; free virtual = 37392

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 25a66e791

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2756.168 ; gain = 0.000 ; free physical = 27239 ; free virtual = 37392
Phase 6 Delay and Skew Optimization | Checksum: 25a66e791

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2756.168 ; gain = 0.000 ; free physical = 27239 ; free virtual = 37392

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.044  | TNS=0.000  | WHS=0.149  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1af0d70a1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2756.168 ; gain = 0.000 ; free physical = 27239 ; free virtual = 37392
Phase 7 Post Hold Fix | Checksum: 1af0d70a1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2756.168 ; gain = 0.000 ; free physical = 27239 ; free virtual = 37392

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.371522 %
  Global Horizontal Routing Utilization  = 0.346564 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1af0d70a1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2756.168 ; gain = 0.000 ; free physical = 27239 ; free virtual = 37392

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1af0d70a1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2756.168 ; gain = 0.000 ; free physical = 27239 ; free virtual = 37392

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 148207192

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2756.168 ; gain = 0.000 ; free physical = 27239 ; free virtual = 37392

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 148207192

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2756.168 ; gain = 0.000 ; free physical = 27239 ; free virtual = 37392

Phase 12 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.049  | TNS=0.000  | WHS=0.150  | THS=0.000  |

Phase 12 Post Router Timing | Checksum: 17fa5b4a2

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2756.168 ; gain = 0.000 ; free physical = 27239 ; free virtual = 37393
INFO: [Route 35-61] The design met the timing requirement.
Total Elapsed time in route_design: 7.06 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1d2e96ac6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2756.168 ; gain = 0.000 ; free physical = 27239 ; free virtual = 37393
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1d2e96ac6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2756.168 ; gain = 0.000 ; free physical = 27239 ; free virtual = 37393

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2756.168 ; gain = 0.000 ; free physical = 27239 ; free virtual = 37393
# report_route_status -file $outputDir/post_route_status.rpt
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
# report_timing -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file obj/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file obj/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/fpga/worker_place/temp/b1445181c5ca40f4a74b694cf5291b34/obj/post_imp_drc.rpt.
report_drc completed successfully
# write_bitstream -force $outputDir/final.bit
Command: write_bitstream -force obj/final.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC DPIP-1] Input pipelining: DSP com_sprite_m/image_addr input com_sprite_m/image_addr/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP com_sprite_m/image_addr input com_sprite_m/image_addr/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP com_sprite_m/image_addr1 input com_sprite_m/image_addr1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC PDCN-137] enum_RAM_EXTENSION_A_not_NONE_connects_ADDRARDADDRL15_Tieoff: RAMB36E1 site RAMB36_X1Y1 has BlockRam (com_sprite_m/popcat_image/BRAM_reg_0_5) with RAM_EXTENSION_A attribute set to LOWER and ADDRARADDRL15 pin tied to LOGIC 0 (GND). In this case only the Lower BRAM will be used.
WARNING: [DRC PDCN-137] enum_RAM_EXTENSION_A_not_NONE_connects_ADDRARDADDRL15_Tieoff: RAMB36E1 site RAMB36_X1Y2 has BlockRam (com_sprite_m/popcat_image/BRAM_reg_1_5) with RAM_EXTENSION_A attribute set to UPPER and ADDRARADDRL15 pin tied to LOGIC 0 (GND). In this case only the Lower BRAM will be used.
WARNING: [DRC PDCN-137] enum_RAM_EXTENSION_A_not_NONE_connects_ADDRARDADDRL15_Tieoff: RAMB36E1 site RAMB36_X1Y3 has BlockRam (com_sprite_m/popcat_image/BRAM_reg_0_3) with RAM_EXTENSION_A attribute set to LOWER and ADDRARADDRL15 pin tied to LOGIC 0 (GND). In this case only the Lower BRAM will be used.
WARNING: [DRC PDCN-137] enum_RAM_EXTENSION_A_not_NONE_connects_ADDRARDADDRL15_Tieoff: RAMB36E1 site RAMB36_X1Y4 has BlockRam (com_sprite_m/popcat_image/BRAM_reg_1_3) with RAM_EXTENSION_A attribute set to UPPER and ADDRARADDRL15 pin tied to LOGIC 0 (GND). In this case only the Lower BRAM will be used.
WARNING: [DRC PDCN-137] enum_RAM_EXTENSION_A_not_NONE_connects_ADDRARDADDRL15_Tieoff: RAMB36E1 site RAMB36_X1Y5 has BlockRam (com_sprite_m/popcat_image/BRAM_reg_0_4) with RAM_EXTENSION_A attribute set to LOWER and ADDRARADDRL15 pin tied to LOGIC 0 (GND). In this case only the Lower BRAM will be used.
WARNING: [DRC PDCN-137] enum_RAM_EXTENSION_A_not_NONE_connects_ADDRARDADDRL15_Tieoff: RAMB36E1 site RAMB36_X1Y6 has BlockRam (com_sprite_m/popcat_image/BRAM_reg_1_4) with RAM_EXTENSION_A attribute set to UPPER and ADDRARADDRL15 pin tied to LOGIC 0 (GND). In this case only the Lower BRAM will be used.
WARNING: [DRC PDCN-137] enum_RAM_EXTENSION_A_not_NONE_connects_ADDRARDADDRL15_Tieoff: RAMB36E1 site RAMB36_X1Y7 has BlockRam (com_sprite_m/popcat_image/BRAM_reg_0_1) with RAM_EXTENSION_A attribute set to LOWER and ADDRARADDRL15 pin tied to LOGIC 0 (GND). In this case only the Lower BRAM will be used.
WARNING: [DRC PDCN-137] enum_RAM_EXTENSION_A_not_NONE_connects_ADDRARDADDRL15_Tieoff: RAMB36E1 site RAMB36_X1Y8 has BlockRam (com_sprite_m/popcat_image/BRAM_reg_1_1) with RAM_EXTENSION_A attribute set to UPPER and ADDRARADDRL15 pin tied to LOGIC 0 (GND). In this case only the Lower BRAM will be used.
WARNING: [DRC PDCN-137] enum_RAM_EXTENSION_A_not_NONE_connects_ADDRARDADDRL15_Tieoff: RAMB36E1 site RAMB36_X2Y0 has BlockRam (com_sprite_m/popcat_image/BRAM_reg_0_2) with RAM_EXTENSION_A attribute set to LOWER and ADDRARADDRL15 pin tied to LOGIC 0 (GND). In this case only the Lower BRAM will be used.
WARNING: [DRC PDCN-137] enum_RAM_EXTENSION_A_not_NONE_connects_ADDRARDADDRL15_Tieoff: RAMB36E1 site RAMB36_X2Y1 has BlockRam (com_sprite_m/popcat_image/BRAM_reg_1_2) with RAM_EXTENSION_A attribute set to UPPER and ADDRARADDRL15 pin tied to LOGIC 0 (GND). In this case only the Lower BRAM will be used.
WARNING: [DRC PDCN-137] enum_RAM_EXTENSION_A_not_NONE_connects_ADDRARDADDRL15_Tieoff: RAMB36E1 site RAMB36_X2Y2 has BlockRam (com_sprite_m/popcat_image/BRAM_reg_0_6) with RAM_EXTENSION_A attribute set to LOWER and ADDRARADDRL15 pin tied to LOGIC 0 (GND). In this case only the Lower BRAM will be used.
WARNING: [DRC PDCN-137] enum_RAM_EXTENSION_A_not_NONE_connects_ADDRARDADDRL15_Tieoff: RAMB36E1 site RAMB36_X2Y3 has BlockRam (com_sprite_m/popcat_image/BRAM_reg_1_6) with RAM_EXTENSION_A attribute set to UPPER and ADDRARADDRL15 pin tied to LOGIC 0 (GND). In this case only the Lower BRAM will be used.
WARNING: [DRC PDCN-137] enum_RAM_EXTENSION_A_not_NONE_connects_ADDRARDADDRL15_Tieoff: RAMB36E1 site RAMB36_X2Y4 has BlockRam (com_sprite_m/popcat_image/BRAM_reg_0_7) with RAM_EXTENSION_A attribute set to LOWER and ADDRARADDRL15 pin tied to LOGIC 0 (GND). In this case only the Lower BRAM will be used.
WARNING: [DRC PDCN-137] enum_RAM_EXTENSION_A_not_NONE_connects_ADDRARDADDRL15_Tieoff: RAMB36E1 site RAMB36_X2Y5 has BlockRam (com_sprite_m/popcat_image/BRAM_reg_1_7) with RAM_EXTENSION_A attribute set to UPPER and ADDRARADDRL15 pin tied to LOGIC 0 (GND). In this case only the Lower BRAM will be used.
WARNING: [DRC PDCN-137] enum_RAM_EXTENSION_A_not_NONE_connects_ADDRARDADDRL15_Tieoff: RAMB36E1 site RAMB36_X2Y6 has BlockRam (com_sprite_m/popcat_image/BRAM_reg_0_0) with RAM_EXTENSION_A attribute set to LOWER and ADDRARADDRL15 pin tied to LOGIC 0 (GND). In this case only the Lower BRAM will be used.
WARNING: [DRC PDCN-137] enum_RAM_EXTENSION_A_not_NONE_connects_ADDRARDADDRL15_Tieoff: RAMB36E1 site RAMB36_X2Y7 has BlockRam (com_sprite_m/popcat_image/BRAM_reg_1_0) with RAM_EXTENSION_A attribute set to UPPER and ADDRARADDRL15 pin tied to LOGIC 0 (GND). In this case only the Lower BRAM will be used.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 20 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 13125408 bits.
Writing bitstream obj/final.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 2837.480 ; gain = 81.312 ; free physical = 27102 ; free virtual = 37256
INFO: [Common 17-206] Exiting Vivado at Sun Nov 17 22:55:23 2024...
