INFO: [VRFC 10-163] Analyzing VHDL file "M:/ece230/final_proj/final_proj.srcs/sources_1/new/top_level_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_level_tb'
