<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: llvm::ARMBaseInstrInfo Class Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="inherits.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('classllvm_1_1ARMBaseInstrInfo.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="classllvm_1_1ARMBaseInstrInfo-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">llvm::ARMBaseInstrInfo Class Reference<span class="mlabels"><span class="mlabel">abstract</span></span></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="ARMBaseInstrInfo_8h_source.html">ARMBaseInstrInfo.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::ARMBaseInstrInfo:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1ARMBaseInstrInfo__inherit__graph.png" border="0" usemap="#llvm_1_1ARMBaseInstrInfo_inherit__map" alt="Inheritance graph"/></div>
<map name="llvm_1_1ARMBaseInstrInfo_inherit__map" id="llvm_1_1ARMBaseInstrInfo_inherit__map">
<area shape="rect" id="node3" href="classllvm_1_1ARMInstrInfo.html" title="llvm::ARMInstrInfo" alt="" coords="5,155,132,181"/>
<area shape="rect" id="node4" href="classllvm_1_1Thumb1InstrInfo.html" title="llvm::Thumb1InstrInfo" alt="" coords="156,155,301,181"/>
<area shape="rect" id="node5" href="classllvm_1_1Thumb2InstrInfo.html" title="llvm::Thumb2InstrInfo" alt="" coords="325,155,471,181"/>
<area shape="rect" id="node2" href="classARMGenInstrInfo.html" title="ARMGenInstrInfo" alt="" coords="167,5,290,32"/>
</map>
<center><span class="legend">[<a target="top" href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::ARMBaseInstrInfo:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1ARMBaseInstrInfo__coll__graph.png" border="0" usemap="#llvm_1_1ARMBaseInstrInfo_coll__map" alt="Collaboration graph"/></div>
<map name="llvm_1_1ARMBaseInstrInfo_coll__map" id="llvm_1_1ARMBaseInstrInfo_coll__map">
<area shape="rect" id="node2" href="classARMGenInstrInfo.html" title="ARMGenInstrInfo" alt="" coords="22,5,145,32"/>
</map>
<center><span class="legend">[<a target="top" href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:ac714982de3cf34a16018a1f48346b46d"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#ac714982de3cf34a16018a1f48346b46d">hasNOP</a> () const </td></tr>
<tr class="separator:ac714982de3cf34a16018a1f48346b46d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4600f410854a2540949d8bfb93c9c348"><td class="memItemLeft" align="right" valign="top">virtual unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a4600f410854a2540949d8bfb93c9c348">getUnindexedOpcode</a> (unsigned Opc) const =0</td></tr>
<tr class="separator:a4600f410854a2540949d8bfb93c9c348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fca5a9f6d55a922e6c5890e1630bd0b"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a3fca5a9f6d55a922e6c5890e1630bd0b">convertToThreeAddress</a> (<a class="el" href="classllvm_1_1MachineFunction.html#a340712de3e78fec11c338735cab17df7">MachineFunction::iterator</a> &amp;MFI, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> &amp;MBBI, <a class="el" href="classllvm_1_1LiveVariables.html">LiveVariables</a> *LV) const </td></tr>
<tr class="separator:a3fca5a9f6d55a922e6c5890e1630bd0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aead1976618a69142c927e6abe9b307f5"><td class="memItemLeft" align="right" valign="top">virtual const <a class="el" href="classllvm_1_1ARMBaseRegisterInfo.html">ARMBaseRegisterInfo</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#aead1976618a69142c927e6abe9b307f5">getRegisterInfo</a> () const =0</td></tr>
<tr class="separator:aead1976618a69142c927e6abe9b307f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd1aa5ca74e191974caa73958cb572b1"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#acd1aa5ca74e191974caa73958cb572b1">getSubtarget</a> () const </td></tr>
<tr class="separator:acd1aa5ca74e191974caa73958cb572b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c01fd3652ae10236d146126f5675d6e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a9c01fd3652ae10236d146126f5675d6e">CreateTargetHazardRecognizer</a> (const <a class="el" href="classllvm_1_1TargetMachine.html">TargetMachine</a> *TM, const <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *DAG) const </td></tr>
<tr class="separator:a9c01fd3652ae10236d146126f5675d6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0b30db333ad5cc528fc7fcd8bf95298"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#aa0b30db333ad5cc528fc7fcd8bf95298">CreateTargetPostRAHazardRecognizer</a> (const <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *II, const <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *DAG) const </td></tr>
<tr class="separator:aa0b30db333ad5cc528fc7fcd8bf95298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7e521440ad010ed3629ed7bbf0cc5c1"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#af7e521440ad010ed3629ed7bbf0cc5c1">AnalyzeBranch</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;TBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;FBB, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Cond, bool AllowModify=<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>) const </td></tr>
<tr class="separator:af7e521440ad010ed3629ed7bbf0cc5c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c457dd5fa38d890e08f9d13d0568695"><td class="memItemLeft" align="right" valign="top">virtual unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a7c457dd5fa38d890e08f9d13d0568695">RemoveBranch</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB) const </td></tr>
<tr class="separator:a7c457dd5fa38d890e08f9d13d0568695"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9877c28008f47ddb22dd5103fb4221c"><td class="memItemLeft" align="right" valign="top">virtual unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#af9877c28008f47ddb22dd5103fb4221c">InsertBranch</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *TBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *FBB, const <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Cond, <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL) const </td></tr>
<tr class="separator:af9877c28008f47ddb22dd5103fb4221c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9311056876c08a7e186b82a89c6486e"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#af9311056876c08a7e186b82a89c6486e">ReverseBranchCondition</a> (<a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Cond) const </td></tr>
<tr class="separator:af9311056876c08a7e186b82a89c6486e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a560919c1929f18364551547b0ecc2d98"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a560919c1929f18364551547b0ecc2d98">isPredicated</a> (const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) const </td></tr>
<tr class="separator:a560919c1929f18364551547b0ecc2d98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5430efffaad594b2b38ce69dfebfc167"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a5430efffaad594b2b38ce69dfebfc167">getPredicate</a> (const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) const </td></tr>
<tr class="separator:a5430efffaad594b2b38ce69dfebfc167"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9800adf4989a461d0d592c3b66e25926"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a9800adf4989a461d0d592c3b66e25926">PredicateInstruction</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, const <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Pred) const </td></tr>
<tr class="separator:a9800adf4989a461d0d592c3b66e25926"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b9dd790dbf38199f147cb87279a9013"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a6b9dd790dbf38199f147cb87279a9013">SubsumesPredicate</a> (const <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Pred1, const <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Pred2) const </td></tr>
<tr class="separator:a6b9dd790dbf38199f147cb87279a9013"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38656e57fa67b381c0aa737611bcf2bb"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a38656e57fa67b381c0aa737611bcf2bb">DefinesPredicate</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, std::vector&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Pred) const </td></tr>
<tr class="separator:a38656e57fa67b381c0aa737611bcf2bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acaf4630ad9d642377ce6e5f81f190f13"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#acaf4630ad9d642377ce6e5f81f190f13">isPredicable</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) const </td></tr>
<tr class="separator:acaf4630ad9d642377ce6e5f81f190f13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa68427c1132a2d221976f7fb33892dbb"><td class="memItemLeft" align="right" valign="top">virtual unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#aa68427c1132a2d221976f7fb33892dbb">GetInstSizeInBytes</a> (const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) const </td></tr>
<tr class="separator:aa68427c1132a2d221976f7fb33892dbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abff9086798c2bcaa66812e6c574bd90d"><td class="memItemLeft" align="right" valign="top">virtual unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#abff9086798c2bcaa66812e6c574bd90d">isLoadFromStackSlot</a> (const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;FrameIndex) const </td></tr>
<tr class="separator:abff9086798c2bcaa66812e6c574bd90d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d2e6f4deb520324f1a4be87e20fe678"><td class="memItemLeft" align="right" valign="top">virtual unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a2d2e6f4deb520324f1a4be87e20fe678">isStoreToStackSlot</a> (const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;FrameIndex) const </td></tr>
<tr class="separator:a2d2e6f4deb520324f1a4be87e20fe678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b1e6e41a5fc03ef005bcf94bb01c1e0"><td class="memItemLeft" align="right" valign="top">virtual unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a7b1e6e41a5fc03ef005bcf94bb01c1e0">isLoadFromStackSlotPostFE</a> (const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;FrameIndex) const </td></tr>
<tr class="separator:a7b1e6e41a5fc03ef005bcf94bb01c1e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3d8d6235c7bc8027782455f8506e9fb"><td class="memItemLeft" align="right" valign="top">virtual unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#af3d8d6235c7bc8027782455f8506e9fb">isStoreToStackSlotPostFE</a> (const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;FrameIndex) const </td></tr>
<tr class="separator:af3d8d6235c7bc8027782455f8506e9fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35dd53987c8b93e87a384016981da7b5"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a35dd53987c8b93e87a384016981da7b5">copyPhysReg</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL, unsigned DestReg, unsigned SrcReg, bool KillSrc) const </td></tr>
<tr class="separator:a35dd53987c8b93e87a384016981da7b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af702eee696ab1ffa7fe57113786b794a"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#af702eee696ab1ffa7fe57113786b794a">storeRegToStackSlot</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MBBI, unsigned SrcReg, bool isKill, <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> FrameIndex, const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, const <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI) const </td></tr>
<tr class="separator:af702eee696ab1ffa7fe57113786b794a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addb6fc7e52f4fd59156260c2531298a4"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#addb6fc7e52f4fd59156260c2531298a4">loadRegFromStackSlot</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MBBI, unsigned DestReg, <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> FrameIndex, const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, const <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI) const </td></tr>
<tr class="separator:addb6fc7e52f4fd59156260c2531298a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a12c22fdf82f1afa6a18b9248ea8ad5"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a6a12c22fdf82f1afa6a18b9248ea8ad5">expandPostRAPseudo</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI) const </td></tr>
<tr class="separator:a6a12c22fdf82f1afa6a18b9248ea8ad5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a668a990d85d825c156b84fbb732580f1"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a668a990d85d825c156b84fbb732580f1">reMaterialize</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI, unsigned DestReg, unsigned SubIdx, const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Orig, const <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;TRI) const </td></tr>
<tr class="separator:a668a990d85d825c156b84fbb732580f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f0f76df06e615446a45a3f59114036e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a7f0f76df06e615446a45a3f59114036e">duplicate</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Orig, <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) const </td></tr>
<tr class="separator:a7f0f76df06e615446a45a3f59114036e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20040085a4f150b9352bc72cfcf91f0c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a20040085a4f150b9352bc72cfcf91f0c">commuteInstruction</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *, bool=<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>) const </td></tr>
<tr class="memdesc:a20040085a4f150b9352bc72cfcf91f0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">commuteInstruction - Handle commutable instructions.  <a href="#a20040085a4f150b9352bc72cfcf91f0c">More...</a><br /></td></tr>
<tr class="separator:a20040085a4f150b9352bc72cfcf91f0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6c13295692da4a356c2e62ba6910b2a"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#ab6c13295692da4a356c2e62ba6910b2a">AddDReg</a> (<a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB, unsigned <a class="el" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>, unsigned SubIdx, unsigned State, const <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI) const </td></tr>
<tr class="separator:ab6c13295692da4a356c2e62ba6910b2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6433e8a167a4ca274cedaf951140ae78"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a6433e8a167a4ca274cedaf951140ae78">produceSameValue</a> (const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI0, const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI1, const <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="el" href="MCModuleYAML_8cpp.html#a5e410df3f6875c5af4a7f2be284f235d">MRI</a>) const </td></tr>
<tr class="separator:a6433e8a167a4ca274cedaf951140ae78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6fab2ceaf501129dce847deaa388d6b"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#ab6fab2ceaf501129dce847deaa388d6b">areLoadsFromSameBasePtr</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Load1, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Load2, int64_t &amp;Offset1, int64_t &amp;Offset2) const </td></tr>
<tr class="separator:ab6fab2ceaf501129dce847deaa388d6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72e850cfadc5522018e5cc1f27429232"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a72e850cfadc5522018e5cc1f27429232">shouldScheduleLoadsNear</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Load1, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Load2, int64_t Offset1, int64_t Offset2, unsigned NumLoads) const </td></tr>
<tr class="separator:a72e850cfadc5522018e5cc1f27429232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72a76ed5a14368ed2d1811e110c0d38f"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a72a76ed5a14368ed2d1811e110c0d38f">isSchedulingBoundary</a> (const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, const <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB, const <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) const </td></tr>
<tr class="separator:a72a76ed5a14368ed2d1811e110c0d38f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb19e2a68e21ee2ce55be54e3fbb025d"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#adb19e2a68e21ee2ce55be54e3fbb025d">isProfitableToIfCvt</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, unsigned NumCycles, unsigned ExtraPredCycles, const <a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a> &amp;Probability) const </td></tr>
<tr class="separator:adb19e2a68e21ee2ce55be54e3fbb025d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14d26364ea542332d6c4484d0bf7d909"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a14d26364ea542332d6c4484d0bf7d909">isProfitableToIfCvt</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;TMBB, unsigned NumT, unsigned ExtraT, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;FMBB, unsigned NumF, unsigned ExtraF, const <a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a> &amp;Probability) const </td></tr>
<tr class="separator:a14d26364ea542332d6c4484d0bf7d909"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11093cecb5ab3a76c16105375801bfbe"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a11093cecb5ab3a76c16105375801bfbe">isProfitableToDupForIfCvt</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, unsigned NumCycles, const <a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a> &amp;Probability) const </td></tr>
<tr class="separator:a11093cecb5ab3a76c16105375801bfbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f2ca6a38cd6b1657625eb46a0e2e54b"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a6f2ca6a38cd6b1657625eb46a0e2e54b">isProfitableToUnpredicate</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;TMBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;FMBB) const </td></tr>
<tr class="separator:a6f2ca6a38cd6b1657625eb46a0e2e54b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b718d0753e956920f0759b03cec31ce"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a2b718d0753e956920f0759b03cec31ce">analyzeCompare</a> (const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, unsigned &amp;SrcReg, unsigned &amp;SrcReg2, <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;CmpMask, <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;CmpValue) const </td></tr>
<tr class="separator:a2b718d0753e956920f0759b03cec31ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adef1e2c652a11005d506082dea2f0723"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#adef1e2c652a11005d506082dea2f0723">optimizeCompareInstr</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *CmpInstr, unsigned SrcReg, unsigned SrcReg2, <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> CmpMask, <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> CmpValue, const <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="el" href="MCModuleYAML_8cpp.html#a5e410df3f6875c5af4a7f2be284f235d">MRI</a>) const </td></tr>
<tr class="separator:adef1e2c652a11005d506082dea2f0723"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ed0325c38b8ee49c7632594cf63ebff"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a1ed0325c38b8ee49c7632594cf63ebff">analyzeSelect</a> (const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Cond, unsigned &amp;TrueOp, unsigned &amp;FalseOp, bool &amp;Optimizable) const </td></tr>
<tr class="separator:a1ed0325c38b8ee49c7632594cf63ebff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7fb4301e268000e3204e2364b036ba0"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#ad7fb4301e268000e3204e2364b036ba0">optimizeSelect</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, bool) const </td></tr>
<tr class="separator:ad7fb4301e268000e3204e2364b036ba0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4671e176ed51a20fd0ceb8090b37284"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#ad4671e176ed51a20fd0ceb8090b37284">FoldImmediate</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *UseMI, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *DefMI, unsigned <a class="el" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="el" href="MCModuleYAML_8cpp.html#a5e410df3f6875c5af4a7f2be284f235d">MRI</a>) const </td></tr>
<tr class="separator:ad4671e176ed51a20fd0ceb8090b37284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a212c0ddf63f28039bf73a4fbb46490ac"><td class="memItemLeft" align="right" valign="top">virtual unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a212c0ddf63f28039bf73a4fbb46490ac">getNumMicroOps</a> (const <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData, const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) const </td></tr>
<tr class="separator:a212c0ddf63f28039bf73a4fbb46490ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a669f02b480507a0b4305cffbdee1e7db"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a669f02b480507a0b4305cffbdee1e7db">getOperandLatency</a> (const <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData, const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *DefMI, unsigned DefIdx, const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *UseMI, unsigned UseIdx) const </td></tr>
<tr class="separator:a669f02b480507a0b4305cffbdee1e7db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a475f0f63ab4761155f2c44be9a5b847c"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a475f0f63ab4761155f2c44be9a5b847c">getOperandLatency</a> (const <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *DefNode, unsigned DefIdx, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *UseNode, unsigned UseIdx) const </td></tr>
<tr class="separator:a475f0f63ab4761155f2c44be9a5b847c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a278c93c1960c02f4498f108ece45d7c6"><td class="memItemLeft" align="right" valign="top">std::pair&lt; uint16_t, uint16_t &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a278c93c1960c02f4498f108ece45d7c6">getExecutionDomain</a> (const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) const </td></tr>
<tr class="memdesc:a278c93c1960c02f4498f108ece45d7c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">VFP/NEON execution domains.  <a href="#a278c93c1960c02f4498f108ece45d7c6">More...</a><br /></td></tr>
<tr class="separator:a278c93c1960c02f4498f108ece45d7c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaed0effffa1cd7a0da7e544a115f9333"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#aaed0effffa1cd7a0da7e544a115f9333">setExecutionDomain</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, unsigned Domain) const </td></tr>
<tr class="separator:aaed0effffa1cd7a0da7e544a115f9333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2434d76ef277359db5599e3549b691d"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#af2434d76ef277359db5599e3549b691d">getPartialRegUpdateClearance</a> (const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *, unsigned, const <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *) const </td></tr>
<tr class="separator:af2434d76ef277359db5599e3549b691d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0debe027a783e78a5f39b947544af5dd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a0debe027a783e78a5f39b947544af5dd">breakPartialRegDependency</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>, unsigned, const <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI) const </td></tr>
<tr class="separator:a0debe027a783e78a5f39b947544af5dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a817fefcff152330fc8a08abf4d13f6"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a3a817fefcff152330fc8a08abf4d13f6">getNumLDMAddresses</a> (const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) const </td></tr>
<tr class="memdesc:a3a817fefcff152330fc8a08abf4d13f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the number of addresses by LDM or VLDM or zero for unknown.  <a href="#a3a817fefcff152330fc8a08abf4d13f6">More...</a><br /></td></tr>
<tr class="separator:a3a817fefcff152330fc8a08abf4d13f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a077805003085f226c324aa660f324b77"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a077805003085f226c324aa660f324b77">isFpMLxInstruction</a> (unsigned Opcode) const </td></tr>
<tr class="separator:a077805003085f226c324aa660f324b77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7fe4651af293002937fbfcb61ddd28e"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#ac7fe4651af293002937fbfcb61ddd28e">isFpMLxInstruction</a> (unsigned Opcode, unsigned &amp;MulOpc, unsigned &amp;AddSubOpc, bool &amp;NegAcc, bool &amp;HasLane) const </td></tr>
<tr class="separator:ac7fe4651af293002937fbfcb61ddd28e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b5a16398cb19bdffa7cd4b7af7a2a1b"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a0b5a16398cb19bdffa7cd4b7af7a2a1b">canCauseFpMLxStall</a> (unsigned Opcode) const </td></tr>
<tr class="separator:a0b5a16398cb19bdffa7cd4b7af7a2a1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae231619c97165f218132704f3ba84cf"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#aae231619c97165f218132704f3ba84cf">isSwiftFastImmShift</a> (const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) const </td></tr>
<tr class="separator:aae231619c97165f218132704f3ba84cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr class="memitem:a7e82ffc3423eb67eef1e1a43f0b75ce7"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a7e82ffc3423eb67eef1e1a43f0b75ce7">ARMBaseInstrInfo</a> (const <a class="el" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> &amp;STI)</td></tr>
<tr class="separator:a7e82ffc3423eb67eef1e1a43f0b75ce7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00030">30</a> of file <a class="el" href="ARMBaseInstrInfo_8h_source.html">ARMBaseInstrInfo.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="a7e82ffc3423eb67eef1e1a43f0b75ce7"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">ARMBaseInstrInfo::ARMBaseInstrInfo </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">explicit</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00090">90</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="STLExtras_8h_source.html#l00250">llvm::array_lengthof()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00104">CreateTargetHazardRecognizer()</a>, <a class="el" href="Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="SmallSet_8h_source.html#l00059">llvm::SmallSet&lt; T, N, C &gt;::insert()</a>, <a class="el" href="DenseMap_8h_source.html#l00153">llvm::DenseMapBase&lt; DerivedT, KeyT, ValueT, KeyInfoT &gt;::insert()</a>, and <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00060">ARM_MLxEntry::MLxOpc</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a class="anchor" id="ab6c13295692da4a356c2e62ba6910b2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp; ARMBaseInstrInfo::AddDReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>MIB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>SubIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>State</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00772">772</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstrBuilder_8h_source.html#l00064">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MCRegisterInfo_8cpp_source.html#l00026">llvm::MCRegisterInfo::getSubReg()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00280">llvm::TargetRegisterInfo::isPhysicalRegister()</a>, and <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00784">storeRegToStackSlot()</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00077">getPredicate()</a>, <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00170">llvm::Thumb2InstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00975">loadRegFromStackSlot()</a>, <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00127">llvm::Thumb2InstrInfo::storeRegToStackSlot()</a>, and <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00784">storeRegToStackSlot()</a>.</p>

</div>
</div>
<a class="anchor" id="af7e521440ad010ed3629ed7bbf0cc5c1"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool ARMBaseInstrInfo::AnalyzeBranch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;&#160;</td>
          <td class="paramname"><em>TBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;&#160;</td>
          <td class="paramname"><em>FBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>AllowModify</em> = <code><a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00272">272</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineBasicBlock_8h_source.html#l00236">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="SmallVector_8h_source.html#l00396">llvm::SmallVectorImpl&lt; T &gt;::clear()</a>, <a class="el" href="SmallVector_8h_source.html#l00056">llvm::SmallVectorBase::empty()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00238">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00846">llvm::MachineInstr::eraseFromParent()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00350">llvm::isCondBranchOpcode()</a>, <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00361">llvm::isIndirectBranchOpcode()</a>, <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00355">llvm::isJumpTableBranchOpcode()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00437">isPredicated()</a>, <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00345">llvm::isUncondBranchOpcode()</a>, <a class="el" href="STLExtras_8h_source.html#l00154">llvm::next()</a>, and <a class="el" href="SmallVector_8h_source.html#l00236">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back()</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00050">getSubtarget()</a>.</p>

</div>
</div>
<a class="anchor" id="a2b718d0753e956920f0759b03cec31ce"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool ARMBaseInstrInfo::analyzeCompare </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned &amp;&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned &amp;&#160;</td>
          <td class="paramname"><em>SrcReg2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;&#160;</td>
          <td class="paramname"><em>CmpMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;&#160;</td>
          <td class="paramname"><em>CmpValue</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>analyzeCompare - For a comparison instruction, return the source registers in SrcReg and SrcReg2 if having two register operands, and the value it compares against in CmpValue. Return true if the comparison instruction can be analyzed. </p>

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02114">2114</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineOperand_8h_source.html#l00402">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00261">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOperand()</a>, and <a class="el" href="MachineOperand_8h_source.html#l00259">llvm::MachineOperand::getReg()</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00180">isProfitableToDupForIfCvt()</a>, and <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01969">llvm::rewriteARMFrameIndex()</a>.</p>

</div>
</div>
<a class="anchor" id="a1ed0325c38b8ee49c7632594cf63ebff"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool ARMBaseInstrInfo::analyzeSelect </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned &amp;&#160;</td>
          <td class="paramname"><em>TrueOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned &amp;&#160;</td>
          <td class="paramname"><em>FalseOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool &amp;&#160;</td>
          <td class="paramname"><em>Optimizable</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01704">1704</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8h_source.html#l00261">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOperand()</a>, and <a class="el" href="SmallVector_8h_source.html#l00236">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back()</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00180">isProfitableToDupForIfCvt()</a>.</p>

</div>
</div>
<a class="anchor" id="ab6fab2ceaf501129dce847deaa388d6b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool ARMBaseInstrInfo::areLoadsFromSameBasePtr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Load1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Load2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;&#160;</td>
          <td class="paramname"><em>Offset1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;&#160;</td>
          <td class="paramname"><em>Offset2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>areLoadsFromSameBasePtr - This is used by the pre-regalloc scheduler to determine if two loads are loading from the same base address. It should only return true if the base pointers are the same and the only differences between the two addresses is the offset. It also returns the offsets by reference.</p>
<p>areLoadsFromSameBasePtr - This is used by the pre-regalloc scheduler to determine if two loads are loading from the same base address. It should only return true if the base pointers are the same and the only differences between the two addresses is the offset. It also returns the offsets by reference.</p>
<p>FIXME: remove this in favor of the <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> interface once pre-RA-sched is permanently disabled. </p>

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01413">1413</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="SelectionDAGNodes_8h_source.html#l00389">llvm::SDNode::getMachineOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00554">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00384">llvm::SDNode::isMachineOpcode()</a>, and <a class="el" href="ARMSubtarget_8h_source.html#l00320">llvm::ARMSubtarget::isThumb1Only()</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00077">getPredicate()</a>.</p>

</div>
</div>
<a class="anchor" id="a0debe027a783e78a5f39b947544af5dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ARMBaseInstrInfo::breakPartialRegDependency </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>OpNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04300">4300</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00324">llvm::AddDefaultPred()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00083">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01635">llvm::MachineInstr::addRegisterKilled()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00223">llvm::BuildMI()</a>, <a class="el" href="MachineOperand_8h_source.html#l00259">llvm::MachineOperand::getReg()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00280">llvm::TargetRegisterInfo::isPhysicalRegister()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00468">llvm::MCRegisterInfo::isSuperRegister()</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00035">llvm::A64CC::MI</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04238">getPartialRegUpdateClearance()</a>, and <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00180">isProfitableToDupForIfCvt()</a>.</p>

</div>
</div>
<a class="anchor" id="a0b5a16398cb19bdffa7cd4b7af7a2a1b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::ARMBaseInstrInfo::canCauseFpMLxStall </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>canCauseFpMLxStall - Return true if an instruction of the specified opcode will cause stalls when scheduled after (within 4-cycle window) a fp MLA / MLS instruction. </p>

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00314">314</a> of file <a class="el" href="ARMBaseInstrInfo_8h_source.html">ARMBaseInstrInfo.h</a>.</p>

<p>References <a class="el" href="SmallSet_8h_source.html#l00048">llvm::SmallSet&lt; T, N, C &gt;::count()</a>, and <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04338">isSwiftFastImmShift()</a>.</p>

<p>Referenced by <a class="el" href="ARMHazardRecognizer_8cpp_source.html#l00035">llvm::ARMHazardRecognizer::getHazardType()</a>.</p>

</div>
</div>
<a class="anchor" id="a20040085a4f150b9352bc72cfcf91f0c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * ARMBaseInstrInfo::commuteInstruction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>NewMI</em> = <code><a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>commuteInstruction - Handle commutable instructions. </p>

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01644">1644</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="ARMBaseInfo_8h_source.html#l00044">llvm::ARMCC::AL</a>, <a class="el" href="Target_2PowerPC_2README_8txt_source.html#l00247">CC</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00119">llvm::TargetInstrInfo::commuteInstruction()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01082">llvm::MachineInstr::findFirstPredOperandIdx()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01619">llvm::getInstrPredicate()</a>, <a class="el" href="MachineInstr_8h_source.html#l00261">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOperand()</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00047">llvm::ARMCC::getOppositeCondition()</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00035">llvm::A64CC::MI</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00077">getPredicate()</a>.</p>

</div>
</div>
<a class="anchor" id="a3fca5a9f6d55a922e6c5890e1630bd0b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * ARMBaseInstrInfo::convertToThreeAddress </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html#a340712de3e78fec11c338735cab17df7">MachineFunction::iterator</a> &amp;&#160;</td>
          <td class="paramname"><em>MFI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> &amp;&#160;</td>
          <td class="paramname"><em>MBBI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LiveVariables.html">LiveVariables</a> *&#160;</td>
          <td class="paramname"><em>LV</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00122">122</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstrBuilder_8h_source.html#l00083">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00064">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00237">llvm::ARMII::AddrMode2</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00238">llvm::ARMII::AddrMode3</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00325">llvm::ARMII::AddrModeMask</a>, <a class="el" href="LiveVariables_8h_source.html#l00234">llvm::LiveVariables::addVirtualRegisterDead()</a>, <a class="el" href="LiveVariables_8h_source.html#l00198">llvm::LiveVariables::addVirtualRegisterKilled()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00223">llvm::BuildMI()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp.html#ac0d783c80fd0f6ac590557c9d09bf5b4">EnableARM3Addr</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00413">llvm::ARM_AM::getAM2Offset()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00416">llvm::ARM_AM::getAM2Op()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00419">llvm::ARM_AM::getAM2ShiftOpc()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00447">llvm::ARM_AM::getAM3Offset()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00450">llvm::ARM_AM::getAM3Op()</a>, <a class="el" href="MachineInstr_8h_source.html#l00244">llvm::MachineInstr::getDebugLoc()</a>, <a class="el" href="MachineInstr_8h_source.html#l00257">llvm::MachineInstr::getDesc()</a>, <a class="el" href="MachineOperand_8h_source.html#l00402">llvm::MachineOperand::getImm()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00190">llvm::MCInstrDesc::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00265">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00261">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00119">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00259">llvm::MachineOperand::getReg()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00171">llvm::ARM_AM::getSOImmVal()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00112">llvm::ARM_AM::getSORegOpc()</a>, <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a4600f410854a2540949d8bfb93c9c348">getUnindexedOpcode()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00085">llvm::LiveVariables::getVarInfo()</a>, <a class="el" href="Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00331">llvm::ARMII::IndexModeMask</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00229">llvm::ARMII::IndexModePost</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00228">llvm::ARMII::IndexModePre</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00330">llvm::ARMII::IndexModeShift</a>, <a class="el" href="MachineOperand_8h_source.html#l00284">llvm::MachineOperand::isDead()</a>, <a class="el" href="MachineOperand_8h_source.html#l00274">llvm::MachineOperand::isDef()</a>, <a class="el" href="MachineOperand_8h_source.html#l00289">llvm::MachineOperand::isKill()</a>, <a class="el" href="MachineOperand_8h_source.html#l00224">llvm::MachineOperand::isReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00269">llvm::MachineOperand::isUse()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00287">llvm::TargetRegisterInfo::isVirtualRegister()</a>, <a class="el" href="Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j()</a>, <a class="el" href="LiveVariables_8h_source.html#l00089">llvm::LiveVariables::VarInfo::Kills</a>, <a class="el" href="ErrorHandling_8h_source.html#l00103">llvm_unreachable</a>, <a class="el" href="MachineInstr_8h_source.html#l00479">llvm::MachineInstr::mayStore()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00035">llvm::A64CC::MI</a>, <a class="el" href="MachineInstr_8h_source.html#l00724">llvm::MachineInstr::readsRegister()</a>, <a class="el" href="LiveVariables_8h_source.html#l00094">llvm::LiveVariables::VarInfo::removeKill()</a>, <a class="el" href="MachineOperand_8h_source.html#l00373">llvm::MachineOperand::setIsDead()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00037">llvm::ARM_AM::sub</a>, and <a class="el" href="MCInstrDesc_8h_source.html#l00145">llvm::MCInstrDesc::TSFlags</a>.</p>

</div>
</div>
<a class="anchor" id="a35dd53987c8b93e87a384016981da7b5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ARMBaseInstrInfo::copyPhysReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a>&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>DestReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>KillSrc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reimplemented in <a class="el" href="classllvm_1_1Thumb2InstrInfo.html#a2aa3bf1e5c623e301e1a613521bc64b4">llvm::Thumb2InstrInfo</a>, and <a class="el" href="classllvm_1_1Thumb1InstrInfo.html#aafb64c7659fb84f37e8f2c31c87d7086">llvm::Thumb1InstrInfo</a>.</p>

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00650">650</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00329">llvm::AddDefaultCC()</a>, <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00324">llvm::AddDefaultPred()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00064">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01760">llvm::MachineInstr::addRegisterDefined()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01635">llvm::MachineInstr::addRegisterKilled()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00223">llvm::BuildMI()</a>, <a class="el" href="SmallSet_8h_source.html#l00048">llvm::SmallSet&lt; T, N, C &gt;::count()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00389">llvm::getKillRegState()</a>, <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#aead1976618a69142c927e6abe9b307f5">getRegisterInfo()</a>, <a class="el" href="MCRegisterInfo_8cpp_source.html#l00026">llvm::MCRegisterInfo::getSubReg()</a>, <a class="el" href="Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="SmallSet_8h_source.html#l00059">llvm::SmallSet&lt; T, N, C &gt;::insert()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00321">llvm::ARMSubtarget::isThumb2()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00394">llvm::TargetRegisterInfo::regsOverlap()</a>.</p>

<p>Referenced by <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00114">llvm::Thumb2InstrInfo::copyPhysReg()</a>, and <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00077">getPredicate()</a>.</p>

</div>
</div>
<a class="anchor" id="a9c01fd3652ae10236d146126f5675d6e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> * ARMBaseInstrInfo::CreateTargetHazardRecognizer </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1TargetMachine.html">TargetMachine</a> *&#160;</td>
          <td class="paramname"><em>TM</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00104">104</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="TargetInstrInfo_8cpp_source.html#l00589">llvm::TargetInstrInfo::CreateTargetHazardRecognizer()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00114">CreateTargetPostRAHazardRecognizer()</a>, and <a class="el" href="Target_2TargetMachine_8h_source.html#l00155">llvm::TargetMachine::getInstrItineraryData()</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00090">ARMBaseInstrInfo()</a>, and <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00050">getSubtarget()</a>.</p>

</div>
</div>
<a class="anchor" id="aa0b30db333ad5cc528fc7fcd8bf95298"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> * ARMBaseInstrInfo::CreateTargetPostRAHazardRecognizer </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *&#160;</td>
          <td class="paramname"><em>II</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00114">114</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="TargetInstrInfo_8cpp_source.html#l00605">llvm::TargetInstrInfo::CreateTargetPostRAHazardRecognizer()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00264">llvm::ARMSubtarget::hasVFP2()</a>, and <a class="el" href="ARMSubtarget_8h_source.html#l00321">llvm::ARMSubtarget::isThumb2()</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00104">CreateTargetHazardRecognizer()</a>, and <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00050">getSubtarget()</a>.</p>

</div>
</div>
<a class="anchor" id="a38656e57fa67b381c0aa737611bcf2bb"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool ARMBaseInstrInfo::DefinesPredicate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::vector&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Pred</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00502">502</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineOperand_8h_source.html#l00461">llvm::MachineOperand::clobbersPhysReg()</a>, <a class="el" href="MachineInstr_8h_source.html#l00265">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00259">llvm::MachineOperand::getReg()</a>, <a class="el" href="Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineOperand_8h_source.html#l00274">llvm::MachineOperand::isDef()</a>, <a class="el" href="MachineOperand_8h_source.html#l00224">llvm::MachineOperand::isReg()</a>, and <a class="el" href="MachineOperand_8h_source.html#l00248">llvm::MachineOperand::isRegMask()</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00077">getPredicate()</a>.</p>

</div>
</div>
<a class="anchor" id="a7f0f76df06e615446a45a3f59114036e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * ARMBaseInstrInfo::duplicate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>Orig</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01305">1305</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="TargetInstrInfo_8cpp_source.html#l00328">llvm::TargetInstrInfo::duplicate()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01234">duplicateCPV()</a>, <a class="el" href="MachineOperand_8h_source.html#l00422">llvm::MachineOperand::getIndex()</a>, <a class="el" href="MachineInstr_8h_source.html#l00261">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOperand()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00035">llvm::A64CC::MI</a>, <a class="el" href="MachineOperand_8h_source.html#l00488">llvm::MachineOperand::setImm()</a>, and <a class="el" href="MachineOperand_8h_source.html#l00500">llvm::MachineOperand::setIndex()</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00077">getPredicate()</a>.</p>

</div>
</div>
<a class="anchor" id="a6a12c22fdf82f1afa6a18b9248ea8ad5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool ARMBaseInstrInfo::expandPostRAPseudo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01165">1165</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00324">llvm::AddDefaultPred()</a>, <a class="el" href="Debug_8cpp_source.html#l00101">llvm::dbgs()</a>, <a class="el" href="Debug_8h_source.html#l00097">DEBUG</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01053">llvm::MachineInstr::findRegisterDefOperandIdx()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00457">llvm::TargetRegisterInfo::getMatchingSuperReg()</a>, <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#aead1976618a69142c927e6abe9b307f5">getRegisterInfo()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00032">llvm::RegState::Implicit</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00256">llvm::ARMSubtarget::isCortexA15()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00035">llvm::A64CC::MI</a>, and <a class="el" href="ARMBaseInstrInfo_8cpp.html#a66bb217193a5d63a232f9708683397a2">WidenVMOVS</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00077">getPredicate()</a>.</p>

</div>
</div>
<a class="anchor" id="ad4671e176ed51a20fd0ceb8090b37284"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool ARMBaseInstrInfo::FoldImmediate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>UseMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>DefMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>FoldImmediate - 'Reg' is known to be defined by a move immediate instruction, try to fold the immediate into the use instruction. </p>

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02462">2462</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00329">llvm::AddDefaultCC()</a>, <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00324">llvm::AddDefaultPred()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00083">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00064">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00223">llvm::BuildMI()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00112">llvm::MachineOperand::ChangeToImmediate()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00104">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00846">llvm::MachineInstr::eraseFromParent()</a>, <a class="el" href="MachineInstr_8h_source.html#l00244">llvm::MachineInstr::getDebugLoc()</a>, <a class="el" href="MachineInstr_8h_source.html#l00257">llvm::MachineInstr::getDesc()</a>, <a class="el" href="MachineOperand_8h_source.html#l00402">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00389">llvm::getKillRegState()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00190">llvm::MCInstrDesc::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00261">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00119">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00259">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00342">llvm::MachineRegisterInfo::getRegClass()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00201">llvm::ARM_AM::getSOImmTwoPartFirst()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00207">llvm::ARM_AM::getSOImmTwoPartSecond()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00362">llvm::ARM_AM::getT2SOImmTwoPartFirst()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00379">llvm::ARM_AM::getT2SOImmTwoPartSecond()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00327">llvm::MachineRegisterInfo::hasOneNonDBGUse()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00215">llvm::MCInstrDesc::hasOptionalDef()</a>, <a class="el" href="MachineOperand_8h_source.html#l00284">llvm::MachineOperand::isDead()</a>, <a class="el" href="MachineOperand_8h_source.html#l00226">llvm::MachineOperand::isImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00289">llvm::MachineOperand::isKill()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00188">llvm::ARM_AM::isSOImmTwoPartVal()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00335">llvm::ARM_AM::isT2SOImmTwoPartVal()</a>, <a class="el" href="MachineInstr_8h_source.html#l00984">llvm::MachineInstr::setDesc()</a>, <a class="el" href="MachineOperand_8h_source.html#l00367">llvm::MachineOperand::setIsKill()</a>, and <a class="el" href="MachineInstr_8cpp_source.html#l00049">llvm::MachineOperand::setReg()</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00180">isProfitableToDupForIfCvt()</a>.</p>

</div>
</div>
<a class="anchor" id="a278c93c1960c02f4498f108ece45d7c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::pair&lt; uint16_t, uint16_t &gt; ARMBaseInstrInfo::getExecutionDomain </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VFP/NEON execution domains. </p>

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03942">3942</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="ARMBaseInfo_8h_source.html#l00424">llvm::ARMII::DomainMask</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00427">llvm::ARMII::DomainNEON</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00428">llvm::ARMII::DomainNEONA8</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00426">llvm::ARMII::DomainVFP</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03934">ExeGeneric</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03936">ExeNEON</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03935">ExeVFP</a>, <a class="el" href="MachineInstr_8h_source.html#l00257">llvm::MachineInstr::getDesc()</a>, <a class="el" href="MachineInstr_8h_source.html#l00261">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00437">isPredicated()</a>, and <a class="el" href="MCInstrDesc_8h_source.html#l00145">llvm::MCInstrDesc::TSFlags</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00180">isProfitableToDupForIfCvt()</a>.</p>

</div>
</div>
<a class="anchor" id="aa68427c1132a2d221976f7fb33892dbb"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned ARMBaseInstrInfo::GetInstSizeInBytes </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>GetInstSize - Returns the size of the specified <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a>.</p>
<p>GetInstSize - Return the size of the specified <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a>. </p>

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00550">550</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="TargetOpcodes_8h_source.html#l00091">llvm::TargetOpcode::BUNDLE</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00069">llvm::TargetOpcode::DBG_VALUE</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00029">llvm::TargetOpcode::EH_LABEL</a>, <a class="el" href="MachineInstr_8h_source.html#l00257">llvm::MachineInstr::getDesc()</a>, <a class="el" href="MachineOperand_8h_source.html#l00402">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00422">llvm::MachineOperand::getIndex()</a>, <a class="el" href="MachineFunction_8h_source.html#l00181">llvm::MachineFunction::getJumpTableInfo()</a>, <a class="el" href="MachineJumpTableInfo_8h_source.html#l00099">llvm::MachineJumpTableInfo::getJumpTables()</a>, <a class="el" href="Target_2TargetMachine_8h_source.html#l00127">llvm::TargetMachine::getMCAsmInfo()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00542">getNumJTEntries()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00190">llvm::MCInstrDesc::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00261">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00119">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00576">llvm::MCInstrDesc::getSize()</a>, <a class="el" href="MachineOperand_8h_source.html#l00452">llvm::MachineOperand::getSymbolName()</a>, <a class="el" href="MachineFunction_8h_source.html#l00163">llvm::MachineFunction::getTarget()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00052">llvm::TargetOpcode::IMPLICIT_DEF</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00513">llvm::ISD::INLINEASM</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00229">llvm::MachineBasicBlock::instr_end()</a>, <a class="el" href="MachineInstr_8h_source.html#l00628">llvm::MachineInstr::isLabel()</a>, <a class="el" href="MachineInstr_8h_source.html#l00404">llvm::MachineInstr::isPredicable()</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00035">llvm::TargetOpcode::KILL</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00035">llvm::A64CC::MI</a>, and <a class="el" href="TargetOpcodes_8h_source.html#l00028">llvm::TargetOpcode::PROLOG_LABEL</a>.</p>

<p>Referenced by <a class="el" href="ARMFrameLowering_8cpp_source.html#l01036">GetFunctionSizeInBytes()</a>, and <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00077">getPredicate()</a>.</p>

</div>
</div>
<a class="anchor" id="a3a817fefcff152330fc8a08abf4d13f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned ARMBaseInstrInfo::getNumLDMAddresses </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the number of addresses by LDM or VLDM or zero for unknown. </p>

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02823">2823</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="MachineInstr_8h_source.html#l00291">llvm::MachineInstr::memoperands_begin()</a>, and <a class="el" href="MachineInstr_8h_source.html#l00292">llvm::MachineInstr::memoperands_end()</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00180">isProfitableToDupForIfCvt()</a>.</p>

</div>
</div>
<a class="anchor" id="a212c0ddf63f28039bf73a4fbb46490ac"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned ARMBaseInstrInfo::getNumMicroOps </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *&#160;</td>
          <td class="paramname"><em>ItinData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02833">2833</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="TGLexer_8h_source.html#l00046">llvm::tgtok::Class</a>, <a class="el" href="MachineInstr_8h_source.html#l00257">llvm::MachineInstr::getDesc()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00198">llvm::MCInstrDesc::getNumDefs()</a>, <a class="el" href="MCInstrItineraries_8h_source.html#l00242">llvm::InstrItineraryData::getNumMicroOps()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02578">getNumMicroOpsSwiftLdSt()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00190">llvm::MCInstrDesc::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00265">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00181">llvm::MCInstrDesc::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00261">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MCInstrItineraries_8h_source.html#l00180">llvm::InstrItineraryData::getOperandCycle()</a>, <a class="el" href="MCInstrItineraries_8h_source.html#l00218">llvm::InstrItineraryData::getOperandLatency()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03470">getOperandLatency()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00570">llvm::MCInstrDesc::getSchedClass()</a>, <a class="el" href="MachineInstr_8h_source.html#l00297">llvm::MachineInstr::hasOneMemOperand()</a>, <a class="el" href="MCInstrItineraries_8h_source.html#l00197">llvm::InstrItineraryData::hasPipelineForwarding()</a>, <a class="el" href="Target_2README_8txt_source.html#l00549">int</a>, <a class="el" href="MCInstrItineraries_8h_source.html#l00132">llvm::InstrItineraryData::isEmpty()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00103">llvm_unreachable</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00367">llvm::MCInstrDesc::mayLoad()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00376">llvm::MCInstrDesc::mayStore()</a>, and <a class="el" href="MachineInstr_8h_source.html#l00291">llvm::MachineInstr::memoperands_begin()</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03561">getOperandLatency()</a>, and <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00180">isProfitableToDupForIfCvt()</a>.</p>

</div>
</div>
<a class="anchor" id="a669f02b480507a0b4305cffbdee1e7db"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> ARMBaseInstrInfo::getOperandLatency </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *&#160;</td>
          <td class="paramname"><em>ItinData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>DefMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>DefIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>UseMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>UseIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03470">3470</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03289">adjustDefLatency()</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00064">llvm::ARMISD::FMSTAT</a>, <a class="el" href="Function_8h_source.html#l00170">llvm::Function::getAttributes()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03233">getBundledDefMI()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03257">getBundledUseMI()</a>, <a class="el" href="MachineInstr_8h_source.html#l00257">llvm::MachineInstr::getDesc()</a>, <a class="el" href="MachineFunction_8h_source.html#l00151">llvm::MachineFunction::getFunction()</a>, <a class="el" href="MachineInstr_8h_source.html#l00261">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00119">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00259">llvm::MachineOperand::getReg()</a>, <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#aead1976618a69142c927e6abe9b307f5">getRegisterInfo()</a>, <a class="el" href="MachineInstr_8h_source.html#l00297">llvm::MachineInstr::hasOneMemOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00374">llvm::MachineInstr::isBranch()</a>, <a class="el" href="MachineInstr_8h_source.html#l00666">llvm::MachineInstr::isBundle()</a>, <a class="el" href="MachineInstr_8h_source.html#l00678">llvm::MachineInstr::isCopyLike()</a>, <a class="el" href="MCInstrItineraries_8h_source.html#l00132">llvm::InstrItineraryData::isEmpty()</a>, <a class="el" href="MachineOperand_8h_source.html#l00279">llvm::MachineOperand::isImplicit()</a>, <a class="el" href="MachineInstr_8h_source.html#l00650">llvm::MachineInstr::isImplicitDef()</a>, <a class="el" href="MachineInstr_8h_source.html#l00657">llvm::MachineInstr::isInsertSubreg()</a>, <a class="el" href="MachineInstr_8h_source.html#l00663">llvm::MachineInstr::isRegSequence()</a>, <a class="el" href="MachineInstr_8h_source.html#l00291">llvm::MachineInstr::memoperands_begin()</a>, and <a class="el" href="Attributes_8h_source.html#l00091">llvm::Attribute::OptimizeForSize</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02833">getNumMicroOps()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03561">getOperandLatency()</a>, and <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00180">isProfitableToDupForIfCvt()</a>.</p>

</div>
</div>
<a class="anchor" id="a475f0f63ab4761155f2c44be9a5b847c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> ARMBaseInstrInfo::getOperandLatency </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *&#160;</td>
          <td class="paramname"><em>ItinData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>DefNode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>DefIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>UseNode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>UseIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03561">3561</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03289">adjustDefLatency()</a>, <a class="el" href="TGLexer_8h_source.html#l00046">llvm::tgtok::Class</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01817">llvm::convertAddSubFlagsOpcode()</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00425">llvm::ARMII::DomainGeneral</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00424">llvm::ARMII::DomainMask</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00427">llvm::ARMII::DomainNEON</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00426">llvm::ARMII::DomainVFP</a>, <a class="el" href="Casting_8h_source.html#l00266">llvm::dyn_cast()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00413">llvm::ARM_AM::getAM2Offset()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00419">llvm::ARM_AM::getAM2ShiftOpc()</a>, <a class="el" href="MachineInstr_8h_source.html#l00257">llvm::MachineInstr::getDesc()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00389">llvm::SDNode::getMachineOpcode()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02833">getNumMicroOps()</a>, <a class="el" href="MCInstrItineraries_8h_source.html#l00242">llvm::InstrItineraryData::getNumMicroOps()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00181">llvm::MCInstrDesc::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00261">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00554">llvm::SDNode::getOperand()</a>, <a class="el" href="MCInstrItineraries_8h_source.html#l00180">llvm::InstrItineraryData::getOperandCycle()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03470">getOperandLatency()</a>, <a class="el" href="MachineInstr_8h_source.html#l00119">llvm::MachineInstr::getParent()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00570">llvm::MCInstrDesc::getSchedClass()</a>, <a class="el" href="MCInstrItineraries_8h_source.html#l00161">llvm::InstrItineraryData::getStageLatency()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00546">llvm::MCInstrDesc::hasImplicitDefOfPhysReg()</a>, <a class="el" href="MachineInstr_8h_source.html#l00297">llvm::MachineInstr::hasOneMemOperand()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00229">llvm::MachineBasicBlock::instr_end()</a>, <a class="el" href="MachineInstr_8h_source.html#l00666">llvm::MachineInstr::isBundle()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00232">llvm::MCInstrDesc::isCall()</a>, <a class="el" href="MachineInstr_8h_source.html#l00678">llvm::MachineInstr::isCopyLike()</a>, <a class="el" href="MCInstrItineraries_8h_source.html#l00132">llvm::InstrItineraryData::isEmpty()</a>, <a class="el" href="MachineInstr_8h_source.html#l00650">llvm::MachineInstr::isImplicitDef()</a>, <a class="el" href="MachineInstr_8h_source.html#l00657">llvm::MachineInstr::isInsertSubreg()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00384">llvm::SDNode::isMachineOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00663">llvm::MachineInstr::isRegSequence()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00030">llvm::ARM_AM::lsl</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00031">llvm::ARM_AM::lsr</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00367">llvm::MCInstrDesc::mayLoad()</a>, <a class="el" href="MachineInstr_8h_source.html#l00465">llvm::MachineInstr::mayLoad()</a>, <a class="el" href="MachineInstr_8h_source.html#l00291">llvm::MachineInstr::memoperands_begin()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01799">llvm::MachineSDNode::memoperands_begin()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01801">llvm::MachineSDNode::memoperands_empty()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00035">llvm::A64CC::MI</a>, <a class="el" href="MCModuleYAML_8cpp_source.html#l00056">MRI</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00139">llvm::MCInstrDesc::Opcode</a>, and <a class="el" href="MCInstrDesc_8h_source.html#l00145">llvm::MCInstrDesc::TSFlags</a>.</p>

</div>
</div>
<a class="anchor" id="af2434d76ef277359db5599e3549b691d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned ARMBaseInstrInfo::getPartialRegUpdateClearance </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>OpNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04238">4238</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04300">breakPartialRegDependency()</a>, <a class="el" href="MachineInstr_8h_source.html#l00753">llvm::MachineInstr::definesRegister()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01000">llvm::MachineInstr::findRegisterUseOperandIdx()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00457">llvm::TargetRegisterInfo::getMatchingSuperReg()</a>, <a class="el" href="MachineInstr_8h_source.html#l00261">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00259">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getSubReg()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00287">llvm::TargetRegisterInfo::isVirtualRegister()</a>, <a class="el" href="MachineOperand_8h_source.html#l00326">llvm::MachineOperand::readsReg()</a>, <a class="el" href="MachineInstr_8h_source.html#l00731">llvm::MachineInstr::readsVirtualRegister()</a>, and <a class="el" href="ARMBaseInstrInfo_8cpp.html#a19ef99d0c38ffb09797db37080cad260">SwiftPartialUpdateClearance</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00180">isProfitableToDupForIfCvt()</a>, and <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04032">setExecutionDomain()</a>.</p>

</div>
</div>
<a class="anchor" id="a5430efffaad594b2b38ce69dfebfc167"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a> llvm::ARMBaseInstrInfo::getPredicate </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00077">77</a> of file <a class="el" href="ARMBaseInstrInfo_8h_source.html">ARMBaseInstrInfo.h</a>.</p>

<p>References <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00772">AddDReg()</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00044">llvm::ARMCC::AL</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01413">areLoadsFromSameBasePtr()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01644">commuteInstruction()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00650">copyPhysReg()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00502">DefinesPredicate()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01305">duplicate()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01165">expandPostRAPseudo()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01082">llvm::MachineInstr::findFirstPredOperandIdx()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00062">llvm::ISD::FrameIndex</a>, <a class="el" href="MachineOperand_8h_source.html#l00402">llvm::MachineOperand::getImm()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00550">GetInstSizeInBytes()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01111">isLoadFromStackSlot()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01159">isLoadFromStackSlotPostFE()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00520">isPredicable()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01568">isProfitableToIfCvt()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01524">isSchedulingBoundary()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00920">isStoreToStackSlot()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00968">isStoreToStackSlotPostFE()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00975">loadRegFromStackSlot()</a>, <a class="el" href="MCModuleYAML_8cpp_source.html#l00056">MRI</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00454">PredicateInstruction()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01320">produceSameValue()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01277">reMaterialize()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01494">shouldScheduleLoadsNear()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00784">storeRegToStackSlot()</a>, and <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00476">SubsumesPredicate()</a>.</p>

<p>Referenced by <a class="el" href="ARMCodeEmitter_8cpp_source.html#l01807">convertNEONDataProcToThumb()</a>, <a class="el" href="ARMCodeEmitter_8cpp_source.html#l00370">llvm::createARMJITCodeEmitterPass()</a>, and <a class="el" href="ARMCodeEmitter_8cpp_source.html#l01252">getAddrModeUPBits()</a>.</p>

</div>
</div>
<a class="anchor" id="aead1976618a69142c927e6abe9b307f5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual const <a class="el" href="classllvm_1_1ARMBaseRegisterInfo.html">ARMBaseRegisterInfo</a>&amp; llvm::ARMBaseInstrInfo::getRegisterInfo </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classllvm_1_1Thumb2InstrInfo.html#a06fafb464989d316a8e841a80b710f2e">llvm::Thumb2InstrInfo</a>, <a class="el" href="classllvm_1_1ARMInstrInfo.html#a64a0ce3c870cf2dd64544f62c116b1ad">llvm::ARMInstrInfo</a>, and <a class="el" href="classllvm_1_1Thumb1InstrInfo.html#ae3e405229b7401fe4126e821455d6232">llvm::Thumb1InstrInfo</a>.</p>

<p>Referenced by <a class="el" href="ARMCodeEmitter_8cpp_source.html#l01807">convertNEONDataProcToThumb()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00650">copyPhysReg()</a>, <a class="el" href="ARMCodeEmitter_8cpp_source.html#l00370">llvm::createARMJITCodeEmitterPass()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01165">expandPostRAPseudo()</a>, <a class="el" href="ARMCodeEmitter_8cpp_source.html#l01252">getAddrModeUPBits()</a>, <a class="el" href="ARMExpandPseudoInsts_8cpp_source.html#l00350">GetDSubRegs()</a>, <a class="el" href="ARMHazardRecognizer_8cpp_source.html#l00035">llvm::ARMHazardRecognizer::getHazardType()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03470">getOperandLatency()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00975">loadRegFromStackSlot()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02228">optimizeCompareInstr()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04032">setExecutionDomain()</a>, and <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00784">storeRegToStackSlot()</a>.</p>

</div>
</div>
<a class="anchor" id="acd1aa5ca74e191974caa73958cb572b1"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a>&amp; llvm::ARMBaseInstrInfo::getSubtarget </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00050">50</a> of file <a class="el" href="ARMBaseInstrInfo_8h_source.html">ARMBaseInstrInfo.h</a>.</p>

<p>References <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00272">AnalyzeBranch()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00104">CreateTargetHazardRecognizer()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00114">CreateTargetPostRAHazardRecognizer()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00392">InsertBranch()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00437">isPredicated()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00035">llvm::A64CC::MI</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00363">RemoveBranch()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00431">ReverseBranchCondition()</a>, and <a class="el" href="SystemZISelLowering_8h_source.html#l00060">llvm::SystemZISD::TM</a>.</p>

<p>Referenced by <a class="el" href="ARMHazardRecognizer_8cpp_source.html#l00035">llvm::ARMHazardRecognizer::getHazardType()</a>, and <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00520">isPredicable()</a>.</p>

</div>
</div>
<a class="anchor" id="a4600f410854a2540949d8bfb93c9c348"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual unsigned llvm::ARMBaseInstrInfo::getUnindexedOpcode </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classllvm_1_1ARMInstrInfo.html#ae192b9300357ccbabb3b8766aadc4a53">llvm::ARMInstrInfo</a>, <a class="el" href="classllvm_1_1Thumb2InstrInfo.html#aa22c3099150c0bba2f930077e6af8f5d">llvm::Thumb2InstrInfo</a>, and <a class="el" href="classllvm_1_1Thumb1InstrInfo.html#aa0ce3ef71928566f1cfb8d48a8cb0f20">llvm::Thumb1InstrInfo</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00122">convertToThreeAddress()</a>.</p>

</div>
</div>
<a class="anchor" id="ac714982de3cf34a16018a1f48346b46d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool ARMBaseInstrInfo::hasNOP </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04334">4334</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>Referenced by <a class="el" href="ARMInstrInfo_8cpp_source.html#l00037">llvm::ARMInstrInfo::getNoopForMachoTarget()</a>.</p>

</div>
</div>
<a class="anchor" id="af9877c28008f47ddb22dd5103fb4221c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned ARMBaseInstrInfo::InsertBranch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>TBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>FBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a>&#160;</td>
          <td class="paramname"><em>DL</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00392">392</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstrBuilder_8h_source.html#l00083">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00098">llvm::MachineInstrBuilder::addMBB()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00064">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00044">llvm::ARMCC::AL</a>, <a class="el" href="Target_2ARM_2README_8txt_source.html#l00592">B</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00223">llvm::BuildMI()</a>, <a class="el" href="SmallVector_8h_source.html#l00056">llvm::SmallVectorBase::empty()</a>, <a class="el" href="MachineFunction_8h_source.html#l00236">llvm::MachineFunction::getInfo()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="AArch64Disassembler_8cpp_source.html#l00299">getReg()</a>, <a class="el" href="ARMMachineFunctionInfo_8h_source.html#l00142">llvm::ARMFunctionInfo::isThumb2Function()</a>, <a class="el" href="ARMMachineFunctionInfo_8h_source.html#l00140">llvm::ARMFunctionInfo::isThumbFunction()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00431">ReverseBranchCondition()</a>, and <a class="el" href="SmallVector_8h_source.html#l00127">llvm::SmallVectorTemplateCommon&lt; T &gt;::size()</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00050">getSubtarget()</a>.</p>

</div>
</div>
<a class="anchor" id="a077805003085f226c324aa660f324b77"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::ARMBaseInstrInfo::isFpMLxInstruction </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isFpMLxInstruction - Return true if the specified opcode is a fp MLA / MLS instruction. </p>

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00300">300</a> of file <a class="el" href="ARMBaseInstrInfo_8h_source.html">ARMBaseInstrInfo.h</a>.</p>

<p>References <a class="el" href="DenseMap_8h_source.html#l00103">llvm::DenseMapBase&lt; DerivedT, KeyT, ValueT, KeyInfoT &gt;::count()</a>.</p>

<p>Referenced by <a class="el" href="ARMHazardRecognizer_8cpp_source.html#l00035">llvm::ARMHazardRecognizer::getHazardType()</a>, and <a class="el" href="ARMISelDAGToDAG_8cpp_source.html#l00308">isScaledConstantInRange()</a>.</p>

</div>
</div>
<a class="anchor" id="ac7fe4651af293002937fbfcb61ddd28e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool ARMBaseInstrInfo::isFpMLxInstruction </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned &amp;&#160;</td>
          <td class="paramname"><em>MulOpc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned &amp;&#160;</td>
          <td class="paramname"><em>AddSubOpc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool &amp;&#160;</td>
          <td class="paramname"><em>NegAcc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool &amp;&#160;</td>
          <td class="paramname"><em>HasLane</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>isFpMLxInstruction - This version also returns the multiply opcode and the addition / subtraction opcode to expand to. Return true for 'HasLane' for the MLX instructions with an extra lane operand. </p>

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03907">3907</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00062">ARM_MLxEntry::AddSubOpc</a>, <a class="el" href="DenseMap_8h_source.html#l00057">llvm::DenseMapBase&lt; DenseMap&lt; KeyT, ValueT, KeyInfoT &gt;, KeyT, ValueT, KeyInfoT &gt;::end()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00064">ARM_MLxEntry::HasLane</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00061">ARM_MLxEntry::MulOpc</a>, and <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00063">ARM_MLxEntry::NegAcc</a>.</p>

</div>
</div>
<a class="anchor" id="abff9086798c2bcaa66812e6c574bd90d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned ARMBaseInstrInfo::isLoadFromStackSlot </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;&#160;</td>
          <td class="paramname"><em>FrameIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01111">1111</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineOperand_8h_source.html#l00402">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00422">llvm::MachineOperand::getIndex()</a>, <a class="el" href="MachineInstr_8h_source.html#l00261">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00259">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getSubReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00234">llvm::MachineOperand::isFI()</a>, <a class="el" href="MachineOperand_8h_source.html#l00226">llvm::MachineOperand::isImm()</a>, and <a class="el" href="MachineOperand_8h_source.html#l00224">llvm::MachineOperand::isReg()</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00077">getPredicate()</a>.</p>

</div>
</div>
<a class="anchor" id="a7b1e6e41a5fc03ef005bcf94bb01c1e0"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned ARMBaseInstrInfo::isLoadFromStackSlotPostFE </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;&#160;</td>
          <td class="paramname"><em>FrameIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01159">1159</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="NVPTXISelLowering_8h_source.html#l00053">llvm::NVPTXISD::Dummy</a>, and <a class="el" href="MachineInstr_8h_source.html#l00465">llvm::MachineInstr::mayLoad()</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00077">getPredicate()</a>.</p>

</div>
</div>
<a class="anchor" id="acaf4630ad9d642377ce6e5f81f190f13"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool ARMBaseInstrInfo::isPredicable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isPredicable - Return true if the specified instruction can be predicated. By default, this returns true for every instruction with a PredicateOperand. </p>

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00520">520</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="ARMBaseInfo_8h_source.html#l00424">llvm::ARMII::DomainMask</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00427">llvm::ARMII::DomainNEON</a>, <a class="el" href="MachineInstr_8h_source.html#l00257">llvm::MachineInstr::getDesc()</a>, <a class="el" href="MachineFunction_8h_source.html#l00236">llvm::MachineFunction::getInfo()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00542">getNumJTEntries()</a>, <a class="el" href="MachineInstr_8h_source.html#l00119">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00050">getSubtarget()</a>, <a class="el" href="MachineInstr_8h_source.html#l00404">llvm::MachineInstr::isPredicable()</a>, <a class="el" href="ARMMachineFunctionInfo_8h_source.html#l00142">llvm::ARMFunctionInfo::isThumb2Function()</a>, <a class="el" href="ARMFeatures_8h_source.html#l00022">llvm::isV8EligibleForIT()</a>, <a class="el" href="Compiler_8h_source.html#l00254">LLVM_ATTRIBUTE_NOINLINE</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00334">llvm::ARMSubtarget::restrictIT()</a>, and <a class="el" href="MCInstrDesc_8h_source.html#l00145">llvm::MCInstrDesc::TSFlags</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00077">getPredicate()</a>.</p>

</div>
</div>
<a class="anchor" id="a560919c1929f18364551547b0ecc2d98"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool ARMBaseInstrInfo::isPredicated </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00437">437</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="ARMBaseInfo_8h_source.html#l00044">llvm::ARMCC::AL</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01082">llvm::MachineInstr::findFirstPredOperandIdx()</a>, <a class="el" href="MachineOperand_8h_source.html#l00402">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00119">llvm::MachineInstr::getParent()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00229">llvm::MachineBasicBlock::instr_end()</a>, <a class="el" href="MachineInstr_8h_source.html#l00666">llvm::MachineInstr::isBundle()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00035">llvm::A64CC::MI</a>, and <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00454">PredicateInstruction()</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00272">AnalyzeBranch()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03942">getExecutionDomain()</a>, <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00050">getSubtarget()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02228">optimizeCompareInstr()</a>, and <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04032">setExecutionDomain()</a>.</p>

</div>
</div>
<a class="anchor" id="a11093cecb5ab3a76c16105375801bfbe"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool llvm::ARMBaseInstrInfo::isProfitableToDupForIfCvt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>NumCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a> &amp;&#160;</td>
          <td class="paramname"><em>Probability</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00180">180</a> of file <a class="el" href="ARMBaseInstrInfo_8h_source.html">ARMBaseInstrInfo.h</a>.</p>

<p>References <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02114">analyzeCompare()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01704">analyzeSelect()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04300">breakPartialRegDependency()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02462">FoldImmediate()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03942">getExecutionDomain()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02823">getNumLDMAddresses()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02833">getNumMicroOps()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03470">getOperandLatency()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04238">getPartialRegUpdateClearance()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01608">isProfitableToUnpredicate()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02228">optimizeCompareInstr()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01725">optimizeSelect()</a>, and <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04032">setExecutionDomain()</a>.</p>

</div>
</div>
<a class="anchor" id="adb19e2a68e21ee2ce55be54e3fbb025d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool ARMBaseInstrInfo::isProfitableToIfCvt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>NumCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>ExtraPredCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a> &amp;&#160;</td>
          <td class="paramname"><em>Probability</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01568">1568</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="BranchProbability_8h_source.html#l00042">llvm::BranchProbability::getDenominator()</a>, <a class="el" href="ARMSubtarget_8cpp_source.html#l00309">llvm::ARMSubtarget::getMispredictionPenalty()</a>, and <a class="el" href="BranchProbability_8h_source.html#l00041">llvm::BranchProbability::getNumerator()</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00077">getPredicate()</a>, and <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01524">isSchedulingBoundary()</a>.</p>

</div>
</div>
<a class="anchor" id="a14d26364ea542332d6c4484d0bf7d909"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool ARMBaseInstrInfo::isProfitableToIfCvt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>TMBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>NumT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>ExtraT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>FMBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>NumF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>ExtraF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a> &amp;&#160;</td>
          <td class="paramname"><em>Probability</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01584">1584</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="BranchProbability_8h_source.html#l00042">llvm::BranchProbability::getDenominator()</a>, <a class="el" href="ARMSubtarget_8cpp_source.html#l00309">llvm::ARMSubtarget::getMispredictionPenalty()</a>, and <a class="el" href="BranchProbability_8h_source.html#l00041">llvm::BranchProbability::getNumerator()</a>.</p>

</div>
</div>
<a class="anchor" id="a6f2ca6a38cd6b1657625eb46a0e2e54b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool ARMBaseInstrInfo::isProfitableToUnpredicate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>TMBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>FMBB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01608">1608</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="ARMSubtarget_8h_source.html#l00257">llvm::ARMSubtarget::isSwift()</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00180">isProfitableToDupForIfCvt()</a>.</p>

</div>
</div>
<a class="anchor" id="a72a76ed5a14368ed2d1811e110c0d38f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool ARMBaseInstrInfo::isSchedulingBoundary </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01524">1524</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8h_source.html#l00753">llvm::MachineInstr::definesRegister()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00238">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="MachineInstr_8h_source.html#l00349">llvm::MachineInstr::isCall()</a>, <a class="el" href="MachineInstr_8h_source.html#l00639">llvm::MachineInstr::isDebugValue()</a>, <a class="el" href="MachineInstr_8h_source.html#l00628">llvm::MachineInstr::isLabel()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01568">isProfitableToIfCvt()</a>, <a class="el" href="MachineInstr_8h_source.html#l00366">llvm::MachineInstr::isTerminator()</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00035">llvm::A64CC::MI</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00077">getPredicate()</a>.</p>

</div>
</div>
<a class="anchor" id="a2d2e6f4deb520324f1a4be87e20fe678"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned ARMBaseInstrInfo::isStoreToStackSlot </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;&#160;</td>
          <td class="paramname"><em>FrameIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00920">920</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineOperand_8h_source.html#l00402">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00422">llvm::MachineOperand::getIndex()</a>, <a class="el" href="MachineInstr_8h_source.html#l00261">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00259">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getSubReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00234">llvm::MachineOperand::isFI()</a>, <a class="el" href="MachineOperand_8h_source.html#l00226">llvm::MachineOperand::isImm()</a>, and <a class="el" href="MachineOperand_8h_source.html#l00224">llvm::MachineOperand::isReg()</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00077">getPredicate()</a>.</p>

</div>
</div>
<a class="anchor" id="af3d8d6235c7bc8027782455f8506e9fb"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned ARMBaseInstrInfo::isStoreToStackSlotPostFE </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;&#160;</td>
          <td class="paramname"><em>FrameIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00968">968</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="NVPTXISelLowering_8h_source.html#l00053">llvm::NVPTXISD::Dummy</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00975">loadRegFromStackSlot()</a>, and <a class="el" href="MachineInstr_8h_source.html#l00479">llvm::MachineInstr::mayStore()</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00077">getPredicate()</a>.</p>

</div>
</div>
<a class="anchor" id="aae231619c97165f218132704f3ba84cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool ARMBaseInstrInfo::isSwiftFastImmShift </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Returns true if the instruction has a shift by immediate that can be executed in one cycle less. </p>

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04338">4338</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineOperand_8h_source.html#l00402">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00265">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOperand()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00115">llvm::ARM_AM::getSORegOffset()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00118">llvm::ARM_AM::getSORegShOp()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00030">llvm::ARM_AM::lsl</a>, and <a class="el" href="ARMAddressingModes_8h_source.html#l00031">llvm::ARM_AM::lsr</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00314">canCauseFpMLxStall()</a>.</p>

</div>
</div>
<a class="anchor" id="addb6fc7e52f4fd59156260c2531298a4"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ARMBaseInstrInfo::loadRegFromStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MBBI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>DestReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>FrameIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reimplemented in <a class="el" href="classllvm_1_1Thumb2InstrInfo.html#a14b353a9a1740c0e51a0ad9e36285db9">llvm::Thumb2InstrInfo</a>, and <a class="el" href="classllvm_1_1Thumb1InstrInfo.html#a9f4a95a02ddf8d7a34e3b31a5e2214dc">llvm::Thumb1InstrInfo</a>.</p>

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00975">975</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00324">llvm::AddDefaultPred()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00772">AddDReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00104">llvm::MachineInstrBuilder::addFrameIndex()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00083">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00154">llvm::MachineInstrBuilder::addMemOperand()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00064">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="ARMSubtarget_8cpp.html#a4bd80d4e433d9f72af26b364036900dc">Align</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00223">llvm::BuildMI()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00039">llvm::RegState::DefineNoRead</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00238">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00404">llvm::MachinePointerInfo::getFixedStack()</a>, <a class="el" href="MachineFunction_8h_source.html#l00174">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00224">llvm::MachineFunction::getMachineMemOperand()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00361">llvm::MachineFrameInfo::getObjectAlignment()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00347">llvm::MachineFrameInfo::getObjectSize()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#aead1976618a69142c927e6abe9b307f5">getRegisterInfo()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00087">llvm::TargetRegisterClass::getSize()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00246">llvm::ARMSubtarget::hasV5TEOps()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00040">llvm::RegState::ImplicitDefine</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00280">llvm::TargetRegisterInfo::isPhysicalRegister()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00103">llvm_unreachable</a>, and <a class="el" href="MachineMemOperand_8h_source.html#l00093">llvm::MachineMemOperand::MOLoad</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00077">getPredicate()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00968">isStoreToStackSlotPostFE()</a>, and <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00170">llvm::Thumb2InstrInfo::loadRegFromStackSlot()</a>.</p>

</div>
</div>
<a class="anchor" id="adef1e2c652a11005d506082dea2f0723"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool ARMBaseInstrInfo::optimizeCompareInstr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>CmpInstr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>SrcReg2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>CmpMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>CmpValue</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>optimizeCompareInstr - Convert the instruction to set the zero flag so that we can remove a "comparison with zero"; Remove a redundant CMP instruction if the flags can be updated in the same way by an earlier instruction such as SUB.</p>
<p>optimizeCompareInstr - Convert the instruction supplying the argument to the comparison into one that sets the zero bit in the flags register; Remove a redundant Compare instruction if an earlier instruction can set the flags in the same way as Compare. E.g. SUBrr(r1,r2) and CMPrr(r1,r2). We also handle the case where two operands are swapped: SUBrr(r1,r2) and CMPrr(r2,r1), by updating the condition code of instructions which use the flags. </p>

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02228">2228</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="ARMBaseInfo_8h_source.html#l00044">llvm::ARMCC::AL</a>, <a class="el" href="Target_2ARM_2README_8txt_source.html#l00592">B</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00236">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="Target_2PowerPC_2README_8txt_source.html#l00247">CC</a>, <a class="el" href="MachineOperand_8h_source.html#l00461">llvm::MachineOperand::clobbersPhysReg()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00238">llvm::MachineBasicBlock::end()</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00030">llvm::ARMCC::EQ</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00846">llvm::MachineInstr::eraseFromParent()</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00040">llvm::ARMCC::GE</a>, <a class="el" href="MachineOperand_8h_source.html#l00402">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00265">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00261">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00119">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00259">llvm::MachineOperand::getReg()</a>, <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#aead1976618a69142c927e6abe9b307f5">getRegisterInfo()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02176">getSwappedCondition()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00319">llvm::MachineRegisterInfo::getUniqueVRegDef()</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00042">llvm::ARMCC::GT</a>, <a class="el" href="Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="MachineOperand_8h_source.html#l00274">llvm::MachineOperand::isDef()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00437">isPredicated()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02197">isRedundantFlagInstr()</a>, <a class="el" href="MachineOperand_8h_source.html#l00224">llvm::MachineOperand::isReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00248">llvm::MachineOperand::isRegMask()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02148">isSuitableForMask()</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00043">llvm::ARMCC::LE</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00041">llvm::ARMCC::LT</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00035">llvm::A64CC::MI</a>, <a class="el" href="MachineInstr_8h_source.html#l00760">llvm::MachineInstr::modifiesRegister()</a>, <a class="el" href="SmallVector_8h_source.html#l00236">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back()</a>, <a class="el" href="MachineInstr_8h_source.html#l00724">llvm::MachineInstr::readsRegister()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00091">llvm::MachineOperand::setIsDef()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00049">llvm::MachineOperand::setReg()</a>, <a class="el" href="SmallVector_8h_source.html#l00127">llvm::SmallVectorTemplateCommon&lt; T &gt;::size()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00276">llvm::MachineBasicBlock::succ_begin()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00278">llvm::MachineBasicBlock::succ_end()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00257">llvm::MachineRegisterInfo::use_begin()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00260">llvm::MachineRegisterInfo::use_end()</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00037">llvm::ARMCC::VC</a>, and <a class="el" href="ARMBaseInfo_8h_source.html#l00036">llvm::ARMCC::VS</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00180">isProfitableToDupForIfCvt()</a>, and <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02197">isRedundantFlagInstr()</a>.</p>

</div>
</div>
<a class="anchor" id="ad7fb4301e268000e3204e2364b036ba0"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * ARMBaseInstrInfo::optimizeSelect </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>PreferFalse</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01725">1725</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00329">llvm::AddDefaultCC()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00083">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00166">llvm::MachineInstrBuilder::addOperand()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00223">llvm::BuildMI()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01668">canFoldIntoMOVCC()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00052">llvm::MachineRegisterInfo::constrainRegClass()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00846">llvm::MachineInstr::eraseFromParent()</a>, <a class="el" href="MachineInstr_8h_source.html#l00244">llvm::MachineInstr::getDebugLoc()</a>, <a class="el" href="MachineInstr_8h_source.html#l00257">llvm::MachineInstr::getDesc()</a>, <a class="el" href="MachineOperand_8h_source.html#l00402">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00265">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00261">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOperand()</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00047">llvm::ARMCC::getOppositeCondition()</a>, <a class="el" href="MachineInstr_8h_source.html#l00119">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00259">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00342">llvm::MachineRegisterInfo::getRegClass()</a>, <a class="el" href="MachineFunction_8h_source.html#l00167">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="MachineInstr_8h_source.html#l00334">llvm::MachineInstr::hasOptionalDef()</a>, <a class="el" href="Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00035">llvm::A64CC::MI</a>, <a class="el" href="MCModuleYAML_8cpp_source.html#l00056">MRI</a>, <a class="el" href="MachineOperand_8h_source.html#l00362">llvm::MachineOperand::setImplicit()</a>, and <a class="el" href="MachineInstr_8cpp_source.html#l01112">llvm::MachineInstr::tieOperands()</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00180">isProfitableToDupForIfCvt()</a>.</p>

</div>
</div>
<a class="anchor" id="a9800adf4989a461d0d592c3b66e25926"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool ARMBaseInstrInfo::PredicateInstruction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Pred</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00454">454</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8cpp_source.html#l01082">llvm::MachineInstr::findFirstPredOperandIdx()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01631">llvm::getMatchingCondBranchOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00261">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00119">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="AArch64Disassembler_8cpp_source.html#l00299">getReg()</a>, <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00345">llvm::isUncondBranchOpcode()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00035">llvm::A64CC::MI</a>, <a class="el" href="MachineInstr_8h_source.html#l00984">llvm::MachineInstr::setDesc()</a>, <a class="el" href="MachineOperand_8h_source.html#l00488">llvm::MachineOperand::setImm()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00049">llvm::MachineOperand::setReg()</a>, and <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00476">SubsumesPredicate()</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00077">getPredicate()</a>, and <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00437">isPredicated()</a>.</p>

</div>
</div>
<a class="anchor" id="a6433e8a167a4ca274cedaf951140ae78"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool ARMBaseInstrInfo::produceSameValue </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01320">1320</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineConstantPool_8h_source.html#l00079">llvm::MachineConstantPoolEntry::ConstVal</a>, <a class="el" href="MachineFunction_8h_source.html#l00192">llvm::MachineFunction::getConstantPool()</a>, <a class="el" href="MachineConstantPool_8h_source.html#l00161">llvm::MachineConstantPool::getConstants()</a>, <a class="el" href="MachineOperand_8h_source.html#l00428">llvm::MachineOperand::getGlobal()</a>, <a class="el" href="MachineOperand_8h_source.html#l00422">llvm::MachineOperand::getIndex()</a>, <a class="el" href="MachineInstr_8h_source.html#l00265">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MachineOperand_8h_source.html#l00445">llvm::MachineOperand::getOffset()</a>, <a class="el" href="MachineInstr_8h_source.html#l00261">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00119">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00259">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00308">llvm::MachineRegisterInfo::getVRegDef()</a>, <a class="el" href="ARMConstantPoolValue_8cpp_source.html#l00075">llvm::ARMConstantPoolValue::hasSameValue()</a>, <a class="el" href="Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineInstr_8h_source.html#l00591">llvm::MachineInstr::IgnoreVRegDefs</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00170">llvm::MachineOperand::isIdenticalTo()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00773">llvm::MachineInstr::isIdenticalTo()</a>, <a class="el" href="MachineConstantPool_8h_source.html#l00100">llvm::MachineConstantPoolEntry::isMachineConstantPoolEntry()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00287">llvm::TargetRegisterInfo::isVirtualRegister()</a>, <a class="el" href="MachineConstantPool_8h_source.html#l00080">llvm::MachineConstantPoolEntry::MachineCPVal</a>, and <a class="el" href="classllvm_1_1MachineConstantPoolEntry.html#ac005279a712a5b0912499dcb7d88b398">llvm::MachineConstantPoolEntry::Val</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00077">getPredicate()</a>.</p>

</div>
</div>
<a class="anchor" id="a668a990d85d825c156b84fbb732580f1"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ARMBaseInstrInfo::reMaterialize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>DestReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>SubIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>Orig</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01277">1277</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstrBuilder_8h_source.html#l00109">llvm::MachineInstrBuilder::addConstantPoolIndex()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00083">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00223">llvm::BuildMI()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00184">llvm::MachineFunction::CloneMachineInstr()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01234">duplicateCPV()</a>, <a class="el" href="MachineInstr_8h_source.html#l00244">llvm::MachineInstr::getDebugLoc()</a>, <a class="el" href="MachineOperand_8h_source.html#l00422">llvm::MachineOperand::getIndex()</a>, <a class="el" href="MachineInstr_8h_source.html#l00261">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00259">llvm::MachineOperand::getReg()</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#a8d02c1e6ef20f42c10d6f4e7234efd61">llvm::MachineBasicBlock::insert()</a>, <a class="el" href="MachineInstr_8h_source.html#l00291">llvm::MachineInstr::memoperands_begin()</a>, <a class="el" href="MachineInstr_8h_source.html#l00292">llvm::MachineInstr::memoperands_end()</a>, <a class="el" href="MachineInstr_8h_source.html#l01003">llvm::MachineInstr::setMemRefs()</a>, and <a class="el" href="MachineInstr_8cpp_source.html#l01202">llvm::MachineInstr::substituteRegister()</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01234">duplicateCPV()</a>, and <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00077">getPredicate()</a>.</p>

</div>
</div>
<a class="anchor" id="a7c457dd5fa38d890e08f9d13d0568695"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned ARMBaseInstrInfo::RemoveBranch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00363">363</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineBasicBlock_8h_source.html#l00236">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00238">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00350">llvm::isCondBranchOpcode()</a>, and <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00345">llvm::isUncondBranchOpcode()</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00050">getSubtarget()</a>.</p>

</div>
</div>
<a class="anchor" id="af9311056876c08a7e186b82a89c6486e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool ARMBaseInstrInfo::ReverseBranchCondition </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Cond</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00431">431</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="Target_2PowerPC_2README_8txt_source.html#l00247">CC</a>, and <a class="el" href="ARMBaseInfo_8h_source.html#l00047">llvm::ARMCC::getOppositeCondition()</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00050">getSubtarget()</a>, and <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00392">InsertBranch()</a>.</p>

</div>
</div>
<a class="anchor" id="aaed0effffa1cd7a0da7e544a115f9333"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ARMBaseInstrInfo::setExecutionDomain </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Domain</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04032">4032</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00324">llvm::AddDefaultPred()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00083">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00064">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00223">llvm::BuildMI()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00031">llvm::RegState::Define</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03936">ExeNEON</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03973">getCorrespondingDRegAndLane()</a>, <a class="el" href="MachineInstr_8h_source.html#l00244">llvm::MachineInstr::getDebugLoc()</a>, <a class="el" href="MachineInstr_8h_source.html#l00257">llvm::MachineInstr::getDesc()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04003">getImplicitSPRUseForDPRUse()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00190">llvm::MCInstrDesc::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00261">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00119">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04238">getPartialRegUpdateClearance()</a>, <a class="el" href="MachineOperand_8h_source.html#l00259">llvm::MachineOperand::getReg()</a>, <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#aead1976618a69142c927e6abe9b307f5">getRegisterInfo()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00395">llvm::getUndefRegState()</a>, <a class="el" href="Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00032">llvm::RegState::Implicit</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00437">isPredicated()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00103">llvm_unreachable</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00035">llvm::A64CC::MI</a>, <a class="el" href="MachineInstr_8h_source.html#l00724">llvm::MachineInstr::readsRegister()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00717">llvm::MachineInstr::RemoveOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00984">llvm::MachineInstr::setDesc()</a>, and <a class="el" href="MachineInstrBuilder_8h_source.html#l00035">llvm::RegState::Undef</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00180">isProfitableToDupForIfCvt()</a>.</p>

</div>
</div>
<a class="anchor" id="a72e850cfadc5522018e5cc1f27429232"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool ARMBaseInstrInfo::shouldScheduleLoadsNear </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Load1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Load2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Offset1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Offset2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>NumLoads</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>shouldScheduleLoadsNear - This is a used by the pre-regalloc scheduler to determine (in conjunction with areLoadsFromSameBasePtr) if two loads should be scheduled togther. On some targets if two loads are loading from addresses in the same cache line, it's better if they are scheduled together. This function takes two integers that represent the load offsets from the common base address. It returns true if it decides it's desirable to schedule the two loads together. "NumLoads" is the number of loads that have already been scheduled after Load1.</p>
<p>shouldScheduleLoadsNear - This is a used by the pre-regalloc scheduler to determine (in conjunction with areLoadsFromSameBasePtr) if two loads should be scheduled togther. On some targets if two loads are loading from addresses in the same cache line, it's better if they are scheduled together. This function takes two integers that represent the load offsets from the common base address. It returns true if it decides it's desirable to schedule the two loads together. "NumLoads" is the number of loads that have already been scheduled after Load1.</p>
<p>FIXME: remove this in favor of the <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> interface once pre-RA-sched is permanently disabled. </p>

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01494">1494</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="SelectionDAGNodes_8h_source.html#l00389">llvm::SDNode::getMachineOpcode()</a>, and <a class="el" href="ARMSubtarget_8h_source.html#l00320">llvm::ARMSubtarget::isThumb1Only()</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00077">getPredicate()</a>.</p>

</div>
</div>
<a class="anchor" id="af702eee696ab1ffa7fe57113786b794a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ARMBaseInstrInfo::storeRegToStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MBBI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>isKill</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>FrameIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reimplemented in <a class="el" href="classllvm_1_1Thumb2InstrInfo.html#a9888dcaaed853b610b6482c897e2fd8b">llvm::Thumb2InstrInfo</a>, and <a class="el" href="classllvm_1_1Thumb1InstrInfo.html#a940af23a2528399d832cc220a926fe5b">llvm::Thumb1InstrInfo</a>.</p>

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00784">784</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00324">llvm::AddDefaultPred()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00772">AddDReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00104">llvm::MachineInstrBuilder::addFrameIndex()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00083">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00154">llvm::MachineInstrBuilder::addMemOperand()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00064">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="ARMSubtarget_8cpp.html#a4bd80d4e433d9f72af26b364036900dc">Align</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00223">llvm::BuildMI()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00238">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00404">llvm::MachinePointerInfo::getFixedStack()</a>, <a class="el" href="MachineFunction_8h_source.html#l00174">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00389">llvm::getKillRegState()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00224">llvm::MachineFunction::getMachineMemOperand()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00361">llvm::MachineFrameInfo::getObjectAlignment()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00347">llvm::MachineFrameInfo::getObjectSize()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#aead1976618a69142c927e6abe9b307f5">getRegisterInfo()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00087">llvm::TargetRegisterClass::getSize()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00246">llvm::ARMSubtarget::hasV5TEOps()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00103">llvm_unreachable</a>, and <a class="el" href="MachineMemOperand_8h_source.html#l00095">llvm::MachineMemOperand::MOStore</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00772">AddDReg()</a>, <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00077">getPredicate()</a>, and <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00127">llvm::Thumb2InstrInfo::storeRegToStackSlot()</a>.</p>

</div>
</div>
<a class="anchor" id="a6b9dd790dbf38199f147cb87279a9013"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool ARMBaseInstrInfo::SubsumesPredicate </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Pred1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Pred2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00476">476</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="ARMBaseInfo_8h_source.html#l00044">llvm::ARMCC::AL</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00030">llvm::ARMCC::EQ</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00040">llvm::ARMCC::GE</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00042">llvm::ARMCC::GT</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00038">llvm::ARMCC::HI</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00032">llvm::ARMCC::HS</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00043">llvm::ARMCC::LE</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00033">llvm::ARMCC::LO</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00039">llvm::ARMCC::LS</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00041">llvm::ARMCC::LT</a>, and <a class="el" href="SmallVector_8h_source.html#l00127">llvm::SmallVectorTemplateCommon&lt; T &gt;::size()</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00077">getPredicate()</a>, and <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00454">PredicateInstruction()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li><a class="el" href="ARMBaseInstrInfo_8h_source.html">ARMBaseInstrInfo.h</a></li>
<li><a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<hr>
<p class="footer">
Generated on Sat Nov 10 2018 23:03:41 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.11</a><br>
Copyright &copy; 2003-2013 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
