//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused_convolution_leaky_relu_pixel_shuffle_10 // -- Begin function triton_poi_fused_convolution_leaky_relu_pixel_shuffle_10
.extern .shared .align 16 .b8 global_smem[];
                                        // @triton_poi_fused_convolution_leaky_relu_pixel_shuffle_10
.visible .entry triton_poi_fused_convolution_leaky_relu_pixel_shuffle_10(
	.param .u64 .ptr .global .align 1 triton_poi_fused_convolution_leaky_relu_pixel_shuffle_10_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused_convolution_leaky_relu_pixel_shuffle_10_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused_convolution_leaky_relu_pixel_shuffle_10_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused_convolution_leaky_relu_pixel_shuffle_10_param_3,
	.param .u32 triton_poi_fused_convolution_leaky_relu_pixel_shuffle_10_param_4,
	.param .u32 triton_poi_fused_convolution_leaky_relu_pixel_shuffle_10_param_5
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<62>;
	.reg .b32 	%r<302>;
	.reg .f32 	%f<66>;
	.reg .b64 	%rd<48>;
	.loc	1 19 0                          // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:19:0

// %bb.0:
	ld.param.u64 	%rd30, [triton_poi_fused_convolution_leaky_relu_pixel_shuffle_10_param_0];
	ld.param.u64 	%rd31, [triton_poi_fused_convolution_leaky_relu_pixel_shuffle_10_param_1];
$L__tmp0:
	.loc	1 22 28                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:22:28
	// begin inline asm
	mov.u32 %r1, %ctaid.y;
	// end inline asm
	.loc	1 22 33                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:22:33
	shl.b32 	%r87, %r1, 6;
	ld.param.u64 	%rd32, [triton_poi_fused_convolution_leaky_relu_pixel_shuffle_10_param_2];
	ld.param.u64 	%rd33, [triton_poi_fused_convolution_leaky_relu_pixel_shuffle_10_param_3];
	.loc	1 23 44                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:23:44
	mov.u32 	%r88, %tid.x;
	shr.u32 	%r89, %r88, 2;
	bfe.u32 	%r90, %r88, 2, 6;
	shl.b32 	%r91, %r88, 1;
	and.b32  	%r92, %r91, 62;
	.loc	1 23 23                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:23:23
	or.b32  	%r93, %r87, %r90;
	or.b32  	%r94, %r87, %r92;
	.loc	1 25 28                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:25:28
	// begin inline asm
	mov.u32 %r2, %ctaid.x;
	// end inline asm
	.loc	1 25 33                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:25:33
	shl.b32 	%r95, %r2, 6;
	.loc	1 26 44                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:26:44
	shl.b32 	%r96, %r88, 4;
	and.b32  	%r97, %r96, 48;
	bfe.u32 	%r98, %r88, 5, 3;
	.loc	1 26 23                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:26:23
	or.b32  	%r99, %r95, %r97;
	.loc	1 27 21                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:27:21
	setp.lt.s32 	%p1, %r99, 64;
	.loc	1 30 19                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:30:19
	bfe.s32 	%r100, %r1, 25, 1;
	shr.u32 	%r101, %r100, 24;
	add.s32 	%r102, %r93, %r101;
	and.b32  	%r103, %r102, -256;
	sub.s32 	%r104, %r93, %r103;
	.loc	1 35 19                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:35:19
	shr.u32 	%r105, %r100, 30;
	add.s32 	%r106, %r94, %r105;
	.loc	1 36 38                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:36:38
	shl.b32 	%r107, %r93, 6;
	.loc	1 36 35                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:36:35
	add.s32 	%r108, %r99, %r107;
	or.b32  	%r109, %r108, 4;
	or.b32  	%r110, %r108, 8;
	or.b32  	%r111, %r108, 12;
	.loc	1 36 30                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:36:30
	cvt.s64.s32 	%rd34, %r108;
	mul.wide.s32 	%rd35, %r108, 4;
	add.s64 	%rd1, %rd30, %rd35;
	mul.wide.s32 	%rd36, %r109, 4;
	add.s64 	%rd2, %rd30, %rd36;
	mul.wide.s32 	%rd37, %r110, 4;
	add.s64 	%rd3, %rd30, %rd37;
	mul.wide.s32 	%rd38, %r111, 4;
	add.s64 	%rd4, %rd30, %rd38;
	.loc	1 36 43                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:36:43
	// begin inline asm
	mov.u32 %r3, 0x0;
	mov.u32 %r4, 0x0;
	mov.u32 %r5, 0x0;
	mov.u32 %r6, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r3, %r4, %r5, %r6 }, [ %rd1 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r7, 0x0;
	mov.u32 %r8, 0x0;
	mov.u32 %r9, 0x0;
	mov.u32 %r10, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r7, %r8, %r9, %r10 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r11, 0x0;
	mov.u32 %r12, 0x0;
	mov.u32 %r13, 0x0;
	mov.u32 %r14, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r11, %r12, %r13, %r14 }, [ %rd3 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r15, 0x0;
	mov.u32 %r16, 0x0;
	mov.u32 %r17, 0x0;
	mov.u32 %r18, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r15, %r16, %r17, %r18 }, [ %rd4 + 0 ];
	// end inline asm
	.loc	1 37 30                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:37:30
	mul.wide.s32 	%rd39, %r104, 4;
	add.s64 	%rd5, %rd31, %rd39;
	mov.pred 	%p5, -1;
	.loc	1 37 35                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:37:35
	// begin inline asm
	mov.u32 %r19, 0x0;
	@%p5 ld.global.L1::evict_last.b32 { %r19 }, [ %rd5 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r20, 0x0;
	@%p5 ld.global.L1::evict_last.b32 { %r20 }, [ %rd5 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r21, 0x0;
	@%p5 ld.global.L1::evict_last.b32 { %r21 }, [ %rd5 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r22, 0x0;
	@%p5 ld.global.L1::evict_last.b32 { %r22 }, [ %rd5 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r23, 0x0;
	@%p5 ld.global.L1::evict_last.b32 { %r23 }, [ %rd5 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r24, 0x0;
	@%p5 ld.global.L1::evict_last.b32 { %r24 }, [ %rd5 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r25, 0x0;
	@%p5 ld.global.L1::evict_last.b32 { %r25 }, [ %rd5 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r26, 0x0;
	@%p5 ld.global.L1::evict_last.b32 { %r26 }, [ %rd5 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r27, 0x0;
	@%p5 ld.global.L1::evict_last.b32 { %r27 }, [ %rd5 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r28, 0x0;
	@%p5 ld.global.L1::evict_last.b32 { %r28 }, [ %rd5 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r29, 0x0;
	@%p5 ld.global.L1::evict_last.b32 { %r29 }, [ %rd5 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r30, 0x0;
	@%p5 ld.global.L1::evict_last.b32 { %r30 }, [ %rd5 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r31, 0x0;
	@%p5 ld.global.L1::evict_last.b32 { %r31 }, [ %rd5 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r32, 0x0;
	@%p5 ld.global.L1::evict_last.b32 { %r32 }, [ %rd5 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r33, 0x0;
	@%p5 ld.global.L1::evict_last.b32 { %r33 }, [ %rd5 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r34, 0x0;
	@%p5 ld.global.L1::evict_last.b32 { %r34 }, [ %rd5 + 0 ];
	// end inline asm
	.loc	1 44 25                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:44:25
	add.s64 	%rd21, %rd32, %rd34;
	.loc	1 36 43                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:36:43
	mov.b32 	%f1, %r6;
	mov.b32 	%f2, %r5;
	mov.b32 	%f3, %r4;
	mov.b32 	%f4, %r3;
	.loc	1 38 18                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:38:18
	mov.b32 	%f5, %r34;
	add.f32 	%f6, %f5, %f4;
	add.f32 	%f7, %f5, %f3;
	add.f32 	%f8, %f5, %f2;
	add.f32 	%f9, %f5, %f1;
	.loc	1 40 18                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:40:18
	setp.gt.f32 	%p46, %f9, 0f00000000;
	setp.gt.f32 	%p47, %f8, 0f00000000;
	setp.gt.f32 	%p48, %f7, 0f00000000;
	setp.gt.f32 	%p49, %f6, 0f00000000;
	.loc	1 42 18                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:42:18
	mul.f32 	%f10, %f6, 0f3C23D70A;
	mul.f32 	%f11, %f7, 0f3C23D70A;
	mul.f32 	%f12, %f8, 0f3C23D70A;
	mul.f32 	%f13, %f9, 0f3C23D70A;
	.loc	1 43 32                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:43:32
	selp.f32 	%f14, %f6, %f10, %p49;
	selp.f32 	%f15, %f7, %f11, %p48;
	selp.f32 	%f16, %f8, %f12, %p47;
	selp.f32 	%f17, %f9, %f13, %p46;
	.loc	1 36 43                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:36:43
	mov.b32 	%f18, %r10;
	mov.b32 	%f19, %r9;
	mov.b32 	%f20, %r8;
	mov.b32 	%f21, %r7;
	.loc	1 38 18                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:38:18
	add.f32 	%f22, %f5, %f21;
	add.f32 	%f23, %f5, %f20;
	add.f32 	%f24, %f5, %f19;
	add.f32 	%f25, %f5, %f18;
	.loc	1 40 18                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:40:18
	setp.gt.f32 	%p50, %f25, 0f00000000;
	setp.gt.f32 	%p51, %f24, 0f00000000;
	setp.gt.f32 	%p52, %f23, 0f00000000;
	setp.gt.f32 	%p53, %f22, 0f00000000;
	.loc	1 42 18                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:42:18
	mul.f32 	%f26, %f22, 0f3C23D70A;
	mul.f32 	%f27, %f23, 0f3C23D70A;
	mul.f32 	%f28, %f24, 0f3C23D70A;
	mul.f32 	%f29, %f25, 0f3C23D70A;
	.loc	1 43 32                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:43:32
	selp.f32 	%f30, %f22, %f26, %p53;
	selp.f32 	%f31, %f23, %f27, %p52;
	selp.f32 	%f32, %f24, %f28, %p51;
	selp.f32 	%f33, %f25, %f29, %p50;
	.loc	1 36 43                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:36:43
	mov.b32 	%f34, %r14;
	mov.b32 	%f35, %r13;
	mov.b32 	%f36, %r12;
	mov.b32 	%f37, %r11;
	.loc	1 38 18                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:38:18
	add.f32 	%f38, %f5, %f37;
	add.f32 	%f39, %f5, %f36;
	add.f32 	%f40, %f5, %f35;
	add.f32 	%f41, %f5, %f34;
	.loc	1 40 18                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:40:18
	setp.gt.f32 	%p54, %f41, 0f00000000;
	setp.gt.f32 	%p55, %f40, 0f00000000;
	setp.gt.f32 	%p56, %f39, 0f00000000;
	setp.gt.f32 	%p57, %f38, 0f00000000;
	.loc	1 42 18                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:42:18
	mul.f32 	%f42, %f38, 0f3C23D70A;
	mul.f32 	%f43, %f39, 0f3C23D70A;
	mul.f32 	%f44, %f40, 0f3C23D70A;
	mul.f32 	%f45, %f41, 0f3C23D70A;
	.loc	1 43 32                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:43:32
	selp.f32 	%f46, %f38, %f42, %p57;
	selp.f32 	%f47, %f39, %f43, %p56;
	selp.f32 	%f48, %f40, %f44, %p55;
	selp.f32 	%f49, %f41, %f45, %p54;
	.loc	1 36 43                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:36:43
	mov.b32 	%f50, %r18;
	mov.b32 	%f51, %r17;
	mov.b32 	%f52, %r16;
	mov.b32 	%f53, %r15;
	.loc	1 38 18                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:38:18
	add.f32 	%f54, %f5, %f53;
	add.f32 	%f55, %f5, %f52;
	add.f32 	%f56, %f5, %f51;
	add.f32 	%f57, %f5, %f50;
	.loc	1 40 18                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:40:18
	setp.gt.f32 	%p58, %f57, 0f00000000;
	setp.gt.f32 	%p59, %f56, 0f00000000;
	setp.gt.f32 	%p60, %f55, 0f00000000;
	setp.gt.f32 	%p61, %f54, 0f00000000;
	.loc	1 42 18                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:42:18
	mul.f32 	%f58, %f54, 0f3C23D70A;
	mul.f32 	%f59, %f55, 0f3C23D70A;
	mul.f32 	%f60, %f56, 0f3C23D70A;
	mul.f32 	%f61, %f57, 0f3C23D70A;
	.loc	1 43 32                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:43:32
	selp.f32 	%f62, %f54, %f58, %p61;
	selp.f32 	%f63, %f55, %f59, %p60;
	selp.f32 	%f64, %f56, %f60, %p59;
	selp.f32 	%f65, %f57, %f61, %p58;
	.loc	1 44 44                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:44:44
	selp.u32 	%r112, 1, 0, %p46;
	selp.u32 	%r113, 1, 0, %p47;
	prmt.b32 	%r114, %r113, %r112, 0x3340U;
	selp.u32 	%r115, 1, 0, %p48;
	selp.u32 	%r116, 1, 0, %p49;
	prmt.b32 	%r117, %r116, %r115, 0x3340U;
	prmt.b32 	%r118, %r117, %r114, 0x5410U;
	selp.u32 	%r119, 1, 0, %p50;
	selp.u32 	%r120, 1, 0, %p51;
	prmt.b32 	%r121, %r120, %r119, 0x3340U;
	selp.u32 	%r122, 1, 0, %p52;
	selp.u32 	%r123, 1, 0, %p53;
	prmt.b32 	%r124, %r123, %r122, 0x3340U;
	prmt.b32 	%r125, %r124, %r121, 0x5410U;
	selp.u32 	%r126, 1, 0, %p54;
	selp.u32 	%r127, 1, 0, %p55;
	prmt.b32 	%r128, %r127, %r126, 0x3340U;
	selp.u32 	%r129, 1, 0, %p56;
	selp.u32 	%r130, 1, 0, %p57;
	prmt.b32 	%r131, %r130, %r129, 0x3340U;
	prmt.b32 	%r132, %r131, %r128, 0x5410U;
	selp.u32 	%r133, 1, 0, %p58;
	selp.u32 	%r134, 1, 0, %p59;
	prmt.b32 	%r135, %r134, %r133, 0x3340U;
	selp.u32 	%r136, 1, 0, %p60;
	selp.u32 	%r137, 1, 0, %p61;
	prmt.b32 	%r138, %r137, %r136, 0x3340U;
	prmt.b32 	%r139, %r138, %r135, 0x5410U;
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd21 + 0 ], { %r118, %r125, %r132, %r139 };
	// end inline asm
	.loc	1 26 23                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:26:23
	or.b32  	%r140, %r95, %r98;
	.loc	1 34 21                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:34:21
	shr.s32 	%r141, %r94, 1;
	.loc	1 26 23                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:26:23
	or.b32  	%r142, %r140, 8;
	or.b32  	%r143, %r140, 16;
	or.b32  	%r144, %r140, 24;
	or.b32  	%r145, %r140, 32;
	or.b32  	%r146, %r140, 40;
	or.b32  	%r147, %r140, 48;
	or.b32  	%r148, %r140, 56;
	.loc	1 27 21                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:27:21
	setp.lt.s32 	%p38, %r140, 64;
	setp.lt.s32 	%p39, %r142, 64;
	setp.lt.s32 	%p40, %r143, 64;
	setp.lt.s32 	%p41, %r144, 64;
	setp.lt.s32 	%p42, %r145, 64;
	setp.lt.s32 	%p43, %r146, 64;
	setp.lt.s32 	%p44, %r147, 64;
	setp.lt.s32 	%p45, %r148, 64;
	.loc	1 32 19                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:32:19
	bfe.s32 	%r149, %r2, 25, 1;
	shr.u32 	%r150, %r149, 29;
	add.s32 	%r151, %r140, %r150;
	add.s32 	%r152, %r142, %r150;
	add.s32 	%r153, %r143, %r150;
	add.s32 	%r154, %r144, %r150;
	add.s32 	%r155, %r145, %r150;
	add.s32 	%r156, %r146, %r150;
	add.s32 	%r157, %r147, %r150;
	add.s32 	%r158, %r148, %r150;
	.loc	1 34 26                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:34:26
	and.b32  	%r159, %r151, 2147483592;
	sub.s32 	%r160, %r140, %r159;
	bfe.u32 	%r161, %r1, 25, 1;
	add.s32 	%r162, %r141, %r161;
	and.b32  	%r163, %r162, 268435454;
	sub.s32 	%r164, %r141, %r163;
	.loc	1 45 40                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:45:40
	shl.b32 	%r165, %r164, 4;
	.loc	1 45 48                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:45:48
	shl.b32 	%r166, %r151, 2;
	and.b32  	%r167, %r166, -224;
	shl.b32 	%r168, %r152, 2;
	and.b32  	%r169, %r168, -160;
	shl.b32 	%r170, %r153, 2;
	and.b32  	%r171, %r170, -160;
	shl.b32 	%r172, %r154, 2;
	and.b32  	%r173, %r172, -32;
	shl.b32 	%r174, %r155, 2;
	and.b32  	%r175, %r174, -96;
	shl.b32 	%r176, %r156, 2;
	and.b32  	%r177, %r176, -32;
	shl.b32 	%r178, %r157, 2;
	and.b32  	%r179, %r178, -32;
	shl.b32 	%r180, %r158, 2;
	and.b32  	%r181, %r180, -32;
	.loc	1 45 57                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:45:57
	shl.b32 	%r182, %r106, 6;
	and.b32  	%r183, %r182, -256;
	.loc	1 45 37                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:45:37
	add.s32 	%r184, %r165, %r183;
	.loc	1 45 45                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:45:45
	shl.b32 	%r185, %r160, 1;
	add.s32 	%r186, %r184, %r185;
	.loc	1 45 53                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:45:53
	add.s32 	%r187, %r186, %r167;
	add.s32 	%r188, %r186, %r169;
	add.s32 	%r189, %r186, %r171;
	add.s32 	%r190, %r186, %r173;
	add.s32 	%r191, %r186, %r175;
	add.s32 	%r192, %r186, %r177;
	add.s32 	%r193, %r186, %r179;
	add.s32 	%r194, %r186, %r181;
	.loc	1 45 25                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:45:25
	mul.wide.s32 	%rd40, %r187, 4;
	add.s64 	%rd22, %rd33, %rd40;
	mul.wide.s32 	%rd41, %r188, 4;
	add.s64 	%rd23, %rd33, %rd41;
	mul.wide.s32 	%rd42, %r189, 4;
	add.s64 	%rd24, %rd33, %rd42;
	mul.wide.s32 	%rd43, %r190, 4;
	add.s64 	%rd25, %rd33, %rd43;
	mul.wide.s32 	%rd44, %r191, 4;
	add.s64 	%rd26, %rd33, %rd44;
	mul.wide.s32 	%rd45, %r192, 4;
	add.s64 	%rd27, %rd33, %rd45;
	mul.wide.s32 	%rd46, %r193, 4;
	add.s64 	%rd28, %rd33, %rd46;
	mul.wide.s32 	%rd47, %r194, 4;
	add.s64 	%rd29, %rd33, %rd47;
	.loc	1 45 68                         // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:45:68
	shl.b32 	%r195, %r88, 10;
	and.b32  	%r196, %r195, 3072;
	or.b32  	%r197, %r196, %r90;
	and.b32  	%r198, %r91, 510;
	shr.u32 	%r199, %r196, 3;
	mov.u32 	%r200, global_smem;
	add.s32 	%r201, %r200, %r199;
	shl.b32 	%r202, %r197, 2;
	add.s32 	%r39, %r201, %r202;
	mov.b32 	%r40, %f14;
	// begin inline asm
	@%p5 st.shared.b32 [ %r39 + 0 ], %r40;
	// end inline asm
	or.b32  	%r203, %r196, 64;
	shr.u32 	%r204, %r203, 3;
	add.s32 	%r205, %r200, %r204;
	add.s32 	%r206, %r205, %r202;
	add.s32 	%r41, %r206, 256;
	mov.b32 	%r42, %f15;
	// begin inline asm
	@%p5 st.shared.b32 [ %r41 + 0 ], %r42;
	// end inline asm
	or.b32  	%r207, %r196, 128;
	shr.u32 	%r208, %r207, 3;
	add.s32 	%r209, %r200, %r208;
	add.s32 	%r210, %r209, %r202;
	add.s32 	%r43, %r210, 512;
	mov.b32 	%r44, %f16;
	// begin inline asm
	@%p5 st.shared.b32 [ %r43 + 0 ], %r44;
	// end inline asm
	or.b32  	%r211, %r196, 192;
	shr.u32 	%r212, %r211, 3;
	add.s32 	%r213, %r200, %r212;
	add.s32 	%r214, %r213, %r202;
	add.s32 	%r45, %r214, 768;
	mov.b32 	%r46, %f17;
	// begin inline asm
	@%p5 st.shared.b32 [ %r45 + 0 ], %r46;
	// end inline asm
	or.b32  	%r215, %r196, 256;
	shr.u32 	%r216, %r215, 3;
	add.s32 	%r217, %r200, %r216;
	add.s32 	%r218, %r217, %r202;
	add.s32 	%r47, %r218, 1024;
	mov.b32 	%r48, %f30;
	// begin inline asm
	@%p5 st.shared.b32 [ %r47 + 0 ], %r48;
	// end inline asm
	or.b32  	%r219, %r196, 320;
	shr.u32 	%r220, %r219, 3;
	add.s32 	%r221, %r200, %r220;
	add.s32 	%r222, %r221, %r202;
	add.s32 	%r49, %r222, 1280;
	mov.b32 	%r50, %f31;
	// begin inline asm
	@%p5 st.shared.b32 [ %r49 + 0 ], %r50;
	// end inline asm
	or.b32  	%r223, %r196, 384;
	shr.u32 	%r224, %r223, 3;
	add.s32 	%r225, %r200, %r224;
	add.s32 	%r226, %r225, %r202;
	add.s32 	%r51, %r226, 1536;
	mov.b32 	%r52, %f32;
	// begin inline asm
	@%p5 st.shared.b32 [ %r51 + 0 ], %r52;
	// end inline asm
	or.b32  	%r227, %r196, 448;
	shr.u32 	%r228, %r227, 3;
	add.s32 	%r229, %r200, %r228;
	add.s32 	%r230, %r229, %r202;
	add.s32 	%r53, %r230, 1792;
	mov.b32 	%r54, %f33;
	// begin inline asm
	@%p5 st.shared.b32 [ %r53 + 0 ], %r54;
	// end inline asm
	or.b32  	%r231, %r196, 512;
	shr.u32 	%r232, %r231, 3;
	add.s32 	%r233, %r200, %r232;
	add.s32 	%r234, %r233, %r202;
	add.s32 	%r55, %r234, 2048;
	mov.b32 	%r56, %f46;
	// begin inline asm
	@%p5 st.shared.b32 [ %r55 + 0 ], %r56;
	// end inline asm
	or.b32  	%r235, %r196, 576;
	shr.u32 	%r236, %r235, 3;
	add.s32 	%r237, %r200, %r236;
	add.s32 	%r238, %r237, %r202;
	add.s32 	%r57, %r238, 2304;
	mov.b32 	%r58, %f47;
	// begin inline asm
	@%p5 st.shared.b32 [ %r57 + 0 ], %r58;
	// end inline asm
	or.b32  	%r239, %r196, 640;
	shr.u32 	%r240, %r239, 3;
	add.s32 	%r241, %r200, %r240;
	add.s32 	%r242, %r241, %r202;
	add.s32 	%r59, %r242, 2560;
	mov.b32 	%r60, %f48;
	// begin inline asm
	@%p5 st.shared.b32 [ %r59 + 0 ], %r60;
	// end inline asm
	or.b32  	%r243, %r196, 704;
	shr.u32 	%r244, %r243, 3;
	add.s32 	%r245, %r200, %r244;
	add.s32 	%r246, %r245, %r202;
	add.s32 	%r61, %r246, 2816;
	mov.b32 	%r62, %f49;
	// begin inline asm
	@%p5 st.shared.b32 [ %r61 + 0 ], %r62;
	// end inline asm
	or.b32  	%r247, %r196, 768;
	shr.u32 	%r248, %r247, 3;
	add.s32 	%r249, %r200, %r248;
	add.s32 	%r250, %r249, %r202;
	add.s32 	%r63, %r250, 3072;
	mov.b32 	%r64, %f62;
	// begin inline asm
	@%p5 st.shared.b32 [ %r63 + 0 ], %r64;
	// end inline asm
	or.b32  	%r251, %r196, 832;
	shr.u32 	%r252, %r251, 3;
	add.s32 	%r253, %r200, %r252;
	add.s32 	%r254, %r253, %r202;
	add.s32 	%r65, %r254, 3328;
	mov.b32 	%r66, %f63;
	// begin inline asm
	@%p5 st.shared.b32 [ %r65 + 0 ], %r66;
	// end inline asm
	or.b32  	%r255, %r196, 896;
	shr.u32 	%r256, %r255, 3;
	add.s32 	%r257, %r200, %r256;
	add.s32 	%r258, %r257, %r202;
	add.s32 	%r67, %r258, 3584;
	mov.b32 	%r68, %f64;
	// begin inline asm
	@%p5 st.shared.b32 [ %r67 + 0 ], %r68;
	// end inline asm
	or.b32  	%r259, %r196, 960;
	shr.u32 	%r260, %r259, 3;
	add.s32 	%r261, %r200, %r260;
	add.s32 	%r262, %r261, %r202;
	add.s32 	%r69, %r262, 3840;
	mov.b32 	%r70, %f65;
	// begin inline asm
	@%p5 st.shared.b32 [ %r69 + 0 ], %r70;
	// end inline asm
	bar.sync 	0;
	and.b32  	%r263, %r89, 56;
	add.s32 	%r264, %r200, %r263;
	shl.b32 	%r265, %r198, 2;
	add.s32 	%r266, %r264, %r265;
	ld.shared.v2.u32 	{%r71, %r72}, [%r266];
	or.b32  	%r267, %r198, 512;
	shr.u32 	%r268, %r267, 3;
	and.b32  	%r269, %r268, 120;
	add.s32 	%r270, %r200, %r269;
	add.s32 	%r271, %r270, %r265;
	ld.shared.v2.u32 	{%r73, %r74}, [%r271+2048];
	or.b32  	%r272, %r198, 1024;
	shr.u32 	%r273, %r272, 3;
	and.b32  	%r274, %r273, 184;
	add.s32 	%r275, %r200, %r274;
	add.s32 	%r276, %r275, %r265;
	ld.shared.v2.u32 	{%r75, %r76}, [%r276+4096];
	or.b32  	%r277, %r198, 1536;
	shr.u32 	%r278, %r277, 3;
	and.b32  	%r279, %r278, 248;
	add.s32 	%r280, %r200, %r279;
	add.s32 	%r281, %r280, %r265;
	ld.shared.v2.u32 	{%r77, %r78}, [%r281+6144];
	or.b32  	%r282, %r198, 2048;
	shr.u32 	%r283, %r282, 3;
	and.b32  	%r284, %r283, 312;
	add.s32 	%r285, %r200, %r284;
	add.s32 	%r286, %r285, %r265;
	ld.shared.v2.u32 	{%r79, %r80}, [%r286+8192];
	or.b32  	%r287, %r198, 2560;
	shr.u32 	%r288, %r287, 3;
	and.b32  	%r289, %r288, 376;
	add.s32 	%r290, %r200, %r289;
	add.s32 	%r291, %r290, %r265;
	ld.shared.v2.u32 	{%r81, %r82}, [%r291+10240];
	or.b32  	%r292, %r198, 3072;
	shr.u32 	%r293, %r292, 3;
	and.b32  	%r294, %r293, 440;
	add.s32 	%r295, %r200, %r294;
	add.s32 	%r296, %r295, %r265;
	ld.shared.v2.u32 	{%r83, %r84}, [%r296+12288];
	or.b32  	%r297, %r198, 3584;
	shr.u32 	%r298, %r297, 3;
	and.b32  	%r299, %r298, 504;
	add.s32 	%r300, %r200, %r299;
	add.s32 	%r301, %r300, %r265;
	ld.shared.v2.u32 	{%r85, %r86}, [%r301+14336];
	// begin inline asm
	@%p38 st.global.v2.b32 [ %rd22 + 0 ], { %r71, %r72 };
	// end inline asm
	// begin inline asm
	@%p39 st.global.v2.b32 [ %rd23 + 0 ], { %r73, %r74 };
	// end inline asm
	// begin inline asm
	@%p40 st.global.v2.b32 [ %rd24 + 0 ], { %r75, %r76 };
	// end inline asm
	// begin inline asm
	@%p41 st.global.v2.b32 [ %rd25 + 0 ], { %r77, %r78 };
	// end inline asm
	// begin inline asm
	@%p42 st.global.v2.b32 [ %rd26 + 0 ], { %r79, %r80 };
	// end inline asm
	// begin inline asm
	@%p43 st.global.v2.b32 [ %rd27 + 0 ], { %r81, %r82 };
	// end inline asm
	// begin inline asm
	@%p44 st.global.v2.b32 [ %rd28 + 0 ], { %r83, %r84 };
	// end inline asm
	// begin inline asm
	@%p45 st.global.v2.b32 [ %rd29 + 0 ], { %r85, %r86 };
	// end inline asm
	.loc	1 45 4                          // cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py:45:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/jq/cjq7fqozuqqoevvjxwtrriuldvdd2aplp322qhxzxhlleuxrvre3.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 106
.b8 113
.b8 55
.b8 102
.b8 113
.b8 111
.b8 122
.b8 117
.b8 113
.b8 113
.b8 111
.b8 101
.b8 118
.b8 118
.b8 106
.b8 120
.b8 119
.b8 116
.b8 114
.b8 114
.b8 105
.b8 117
.b8 108
.b8 100
.b8 118
.b8 100
.b8 100
.b8 50
.b8 97
.b8 112
.b8 108
.b8 112
.b8 51
.b8 50
.b8 50
.b8 113
.b8 104
.b8 120
.b8 122
.b8 120
.b8 104
.b8 108
.b8 108
.b8 101
.b8 117
.b8 120
.b8 114
.b8 118
.b8 114
.b8 101
.b8 51
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 106
.b8 113
.b8 0
	}
	.section	.debug_macinfo	{	}
