mem_CRTL_BUS_s_axi.v,verilog,xil_defaultlib,../../../../core_mem_vivado.srcs/sources_1/bd/design_1/ipshared/05ec/hdl/verilog/mem_CRTL_BUS_s_axi.v,incdir="$ref_dir/../../../../core_mem_vivado.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../core_mem_vivado.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../core_mem_vivado.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../core_mem_vivado.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../core_mem_vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
mem_dram.v,verilog,xil_defaultlib,../../../../core_mem_vivado.srcs/sources_1/bd/design_1/ipshared/05ec/hdl/verilog/mem_dram.v,incdir="$ref_dir/../../../../core_mem_vivado.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../core_mem_vivado.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../core_mem_vivado.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../core_mem_vivado.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../core_mem_vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
mem_nvm.v,verilog,xil_defaultlib,../../../../core_mem_vivado.srcs/sources_1/bd/design_1/ipshared/05ec/hdl/verilog/mem_nvm.v,incdir="$ref_dir/../../../../core_mem_vivado.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../core_mem_vivado.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../core_mem_vivado.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../core_mem_vivado.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../core_mem_vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
mem.v,verilog,xil_defaultlib,../../../../core_mem_vivado.srcs/sources_1/bd/design_1/ipshared/05ec/hdl/verilog/mem.v,incdir="$ref_dir/../../../../core_mem_vivado.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../core_mem_vivado.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../core_mem_vivado.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../core_mem_vivado.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../core_mem_vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1_mem_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mem_0_0/sim/design_1_mem_0_0.v,incdir="$ref_dir/../../../../core_mem_vivado.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../core_mem_vivado.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../core_mem_vivado.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../core_mem_vivado.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../core_mem_vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v,incdir="$ref_dir/../../../../core_mem_vivado.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../core_mem_vivado.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../core_mem_vivado.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../core_mem_vivado.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../core_mem_vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1_rst_ps7_0_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd,incdir="$ref_dir/../../../../core_mem_vivado.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../core_mem_vivado.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../core_mem_vivado.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../core_mem_vivado.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../core_mem_vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v,incdir="$ref_dir/../../../../core_mem_vivado.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../core_mem_vivado.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../core_mem_vivado.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../core_mem_vivado.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../core_mem_vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="$ref_dir/../../../../core_mem_vivado.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../core_mem_vivado.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../core_mem_vivado.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../core_mem_vivado.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../core_mem_vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
glbl.v,Verilog,xil_defaultlib,glbl.v
