TimeQuest Timing Analyzer report for VT_Demo
Mon Dec 17 11:49:57 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Recovery: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Removal: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_in'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Slow 1200mV 85C Model Metastability Report
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Hold: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Recovery: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 0C Model Removal: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_in'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Slow 1200mV 0C Model Metastability Report
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'
 46. Fast 1200mV 0C Model Hold: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'
 47. Fast 1200mV 0C Model Recovery: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'
 48. Fast 1200mV 0C Model Removal: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'
 49. Fast 1200mV 0C Model Minimum Pulse Width: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'
 50. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_in'
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Fast 1200mV 0C Model Metastability Report
 56. Multicorner Timing Analysis Summary
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Board Trace Model Assignments
 62. Input Transition Times
 63. Slow Corner Signal Integrity Metrics
 64. Fast Corner Signal Integrity Metrics
 65. Setup Transfers
 66. Hold Transfers
 67. Recovery Transfers
 68. Removal Transfers
 69. Report TCCS
 70. Report RSKM
 71. Unconstrained Paths
 72. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; VT_Demo                                                           ;
; Device Family      ; Cyclone III                                                       ;
; Device Name        ; EP3C16Q240C8                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------------------+------------------------------------------------------------------+
; Clock Name                                                   ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                         ; Targets                                                          ;
+--------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------------------+------------------------------------------------------------------+
; clk_in                                                       ; Base      ; 37.037 ; 27.0 MHz   ; 0.000 ; 18.518 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                ; { clk_in }                                                       ;
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 7.142  ; 140.02 MHz ; 0.000 ; 3.571  ; 50.00      ; 27        ; 140         ;       ;        ;           ;            ; false    ; clk_in ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|inclk[0] ; { u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] } ;
+--------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------------------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                 ;
+------------+-----------------+--------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                   ; Note ;
+------------+-----------------+--------------------------------------------------------------+------+
; 137.34 MHz ; 137.34 MHz      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+--------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                   ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; -0.139 ; -0.230        ;
+--------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                   ;
+--------------------------------------------------------------+-------+---------------+
; Clock                                                        ; Slack ; End Point TNS ;
+--------------------------------------------------------------+-------+---------------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.435 ; 0.000         ;
+--------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; -3.687 ; -7.374        ;
+--------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                ;
+--------------------------------------------------------------+-------+---------------+
; Clock                                                        ; Slack ; End Point TNS ;
+--------------------------------------------------------------+-------+---------------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 2.918 ; 0.000         ;
+--------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                     ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 3.239  ; 0.000         ;
; clk_in                                                       ; 18.229 ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                   ;
+--------+---------------------------------------+---------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -0.139 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.330      ; 7.612      ;
; -0.067 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.373      ; 7.583      ;
; -0.021 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.329      ; 7.493      ;
; -0.003 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|data_reg[7] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.353      ; 7.499      ;
; 0.081  ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|data_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.372      ; 7.434      ;
; 0.099  ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.330      ; 7.374      ;
; 0.135  ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.330      ; 7.338      ;
; 0.148  ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.330      ; 7.325      ;
; 0.173  ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.330      ; 7.300      ;
; 0.180  ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.372      ; 7.335      ;
; 0.190  ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|char_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.399      ; 7.352      ;
; 0.191  ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|char_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.399      ; 7.351      ;
; 0.191  ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|char_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.399      ; 7.351      ;
; 0.192  ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|char_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.399      ; 7.350      ;
; 0.193  ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|char_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.399      ; 7.349      ;
; 0.197  ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|char_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.375      ; 7.321      ;
; 0.198  ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|char_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.375      ; 7.320      ;
; 0.219  ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.373      ; 7.297      ;
; 0.224  ; lcd_display:u_lcd_display|char_reg[1] ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.167     ; 6.752      ;
; 0.235  ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|data_reg[7] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.353      ; 7.261      ;
; 0.249  ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.360      ; 7.254      ;
; 0.265  ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.329      ; 7.207      ;
; 0.269  ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.373      ; 7.247      ;
; 0.271  ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|data_reg[7] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.353      ; 7.225      ;
; 0.284  ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|data_reg[7] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.353      ; 7.212      ;
; 0.290  ; lcd_display:u_lcd_display|char_reg[4] ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.168     ; 6.685      ;
; 0.309  ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[7] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.353      ; 7.187      ;
; 0.313  ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.329      ; 7.159      ;
; 0.319  ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|data_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.372      ; 7.196      ;
; 0.321  ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.393      ; 7.215      ;
; 0.324  ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.373      ; 7.192      ;
; 0.347  ; lcd_display:u_lcd_display|char_reg[5] ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.167     ; 6.629      ;
; 0.355  ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|data_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.372      ; 7.160      ;
; 0.362  ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.329      ; 7.110      ;
; 0.363  ; lcd_display:u_lcd_display|char_reg[2] ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.147     ; 6.633      ;
; 0.364  ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.373      ; 7.152      ;
; 0.365  ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.330      ; 7.108      ;
; 0.368  ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|data_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.372      ; 7.147      ;
; 0.381  ; lcd_display:u_lcd_display|cnt3[13]    ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.330      ; 7.092      ;
; 0.382  ; lcd_display:u_lcd_display|cnt3[15]    ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.330      ; 7.091      ;
; 0.386  ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.360      ; 7.117      ;
; 0.387  ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.329      ; 7.085      ;
; 0.393  ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.372      ; 7.122      ;
; 0.396  ; lcd_display:u_lcd_display|char_reg[1] ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.168     ; 6.579      ;
; 0.418  ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.372      ; 7.097      ;
; 0.435  ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.360      ; 7.068      ;
; 0.454  ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.372      ; 7.061      ;
; 0.460  ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.360      ; 7.043      ;
; 0.467  ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.372      ; 7.048      ;
; 0.468  ; lcd_display:u_lcd_display|char_reg[0] ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.168     ; 6.507      ;
; 0.476  ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|char_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.399      ; 7.066      ;
; 0.477  ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|char_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.399      ; 7.065      ;
; 0.477  ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|char_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.399      ; 7.065      ;
; 0.478  ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|char_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.399      ; 7.064      ;
; 0.479  ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|char_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.399      ; 7.063      ;
; 0.483  ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|char_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.375      ; 7.035      ;
; 0.484  ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|char_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.375      ; 7.034      ;
; 0.487  ; lcd_display:u_lcd_display|cnt3[9]     ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.330      ; 6.986      ;
; 0.487  ; lcd_display:u_lcd_display|char_reg[2] ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.134     ; 6.522      ;
; 0.489  ; lcd_display:u_lcd_display|char_reg[0] ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.124     ; 6.530      ;
; 0.489  ; lcd_display:u_lcd_display|char_reg[0] ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.137     ; 6.517      ;
; 0.492  ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.372      ; 7.023      ;
; 0.494  ; lcd_display:u_lcd_display|cnt3[8]     ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.330      ; 6.979      ;
; 0.499  ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.373      ; 7.017      ;
; 0.501  ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|data_reg[7] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.353      ; 6.995      ;
; 0.506  ; lcd_display:u_lcd_display|cnt3[0]     ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.330      ; 6.967      ;
; 0.508  ; lcd_display:u_lcd_display|char_reg[2] ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.144     ; 6.491      ;
; 0.517  ; lcd_display:u_lcd_display|cnt3[13]    ; lcd_display:u_lcd_display|data_reg[7] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.353      ; 6.979      ;
; 0.518  ; lcd_display:u_lcd_display|cnt3[15]    ; lcd_display:u_lcd_display|data_reg[7] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.353      ; 6.978      ;
; 0.523  ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.360      ; 6.980      ;
; 0.524  ; lcd_display:u_lcd_display|cnt3[13]    ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.373      ; 6.992      ;
; 0.525  ; lcd_display:u_lcd_display|char_reg[4] ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.125     ; 6.493      ;
; 0.526  ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|char_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.399      ; 7.016      ;
; 0.527  ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|char_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.399      ; 7.015      ;
; 0.527  ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|char_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.399      ; 7.015      ;
; 0.528  ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|char_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.399      ; 7.014      ;
; 0.529  ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|char_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.399      ; 7.013      ;
; 0.533  ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|char_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.375      ; 6.985      ;
; 0.534  ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|char_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.375      ; 6.984      ;
; 0.545  ; lcd_display:u_lcd_display|cnt3[15]    ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.373      ; 6.971      ;
; 0.545  ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.329      ; 6.927      ;
; 0.546  ; lcd_display:u_lcd_display|char_reg[2] ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.143     ; 6.454      ;
; 0.548  ; lcd_display:u_lcd_display|cnt3[0]     ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.373      ; 6.968      ;
; 0.550  ; lcd_display:u_lcd_display|char_reg[3] ; lcd_display:u_lcd_display|data_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.101     ; 6.492      ;
; 0.559  ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.393      ; 6.977      ;
; 0.560  ; lcd_display:u_lcd_display|char_reg[2] ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.101     ; 6.482      ;
; 0.565  ; lcd_display:u_lcd_display|char_reg[1] ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.124     ; 6.454      ;
; 0.570  ; lcd_display:u_lcd_display|cnt3[13]    ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.329      ; 6.902      ;
; 0.580  ; lcd_display:u_lcd_display|char_reg[4] ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.167     ; 6.396      ;
; 0.580  ; lcd_display:u_lcd_display|char_reg[3] ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.143     ; 6.420      ;
; 0.581  ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|char_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.399      ; 6.961      ;
; 0.582  ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|char_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.399      ; 6.960      ;
; 0.582  ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|char_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.399      ; 6.960      ;
; 0.583  ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|char_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.399      ; 6.959      ;
; 0.584  ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|char_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.399      ; 6.958      ;
; 0.585  ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|data_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.372      ; 6.930      ;
; 0.588  ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|char_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.375      ; 6.930      ;
; 0.589  ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|char_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.375      ; 6.929      ;
; 0.591  ; lcd_display:u_lcd_display|cnt3[15]    ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.329      ; 6.881      ;
; 0.592  ; lcd_display:u_lcd_display|char_reg[5] ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.137     ; 6.414      ;
+--------+---------------------------------------+---------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                 ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.435 ; lcd_display:u_lcd_display|data_reg[0]                ; lcd_display:u_lcd_display|data_reg[0]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.436 ; lcd_display:u_lcd_display|p_back.disp_char           ; lcd_display:u_lcd_display|p_back.disp_char           ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; lcd_display:u_lcd_display|p_back.clear_screen        ; lcd_display:u_lcd_display|p_back.clear_screen        ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; lcd_display:u_lcd_display|p_back.idle                ; lcd_display:u_lcd_display|p_back.idle                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; lcd_display:u_lcd_display|p_back.set_xy              ; lcd_display:u_lcd_display|p_back.set_xy              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; lcd_display:u_lcd_display|char_reg[1]                ; lcd_display:u_lcd_display|char_reg[1]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; lcd_display:u_lcd_display|char_reg[0]                ; lcd_display:u_lcd_display|char_reg[0]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; lcd_display:u_lcd_display|char_reg[4]                ; lcd_display:u_lcd_display|char_reg[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; lcd_display:u_lcd_display|char_reg[5]                ; lcd_display:u_lcd_display|char_reg[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; lcd_display:u_lcd_display|char_reg[6]                ; lcd_display:u_lcd_display|char_reg[6]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; lcd_display:u_lcd_display|x_reg[0]                   ; lcd_display:u_lcd_display|x_reg[0]                   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; lcd_display:u_lcd_display|char_reg[3]                ; lcd_display:u_lcd_display|char_reg[3]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; lcd_display:u_lcd_display|char_reg[2]                ; lcd_display:u_lcd_display|char_reg[2]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.746      ;
; 0.454 ; switch:u_switch|glf:u2_glf|timer:u1_timer|t_cnt_en   ; switch:u_switch|glf:u2_glf|timer:u1_timer|t_cnt_en   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; switch:u_switch|glf:u2_glf|timer:u1_timer|pulse_1us  ; switch:u_switch|glf:u2_glf|timer:u1_timer|pulse_1us  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[2]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[2]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[3]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[4]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tgen:u_tgen|cs_ctrl.GRST                             ; tgen:u_tgen|cs_ctrl.GRST                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tgen:u_tgen|r_data[0]                                ; tgen:u_tgen|r_data[0]                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tgen:u_tgen|g_data[0]                                ; tgen:u_tgen|g_data[0]                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tgen:u_tgen|da1_a[0]                                 ; tgen:u_tgen|da1_a[0]                                 ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u3_glf|timer:u1_timer|pulse_1us  ; switch:u_switch|glf:u3_glf|timer:u1_timer|pulse_1us  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[3]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[4]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[2]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[2]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; uart:u_uart|send24bitend                             ; uart:u_uart|send24bitend                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; uart:u_uart|cstate.SENDDELAY                         ; uart:u_uart|cstate.SENDDELAY                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; uart:u_uart|isEn                                     ; uart:u_uart|isEn                                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; tx_module:u_tx_module|tx_bit[1]                      ; tx_module:u_tx_module|tx_bit[1]                      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; tx_module:u_tx_module|txd                            ; tx_module:u_tx_module|txd                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; lcd_display:u_lcd_display|p.clk_h                    ; lcd_display:u_lcd_display|p.clk_h                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; lcd_display:u_lcd_display|p.00                       ; lcd_display:u_lcd_display|p.00                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; lcd_display:u_lcd_display|cnt2[1]                    ; lcd_display:u_lcd_display|cnt2[1]                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; lcd_display:u_lcd_display|cnt2[2]                    ; lcd_display:u_lcd_display|cnt2[2]                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; lcd_display:u_lcd_display|p2.idle                    ; lcd_display:u_lcd_display|p2.idle                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; lcd_display:u_lcd_display|p2.shift_data1             ; lcd_display:u_lcd_display|p2.shift_data1             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; lcd_display:u_lcd_display|lcd_ce                     ; lcd_display:u_lcd_display|lcd_ce                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; lcd_display:u_lcd_display|lcd_dc                     ; lcd_display:u_lcd_display|lcd_dc                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; lcd_display:u_lcd_display|lcd_din                    ; lcd_display:u_lcd_display|lcd_din                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; tgen:u_tgen|num_vdiv64[0]                            ; tgen:u_tgen|num_vdiv64[0]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; tgen:u_tgen|cs_ctrl.PCH                              ; tgen:u_tgen|cs_ctrl.PCH                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; tgen:u_tgen|cs_ctrl.VFP                              ; tgen:u_tgen|cs_ctrl.VFP                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|len_lock_timer[6]                    ; switch:u_switch|len_lock_timer[6]                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|timer:u0_timer|t_cnt_en              ; switch:u_switch|timer:u0_timer|t_cnt_en              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|timer:u0_timer|pulse_1us             ; switch:u_switch|timer:u0_timer|pulse_1us             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|timer:u0_timer|cnt_us[7]             ; switch:u_switch|timer:u0_timer|cnt_us[7]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|timer:u0_timer|cnt_us[8]             ; switch:u_switch|timer:u0_timer|cnt_us[8]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|timer:u0_timer|cnt_us[9]             ; switch:u_switch|timer:u0_timer|cnt_us[9]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|timer:u0_timer|cnt_us[10]            ; switch:u_switch|timer:u0_timer|cnt_us[10]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|timer:u0_timer|cnt_us[11]            ; switch:u_switch|timer:u0_timer|cnt_us[11]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|timer:u0_timer|cnt_us[12]            ; switch:u_switch|timer:u0_timer|cnt_us[12]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|timer:u0_timer|cnt_us[13]            ; switch:u_switch|timer:u0_timer|cnt_us[13]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|timer:u0_timer|cnt_us[14]            ; switch:u_switch|timer:u0_timer|cnt_us[14]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|timer:u0_timer|cnt_us[15]            ; switch:u_switch|timer:u0_timer|cnt_us[15]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|igr_sw                               ; switch:u_switch|igr_sw                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u1_glf|timer:u1_timer|t_cnt_en   ; switch:u_switch|glf:u1_glf|timer:u1_timer|t_cnt_en   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u1_glf|timer:u1_timer|pulse_1us  ; switch:u_switch|glf:u1_glf|timer:u1_timer|pulse_1us  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[2]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[2]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[3]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[7]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[9]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|len_pwr_timer[8]                     ; switch:u_switch|len_pwr_timer[8]                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; switch:u_switch|FPGA_LED_Test                        ; switch:u_switch|FPGA_LED_Test                        ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.456 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[5]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[6]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[7]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[8]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[9]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[10] ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[11] ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[12] ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[13] ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[14] ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[15] ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[5]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[6]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[7]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[8]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[9]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[10] ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[11] ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[12] ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[13] ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[14] ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[15] ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|glf:u3_glf|timer:u1_timer|t_cnt_en   ; switch:u_switch|glf:u3_glf|timer:u1_timer|t_cnt_en   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|dis_sn[0]                            ; switch:u_switch|dis_sn[0]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|glf:u0_glf|timer:u1_timer|t_cnt_en   ; switch:u_switch|glf:u0_glf|timer:u1_timer|t_cnt_en   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|glf:u0_glf|timer:u1_timer|pulse_1us  ; switch:u_switch|glf:u0_glf|timer:u1_timer|pulse_1us  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[4]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[2]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[2]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[3]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[5]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[6]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[7]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[8]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[9]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[10] ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[11] ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                           ;
+--------+-----------------------------+--------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                    ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+--------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -3.687 ; clkrst:u_clkrst|rst_n_inclk ; clkrst:u_clkrst|rst_n_sys_p1               ; clk_in                                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.194        ; -2.252     ; 1.600      ;
; -3.687 ; clkrst:u_clkrst|rst_n_inclk ; clkrst:u_clkrst|rst_n_sys                  ; clk_in                                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.194        ; -2.252     ; 1.600      ;
; 1.931  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|r_data[0]                      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.561     ; 4.651      ;
; 1.931  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|b_data[0]                      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.561     ; 4.651      ;
; 1.931  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|g_data[0]                      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.561     ; 4.651      ;
; 1.931  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|r_data[2]                      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.561     ; 4.651      ;
; 1.931  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|b_data[2]                      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.561     ; 4.651      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[1]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.584     ; 4.627      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|t_cnt_en    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.584     ; 4.627      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[0]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.584     ; 4.627      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[1]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.584     ; 4.627      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[2]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.584     ; 4.627      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.584     ; 4.627      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.584     ; 4.627      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.584     ; 4.627      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.584     ; 4.627      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.584     ; 4.627      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.584     ; 4.627      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.584     ; 4.627      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.584     ; 4.627      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.584     ; 4.627      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.584     ; 4.627      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.584     ; 4.627      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.584     ; 4.627      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.584     ; 4.627      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|pulse_1us   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.584     ; 4.627      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|tpulse      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.584     ; 4.627      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|igr_sw                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.584     ; 4.627      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[0]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.594     ; 4.617      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[1]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.594     ; 4.617      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[2]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.594     ; 4.617      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.594     ; 4.617      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.594     ; 4.617      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.594     ; 4.617      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.594     ; 4.617      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.594     ; 4.617      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.594     ; 4.617      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.594     ; 4.617      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.594     ; 4.617      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.594     ; 4.617      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.594     ; 4.617      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.594     ; 4.617      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.594     ; 4.617      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.594     ; 4.617      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|FPGA_LED_Test              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.584     ; 4.627      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cs_ctrl.IDLE                   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.575     ; 4.636      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cs_ctrl.GRST                   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.575     ; 4.636      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[0]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.575     ; 4.636      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[1]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.575     ; 4.636      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[2]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.575     ; 4.636      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[3]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.575     ; 4.636      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.575     ; 4.636      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.575     ; 4.636      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[6]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.575     ; 4.636      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[7]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.575     ; 4.636      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[8]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.575     ; 4.636      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[9]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.575     ; 4.636      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[10]               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.575     ; 4.636      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[11]               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.575     ; 4.636      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[12]               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.575     ; 4.636      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[13]               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.575     ; 4.636      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[14]               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.575     ; 4.636      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[15]               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.575     ; 4.636      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[16]               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.576     ; 4.635      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[17]               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.576     ; 4.635      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[18]               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.576     ; 4.635      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[19]               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.576     ; 4.635      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[20]               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.576     ; 4.635      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[21]               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.576     ; 4.635      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[22]               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.576     ; 4.635      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[23]               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.576     ; 4.635      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[24]               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.576     ; 4.635      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[25]               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.576     ; 4.635      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[26]               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.576     ; 4.635      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[27]               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.576     ; 4.635      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[28]               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.576     ; 4.635      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[29]               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.576     ; 4.635      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[30]               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.576     ; 4.635      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[31]               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.576     ; 4.635      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vblank[1]                  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.561     ; 4.650      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vblank[2]                  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.561     ; 4.650      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vblank[4]                  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.561     ; 4.650      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vblank[5]                  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.561     ; 4.650      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vblank[6]                  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.561     ; 4.650      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vblank[7]                  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.561     ; 4.650      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vblank[8]                  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.561     ; 4.650      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vblank[9]                  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.561     ; 4.650      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vblank[10]                 ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.561     ; 4.650      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vblank[11]                 ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.561     ; 4.650      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vblank[3]                  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.561     ; 4.650      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cs_ctrl.VBP                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.575     ; 4.636      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|smp_dis_sn[4]                  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.574     ; 4.637      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|smp_dis_sn[6]                  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.574     ; 4.637      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|smp_dis_sn[5]                  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.574     ; 4.637      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|smp_dis_sn[3]                  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.574     ; 4.637      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|smp_dis_sn[1]                  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.574     ; 4.637      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vdiv64[3]                  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.574     ; 4.637      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vdiv64[4]                  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.574     ; 4.637      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vdiv64[2]                  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.574     ; 4.637      ;
; 1.932  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vdiv64[1]                  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.574     ; 4.637      ;
+--------+-----------------------------+--------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                     ;
+-------+-----------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                              ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 2.918 ; clkrst:u_clkrst|rst_n_inclk ; clkrst:u_clkrst|rst_n_sys_p1                         ; clk_in                                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; -0.119       ; -1.639     ; 1.452      ;
; 2.918 ; clkrst:u_clkrst|rst_n_inclk ; clkrst:u_clkrst|rst_n_sys                            ; clk_in                                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; -0.119       ; -1.639     ; 1.452      ;
; 4.480 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|r_data[3]                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.364     ; 4.328      ;
; 4.480 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|g_data[3]                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.364     ; 4.328      ;
; 4.480 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|g_data[7]                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.364     ; 4.328      ;
; 4.480 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|r_data[7]                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.364     ; 4.328      ;
; 4.481 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn_d1[3]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.385     ; 4.308      ;
; 4.481 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn_d1[2]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.385     ; 4.308      ;
; 4.481 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn_d1[5]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.385     ; 4.308      ;
; 4.481 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn_d1[4]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.385     ; 4.308      ;
; 4.481 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn_d1[0]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.385     ; 4.308      ;
; 4.481 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn_d1[1]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.385     ; 4.308      ;
; 4.481 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn_d1[6]                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.385     ; 4.308      ;
; 4.481 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|trig_lock_timer                      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.385     ; 4.308      ;
; 4.481 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|len_pwr_timer[3]                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.382     ; 4.311      ;
; 4.481 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|len_pwr_timer[8]                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.382     ; 4.311      ;
; 4.481 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|t_cnt_en              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.382     ; 4.311      ;
; 4.481 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[0]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.383     ; 4.310      ;
; 4.481 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[1]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.383     ; 4.310      ;
; 4.481 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[2]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.383     ; 4.310      ;
; 4.481 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[3]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.383     ; 4.310      ;
; 4.481 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[4]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.383     ; 4.310      ;
; 4.481 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[5]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.383     ; 4.310      ;
; 4.481 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[6]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.383     ; 4.310      ;
; 4.481 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[7]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.383     ; 4.310      ;
; 4.481 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[8]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.383     ; 4.310      ;
; 4.481 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[9]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.383     ; 4.310      ;
; 4.481 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[10]           ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.383     ; 4.310      ;
; 4.481 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[11]           ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.383     ; 4.310      ;
; 4.481 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[12]           ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.383     ; 4.310      ;
; 4.481 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[13]           ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.383     ; 4.310      ;
; 4.481 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[14]           ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.383     ; 4.310      ;
; 4.481 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[15]           ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.383     ; 4.310      ;
; 4.481 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|pulse_1us             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.382     ; 4.311      ;
; 4.481 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_us[0]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.381     ; 4.312      ;
; 4.481 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_us[1]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.381     ; 4.312      ;
; 4.481 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_us[2]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.381     ; 4.312      ;
; 4.481 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_us[3]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.381     ; 4.312      ;
; 4.481 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_us[4]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.381     ; 4.312      ;
; 4.481 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_us[5]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.381     ; 4.312      ;
; 4.481 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_us[6]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.381     ; 4.312      ;
; 4.481 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_us[7]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.381     ; 4.312      ;
; 4.481 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_us[8]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.381     ; 4.312      ;
; 4.481 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_us[9]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.381     ; 4.312      ;
; 4.481 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_us[10]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.381     ; 4.312      ;
; 4.481 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_us[11]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.381     ; 4.312      ;
; 4.481 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_us[12]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.381     ; 4.312      ;
; 4.481 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_us[13]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.381     ; 4.312      ;
; 4.481 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_us[14]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.381     ; 4.312      ;
; 4.481 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_us[15]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.381     ; 4.312      ;
; 4.481 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|pulse_1ms             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.382     ; 4.311      ;
; 4.481 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|tpulse                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.382     ; 4.311      ;
; 4.481 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cs_ctrl.IDLE                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.363     ; 4.330      ;
; 4.481 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cs_ctrl.GRST                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.363     ; 4.330      ;
; 4.481 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[0]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.363     ; 4.330      ;
; 4.481 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[2]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.363     ; 4.330      ;
; 4.481 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cs_ctrl.VBP                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.363     ; 4.330      ;
; 4.481 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|smp_dis_sn[4]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.362     ; 4.331      ;
; 4.481 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|smp_dis_sn[6]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.362     ; 4.331      ;
; 4.481 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|smp_dis_sn[5]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.362     ; 4.331      ;
; 4.481 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|smp_dis_sn[3]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.362     ; 4.331      ;
; 4.481 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|smp_dis_sn[1]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.362     ; 4.331      ;
; 4.481 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|smp_dis_sn[2]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.362     ; 4.331      ;
; 4.481 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|smp_dis_sn[0]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.362     ; 4.331      ;
; 4.481 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|b_data[5]                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.364     ; 4.329      ;
; 4.481 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|grst                                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.363     ; 4.330      ;
; 4.482 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.391     ; 4.303      ;
; 4.482 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.391     ; 4.303      ;
; 4.482 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.391     ; 4.303      ;
; 4.482 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.391     ; 4.303      ;
; 4.482 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.391     ; 4.303      ;
; 4.482 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.391     ; 4.303      ;
; 4.482 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.391     ; 4.303      ;
; 4.482 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.391     ; 4.303      ;
; 4.482 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.391     ; 4.303      ;
; 4.482 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.391     ; 4.303      ;
; 4.482 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.391     ; 4.303      ;
; 4.482 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_ms[0]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.384     ; 4.310      ;
; 4.482 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_ms[1]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.384     ; 4.310      ;
; 4.482 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_ms[2]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.384     ; 4.310      ;
; 4.482 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_ms[3]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.384     ; 4.310      ;
; 4.482 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_ms[4]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.384     ; 4.310      ;
; 4.482 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_ms[5]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.384     ; 4.310      ;
; 4.482 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_ms[6]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.384     ; 4.310      ;
; 4.482 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_ms[7]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.384     ; 4.310      ;
; 4.482 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_ms[8]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.384     ; 4.310      ;
; 4.482 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_ms[9]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.384     ; 4.310      ;
; 4.482 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_ms[10]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.384     ; 4.310      ;
; 4.482 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_ms[11]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.384     ; 4.310      ;
; 4.482 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_ms[12]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.384     ; 4.310      ;
; 4.482 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_ms[13]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.384     ; 4.310      ;
; 4.482 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_ms[14]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.384     ; 4.310      ;
; 4.482 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_ms[15]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.384     ; 4.310      ;
; 4.482 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[1]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.364     ; 4.330      ;
; 4.482 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[3]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.364     ; 4.330      ;
; 4.482 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[4]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.364     ; 4.330      ;
; 4.482 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[5]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.364     ; 4.330      ;
; 4.482 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[6]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.364     ; 4.330      ;
; 4.482 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[7]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.364     ; 4.330      ;
; 4.482 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[8]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.364     ; 4.330      ;
+-------+-----------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                            ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-----------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                        ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-----------------------------------------------+
; 3.239 ; 3.459        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|data_reg[5]         ;
; 3.239 ; 3.459        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|data_reg[6]         ;
; 3.240 ; 3.460        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|data_reg[7]         ;
; 3.246 ; 3.466        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p_back.clear_screen ;
; 3.246 ; 3.466        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p_back.disp_char    ;
; 3.246 ; 3.466        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p_back.idle         ;
; 3.246 ; 3.466        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p_back.set_xy       ;
; 3.246 ; 3.466        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|x_reg[0]            ;
; 3.247 ; 3.467        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|data_reg[4]         ;
; 3.249 ; 3.469        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|data_reg[3]         ;
; 3.251 ; 3.471        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|data_reg[2]         ;
; 3.255 ; 3.475        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|data_reg[0]         ;
; 3.255 ; 3.475        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|data_reg[1]         ;
; 3.256 ; 3.476        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[2]         ;
; 3.256 ; 3.476        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[3]         ;
; 3.259 ; 3.479        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[0]         ;
; 3.259 ; 3.479        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[1]         ;
; 3.259 ; 3.479        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[4]         ;
; 3.259 ; 3.479        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[5]         ;
; 3.259 ; 3.479        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[6]         ;
; 3.261 ; 3.481        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p2.disp_char        ;
; 3.264 ; 3.484        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clkrst:u_clkrst|rst_n_sys                     ;
; 3.264 ; 3.484        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clkrst:u_clkrst|rst_n_sys_p1                  ;
; 3.269 ; 3.489        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_decode:u4_mux_decode|a[0]                 ;
; 3.269 ; 3.489        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_decode:u4_mux_decode|a[1]                 ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt[0]              ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt[1]              ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt[2]              ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt[3]              ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt[4]              ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt[5]              ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt[6]              ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt[7]              ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|lcd_ce              ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|lcd_clk             ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|lcd_dc              ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p2.clear_screen     ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p2.idle             ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p2.set_xy           ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p2.shift_data       ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|dis_sn_d1[0]                  ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|dis_sn_d1[1]                  ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|dis_sn_d1[2]                  ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|dis_sn_d1[3]                  ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|dis_sn_d1[4]                  ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|dis_sn_d1[5]                  ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|dis_sn_d1[6]                  ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|len_pwr_timer[3]              ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|len_pwr_timer[8]              ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_clk[0]     ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_clk[10]    ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_clk[11]    ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_clk[12]    ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_clk[13]    ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_clk[14]    ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_clk[15]    ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_clk[1]     ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_clk[2]     ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_clk[3]     ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_clk[4]     ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_clk[5]     ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_clk[6]     ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_clk[7]     ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_clk[8]     ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_clk[9]     ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_ms[0]      ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_ms[10]     ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_ms[11]     ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_ms[12]     ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_ms[13]     ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_ms[14]     ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_ms[15]     ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_ms[1]      ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_ms[2]      ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_ms[3]      ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_ms[4]      ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_ms[5]      ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_ms[6]      ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_ms[7]      ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_ms[8]      ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_ms[9]      ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_us[0]      ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_us[10]     ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_us[11]     ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_us[12]     ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_us[13]     ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_us[14]     ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_us[15]     ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_us[1]      ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_us[2]      ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_us[3]      ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_us[4]      ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_us[5]      ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_us[6]      ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_us[7]      ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_us[8]      ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_us[9]      ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|pulse_1ms      ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|pulse_1us      ;
; 3.270 ; 3.490        ; 0.220          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|t_cnt_en       ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_in'                                                                                                      ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                 ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------+
; 18.229 ; 18.417       ; 0.188          ; Low Pulse Width  ; clk_in ; Rise       ; clkrst:u_clkrst|rst_n_inclk                                            ;
; 18.368 ; 18.368       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; u_clkrst|rst_n_inclk|clk                                               ;
; 18.396 ; 18.616       ; 0.220          ; High Pulse Width ; clk_in ; Rise       ; clkrst:u_clkrst|rst_n_inclk                                            ;
; 18.446 ; 18.446       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]           ;
; 18.446 ; 18.446       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|observablevcoout ;
; 18.481 ; 18.481       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; clk_in~input|o                                                         ;
; 18.513 ; 18.513       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; clk_in~input|i                                                         ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; clk_in~input|i                                                         ;
; 18.522 ; 18.522       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 18.556 ; 18.556       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; clk_in~input|o                                                         ;
; 18.589 ; 18.589       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]           ;
; 18.589 ; 18.589       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|observablevcoout ;
; 18.664 ; 18.664       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; u_clkrst|rst_n_inclk|clk                                               ;
; 33.037 ; 37.037       ; 4.000          ; Port Rate        ; clk_in ; Rise       ; clk_in                                                                 ;
; 34.550 ; 37.037       ; 2.487          ; Min Period       ; clk_in ; Rise       ; clkrst:u_clkrst|rst_n_inclk                                            ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; sw6       ; clk_in     ; 3.091 ; 3.360 ; Rise       ; clk_in                                                       ;
; sw1       ; clk_in     ; 4.877 ; 5.043 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw2       ; clk_in     ; 5.129 ; 5.388 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw3       ; clk_in     ; 5.706 ; 5.952 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw4       ; clk_in     ; 5.145 ; 5.385 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; sw6       ; clk_in     ; -2.596 ; -2.854 ; Rise       ; clk_in                                                       ;
; sw1       ; clk_in     ; -4.001 ; -4.149 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw2       ; clk_in     ; -4.243 ; -4.481 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw3       ; clk_in     ; -4.812 ; -5.048 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw4       ; clk_in     ; -4.259 ; -4.479 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                  ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; FPGA_LED_Test ; clk_in     ; 4.865 ; 4.995 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CE          ; clk_in     ; 5.035 ; 4.857 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CLK         ; clk_in     ; 5.106 ; 4.977 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DC          ; clk_in     ; 4.673 ; 4.549 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DIN         ; clk_in     ; 4.916 ; 4.752 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_a[*]      ; clk_in     ; 6.297 ; 5.934 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_a[0]     ; clk_in     ; 6.297 ; 5.934 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_din[*]    ; clk_in     ; 7.434 ; 7.297 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[0]   ; clk_in     ; 5.946 ; 5.666 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[1]   ; clk_in     ; 5.678 ; 5.525 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[2]   ; clk_in     ; 5.661 ; 5.520 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[3]   ; clk_in     ; 5.845 ; 5.627 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[4]   ; clk_in     ; 7.434 ; 7.297 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[5]   ; clk_in     ; 5.220 ; 5.112 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[6]   ; clk_in     ; 4.947 ; 4.899 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[7]   ; clk_in     ; 5.767 ; 5.510 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_wr        ; clk_in     ; 3.992 ; 4.049 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_din[*]    ; clk_in     ; 6.697 ; 6.776 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[2]   ; clk_in     ; 4.945 ; 4.797 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[3]   ; clk_in     ; 4.971 ; 4.808 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[4]   ; clk_in     ; 4.630 ; 4.522 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[5]   ; clk_in     ; 5.346 ; 5.179 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[6]   ; clk_in     ; 5.329 ; 5.161 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[7]   ; clk_in     ; 6.697 ; 6.776 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_wr        ; clk_in     ; 4.085 ; 4.133 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_din[*]    ; clk_in     ; 6.404 ; 6.296 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[2]   ; clk_in     ; 5.732 ; 5.566 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[3]   ; clk_in     ; 5.959 ; 5.765 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[4]   ; clk_in     ; 5.896 ; 5.710 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[5]   ; clk_in     ; 5.461 ; 5.325 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[6]   ; clk_in     ; 6.404 ; 6.174 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[7]   ; clk_in     ; 6.063 ; 6.296 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_wr        ; clk_in     ; 4.075 ; 4.123 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da4_wr        ; clk_in     ; 4.035 ; 4.154 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddn      ; clk_in     ; 6.284 ; 6.501 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddp      ; clk_in     ; 6.315 ; 6.521 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_n14v       ; clk_in     ; 5.293 ; 5.486 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_p14v       ; clk_in     ; 5.437 ; 5.622 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgh        ; clk_in     ; 6.779 ; 7.082 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgl        ; clk_in     ; 6.385 ; 6.581 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_1[*]      ; clk_in     ; 5.823 ; 5.511 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_1[0]     ; clk_in     ; 5.823 ; 5.511 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_2[*]      ; clk_in     ; 5.607 ; 5.383 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_2[0]     ; clk_in     ; 5.307 ; 5.089 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_2[1]     ; clk_in     ; 5.607 ; 5.383 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_3[*]      ; clk_in     ; 5.675 ; 5.424 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_3[0]     ; clk_in     ; 5.675 ; 5.424 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_3[1]     ; clk_in     ; 5.501 ; 5.300 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_4[*]      ; clk_in     ; 6.043 ; 6.002 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_4[0]     ; clk_in     ; 6.043 ; 6.002 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_4[1]     ; clk_in     ; 4.583 ; 4.421 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_5[*]      ; clk_in     ; 5.433 ; 5.217 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_5[0]     ; clk_in     ; 5.433 ; 5.217 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_5[1]     ; clk_in     ; 5.331 ; 5.113 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_6[*]      ; clk_in     ; 5.340 ; 5.123 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_6[0]     ; clk_in     ; 5.340 ; 5.123 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_7[*]      ; clk_in     ; 4.697 ; 4.560 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_7[0]     ; clk_in     ; 4.697 ; 4.560 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_8[*]      ; clk_in     ; 5.004 ; 4.825 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_8[0]     ; clk_in     ; 5.004 ; 4.825 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_10[*]     ; clk_in     ; 4.972 ; 4.833 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_10[0]    ; clk_in     ; 4.972 ; 4.833 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en1       ; clk_in     ; 8.303 ; 7.823 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en2       ; clk_in     ; 8.225 ; 7.733 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en3       ; clk_in     ; 7.222 ; 6.871 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en4       ; clk_in     ; 6.622 ; 6.343 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test1  ; clk_in     ; 6.729 ; 6.395 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test2  ; clk_in     ; 6.755 ; 6.412 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; txd           ; clk_in     ; 5.697 ; 5.493 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                          ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; FPGA_LED_Test ; clk_in     ; 4.318 ; 4.445 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CE          ; clk_in     ; 4.475 ; 4.301 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CLK         ; clk_in     ; 4.543 ; 4.416 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DC          ; clk_in     ; 4.127 ; 4.005 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DIN         ; clk_in     ; 4.361 ; 4.200 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_a[*]      ; clk_in     ; 5.687 ; 5.335 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_a[0]     ; clk_in     ; 5.687 ; 5.335 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_din[*]    ; clk_in     ; 4.397 ; 4.350 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[0]   ; clk_in     ; 5.353 ; 5.082 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[1]   ; clk_in     ; 5.099 ; 4.951 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[2]   ; clk_in     ; 5.083 ; 4.946 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[3]   ; clk_in     ; 5.261 ; 5.050 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[4]   ; clk_in     ; 6.840 ; 6.711 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[5]   ; clk_in     ; 4.660 ; 4.554 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[6]   ; clk_in     ; 4.397 ; 4.350 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[7]   ; clk_in     ; 5.185 ; 4.937 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_wr        ; clk_in     ; 3.477 ; 3.533 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_din[*]    ; clk_in     ; 4.090 ; 3.984 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[2]   ; clk_in     ; 4.395 ; 4.252 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[3]   ; clk_in     ; 4.421 ; 4.263 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[4]   ; clk_in     ; 4.090 ; 3.984 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[5]   ; clk_in     ; 4.780 ; 4.619 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[6]   ; clk_in     ; 4.764 ; 4.602 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[7]   ; clk_in     ; 6.135 ; 6.208 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_wr        ; clk_in     ; 3.569 ; 3.616 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_din[*]    ; clk_in     ; 4.892 ; 4.760 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[2]   ; clk_in     ; 5.152 ; 4.991 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[3]   ; clk_in     ; 5.370 ; 5.182 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[4]   ; clk_in     ; 5.310 ; 5.130 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[5]   ; clk_in     ; 4.892 ; 4.760 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[6]   ; clk_in     ; 5.798 ; 5.575 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[7]   ; clk_in     ; 5.470 ; 5.694 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_wr        ; clk_in     ; 3.559 ; 3.606 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da4_wr        ; clk_in     ; 3.513 ; 3.629 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddn      ; clk_in     ; 5.681 ; 5.891 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddp      ; clk_in     ; 5.710 ; 5.909 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_n14v       ; clk_in     ; 4.724 ; 4.912 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_p14v       ; clk_in     ; 4.868 ; 5.046 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgh        ; clk_in     ; 6.152 ; 6.446 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgl        ; clk_in     ; 5.778 ; 5.969 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_1[*]      ; clk_in     ; 5.232 ; 4.930 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_1[0]     ; clk_in     ; 5.232 ; 4.930 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_2[*]      ; clk_in     ; 4.737 ; 4.525 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_2[0]     ; clk_in     ; 4.737 ; 4.525 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_2[1]     ; clk_in     ; 5.025 ; 4.806 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_3[*]      ; clk_in     ; 4.923 ; 4.727 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_3[0]     ; clk_in     ; 5.090 ; 4.845 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_3[1]     ; clk_in     ; 4.923 ; 4.727 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_4[*]      ; clk_in     ; 4.042 ; 3.883 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_4[0]     ; clk_in     ; 5.501 ; 5.464 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_4[1]     ; clk_in     ; 4.042 ; 3.883 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_5[*]      ; clk_in     ; 4.760 ; 4.547 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_5[0]     ; clk_in     ; 4.857 ; 4.647 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_5[1]     ; clk_in     ; 4.760 ; 4.547 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_6[*]      ; clk_in     ; 4.767 ; 4.556 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_6[0]     ; clk_in     ; 4.767 ; 4.556 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_7[*]      ; clk_in     ; 4.151 ; 4.016 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_7[0]     ; clk_in     ; 4.151 ; 4.016 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_8[*]      ; clk_in     ; 4.445 ; 4.270 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_8[0]     ; clk_in     ; 4.445 ; 4.270 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_10[*]     ; clk_in     ; 4.414 ; 4.277 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_10[0]    ; clk_in     ; 4.414 ; 4.277 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en1       ; clk_in     ; 7.614 ; 7.150 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en2       ; clk_in     ; 7.539 ; 7.062 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en3       ; clk_in     ; 6.575 ; 6.235 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en4       ; clk_in     ; 5.999 ; 5.728 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test1  ; clk_in     ; 6.102 ; 5.779 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test2  ; clk_in     ; 6.127 ; 5.796 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; txd           ; clk_in     ; 5.111 ; 4.911 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                  ;
+------------+-----------------+--------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                   ; Note ;
+------------+-----------------+--------------------------------------------------------------+------+
; 147.28 MHz ; 147.28 MHz      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+--------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                   ;
+--------------------------------------------------------------+-------+---------------+
; Clock                                                        ; Slack ; End Point TNS ;
+--------------------------------------------------------------+-------+---------------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.352 ; 0.000         ;
+--------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                    ;
+--------------------------------------------------------------+-------+---------------+
; Clock                                                        ; Slack ; End Point TNS ;
+--------------------------------------------------------------+-------+---------------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.384 ; 0.000         ;
+--------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                 ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; -3.211 ; -6.422        ;
+--------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                 ;
+--------------------------------------------------------------+-------+---------------+
; Clock                                                        ; Slack ; End Point TNS ;
+--------------------------------------------------------------+-------+---------------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 2.575 ; 0.000         ;
+--------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                      ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 3.218  ; 0.000         ;
; clk_in                                                       ; 18.167 ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                   ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.352 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.305      ; 7.097      ;
; 0.423 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.347      ; 7.068      ;
; 0.472 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.304      ; 6.976      ;
; 0.491 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|data_reg[7] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.328      ; 6.981      ;
; 0.558 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.305      ; 6.891      ;
; 0.567 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|data_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.348      ; 6.925      ;
; 0.589 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.305      ; 6.860      ;
; 0.597 ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.305      ; 6.852      ;
; 0.614 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|char_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.352      ; 6.882      ;
; 0.615 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|char_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.352      ; 6.881      ;
; 0.618 ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.305      ; 6.831      ;
; 0.626 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|char_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.379      ; 6.897      ;
; 0.627 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|char_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.379      ; 6.896      ;
; 0.627 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|char_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.379      ; 6.896      ;
; 0.627 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|char_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.379      ; 6.896      ;
; 0.628 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|char_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.379      ; 6.895      ;
; 0.663 ; lcd_display:u_lcd_display|char_reg[1] ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.163     ; 6.318      ;
; 0.680 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.348      ; 6.812      ;
; 0.697 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|data_reg[7] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.328      ; 6.775      ;
; 0.699 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.347      ; 6.792      ;
; 0.715 ; lcd_display:u_lcd_display|char_reg[4] ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.164     ; 6.265      ;
; 0.728 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|data_reg[7] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.328      ; 6.744      ;
; 0.736 ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|data_reg[7] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.328      ; 6.736      ;
; 0.747 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.339      ; 6.736      ;
; 0.748 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.304      ; 6.700      ;
; 0.755 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.347      ; 6.736      ;
; 0.757 ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[7] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.328      ; 6.715      ;
; 0.763 ; lcd_display:u_lcd_display|char_reg[5] ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.163     ; 6.218      ;
; 0.773 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|data_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.348      ; 6.719      ;
; 0.780 ; lcd_display:u_lcd_display|char_reg[2] ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.132     ; 6.232      ;
; 0.783 ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.305      ; 6.666      ;
; 0.804 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|data_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.348      ; 6.688      ;
; 0.804 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.304      ; 6.644      ;
; 0.807 ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.347      ; 6.684      ;
; 0.812 ; lcd_display:u_lcd_display|cnt3[13]    ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.305      ; 6.637      ;
; 0.812 ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|data_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.348      ; 6.680      ;
; 0.815 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.369      ; 6.698      ;
; 0.819 ; lcd_display:u_lcd_display|cnt3[15]    ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.305      ; 6.630      ;
; 0.833 ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.348      ; 6.659      ;
; 0.838 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.339      ; 6.645      ;
; 0.856 ; lcd_display:u_lcd_display|char_reg[0] ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.121     ; 6.167      ;
; 0.856 ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.304      ; 6.592      ;
; 0.857 ; lcd_display:u_lcd_display|char_reg[0] ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.164     ; 6.123      ;
; 0.864 ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.347      ; 6.627      ;
; 0.873 ; lcd_display:u_lcd_display|char_reg[0] ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.129     ; 6.142      ;
; 0.877 ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.339      ; 6.606      ;
; 0.879 ; lcd_display:u_lcd_display|char_reg[4] ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.120     ; 6.145      ;
; 0.886 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.348      ; 6.606      ;
; 0.890 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|char_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.352      ; 6.606      ;
; 0.891 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|char_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.352      ; 6.605      ;
; 0.892 ; lcd_display:u_lcd_display|char_reg[1] ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.164     ; 6.088      ;
; 0.893 ; lcd_display:u_lcd_display|char_reg[3] ; lcd_display:u_lcd_display|data_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.093     ; 6.158      ;
; 0.895 ; lcd_display:u_lcd_display|cnt3[9]     ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.305      ; 6.554      ;
; 0.898 ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.339      ; 6.585      ;
; 0.899 ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.304      ; 6.549      ;
; 0.902 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|char_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.379      ; 6.621      ;
; 0.903 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|char_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.379      ; 6.620      ;
; 0.903 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|char_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.379      ; 6.620      ;
; 0.903 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|char_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.379      ; 6.620      ;
; 0.903 ; lcd_display:u_lcd_display|cnt3[0]     ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.305      ; 6.546      ;
; 0.903 ; lcd_display:u_lcd_display|cnt3[8]     ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.305      ; 6.546      ;
; 0.904 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|char_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.379      ; 6.619      ;
; 0.910 ; lcd_display:u_lcd_display|char_reg[2] ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.124     ; 6.110      ;
; 0.917 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.348      ; 6.575      ;
; 0.922 ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|data_reg[7] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.328      ; 6.550      ;
; 0.925 ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.348      ; 6.567      ;
; 0.941 ; lcd_display:u_lcd_display|char_reg[0] ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.120     ; 6.083      ;
; 0.943 ; lcd_display:u_lcd_display|char_reg[4] ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.163     ; 6.038      ;
; 0.946 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|char_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.352      ; 6.550      ;
; 0.946 ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.348      ; 6.546      ;
; 0.947 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|char_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.352      ; 6.549      ;
; 0.951 ; lcd_display:u_lcd_display|cnt3[13]    ; lcd_display:u_lcd_display|data_reg[7] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.328      ; 6.521      ;
; 0.955 ; lcd_display:u_lcd_display|char_reg[2] ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.137     ; 6.052      ;
; 0.958 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|char_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.379      ; 6.565      ;
; 0.958 ; lcd_display:u_lcd_display|cnt3[15]    ; lcd_display:u_lcd_display|data_reg[7] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.328      ; 6.514      ;
; 0.959 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|char_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.379      ; 6.564      ;
; 0.959 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|char_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.379      ; 6.564      ;
; 0.959 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|char_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.379      ; 6.564      ;
; 0.960 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|char_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.379      ; 6.563      ;
; 0.961 ; lcd_display:u_lcd_display|char_reg[0] ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.163     ; 6.020      ;
; 0.967 ; lcd_display:u_lcd_display|char_reg[1] ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.120     ; 6.057      ;
; 0.967 ; lcd_display:u_lcd_display|char_reg[2] ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.136     ; 6.041      ;
; 0.970 ; lcd_display:u_lcd_display|cnt3[13]    ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.347      ; 6.521      ;
; 0.970 ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.347      ; 6.521      ;
; 0.971 ; lcd_display:u_lcd_display|char_reg[2] ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.093     ; 6.080      ;
; 0.984 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.339      ; 6.499      ;
; 0.988 ; lcd_display:u_lcd_display|char_reg[1] ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.121     ; 6.035      ;
; 0.991 ; lcd_display:u_lcd_display|char_reg[1] ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.129     ; 6.024      ;
; 0.995 ; lcd_display:u_lcd_display|char_reg[0] ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.099     ; 6.050      ;
; 0.996 ; lcd_display:u_lcd_display|cnt3[15]    ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.347      ; 6.495      ;
; 0.998 ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|data_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.348      ; 6.494      ;
; 0.998 ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|char_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.352      ; 6.498      ;
; 0.999 ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|char_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.352      ; 6.497      ;
; 1.001 ; lcd_display:u_lcd_display|char_reg[3] ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.136     ; 6.007      ;
; 1.010 ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|char_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.379      ; 6.513      ;
; 1.011 ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|char_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.379      ; 6.512      ;
; 1.011 ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|char_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.379      ; 6.512      ;
; 1.011 ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|char_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.379      ; 6.512      ;
; 1.012 ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|char_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.379      ; 6.511      ;
; 1.017 ; lcd_display:u_lcd_display|char_reg[6] ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.121     ; 6.006      ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                  ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.384 ; lcd_display:u_lcd_display|data_reg[0]                ; lcd_display:u_lcd_display|data_reg[0]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.385 ; lcd_display:u_lcd_display|p_back.disp_char           ; lcd_display:u_lcd_display|p_back.disp_char           ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; lcd_display:u_lcd_display|p_back.clear_screen        ; lcd_display:u_lcd_display|p_back.clear_screen        ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; lcd_display:u_lcd_display|p_back.idle                ; lcd_display:u_lcd_display|p_back.idle                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; lcd_display:u_lcd_display|p_back.set_xy              ; lcd_display:u_lcd_display|p_back.set_xy              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; lcd_display:u_lcd_display|char_reg[1]                ; lcd_display:u_lcd_display|char_reg[1]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; lcd_display:u_lcd_display|char_reg[0]                ; lcd_display:u_lcd_display|char_reg[0]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; lcd_display:u_lcd_display|char_reg[4]                ; lcd_display:u_lcd_display|char_reg[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; lcd_display:u_lcd_display|char_reg[5]                ; lcd_display:u_lcd_display|char_reg[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; lcd_display:u_lcd_display|char_reg[6]                ; lcd_display:u_lcd_display|char_reg[6]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; lcd_display:u_lcd_display|x_reg[0]                   ; lcd_display:u_lcd_display|x_reg[0]                   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; lcd_display:u_lcd_display|char_reg[3]                ; lcd_display:u_lcd_display|char_reg[3]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; lcd_display:u_lcd_display|char_reg[2]                ; lcd_display:u_lcd_display|char_reg[2]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.402 ; tgen:u_tgen|num_vdiv64[0]                            ; tgen:u_tgen|num_vdiv64[0]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tgen:u_tgen|cs_ctrl.PCH                              ; tgen:u_tgen|cs_ctrl.PCH                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tgen:u_tgen|r_data[0]                                ; tgen:u_tgen|r_data[0]                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tgen:u_tgen|g_data[0]                                ; tgen:u_tgen|g_data[0]                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tgen:u_tgen|da1_a[0]                                 ; tgen:u_tgen|da1_a[0]                                 ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u2_glf|timer:u1_timer|t_cnt_en   ; switch:u_switch|glf:u2_glf|timer:u1_timer|t_cnt_en   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u2_glf|timer:u1_timer|pulse_1us  ; switch:u_switch|glf:u2_glf|timer:u1_timer|pulse_1us  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[2]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[2]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[3]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[4]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[5]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[6]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[7]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[8]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[9]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[10] ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[11] ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[12] ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[13] ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[14] ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[15] ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u3_glf|timer:u1_timer|pulse_1us  ; switch:u_switch|glf:u3_glf|timer:u1_timer|pulse_1us  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[3]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[4]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[5]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[6]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[7]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[8]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[9]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[10] ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[11] ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[12] ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[13] ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[14] ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[15] ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[2]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[2]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; uart:u_uart|send24bitend                             ; uart:u_uart|send24bitend                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; uart:u_uart|cstate.SENDDELAY                         ; uart:u_uart|cstate.SENDDELAY                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; uart:u_uart|isEn                                     ; uart:u_uart|isEn                                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_module:u_tx_module|tx_bit[1]                      ; tx_module:u_tx_module|tx_bit[1]                      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_module:u_tx_module|txd                            ; tx_module:u_tx_module|txd                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; lcd_display:u_lcd_display|p.clk_h                    ; lcd_display:u_lcd_display|p.clk_h                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; lcd_display:u_lcd_display|p.00                       ; lcd_display:u_lcd_display|p.00                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; lcd_display:u_lcd_display|cnt2[1]                    ; lcd_display:u_lcd_display|cnt2[1]                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; lcd_display:u_lcd_display|cnt2[2]                    ; lcd_display:u_lcd_display|cnt2[2]                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; lcd_display:u_lcd_display|p2.idle                    ; lcd_display:u_lcd_display|p2.idle                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; lcd_display:u_lcd_display|p2.shift_data1             ; lcd_display:u_lcd_display|p2.shift_data1             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; lcd_display:u_lcd_display|lcd_ce                     ; lcd_display:u_lcd_display|lcd_ce                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; lcd_display:u_lcd_display|lcd_dc                     ; lcd_display:u_lcd_display|lcd_dc                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; lcd_display:u_lcd_display|lcd_din                    ; lcd_display:u_lcd_display|lcd_din                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tgen:u_tgen|cs_ctrl.GRST                             ; tgen:u_tgen|cs_ctrl.GRST                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tgen:u_tgen|cs_ctrl.VFP                              ; tgen:u_tgen|cs_ctrl.VFP                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u3_glf|timer:u1_timer|t_cnt_en   ; switch:u_switch|glf:u3_glf|timer:u1_timer|t_cnt_en   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|dis_sn[0]                            ; switch:u_switch|dis_sn[0]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|len_lock_timer[6]                    ; switch:u_switch|len_lock_timer[6]                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|timer:u0_timer|t_cnt_en              ; switch:u_switch|timer:u0_timer|t_cnt_en              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|timer:u0_timer|pulse_1us             ; switch:u_switch|timer:u0_timer|pulse_1us             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|timer:u0_timer|cnt_us[7]             ; switch:u_switch|timer:u0_timer|cnt_us[7]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|timer:u0_timer|cnt_us[8]             ; switch:u_switch|timer:u0_timer|cnt_us[8]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|timer:u0_timer|cnt_us[9]             ; switch:u_switch|timer:u0_timer|cnt_us[9]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|timer:u0_timer|cnt_us[10]            ; switch:u_switch|timer:u0_timer|cnt_us[10]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|timer:u0_timer|cnt_us[11]            ; switch:u_switch|timer:u0_timer|cnt_us[11]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|timer:u0_timer|cnt_us[12]            ; switch:u_switch|timer:u0_timer|cnt_us[12]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|timer:u0_timer|cnt_us[13]            ; switch:u_switch|timer:u0_timer|cnt_us[13]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|timer:u0_timer|cnt_us[14]            ; switch:u_switch|timer:u0_timer|cnt_us[14]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|timer:u0_timer|cnt_us[15]            ; switch:u_switch|timer:u0_timer|cnt_us[15]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|igr_sw                               ; switch:u_switch|igr_sw                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u0_glf|timer:u1_timer|t_cnt_en   ; switch:u_switch|glf:u0_glf|timer:u1_timer|t_cnt_en   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u0_glf|timer:u1_timer|pulse_1us  ; switch:u_switch|glf:u0_glf|timer:u1_timer|pulse_1us  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u1_glf|timer:u1_timer|t_cnt_en   ; switch:u_switch|glf:u1_glf|timer:u1_timer|t_cnt_en   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u1_glf|timer:u1_timer|pulse_1us  ; switch:u_switch|glf:u1_glf|timer:u1_timer|pulse_1us  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[2]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[2]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[3]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[4]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[5]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[6]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[7]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[8]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[9]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[10] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[11] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[12] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[13] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[14] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[15] ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|len_pwr_timer[8]                     ; switch:u_switch|len_pwr_timer[8]                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; switch:u_switch|timer:u1_timer|t_cnt_en              ; switch:u_switch|timer:u1_timer|t_cnt_en              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                       ;
+--------+-----------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                               ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -3.211 ; clkrst:u_clkrst|rst_n_inclk ; clkrst:u_clkrst|rst_n_sys_p1                          ; clk_in                                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.194        ; -1.938     ; 1.439      ;
; -3.211 ; clkrst:u_clkrst|rst_n_inclk ; clkrst:u_clkrst|rst_n_sys                             ; clk_in                                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.194        ; -1.938     ; 1.439      ;
; 2.303  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|num_vdiv64[0]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.541     ; 4.300      ;
; 2.303  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|num_vdiv64[1]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.541     ; 4.300      ;
; 2.303  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|num_vdiv64[2]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.541     ; 4.300      ;
; 2.303  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|num_vdiv64[3]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.541     ; 4.300      ;
; 2.303  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|num_vdiv64[4]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.541     ; 4.300      ;
; 2.303  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|num_vdiv64[5]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.541     ; 4.300      ;
; 2.303  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cs_ctrl.DISPLAY                           ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.541     ; 4.300      ;
; 2.303  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cs_ctrl.PCH                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.541     ; 4.300      ;
; 2.303  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|r_data[0]                                 ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.532     ; 4.309      ;
; 2.303  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|b_data[0]                                 ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.532     ; 4.309      ;
; 2.303  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|g_data[0]                                 ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.532     ; 4.309      ;
; 2.303  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|r_data[2]                                 ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.532     ; 4.309      ;
; 2.303  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|b_data[2]                                 ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.532     ; 4.309      ;
; 2.303  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|ckv1_L_pre                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.542     ; 4.299      ;
; 2.303  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|ckv1_R_pre                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.542     ; 4.299      ;
; 2.303  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|ckv4_R_pre                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.542     ; 4.299      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|len_lock_timer[6]                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.553     ; 4.287      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[0]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.553     ; 4.287      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[2]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.554     ; 4.286      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[3]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.553     ; 4.287      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[4]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.554     ; 4.286      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[6]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.553     ; 4.287      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[7]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.554     ; 4.286      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[8]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.554     ; 4.286      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[9]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.554     ; 4.286      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[10]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.554     ; 4.286      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[11]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.554     ; 4.286      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[12]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.554     ; 4.286      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[13]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.554     ; 4.286      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[14]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.554     ; 4.286      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[15]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.554     ; 4.286      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[5]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.554     ; 4.286      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|s_in_d1                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.556     ; 4.284      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|s_in_d2                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.556     ; 4.284      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[0]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.559     ; 4.281      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[1]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.559     ; 4.281      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[2]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.559     ; 4.281      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.559     ; 4.281      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.559     ; 4.281      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.559     ; 4.281      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.559     ; 4.281      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.559     ; 4.281      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.559     ; 4.281      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.559     ; 4.281      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.559     ; 4.281      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.559     ; 4.281      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.559     ; 4.281      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.559     ; 4.281      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.559     ; 4.281      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.559     ; 4.281      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|s_out                      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.559     ; 4.281      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|s_in_d1                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.556     ; 4.284      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|s_in_d2                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.556     ; 4.284      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|s_in_d3                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.556     ; 4.284      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|t_cnt_en    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.563     ; 4.277      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|pulse_1us   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.563     ; 4.277      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[0]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.563     ; 4.277      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[1]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.563     ; 4.277      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[2]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.563     ; 4.277      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[3]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.563     ; 4.277      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[4]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.563     ; 4.277      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[5]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.563     ; 4.277      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[6]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.563     ; 4.277      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[7]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.563     ; 4.277      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[8]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.563     ; 4.277      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[9]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.563     ; 4.277      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[10]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.563     ; 4.277      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[11]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.563     ; 4.277      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[12]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.563     ; 4.277      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[13]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.563     ; 4.277      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[14]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.563     ; 4.277      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[15]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.563     ; 4.277      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|tpulse      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.563     ; 4.277      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|s_out                      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.563     ; 4.277      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|trig_pwr_timer                        ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.556     ; 4.284      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|t_cnt_en               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.560     ; 4.280      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[0]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.562     ; 4.278      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[1]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.562     ; 4.278      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[2]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.562     ; 4.278      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[3]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.562     ; 4.278      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[4]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.562     ; 4.278      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[5]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.562     ; 4.278      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[6]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.562     ; 4.278      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[7]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.562     ; 4.278      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[8]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.562     ; 4.278      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[9]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.562     ; 4.278      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[10]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.562     ; 4.278      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[11]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.562     ; 4.278      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[12]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.562     ; 4.278      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[13]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.562     ; 4.278      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[14]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.562     ; 4.278      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_clk[15]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.562     ; 4.278      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|pulse_1us              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.560     ; 4.280      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_us[0]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.559     ; 4.281      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_us[1]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.559     ; 4.281      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_us[2]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.559     ; 4.281      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_us[3]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.559     ; 4.281      ;
; 2.304  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_us[4]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.559     ; 4.281      ;
+--------+-----------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                       ;
+-------+-----------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                               ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 2.575 ; clkrst:u_clkrst|rst_n_inclk ; clkrst:u_clkrst|rst_n_sys_p1                          ; clk_in                                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; -0.119       ; -1.396     ; 1.335      ;
; 2.575 ; clkrst:u_clkrst|rst_n_inclk ; clkrst:u_clkrst|rst_n_sys                             ; clk_in                                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; -0.119       ; -1.396     ; 1.335      ;
; 4.026 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[1]                           ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.350     ; 3.871      ;
; 4.026 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[3]                           ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.350     ; 3.871      ;
; 4.026 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[4]                           ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.350     ; 3.871      ;
; 4.026 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[5]                           ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.350     ; 3.871      ;
; 4.026 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[6]                           ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.350     ; 3.871      ;
; 4.026 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[7]                           ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.350     ; 3.871      ;
; 4.026 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[8]                           ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.350     ; 3.871      ;
; 4.026 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[9]                           ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.350     ; 3.871      ;
; 4.026 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[10]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.350     ; 3.871      ;
; 4.026 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[11]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.350     ; 3.871      ;
; 4.026 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[12]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.350     ; 3.871      ;
; 4.026 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[13]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.350     ; 3.871      ;
; 4.026 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[14]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.350     ; 3.871      ;
; 4.026 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_clk_grst[15]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.350     ; 3.871      ;
; 4.026 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|smp_dis_sn[4]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.349     ; 3.872      ;
; 4.026 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|smp_dis_sn[6]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.349     ; 3.872      ;
; 4.026 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|smp_dis_sn[5]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.349     ; 3.872      ;
; 4.026 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|smp_dis_sn[3]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.349     ; 3.872      ;
; 4.026 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|smp_dis_sn[1]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.349     ; 3.872      ;
; 4.026 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vdiv64[3]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.349     ; 3.872      ;
; 4.026 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vdiv64[4]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.349     ; 3.872      ;
; 4.026 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vdiv64[2]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.349     ; 3.872      ;
; 4.026 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vdiv64[1]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.349     ; 3.872      ;
; 4.026 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vdiv64[5]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.349     ; 3.872      ;
; 4.026 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vdiv64[6]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.349     ; 3.872      ;
; 4.026 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vdiv64[7]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.349     ; 3.872      ;
; 4.026 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|num_vdiv64[0]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.349     ; 3.872      ;
; 4.026 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|num_vdiv64[1]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.349     ; 3.872      ;
; 4.026 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|smp_dis_sn[2]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.349     ; 3.872      ;
; 4.026 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|num_vdiv64[2]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.349     ; 3.872      ;
; 4.026 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|num_vdiv64[3]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.349     ; 3.872      ;
; 4.026 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|num_vdiv64[4]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.349     ; 3.872      ;
; 4.026 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|num_vdiv64[5]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.349     ; 3.872      ;
; 4.026 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cs_ctrl.DISPLAY                           ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.349     ; 3.872      ;
; 4.026 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cs_ctrl.PCH                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.349     ; 3.872      ;
; 4.026 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|smp_dis_sn[0]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.349     ; 3.872      ;
; 4.026 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|b_data[5]                                 ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.352     ; 3.869      ;
; 4.026 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|ckv1_L_pre                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.350     ; 3.871      ;
; 4.026 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|ckv1_R_pre                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.350     ; 3.871      ;
; 4.026 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|ckv4_R_pre                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.350     ; 3.871      ;
; 4.026 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da2_din[2]                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.354     ; 3.867      ;
; 4.026 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da2_din[3]                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.354     ; 3.867      ;
; 4.026 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da2_din[4]                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.354     ; 3.867      ;
; 4.026 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da2_din[5]                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.354     ; 3.867      ;
; 4.026 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da2_din[6]                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.354     ; 3.867      ;
; 4.026 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da2_din[7]                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.354     ; 3.867      ;
; 4.026 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da3_din[2]                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.354     ; 3.867      ;
; 4.026 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da3_din[3]                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.354     ; 3.867      ;
; 4.026 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da3_din[4]                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.354     ; 3.867      ;
; 4.026 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da3_din[5]                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.354     ; 3.867      ;
; 4.026 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da3_din[6]                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.354     ; 3.867      ;
; 4.026 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da3_din[7]                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.354     ; 3.867      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|t_cnt_en    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.372     ; 3.850      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[0]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.372     ; 3.850      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[1]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.372     ; 3.850      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[2]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.372     ; 3.850      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.372     ; 3.850      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.372     ; 3.850      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.372     ; 3.850      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.372     ; 3.850      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.372     ; 3.850      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.372     ; 3.850      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.372     ; 3.850      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.372     ; 3.850      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.372     ; 3.850      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.372     ; 3.850      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.372     ; 3.850      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.372     ; 3.850      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.372     ; 3.850      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|pulse_1us   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.372     ; 3.850      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[0]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.372     ; 3.850      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[1]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.372     ; 3.850      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[2]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.372     ; 3.850      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[3]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.372     ; 3.850      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[4]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.372     ; 3.850      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[5]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.372     ; 3.850      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[6]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.372     ; 3.850      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[7]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.372     ; 3.850      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[8]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.372     ; 3.850      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[9]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.372     ; 3.850      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[10]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.372     ; 3.850      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[11]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.372     ; 3.850      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[12]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.372     ; 3.850      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[13]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.372     ; 3.850      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[14]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.372     ; 3.850      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[15]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.372     ; 3.850      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|timer:u1_timer|tpulse      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.372     ; 3.850      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|s_out                      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.372     ; 3.850      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|len_pwr_timer[3]                      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.369     ; 3.853      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|len_pwr_timer[8]                      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.369     ; 3.853      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|t_cnt_en               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.369     ; 3.853      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|pulse_1us              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.369     ; 3.853      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_us[0]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.368     ; 3.854      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_us[1]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.368     ; 3.854      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_us[2]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.368     ; 3.854      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_us[3]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.368     ; 3.854      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_us[4]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.368     ; 3.854      ;
; 4.027 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u1_timer|cnt_us[5]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.368     ; 3.854      ;
+-------+-----------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                     ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                                ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-------------------------------------------------------+
; 3.218 ; 3.434        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|data_reg[4]                 ;
; 3.218 ; 3.434        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|data_reg[7]                 ;
; 3.218 ; 3.434        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p_back.clear_screen         ;
; 3.218 ; 3.434        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p_back.disp_char            ;
; 3.218 ; 3.434        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p_back.idle                 ;
; 3.218 ; 3.434        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p_back.set_xy               ;
; 3.218 ; 3.434        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|x_reg[0]                    ;
; 3.222 ; 3.438        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clkrst:u_clkrst|rst_n_sys                             ;
; 3.222 ; 3.438        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clkrst:u_clkrst|rst_n_sys_p1                          ;
; 3.222 ; 3.438        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[0]                 ;
; 3.222 ; 3.438        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[1]                 ;
; 3.222 ; 3.438        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[4]                 ;
; 3.222 ; 3.438        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[5]                 ;
; 3.222 ; 3.438        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[6]                 ;
; 3.222 ; 3.438        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|data_reg[3]                 ;
; 3.222 ; 3.438        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p2.disp_char                ;
; 3.224 ; 3.440        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|data_reg[5]                 ;
; 3.224 ; 3.440        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|data_reg[6]                 ;
; 3.225 ; 3.441        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|data_reg[2]                 ;
; 3.229 ; 3.445        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[2]                 ;
; 3.229 ; 3.445        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[3]                 ;
; 3.230 ; 3.446        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|data_reg[0]                 ;
; 3.230 ; 3.446        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|data_reg[1]                 ;
; 3.268 ; 3.484        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[0]                     ;
; 3.268 ; 3.484        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[10]                    ;
; 3.268 ; 3.484        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[11]                    ;
; 3.268 ; 3.484        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[12]                    ;
; 3.268 ; 3.484        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[13]                    ;
; 3.268 ; 3.484        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[14]                    ;
; 3.268 ; 3.484        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[15]                    ;
; 3.268 ; 3.484        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[1]                     ;
; 3.268 ; 3.484        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[2]                     ;
; 3.268 ; 3.484        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[3]                     ;
; 3.268 ; 3.484        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[4]                     ;
; 3.268 ; 3.484        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[5]                     ;
; 3.268 ; 3.484        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[6]                     ;
; 3.268 ; 3.484        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[7]                     ;
; 3.268 ; 3.484        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[8]                     ;
; 3.268 ; 3.484        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[9]                     ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt2[0]                     ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt2[1]                     ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt2[2]                     ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt2[3]                     ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt[0]                      ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt[1]                      ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt[2]                      ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt[3]                      ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt[4]                      ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt[5]                      ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt[6]                      ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt[7]                      ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|lcd_clk                     ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p.00                        ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p.clk_falling_edge          ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p.clk_h                     ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p.clk_rising_edge           ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p2.shift_data1              ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[0]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[10] ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[11] ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[12] ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[13] ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[14] ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[15] ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[1]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[2]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[3]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[4]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[5]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[6]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[7]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[8]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[9]  ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|len_pwr_timer[3]                      ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|len_pwr_timer[8]                      ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_ms[0]              ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_ms[10]             ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_ms[11]             ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_ms[12]             ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_ms[13]             ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_ms[14]             ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_ms[15]             ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_ms[1]              ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_ms[2]              ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_ms[3]              ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_ms[4]              ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_ms[5]              ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_ms[6]              ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_ms[7]              ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_ms[8]              ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_ms[9]              ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_us[0]              ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_us[10]             ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_us[11]             ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_us[12]             ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_us[13]             ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_us[14]             ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_us[15]             ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_us[1]              ;
; 3.269 ; 3.485        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_us[2]              ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_in'                                                                                                       ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                 ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------+
; 18.167 ; 18.351       ; 0.184          ; Low Pulse Width  ; clk_in ; Rise       ; clkrst:u_clkrst|rst_n_inclk                                            ;
; 18.297 ; 18.297       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; u_clkrst|rst_n_inclk|clk                                               ;
; 18.423 ; 18.423       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]           ;
; 18.423 ; 18.423       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|observablevcoout ;
; 18.465 ; 18.681       ; 0.216          ; High Pulse Width ; clk_in ; Rise       ; clkrst:u_clkrst|rst_n_inclk                                            ;
; 18.481 ; 18.481       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; clk_in~input|o                                                         ;
; 18.506 ; 18.506       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; clk_in~input|i                                                         ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; clk_in~input|i                                                         ;
; 18.530 ; 18.530       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 18.556 ; 18.556       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; clk_in~input|o                                                         ;
; 18.613 ; 18.613       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]           ;
; 18.613 ; 18.613       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|observablevcoout ;
; 18.732 ; 18.732       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; u_clkrst|rst_n_inclk|clk                                               ;
; 33.037 ; 37.037       ; 4.000          ; Port Rate        ; clk_in ; Rise       ; clk_in                                                                 ;
; 34.550 ; 37.037       ; 2.487          ; Min Period       ; clk_in ; Rise       ; clkrst:u_clkrst|rst_n_inclk                                            ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; sw6       ; clk_in     ; 2.774 ; 2.876 ; Rise       ; clk_in                                                       ;
; sw1       ; clk_in     ; 4.297 ; 4.299 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw2       ; clk_in     ; 4.509 ; 4.619 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw3       ; clk_in     ; 5.077 ; 5.126 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw4       ; clk_in     ; 4.533 ; 4.618 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; sw6       ; clk_in     ; -2.328 ; -2.428 ; Rise       ; clk_in                                                       ;
; sw1       ; clk_in     ; -3.519 ; -3.514 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw2       ; clk_in     ; -3.723 ; -3.821 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw3       ; clk_in     ; -4.284 ; -4.332 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw4       ; clk_in     ; -3.746 ; -3.820 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                  ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; FPGA_LED_Test ; clk_in     ; 4.798 ; 5.051 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CE          ; clk_in     ; 5.054 ; 4.771 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CLK         ; clk_in     ; 5.123 ; 4.899 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DC          ; clk_in     ; 4.705 ; 4.499 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DIN         ; clk_in     ; 4.941 ; 4.707 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_a[*]      ; clk_in     ; 6.301 ; 5.739 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_a[0]     ; clk_in     ; 6.301 ; 5.739 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_din[*]    ; clk_in     ; 7.446 ; 7.133 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[0]   ; clk_in     ; 5.958 ; 5.508 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[1]   ; clk_in     ; 5.665 ; 5.418 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[2]   ; clk_in     ; 5.646 ; 5.410 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[3]   ; clk_in     ; 5.843 ; 5.497 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[4]   ; clk_in     ; 7.446 ; 7.133 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[5]   ; clk_in     ; 5.236 ; 5.044 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[6]   ; clk_in     ; 4.972 ; 4.849 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[7]   ; clk_in     ; 5.780 ; 5.383 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_wr        ; clk_in     ; 4.018 ; 4.105 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_din[*]    ; clk_in     ; 6.620 ; 6.792 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[2]   ; clk_in     ; 4.987 ; 4.744 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[3]   ; clk_in     ; 5.018 ; 4.753 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[4]   ; clk_in     ; 4.677 ; 4.489 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[5]   ; clk_in     ; 5.363 ; 5.103 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[6]   ; clk_in     ; 5.349 ; 5.089 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[7]   ; clk_in     ; 6.620 ; 6.792 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_wr        ; clk_in     ; 4.109 ; 4.187 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_din[*]    ; clk_in     ; 6.363 ; 6.262 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[2]   ; clk_in     ; 5.740 ; 5.446 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[3]   ; clk_in     ; 5.942 ; 5.640 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[4]   ; clk_in     ; 5.889 ; 5.605 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[5]   ; clk_in     ; 5.483 ; 5.217 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[6]   ; clk_in     ; 6.363 ; 6.043 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[7]   ; clk_in     ; 5.923 ; 6.262 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_wr        ; clk_in     ; 4.101 ; 4.179 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da4_wr        ; clk_in     ; 4.044 ; 4.221 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddn      ; clk_in     ; 6.063 ; 6.530 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddp      ; clk_in     ; 6.093 ; 6.545 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_n14v       ; clk_in     ; 5.184 ; 5.526 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_p14v       ; clk_in     ; 5.323 ; 5.662 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgh        ; clk_in     ; 6.495 ; 7.084 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgl        ; clk_in     ; 6.157 ; 6.589 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_1[*]      ; clk_in     ; 5.849 ; 5.364 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_1[0]     ; clk_in     ; 5.849 ; 5.364 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_2[*]      ; clk_in     ; 5.634 ; 5.243 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_2[0]     ; clk_in     ; 5.331 ; 4.991 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_2[1]     ; clk_in     ; 5.634 ; 5.243 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_3[*]      ; clk_in     ; 5.675 ; 5.307 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_3[0]     ; clk_in     ; 5.675 ; 5.307 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_3[1]     ; clk_in     ; 5.539 ; 5.170 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_4[*]      ; clk_in     ; 6.074 ; 5.970 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_4[0]     ; clk_in     ; 6.074 ; 5.970 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_4[1]     ; clk_in     ; 4.615 ; 4.387 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_5[*]      ; clk_in     ; 5.421 ; 5.148 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_5[0]     ; clk_in     ; 5.421 ; 5.148 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_5[1]     ; clk_in     ; 5.347 ; 5.022 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_6[*]      ; clk_in     ; 5.328 ; 5.042 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_6[0]     ; clk_in     ; 5.328 ; 5.042 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_7[*]      ; clk_in     ; 4.730 ; 4.521 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_7[0]     ; clk_in     ; 4.730 ; 4.521 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_8[*]      ; clk_in     ; 5.011 ; 4.777 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_8[0]     ; clk_in     ; 5.011 ; 4.777 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_10[*]     ; clk_in     ; 5.010 ; 4.763 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_10[0]    ; clk_in     ; 5.010 ; 4.763 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en1       ; clk_in     ; 8.171 ; 7.508 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en2       ; clk_in     ; 8.095 ; 7.424 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en3       ; clk_in     ; 7.119 ; 6.654 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en4       ; clk_in     ; 6.542 ; 6.187 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test1  ; clk_in     ; 6.667 ; 6.223 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test2  ; clk_in     ; 6.694 ; 6.230 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; txd           ; clk_in     ; 5.702 ; 5.347 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                          ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; FPGA_LED_Test ; clk_in     ; 4.318 ; 4.563 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CE          ; clk_in     ; 4.557 ; 4.283 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CLK         ; clk_in     ; 4.623 ; 4.405 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DC          ; clk_in     ; 4.222 ; 4.021 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DIN         ; clk_in     ; 4.448 ; 4.221 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_a[*]      ; clk_in     ; 5.755 ; 5.212 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_a[0]     ; clk_in     ; 5.755 ; 5.212 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_din[*]    ; clk_in     ; 4.485 ; 4.366 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[0]   ; clk_in     ; 5.429 ; 4.994 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[1]   ; clk_in     ; 5.151 ; 4.913 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[2]   ; clk_in     ; 5.133 ; 4.904 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[3]   ; clk_in     ; 5.323 ; 4.989 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[4]   ; clk_in     ; 6.915 ; 6.618 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[5]   ; clk_in     ; 4.739 ; 4.553 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[6]   ; clk_in     ; 4.485 ; 4.366 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[7]   ; clk_in     ; 5.262 ; 4.879 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_wr        ; clk_in     ; 3.565 ; 3.651 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_din[*]    ; clk_in     ; 4.198 ; 4.015 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[2]   ; clk_in     ; 4.499 ; 4.264 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[3]   ; clk_in     ; 4.529 ; 4.273 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[4]   ; clk_in     ; 4.198 ; 4.015 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[5]   ; clk_in     ; 4.861 ; 4.609 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[6]   ; clk_in     ; 4.847 ; 4.596 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[7]   ; clk_in     ; 6.125 ; 6.287 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_wr        ; clk_in     ; 3.656 ; 3.733 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_din[*]    ; clk_in     ; 4.976 ; 4.719 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[2]   ; clk_in     ; 5.223 ; 4.939 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[3]   ; clk_in     ; 5.417 ; 5.126 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[4]   ; clk_in     ; 5.367 ; 5.092 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[5]   ; clk_in     ; 4.976 ; 4.719 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[6]   ; clk_in     ; 5.822 ; 5.513 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[7]   ; clk_in     ; 5.398 ; 5.725 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_wr        ; clk_in     ; 3.648 ; 3.725 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da4_wr        ; clk_in     ; 3.587 ; 3.759 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddn      ; clk_in     ; 5.531 ; 5.981 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddp      ; clk_in     ; 5.560 ; 5.996 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_n14v       ; clk_in     ; 4.683 ; 5.013 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_p14v       ; clk_in     ; 4.821 ; 5.148 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgh        ; clk_in     ; 5.943 ; 6.510 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgl        ; clk_in     ; 5.622 ; 6.039 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_1[*]      ; clk_in     ; 5.322 ; 4.853 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_1[0]     ; clk_in     ; 5.322 ; 4.853 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_2[*]      ; clk_in     ; 4.823 ; 4.494 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_2[0]     ; clk_in     ; 4.823 ; 4.494 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_2[1]     ; clk_in     ; 5.114 ; 4.735 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_3[*]      ; clk_in     ; 5.022 ; 4.665 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_3[0]     ; clk_in     ; 5.153 ; 4.797 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_3[1]     ; clk_in     ; 5.022 ; 4.665 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_4[*]      ; clk_in     ; 4.137 ; 3.915 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_4[0]     ; clk_in     ; 5.595 ; 5.497 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_4[1]     ; clk_in     ; 4.137 ; 3.915 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_5[*]      ; clk_in     ; 4.838 ; 4.523 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_5[0]     ; clk_in     ; 4.909 ; 4.643 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_5[1]     ; clk_in     ; 4.838 ; 4.523 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_6[*]      ; clk_in     ; 4.820 ; 4.543 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_6[0]     ; clk_in     ; 4.820 ; 4.543 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_7[*]      ; clk_in     ; 4.246 ; 4.042 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_7[0]     ; clk_in     ; 4.246 ; 4.042 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_8[*]      ; clk_in     ; 4.516 ; 4.289 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_8[0]     ; clk_in     ; 4.516 ; 4.289 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_10[*]     ; clk_in     ; 4.515 ; 4.275 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_10[0]    ; clk_in     ; 4.515 ; 4.275 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en1       ; clk_in     ; 7.551 ; 6.911 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en2       ; clk_in     ; 7.477 ; 6.829 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en3       ; clk_in     ; 6.539 ; 6.090 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en4       ; clk_in     ; 5.986 ; 5.642 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test1  ; clk_in     ; 6.106 ; 5.676 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test2  ; clk_in     ; 6.132 ; 5.684 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; txd           ; clk_in     ; 5.179 ; 4.835 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                   ;
+--------------------------------------------------------------+-------+---------------+
; Clock                                                        ; Slack ; End Point TNS ;
+--------------------------------------------------------------+-------+---------------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 4.088 ; 0.000         ;
+--------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                    ;
+--------------------------------------------------------------+-------+---------------+
; Clock                                                        ; Slack ; End Point TNS ;
+--------------------------------------------------------------+-------+---------------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.179 ; 0.000         ;
+--------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                 ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; -1.763 ; -3.526        ;
+--------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                 ;
+--------------------------------------------------------------+-------+---------------+
; Clock                                                        ; Slack ; End Point TNS ;
+--------------------------------------------------------------+-------+---------------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 1.472 ; 0.000         ;
+--------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                      ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 3.353  ; 0.000         ;
; clk_in                                                       ; 18.012 ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                   ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 4.088 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.126      ; 3.167      ;
; 4.092 ; lcd_display:u_lcd_display|char_reg[1] ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.073     ; 2.964      ;
; 4.118 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.147      ; 3.158      ;
; 4.130 ; lcd_display:u_lcd_display|char_reg[2] ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.061     ; 2.938      ;
; 4.139 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|data_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.139      ; 3.129      ;
; 4.146 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|data_reg[7] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.138      ; 3.121      ;
; 4.164 ; lcd_display:u_lcd_display|char_reg[4] ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.074     ; 2.891      ;
; 4.169 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.125      ; 3.085      ;
; 4.171 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|char_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.141      ; 3.099      ;
; 4.172 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|char_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.141      ; 3.098      ;
; 4.173 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.139      ; 3.095      ;
; 4.182 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|char_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.155      ; 3.102      ;
; 4.182 ; lcd_display:u_lcd_display|char_reg[5] ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.073     ; 2.874      ;
; 4.183 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|char_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.155      ; 3.101      ;
; 4.185 ; lcd_display:u_lcd_display|char_reg[0] ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.056     ; 2.888      ;
; 4.186 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|char_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.155      ; 3.098      ;
; 4.188 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|char_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.155      ; 3.096      ;
; 4.189 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|char_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.155      ; 3.095      ;
; 4.200 ; lcd_display:u_lcd_display|char_reg[0] ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.074     ; 2.855      ;
; 4.205 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.126      ; 3.050      ;
; 4.208 ; lcd_display:u_lcd_display|char_reg[2] ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.059     ; 2.862      ;
; 4.210 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.126      ; 3.045      ;
; 4.217 ; lcd_display:u_lcd_display|char_reg[0] ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.060     ; 2.852      ;
; 4.229 ; lcd_display:u_lcd_display|char_reg[0] ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.052     ; 2.848      ;
; 4.230 ; lcd_display:u_lcd_display|char_reg[1] ; lcd_display:u_lcd_display|data_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.060     ; 2.839      ;
; 4.231 ; lcd_display:u_lcd_display|char_reg[2] ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.045     ; 2.853      ;
; 4.232 ; lcd_display:u_lcd_display|char_reg[4] ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.060     ; 2.837      ;
; 4.234 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.147      ; 3.042      ;
; 4.235 ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.126      ; 3.020      ;
; 4.244 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.147      ; 3.032      ;
; 4.245 ; lcd_display:u_lcd_display|char_reg[0] ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.073     ; 2.811      ;
; 4.250 ; lcd_display:u_lcd_display|char_reg[1] ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.052     ; 2.827      ;
; 4.250 ; lcd_display:u_lcd_display|char_reg[4] ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.073     ; 2.806      ;
; 4.250 ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.126      ; 3.005      ;
; 4.255 ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.147      ; 3.021      ;
; 4.255 ; lcd_display:u_lcd_display|char_reg[1] ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.074     ; 2.800      ;
; 4.256 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|data_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.139      ; 3.012      ;
; 4.257 ; lcd_display:u_lcd_display|char_reg[3] ; lcd_display:u_lcd_display|data_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.045     ; 2.827      ;
; 4.261 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|data_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.139      ; 3.007      ;
; 4.263 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|data_reg[7] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.138      ; 3.004      ;
; 4.265 ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.147      ; 3.011      ;
; 4.267 ; lcd_display:u_lcd_display|char_reg[3] ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.058     ; 2.804      ;
; 4.268 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|data_reg[7] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.138      ; 2.999      ;
; 4.269 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.143      ; 3.003      ;
; 4.272 ; lcd_display:u_lcd_display|char_reg[6] ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.052     ; 2.805      ;
; 4.273 ; lcd_display:u_lcd_display|char_reg[2] ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.058     ; 2.798      ;
; 4.275 ; lcd_display:u_lcd_display|char_reg[1] ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.060     ; 2.794      ;
; 4.281 ; lcd_display:u_lcd_display|cnt3[0]     ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.126      ; 2.974      ;
; 4.284 ; lcd_display:u_lcd_display|char_reg[3] ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.057     ; 2.788      ;
; 4.285 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.125      ; 2.969      ;
; 4.286 ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|data_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.139      ; 2.982      ;
; 4.286 ; lcd_display:u_lcd_display|char_reg[2] ; lcd_display:u_lcd_display|data_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.057     ; 2.786      ;
; 4.287 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.125      ; 2.967      ;
; 4.287 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|char_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.141      ; 2.983      ;
; 4.288 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|char_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.141      ; 2.982      ;
; 4.290 ; lcd_display:u_lcd_display|cnt3[6]     ; lcd_display:u_lcd_display|data_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.152      ; 2.991      ;
; 4.290 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.139      ; 2.978      ;
; 4.293 ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|data_reg[7] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.138      ; 2.974      ;
; 4.295 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.139      ; 2.973      ;
; 4.297 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|char_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.141      ; 2.973      ;
; 4.298 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|char_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.155      ; 2.986      ;
; 4.298 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|char_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.141      ; 2.972      ;
; 4.298 ; lcd_display:u_lcd_display|char_reg[3] ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.061     ; 2.770      ;
; 4.299 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|char_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.155      ; 2.985      ;
; 4.301 ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.139      ; 2.967      ;
; 4.302 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|char_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.155      ; 2.982      ;
; 4.304 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|char_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.155      ; 2.980      ;
; 4.305 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|char_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.155      ; 2.979      ;
; 4.306 ; lcd_display:u_lcd_display|cnt3[5]     ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.126      ; 2.949      ;
; 4.306 ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.125      ; 2.948      ;
; 4.308 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|char_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.155      ; 2.976      ;
; 4.308 ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[7] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.138      ; 2.959      ;
; 4.308 ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|char_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.141      ; 2.962      ;
; 4.309 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|char_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.155      ; 2.975      ;
; 4.309 ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|char_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.141      ; 2.961      ;
; 4.311 ; lcd_display:u_lcd_display|char_reg[3] ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.059     ; 2.759      ;
; 4.312 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|char_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.155      ; 2.972      ;
; 4.314 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|char_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.155      ; 2.970      ;
; 4.315 ; lcd_display:u_lcd_display|cnt3[7]     ; lcd_display:u_lcd_display|char_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.155      ; 2.969      ;
; 4.315 ; lcd_display:u_lcd_display|cnt3[12]    ; lcd_display:u_lcd_display|data_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.143      ; 2.957      ;
; 4.316 ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.125      ; 2.938      ;
; 4.317 ; lcd_display:u_lcd_display|char_reg[5] ; lcd_display:u_lcd_display|data_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.074     ; 2.738      ;
; 4.318 ; lcd_display:u_lcd_display|char_reg[0] ; lcd_display:u_lcd_display|data_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.060     ; 2.751      ;
; 4.318 ; lcd_display:u_lcd_display|char_reg[5] ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.060     ; 2.751      ;
; 4.318 ; lcd_display:u_lcd_display|char_reg[6] ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.060     ; 2.751      ;
; 4.318 ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|char_reg[3] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.141      ; 2.952      ;
; 4.319 ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|char_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.155      ; 2.965      ;
; 4.319 ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|char_reg[2] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.141      ; 2.951      ;
; 4.320 ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|char_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.155      ; 2.964      ;
; 4.320 ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|data_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.139      ; 2.948      ;
; 4.323 ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|char_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.155      ; 2.961      ;
; 4.325 ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|char_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.155      ; 2.959      ;
; 4.326 ; lcd_display:u_lcd_display|cnt3[11]    ; lcd_display:u_lcd_display|char_reg[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.155      ; 2.958      ;
; 4.326 ; lcd_display:u_lcd_display|char_reg[2] ; lcd_display:u_lcd_display|data_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.045     ; 2.758      ;
; 4.329 ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|char_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.155      ; 2.955      ;
; 4.330 ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|char_reg[4] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.155      ; 2.954      ;
; 4.332 ; lcd_display:u_lcd_display|cnt3[0]     ; lcd_display:u_lcd_display|data_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.139      ; 2.936      ;
; 4.333 ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|char_reg[1] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.155      ; 2.951      ;
; 4.335 ; lcd_display:u_lcd_display|cnt3[10]    ; lcd_display:u_lcd_display|char_reg[5] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.155      ; 2.949      ;
; 4.335 ; lcd_display:u_lcd_display|cnt3[13]    ; lcd_display:u_lcd_display|data_reg[6] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; 0.126      ; 2.920      ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                  ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.179 ; lcd_display:u_lcd_display|char_reg[1]                ; lcd_display:u_lcd_display|char_reg[1]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; lcd_display:u_lcd_display|char_reg[0]                ; lcd_display:u_lcd_display|char_reg[0]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; lcd_display:u_lcd_display|char_reg[4]                ; lcd_display:u_lcd_display|char_reg[4]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; lcd_display:u_lcd_display|char_reg[5]                ; lcd_display:u_lcd_display|char_reg[5]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; lcd_display:u_lcd_display|char_reg[6]                ; lcd_display:u_lcd_display|char_reg[6]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; lcd_display:u_lcd_display|p_back.disp_char           ; lcd_display:u_lcd_display|p_back.disp_char           ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; lcd_display:u_lcd_display|p_back.clear_screen        ; lcd_display:u_lcd_display|p_back.clear_screen        ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; lcd_display:u_lcd_display|p_back.idle                ; lcd_display:u_lcd_display|p_back.idle                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; lcd_display:u_lcd_display|p_back.set_xy              ; lcd_display:u_lcd_display|p_back.set_xy              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; lcd_display:u_lcd_display|x_reg[0]                   ; lcd_display:u_lcd_display|x_reg[0]                   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; lcd_display:u_lcd_display|char_reg[3]                ; lcd_display:u_lcd_display|char_reg[3]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; lcd_display:u_lcd_display|char_reg[2]                ; lcd_display:u_lcd_display|char_reg[2]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; lcd_display:u_lcd_display|data_reg[0]                ; lcd_display:u_lcd_display|data_reg[0]                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.186 ; clkrst:u_clkrst|rst_n_sys_p1                         ; clkrst:u_clkrst|rst_n_sys                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.187 ; tx_module:u_tx_module|tx_bit[1]                      ; tx_module:u_tx_module|tx_bit[1]                      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tx_module:u_tx_module|txd                            ; tx_module:u_tx_module|txd                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lcd_display:u_lcd_display|p.clk_h                    ; lcd_display:u_lcd_display|p.clk_h                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lcd_display:u_lcd_display|p.00                       ; lcd_display:u_lcd_display|p.00                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lcd_display:u_lcd_display|cnt2[1]                    ; lcd_display:u_lcd_display|cnt2[1]                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lcd_display:u_lcd_display|cnt2[2]                    ; lcd_display:u_lcd_display|cnt2[2]                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lcd_display:u_lcd_display|p2.idle                    ; lcd_display:u_lcd_display|p2.idle                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lcd_display:u_lcd_display|p2.shift_data1             ; lcd_display:u_lcd_display|p2.shift_data1             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lcd_display:u_lcd_display|lcd_ce                     ; lcd_display:u_lcd_display|lcd_ce                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lcd_display:u_lcd_display|lcd_dc                     ; lcd_display:u_lcd_display|lcd_dc                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; lcd_display:u_lcd_display|lcd_din                    ; lcd_display:u_lcd_display|lcd_din                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tgen:u_tgen|cs_ctrl.GRST                             ; tgen:u_tgen|cs_ctrl.GRST                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tgen:u_tgen|num_vdiv64[0]                            ; tgen:u_tgen|num_vdiv64[0]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tgen:u_tgen|cs_ctrl.PCH                              ; tgen:u_tgen|cs_ctrl.PCH                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tgen:u_tgen|r_data[0]                                ; tgen:u_tgen|r_data[0]                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tgen:u_tgen|g_data[0]                                ; tgen:u_tgen|g_data[0]                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tgen:u_tgen|da1_a[0]                                 ; tgen:u_tgen|da1_a[0]                                 ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tgen:u_tgen|cs_ctrl.VFP                              ; tgen:u_tgen|cs_ctrl.VFP                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u3_glf|timer:u1_timer|t_cnt_en   ; switch:u_switch|glf:u3_glf|timer:u1_timer|t_cnt_en   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|len_lock_timer[6]                    ; switch:u_switch|len_lock_timer[6]                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|timer:u0_timer|t_cnt_en              ; switch:u_switch|timer:u0_timer|t_cnt_en              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|timer:u0_timer|pulse_1us             ; switch:u_switch|timer:u0_timer|pulse_1us             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|timer:u0_timer|cnt_us[7]             ; switch:u_switch|timer:u0_timer|cnt_us[7]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|timer:u0_timer|cnt_us[8]             ; switch:u_switch|timer:u0_timer|cnt_us[8]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|timer:u0_timer|cnt_us[9]             ; switch:u_switch|timer:u0_timer|cnt_us[9]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|timer:u0_timer|cnt_us[10]            ; switch:u_switch|timer:u0_timer|cnt_us[10]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|timer:u0_timer|cnt_us[11]            ; switch:u_switch|timer:u0_timer|cnt_us[11]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|timer:u0_timer|cnt_us[12]            ; switch:u_switch|timer:u0_timer|cnt_us[12]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|timer:u0_timer|cnt_us[13]            ; switch:u_switch|timer:u0_timer|cnt_us[13]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|timer:u0_timer|cnt_us[14]            ; switch:u_switch|timer:u0_timer|cnt_us[14]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|timer:u0_timer|cnt_us[15]            ; switch:u_switch|timer:u0_timer|cnt_us[15]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|igr_sw                               ; switch:u_switch|igr_sw                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[5]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[6]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[7]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[8]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[9]  ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[10] ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[11] ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[12] ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[13] ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[14] ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[15] ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u1_glf|timer:u1_timer|t_cnt_en   ; switch:u_switch|glf:u1_glf|timer:u1_timer|t_cnt_en   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u1_glf|timer:u1_timer|pulse_1us  ; switch:u_switch|glf:u1_glf|timer:u1_timer|pulse_1us  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[2]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[2]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[3]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[7]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[9]  ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|timer:u1_timer|t_cnt_en              ; switch:u_switch|timer:u1_timer|t_cnt_en              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|timer:u1_timer|pulse_1us             ; switch:u_switch|timer:u1_timer|pulse_1us             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|timer:u1_timer|pulse_1ms             ; switch:u_switch|timer:u1_timer|pulse_1ms             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; switch:u_switch|FPGA_LED_Test                        ; switch:u_switch|FPGA_LED_Test                        ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u2_glf|timer:u1_timer|t_cnt_en   ; switch:u_switch|glf:u2_glf|timer:u1_timer|t_cnt_en   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u2_glf|timer:u1_timer|pulse_1us  ; switch:u_switch|glf:u2_glf|timer:u1_timer|pulse_1us  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[2]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[2]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[3]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[4]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[5]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[6]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[7]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[8]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[9]  ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[10] ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[11] ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[12] ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[13] ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[14] ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[15] ; switch:u_switch|glf:u2_glf|timer:u1_timer|cnt_us[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u3_glf|timer:u1_timer|pulse_1us  ; switch:u_switch|glf:u3_glf|timer:u1_timer|pulse_1us  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[3]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[4]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[5]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[6]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[7]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[8]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[9]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[10] ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[11] ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[12] ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[13] ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[14] ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[15] ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[2]  ; switch:u_switch|glf:u3_glf|timer:u1_timer|cnt_us[2]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; uart:u_uart|send24bitend                             ; uart:u_uart|send24bitend                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; uart:u_uart|cstate.SENDDELAY                         ; uart:u_uart|cstate.SENDDELAY                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                       ;
+--------+-----------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                               ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -1.763 ; clkrst:u_clkrst|rst_n_inclk ; clkrst:u_clkrst|rst_n_sys_p1                          ; clk_in                                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.194        ; -1.204     ; 0.710      ;
; -1.763 ; clkrst:u_clkrst|rst_n_inclk ; clkrst:u_clkrst|rst_n_sys                             ; clk_in                                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.194        ; -1.204     ; 0.710      ;
; 4.719  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[1]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.245     ; 2.165      ;
; 4.719  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[2]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.246     ; 2.164      ;
; 4.719  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[4]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.246     ; 2.164      ;
; 4.719  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|t_cnt_en               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.245     ; 2.165      ;
; 4.719  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|pulse_1us              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.245     ; 2.165      ;
; 4.719  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[7]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.246     ; 2.164      ;
; 4.719  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[8]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.246     ; 2.164      ;
; 4.719  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[9]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.246     ; 2.164      ;
; 4.719  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[10]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.246     ; 2.164      ;
; 4.719  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[11]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.246     ; 2.164      ;
; 4.719  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[12]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.246     ; 2.164      ;
; 4.719  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[13]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.246     ; 2.164      ;
; 4.719  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[14]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.246     ; 2.164      ;
; 4.719  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[15]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.246     ; 2.164      ;
; 4.719  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[5]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.246     ; 2.164      ;
; 4.719  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|tpulse                 ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.245     ; 2.165      ;
; 4.719  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|igr_sw                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.245     ; 2.165      ;
; 4.719  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|FPGA_LED_Test                         ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.245     ; 2.165      ;
; 4.719  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|r_data[0]                                 ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.229     ; 2.181      ;
; 4.719  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|b_data[0]                                 ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.229     ; 2.181      ;
; 4.719  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|g_data[0]                                 ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.229     ; 2.181      ;
; 4.719  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|r_data[2]                                 ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.229     ; 2.181      ;
; 4.719  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|b_data[2]                                 ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.229     ; 2.181      ;
; 4.720  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|s_in_d1                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.247     ; 2.162      ;
; 4.720  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|s_in_d2                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.247     ; 2.162      ;
; 4.720  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|s_in_d3                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.247     ; 2.162      ;
; 4.720  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|t_cnt_en    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.247     ; 2.162      ;
; 4.720  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|s_out                      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.247     ; 2.162      ;
; 4.720  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn[1]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.248     ; 2.161      ;
; 4.720  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn[0]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.248     ; 2.161      ;
; 4.720  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn[2]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.248     ; 2.161      ;
; 4.720  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn[3]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.248     ; 2.161      ;
; 4.720  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn[4]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.248     ; 2.161      ;
; 4.720  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn[6]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.248     ; 2.161      ;
; 4.720  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|len_lock_timer[6]                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.245     ; 2.164      ;
; 4.720  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[0]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.245     ; 2.164      ;
; 4.720  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[3]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.245     ; 2.164      ;
; 4.720  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[6]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.245     ; 2.164      ;
; 4.720  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[0]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.244     ; 2.165      ;
; 4.720  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[1]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.244     ; 2.165      ;
; 4.720  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[2]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.244     ; 2.165      ;
; 4.720  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[3]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.244     ; 2.165      ;
; 4.720  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[4]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.244     ; 2.165      ;
; 4.720  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[5]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.244     ; 2.165      ;
; 4.720  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[6]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.244     ; 2.165      ;
; 4.720  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[7]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.244     ; 2.165      ;
; 4.720  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[8]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.244     ; 2.165      ;
; 4.720  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[9]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.244     ; 2.165      ;
; 4.720  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[10]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.244     ; 2.165      ;
; 4.720  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[11]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.244     ; 2.165      ;
; 4.720  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[12]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.244     ; 2.165      ;
; 4.720  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[13]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.244     ; 2.165      ;
; 4.720  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[14]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.244     ; 2.165      ;
; 4.720  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[15]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.244     ; 2.165      ;
; 4.720  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|s_in_d1                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.247     ; 2.162      ;
; 4.720  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|s_in_d2                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.247     ; 2.162      ;
; 4.720  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|s_in_d3                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.248     ; 2.161      ;
; 4.720  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|t_cnt_en    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.248     ; 2.161      ;
; 4.720  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[0]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.248     ; 2.161      ;
; 4.720  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[1]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.248     ; 2.161      ;
; 4.720  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[2]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.248     ; 2.161      ;
; 4.720  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.248     ; 2.161      ;
; 4.720  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.248     ; 2.161      ;
; 4.720  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.248     ; 2.161      ;
; 4.720  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.248     ; 2.161      ;
; 4.720  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.248     ; 2.161      ;
; 4.720  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.248     ; 2.161      ;
; 4.720  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.248     ; 2.161      ;
; 4.720  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.248     ; 2.161      ;
; 4.720  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.248     ; 2.161      ;
; 4.720  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.248     ; 2.161      ;
; 4.720  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.248     ; 2.161      ;
; 4.720  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.248     ; 2.161      ;
; 4.720  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.248     ; 2.161      ;
; 4.720  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|pulse_1us   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.248     ; 2.161      ;
; 4.720  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[1]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.248     ; 2.161      ;
; 4.720  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[4]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.248     ; 2.161      ;
; 4.720  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[2]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.248     ; 2.161      ;
; 4.720  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[3]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.248     ; 2.161      ;
; 4.720  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[0]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.248     ; 2.161      ;
; 4.720  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|tpulse      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.248     ; 2.161      ;
; 4.720  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|s_out                      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.248     ; 2.161      ;
; 4.720  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|s_in_d1                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.247     ; 2.162      ;
; 4.720  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|s_in_d2                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.247     ; 2.162      ;
; 4.720  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u1_glf|s_in_d3                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.247     ; 2.162      ;
; 4.720  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn[5]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.248     ; 2.161      ;
; 4.720  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|data_rty[17]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.247     ; 2.162      ;
; 4.720  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|data_rty[21]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.247     ; 2.162      ;
; 4.720  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|en_uart                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.247     ; 2.162      ;
; 4.720  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|data_rty[77]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.247     ; 2.162      ;
; 4.720  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|data_rty[8]                           ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.247     ; 2.162      ;
; 4.720  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|trig_pwr_timer                        ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.247     ; 2.162      ;
; 4.720  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|flag_pwr                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.247     ; 2.162      ;
; 4.720  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|en_p14v                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.247     ; 2.162      ;
; 4.720  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|en_gvddp                              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.247     ; 2.162      ;
; 4.720  ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|mux_en1                               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.247     ; 2.162      ;
; 4.720  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vblank[1]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.229     ; 2.180      ;
; 4.720  ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vblank[2]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 7.142        ; -0.229     ; 2.180      ;
+--------+-----------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                       ;
+-------+-----------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                               ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 1.472 ; clkrst:u_clkrst|rst_n_inclk ; clkrst:u_clkrst|rst_n_sys_p1                          ; clk_in                                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; -0.119       ; -0.908     ; 0.609      ;
; 1.472 ; clkrst:u_clkrst|rst_n_inclk ; clkrst:u_clkrst|rst_n_sys                             ; clk_in                                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; -0.119       ; -0.908     ; 0.609      ;
; 1.982 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vblank[1]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.129     ; 1.937      ;
; 1.982 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vblank[2]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.129     ; 1.937      ;
; 1.982 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vblank[4]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.129     ; 1.937      ;
; 1.982 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vblank[5]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.129     ; 1.937      ;
; 1.982 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vblank[6]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.129     ; 1.937      ;
; 1.982 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vblank[7]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.129     ; 1.937      ;
; 1.982 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vblank[8]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.129     ; 1.937      ;
; 1.982 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vblank[9]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.129     ; 1.937      ;
; 1.982 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vblank[10]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.129     ; 1.937      ;
; 1.982 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vblank[11]                            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.129     ; 1.937      ;
; 1.982 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vblank[3]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.129     ; 1.937      ;
; 1.982 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vdiv64[3]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.135     ; 1.931      ;
; 1.982 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vdiv64[4]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.135     ; 1.931      ;
; 1.982 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vdiv64[2]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.135     ; 1.931      ;
; 1.982 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vdiv64[1]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.135     ; 1.931      ;
; 1.982 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vdiv64[5]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.135     ; 1.931      ;
; 1.982 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vdiv64[6]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.135     ; 1.931      ;
; 1.982 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vdiv64[7]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.135     ; 1.931      ;
; 1.982 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|cnt_vblank[0]                             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.129     ; 1.937      ;
; 1.982 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|b_data[5]                                 ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.137     ; 1.929      ;
; 1.982 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|stv                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.135     ; 1.931      ;
; 1.982 ; clkrst:u_clkrst|rst_n_sys   ; tgen:u_tgen|da2_wr                                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.135     ; 1.931      ;
; 1.983 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|s_in_d1                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.147     ; 1.920      ;
; 1.983 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|s_in_d2                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.147     ; 1.920      ;
; 1.983 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|s_in_d3                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.147     ; 1.920      ;
; 1.983 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|timer:u1_timer|t_cnt_en    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.147     ; 1.920      ;
; 1.983 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u3_glf|s_out                      ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.147     ; 1.920      ;
; 1.983 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn_d1[3]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.150     ; 1.917      ;
; 1.983 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn_d1[2]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.150     ; 1.917      ;
; 1.983 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn_d1[5]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.150     ; 1.917      ;
; 1.983 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn_d1[4]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.150     ; 1.917      ;
; 1.983 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn_d1[0]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.150     ; 1.917      ;
; 1.983 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn_d1[1]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.150     ; 1.917      ;
; 1.983 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|dis_sn_d1[6]                          ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.150     ; 1.917      ;
; 1.983 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|len_lock_timer[6]                     ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.145     ; 1.922      ;
; 1.983 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[0]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.145     ; 1.922      ;
; 1.983 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[1]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.145     ; 1.922      ;
; 1.983 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[2]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.146     ; 1.921      ;
; 1.983 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[3]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.145     ; 1.922      ;
; 1.983 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[4]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.146     ; 1.921      ;
; 1.983 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[6]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.145     ; 1.922      ;
; 1.983 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|trig_lock_timer                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.150     ; 1.917      ;
; 1.983 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|t_cnt_en               ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.145     ; 1.922      ;
; 1.983 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[0]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.145     ; 1.922      ;
; 1.983 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[1]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.145     ; 1.922      ;
; 1.983 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[2]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.145     ; 1.922      ;
; 1.983 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[3]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.145     ; 1.922      ;
; 1.983 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[4]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.145     ; 1.922      ;
; 1.983 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[5]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.145     ; 1.922      ;
; 1.983 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[6]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.145     ; 1.922      ;
; 1.983 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[7]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.145     ; 1.922      ;
; 1.983 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[8]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.145     ; 1.922      ;
; 1.983 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[9]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.145     ; 1.922      ;
; 1.983 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[10]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.145     ; 1.922      ;
; 1.983 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[11]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.145     ; 1.922      ;
; 1.983 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[12]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.145     ; 1.922      ;
; 1.983 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[13]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.145     ; 1.922      ;
; 1.983 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[14]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.145     ; 1.922      ;
; 1.983 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_clk[15]            ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.145     ; 1.922      ;
; 1.983 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|pulse_1us              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.145     ; 1.922      ;
; 1.983 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[7]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.146     ; 1.921      ;
; 1.983 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[8]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.146     ; 1.921      ;
; 1.983 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[9]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.146     ; 1.921      ;
; 1.983 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[10]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.146     ; 1.921      ;
; 1.983 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[11]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.146     ; 1.921      ;
; 1.983 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[12]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.146     ; 1.921      ;
; 1.983 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[13]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.146     ; 1.921      ;
; 1.983 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[14]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.146     ; 1.921      ;
; 1.983 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[15]             ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.146     ; 1.921      ;
; 1.983 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|cnt_us[5]              ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.146     ; 1.921      ;
; 1.983 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|timer:u0_timer|tpulse                 ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.145     ; 1.922      ;
; 1.983 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|igr_sw                                ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.145     ; 1.922      ;
; 1.983 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|s_in_d1                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.148     ; 1.919      ;
; 1.983 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|s_in_d2                    ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.148     ; 1.919      ;
; 1.983 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[0]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.148     ; 1.919      ;
; 1.983 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[1]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.148     ; 1.919      ;
; 1.983 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[2]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.148     ; 1.919      ;
; 1.983 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[3]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.148     ; 1.919      ;
; 1.983 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[4]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.148     ; 1.919      ;
; 1.983 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[5]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.148     ; 1.919      ;
; 1.983 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[6]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.148     ; 1.919      ;
; 1.983 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[7]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.148     ; 1.919      ;
; 1.983 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[8]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.148     ; 1.919      ;
; 1.983 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[9]  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.148     ; 1.919      ;
; 1.983 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[10] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.148     ; 1.919      ;
; 1.983 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[11] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.148     ; 1.919      ;
; 1.983 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[12] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.148     ; 1.919      ;
; 1.983 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[13] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.148     ; 1.919      ;
; 1.983 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[14] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.148     ; 1.919      ;
; 1.983 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_clk[15] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.148     ; 1.919      ;
; 1.983 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[1]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.149     ; 1.918      ;
; 1.983 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[4]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.149     ; 1.918      ;
; 1.983 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[2]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.149     ; 1.918      ;
; 1.983 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[3]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.149     ; 1.918      ;
; 1.983 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[0]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.149     ; 1.918      ;
; 1.983 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[5]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.153     ; 1.914      ;
; 1.983 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[6]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.153     ; 1.914      ;
; 1.983 ; clkrst:u_clkrst|rst_n_sys   ; switch:u_switch|glf:u0_glf|timer:u1_timer|cnt_us[7]   ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.153     ; 1.914      ;
+-------+-----------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]'                                                                                     ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                                ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-------------------------------------------------------+
; 3.353 ; 3.537        ; 0.184          ; Low Pulse Width  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[2]                 ;
; 3.353 ; 3.537        ; 0.184          ; Low Pulse Width  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[3]                 ;
; 3.353 ; 3.537        ; 0.184          ; Low Pulse Width  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|data_reg[0]                 ;
; 3.353 ; 3.537        ; 0.184          ; Low Pulse Width  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|data_reg[1]                 ;
; 3.353 ; 3.537        ; 0.184          ; Low Pulse Width  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|p2.disp_char                ;
; 3.354 ; 3.538        ; 0.184          ; Low Pulse Width  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clkrst:u_clkrst|rst_n_sys                             ;
; 3.354 ; 3.538        ; 0.184          ; Low Pulse Width  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clkrst:u_clkrst|rst_n_sys_p1                          ;
; 3.354 ; 3.538        ; 0.184          ; Low Pulse Width  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[0]                 ;
; 3.354 ; 3.538        ; 0.184          ; Low Pulse Width  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[1]                 ;
; 3.354 ; 3.538        ; 0.184          ; Low Pulse Width  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[4]                 ;
; 3.354 ; 3.538        ; 0.184          ; Low Pulse Width  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[5]                 ;
; 3.354 ; 3.538        ; 0.184          ; Low Pulse Width  ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|char_reg[6]                 ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[0]                     ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[10]                    ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[11]                    ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[12]                    ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[13]                    ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[14]                    ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[15]                    ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[1]                     ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[2]                     ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[3]                     ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[4]                     ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[5]                     ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[6]                     ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[7]                     ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[8]                     ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt3[9]                     ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt[0]                      ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt[1]                      ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt[2]                      ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt[3]                      ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt[4]                      ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt[5]                      ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt[6]                      ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|cnt[7]                      ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_display:u_lcd_display|lcd_clk                     ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_decode:u3_mux_decode|a[0]                         ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_decode:u3_mux_decode|a[1]                         ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_decode:u4_mux_decode|a[0]                         ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mux_decode:u4_mux_decode|a[1]                         ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[0]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[10] ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[11] ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[12] ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[13] ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[14] ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[15] ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[1]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[2]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[3]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[4]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[5]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[6]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[7]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[8]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_clk[9]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[10]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[11]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[12]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[13]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[14]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[15]  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[1]   ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[4]   ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[5]   ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[6]   ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|glf:u1_glf|timer:u1_timer|cnt_us[8]   ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|len_pwr_timer[3]                      ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|len_pwr_timer[8]                      ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_clk[0]             ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_clk[10]            ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_clk[11]            ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_clk[12]            ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_clk[13]            ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_clk[14]            ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_clk[15]            ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_clk[1]             ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_clk[2]             ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_clk[3]             ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_clk[4]             ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_clk[5]             ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_clk[6]             ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_clk[7]             ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_clk[8]             ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; switch:u_switch|timer:u1_timer|cnt_clk[9]             ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|b_data[5]                                 ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|ckv2_L_pre                                ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|ckv2_R_pre                                ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|ckv3_L_pre                                ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|ckv4_L_pre                                ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|cnt_vdiv64[1]                             ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|cnt_vdiv64[2]                             ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|cnt_vdiv64[3]                             ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|cnt_vdiv64[4]                             ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|cnt_vdiv64[5]                             ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|cnt_vdiv64[6]                             ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|cnt_vdiv64[7]                             ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|da1_a[0]                                  ;
; 3.357 ; 3.573        ; 0.216          ; High Pulse Width ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; tgen:u_tgen|da1_din[0]                                ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_in'                                                                                                       ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                 ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------+
; 18.012 ; 18.196       ; 0.184          ; Low Pulse Width  ; clk_in ; Rise       ; clkrst:u_clkrst|rst_n_inclk                                            ;
; 18.101 ; 18.101       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]           ;
; 18.101 ; 18.101       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|observablevcoout ;
; 18.137 ; 18.137       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; clk_in~input|o                                                         ;
; 18.146 ; 18.146       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 18.190 ; 18.190       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; u_clkrst|rst_n_inclk|clk                                               ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; clk_in~input|i                                                         ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; clk_in~input|i                                                         ;
; 18.625 ; 18.841       ; 0.216          ; High Pulse Width ; clk_in ; Rise       ; clkrst:u_clkrst|rst_n_inclk                                            ;
; 18.845 ; 18.845       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; u_clkrst|rst_n_inclk|clk                                               ;
; 18.891 ; 18.891       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 18.900 ; 18.900       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; clk_in~input|o                                                         ;
; 18.934 ; 18.934       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]           ;
; 18.934 ; 18.934       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|observablevcoout ;
; 33.037 ; 37.037       ; 4.000          ; Port Rate        ; clk_in ; Rise       ; clk_in                                                                 ;
; 35.037 ; 37.037       ; 2.000          ; Min Period       ; clk_in ; Rise       ; clkrst:u_clkrst|rst_n_inclk                                            ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; sw6       ; clk_in     ; 1.404 ; 2.058 ; Rise       ; clk_in                                                       ;
; sw1       ; clk_in     ; 2.358 ; 2.957 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw2       ; clk_in     ; 2.492 ; 3.132 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw3       ; clk_in     ; 2.721 ; 3.386 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw4       ; clk_in     ; 2.512 ; 3.140 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; sw6       ; clk_in     ; -1.185 ; -1.828 ; Rise       ; clk_in                                                       ;
; sw1       ; clk_in     ; -1.959 ; -2.542 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw2       ; clk_in     ; -2.087 ; -2.710 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw3       ; clk_in     ; -2.312 ; -2.965 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw4       ; clk_in     ; -2.106 ; -2.717 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                  ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; FPGA_LED_Test ; clk_in     ; 2.416 ; 2.365 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CE          ; clk_in     ; 2.315 ; 2.404 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CLK         ; clk_in     ; 2.359 ; 2.477 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DC          ; clk_in     ; 2.172 ; 2.236 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DIN         ; clk_in     ; 2.270 ; 2.342 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_a[*]      ; clk_in     ; 2.824 ; 2.953 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_a[0]     ; clk_in     ; 2.824 ; 2.953 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_din[*]    ; clk_in     ; 3.621 ; 3.876 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[0]   ; clk_in     ; 2.694 ; 2.853 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[1]   ; clk_in     ; 2.681 ; 2.773 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[2]   ; clk_in     ; 2.675 ; 2.762 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[3]   ; clk_in     ; 2.725 ; 2.830 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[4]   ; clk_in     ; 3.621 ; 3.876 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[5]   ; clk_in     ; 2.488 ; 2.564 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[6]   ; clk_in     ; 2.389 ; 2.467 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[7]   ; clk_in     ; 2.667 ; 2.759 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_wr        ; clk_in     ; 1.989 ; 1.935 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_din[*]    ; clk_in     ; 3.576 ; 3.360 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[2]   ; clk_in     ; 2.337 ; 2.392 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[3]   ; clk_in     ; 2.335 ; 2.400 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[4]   ; clk_in     ; 2.159 ; 2.235 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[5]   ; clk_in     ; 2.516 ; 2.595 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[6]   ; clk_in     ; 2.511 ; 2.582 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[7]   ; clk_in     ; 3.576 ; 3.360 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_wr        ; clk_in     ; 2.030 ; 2.012 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_din[*]    ; clk_in     ; 3.091 ; 3.141 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[2]   ; clk_in     ; 2.703 ; 2.804 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[3]   ; clk_in     ; 2.788 ; 2.915 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[4]   ; clk_in     ; 2.784 ; 2.883 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[5]   ; clk_in     ; 2.574 ; 2.663 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[6]   ; clk_in     ; 2.991 ; 3.141 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[7]   ; clk_in     ; 3.091 ; 2.963 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_wr        ; clk_in     ; 2.026 ; 2.008 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da4_wr        ; clk_in     ; 1.986 ; 1.954 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddn      ; clk_in     ; 3.137 ; 2.974 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddp      ; clk_in     ; 3.148 ; 2.972 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_n14v       ; clk_in     ; 2.676 ; 2.554 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_p14v       ; clk_in     ; 2.754 ; 2.665 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgh        ; clk_in     ; 3.386 ; 3.150 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgl        ; clk_in     ; 3.191 ; 3.021 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_1[*]      ; clk_in     ; 2.616 ; 2.730 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_1[0]     ; clk_in     ; 2.616 ; 2.730 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_2[*]      ; clk_in     ; 2.539 ; 2.647 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_2[0]     ; clk_in     ; 2.426 ; 2.536 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_2[1]     ; clk_in     ; 2.539 ; 2.647 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_3[*]      ; clk_in     ; 2.599 ; 2.704 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_3[0]     ; clk_in     ; 2.599 ; 2.704 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_3[1]     ; clk_in     ; 2.514 ; 2.633 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_4[*]      ; clk_in     ; 3.054 ; 3.213 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_4[0]     ; clk_in     ; 3.054 ; 3.213 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_4[1]     ; clk_in     ; 2.125 ; 2.187 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_5[*]      ; clk_in     ; 2.501 ; 2.602 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_5[0]     ; clk_in     ; 2.501 ; 2.602 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_5[1]     ; clk_in     ; 2.433 ; 2.522 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_6[*]      ; clk_in     ; 2.452 ; 2.549 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_6[0]     ; clk_in     ; 2.452 ; 2.549 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_7[*]      ; clk_in     ; 2.178 ; 2.254 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_7[0]     ; clk_in     ; 2.178 ; 2.254 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_8[*]      ; clk_in     ; 2.312 ; 2.399 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_8[0]     ; clk_in     ; 2.312 ; 2.399 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_10[*]     ; clk_in     ; 2.304 ; 2.390 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_10[0]    ; clk_in     ; 2.304 ; 2.390 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en1       ; clk_in     ; 3.742 ; 3.992 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en2       ; clk_in     ; 3.698 ; 3.926 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en3       ; clk_in     ; 3.274 ; 3.476 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en4       ; clk_in     ; 3.033 ; 3.207 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test1  ; clk_in     ; 3.053 ; 3.205 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test2  ; clk_in     ; 3.071 ; 3.232 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; txd           ; clk_in     ; 2.605 ; 2.721 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                          ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; FPGA_LED_Test ; clk_in     ; 2.152 ; 2.104 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CE          ; clk_in     ; 2.049 ; 2.135 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CLK         ; clk_in     ; 2.092 ; 2.205 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DC          ; clk_in     ; 1.912 ; 1.973 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DIN         ; clk_in     ; 2.006 ; 2.075 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_a[*]      ; clk_in     ; 2.539 ; 2.663 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_a[0]     ; clk_in     ; 2.539 ; 2.663 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_din[*]    ; clk_in     ; 2.127 ; 2.201 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[0]   ; clk_in     ; 2.416 ; 2.570 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[1]   ; clk_in     ; 2.407 ; 2.496 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[2]   ; clk_in     ; 2.402 ; 2.485 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[3]   ; clk_in     ; 2.451 ; 2.551 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[4]   ; clk_in     ; 3.343 ; 3.592 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[5]   ; clk_in     ; 2.222 ; 2.294 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[6]   ; clk_in     ; 2.127 ; 2.201 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[7]   ; clk_in     ; 2.395 ; 2.483 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_wr        ; clk_in     ; 1.741 ; 1.689 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_din[*]    ; clk_in     ; 1.902 ; 1.977 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[2]   ; clk_in     ; 2.077 ; 2.130 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[3]   ; clk_in     ; 2.076 ; 2.138 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[4]   ; clk_in     ; 1.902 ; 1.977 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[5]   ; clk_in     ; 2.249 ; 2.324 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[6]   ; clk_in     ; 2.244 ; 2.312 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[7]   ; clk_in     ; 3.305 ; 3.093 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_wr        ; clk_in     ; 1.781 ; 1.765 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_din[*]    ; clk_in     ; 2.306 ; 2.391 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[2]   ; clk_in     ; 2.430 ; 2.526 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[3]   ; clk_in     ; 2.511 ; 2.632 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[4]   ; clk_in     ; 2.508 ; 2.602 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[5]   ; clk_in     ; 2.306 ; 2.391 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[6]   ; clk_in     ; 2.706 ; 2.850 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[7]   ; clk_in     ; 2.802 ; 2.680 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_wr        ; clk_in     ; 1.778 ; 1.762 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da4_wr        ; clk_in     ; 1.735 ; 1.705 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddn      ; clk_in     ; 2.845 ; 2.689 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddp      ; clk_in     ; 2.855 ; 2.687 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_n14v       ; clk_in     ; 2.399 ; 2.281 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_p14v       ; clk_in     ; 2.477 ; 2.392 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgh        ; clk_in     ; 3.083 ; 2.855 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgl        ; clk_in     ; 2.897 ; 2.735 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_1[*]      ; clk_in     ; 2.340 ; 2.449 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_1[0]     ; clk_in     ; 2.340 ; 2.449 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_2[*]      ; clk_in     ; 2.157 ; 2.262 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_2[0]     ; clk_in     ; 2.157 ; 2.262 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_2[1]     ; clk_in     ; 2.265 ; 2.368 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_3[*]      ; clk_in     ; 2.242 ; 2.356 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_3[0]     ; clk_in     ; 2.324 ; 2.424 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_3[1]     ; clk_in     ; 2.242 ; 2.356 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_4[*]      ; clk_in     ; 1.868 ; 1.926 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_4[0]     ; clk_in     ; 2.796 ; 2.952 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_4[1]     ; clk_in     ; 1.868 ; 1.926 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_5[*]      ; clk_in     ; 2.163 ; 2.248 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_5[0]     ; clk_in     ; 2.229 ; 2.325 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_5[1]     ; clk_in     ; 2.163 ; 2.248 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_6[*]      ; clk_in     ; 2.181 ; 2.273 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_6[0]     ; clk_in     ; 2.181 ; 2.273 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_7[*]      ; clk_in     ; 1.918 ; 1.990 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_7[0]     ; clk_in     ; 1.918 ; 1.990 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_8[*]      ; clk_in     ; 2.046 ; 2.129 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_8[0]     ; clk_in     ; 2.046 ; 2.129 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_10[*]     ; clk_in     ; 2.039 ; 2.120 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_10[0]    ; clk_in     ; 2.039 ; 2.120 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en1       ; clk_in     ; 3.422 ; 3.661 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en2       ; clk_in     ; 3.377 ; 3.596 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en3       ; clk_in     ; 2.971 ; 3.164 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en4       ; clk_in     ; 2.739 ; 2.906 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test1  ; clk_in     ; 2.759 ; 2.904 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test2  ; clk_in     ; 2.777 ; 2.930 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; txd           ; clk_in     ; 2.327 ; 2.439 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                       ;
+---------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                         ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                              ; -0.139 ; 0.179 ; -3.687   ; 1.472   ; 3.218               ;
;  clk_in                                                       ; N/A    ; N/A   ; N/A      ; N/A     ; 18.012              ;
;  u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; -0.139 ; 0.179 ; -3.687   ; 1.472   ; 3.218               ;
; Design-wide TNS                                               ; -0.23  ; 0.0   ; -7.374   ; 0.0     ; 0.0                 ;
;  clk_in                                                       ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; -0.230 ; 0.000 ; -7.374   ; 0.000   ; 0.000               ;
+---------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; sw6       ; clk_in     ; 3.091 ; 3.360 ; Rise       ; clk_in                                                       ;
; sw1       ; clk_in     ; 4.877 ; 5.043 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw2       ; clk_in     ; 5.129 ; 5.388 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw3       ; clk_in     ; 5.706 ; 5.952 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw4       ; clk_in     ; 5.145 ; 5.385 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; sw6       ; clk_in     ; -1.185 ; -1.828 ; Rise       ; clk_in                                                       ;
; sw1       ; clk_in     ; -1.959 ; -2.542 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw2       ; clk_in     ; -2.087 ; -2.710 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw3       ; clk_in     ; -2.312 ; -2.965 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; sw4       ; clk_in     ; -2.106 ; -2.717 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                  ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; FPGA_LED_Test ; clk_in     ; 4.865 ; 5.051 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CE          ; clk_in     ; 5.054 ; 4.857 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CLK         ; clk_in     ; 5.123 ; 4.977 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DC          ; clk_in     ; 4.705 ; 4.549 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DIN         ; clk_in     ; 4.941 ; 4.752 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_a[*]      ; clk_in     ; 6.301 ; 5.934 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_a[0]     ; clk_in     ; 6.301 ; 5.934 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_din[*]    ; clk_in     ; 7.446 ; 7.297 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[0]   ; clk_in     ; 5.958 ; 5.666 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[1]   ; clk_in     ; 5.678 ; 5.525 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[2]   ; clk_in     ; 5.661 ; 5.520 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[3]   ; clk_in     ; 5.845 ; 5.627 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[4]   ; clk_in     ; 7.446 ; 7.297 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[5]   ; clk_in     ; 5.236 ; 5.112 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[6]   ; clk_in     ; 4.972 ; 4.899 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[7]   ; clk_in     ; 5.780 ; 5.510 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_wr        ; clk_in     ; 4.018 ; 4.105 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_din[*]    ; clk_in     ; 6.697 ; 6.792 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[2]   ; clk_in     ; 4.987 ; 4.797 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[3]   ; clk_in     ; 5.018 ; 4.808 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[4]   ; clk_in     ; 4.677 ; 4.522 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[5]   ; clk_in     ; 5.363 ; 5.179 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[6]   ; clk_in     ; 5.349 ; 5.161 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[7]   ; clk_in     ; 6.697 ; 6.792 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_wr        ; clk_in     ; 4.109 ; 4.187 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_din[*]    ; clk_in     ; 6.404 ; 6.296 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[2]   ; clk_in     ; 5.740 ; 5.566 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[3]   ; clk_in     ; 5.959 ; 5.765 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[4]   ; clk_in     ; 5.896 ; 5.710 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[5]   ; clk_in     ; 5.483 ; 5.325 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[6]   ; clk_in     ; 6.404 ; 6.174 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[7]   ; clk_in     ; 6.063 ; 6.296 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_wr        ; clk_in     ; 4.101 ; 4.179 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da4_wr        ; clk_in     ; 4.044 ; 4.221 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddn      ; clk_in     ; 6.284 ; 6.530 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddp      ; clk_in     ; 6.315 ; 6.545 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_n14v       ; clk_in     ; 5.293 ; 5.526 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_p14v       ; clk_in     ; 5.437 ; 5.662 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgh        ; clk_in     ; 6.779 ; 7.084 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgl        ; clk_in     ; 6.385 ; 6.589 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_1[*]      ; clk_in     ; 5.849 ; 5.511 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_1[0]     ; clk_in     ; 5.849 ; 5.511 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_2[*]      ; clk_in     ; 5.634 ; 5.383 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_2[0]     ; clk_in     ; 5.331 ; 5.089 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_2[1]     ; clk_in     ; 5.634 ; 5.383 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_3[*]      ; clk_in     ; 5.675 ; 5.424 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_3[0]     ; clk_in     ; 5.675 ; 5.424 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_3[1]     ; clk_in     ; 5.539 ; 5.300 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_4[*]      ; clk_in     ; 6.074 ; 6.002 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_4[0]     ; clk_in     ; 6.074 ; 6.002 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_4[1]     ; clk_in     ; 4.615 ; 4.421 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_5[*]      ; clk_in     ; 5.433 ; 5.217 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_5[0]     ; clk_in     ; 5.433 ; 5.217 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_5[1]     ; clk_in     ; 5.347 ; 5.113 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_6[*]      ; clk_in     ; 5.340 ; 5.123 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_6[0]     ; clk_in     ; 5.340 ; 5.123 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_7[*]      ; clk_in     ; 4.730 ; 4.560 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_7[0]     ; clk_in     ; 4.730 ; 4.560 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_8[*]      ; clk_in     ; 5.011 ; 4.825 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_8[0]     ; clk_in     ; 5.011 ; 4.825 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_10[*]     ; clk_in     ; 5.010 ; 4.833 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_10[0]    ; clk_in     ; 5.010 ; 4.833 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en1       ; clk_in     ; 8.303 ; 7.823 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en2       ; clk_in     ; 8.225 ; 7.733 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en3       ; clk_in     ; 7.222 ; 6.871 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en4       ; clk_in     ; 6.622 ; 6.343 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test1  ; clk_in     ; 6.729 ; 6.395 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test2  ; clk_in     ; 6.755 ; 6.412 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; txd           ; clk_in     ; 5.702 ; 5.493 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                          ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+
; FPGA_LED_Test ; clk_in     ; 2.152 ; 2.104 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CE          ; clk_in     ; 2.049 ; 2.135 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_CLK         ; clk_in     ; 2.092 ; 2.205 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DC          ; clk_in     ; 1.912 ; 1.973 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; L_DIN         ; clk_in     ; 2.006 ; 2.075 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_a[*]      ; clk_in     ; 2.539 ; 2.663 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_a[0]     ; clk_in     ; 2.539 ; 2.663 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_din[*]    ; clk_in     ; 2.127 ; 2.201 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[0]   ; clk_in     ; 2.416 ; 2.570 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[1]   ; clk_in     ; 2.407 ; 2.496 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[2]   ; clk_in     ; 2.402 ; 2.485 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[3]   ; clk_in     ; 2.451 ; 2.551 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[4]   ; clk_in     ; 3.343 ; 3.592 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[5]   ; clk_in     ; 2.222 ; 2.294 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[6]   ; clk_in     ; 2.127 ; 2.201 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da1_din[7]   ; clk_in     ; 2.395 ; 2.483 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da1_wr        ; clk_in     ; 1.741 ; 1.689 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_din[*]    ; clk_in     ; 1.902 ; 1.977 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[2]   ; clk_in     ; 2.077 ; 2.130 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[3]   ; clk_in     ; 2.076 ; 2.138 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[4]   ; clk_in     ; 1.902 ; 1.977 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[5]   ; clk_in     ; 2.249 ; 2.324 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[6]   ; clk_in     ; 2.244 ; 2.312 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da2_din[7]   ; clk_in     ; 3.305 ; 3.093 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da2_wr        ; clk_in     ; 1.781 ; 1.765 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_din[*]    ; clk_in     ; 2.306 ; 2.391 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[2]   ; clk_in     ; 2.430 ; 2.526 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[3]   ; clk_in     ; 2.511 ; 2.632 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[4]   ; clk_in     ; 2.508 ; 2.602 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[5]   ; clk_in     ; 2.306 ; 2.391 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[6]   ; clk_in     ; 2.706 ; 2.850 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  da3_din[7]   ; clk_in     ; 2.802 ; 2.680 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da3_wr        ; clk_in     ; 1.778 ; 1.762 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; da4_wr        ; clk_in     ; 1.735 ; 1.705 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddn      ; clk_in     ; 2.845 ; 2.689 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_gvddp      ; clk_in     ; 2.855 ; 2.687 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_n14v       ; clk_in     ; 2.399 ; 2.281 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_p14v       ; clk_in     ; 2.477 ; 2.392 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgh        ; clk_in     ; 3.083 ; 2.855 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; en_vgl        ; clk_in     ; 2.897 ; 2.735 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_1[*]      ; clk_in     ; 2.340 ; 2.449 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_1[0]     ; clk_in     ; 2.340 ; 2.449 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_2[*]      ; clk_in     ; 2.157 ; 2.262 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_2[0]     ; clk_in     ; 2.157 ; 2.262 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_2[1]     ; clk_in     ; 2.265 ; 2.368 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_3[*]      ; clk_in     ; 2.242 ; 2.356 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_3[0]     ; clk_in     ; 2.324 ; 2.424 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_3[1]     ; clk_in     ; 2.242 ; 2.356 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_4[*]      ; clk_in     ; 1.868 ; 1.926 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_4[0]     ; clk_in     ; 2.796 ; 2.952 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_4[1]     ; clk_in     ; 1.868 ; 1.926 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_5[*]      ; clk_in     ; 2.163 ; 2.248 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_5[0]     ; clk_in     ; 2.229 ; 2.325 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_5[1]     ; clk_in     ; 2.163 ; 2.248 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_6[*]      ; clk_in     ; 2.181 ; 2.273 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_6[0]     ; clk_in     ; 2.181 ; 2.273 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_7[*]      ; clk_in     ; 1.918 ; 1.990 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_7[0]     ; clk_in     ; 1.918 ; 1.990 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_8[*]      ; clk_in     ; 2.046 ; 2.129 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_8[0]     ; clk_in     ; 2.046 ; 2.129 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_10[*]     ; clk_in     ; 2.039 ; 2.120 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
;  mux_10[0]    ; clk_in     ; 2.039 ; 2.120 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en1       ; clk_in     ; 3.422 ; 3.661 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en2       ; clk_in     ; 3.377 ; 3.596 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en3       ; clk_in     ; 2.971 ; 3.164 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en4       ; clk_in     ; 2.739 ; 2.906 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test1  ; clk_in     ; 2.759 ; 2.904 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; mux_en_Test2  ; clk_in     ; 2.777 ; 2.930 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
; txd           ; clk_in     ; 2.327 ; 2.439 ; Rise       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; txd           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_LED_Test ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; en_p14v       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; en_n14v       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; en_gvddp      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; en_gvddn      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; en_vgh        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; en_vgl        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_en_Test1  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_en_Test2  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_en1       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_en2       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_en3       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_en4       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_1[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_1[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_2[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_2[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_3[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_3[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_4[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_4[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_5[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_5[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_6[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_6[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_7[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_7[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_8[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_8[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_9[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_9[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_10[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_10[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_11[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_11[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_12[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_12[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_13[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_13[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_14[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_14[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_Test1[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_Test1[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_Test2[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mux_Test2[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_wr        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_wr        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da3_wr        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da4_wr        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_a[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_a[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_a[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_a[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da3_a[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da3_a[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da4_a[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da4_a[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_din[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_din[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_din[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_din[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_din[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_din[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_din[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_din[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_din[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_din[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_din[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_din[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_din[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_din[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_din[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_din[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da3_din[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da3_din[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da3_din[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da3_din[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da3_din[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da3_din[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da3_din[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da3_din[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da4_din[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da4_din[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da4_din[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da4_din[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da4_din[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da4_din[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da4_din[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da4_din[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; L_RST         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; L_CE          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; L_DC          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; L_DIN         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; L_CLK         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sw5                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rxd                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_in                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw6                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw3                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw4                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw1                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw2                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; txd           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_LED_Test ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; en_p14v       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; en_n14v       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00616 V          ; 0.065 V                              ; 0.016 V                              ; 6.89e-10 s                  ; 6.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00616 V         ; 0.065 V                             ; 0.016 V                             ; 6.89e-10 s                 ; 6.77e-10 s                 ; Yes                       ; Yes                       ;
; en_gvddp      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; en_gvddn      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; en_vgh        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00616 V          ; 0.065 V                              ; 0.016 V                              ; 6.89e-10 s                  ; 6.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00616 V         ; 0.065 V                             ; 0.016 V                             ; 6.89e-10 s                 ; 6.77e-10 s                 ; Yes                       ; Yes                       ;
; en_vgl        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; mux_en_Test1  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_en_Test2  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_en1       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_en2       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_en3       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_en4       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_1[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_1[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-09 s                  ; 3.59e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-09 s                 ; 3.59e-09 s                 ; Yes                       ; Yes                       ;
; mux_2[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_2[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_3[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_3[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_4[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-09 s                  ; 3.59e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-09 s                 ; 3.59e-09 s                 ; Yes                       ; Yes                       ;
; mux_4[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_5[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_5[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_6[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_6[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_7[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_7[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_8[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_8[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_9[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_9[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_10[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_10[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_11[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_11[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_12[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_12[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_13[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-09 s                  ; 3.59e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-09 s                 ; 3.59e-09 s                 ; Yes                       ; Yes                       ;
; mux_13[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_14[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_14[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_Test1[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_Test1[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_Test2[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; mux_Test2[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; da1_wr        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00616 V          ; 0.065 V                              ; 0.016 V                              ; 6.89e-10 s                  ; 6.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00616 V         ; 0.065 V                             ; 0.016 V                             ; 6.89e-10 s                 ; 6.77e-10 s                 ; Yes                       ; Yes                       ;
; da2_wr        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da3_wr        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da4_wr        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; da1_a[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; da1_a[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; da2_a[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.33 V              ; -0.00205 V          ; 0.092 V                              ; 0.051 V                              ; 3.98e-09 s                  ; 3.76e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.33 V             ; -0.00205 V         ; 0.092 V                             ; 0.051 V                             ; 3.98e-09 s                 ; 3.76e-09 s                 ; Yes                       ; Yes                       ;
; da2_a[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da3_a[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da3_a[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da4_a[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; da4_a[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; da1_din[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00616 V          ; 0.065 V                              ; 0.016 V                              ; 6.89e-10 s                  ; 6.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00616 V         ; 0.065 V                             ; 0.016 V                             ; 6.89e-10 s                 ; 6.77e-10 s                 ; Yes                       ; Yes                       ;
; da1_din[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da1_din[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da1_din[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da1_din[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.33 V              ; -0.00205 V          ; 0.092 V                              ; 0.051 V                              ; 3.98e-09 s                  ; 3.76e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.33 V             ; -0.00205 V         ; 0.092 V                             ; 0.051 V                             ; 3.98e-09 s                 ; 3.76e-09 s                 ; Yes                       ; Yes                       ;
; da1_din[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da1_din[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da1_din[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da2_din[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da2_din[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da2_din[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da2_din[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da2_din[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00616 V          ; 0.065 V                              ; 0.016 V                              ; 6.89e-10 s                  ; 6.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00616 V         ; 0.065 V                             ; 0.016 V                             ; 6.89e-10 s                 ; 6.77e-10 s                 ; Yes                       ; Yes                       ;
; da2_din[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da2_din[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da2_din[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.33 V              ; -0.00205 V          ; 0.092 V                              ; 0.051 V                              ; 3.98e-09 s                  ; 3.76e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.33 V             ; -0.00205 V         ; 0.092 V                             ; 0.051 V                             ; 3.98e-09 s                 ; 3.76e-09 s                 ; Yes                       ; Yes                       ;
; da3_din[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da3_din[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.33 V              ; -0.00205 V          ; 0.092 V                              ; 0.051 V                              ; 3.98e-09 s                  ; 3.76e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.33 V             ; -0.00205 V         ; 0.092 V                             ; 0.051 V                             ; 3.98e-09 s                 ; 3.76e-09 s                 ; Yes                       ; Yes                       ;
; da3_din[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da3_din[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da3_din[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da3_din[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da3_din[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da3_din[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; da4_din[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-09 s                  ; 3.59e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-09 s                 ; 3.59e-09 s                 ; Yes                       ; Yes                       ;
; da4_din[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; da4_din[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; da4_din[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; da4_din[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; da4_din[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; da4_din[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; da4_din[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-09 s                  ; 3.59e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-09 s                 ; 3.59e-09 s                 ; Yes                       ; Yes                       ;
; L_RST         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; L_CE          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; L_DC          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; L_DIN         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; L_CLK         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-07 V                   ; 2.34 V              ; -0.00861 V          ; 0.106 V                              ; 0.016 V                              ; 6.53e-10 s                  ; 5.54e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-07 V                  ; 2.34 V             ; -0.00861 V         ; 0.106 V                             ; 0.016 V                             ; 6.53e-10 s                 ; 5.54e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-07 V                   ; 2.34 V              ; -0.00303 V          ; 0.118 V                              ; 0.017 V                              ; 8.67e-10 s                  ; 1.08e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-07 V                  ; 2.34 V             ; -0.00303 V         ; 0.118 V                             ; 0.017 V                             ; 8.67e-10 s                 ; 1.08e-09 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; txd           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_LED_Test ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; en_p14v       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; en_n14v       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0408 V           ; 0.163 V                              ; 0.075 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0408 V          ; 0.163 V                             ; 0.075 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; en_gvddp      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; en_gvddn      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; en_vgh        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0408 V           ; 0.163 V                              ; 0.075 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0408 V          ; 0.163 V                             ; 0.075 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; en_vgl        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; mux_en_Test1  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_en_Test2  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_en1       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_en2       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_en3       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_en4       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_1[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_1[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; mux_2[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_2[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_3[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_3[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_4[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; mux_4[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_5[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_5[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_6[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_6[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_7[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_7[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_8[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_8[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_9[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_9[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_10[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_10[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_11[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_11[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_12[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_12[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_13[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; mux_13[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_14[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_14[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_Test1[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_Test1[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_Test2[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; mux_Test2[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; da1_wr        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0408 V           ; 0.163 V                              ; 0.075 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0408 V          ; 0.163 V                             ; 0.075 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; da2_wr        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da3_wr        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da4_wr        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; da1_a[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; da1_a[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; da2_a[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; da2_a[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da3_a[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da3_a[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da4_a[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; da4_a[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; da1_din[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0408 V           ; 0.163 V                              ; 0.075 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0408 V          ; 0.163 V                             ; 0.075 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; da1_din[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da1_din[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da1_din[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da1_din[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; da1_din[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da1_din[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da1_din[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da2_din[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da2_din[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da2_din[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da2_din[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da2_din[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0408 V           ; 0.163 V                              ; 0.075 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0408 V          ; 0.163 V                             ; 0.075 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; da2_din[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da2_din[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da2_din[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; da3_din[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da3_din[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; da3_din[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da3_din[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da3_din[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da3_din[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da3_din[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da3_din[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; da4_din[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; da4_din[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; da4_din[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; da4_din[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; da4_din[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; da4_din[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; da4_din[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; da4_din[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; L_RST         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; L_CE          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; L_DC          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; L_DIN         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; L_CLK         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                         ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                   ; To Clock                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 36439    ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                          ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                   ; To Clock                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 36439    ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                      ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                   ; To Clock                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; clk_in                                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 2        ; 0        ; 0        ; 0        ;
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 442      ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                       ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                   ; To Clock                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; clk_in                                                       ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 2        ; 0        ; 0        ; 0        ;
; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] ; 442      ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 5     ; 5    ;
; Unconstrained Output Ports      ; 56    ; 56   ;
; Unconstrained Output Port Paths ; 56    ; 56   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Dec 17 11:49:53 2018
Info: Command: quartus_sta VT_Demo -c VT_Demo
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'VT_Demo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 37.037 -waveform {0.000 18.518} -name clk_in clk_in
    Info (332110): create_generated_clock -source {u_clkrst|u_mypll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 27 -multiply_by 140 -duty_cycle 50.00 -name {u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]} {u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.139
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.139        -0.230 u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.435
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.435         0.000 u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -3.687
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.687        -7.374 u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 2.918
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.918         0.000 u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 3.239
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.239         0.000 u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    18.229         0.000 clk_in 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.352
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.352         0.000 u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.384
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.384         0.000 u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case recovery slack is -3.211
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.211        -6.422 u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 2.575
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.575         0.000 u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 3.218
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.218         0.000 u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    18.167         0.000 clk_in 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 4.088
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.088         0.000 u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.179
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.179         0.000 u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case recovery slack is -1.763
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.763        -3.526 u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.472
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.472         0.000 u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 3.353
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.353         0.000 u_clkrst|u_mypll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    18.012         0.000 clk_in 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 464 megabytes
    Info: Processing ended: Mon Dec 17 11:49:57 2018
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


