INFO:sim:172 - Generating IP...
Resolving generics for 'main_clk'...
Applying external generics to 'main_clk'...
Delivering associated files for 'main_clk'...
WARNING:sim - Component clk_wiz_v3_6 does not have a valid model name for
   Verilog synthesis
Delivering EJava files for 'main_clk'...
Delivered 3 files into directory
/home/eddie/work/68000/hardware/fpga/sdram_test/ipcore_dir/tmp/_cg/main_clk
Delivered 1 file into directory
/home/eddie/work/68000/hardware/fpga/sdram_test/ipcore_dir/tmp/_cg/main_clk
Generating ASY schematic symbol...
Loading device for application Rf_Device from file '6slx16.nph' in environment
/home/eddie/Applications/Xilinx_ISE/14.7/ISE_DS/ISE/.
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'main_clk'...
Generating ISE project...
XCO file found: main_clk.xco
XMDF file found: main_clk_xmdf.tcl
Adding
/home/eddie/work/68000/hardware/fpga/sdram_test/ipcore_dir/tmp/_cg/main_clk.asy
-view all -origin_type imported
Adding
/home/eddie/work/68000/hardware/fpga/sdram_test/ipcore_dir/tmp/_cg/main_clk.ucf
-view all -origin_type created
Adding
/home/eddie/work/68000/hardware/fpga/sdram_test/ipcore_dir/tmp/_cg/main_clk.v
-view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/eddie/work/68000/hardware/fpga/sdram_test/ipcore_dir/tmp/_cg/main_clk.
   v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/eddie/work/68000/hardware/fpga/sdram_test/ipcore_dir/tmp/_cg/main_clk.veo
-view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/main_clk"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'main_clk'.
