|Pipelined_IITB_RISC
clock => sixteenBitRegister:ChangePC.clk
clock => sixteenBitRegister:Interface1_0.clk
clock => sixteenBitRegister:Interface1_1.clk
clock => oneBitRegister:Interface2_0.clk
clock => threeBitRegister:Interface2_1.clk
clock => oneBitRegister:Interface2_3.clk
clock => oneBitRegister:Interface2_5.clk
clock => sixteenBitRegister:Interface2_7.clk
clock => sixteenBitRegister:Interface2_8.clk
clock => oneBitRegister:Interface2_9.clk
clock => oneBitRegister:Interface2_10.clk
clock => oneBitRegister:Interface3_0.clk
clock => threeBitRegister:Interface3_1.clk
clock => oneBitRegister:Interface3_3.clk
clock => oneBitRegister:Interface3_5.clk
clock => sixteenBitRegister:Interface3_6.clk
clock => conditionalsixteenBitRegister:Interface3_7.clk
clock => sixteenBitRegister:Interface3_8.clk
clock => sixteenBitRegister:Interface3_9.clk
clock => sixteenBitRegister:Interface3_10.clk
clock => oneBitRegister:Interface3_11.clk
clock => oneBitRegister:Interface3_12.clk
clock => oneBitRegister:Interface3_13.clk
clock => oneBitRegister:Interface4_0.clk
clock => threeBitRegister:Interface4_1.clk
clock => oneBitRegister:Interface4_3.clk
clock => oneBitRegister:Interface4_5.clk
clock => sixteenBitRegister:Interface4_6.clk
clock => conditionalsixteenBitRegister:Interface4_7.clk
clock => sixteenBitRegister:Interface4_8.clk
clock => oneBitRegister:Interface4_9.clk
clock => oneBitRegister:Interface4_10.clk
clock => MemoryAccess:MemAccess.clock
clock => oneBitRegister:Interface5_0.clk
clock => threeBitRegister:Interface5_1.clk
clock => oneBitRegister:Interface5_3.clk
clock => oneBitRegister:Interface5_5.clk
clock => sixteenBitRegister:Interface5_6.clk
clock => conditionalsixteenBitRegister:Interface5_7.clk
clock => oneBitRegister:Interface5_9.clk
clock => oneBitRegister:Interface5_10.clk
clock => sixteenBitRegister:Interface5_11.clk
clock => sixteenBitRegister:Reg0.clk
clock => sixteenBitRegister:Reg1.clk
clock => sixteenBitRegister:Reg2.clk
clock => sixteenBitRegister:Reg3.clk
clock => sixteenBitRegister:Reg4.clk
clock => sixteenBitRegister:Reg5.clk
clock => sixteenBitRegister:Reg6.clk
clock => sixteenBitRegister:Reg7.clk
clock => oneBitRegister:CarryFlag.clk
clock => oneBitRegister:ZeroFlag.clk
clock => oneBitModifiedRegister:Val_EX.clk
clock => oneBitModifiedRegister:Val_MA.clk
clock => oneBitModifiedRegister:Val_WB.clk
clear => sixteenBitRegister:ChangePC.clr
clear => sixteenBitRegister:Interface1_0.clr
clear => sixteenBitRegister:Interface1_1.clr
clear => oneBitRegister:Interface2_0.clr
clear => threeBitRegister:Interface2_1.clr
clear => oneBitRegister:Interface2_3.clr
clear => oneBitRegister:Interface2_5.clr
clear => sixteenBitRegister:Interface2_7.clr
clear => sixteenBitRegister:Interface2_8.clr
clear => oneBitRegister:Interface2_9.clr
clear => oneBitRegister:Interface2_10.clr
clear => oneBitRegister:Interface3_0.clr
clear => threeBitRegister:Interface3_1.clr
clear => oneBitRegister:Interface3_3.clr
clear => oneBitRegister:Interface3_5.clr
clear => sixteenBitRegister:Interface3_6.clr
clear => conditionalsixteenBitRegister:Interface3_7.clr
clear => sixteenBitRegister:Interface3_8.clr
clear => sixteenBitRegister:Interface3_9.clr
clear => sixteenBitRegister:Interface3_10.clr
clear => oneBitRegister:Interface3_11.clr
clear => oneBitRegister:Interface3_12.clr
clear => oneBitRegister:Interface3_13.clr
clear => oneBitRegister:Interface4_0.clr
clear => threeBitRegister:Interface4_1.clr
clear => oneBitRegister:Interface4_3.clr
clear => oneBitRegister:Interface4_5.clr
clear => sixteenBitRegister:Interface4_6.clr
clear => conditionalsixteenBitRegister:Interface4_7.clr
clear => sixteenBitRegister:Interface4_8.clr
clear => oneBitRegister:Interface4_9.clr
clear => oneBitRegister:Interface4_10.clr
clear => oneBitRegister:Interface5_0.clr
clear => threeBitRegister:Interface5_1.clr
clear => oneBitRegister:Interface5_3.clr
clear => oneBitRegister:Interface5_5.clr
clear => sixteenBitRegister:Interface5_6.clr
clear => conditionalsixteenBitRegister:Interface5_7.clr
clear => oneBitRegister:Interface5_9.clr
clear => oneBitRegister:Interface5_10.clr
clear => sixteenBitRegister:Interface5_11.clr
clear => sixteenBitRegister:Reg0.clr
clear => sixteenBitRegister:Reg1.clr
clear => sixteenBitRegister:Reg2.clr
clear => sixteenBitRegister:Reg3.clr
clear => sixteenBitRegister:Reg4.clr
clear => sixteenBitRegister:Reg5.clr
clear => sixteenBitRegister:Reg6.clr
clear => sixteenBitRegister:Reg7.clr
clear => oneBitRegister:CarryFlag.clr
clear => oneBitRegister:ZeroFlag.clr
clear => oneBitModifiedRegister:Val_EX.clr
clear => oneBitModifiedRegister:Val_MA.clr
clear => oneBitModifiedRegister:Val_WB.clr


|Pipelined_IITB_RISC|InstructionFetch:IFStage
PC[0] => Add0.IN32
PC[0] => CodeMemory:CodeMem.addr[0]
PC[1] => Add0.IN31
PC[1] => CodeMemory:CodeMem.addr[1]
PC[2] => Add0.IN30
PC[2] => CodeMemory:CodeMem.addr[2]
PC[3] => Add0.IN29
PC[3] => CodeMemory:CodeMem.addr[3]
PC[4] => Add0.IN28
PC[4] => CodeMemory:CodeMem.addr[4]
PC[5] => Add0.IN27
PC[5] => CodeMemory:CodeMem.addr[5]
PC[6] => Add0.IN26
PC[6] => CodeMemory:CodeMem.addr[6]
PC[7] => Add0.IN25
PC[7] => CodeMemory:CodeMem.addr[7]
PC[8] => Add0.IN24
PC[8] => CodeMemory:CodeMem.addr[8]
PC[9] => Add0.IN23
PC[9] => CodeMemory:CodeMem.addr[9]
PC[10] => Add0.IN22
PC[10] => CodeMemory:CodeMem.addr[10]
PC[11] => Add0.IN21
PC[11] => CodeMemory:CodeMem.addr[11]
PC[12] => Add0.IN20
PC[12] => CodeMemory:CodeMem.addr[12]
PC[13] => Add0.IN19
PC[13] => CodeMemory:CodeMem.addr[13]
PC[14] => Add0.IN18
PC[14] => CodeMemory:CodeMem.addr[14]
PC[15] => Add0.IN17
PC[15] => CodeMemory:CodeMem.addr[15]
PC_new[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_new[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_new[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_new[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_new[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_new[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_new[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_new[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_new[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_new[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_new[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_new[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_new[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_new[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_new[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
PC_new[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
instruction[0] <= CodeMemory:CodeMem.dout[0]
instruction[1] <= CodeMemory:CodeMem.dout[1]
instruction[2] <= CodeMemory:CodeMem.dout[2]
instruction[3] <= CodeMemory:CodeMem.dout[3]
instruction[4] <= CodeMemory:CodeMem.dout[4]
instruction[5] <= CodeMemory:CodeMem.dout[5]
instruction[6] <= CodeMemory:CodeMem.dout[6]
instruction[7] <= CodeMemory:CodeMem.dout[7]
instruction[8] <= CodeMemory:CodeMem.dout[8]
instruction[9] <= CodeMemory:CodeMem.dout[9]
instruction[10] <= CodeMemory:CodeMem.dout[10]
instruction[11] <= CodeMemory:CodeMem.dout[11]
instruction[12] <= CodeMemory:CodeMem.dout[12]
instruction[13] <= CodeMemory:CodeMem.dout[13]
instruction[14] <= CodeMemory:CodeMem.dout[14]
instruction[15] <= CodeMemory:CodeMem.dout[15]


|Pipelined_IITB_RISC|InstructionFetch:IFStage|CodeMemory:CodeMem
addr[0] => RAM~6.DATAIN
addr[0] => RAM.WADDR
addr[0] => RAM.RADDR
addr[1] => RAM~5.DATAIN
addr[1] => RAM.WADDR1
addr[1] => RAM.RADDR1
addr[2] => RAM~4.DATAIN
addr[2] => RAM.WADDR2
addr[2] => RAM.RADDR2
addr[3] => RAM~3.DATAIN
addr[3] => RAM.WADDR3
addr[3] => RAM.RADDR3
addr[4] => RAM~2.DATAIN
addr[4] => RAM.WADDR4
addr[4] => RAM.RADDR4
addr[5] => RAM~1.DATAIN
addr[5] => RAM.WADDR5
addr[5] => RAM.RADDR5
addr[6] => RAM~0.DATAIN
addr[6] => RAM.WADDR6
addr[6] => RAM.RADDR6
addr[7] => ~NO_FANOUT~
addr[8] => ~NO_FANOUT~
addr[9] => ~NO_FANOUT~
addr[10] => ~NO_FANOUT~
addr[11] => ~NO_FANOUT~
addr[12] => ~NO_FANOUT~
addr[13] => ~NO_FANOUT~
addr[14] => ~NO_FANOUT~
addr[15] => ~NO_FANOUT~
din[0] => RAM~22.DATAIN
din[0] => RAM.DATAIN
din[1] => RAM~21.DATAIN
din[1] => RAM.DATAIN1
din[2] => RAM~20.DATAIN
din[2] => RAM.DATAIN2
din[3] => RAM~19.DATAIN
din[3] => RAM.DATAIN3
din[4] => RAM~18.DATAIN
din[4] => RAM.DATAIN4
din[5] => RAM~17.DATAIN
din[5] => RAM.DATAIN5
din[6] => RAM~16.DATAIN
din[6] => RAM.DATAIN6
din[7] => RAM~15.DATAIN
din[7] => RAM.DATAIN7
din[8] => RAM~14.DATAIN
din[8] => RAM.DATAIN8
din[9] => RAM~13.DATAIN
din[9] => RAM.DATAIN9
din[10] => RAM~12.DATAIN
din[10] => RAM.DATAIN10
din[11] => RAM~11.DATAIN
din[11] => RAM.DATAIN11
din[12] => RAM~10.DATAIN
din[12] => RAM.DATAIN12
din[13] => RAM~9.DATAIN
din[13] => RAM.DATAIN13
din[14] => RAM~8.DATAIN
din[14] => RAM.DATAIN14
din[15] => RAM~7.DATAIN
din[15] => RAM.DATAIN15
we => RAM~23.DATAIN
we => RAM.WE
clk => RAM~23.CLK
clk => RAM~0.CLK
clk => RAM~1.CLK
clk => RAM~2.CLK
clk => RAM~3.CLK
clk => RAM~4.CLK
clk => RAM~5.CLK
clk => RAM~6.CLK
clk => RAM~7.CLK
clk => RAM~8.CLK
clk => RAM~9.CLK
clk => RAM~10.CLK
clk => RAM~11.CLK
clk => RAM~12.CLK
clk => RAM~13.CLK
clk => RAM~14.CLK
clk => RAM~15.CLK
clk => RAM~16.CLK
clk => RAM~17.CLK
clk => RAM~18.CLK
clk => RAM~19.CLK
clk => RAM~20.CLK
clk => RAM~21.CLK
clk => RAM~22.CLK
clk => RAM.CLK0
dout[0] <= RAM.DATAOUT
dout[1] <= RAM.DATAOUT1
dout[2] <= RAM.DATAOUT2
dout[3] <= RAM.DATAOUT3
dout[4] <= RAM.DATAOUT4
dout[5] <= RAM.DATAOUT5
dout[6] <= RAM.DATAOUT6
dout[7] <= RAM.DATAOUT7
dout[8] <= RAM.DATAOUT8
dout[9] <= RAM.DATAOUT9
dout[10] <= RAM.DATAOUT10
dout[11] <= RAM.DATAOUT11
dout[12] <= RAM.DATAOUT12
dout[13] <= RAM.DATAOUT13
dout[14] <= RAM.DATAOUT14
dout[15] <= RAM.DATAOUT15


|Pipelined_IITB_RISC|sixteenBitRegister:ChangePC
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
ld => q[15]~reg0.ENA
ld => q[14]~reg0.ENA
ld => q[13]~reg0.ENA
ld => q[12]~reg0.ENA
ld => q[11]~reg0.ENA
ld => q[10]~reg0.ENA
ld => q[9]~reg0.ENA
ld => q[8]~reg0.ENA
ld => q[7]~reg0.ENA
ld => q[6]~reg0.ENA
ld => q[5]~reg0.ENA
ld => q[4]~reg0.ENA
ld => q[3]~reg0.ENA
ld => q[2]~reg0.ENA
ld => q[1]~reg0.ENA
ld => q[0]~reg0.ENA
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clr => q[3]~reg0.ACLR
clr => q[4]~reg0.ACLR
clr => q[5]~reg0.ACLR
clr => q[6]~reg0.ACLR
clr => q[7]~reg0.ACLR
clr => q[8]~reg0.ACLR
clr => q[9]~reg0.ACLR
clr => q[10]~reg0.ACLR
clr => q[11]~reg0.ACLR
clr => q[12]~reg0.ACLR
clr => q[13]~reg0.ACLR
clr => q[14]~reg0.ACLR
clr => q[15]~reg0.ACLR
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pipelined_IITB_RISC|sixteenBitRegister:Interface1_0
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
ld => q[15]~reg0.ENA
ld => q[14]~reg0.ENA
ld => q[13]~reg0.ENA
ld => q[12]~reg0.ENA
ld => q[11]~reg0.ENA
ld => q[10]~reg0.ENA
ld => q[9]~reg0.ENA
ld => q[8]~reg0.ENA
ld => q[7]~reg0.ENA
ld => q[6]~reg0.ENA
ld => q[5]~reg0.ENA
ld => q[4]~reg0.ENA
ld => q[3]~reg0.ENA
ld => q[2]~reg0.ENA
ld => q[1]~reg0.ENA
ld => q[0]~reg0.ENA
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clr => q[3]~reg0.ACLR
clr => q[4]~reg0.ACLR
clr => q[5]~reg0.ACLR
clr => q[6]~reg0.ACLR
clr => q[7]~reg0.ACLR
clr => q[8]~reg0.ACLR
clr => q[9]~reg0.ACLR
clr => q[10]~reg0.ACLR
clr => q[11]~reg0.ACLR
clr => q[12]~reg0.ACLR
clr => q[13]~reg0.ACLR
clr => q[14]~reg0.ACLR
clr => q[15]~reg0.ACLR
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pipelined_IITB_RISC|sixteenBitRegister:Interface1_1
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
ld => q[15]~reg0.ENA
ld => q[14]~reg0.ENA
ld => q[13]~reg0.ENA
ld => q[12]~reg0.ENA
ld => q[11]~reg0.ENA
ld => q[10]~reg0.ENA
ld => q[9]~reg0.ENA
ld => q[8]~reg0.ENA
ld => q[7]~reg0.ENA
ld => q[6]~reg0.ENA
ld => q[5]~reg0.ENA
ld => q[4]~reg0.ENA
ld => q[3]~reg0.ENA
ld => q[2]~reg0.ENA
ld => q[1]~reg0.ENA
ld => q[0]~reg0.ENA
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clr => q[3]~reg0.ACLR
clr => q[4]~reg0.ACLR
clr => q[5]~reg0.ACLR
clr => q[6]~reg0.ACLR
clr => q[7]~reg0.ACLR
clr => q[8]~reg0.ACLR
clr => q[9]~reg0.ACLR
clr => q[10]~reg0.ACLR
clr => q[11]~reg0.ACLR
clr => q[12]~reg0.ACLR
clr => q[13]~reg0.ACLR
clr => q[14]~reg0.ACLR
clr => q[15]~reg0.ACLR
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pipelined_IITB_RISC|InstructionDecode:IDStage
instruction_in[0] => ~NO_FANOUT~
instruction_in[1] => ~NO_FANOUT~
instruction_in[2] => ~NO_FANOUT~
instruction_in[3] => Mux3.IN18
instruction_in[3] => Mux3.IN19
instruction_in[3] => Equal1.IN2
instruction_in[4] => Mux2.IN18
instruction_in[4] => Mux2.IN19
instruction_in[4] => Equal1.IN1
instruction_in[5] => Mux1.IN18
instruction_in[5] => Mux1.IN19
instruction_in[5] => Equal1.IN0
instruction_in[6] => Mux3.IN17
instruction_in[6] => Equal0.IN2
instruction_in[7] => Mux2.IN17
instruction_in[7] => Equal0.IN1
instruction_in[8] => Mux1.IN17
instruction_in[8] => Equal0.IN0
instruction_in[9] => Mux3.IN13
instruction_in[9] => Mux3.IN14
instruction_in[9] => Mux3.IN15
instruction_in[9] => Mux3.IN16
instruction_in[9] => Equal2.IN2
instruction_in[10] => Mux2.IN13
instruction_in[10] => Mux2.IN14
instruction_in[10] => Mux2.IN15
instruction_in[10] => Mux2.IN16
instruction_in[10] => Equal2.IN1
instruction_in[11] => Mux1.IN13
instruction_in[11] => Mux1.IN14
instruction_in[11] => Mux1.IN15
instruction_in[11] => Mux1.IN16
instruction_in[11] => Equal2.IN0
instruction_in[12] => Mux0.IN19
instruction_in[12] => Mux1.IN12
instruction_in[12] => Mux2.IN12
instruction_in[12] => Mux3.IN12
instruction_in[12] => Mux4.IN19
instruction_in[12] => Mux6.IN19
instruction_in[13] => Mux0.IN18
instruction_in[13] => Mux1.IN11
instruction_in[13] => Mux2.IN11
instruction_in[13] => Mux3.IN11
instruction_in[13] => Mux4.IN18
instruction_in[13] => Mux5.IN10
instruction_in[13] => Mux6.IN18
instruction_in[14] => Mux0.IN17
instruction_in[14] => Mux1.IN10
instruction_in[14] => Mux2.IN10
instruction_in[14] => Mux3.IN10
instruction_in[14] => Mux4.IN17
instruction_in[14] => Mux5.IN9
instruction_in[14] => Mux6.IN17
instruction_in[15] => Mux0.IN16
instruction_in[15] => Mux1.IN9
instruction_in[15] => Mux2.IN9
instruction_in[15] => Mux3.IN9
instruction_in[15] => Mux4.IN16
instruction_in[15] => Mux5.IN8
instruction_in[15] => Mux6.IN16
reg_write <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
reg_write_add[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
reg_write_add[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
reg_write_add[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
reg_read_1 <= reg_read_1.DB_MAX_OUTPUT_PORT_TYPE
reg_read_2 <= reg_read_2.DB_MAX_OUTPUT_PORT_TYPE
read_c <= read_c.DB_MAX_OUTPUT_PORT_TYPE
read_z <= comb.DB_MAX_OUTPUT_PORT_TYPE
z_write <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
z_available <= <GND>
c_write <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
pc_change <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
pc_available <= <GND>


|Pipelined_IITB_RISC|oneBitRegister:Interface2_0
d => q~reg0.DATAIN
ld => q~reg0.ENA
clr => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pipelined_IITB_RISC|threeBitRegister:Interface2_1
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
ld => q[2]~reg0.ENA
ld => q[1]~reg0.ENA
ld => q[0]~reg0.ENA
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pipelined_IITB_RISC|oneBitRegister:Interface2_3
d => q~reg0.DATAIN
ld => q~reg0.ENA
clr => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pipelined_IITB_RISC|oneBitRegister:Interface2_5
d => q~reg0.DATAIN
ld => q~reg0.ENA
clr => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pipelined_IITB_RISC|sixteenBitRegister:Interface2_7
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
ld => q[15]~reg0.ENA
ld => q[14]~reg0.ENA
ld => q[13]~reg0.ENA
ld => q[12]~reg0.ENA
ld => q[11]~reg0.ENA
ld => q[10]~reg0.ENA
ld => q[9]~reg0.ENA
ld => q[8]~reg0.ENA
ld => q[7]~reg0.ENA
ld => q[6]~reg0.ENA
ld => q[5]~reg0.ENA
ld => q[4]~reg0.ENA
ld => q[3]~reg0.ENA
ld => q[2]~reg0.ENA
ld => q[1]~reg0.ENA
ld => q[0]~reg0.ENA
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clr => q[3]~reg0.ACLR
clr => q[4]~reg0.ACLR
clr => q[5]~reg0.ACLR
clr => q[6]~reg0.ACLR
clr => q[7]~reg0.ACLR
clr => q[8]~reg0.ACLR
clr => q[9]~reg0.ACLR
clr => q[10]~reg0.ACLR
clr => q[11]~reg0.ACLR
clr => q[12]~reg0.ACLR
clr => q[13]~reg0.ACLR
clr => q[14]~reg0.ACLR
clr => q[15]~reg0.ACLR
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pipelined_IITB_RISC|sixteenBitRegister:Interface2_8
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
ld => q[15]~reg0.ENA
ld => q[14]~reg0.ENA
ld => q[13]~reg0.ENA
ld => q[12]~reg0.ENA
ld => q[11]~reg0.ENA
ld => q[10]~reg0.ENA
ld => q[9]~reg0.ENA
ld => q[8]~reg0.ENA
ld => q[7]~reg0.ENA
ld => q[6]~reg0.ENA
ld => q[5]~reg0.ENA
ld => q[4]~reg0.ENA
ld => q[3]~reg0.ENA
ld => q[2]~reg0.ENA
ld => q[1]~reg0.ENA
ld => q[0]~reg0.ENA
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clr => q[3]~reg0.ACLR
clr => q[4]~reg0.ACLR
clr => q[5]~reg0.ACLR
clr => q[6]~reg0.ACLR
clr => q[7]~reg0.ACLR
clr => q[8]~reg0.ACLR
clr => q[9]~reg0.ACLR
clr => q[10]~reg0.ACLR
clr => q[11]~reg0.ACLR
clr => q[12]~reg0.ACLR
clr => q[13]~reg0.ACLR
clr => q[14]~reg0.ACLR
clr => q[15]~reg0.ACLR
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pipelined_IITB_RISC|oneBitRegister:Interface2_9
d => q~reg0.DATAIN
ld => q~reg0.ENA
clr => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pipelined_IITB_RISC|oneBitRegister:Interface2_10
d => q~reg0.DATAIN
ld => q~reg0.ENA
clr => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pipelined_IITB_RISC|SignalsCheckRR:SigCheckRR
opcode[0] => Mux0.IN19
opcode[0] => Mux1.IN19
opcode[1] => Mux0.IN18
opcode[1] => Mux1.IN18
opcode[2] => Mux0.IN17
opcode[2] => Mux1.IN17
opcode[3] => Mux0.IN16
opcode[3] => Mux1.IN16
reg_write_available <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
z_available <= <GND>
pc_available <= Mux1.DB_MAX_OUTPUT_PORT_TYPE


|Pipelined_IITB_RISC|registerFileAccess:RF1
R0[0] => Mux15.IN0
R0[1] => Mux14.IN0
R0[2] => Mux13.IN0
R0[3] => Mux12.IN0
R0[4] => Mux11.IN0
R0[5] => Mux10.IN0
R0[6] => Mux9.IN0
R0[7] => Mux8.IN0
R0[8] => Mux7.IN0
R0[9] => Mux6.IN0
R0[10] => Mux5.IN0
R0[11] => Mux4.IN0
R0[12] => Mux3.IN0
R0[13] => Mux2.IN0
R0[14] => Mux1.IN0
R0[15] => Mux0.IN0
R1[0] => Mux15.IN1
R1[1] => Mux14.IN1
R1[2] => Mux13.IN1
R1[3] => Mux12.IN1
R1[4] => Mux11.IN1
R1[5] => Mux10.IN1
R1[6] => Mux9.IN1
R1[7] => Mux8.IN1
R1[8] => Mux7.IN1
R1[9] => Mux6.IN1
R1[10] => Mux5.IN1
R1[11] => Mux4.IN1
R1[12] => Mux3.IN1
R1[13] => Mux2.IN1
R1[14] => Mux1.IN1
R1[15] => Mux0.IN1
R2[0] => Mux15.IN2
R2[1] => Mux14.IN2
R2[2] => Mux13.IN2
R2[3] => Mux12.IN2
R2[4] => Mux11.IN2
R2[5] => Mux10.IN2
R2[6] => Mux9.IN2
R2[7] => Mux8.IN2
R2[8] => Mux7.IN2
R2[9] => Mux6.IN2
R2[10] => Mux5.IN2
R2[11] => Mux4.IN2
R2[12] => Mux3.IN2
R2[13] => Mux2.IN2
R2[14] => Mux1.IN2
R2[15] => Mux0.IN2
R3[0] => Mux15.IN3
R3[1] => Mux14.IN3
R3[2] => Mux13.IN3
R3[3] => Mux12.IN3
R3[4] => Mux11.IN3
R3[5] => Mux10.IN3
R3[6] => Mux9.IN3
R3[7] => Mux8.IN3
R3[8] => Mux7.IN3
R3[9] => Mux6.IN3
R3[10] => Mux5.IN3
R3[11] => Mux4.IN3
R3[12] => Mux3.IN3
R3[13] => Mux2.IN3
R3[14] => Mux1.IN3
R3[15] => Mux0.IN3
R4[0] => Mux15.IN4
R4[1] => Mux14.IN4
R4[2] => Mux13.IN4
R4[3] => Mux12.IN4
R4[4] => Mux11.IN4
R4[5] => Mux10.IN4
R4[6] => Mux9.IN4
R4[7] => Mux8.IN4
R4[8] => Mux7.IN4
R4[9] => Mux6.IN4
R4[10] => Mux5.IN4
R4[11] => Mux4.IN4
R4[12] => Mux3.IN4
R4[13] => Mux2.IN4
R4[14] => Mux1.IN4
R4[15] => Mux0.IN4
R5[0] => Mux15.IN5
R5[1] => Mux14.IN5
R5[2] => Mux13.IN5
R5[3] => Mux12.IN5
R5[4] => Mux11.IN5
R5[5] => Mux10.IN5
R5[6] => Mux9.IN5
R5[7] => Mux8.IN5
R5[8] => Mux7.IN5
R5[9] => Mux6.IN5
R5[10] => Mux5.IN5
R5[11] => Mux4.IN5
R5[12] => Mux3.IN5
R5[13] => Mux2.IN5
R5[14] => Mux1.IN5
R5[15] => Mux0.IN5
R6[0] => Mux15.IN6
R6[1] => Mux14.IN6
R6[2] => Mux13.IN6
R6[3] => Mux12.IN6
R6[4] => Mux11.IN6
R6[5] => Mux10.IN6
R6[6] => Mux9.IN6
R6[7] => Mux8.IN6
R6[8] => Mux7.IN6
R6[9] => Mux6.IN6
R6[10] => Mux5.IN6
R6[11] => Mux4.IN6
R6[12] => Mux3.IN6
R6[13] => Mux2.IN6
R6[14] => Mux1.IN6
R6[15] => Mux0.IN6
R7[0] => Mux15.IN7
R7[1] => Mux14.IN7
R7[2] => Mux13.IN7
R7[3] => Mux12.IN7
R7[4] => Mux11.IN7
R7[5] => Mux10.IN7
R7[6] => Mux9.IN7
R7[7] => Mux8.IN7
R7[8] => Mux7.IN7
R7[9] => Mux6.IN7
R7[10] => Mux5.IN7
R7[11] => Mux4.IN7
R7[12] => Mux3.IN7
R7[13] => Mux2.IN7
R7[14] => Mux1.IN7
R7[15] => Mux0.IN7
Rf_a[0] => Mux0.IN10
Rf_a[0] => Mux1.IN10
Rf_a[0] => Mux2.IN10
Rf_a[0] => Mux3.IN10
Rf_a[0] => Mux4.IN10
Rf_a[0] => Mux5.IN10
Rf_a[0] => Mux6.IN10
Rf_a[0] => Mux7.IN10
Rf_a[0] => Mux8.IN10
Rf_a[0] => Mux9.IN10
Rf_a[0] => Mux10.IN10
Rf_a[0] => Mux11.IN10
Rf_a[0] => Mux12.IN10
Rf_a[0] => Mux13.IN10
Rf_a[0] => Mux14.IN10
Rf_a[0] => Mux15.IN10
Rf_a[1] => Mux0.IN9
Rf_a[1] => Mux1.IN9
Rf_a[1] => Mux2.IN9
Rf_a[1] => Mux3.IN9
Rf_a[1] => Mux4.IN9
Rf_a[1] => Mux5.IN9
Rf_a[1] => Mux6.IN9
Rf_a[1] => Mux7.IN9
Rf_a[1] => Mux8.IN9
Rf_a[1] => Mux9.IN9
Rf_a[1] => Mux10.IN9
Rf_a[1] => Mux11.IN9
Rf_a[1] => Mux12.IN9
Rf_a[1] => Mux13.IN9
Rf_a[1] => Mux14.IN9
Rf_a[1] => Mux15.IN9
Rf_a[2] => Mux0.IN8
Rf_a[2] => Mux1.IN8
Rf_a[2] => Mux2.IN8
Rf_a[2] => Mux3.IN8
Rf_a[2] => Mux4.IN8
Rf_a[2] => Mux5.IN8
Rf_a[2] => Mux6.IN8
Rf_a[2] => Mux7.IN8
Rf_a[2] => Mux8.IN8
Rf_a[2] => Mux9.IN8
Rf_a[2] => Mux10.IN8
Rf_a[2] => Mux11.IN8
Rf_a[2] => Mux12.IN8
Rf_a[2] => Mux13.IN8
Rf_a[2] => Mux14.IN8
Rf_a[2] => Mux15.IN8
Rf_d[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Rf_d[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Rf_d[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Rf_d[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Rf_d[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Rf_d[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Rf_d[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Rf_d[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Rf_d[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Rf_d[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Rf_d[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Rf_d[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Rf_d[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Rf_d[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Rf_d[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Rf_d[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Pipelined_IITB_RISC|registerFileAccess:RF2
R0[0] => Mux15.IN0
R0[1] => Mux14.IN0
R0[2] => Mux13.IN0
R0[3] => Mux12.IN0
R0[4] => Mux11.IN0
R0[5] => Mux10.IN0
R0[6] => Mux9.IN0
R0[7] => Mux8.IN0
R0[8] => Mux7.IN0
R0[9] => Mux6.IN0
R0[10] => Mux5.IN0
R0[11] => Mux4.IN0
R0[12] => Mux3.IN0
R0[13] => Mux2.IN0
R0[14] => Mux1.IN0
R0[15] => Mux0.IN0
R1[0] => Mux15.IN1
R1[1] => Mux14.IN1
R1[2] => Mux13.IN1
R1[3] => Mux12.IN1
R1[4] => Mux11.IN1
R1[5] => Mux10.IN1
R1[6] => Mux9.IN1
R1[7] => Mux8.IN1
R1[8] => Mux7.IN1
R1[9] => Mux6.IN1
R1[10] => Mux5.IN1
R1[11] => Mux4.IN1
R1[12] => Mux3.IN1
R1[13] => Mux2.IN1
R1[14] => Mux1.IN1
R1[15] => Mux0.IN1
R2[0] => Mux15.IN2
R2[1] => Mux14.IN2
R2[2] => Mux13.IN2
R2[3] => Mux12.IN2
R2[4] => Mux11.IN2
R2[5] => Mux10.IN2
R2[6] => Mux9.IN2
R2[7] => Mux8.IN2
R2[8] => Mux7.IN2
R2[9] => Mux6.IN2
R2[10] => Mux5.IN2
R2[11] => Mux4.IN2
R2[12] => Mux3.IN2
R2[13] => Mux2.IN2
R2[14] => Mux1.IN2
R2[15] => Mux0.IN2
R3[0] => Mux15.IN3
R3[1] => Mux14.IN3
R3[2] => Mux13.IN3
R3[3] => Mux12.IN3
R3[4] => Mux11.IN3
R3[5] => Mux10.IN3
R3[6] => Mux9.IN3
R3[7] => Mux8.IN3
R3[8] => Mux7.IN3
R3[9] => Mux6.IN3
R3[10] => Mux5.IN3
R3[11] => Mux4.IN3
R3[12] => Mux3.IN3
R3[13] => Mux2.IN3
R3[14] => Mux1.IN3
R3[15] => Mux0.IN3
R4[0] => Mux15.IN4
R4[1] => Mux14.IN4
R4[2] => Mux13.IN4
R4[3] => Mux12.IN4
R4[4] => Mux11.IN4
R4[5] => Mux10.IN4
R4[6] => Mux9.IN4
R4[7] => Mux8.IN4
R4[8] => Mux7.IN4
R4[9] => Mux6.IN4
R4[10] => Mux5.IN4
R4[11] => Mux4.IN4
R4[12] => Mux3.IN4
R4[13] => Mux2.IN4
R4[14] => Mux1.IN4
R4[15] => Mux0.IN4
R5[0] => Mux15.IN5
R5[1] => Mux14.IN5
R5[2] => Mux13.IN5
R5[3] => Mux12.IN5
R5[4] => Mux11.IN5
R5[5] => Mux10.IN5
R5[6] => Mux9.IN5
R5[7] => Mux8.IN5
R5[8] => Mux7.IN5
R5[9] => Mux6.IN5
R5[10] => Mux5.IN5
R5[11] => Mux4.IN5
R5[12] => Mux3.IN5
R5[13] => Mux2.IN5
R5[14] => Mux1.IN5
R5[15] => Mux0.IN5
R6[0] => Mux15.IN6
R6[1] => Mux14.IN6
R6[2] => Mux13.IN6
R6[3] => Mux12.IN6
R6[4] => Mux11.IN6
R6[5] => Mux10.IN6
R6[6] => Mux9.IN6
R6[7] => Mux8.IN6
R6[8] => Mux7.IN6
R6[9] => Mux6.IN6
R6[10] => Mux5.IN6
R6[11] => Mux4.IN6
R6[12] => Mux3.IN6
R6[13] => Mux2.IN6
R6[14] => Mux1.IN6
R6[15] => Mux0.IN6
R7[0] => Mux15.IN7
R7[1] => Mux14.IN7
R7[2] => Mux13.IN7
R7[3] => Mux12.IN7
R7[4] => Mux11.IN7
R7[5] => Mux10.IN7
R7[6] => Mux9.IN7
R7[7] => Mux8.IN7
R7[8] => Mux7.IN7
R7[9] => Mux6.IN7
R7[10] => Mux5.IN7
R7[11] => Mux4.IN7
R7[12] => Mux3.IN7
R7[13] => Mux2.IN7
R7[14] => Mux1.IN7
R7[15] => Mux0.IN7
Rf_a[0] => Mux0.IN10
Rf_a[0] => Mux1.IN10
Rf_a[0] => Mux2.IN10
Rf_a[0] => Mux3.IN10
Rf_a[0] => Mux4.IN10
Rf_a[0] => Mux5.IN10
Rf_a[0] => Mux6.IN10
Rf_a[0] => Mux7.IN10
Rf_a[0] => Mux8.IN10
Rf_a[0] => Mux9.IN10
Rf_a[0] => Mux10.IN10
Rf_a[0] => Mux11.IN10
Rf_a[0] => Mux12.IN10
Rf_a[0] => Mux13.IN10
Rf_a[0] => Mux14.IN10
Rf_a[0] => Mux15.IN10
Rf_a[1] => Mux0.IN9
Rf_a[1] => Mux1.IN9
Rf_a[1] => Mux2.IN9
Rf_a[1] => Mux3.IN9
Rf_a[1] => Mux4.IN9
Rf_a[1] => Mux5.IN9
Rf_a[1] => Mux6.IN9
Rf_a[1] => Mux7.IN9
Rf_a[1] => Mux8.IN9
Rf_a[1] => Mux9.IN9
Rf_a[1] => Mux10.IN9
Rf_a[1] => Mux11.IN9
Rf_a[1] => Mux12.IN9
Rf_a[1] => Mux13.IN9
Rf_a[1] => Mux14.IN9
Rf_a[1] => Mux15.IN9
Rf_a[2] => Mux0.IN8
Rf_a[2] => Mux1.IN8
Rf_a[2] => Mux2.IN8
Rf_a[2] => Mux3.IN8
Rf_a[2] => Mux4.IN8
Rf_a[2] => Mux5.IN8
Rf_a[2] => Mux6.IN8
Rf_a[2] => Mux7.IN8
Rf_a[2] => Mux8.IN8
Rf_a[2] => Mux9.IN8
Rf_a[2] => Mux10.IN8
Rf_a[2] => Mux11.IN8
Rf_a[2] => Mux12.IN8
Rf_a[2] => Mux13.IN8
Rf_a[2] => Mux14.IN8
Rf_a[2] => Mux15.IN8
Rf_d[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Rf_d[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Rf_d[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Rf_d[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Rf_d[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Rf_d[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Rf_d[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Rf_d[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Rf_d[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Rf_d[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Rf_d[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Rf_d[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Rf_d[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Rf_d[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Rf_d[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Rf_d[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Pipelined_IITB_RISC|SignExtended6:SE6
inp[0] => op[0].DATAIN
inp[1] => op[1].DATAIN
inp[2] => op[2].DATAIN
inp[3] => op[3].DATAIN
inp[4] => op[4].DATAIN
inp[5] => op[5].DATAIN
inp[5] => op[15].DATAIN
inp[5] => op[14].DATAIN
inp[5] => op[13].DATAIN
inp[5] => op[12].DATAIN
inp[5] => op[11].DATAIN
inp[5] => op[10].DATAIN
inp[5] => op[9].DATAIN
inp[5] => op[8].DATAIN
inp[5] => op[7].DATAIN
inp[5] => op[6].DATAIN
op[0] <= inp[0].DB_MAX_OUTPUT_PORT_TYPE
op[1] <= inp[1].DB_MAX_OUTPUT_PORT_TYPE
op[2] <= inp[2].DB_MAX_OUTPUT_PORT_TYPE
op[3] <= inp[3].DB_MAX_OUTPUT_PORT_TYPE
op[4] <= inp[4].DB_MAX_OUTPUT_PORT_TYPE
op[5] <= inp[5].DB_MAX_OUTPUT_PORT_TYPE
op[6] <= inp[5].DB_MAX_OUTPUT_PORT_TYPE
op[7] <= inp[5].DB_MAX_OUTPUT_PORT_TYPE
op[8] <= inp[5].DB_MAX_OUTPUT_PORT_TYPE
op[9] <= inp[5].DB_MAX_OUTPUT_PORT_TYPE
op[10] <= inp[5].DB_MAX_OUTPUT_PORT_TYPE
op[11] <= inp[5].DB_MAX_OUTPUT_PORT_TYPE
op[12] <= inp[5].DB_MAX_OUTPUT_PORT_TYPE
op[13] <= inp[5].DB_MAX_OUTPUT_PORT_TYPE
op[14] <= inp[5].DB_MAX_OUTPUT_PORT_TYPE
op[15] <= inp[5].DB_MAX_OUTPUT_PORT_TYPE


|Pipelined_IITB_RISC|SignExtended9:SE9
inp[0] => op[0].DATAIN
inp[1] => op[1].DATAIN
inp[2] => op[2].DATAIN
inp[3] => op[3].DATAIN
inp[4] => op[4].DATAIN
inp[5] => op[5].DATAIN
inp[6] => op[6].DATAIN
inp[7] => op[7].DATAIN
inp[8] => op[8].DATAIN
inp[8] => op[15].DATAIN
inp[8] => op[14].DATAIN
inp[8] => op[13].DATAIN
inp[8] => op[12].DATAIN
inp[8] => op[11].DATAIN
inp[8] => op[10].DATAIN
inp[8] => op[9].DATAIN
op[0] <= inp[0].DB_MAX_OUTPUT_PORT_TYPE
op[1] <= inp[1].DB_MAX_OUTPUT_PORT_TYPE
op[2] <= inp[2].DB_MAX_OUTPUT_PORT_TYPE
op[3] <= inp[3].DB_MAX_OUTPUT_PORT_TYPE
op[4] <= inp[4].DB_MAX_OUTPUT_PORT_TYPE
op[5] <= inp[5].DB_MAX_OUTPUT_PORT_TYPE
op[6] <= inp[6].DB_MAX_OUTPUT_PORT_TYPE
op[7] <= inp[7].DB_MAX_OUTPUT_PORT_TYPE
op[8] <= inp[8].DB_MAX_OUTPUT_PORT_TYPE
op[9] <= inp[8].DB_MAX_OUTPUT_PORT_TYPE
op[10] <= inp[8].DB_MAX_OUTPUT_PORT_TYPE
op[11] <= inp[8].DB_MAX_OUTPUT_PORT_TYPE
op[12] <= inp[8].DB_MAX_OUTPUT_PORT_TYPE
op[13] <= inp[8].DB_MAX_OUTPUT_PORT_TYPE
op[14] <= inp[8].DB_MAX_OUTPUT_PORT_TYPE
op[15] <= inp[8].DB_MAX_OUTPUT_PORT_TYPE


|Pipelined_IITB_RISC|SignExtended9spl:SE9_spl
inp[0] => op[7].DATAIN
inp[1] => op[8].DATAIN
inp[2] => op[9].DATAIN
inp[3] => op[10].DATAIN
inp[4] => op[11].DATAIN
inp[5] => op[12].DATAIN
inp[6] => op[13].DATAIN
inp[7] => op[14].DATAIN
inp[8] => op[15].DATAIN
op[0] <= <GND>
op[1] <= <GND>
op[2] <= <GND>
op[3] <= <GND>
op[4] <= <GND>
op[5] <= <GND>
op[6] <= <GND>
op[7] <= inp[0].DB_MAX_OUTPUT_PORT_TYPE
op[8] <= inp[1].DB_MAX_OUTPUT_PORT_TYPE
op[9] <= inp[2].DB_MAX_OUTPUT_PORT_TYPE
op[10] <= inp[3].DB_MAX_OUTPUT_PORT_TYPE
op[11] <= inp[4].DB_MAX_OUTPUT_PORT_TYPE
op[12] <= inp[5].DB_MAX_OUTPUT_PORT_TYPE
op[13] <= inp[6].DB_MAX_OUTPUT_PORT_TYPE
op[14] <= inp[7].DB_MAX_OUTPUT_PORT_TYPE
op[15] <= inp[8].DB_MAX_OUTPUT_PORT_TYPE


|Pipelined_IITB_RISC|DataHazardRR:DataHazard1
RR_Reg_Read => process_0.IN0
RR_Reg_Read_Add[0] => Equal0.IN2
RR_Reg_Read_Add[0] => Equal1.IN2
RR_Reg_Read_Add[0] => Equal2.IN2
RR_Reg_Read_Add[1] => Equal0.IN1
RR_Reg_Read_Add[1] => Equal1.IN1
RR_Reg_Read_Add[1] => Equal2.IN1
RR_Reg_Read_Add[2] => Equal0.IN0
RR_Reg_Read_Add[2] => Equal1.IN0
RR_Reg_Read_Add[2] => Equal2.IN0
RR_Reg_Data[0] => data_out.DATAA
RR_Reg_Data[1] => data_out.DATAA
RR_Reg_Data[2] => data_out.DATAA
RR_Reg_Data[3] => data_out.DATAA
RR_Reg_Data[4] => data_out.DATAA
RR_Reg_Data[5] => data_out.DATAA
RR_Reg_Data[6] => data_out.DATAA
RR_Reg_Data[7] => data_out.DATAA
RR_Reg_Data[8] => data_out.DATAA
RR_Reg_Data[9] => data_out.DATAA
RR_Reg_Data[10] => data_out.DATAA
RR_Reg_Data[11] => data_out.DATAA
RR_Reg_Data[12] => data_out.DATAA
RR_Reg_Data[13] => data_out.DATAA
RR_Reg_Data[14] => data_out.DATAA
RR_Reg_Data[15] => data_out.DATAA
EX_Reg_Write => process_0.IN1
EX_Reg_Write_Add[0] => Equal0.IN5
EX_Reg_Write_Add[1] => Equal0.IN4
EX_Reg_Write_Add[2] => Equal0.IN3
EX_Reg_Write_Available => data_out.OUTPUTSELECT
EX_Reg_Write_Available => data_out.OUTPUTSELECT
EX_Reg_Write_Available => data_out.OUTPUTSELECT
EX_Reg_Write_Available => data_out.OUTPUTSELECT
EX_Reg_Write_Available => data_out.OUTPUTSELECT
EX_Reg_Write_Available => data_out.OUTPUTSELECT
EX_Reg_Write_Available => data_out.OUTPUTSELECT
EX_Reg_Write_Available => data_out.OUTPUTSELECT
EX_Reg_Write_Available => data_out.OUTPUTSELECT
EX_Reg_Write_Available => data_out.OUTPUTSELECT
EX_Reg_Write_Available => data_out.OUTPUTSELECT
EX_Reg_Write_Available => data_out.OUTPUTSELECT
EX_Reg_Write_Available => data_out.OUTPUTSELECT
EX_Reg_Write_Available => data_out.OUTPUTSELECT
EX_Reg_Write_Available => data_out.OUTPUTSELECT
EX_Reg_Write_Available => data_out.OUTPUTSELECT
EX_Reg_Write_Available => stall.DATAB
EX_Reg_Data[0] => data_out.DATAB
EX_Reg_Data[1] => data_out.DATAB
EX_Reg_Data[2] => data_out.DATAB
EX_Reg_Data[3] => data_out.DATAB
EX_Reg_Data[4] => data_out.DATAB
EX_Reg_Data[5] => data_out.DATAB
EX_Reg_Data[6] => data_out.DATAB
EX_Reg_Data[7] => data_out.DATAB
EX_Reg_Data[8] => data_out.DATAB
EX_Reg_Data[9] => data_out.DATAB
EX_Reg_Data[10] => data_out.DATAB
EX_Reg_Data[11] => data_out.DATAB
EX_Reg_Data[12] => data_out.DATAB
EX_Reg_Data[13] => data_out.DATAB
EX_Reg_Data[14] => data_out.DATAB
EX_Reg_Data[15] => data_out.DATAB
MA_Reg_Write => process_0.IN1
MA_Reg_Write_Add[0] => Equal1.IN5
MA_Reg_Write_Add[1] => Equal1.IN4
MA_Reg_Write_Add[2] => Equal1.IN3
MA_Reg_Write_Available => data_out.OUTPUTSELECT
MA_Reg_Write_Available => data_out.OUTPUTSELECT
MA_Reg_Write_Available => data_out.OUTPUTSELECT
MA_Reg_Write_Available => data_out.OUTPUTSELECT
MA_Reg_Write_Available => data_out.OUTPUTSELECT
MA_Reg_Write_Available => data_out.OUTPUTSELECT
MA_Reg_Write_Available => data_out.OUTPUTSELECT
MA_Reg_Write_Available => data_out.OUTPUTSELECT
MA_Reg_Write_Available => data_out.OUTPUTSELECT
MA_Reg_Write_Available => data_out.OUTPUTSELECT
MA_Reg_Write_Available => data_out.OUTPUTSELECT
MA_Reg_Write_Available => data_out.OUTPUTSELECT
MA_Reg_Write_Available => data_out.OUTPUTSELECT
MA_Reg_Write_Available => data_out.OUTPUTSELECT
MA_Reg_Write_Available => data_out.OUTPUTSELECT
MA_Reg_Write_Available => data_out.OUTPUTSELECT
MA_Reg_Write_Available => stall.DATAB
MA_Reg_Data[0] => data_out.DATAB
MA_Reg_Data[1] => data_out.DATAB
MA_Reg_Data[2] => data_out.DATAB
MA_Reg_Data[3] => data_out.DATAB
MA_Reg_Data[4] => data_out.DATAB
MA_Reg_Data[5] => data_out.DATAB
MA_Reg_Data[6] => data_out.DATAB
MA_Reg_Data[7] => data_out.DATAB
MA_Reg_Data[8] => data_out.DATAB
MA_Reg_Data[9] => data_out.DATAB
MA_Reg_Data[10] => data_out.DATAB
MA_Reg_Data[11] => data_out.DATAB
MA_Reg_Data[12] => data_out.DATAB
MA_Reg_Data[13] => data_out.DATAB
MA_Reg_Data[14] => data_out.DATAB
MA_Reg_Data[15] => data_out.DATAB
WB_Reg_Write => process_0.IN1
WB_Reg_Write_Add[0] => Equal2.IN5
WB_Reg_Write_Add[1] => Equal2.IN4
WB_Reg_Write_Add[2] => Equal2.IN3
WB_Reg_Write_Available => data_out.OUTPUTSELECT
WB_Reg_Write_Available => data_out.OUTPUTSELECT
WB_Reg_Write_Available => data_out.OUTPUTSELECT
WB_Reg_Write_Available => data_out.OUTPUTSELECT
WB_Reg_Write_Available => data_out.OUTPUTSELECT
WB_Reg_Write_Available => data_out.OUTPUTSELECT
WB_Reg_Write_Available => data_out.OUTPUTSELECT
WB_Reg_Write_Available => data_out.OUTPUTSELECT
WB_Reg_Write_Available => data_out.OUTPUTSELECT
WB_Reg_Write_Available => data_out.OUTPUTSELECT
WB_Reg_Write_Available => data_out.OUTPUTSELECT
WB_Reg_Write_Available => data_out.OUTPUTSELECT
WB_Reg_Write_Available => data_out.OUTPUTSELECT
WB_Reg_Write_Available => data_out.OUTPUTSELECT
WB_Reg_Write_Available => data_out.OUTPUTSELECT
WB_Reg_Write_Available => data_out.OUTPUTSELECT
WB_Reg_Write_Available => stall.DATAB
WB_Reg_Data[0] => data_out.DATAB
WB_Reg_Data[1] => data_out.DATAB
WB_Reg_Data[2] => data_out.DATAB
WB_Reg_Data[3] => data_out.DATAB
WB_Reg_Data[4] => data_out.DATAB
WB_Reg_Data[5] => data_out.DATAB
WB_Reg_Data[6] => data_out.DATAB
WB_Reg_Data[7] => data_out.DATAB
WB_Reg_Data[8] => data_out.DATAB
WB_Reg_Data[9] => data_out.DATAB
WB_Reg_Data[10] => data_out.DATAB
WB_Reg_Data[11] => data_out.DATAB
WB_Reg_Data[12] => data_out.DATAB
WB_Reg_Data[13] => data_out.DATAB
WB_Reg_Data[14] => data_out.DATAB
WB_Reg_Data[15] => data_out.DATAB
Valid_Bit => process_0.IN1
stall <= stall.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|Pipelined_IITB_RISC|DataHazardRR:DataHazard2
RR_Reg_Read => process_0.IN0
RR_Reg_Read_Add[0] => Equal0.IN2
RR_Reg_Read_Add[0] => Equal1.IN2
RR_Reg_Read_Add[0] => Equal2.IN2
RR_Reg_Read_Add[1] => Equal0.IN1
RR_Reg_Read_Add[1] => Equal1.IN1
RR_Reg_Read_Add[1] => Equal2.IN1
RR_Reg_Read_Add[2] => Equal0.IN0
RR_Reg_Read_Add[2] => Equal1.IN0
RR_Reg_Read_Add[2] => Equal2.IN0
RR_Reg_Data[0] => data_out.DATAA
RR_Reg_Data[1] => data_out.DATAA
RR_Reg_Data[2] => data_out.DATAA
RR_Reg_Data[3] => data_out.DATAA
RR_Reg_Data[4] => data_out.DATAA
RR_Reg_Data[5] => data_out.DATAA
RR_Reg_Data[6] => data_out.DATAA
RR_Reg_Data[7] => data_out.DATAA
RR_Reg_Data[8] => data_out.DATAA
RR_Reg_Data[9] => data_out.DATAA
RR_Reg_Data[10] => data_out.DATAA
RR_Reg_Data[11] => data_out.DATAA
RR_Reg_Data[12] => data_out.DATAA
RR_Reg_Data[13] => data_out.DATAA
RR_Reg_Data[14] => data_out.DATAA
RR_Reg_Data[15] => data_out.DATAA
EX_Reg_Write => process_0.IN1
EX_Reg_Write_Add[0] => Equal0.IN5
EX_Reg_Write_Add[1] => Equal0.IN4
EX_Reg_Write_Add[2] => Equal0.IN3
EX_Reg_Write_Available => data_out.OUTPUTSELECT
EX_Reg_Write_Available => data_out.OUTPUTSELECT
EX_Reg_Write_Available => data_out.OUTPUTSELECT
EX_Reg_Write_Available => data_out.OUTPUTSELECT
EX_Reg_Write_Available => data_out.OUTPUTSELECT
EX_Reg_Write_Available => data_out.OUTPUTSELECT
EX_Reg_Write_Available => data_out.OUTPUTSELECT
EX_Reg_Write_Available => data_out.OUTPUTSELECT
EX_Reg_Write_Available => data_out.OUTPUTSELECT
EX_Reg_Write_Available => data_out.OUTPUTSELECT
EX_Reg_Write_Available => data_out.OUTPUTSELECT
EX_Reg_Write_Available => data_out.OUTPUTSELECT
EX_Reg_Write_Available => data_out.OUTPUTSELECT
EX_Reg_Write_Available => data_out.OUTPUTSELECT
EX_Reg_Write_Available => data_out.OUTPUTSELECT
EX_Reg_Write_Available => data_out.OUTPUTSELECT
EX_Reg_Write_Available => stall.DATAB
EX_Reg_Data[0] => data_out.DATAB
EX_Reg_Data[1] => data_out.DATAB
EX_Reg_Data[2] => data_out.DATAB
EX_Reg_Data[3] => data_out.DATAB
EX_Reg_Data[4] => data_out.DATAB
EX_Reg_Data[5] => data_out.DATAB
EX_Reg_Data[6] => data_out.DATAB
EX_Reg_Data[7] => data_out.DATAB
EX_Reg_Data[8] => data_out.DATAB
EX_Reg_Data[9] => data_out.DATAB
EX_Reg_Data[10] => data_out.DATAB
EX_Reg_Data[11] => data_out.DATAB
EX_Reg_Data[12] => data_out.DATAB
EX_Reg_Data[13] => data_out.DATAB
EX_Reg_Data[14] => data_out.DATAB
EX_Reg_Data[15] => data_out.DATAB
MA_Reg_Write => process_0.IN1
MA_Reg_Write_Add[0] => Equal1.IN5
MA_Reg_Write_Add[1] => Equal1.IN4
MA_Reg_Write_Add[2] => Equal1.IN3
MA_Reg_Write_Available => data_out.OUTPUTSELECT
MA_Reg_Write_Available => data_out.OUTPUTSELECT
MA_Reg_Write_Available => data_out.OUTPUTSELECT
MA_Reg_Write_Available => data_out.OUTPUTSELECT
MA_Reg_Write_Available => data_out.OUTPUTSELECT
MA_Reg_Write_Available => data_out.OUTPUTSELECT
MA_Reg_Write_Available => data_out.OUTPUTSELECT
MA_Reg_Write_Available => data_out.OUTPUTSELECT
MA_Reg_Write_Available => data_out.OUTPUTSELECT
MA_Reg_Write_Available => data_out.OUTPUTSELECT
MA_Reg_Write_Available => data_out.OUTPUTSELECT
MA_Reg_Write_Available => data_out.OUTPUTSELECT
MA_Reg_Write_Available => data_out.OUTPUTSELECT
MA_Reg_Write_Available => data_out.OUTPUTSELECT
MA_Reg_Write_Available => data_out.OUTPUTSELECT
MA_Reg_Write_Available => data_out.OUTPUTSELECT
MA_Reg_Write_Available => stall.DATAB
MA_Reg_Data[0] => data_out.DATAB
MA_Reg_Data[1] => data_out.DATAB
MA_Reg_Data[2] => data_out.DATAB
MA_Reg_Data[3] => data_out.DATAB
MA_Reg_Data[4] => data_out.DATAB
MA_Reg_Data[5] => data_out.DATAB
MA_Reg_Data[6] => data_out.DATAB
MA_Reg_Data[7] => data_out.DATAB
MA_Reg_Data[8] => data_out.DATAB
MA_Reg_Data[9] => data_out.DATAB
MA_Reg_Data[10] => data_out.DATAB
MA_Reg_Data[11] => data_out.DATAB
MA_Reg_Data[12] => data_out.DATAB
MA_Reg_Data[13] => data_out.DATAB
MA_Reg_Data[14] => data_out.DATAB
MA_Reg_Data[15] => data_out.DATAB
WB_Reg_Write => process_0.IN1
WB_Reg_Write_Add[0] => Equal2.IN5
WB_Reg_Write_Add[1] => Equal2.IN4
WB_Reg_Write_Add[2] => Equal2.IN3
WB_Reg_Write_Available => data_out.OUTPUTSELECT
WB_Reg_Write_Available => data_out.OUTPUTSELECT
WB_Reg_Write_Available => data_out.OUTPUTSELECT
WB_Reg_Write_Available => data_out.OUTPUTSELECT
WB_Reg_Write_Available => data_out.OUTPUTSELECT
WB_Reg_Write_Available => data_out.OUTPUTSELECT
WB_Reg_Write_Available => data_out.OUTPUTSELECT
WB_Reg_Write_Available => data_out.OUTPUTSELECT
WB_Reg_Write_Available => data_out.OUTPUTSELECT
WB_Reg_Write_Available => data_out.OUTPUTSELECT
WB_Reg_Write_Available => data_out.OUTPUTSELECT
WB_Reg_Write_Available => data_out.OUTPUTSELECT
WB_Reg_Write_Available => data_out.OUTPUTSELECT
WB_Reg_Write_Available => data_out.OUTPUTSELECT
WB_Reg_Write_Available => data_out.OUTPUTSELECT
WB_Reg_Write_Available => data_out.OUTPUTSELECT
WB_Reg_Write_Available => stall.DATAB
WB_Reg_Data[0] => data_out.DATAB
WB_Reg_Data[1] => data_out.DATAB
WB_Reg_Data[2] => data_out.DATAB
WB_Reg_Data[3] => data_out.DATAB
WB_Reg_Data[4] => data_out.DATAB
WB_Reg_Data[5] => data_out.DATAB
WB_Reg_Data[6] => data_out.DATAB
WB_Reg_Data[7] => data_out.DATAB
WB_Reg_Data[8] => data_out.DATAB
WB_Reg_Data[9] => data_out.DATAB
WB_Reg_Data[10] => data_out.DATAB
WB_Reg_Data[11] => data_out.DATAB
WB_Reg_Data[12] => data_out.DATAB
WB_Reg_Data[13] => data_out.DATAB
WB_Reg_Data[14] => data_out.DATAB
WB_Reg_Data[15] => data_out.DATAB
Valid_Bit => process_0.IN1
stall <= stall.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|Pipelined_IITB_RISC|ZeroHazardRR:ZeroHazard1
RR_Need_Z => process_0.IN0
RR_Z_data => Z_out.DATAA
EX_Mod_Z => stall.OUTPUTSELECT
EX_Mod_Z => Z_out.OUTPUTSELECT
EX_Z_available => Z_out.OUTPUTSELECT
EX_Z_available => stall.DATAB
EX_Z_Data => Z_out.DATAB
MA_Mod_Z => stall.OUTPUTSELECT
MA_Mod_Z => Z_out.OUTPUTSELECT
MA_Z_available => Z_out.OUTPUTSELECT
MA_Z_available => stall.DATAB
MA_Z_Data => Z_out.DATAB
WB_Mod_Z => stall.OUTPUTSELECT
WB_Mod_Z => Z_out.OUTPUTSELECT
WB_Z_available => Z_out.OUTPUTSELECT
WB_Z_available => stall.DATAB
WB_Z_Data => Z_out.DATAB
Valid_Bit => process_0.IN1
stall <= stall.DB_MAX_OUTPUT_PORT_TYPE
Z_out <= Z_out.DB_MAX_OUTPUT_PORT_TYPE


|Pipelined_IITB_RISC|GetCarry:GetC
RR_gives_C => C_out.OUTPUTSELECT
RR_C => C_out.DATAB
EX_gives_C => C_out.OUTPUTSELECT
EX_C => C_out.DATAB
MA_gives_C => C_out.OUTPUTSELECT
MA_C => C_out.DATAB
WB_gives_C => C_out.OUTPUTSELECT
WB_C => C_out.DATAB
RR_valid_bit => C_out.OUTPUTSELECT
C_out <= C_out.DB_MAX_OUTPUT_PORT_TYPE


|Pipelined_IITB_RISC|DataSelector:DataMux
opcode[0] => Mux0.IN12
opcode[0] => Mux1.IN12
opcode[0] => Mux2.IN12
opcode[0] => Mux3.IN12
opcode[0] => Mux4.IN12
opcode[0] => Mux5.IN12
opcode[0] => Mux6.IN12
opcode[0] => Mux7.IN12
opcode[0] => Mux8.IN12
opcode[0] => Mux9.IN12
opcode[0] => Mux10.IN12
opcode[0] => Mux11.IN12
opcode[0] => Mux12.IN12
opcode[0] => Mux13.IN12
opcode[0] => Mux14.IN12
opcode[0] => Mux15.IN12
opcode[0] => Mux16.IN11
opcode[0] => Mux17.IN11
opcode[0] => Mux18.IN11
opcode[0] => Mux19.IN11
opcode[0] => Mux20.IN11
opcode[0] => Mux21.IN11
opcode[0] => Mux22.IN11
opcode[0] => Mux23.IN11
opcode[0] => Mux24.IN11
opcode[0] => Mux25.IN11
opcode[0] => Mux26.IN11
opcode[0] => Mux27.IN11
opcode[0] => Mux28.IN11
opcode[0] => Mux29.IN11
opcode[0] => Mux30.IN11
opcode[0] => Mux31.IN11
opcode[0] => Mux32.IN15
opcode[0] => Mux33.IN15
opcode[0] => Mux34.IN15
opcode[0] => Mux35.IN15
opcode[0] => Mux36.IN15
opcode[0] => Mux37.IN15
opcode[0] => Mux38.IN15
opcode[0] => Mux39.IN15
opcode[0] => Mux40.IN15
opcode[0] => Mux41.IN15
opcode[0] => Mux42.IN15
opcode[0] => Mux43.IN15
opcode[0] => Mux44.IN15
opcode[0] => Mux45.IN15
opcode[0] => Mux46.IN15
opcode[0] => Mux47.IN15
opcode[1] => Mux0.IN11
opcode[1] => Mux1.IN11
opcode[1] => Mux2.IN11
opcode[1] => Mux3.IN11
opcode[1] => Mux4.IN11
opcode[1] => Mux5.IN11
opcode[1] => Mux6.IN11
opcode[1] => Mux7.IN11
opcode[1] => Mux8.IN11
opcode[1] => Mux9.IN11
opcode[1] => Mux10.IN11
opcode[1] => Mux11.IN11
opcode[1] => Mux12.IN11
opcode[1] => Mux13.IN11
opcode[1] => Mux14.IN11
opcode[1] => Mux15.IN11
opcode[1] => Mux16.IN10
opcode[1] => Mux17.IN10
opcode[1] => Mux18.IN10
opcode[1] => Mux19.IN10
opcode[1] => Mux20.IN10
opcode[1] => Mux21.IN10
opcode[1] => Mux22.IN10
opcode[1] => Mux23.IN10
opcode[1] => Mux24.IN10
opcode[1] => Mux25.IN10
opcode[1] => Mux26.IN10
opcode[1] => Mux27.IN10
opcode[1] => Mux28.IN10
opcode[1] => Mux29.IN10
opcode[1] => Mux30.IN10
opcode[1] => Mux31.IN10
opcode[1] => Mux32.IN14
opcode[1] => Mux33.IN14
opcode[1] => Mux34.IN14
opcode[1] => Mux35.IN14
opcode[1] => Mux36.IN14
opcode[1] => Mux37.IN14
opcode[1] => Mux38.IN14
opcode[1] => Mux39.IN14
opcode[1] => Mux40.IN14
opcode[1] => Mux41.IN14
opcode[1] => Mux42.IN14
opcode[1] => Mux43.IN14
opcode[1] => Mux44.IN14
opcode[1] => Mux45.IN14
opcode[1] => Mux46.IN14
opcode[1] => Mux47.IN14
opcode[2] => Mux0.IN10
opcode[2] => Mux1.IN10
opcode[2] => Mux2.IN10
opcode[2] => Mux3.IN10
opcode[2] => Mux4.IN10
opcode[2] => Mux5.IN10
opcode[2] => Mux6.IN10
opcode[2] => Mux7.IN10
opcode[2] => Mux8.IN10
opcode[2] => Mux9.IN10
opcode[2] => Mux10.IN10
opcode[2] => Mux11.IN10
opcode[2] => Mux12.IN10
opcode[2] => Mux13.IN10
opcode[2] => Mux14.IN10
opcode[2] => Mux15.IN10
opcode[2] => Mux16.IN9
opcode[2] => Mux17.IN9
opcode[2] => Mux18.IN9
opcode[2] => Mux19.IN9
opcode[2] => Mux20.IN9
opcode[2] => Mux21.IN9
opcode[2] => Mux22.IN9
opcode[2] => Mux23.IN9
opcode[2] => Mux24.IN9
opcode[2] => Mux25.IN9
opcode[2] => Mux26.IN9
opcode[2] => Mux27.IN9
opcode[2] => Mux28.IN9
opcode[2] => Mux29.IN9
opcode[2] => Mux30.IN9
opcode[2] => Mux31.IN9
opcode[2] => Mux32.IN13
opcode[2] => Mux33.IN13
opcode[2] => Mux34.IN13
opcode[2] => Mux35.IN13
opcode[2] => Mux36.IN13
opcode[2] => Mux37.IN13
opcode[2] => Mux38.IN13
opcode[2] => Mux39.IN13
opcode[2] => Mux40.IN13
opcode[2] => Mux41.IN13
opcode[2] => Mux42.IN13
opcode[2] => Mux43.IN13
opcode[2] => Mux44.IN13
opcode[2] => Mux45.IN13
opcode[2] => Mux46.IN13
opcode[2] => Mux47.IN13
opcode[3] => Mux0.IN9
opcode[3] => Mux1.IN9
opcode[3] => Mux2.IN9
opcode[3] => Mux3.IN9
opcode[3] => Mux4.IN9
opcode[3] => Mux5.IN9
opcode[3] => Mux6.IN9
opcode[3] => Mux7.IN9
opcode[3] => Mux8.IN9
opcode[3] => Mux9.IN9
opcode[3] => Mux10.IN9
opcode[3] => Mux11.IN9
opcode[3] => Mux12.IN9
opcode[3] => Mux13.IN9
opcode[3] => Mux14.IN9
opcode[3] => Mux15.IN9
opcode[3] => Mux16.IN8
opcode[3] => Mux17.IN8
opcode[3] => Mux18.IN8
opcode[3] => Mux19.IN8
opcode[3] => Mux20.IN8
opcode[3] => Mux21.IN8
opcode[3] => Mux22.IN8
opcode[3] => Mux23.IN8
opcode[3] => Mux24.IN8
opcode[3] => Mux25.IN8
opcode[3] => Mux26.IN8
opcode[3] => Mux27.IN8
opcode[3] => Mux28.IN8
opcode[3] => Mux29.IN8
opcode[3] => Mux30.IN8
opcode[3] => Mux31.IN8
opcode[3] => Mux32.IN12
opcode[3] => Mux33.IN12
opcode[3] => Mux34.IN12
opcode[3] => Mux35.IN12
opcode[3] => Mux36.IN12
opcode[3] => Mux37.IN12
opcode[3] => Mux38.IN12
opcode[3] => Mux39.IN12
opcode[3] => Mux40.IN12
opcode[3] => Mux41.IN12
opcode[3] => Mux42.IN12
opcode[3] => Mux43.IN12
opcode[3] => Mux44.IN12
opcode[3] => Mux45.IN12
opcode[3] => Mux46.IN12
opcode[3] => Mux47.IN12
Reg_Data_1[0] => op_data_3.IN0
Reg_Data_1[0] => Mux15.IN13
Reg_Data_1[0] => Mux15.IN14
Reg_Data_1[0] => Mux15.IN15
Reg_Data_1[0] => Mux47.IN16
Reg_Data_1[1] => op_data_3.IN0
Reg_Data_1[1] => Mux14.IN13
Reg_Data_1[1] => Mux14.IN14
Reg_Data_1[1] => Mux14.IN15
Reg_Data_1[1] => Mux46.IN16
Reg_Data_1[2] => op_data_3.IN0
Reg_Data_1[2] => Mux13.IN13
Reg_Data_1[2] => Mux13.IN14
Reg_Data_1[2] => Mux13.IN15
Reg_Data_1[2] => Mux45.IN16
Reg_Data_1[3] => op_data_3.IN0
Reg_Data_1[3] => Mux12.IN13
Reg_Data_1[3] => Mux12.IN14
Reg_Data_1[3] => Mux12.IN15
Reg_Data_1[3] => Mux44.IN16
Reg_Data_1[4] => op_data_3.IN0
Reg_Data_1[4] => Mux11.IN13
Reg_Data_1[4] => Mux11.IN14
Reg_Data_1[4] => Mux11.IN15
Reg_Data_1[4] => Mux43.IN16
Reg_Data_1[5] => op_data_3.IN0
Reg_Data_1[5] => Mux10.IN13
Reg_Data_1[5] => Mux10.IN14
Reg_Data_1[5] => Mux10.IN15
Reg_Data_1[5] => Mux42.IN16
Reg_Data_1[6] => op_data_3.IN0
Reg_Data_1[6] => Mux9.IN13
Reg_Data_1[6] => Mux9.IN14
Reg_Data_1[6] => Mux9.IN15
Reg_Data_1[6] => Mux41.IN16
Reg_Data_1[7] => op_data_3.IN0
Reg_Data_1[7] => Mux8.IN13
Reg_Data_1[7] => Mux8.IN14
Reg_Data_1[7] => Mux8.IN15
Reg_Data_1[7] => Mux40.IN16
Reg_Data_1[8] => op_data_3.IN0
Reg_Data_1[8] => Mux7.IN13
Reg_Data_1[8] => Mux7.IN14
Reg_Data_1[8] => Mux7.IN15
Reg_Data_1[8] => Mux39.IN16
Reg_Data_1[9] => op_data_3.IN0
Reg_Data_1[9] => Mux6.IN13
Reg_Data_1[9] => Mux6.IN14
Reg_Data_1[9] => Mux6.IN15
Reg_Data_1[9] => Mux38.IN16
Reg_Data_1[10] => op_data_3.IN0
Reg_Data_1[10] => Mux5.IN13
Reg_Data_1[10] => Mux5.IN14
Reg_Data_1[10] => Mux5.IN15
Reg_Data_1[10] => Mux37.IN16
Reg_Data_1[11] => op_data_3.IN0
Reg_Data_1[11] => Mux4.IN13
Reg_Data_1[11] => Mux4.IN14
Reg_Data_1[11] => Mux4.IN15
Reg_Data_1[11] => Mux36.IN16
Reg_Data_1[12] => op_data_3.IN0
Reg_Data_1[12] => Mux3.IN13
Reg_Data_1[12] => Mux3.IN14
Reg_Data_1[12] => Mux3.IN15
Reg_Data_1[12] => Mux35.IN16
Reg_Data_1[13] => op_data_3.IN0
Reg_Data_1[13] => Mux2.IN13
Reg_Data_1[13] => Mux2.IN14
Reg_Data_1[13] => Mux2.IN15
Reg_Data_1[13] => Mux34.IN16
Reg_Data_1[14] => op_data_3.IN0
Reg_Data_1[14] => Mux1.IN13
Reg_Data_1[14] => Mux1.IN14
Reg_Data_1[14] => Mux1.IN15
Reg_Data_1[14] => Mux33.IN16
Reg_Data_1[15] => op_data_3.IN0
Reg_Data_1[15] => Mux0.IN13
Reg_Data_1[15] => Mux0.IN14
Reg_Data_1[15] => Mux0.IN15
Reg_Data_1[15] => Mux32.IN16
Reg_Data_2[0] => op_data_3.IN1
Reg_Data_2[0] => Mux31.IN12
Reg_Data_2[0] => Mux31.IN13
Reg_Data_2[0] => Mux31.IN14
Reg_Data_2[0] => Mux31.IN15
Reg_Data_2[0] => Mux31.IN16
Reg_Data_2[1] => op_data_3.IN1
Reg_Data_2[1] => Mux30.IN12
Reg_Data_2[1] => Mux30.IN13
Reg_Data_2[1] => Mux30.IN14
Reg_Data_2[1] => Mux30.IN15
Reg_Data_2[1] => Mux30.IN16
Reg_Data_2[2] => op_data_3.IN1
Reg_Data_2[2] => Mux29.IN12
Reg_Data_2[2] => Mux29.IN13
Reg_Data_2[2] => Mux29.IN14
Reg_Data_2[2] => Mux29.IN15
Reg_Data_2[2] => Mux29.IN16
Reg_Data_2[3] => op_data_3.IN1
Reg_Data_2[3] => Mux28.IN12
Reg_Data_2[3] => Mux28.IN13
Reg_Data_2[3] => Mux28.IN14
Reg_Data_2[3] => Mux28.IN15
Reg_Data_2[3] => Mux28.IN16
Reg_Data_2[4] => op_data_3.IN1
Reg_Data_2[4] => Mux27.IN12
Reg_Data_2[4] => Mux27.IN13
Reg_Data_2[4] => Mux27.IN14
Reg_Data_2[4] => Mux27.IN15
Reg_Data_2[4] => Mux27.IN16
Reg_Data_2[5] => op_data_3.IN1
Reg_Data_2[5] => Mux26.IN12
Reg_Data_2[5] => Mux26.IN13
Reg_Data_2[5] => Mux26.IN14
Reg_Data_2[5] => Mux26.IN15
Reg_Data_2[5] => Mux26.IN16
Reg_Data_2[6] => op_data_3.IN1
Reg_Data_2[6] => Mux25.IN12
Reg_Data_2[6] => Mux25.IN13
Reg_Data_2[6] => Mux25.IN14
Reg_Data_2[6] => Mux25.IN15
Reg_Data_2[6] => Mux25.IN16
Reg_Data_2[7] => op_data_3.IN1
Reg_Data_2[7] => Mux24.IN12
Reg_Data_2[7] => Mux24.IN13
Reg_Data_2[7] => Mux24.IN14
Reg_Data_2[7] => Mux24.IN15
Reg_Data_2[7] => Mux24.IN16
Reg_Data_2[8] => op_data_3.IN1
Reg_Data_2[8] => Mux23.IN12
Reg_Data_2[8] => Mux23.IN13
Reg_Data_2[8] => Mux23.IN14
Reg_Data_2[8] => Mux23.IN15
Reg_Data_2[8] => Mux23.IN16
Reg_Data_2[9] => op_data_3.IN1
Reg_Data_2[9] => Mux22.IN12
Reg_Data_2[9] => Mux22.IN13
Reg_Data_2[9] => Mux22.IN14
Reg_Data_2[9] => Mux22.IN15
Reg_Data_2[9] => Mux22.IN16
Reg_Data_2[10] => op_data_3.IN1
Reg_Data_2[10] => Mux21.IN12
Reg_Data_2[10] => Mux21.IN13
Reg_Data_2[10] => Mux21.IN14
Reg_Data_2[10] => Mux21.IN15
Reg_Data_2[10] => Mux21.IN16
Reg_Data_2[11] => op_data_3.IN1
Reg_Data_2[11] => Mux20.IN12
Reg_Data_2[11] => Mux20.IN13
Reg_Data_2[11] => Mux20.IN14
Reg_Data_2[11] => Mux20.IN15
Reg_Data_2[11] => Mux20.IN16
Reg_Data_2[12] => op_data_3.IN1
Reg_Data_2[12] => Mux19.IN12
Reg_Data_2[12] => Mux19.IN13
Reg_Data_2[12] => Mux19.IN14
Reg_Data_2[12] => Mux19.IN15
Reg_Data_2[12] => Mux19.IN16
Reg_Data_2[13] => op_data_3.IN1
Reg_Data_2[13] => Mux18.IN12
Reg_Data_2[13] => Mux18.IN13
Reg_Data_2[13] => Mux18.IN14
Reg_Data_2[13] => Mux18.IN15
Reg_Data_2[13] => Mux18.IN16
Reg_Data_2[14] => op_data_3.IN1
Reg_Data_2[14] => Mux17.IN12
Reg_Data_2[14] => Mux17.IN13
Reg_Data_2[14] => Mux17.IN14
Reg_Data_2[14] => Mux17.IN15
Reg_Data_2[14] => Mux17.IN16
Reg_Data_2[15] => op_data_3.IN1
Reg_Data_2[15] => Mux16.IN12
Reg_Data_2[15] => Mux16.IN13
Reg_Data_2[15] => Mux16.IN14
Reg_Data_2[15] => Mux16.IN15
Reg_Data_2[15] => Mux16.IN16
se6[0] => Mux15.IN16
se6[0] => Mux15.IN17
se6[0] => Mux31.IN17
se6[0] => Mux31.IN18
se6[1] => Mux14.IN16
se6[1] => Mux14.IN17
se6[1] => Mux30.IN17
se6[1] => Mux30.IN18
se6[2] => Mux13.IN16
se6[2] => Mux13.IN17
se6[2] => Mux29.IN17
se6[2] => Mux29.IN18
se6[3] => Mux12.IN16
se6[3] => Mux12.IN17
se6[3] => Mux28.IN17
se6[3] => Mux28.IN18
se6[4] => Mux11.IN16
se6[4] => Mux11.IN17
se6[4] => Mux27.IN17
se6[4] => Mux27.IN18
se6[5] => Mux10.IN16
se6[5] => Mux10.IN17
se6[5] => Mux26.IN17
se6[5] => Mux26.IN18
se6[6] => Mux9.IN16
se6[6] => Mux9.IN17
se6[6] => Mux25.IN17
se6[6] => Mux25.IN18
se6[7] => Mux8.IN16
se6[7] => Mux8.IN17
se6[7] => Mux24.IN17
se6[7] => Mux24.IN18
se6[8] => Mux7.IN16
se6[8] => Mux7.IN17
se6[8] => Mux23.IN17
se6[8] => Mux23.IN18
se6[9] => Mux6.IN16
se6[9] => Mux6.IN17
se6[9] => Mux22.IN17
se6[9] => Mux22.IN18
se6[10] => Mux5.IN16
se6[10] => Mux5.IN17
se6[10] => Mux21.IN17
se6[10] => Mux21.IN18
se6[11] => Mux4.IN16
se6[11] => Mux4.IN17
se6[11] => Mux20.IN17
se6[11] => Mux20.IN18
se6[12] => Mux3.IN16
se6[12] => Mux3.IN17
se6[12] => Mux19.IN17
se6[12] => Mux19.IN18
se6[13] => Mux2.IN16
se6[13] => Mux2.IN17
se6[13] => Mux18.IN17
se6[13] => Mux18.IN18
se6[14] => Mux1.IN16
se6[14] => Mux1.IN17
se6[14] => Mux17.IN17
se6[14] => Mux17.IN18
se6[15] => Mux0.IN16
se6[15] => Mux0.IN17
se6[15] => Mux16.IN17
se6[15] => Mux16.IN18
se9spl[0] => Mux47.IN17
se9spl[1] => Mux46.IN17
se9spl[2] => Mux45.IN17
se9spl[3] => Mux44.IN17
se9spl[4] => Mux43.IN17
se9spl[5] => Mux42.IN17
se9spl[6] => Mux41.IN17
se9spl[7] => Mux40.IN17
se9spl[8] => Mux39.IN17
se9spl[9] => Mux38.IN17
se9spl[10] => Mux37.IN17
se9spl[11] => Mux36.IN17
se9spl[12] => Mux35.IN17
se9spl[13] => Mux34.IN17
se9spl[14] => Mux33.IN17
se9spl[15] => Mux32.IN17
pc[0] => Mux15.IN18
pc[0] => Mux15.IN19
pc[0] => Mux47.IN18
pc[0] => Mux47.IN19
pc[1] => Mux14.IN18
pc[1] => Mux14.IN19
pc[1] => Mux46.IN18
pc[1] => Mux46.IN19
pc[2] => Mux13.IN18
pc[2] => Mux13.IN19
pc[2] => Mux45.IN18
pc[2] => Mux45.IN19
pc[3] => Mux12.IN18
pc[3] => Mux12.IN19
pc[3] => Mux44.IN18
pc[3] => Mux44.IN19
pc[4] => Mux11.IN18
pc[4] => Mux11.IN19
pc[4] => Mux43.IN18
pc[4] => Mux43.IN19
pc[5] => Mux10.IN18
pc[5] => Mux10.IN19
pc[5] => Mux42.IN18
pc[5] => Mux42.IN19
pc[6] => Mux9.IN18
pc[6] => Mux9.IN19
pc[6] => Mux41.IN18
pc[6] => Mux41.IN19
pc[7] => Mux8.IN18
pc[7] => Mux8.IN19
pc[7] => Mux40.IN18
pc[7] => Mux40.IN19
pc[8] => Mux7.IN18
pc[8] => Mux7.IN19
pc[8] => Mux39.IN18
pc[8] => Mux39.IN19
pc[9] => Mux6.IN18
pc[9] => Mux6.IN19
pc[9] => Mux38.IN18
pc[9] => Mux38.IN19
pc[10] => Mux5.IN18
pc[10] => Mux5.IN19
pc[10] => Mux37.IN18
pc[10] => Mux37.IN19
pc[11] => Mux4.IN18
pc[11] => Mux4.IN19
pc[11] => Mux36.IN18
pc[11] => Mux36.IN19
pc[12] => Mux3.IN18
pc[12] => Mux3.IN19
pc[12] => Mux35.IN18
pc[12] => Mux35.IN19
pc[13] => Mux2.IN18
pc[13] => Mux2.IN19
pc[13] => Mux34.IN18
pc[13] => Mux34.IN19
pc[14] => Mux1.IN18
pc[14] => Mux1.IN19
pc[14] => Mux33.IN18
pc[14] => Mux33.IN19
pc[15] => Mux0.IN18
pc[15] => Mux0.IN19
pc[15] => Mux32.IN18
pc[15] => Mux32.IN19
se9[0] => Mux31.IN19
se9[1] => Mux30.IN19
se9[2] => Mux29.IN19
se9[3] => Mux28.IN19
se9[4] => Mux27.IN19
se9[5] => Mux26.IN19
se9[6] => Mux25.IN19
se9[7] => Mux24.IN19
se9[8] => Mux23.IN19
se9[9] => Mux22.IN19
se9[10] => Mux21.IN19
se9[11] => Mux20.IN19
se9[12] => Mux19.IN19
se9[13] => Mux18.IN19
se9[14] => Mux17.IN19
se9[15] => Mux16.IN19
op_data_1[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
op_data_1[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
op_data_1[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
op_data_1[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
op_data_1[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
op_data_1[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
op_data_1[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
op_data_1[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
op_data_1[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
op_data_1[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
op_data_1[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
op_data_1[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
op_data_1[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
op_data_1[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
op_data_1[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
op_data_1[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
op_data_2[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
op_data_2[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
op_data_2[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
op_data_2[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
op_data_2[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
op_data_2[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
op_data_2[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
op_data_2[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
op_data_2[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
op_data_2[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
op_data_2[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
op_data_2[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
op_data_2[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
op_data_2[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
op_data_2[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
op_data_2[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
op_data_3[0] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
op_data_3[1] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
op_data_3[2] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
op_data_3[3] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
op_data_3[4] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
op_data_3[5] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
op_data_3[6] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
op_data_3[7] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
op_data_3[8] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
op_data_3[9] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
op_data_3[10] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
op_data_3[11] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
op_data_3[12] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
op_data_3[13] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
op_data_3[14] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
op_data_3[15] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE


|Pipelined_IITB_RISC|oneBitRegister:Interface3_0
d => q~reg0.DATAIN
ld => q~reg0.ENA
clr => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pipelined_IITB_RISC|threeBitRegister:Interface3_1
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
ld => q[2]~reg0.ENA
ld => q[1]~reg0.ENA
ld => q[0]~reg0.ENA
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pipelined_IITB_RISC|oneBitRegister:Interface3_3
d => q~reg0.DATAIN
ld => q~reg0.ENA
clr => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pipelined_IITB_RISC|oneBitRegister:Interface3_5
d => q~reg0.DATAIN
ld => q~reg0.ENA
clr => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pipelined_IITB_RISC|sixteenBitRegister:Interface3_6
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
ld => q[15]~reg0.ENA
ld => q[14]~reg0.ENA
ld => q[13]~reg0.ENA
ld => q[12]~reg0.ENA
ld => q[11]~reg0.ENA
ld => q[10]~reg0.ENA
ld => q[9]~reg0.ENA
ld => q[8]~reg0.ENA
ld => q[7]~reg0.ENA
ld => q[6]~reg0.ENA
ld => q[5]~reg0.ENA
ld => q[4]~reg0.ENA
ld => q[3]~reg0.ENA
ld => q[2]~reg0.ENA
ld => q[1]~reg0.ENA
ld => q[0]~reg0.ENA
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clr => q[3]~reg0.ACLR
clr => q[4]~reg0.ACLR
clr => q[5]~reg0.ACLR
clr => q[6]~reg0.ACLR
clr => q[7]~reg0.ACLR
clr => q[8]~reg0.ACLR
clr => q[9]~reg0.ACLR
clr => q[10]~reg0.ACLR
clr => q[11]~reg0.ACLR
clr => q[12]~reg0.ACLR
clr => q[13]~reg0.ACLR
clr => q[14]~reg0.ACLR
clr => q[15]~reg0.ACLR
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pipelined_IITB_RISC|conditionalsixteenBitRegister:Interface3_7
d[0] => q.DATAB
d[1] => q.DATAB
d[2] => q.DATAB
d[3] => q.DATAB
d[4] => q.DATAB
d[5] => q.DATAB
d[6] => q.DATAB
d[7] => q.DATAB
d[8] => q.DATAB
d[9] => q.DATAB
d[10] => q.DATAB
d[11] => q.DATAB
d[12] => q.DATAB
d[13] => q.DATAB
d[14] => q.DATAB
d[15] => q.DATAB
e[0] => q.DATAB
e[1] => q.DATAB
e[2] => q.DATAB
e[3] => q.DATAB
e[4] => q.DATAB
e[5] => q.DATAB
e[6] => q.DATAB
e[7] => q.DATAB
e[8] => q.DATAB
e[9] => q.DATAB
e[10] => q.DATAB
e[11] => q.DATAB
e[12] => q.DATAB
e[13] => q.DATAB
e[14] => q.DATAB
e[15] => q.DATAB
ld1 => q.OUTPUTSELECT
ld1 => q.OUTPUTSELECT
ld1 => q.OUTPUTSELECT
ld1 => q.OUTPUTSELECT
ld1 => q.OUTPUTSELECT
ld1 => q.OUTPUTSELECT
ld1 => q.OUTPUTSELECT
ld1 => q.OUTPUTSELECT
ld1 => q.OUTPUTSELECT
ld1 => q.OUTPUTSELECT
ld1 => q.OUTPUTSELECT
ld1 => q.OUTPUTSELECT
ld1 => q.OUTPUTSELECT
ld1 => q.OUTPUTSELECT
ld1 => q.OUTPUTSELECT
ld1 => q.OUTPUTSELECT
ld2 => q.OUTPUTSELECT
ld2 => q.OUTPUTSELECT
ld2 => q.OUTPUTSELECT
ld2 => q.OUTPUTSELECT
ld2 => q.OUTPUTSELECT
ld2 => q.OUTPUTSELECT
ld2 => q.OUTPUTSELECT
ld2 => q.OUTPUTSELECT
ld2 => q.OUTPUTSELECT
ld2 => q.OUTPUTSELECT
ld2 => q.OUTPUTSELECT
ld2 => q.OUTPUTSELECT
ld2 => q.OUTPUTSELECT
ld2 => q.OUTPUTSELECT
ld2 => q.OUTPUTSELECT
ld2 => q.OUTPUTSELECT
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clr => q[3]~reg0.ACLR
clr => q[4]~reg0.ACLR
clr => q[5]~reg0.ACLR
clr => q[6]~reg0.ACLR
clr => q[7]~reg0.ACLR
clr => q[8]~reg0.ACLR
clr => q[9]~reg0.ACLR
clr => q[10]~reg0.ACLR
clr => q[11]~reg0.ACLR
clr => q[12]~reg0.ACLR
clr => q[13]~reg0.ACLR
clr => q[14]~reg0.ACLR
clr => q[15]~reg0.ACLR
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pipelined_IITB_RISC|sixteenBitRegister:Interface3_8
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
ld => q[15]~reg0.ENA
ld => q[14]~reg0.ENA
ld => q[13]~reg0.ENA
ld => q[12]~reg0.ENA
ld => q[11]~reg0.ENA
ld => q[10]~reg0.ENA
ld => q[9]~reg0.ENA
ld => q[8]~reg0.ENA
ld => q[7]~reg0.ENA
ld => q[6]~reg0.ENA
ld => q[5]~reg0.ENA
ld => q[4]~reg0.ENA
ld => q[3]~reg0.ENA
ld => q[2]~reg0.ENA
ld => q[1]~reg0.ENA
ld => q[0]~reg0.ENA
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clr => q[3]~reg0.ACLR
clr => q[4]~reg0.ACLR
clr => q[5]~reg0.ACLR
clr => q[6]~reg0.ACLR
clr => q[7]~reg0.ACLR
clr => q[8]~reg0.ACLR
clr => q[9]~reg0.ACLR
clr => q[10]~reg0.ACLR
clr => q[11]~reg0.ACLR
clr => q[12]~reg0.ACLR
clr => q[13]~reg0.ACLR
clr => q[14]~reg0.ACLR
clr => q[15]~reg0.ACLR
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pipelined_IITB_RISC|sixteenBitRegister:Interface3_9
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
ld => q[15]~reg0.ENA
ld => q[14]~reg0.ENA
ld => q[13]~reg0.ENA
ld => q[12]~reg0.ENA
ld => q[11]~reg0.ENA
ld => q[10]~reg0.ENA
ld => q[9]~reg0.ENA
ld => q[8]~reg0.ENA
ld => q[7]~reg0.ENA
ld => q[6]~reg0.ENA
ld => q[5]~reg0.ENA
ld => q[4]~reg0.ENA
ld => q[3]~reg0.ENA
ld => q[2]~reg0.ENA
ld => q[1]~reg0.ENA
ld => q[0]~reg0.ENA
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clr => q[3]~reg0.ACLR
clr => q[4]~reg0.ACLR
clr => q[5]~reg0.ACLR
clr => q[6]~reg0.ACLR
clr => q[7]~reg0.ACLR
clr => q[8]~reg0.ACLR
clr => q[9]~reg0.ACLR
clr => q[10]~reg0.ACLR
clr => q[11]~reg0.ACLR
clr => q[12]~reg0.ACLR
clr => q[13]~reg0.ACLR
clr => q[14]~reg0.ACLR
clr => q[15]~reg0.ACLR
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pipelined_IITB_RISC|sixteenBitRegister:Interface3_10
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
ld => q[15]~reg0.ENA
ld => q[14]~reg0.ENA
ld => q[13]~reg0.ENA
ld => q[12]~reg0.ENA
ld => q[11]~reg0.ENA
ld => q[10]~reg0.ENA
ld => q[9]~reg0.ENA
ld => q[8]~reg0.ENA
ld => q[7]~reg0.ENA
ld => q[6]~reg0.ENA
ld => q[5]~reg0.ENA
ld => q[4]~reg0.ENA
ld => q[3]~reg0.ENA
ld => q[2]~reg0.ENA
ld => q[1]~reg0.ENA
ld => q[0]~reg0.ENA
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clr => q[3]~reg0.ACLR
clr => q[4]~reg0.ACLR
clr => q[5]~reg0.ACLR
clr => q[6]~reg0.ACLR
clr => q[7]~reg0.ACLR
clr => q[8]~reg0.ACLR
clr => q[9]~reg0.ACLR
clr => q[10]~reg0.ACLR
clr => q[11]~reg0.ACLR
clr => q[12]~reg0.ACLR
clr => q[13]~reg0.ACLR
clr => q[14]~reg0.ACLR
clr => q[15]~reg0.ACLR
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pipelined_IITB_RISC|oneBitRegister:Interface3_11
d => q~reg0.DATAIN
ld => q~reg0.ENA
clr => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pipelined_IITB_RISC|oneBitRegister:Interface3_12
d => q~reg0.DATAIN
ld => q~reg0.ENA
clr => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pipelined_IITB_RISC|oneBitRegister:Interface3_13
d => q~reg0.DATAIN
ld => q~reg0.ENA
clr => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pipelined_IITB_RISC|ALU:ALUBlock
opcode[0] => Mux0.IN19
opcode[0] => Mux1.IN19
opcode[0] => Mux2.IN19
opcode[0] => Mux3.IN19
opcode[0] => Mux4.IN19
opcode[0] => Mux5.IN19
opcode[0] => Mux6.IN19
opcode[0] => Mux7.IN19
opcode[0] => Mux8.IN19
opcode[0] => Mux9.IN19
opcode[0] => Mux10.IN19
opcode[0] => Mux11.IN19
opcode[0] => Mux12.IN19
opcode[0] => Mux13.IN19
opcode[0] => Mux14.IN19
opcode[0] => Mux15.IN19
opcode[0] => Mux16.IN19
opcode[0] => Mux17.IN19
opcode[1] => Mux0.IN18
opcode[1] => Mux1.IN18
opcode[1] => Mux2.IN18
opcode[1] => Mux3.IN18
opcode[1] => Mux4.IN18
opcode[1] => Mux5.IN18
opcode[1] => Mux6.IN18
opcode[1] => Mux7.IN18
opcode[1] => Mux8.IN18
opcode[1] => Mux9.IN18
opcode[1] => Mux10.IN18
opcode[1] => Mux11.IN18
opcode[1] => Mux12.IN18
opcode[1] => Mux13.IN18
opcode[1] => Mux14.IN18
opcode[1] => Mux15.IN18
opcode[1] => Mux16.IN18
opcode[1] => Mux17.IN18
opcode[2] => Mux0.IN17
opcode[2] => Mux1.IN17
opcode[2] => Mux2.IN17
opcode[2] => Mux3.IN17
opcode[2] => Mux4.IN17
opcode[2] => Mux5.IN17
opcode[2] => Mux6.IN17
opcode[2] => Mux7.IN17
opcode[2] => Mux8.IN17
opcode[2] => Mux9.IN17
opcode[2] => Mux10.IN17
opcode[2] => Mux11.IN17
opcode[2] => Mux12.IN17
opcode[2] => Mux13.IN17
opcode[2] => Mux14.IN17
opcode[2] => Mux15.IN17
opcode[2] => Mux16.IN17
opcode[2] => Mux17.IN17
opcode[3] => Mux0.IN16
opcode[3] => Mux1.IN16
opcode[3] => Mux2.IN16
opcode[3] => Mux3.IN16
opcode[3] => Mux4.IN16
opcode[3] => Mux5.IN16
opcode[3] => Mux6.IN16
opcode[3] => Mux7.IN16
opcode[3] => Mux8.IN16
opcode[3] => Mux9.IN16
opcode[3] => Mux10.IN16
opcode[3] => Mux11.IN16
opcode[3] => Mux12.IN16
opcode[3] => Mux13.IN16
opcode[3] => Mux14.IN16
opcode[3] => Mux15.IN16
opcode[3] => Mux16.IN16
opcode[3] => Mux17.IN16
condition[0] => ~NO_FANOUT~
condition[1] => ~NO_FANOUT~
c_in => ~NO_FANOUT~
z_in => ~NO_FANOUT~
data1[0] => data_out.IN0
data1[0] => Add0.IN16
data1[1] => data_out.IN0
data1[1] => Add0.IN15
data1[2] => data_out.IN0
data1[2] => Add0.IN14
data1[3] => data_out.IN0
data1[3] => Add0.IN13
data1[4] => data_out.IN0
data1[4] => Add0.IN12
data1[5] => data_out.IN0
data1[5] => Add0.IN11
data1[6] => data_out.IN0
data1[6] => Add0.IN10
data1[7] => data_out.IN0
data1[7] => Add0.IN9
data1[8] => data_out.IN0
data1[8] => Add0.IN8
data1[9] => data_out.IN0
data1[9] => Add0.IN7
data1[10] => data_out.IN0
data1[10] => Add0.IN6
data1[11] => data_out.IN0
data1[11] => Add0.IN5
data1[12] => data_out.IN0
data1[12] => Add0.IN4
data1[13] => data_out.IN0
data1[13] => Add0.IN3
data1[14] => data_out.IN0
data1[14] => Add0.IN2
data1[15] => data_out.IN0
data1[15] => Add0.IN1
data1[15] => c_out.IN0
data1[15] => c_out.IN0
data2[0] => data_out.IN1
data2[0] => Add0.IN32
data2[1] => data_out.IN1
data2[1] => Add0.IN31
data2[2] => data_out.IN1
data2[2] => Add0.IN30
data2[3] => data_out.IN1
data2[3] => Add0.IN29
data2[4] => data_out.IN1
data2[4] => Add0.IN28
data2[5] => data_out.IN1
data2[5] => Add0.IN27
data2[6] => data_out.IN1
data2[6] => Add0.IN26
data2[7] => data_out.IN1
data2[7] => Add0.IN25
data2[8] => data_out.IN1
data2[8] => Add0.IN24
data2[9] => data_out.IN1
data2[9] => Add0.IN23
data2[10] => data_out.IN1
data2[10] => Add0.IN22
data2[11] => data_out.IN1
data2[11] => Add0.IN21
data2[12] => data_out.IN1
data2[12] => Add0.IN20
data2[13] => data_out.IN1
data2[13] => Add0.IN19
data2[14] => data_out.IN1
data2[14] => Add0.IN18
data2[15] => data_out.IN1
data2[15] => Add0.IN17
data2[15] => c_out.IN1
data2[15] => c_out.IN1
data_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
c_out <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
z_out <= Mux17.DB_MAX_OUTPUT_PORT_TYPE


|Pipelined_IITB_RISC|DataHazardEX:DataHazard3
EX_Reg_Read => process_0.IN0
EX_Reg_Read_Add[0] => Equal0.IN2
EX_Reg_Read_Add[0] => Equal1.IN2
EX_Reg_Read_Add[1] => Equal0.IN1
EX_Reg_Read_Add[1] => Equal1.IN1
EX_Reg_Read_Add[2] => Equal0.IN0
EX_Reg_Read_Add[2] => Equal1.IN0
EX_Reg_Data[0] => data_out.DATAA
EX_Reg_Data[1] => data_out.DATAA
EX_Reg_Data[2] => data_out.DATAA
EX_Reg_Data[3] => data_out.DATAA
EX_Reg_Data[4] => data_out.DATAA
EX_Reg_Data[5] => data_out.DATAA
EX_Reg_Data[6] => data_out.DATAA
EX_Reg_Data[7] => data_out.DATAA
EX_Reg_Data[8] => data_out.DATAA
EX_Reg_Data[9] => data_out.DATAA
EX_Reg_Data[10] => data_out.DATAA
EX_Reg_Data[11] => data_out.DATAA
EX_Reg_Data[12] => data_out.DATAA
EX_Reg_Data[13] => data_out.DATAA
EX_Reg_Data[14] => data_out.DATAA
EX_Reg_Data[15] => data_out.DATAA
MA_Reg_Write => process_0.IN1
MA_Reg_Write_Add[0] => Equal0.IN5
MA_Reg_Write_Add[1] => Equal0.IN4
MA_Reg_Write_Add[2] => Equal0.IN3
MA_Reg_Write_Available => data_out.OUTPUTSELECT
MA_Reg_Write_Available => data_out.OUTPUTSELECT
MA_Reg_Write_Available => data_out.OUTPUTSELECT
MA_Reg_Write_Available => data_out.OUTPUTSELECT
MA_Reg_Write_Available => data_out.OUTPUTSELECT
MA_Reg_Write_Available => data_out.OUTPUTSELECT
MA_Reg_Write_Available => data_out.OUTPUTSELECT
MA_Reg_Write_Available => data_out.OUTPUTSELECT
MA_Reg_Write_Available => data_out.OUTPUTSELECT
MA_Reg_Write_Available => data_out.OUTPUTSELECT
MA_Reg_Write_Available => data_out.OUTPUTSELECT
MA_Reg_Write_Available => data_out.OUTPUTSELECT
MA_Reg_Write_Available => data_out.OUTPUTSELECT
MA_Reg_Write_Available => data_out.OUTPUTSELECT
MA_Reg_Write_Available => data_out.OUTPUTSELECT
MA_Reg_Write_Available => data_out.OUTPUTSELECT
MA_Reg_Write_Available => stall.DATAB
MA_Reg_Data[0] => data_out.DATAB
MA_Reg_Data[1] => data_out.DATAB
MA_Reg_Data[2] => data_out.DATAB
MA_Reg_Data[3] => data_out.DATAB
MA_Reg_Data[4] => data_out.DATAB
MA_Reg_Data[5] => data_out.DATAB
MA_Reg_Data[6] => data_out.DATAB
MA_Reg_Data[7] => data_out.DATAB
MA_Reg_Data[8] => data_out.DATAB
MA_Reg_Data[9] => data_out.DATAB
MA_Reg_Data[10] => data_out.DATAB
MA_Reg_Data[11] => data_out.DATAB
MA_Reg_Data[12] => data_out.DATAB
MA_Reg_Data[13] => data_out.DATAB
MA_Reg_Data[14] => data_out.DATAB
MA_Reg_Data[15] => data_out.DATAB
WB_Reg_Write => process_0.IN1
WB_Reg_Write_Add[0] => Equal1.IN5
WB_Reg_Write_Add[1] => Equal1.IN4
WB_Reg_Write_Add[2] => Equal1.IN3
WB_Reg_Write_Available => data_out.OUTPUTSELECT
WB_Reg_Write_Available => data_out.OUTPUTSELECT
WB_Reg_Write_Available => data_out.OUTPUTSELECT
WB_Reg_Write_Available => data_out.OUTPUTSELECT
WB_Reg_Write_Available => data_out.OUTPUTSELECT
WB_Reg_Write_Available => data_out.OUTPUTSELECT
WB_Reg_Write_Available => data_out.OUTPUTSELECT
WB_Reg_Write_Available => data_out.OUTPUTSELECT
WB_Reg_Write_Available => data_out.OUTPUTSELECT
WB_Reg_Write_Available => data_out.OUTPUTSELECT
WB_Reg_Write_Available => data_out.OUTPUTSELECT
WB_Reg_Write_Available => data_out.OUTPUTSELECT
WB_Reg_Write_Available => data_out.OUTPUTSELECT
WB_Reg_Write_Available => data_out.OUTPUTSELECT
WB_Reg_Write_Available => data_out.OUTPUTSELECT
WB_Reg_Write_Available => data_out.OUTPUTSELECT
WB_Reg_Write_Available => stall.DATAB
WB_Reg_Data[0] => data_out.DATAB
WB_Reg_Data[1] => data_out.DATAB
WB_Reg_Data[2] => data_out.DATAB
WB_Reg_Data[3] => data_out.DATAB
WB_Reg_Data[4] => data_out.DATAB
WB_Reg_Data[5] => data_out.DATAB
WB_Reg_Data[6] => data_out.DATAB
WB_Reg_Data[7] => data_out.DATAB
WB_Reg_Data[8] => data_out.DATAB
WB_Reg_Data[9] => data_out.DATAB
WB_Reg_Data[10] => data_out.DATAB
WB_Reg_Data[11] => data_out.DATAB
WB_Reg_Data[12] => data_out.DATAB
WB_Reg_Data[13] => data_out.DATAB
WB_Reg_Data[14] => data_out.DATAB
WB_Reg_Data[15] => data_out.DATAB
Valid_Bit => process_0.IN1
stall <= stall.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|Pipelined_IITB_RISC|SignalsCheckEX:SigCheckEX
opcode[0] => Mux0.IN19
opcode[0] => Mux1.IN19
opcode[0] => Mux2.IN19
opcode[1] => Mux0.IN18
opcode[1] => Mux1.IN18
opcode[1] => Mux2.IN18
opcode[2] => Mux0.IN17
opcode[2] => Mux1.IN17
opcode[2] => Mux2.IN17
opcode[3] => Mux0.IN16
opcode[3] => Mux1.IN16
opcode[3] => Mux2.IN16
reg_write_available <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
z_available <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
pc_available <= Mux2.DB_MAX_OUTPUT_PORT_TYPE


|Pipelined_IITB_RISC|oneBitRegister:Interface4_0
d => q~reg0.DATAIN
ld => q~reg0.ENA
clr => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pipelined_IITB_RISC|threeBitRegister:Interface4_1
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
ld => q[2]~reg0.ENA
ld => q[1]~reg0.ENA
ld => q[0]~reg0.ENA
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pipelined_IITB_RISC|oneBitRegister:Interface4_3
d => q~reg0.DATAIN
ld => q~reg0.ENA
clr => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pipelined_IITB_RISC|oneBitRegister:Interface4_5
d => q~reg0.DATAIN
ld => q~reg0.ENA
clr => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pipelined_IITB_RISC|sixteenBitRegister:Interface4_6
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
ld => q[15]~reg0.ENA
ld => q[14]~reg0.ENA
ld => q[13]~reg0.ENA
ld => q[12]~reg0.ENA
ld => q[11]~reg0.ENA
ld => q[10]~reg0.ENA
ld => q[9]~reg0.ENA
ld => q[8]~reg0.ENA
ld => q[7]~reg0.ENA
ld => q[6]~reg0.ENA
ld => q[5]~reg0.ENA
ld => q[4]~reg0.ENA
ld => q[3]~reg0.ENA
ld => q[2]~reg0.ENA
ld => q[1]~reg0.ENA
ld => q[0]~reg0.ENA
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clr => q[3]~reg0.ACLR
clr => q[4]~reg0.ACLR
clr => q[5]~reg0.ACLR
clr => q[6]~reg0.ACLR
clr => q[7]~reg0.ACLR
clr => q[8]~reg0.ACLR
clr => q[9]~reg0.ACLR
clr => q[10]~reg0.ACLR
clr => q[11]~reg0.ACLR
clr => q[12]~reg0.ACLR
clr => q[13]~reg0.ACLR
clr => q[14]~reg0.ACLR
clr => q[15]~reg0.ACLR
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pipelined_IITB_RISC|conditionalsixteenBitRegister:Interface4_7
d[0] => q.DATAB
d[1] => q.DATAB
d[2] => q.DATAB
d[3] => q.DATAB
d[4] => q.DATAB
d[5] => q.DATAB
d[6] => q.DATAB
d[7] => q.DATAB
d[8] => q.DATAB
d[9] => q.DATAB
d[10] => q.DATAB
d[11] => q.DATAB
d[12] => q.DATAB
d[13] => q.DATAB
d[14] => q.DATAB
d[15] => q.DATAB
e[0] => q.DATAB
e[1] => q.DATAB
e[2] => q.DATAB
e[3] => q.DATAB
e[4] => q.DATAB
e[5] => q.DATAB
e[6] => q.DATAB
e[7] => q.DATAB
e[8] => q.DATAB
e[9] => q.DATAB
e[10] => q.DATAB
e[11] => q.DATAB
e[12] => q.DATAB
e[13] => q.DATAB
e[14] => q.DATAB
e[15] => q.DATAB
ld1 => q.OUTPUTSELECT
ld1 => q.OUTPUTSELECT
ld1 => q.OUTPUTSELECT
ld1 => q.OUTPUTSELECT
ld1 => q.OUTPUTSELECT
ld1 => q.OUTPUTSELECT
ld1 => q.OUTPUTSELECT
ld1 => q.OUTPUTSELECT
ld1 => q.OUTPUTSELECT
ld1 => q.OUTPUTSELECT
ld1 => q.OUTPUTSELECT
ld1 => q.OUTPUTSELECT
ld1 => q.OUTPUTSELECT
ld1 => q.OUTPUTSELECT
ld1 => q.OUTPUTSELECT
ld1 => q.OUTPUTSELECT
ld2 => q.OUTPUTSELECT
ld2 => q.OUTPUTSELECT
ld2 => q.OUTPUTSELECT
ld2 => q.OUTPUTSELECT
ld2 => q.OUTPUTSELECT
ld2 => q.OUTPUTSELECT
ld2 => q.OUTPUTSELECT
ld2 => q.OUTPUTSELECT
ld2 => q.OUTPUTSELECT
ld2 => q.OUTPUTSELECT
ld2 => q.OUTPUTSELECT
ld2 => q.OUTPUTSELECT
ld2 => q.OUTPUTSELECT
ld2 => q.OUTPUTSELECT
ld2 => q.OUTPUTSELECT
ld2 => q.OUTPUTSELECT
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clr => q[3]~reg0.ACLR
clr => q[4]~reg0.ACLR
clr => q[5]~reg0.ACLR
clr => q[6]~reg0.ACLR
clr => q[7]~reg0.ACLR
clr => q[8]~reg0.ACLR
clr => q[9]~reg0.ACLR
clr => q[10]~reg0.ACLR
clr => q[11]~reg0.ACLR
clr => q[12]~reg0.ACLR
clr => q[13]~reg0.ACLR
clr => q[14]~reg0.ACLR
clr => q[15]~reg0.ACLR
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pipelined_IITB_RISC|sixteenBitRegister:Interface4_8
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
ld => q[15]~reg0.ENA
ld => q[14]~reg0.ENA
ld => q[13]~reg0.ENA
ld => q[12]~reg0.ENA
ld => q[11]~reg0.ENA
ld => q[10]~reg0.ENA
ld => q[9]~reg0.ENA
ld => q[8]~reg0.ENA
ld => q[7]~reg0.ENA
ld => q[6]~reg0.ENA
ld => q[5]~reg0.ENA
ld => q[4]~reg0.ENA
ld => q[3]~reg0.ENA
ld => q[2]~reg0.ENA
ld => q[1]~reg0.ENA
ld => q[0]~reg0.ENA
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clr => q[3]~reg0.ACLR
clr => q[4]~reg0.ACLR
clr => q[5]~reg0.ACLR
clr => q[6]~reg0.ACLR
clr => q[7]~reg0.ACLR
clr => q[8]~reg0.ACLR
clr => q[9]~reg0.ACLR
clr => q[10]~reg0.ACLR
clr => q[11]~reg0.ACLR
clr => q[12]~reg0.ACLR
clr => q[13]~reg0.ACLR
clr => q[14]~reg0.ACLR
clr => q[15]~reg0.ACLR
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pipelined_IITB_RISC|oneBitRegister:Interface4_9
d => q~reg0.DATAIN
ld => q~reg0.ENA
clr => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pipelined_IITB_RISC|oneBitRegister:Interface4_10
d => q~reg0.DATAIN
ld => q~reg0.ENA
clr => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pipelined_IITB_RISC|SignalsCheckMA:SigCheckMA
opcode[0] => Mux0.IN19
opcode[0] => Mux1.IN19
opcode[0] => Mux2.IN19
opcode[1] => Mux0.IN18
opcode[1] => Mux1.IN18
opcode[1] => Mux2.IN18
opcode[2] => Mux0.IN17
opcode[2] => Mux1.IN17
opcode[2] => Mux2.IN17
opcode[3] => Mux0.IN16
opcode[3] => Mux1.IN16
opcode[3] => Mux2.IN16
reg_write_available <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
z_available <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
pc_available <= Mux2.DB_MAX_OUTPUT_PORT_TYPE


|Pipelined_IITB_RISC|MemoryAccess:MemAccess
opcode[0] => Mux0.IN12
opcode[0] => Mux1.IN12
opcode[0] => Mux2.IN12
opcode[0] => Mux3.IN12
opcode[0] => Mux4.IN12
opcode[0] => Mux5.IN12
opcode[0] => Mux6.IN12
opcode[0] => Mux7.IN12
opcode[0] => Mux8.IN12
opcode[0] => Mux9.IN12
opcode[0] => Mux10.IN12
opcode[0] => Mux11.IN12
opcode[0] => Mux12.IN12
opcode[0] => Mux13.IN12
opcode[0] => Mux14.IN12
opcode[0] => Mux15.IN12
opcode[1] => Mux0.IN11
opcode[1] => Mux1.IN11
opcode[1] => Mux2.IN11
opcode[1] => Mux3.IN11
opcode[1] => Mux4.IN11
opcode[1] => Mux5.IN11
opcode[1] => Mux6.IN11
opcode[1] => Mux7.IN11
opcode[1] => Mux8.IN11
opcode[1] => Mux9.IN11
opcode[1] => Mux10.IN11
opcode[1] => Mux11.IN11
opcode[1] => Mux12.IN11
opcode[1] => Mux13.IN11
opcode[1] => Mux14.IN11
opcode[1] => Mux15.IN11
opcode[2] => Mux0.IN10
opcode[2] => Mux1.IN10
opcode[2] => Mux2.IN10
opcode[2] => Mux3.IN10
opcode[2] => Mux4.IN10
opcode[2] => Mux5.IN10
opcode[2] => Mux6.IN10
opcode[2] => Mux7.IN10
opcode[2] => Mux8.IN10
opcode[2] => Mux9.IN10
opcode[2] => Mux10.IN10
opcode[2] => Mux11.IN10
opcode[2] => Mux12.IN10
opcode[2] => Mux13.IN10
opcode[2] => Mux14.IN10
opcode[2] => Mux15.IN10
opcode[3] => Mux0.IN9
opcode[3] => Mux1.IN9
opcode[3] => Mux2.IN9
opcode[3] => Mux3.IN9
opcode[3] => Mux4.IN9
opcode[3] => Mux5.IN9
opcode[3] => Mux6.IN9
opcode[3] => Mux7.IN9
opcode[3] => Mux8.IN9
opcode[3] => Mux9.IN9
opcode[3] => Mux10.IN9
opcode[3] => Mux11.IN9
opcode[3] => Mux12.IN9
opcode[3] => Mux13.IN9
opcode[3] => Mux14.IN9
opcode[3] => Mux15.IN9
alu_out[0] => Mux15.IN13
alu_out[0] => Mux15.IN14
alu_out[0] => Mux15.IN15
alu_out[0] => DataMemory:mem1.addr[0]
alu_out[1] => Mux14.IN13
alu_out[1] => Mux14.IN14
alu_out[1] => Mux14.IN15
alu_out[1] => DataMemory:mem1.addr[1]
alu_out[2] => Mux13.IN13
alu_out[2] => Mux13.IN14
alu_out[2] => Mux13.IN15
alu_out[2] => DataMemory:mem1.addr[2]
alu_out[3] => Mux12.IN13
alu_out[3] => Mux12.IN14
alu_out[3] => Mux12.IN15
alu_out[3] => DataMemory:mem1.addr[3]
alu_out[4] => Mux11.IN13
alu_out[4] => Mux11.IN14
alu_out[4] => Mux11.IN15
alu_out[4] => DataMemory:mem1.addr[4]
alu_out[5] => Mux10.IN13
alu_out[5] => Mux10.IN14
alu_out[5] => Mux10.IN15
alu_out[5] => DataMemory:mem1.addr[5]
alu_out[6] => Mux9.IN13
alu_out[6] => Mux9.IN14
alu_out[6] => Mux9.IN15
alu_out[6] => DataMemory:mem1.addr[6]
alu_out[7] => Mux8.IN13
alu_out[7] => Mux8.IN14
alu_out[7] => Mux8.IN15
alu_out[7] => DataMemory:mem1.addr[7]
alu_out[8] => Mux7.IN13
alu_out[8] => Mux7.IN14
alu_out[8] => Mux7.IN15
alu_out[8] => DataMemory:mem1.addr[8]
alu_out[9] => Mux6.IN13
alu_out[9] => Mux6.IN14
alu_out[9] => Mux6.IN15
alu_out[9] => DataMemory:mem1.addr[9]
alu_out[10] => Mux5.IN13
alu_out[10] => Mux5.IN14
alu_out[10] => Mux5.IN15
alu_out[10] => DataMemory:mem1.addr[10]
alu_out[11] => Mux4.IN13
alu_out[11] => Mux4.IN14
alu_out[11] => Mux4.IN15
alu_out[11] => DataMemory:mem1.addr[11]
alu_out[12] => Mux3.IN13
alu_out[12] => Mux3.IN14
alu_out[12] => Mux3.IN15
alu_out[12] => DataMemory:mem1.addr[12]
alu_out[13] => Mux2.IN13
alu_out[13] => Mux2.IN14
alu_out[13] => Mux2.IN15
alu_out[13] => DataMemory:mem1.addr[13]
alu_out[14] => Mux1.IN13
alu_out[14] => Mux1.IN14
alu_out[14] => Mux1.IN15
alu_out[14] => DataMemory:mem1.addr[14]
alu_out[15] => Mux0.IN13
alu_out[15] => Mux0.IN14
alu_out[15] => Mux0.IN15
alu_out[15] => DataMemory:mem1.addr[15]
non_alu_out[0] => Mux15.IN16
non_alu_out[0] => DataMemory:mem1.din[0]
non_alu_out[1] => Mux14.IN16
non_alu_out[1] => DataMemory:mem1.din[1]
non_alu_out[2] => Mux13.IN16
non_alu_out[2] => DataMemory:mem1.din[2]
non_alu_out[3] => Mux12.IN16
non_alu_out[3] => DataMemory:mem1.din[3]
non_alu_out[4] => Mux11.IN16
non_alu_out[4] => DataMemory:mem1.din[4]
non_alu_out[5] => Mux10.IN16
non_alu_out[5] => DataMemory:mem1.din[5]
non_alu_out[6] => Mux9.IN16
non_alu_out[6] => DataMemory:mem1.din[6]
non_alu_out[7] => Mux8.IN16
non_alu_out[7] => DataMemory:mem1.din[7]
non_alu_out[8] => Mux7.IN16
non_alu_out[8] => DataMemory:mem1.din[8]
non_alu_out[9] => Mux6.IN16
non_alu_out[9] => DataMemory:mem1.din[9]
non_alu_out[10] => Mux5.IN16
non_alu_out[10] => DataMemory:mem1.din[10]
non_alu_out[11] => Mux4.IN16
non_alu_out[11] => DataMemory:mem1.din[11]
non_alu_out[12] => Mux3.IN16
non_alu_out[12] => DataMemory:mem1.din[12]
non_alu_out[13] => Mux2.IN16
non_alu_out[13] => DataMemory:mem1.din[13]
non_alu_out[14] => Mux1.IN16
non_alu_out[14] => DataMemory:mem1.din[14]
non_alu_out[15] => Mux0.IN16
non_alu_out[15] => DataMemory:mem1.din[15]
pc[0] => Mux15.IN17
pc[0] => Mux15.IN18
pc[1] => Mux14.IN17
pc[1] => Mux14.IN18
pc[2] => Mux13.IN17
pc[2] => Mux13.IN18
pc[3] => Mux12.IN17
pc[3] => Mux12.IN18
pc[4] => Mux11.IN17
pc[4] => Mux11.IN18
pc[5] => Mux10.IN17
pc[5] => Mux10.IN18
pc[6] => Mux9.IN17
pc[6] => Mux9.IN18
pc[7] => Mux8.IN17
pc[7] => Mux8.IN18
pc[8] => Mux7.IN17
pc[8] => Mux7.IN18
pc[9] => Mux6.IN17
pc[9] => Mux6.IN18
pc[10] => Mux5.IN17
pc[10] => Mux5.IN18
pc[11] => Mux4.IN17
pc[11] => Mux4.IN18
pc[12] => Mux3.IN17
pc[12] => Mux3.IN18
pc[13] => Mux2.IN17
pc[13] => Mux2.IN18
pc[14] => Mux1.IN17
pc[14] => Mux1.IN18
pc[15] => Mux0.IN17
pc[15] => Mux0.IN18
mem_write_enable => DataMemory:mem1.we
clock => DataMemory:mem1.clk
ma_reg_write_back_data[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
ma_reg_write_back_data[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
ma_reg_write_back_data[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
ma_reg_write_back_data[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
ma_reg_write_back_data[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
ma_reg_write_back_data[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
ma_reg_write_back_data[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
ma_reg_write_back_data[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
ma_reg_write_back_data[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
ma_reg_write_back_data[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
ma_reg_write_back_data[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
ma_reg_write_back_data[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
ma_reg_write_back_data[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
ma_reg_write_back_data[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
ma_reg_write_back_data[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
ma_reg_write_back_data[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Pipelined_IITB_RISC|MemoryAccess:MemAccess|DataMemory:mem1
addr[0] => RAM~6.DATAIN
addr[0] => RAM.WADDR
addr[0] => RAM.RADDR
addr[1] => RAM~5.DATAIN
addr[1] => RAM.WADDR1
addr[1] => RAM.RADDR1
addr[2] => RAM~4.DATAIN
addr[2] => RAM.WADDR2
addr[2] => RAM.RADDR2
addr[3] => RAM~3.DATAIN
addr[3] => RAM.WADDR3
addr[3] => RAM.RADDR3
addr[4] => RAM~2.DATAIN
addr[4] => RAM.WADDR4
addr[4] => RAM.RADDR4
addr[5] => RAM~1.DATAIN
addr[5] => RAM.WADDR5
addr[5] => RAM.RADDR5
addr[6] => RAM~0.DATAIN
addr[6] => RAM.WADDR6
addr[6] => RAM.RADDR6
addr[7] => ~NO_FANOUT~
addr[8] => ~NO_FANOUT~
addr[9] => ~NO_FANOUT~
addr[10] => ~NO_FANOUT~
addr[11] => ~NO_FANOUT~
addr[12] => ~NO_FANOUT~
addr[13] => ~NO_FANOUT~
addr[14] => ~NO_FANOUT~
addr[15] => ~NO_FANOUT~
din[0] => RAM~22.DATAIN
din[0] => RAM.DATAIN
din[1] => RAM~21.DATAIN
din[1] => RAM.DATAIN1
din[2] => RAM~20.DATAIN
din[2] => RAM.DATAIN2
din[3] => RAM~19.DATAIN
din[3] => RAM.DATAIN3
din[4] => RAM~18.DATAIN
din[4] => RAM.DATAIN4
din[5] => RAM~17.DATAIN
din[5] => RAM.DATAIN5
din[6] => RAM~16.DATAIN
din[6] => RAM.DATAIN6
din[7] => RAM~15.DATAIN
din[7] => RAM.DATAIN7
din[8] => RAM~14.DATAIN
din[8] => RAM.DATAIN8
din[9] => RAM~13.DATAIN
din[9] => RAM.DATAIN9
din[10] => RAM~12.DATAIN
din[10] => RAM.DATAIN10
din[11] => RAM~11.DATAIN
din[11] => RAM.DATAIN11
din[12] => RAM~10.DATAIN
din[12] => RAM.DATAIN12
din[13] => RAM~9.DATAIN
din[13] => RAM.DATAIN13
din[14] => RAM~8.DATAIN
din[14] => RAM.DATAIN14
din[15] => RAM~7.DATAIN
din[15] => RAM.DATAIN15
we => RAM~23.DATAIN
we => RAM.WE
clk => RAM~23.CLK
clk => RAM~0.CLK
clk => RAM~1.CLK
clk => RAM~2.CLK
clk => RAM~3.CLK
clk => RAM~4.CLK
clk => RAM~5.CLK
clk => RAM~6.CLK
clk => RAM~7.CLK
clk => RAM~8.CLK
clk => RAM~9.CLK
clk => RAM~10.CLK
clk => RAM~11.CLK
clk => RAM~12.CLK
clk => RAM~13.CLK
clk => RAM~14.CLK
clk => RAM~15.CLK
clk => RAM~16.CLK
clk => RAM~17.CLK
clk => RAM~18.CLK
clk => RAM~19.CLK
clk => RAM~20.CLK
clk => RAM~21.CLK
clk => RAM~22.CLK
clk => RAM.CLK0
dout[0] <= RAM.DATAOUT
dout[1] <= RAM.DATAOUT1
dout[2] <= RAM.DATAOUT2
dout[3] <= RAM.DATAOUT3
dout[4] <= RAM.DATAOUT4
dout[5] <= RAM.DATAOUT5
dout[6] <= RAM.DATAOUT6
dout[7] <= RAM.DATAOUT7
dout[8] <= RAM.DATAOUT8
dout[9] <= RAM.DATAOUT9
dout[10] <= RAM.DATAOUT10
dout[11] <= RAM.DATAOUT11
dout[12] <= RAM.DATAOUT12
dout[13] <= RAM.DATAOUT13
dout[14] <= RAM.DATAOUT14
dout[15] <= RAM.DATAOUT15


|Pipelined_IITB_RISC|GetMAZero:GetMA_Z
z_in => z_out.DATAA
z_in => Mux0.IN1
z_in => Mux0.IN2
z_in => Mux0.IN3
z_in => Mux0.IN4
z_in => Mux0.IN5
z_in => Mux0.IN6
z_in => Mux0.IN7
z_in => Mux0.IN8
z_in => Mux0.IN9
z_in => Mux0.IN10
z_in => Mux0.IN11
z_in => Mux0.IN12
z_in => Mux0.IN13
z_in => Mux0.IN14
z_in => Mux0.IN15
opcode[0] => Mux0.IN19
opcode[1] => Mux0.IN18
opcode[2] => Mux0.IN17
opcode[3] => Mux0.IN16
z_mod => z_out.OUTPUTSELECT
data[0] => Equal0.IN15
data[1] => Equal0.IN14
data[2] => Equal0.IN13
data[3] => Equal0.IN12
data[4] => Equal0.IN11
data[5] => Equal0.IN10
data[6] => Equal0.IN9
data[7] => Equal0.IN8
data[8] => Equal0.IN7
data[9] => Equal0.IN6
data[10] => Equal0.IN5
data[11] => Equal0.IN4
data[12] => Equal0.IN3
data[13] => Equal0.IN2
data[14] => Equal0.IN1
data[15] => Equal0.IN0
z_out <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Pipelined_IITB_RISC|oneBitRegister:Interface5_0
d => q~reg0.DATAIN
ld => q~reg0.ENA
clr => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pipelined_IITB_RISC|threeBitRegister:Interface5_1
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
ld => q[2]~reg0.ENA
ld => q[1]~reg0.ENA
ld => q[0]~reg0.ENA
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pipelined_IITB_RISC|oneBitRegister:Interface5_3
d => q~reg0.DATAIN
ld => q~reg0.ENA
clr => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pipelined_IITB_RISC|oneBitRegister:Interface5_5
d => q~reg0.DATAIN
ld => q~reg0.ENA
clr => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pipelined_IITB_RISC|sixteenBitRegister:Interface5_6
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
ld => q[15]~reg0.ENA
ld => q[14]~reg0.ENA
ld => q[13]~reg0.ENA
ld => q[12]~reg0.ENA
ld => q[11]~reg0.ENA
ld => q[10]~reg0.ENA
ld => q[9]~reg0.ENA
ld => q[8]~reg0.ENA
ld => q[7]~reg0.ENA
ld => q[6]~reg0.ENA
ld => q[5]~reg0.ENA
ld => q[4]~reg0.ENA
ld => q[3]~reg0.ENA
ld => q[2]~reg0.ENA
ld => q[1]~reg0.ENA
ld => q[0]~reg0.ENA
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clr => q[3]~reg0.ACLR
clr => q[4]~reg0.ACLR
clr => q[5]~reg0.ACLR
clr => q[6]~reg0.ACLR
clr => q[7]~reg0.ACLR
clr => q[8]~reg0.ACLR
clr => q[9]~reg0.ACLR
clr => q[10]~reg0.ACLR
clr => q[11]~reg0.ACLR
clr => q[12]~reg0.ACLR
clr => q[13]~reg0.ACLR
clr => q[14]~reg0.ACLR
clr => q[15]~reg0.ACLR
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pipelined_IITB_RISC|conditionalsixteenBitRegister:Interface5_7
d[0] => q.DATAB
d[1] => q.DATAB
d[2] => q.DATAB
d[3] => q.DATAB
d[4] => q.DATAB
d[5] => q.DATAB
d[6] => q.DATAB
d[7] => q.DATAB
d[8] => q.DATAB
d[9] => q.DATAB
d[10] => q.DATAB
d[11] => q.DATAB
d[12] => q.DATAB
d[13] => q.DATAB
d[14] => q.DATAB
d[15] => q.DATAB
e[0] => q.DATAB
e[1] => q.DATAB
e[2] => q.DATAB
e[3] => q.DATAB
e[4] => q.DATAB
e[5] => q.DATAB
e[6] => q.DATAB
e[7] => q.DATAB
e[8] => q.DATAB
e[9] => q.DATAB
e[10] => q.DATAB
e[11] => q.DATAB
e[12] => q.DATAB
e[13] => q.DATAB
e[14] => q.DATAB
e[15] => q.DATAB
ld1 => q.OUTPUTSELECT
ld1 => q.OUTPUTSELECT
ld1 => q.OUTPUTSELECT
ld1 => q.OUTPUTSELECT
ld1 => q.OUTPUTSELECT
ld1 => q.OUTPUTSELECT
ld1 => q.OUTPUTSELECT
ld1 => q.OUTPUTSELECT
ld1 => q.OUTPUTSELECT
ld1 => q.OUTPUTSELECT
ld1 => q.OUTPUTSELECT
ld1 => q.OUTPUTSELECT
ld1 => q.OUTPUTSELECT
ld1 => q.OUTPUTSELECT
ld1 => q.OUTPUTSELECT
ld1 => q.OUTPUTSELECT
ld2 => q.OUTPUTSELECT
ld2 => q.OUTPUTSELECT
ld2 => q.OUTPUTSELECT
ld2 => q.OUTPUTSELECT
ld2 => q.OUTPUTSELECT
ld2 => q.OUTPUTSELECT
ld2 => q.OUTPUTSELECT
ld2 => q.OUTPUTSELECT
ld2 => q.OUTPUTSELECT
ld2 => q.OUTPUTSELECT
ld2 => q.OUTPUTSELECT
ld2 => q.OUTPUTSELECT
ld2 => q.OUTPUTSELECT
ld2 => q.OUTPUTSELECT
ld2 => q.OUTPUTSELECT
ld2 => q.OUTPUTSELECT
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clr => q[3]~reg0.ACLR
clr => q[4]~reg0.ACLR
clr => q[5]~reg0.ACLR
clr => q[6]~reg0.ACLR
clr => q[7]~reg0.ACLR
clr => q[8]~reg0.ACLR
clr => q[9]~reg0.ACLR
clr => q[10]~reg0.ACLR
clr => q[11]~reg0.ACLR
clr => q[12]~reg0.ACLR
clr => q[13]~reg0.ACLR
clr => q[14]~reg0.ACLR
clr => q[15]~reg0.ACLR
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pipelined_IITB_RISC|oneBitRegister:Interface5_9
d => q~reg0.DATAIN
ld => q~reg0.ENA
clr => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pipelined_IITB_RISC|oneBitRegister:Interface5_10
d => q~reg0.DATAIN
ld => q~reg0.ENA
clr => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pipelined_IITB_RISC|sixteenBitRegister:Interface5_11
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
ld => q[15]~reg0.ENA
ld => q[14]~reg0.ENA
ld => q[13]~reg0.ENA
ld => q[12]~reg0.ENA
ld => q[11]~reg0.ENA
ld => q[10]~reg0.ENA
ld => q[9]~reg0.ENA
ld => q[8]~reg0.ENA
ld => q[7]~reg0.ENA
ld => q[6]~reg0.ENA
ld => q[5]~reg0.ENA
ld => q[4]~reg0.ENA
ld => q[3]~reg0.ENA
ld => q[2]~reg0.ENA
ld => q[1]~reg0.ENA
ld => q[0]~reg0.ENA
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clr => q[3]~reg0.ACLR
clr => q[4]~reg0.ACLR
clr => q[5]~reg0.ACLR
clr => q[6]~reg0.ACLR
clr => q[7]~reg0.ACLR
clr => q[8]~reg0.ACLR
clr => q[9]~reg0.ACLR
clr => q[10]~reg0.ACLR
clr => q[11]~reg0.ACLR
clr => q[12]~reg0.ACLR
clr => q[13]~reg0.ACLR
clr => q[14]~reg0.ACLR
clr => q[15]~reg0.ACLR
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pipelined_IITB_RISC|SignalsCheckWB:SigCheckWB
opcode[0] => Mux0.IN19
opcode[0] => Mux1.IN19
opcode[1] => Mux0.IN18
opcode[1] => Mux1.IN18
opcode[2] => Mux0.IN17
opcode[2] => Mux1.IN17
opcode[3] => Mux0.IN16
opcode[3] => Mux1.IN16
reg_write_available <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
z_available <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
pc_available <= <GND>


|Pipelined_IITB_RISC|WriteBack:RegWriteEnable
ma_reg_write_back_reg_add[0] => Mux0.IN10
ma_reg_write_back_reg_add[0] => Mux1.IN10
ma_reg_write_back_reg_add[0] => Mux2.IN10
ma_reg_write_back_reg_add[0] => Mux3.IN10
ma_reg_write_back_reg_add[0] => Mux4.IN10
ma_reg_write_back_reg_add[0] => Mux5.IN10
ma_reg_write_back_reg_add[0] => Mux6.IN10
ma_reg_write_back_reg_add[0] => Mux7.IN10
ma_reg_write_back_reg_add[1] => Mux0.IN9
ma_reg_write_back_reg_add[1] => Mux1.IN9
ma_reg_write_back_reg_add[1] => Mux2.IN9
ma_reg_write_back_reg_add[1] => Mux3.IN9
ma_reg_write_back_reg_add[1] => Mux4.IN9
ma_reg_write_back_reg_add[1] => Mux5.IN9
ma_reg_write_back_reg_add[1] => Mux6.IN9
ma_reg_write_back_reg_add[1] => Mux7.IN9
ma_reg_write_back_reg_add[2] => Mux0.IN8
ma_reg_write_back_reg_add[2] => Mux1.IN8
ma_reg_write_back_reg_add[2] => Mux2.IN8
ma_reg_write_back_reg_add[2] => Mux3.IN8
ma_reg_write_back_reg_add[2] => Mux4.IN8
ma_reg_write_back_reg_add[2] => Mux5.IN8
ma_reg_write_back_reg_add[2] => Mux6.IN8
ma_reg_write_back_reg_add[2] => Mux7.IN8
WB_enable => R0_enable.OUTPUTSELECT
WB_enable => R1_enable.OUTPUTSELECT
WB_enable => R2_enable.OUTPUTSELECT
WB_enable => R3_enable.OUTPUTSELECT
WB_enable => R4_enable.OUTPUTSELECT
WB_enable => R5_enable.OUTPUTSELECT
WB_enable => R6_enable.OUTPUTSELECT
WB_enable => R7_enable.OUTPUTSELECT
R0_enable <= R0_enable.DB_MAX_OUTPUT_PORT_TYPE
R1_enable <= R1_enable.DB_MAX_OUTPUT_PORT_TYPE
R2_enable <= R2_enable.DB_MAX_OUTPUT_PORT_TYPE
R3_enable <= R3_enable.DB_MAX_OUTPUT_PORT_TYPE
R4_enable <= R4_enable.DB_MAX_OUTPUT_PORT_TYPE
R5_enable <= R5_enable.DB_MAX_OUTPUT_PORT_TYPE
R6_enable <= R6_enable.DB_MAX_OUTPUT_PORT_TYPE
R7_enable <= R7_enable.DB_MAX_OUTPUT_PORT_TYPE


|Pipelined_IITB_RISC|sixteenBitRegister:Reg0
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
ld => q[15]~reg0.ENA
ld => q[14]~reg0.ENA
ld => q[13]~reg0.ENA
ld => q[12]~reg0.ENA
ld => q[11]~reg0.ENA
ld => q[10]~reg0.ENA
ld => q[9]~reg0.ENA
ld => q[8]~reg0.ENA
ld => q[7]~reg0.ENA
ld => q[6]~reg0.ENA
ld => q[5]~reg0.ENA
ld => q[4]~reg0.ENA
ld => q[3]~reg0.ENA
ld => q[2]~reg0.ENA
ld => q[1]~reg0.ENA
ld => q[0]~reg0.ENA
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clr => q[3]~reg0.ACLR
clr => q[4]~reg0.ACLR
clr => q[5]~reg0.ACLR
clr => q[6]~reg0.ACLR
clr => q[7]~reg0.ACLR
clr => q[8]~reg0.ACLR
clr => q[9]~reg0.ACLR
clr => q[10]~reg0.ACLR
clr => q[11]~reg0.ACLR
clr => q[12]~reg0.ACLR
clr => q[13]~reg0.ACLR
clr => q[14]~reg0.ACLR
clr => q[15]~reg0.ACLR
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pipelined_IITB_RISC|sixteenBitRegister:Reg1
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
ld => q[15]~reg0.ENA
ld => q[14]~reg0.ENA
ld => q[13]~reg0.ENA
ld => q[12]~reg0.ENA
ld => q[11]~reg0.ENA
ld => q[10]~reg0.ENA
ld => q[9]~reg0.ENA
ld => q[8]~reg0.ENA
ld => q[7]~reg0.ENA
ld => q[6]~reg0.ENA
ld => q[5]~reg0.ENA
ld => q[4]~reg0.ENA
ld => q[3]~reg0.ENA
ld => q[2]~reg0.ENA
ld => q[1]~reg0.ENA
ld => q[0]~reg0.ENA
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clr => q[3]~reg0.ACLR
clr => q[4]~reg0.ACLR
clr => q[5]~reg0.ACLR
clr => q[6]~reg0.ACLR
clr => q[7]~reg0.ACLR
clr => q[8]~reg0.ACLR
clr => q[9]~reg0.ACLR
clr => q[10]~reg0.ACLR
clr => q[11]~reg0.ACLR
clr => q[12]~reg0.ACLR
clr => q[13]~reg0.ACLR
clr => q[14]~reg0.ACLR
clr => q[15]~reg0.ACLR
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pipelined_IITB_RISC|sixteenBitRegister:Reg2
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
ld => q[15]~reg0.ENA
ld => q[14]~reg0.ENA
ld => q[13]~reg0.ENA
ld => q[12]~reg0.ENA
ld => q[11]~reg0.ENA
ld => q[10]~reg0.ENA
ld => q[9]~reg0.ENA
ld => q[8]~reg0.ENA
ld => q[7]~reg0.ENA
ld => q[6]~reg0.ENA
ld => q[5]~reg0.ENA
ld => q[4]~reg0.ENA
ld => q[3]~reg0.ENA
ld => q[2]~reg0.ENA
ld => q[1]~reg0.ENA
ld => q[0]~reg0.ENA
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clr => q[3]~reg0.ACLR
clr => q[4]~reg0.ACLR
clr => q[5]~reg0.ACLR
clr => q[6]~reg0.ACLR
clr => q[7]~reg0.ACLR
clr => q[8]~reg0.ACLR
clr => q[9]~reg0.ACLR
clr => q[10]~reg0.ACLR
clr => q[11]~reg0.ACLR
clr => q[12]~reg0.ACLR
clr => q[13]~reg0.ACLR
clr => q[14]~reg0.ACLR
clr => q[15]~reg0.ACLR
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pipelined_IITB_RISC|sixteenBitRegister:Reg3
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
ld => q[15]~reg0.ENA
ld => q[14]~reg0.ENA
ld => q[13]~reg0.ENA
ld => q[12]~reg0.ENA
ld => q[11]~reg0.ENA
ld => q[10]~reg0.ENA
ld => q[9]~reg0.ENA
ld => q[8]~reg0.ENA
ld => q[7]~reg0.ENA
ld => q[6]~reg0.ENA
ld => q[5]~reg0.ENA
ld => q[4]~reg0.ENA
ld => q[3]~reg0.ENA
ld => q[2]~reg0.ENA
ld => q[1]~reg0.ENA
ld => q[0]~reg0.ENA
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clr => q[3]~reg0.ACLR
clr => q[4]~reg0.ACLR
clr => q[5]~reg0.ACLR
clr => q[6]~reg0.ACLR
clr => q[7]~reg0.ACLR
clr => q[8]~reg0.ACLR
clr => q[9]~reg0.ACLR
clr => q[10]~reg0.ACLR
clr => q[11]~reg0.ACLR
clr => q[12]~reg0.ACLR
clr => q[13]~reg0.ACLR
clr => q[14]~reg0.ACLR
clr => q[15]~reg0.ACLR
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pipelined_IITB_RISC|sixteenBitRegister:Reg4
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
ld => q[15]~reg0.ENA
ld => q[14]~reg0.ENA
ld => q[13]~reg0.ENA
ld => q[12]~reg0.ENA
ld => q[11]~reg0.ENA
ld => q[10]~reg0.ENA
ld => q[9]~reg0.ENA
ld => q[8]~reg0.ENA
ld => q[7]~reg0.ENA
ld => q[6]~reg0.ENA
ld => q[5]~reg0.ENA
ld => q[4]~reg0.ENA
ld => q[3]~reg0.ENA
ld => q[2]~reg0.ENA
ld => q[1]~reg0.ENA
ld => q[0]~reg0.ENA
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clr => q[3]~reg0.ACLR
clr => q[4]~reg0.ACLR
clr => q[5]~reg0.ACLR
clr => q[6]~reg0.ACLR
clr => q[7]~reg0.ACLR
clr => q[8]~reg0.ACLR
clr => q[9]~reg0.ACLR
clr => q[10]~reg0.ACLR
clr => q[11]~reg0.ACLR
clr => q[12]~reg0.ACLR
clr => q[13]~reg0.ACLR
clr => q[14]~reg0.ACLR
clr => q[15]~reg0.ACLR
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pipelined_IITB_RISC|sixteenBitRegister:Reg5
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
ld => q[15]~reg0.ENA
ld => q[14]~reg0.ENA
ld => q[13]~reg0.ENA
ld => q[12]~reg0.ENA
ld => q[11]~reg0.ENA
ld => q[10]~reg0.ENA
ld => q[9]~reg0.ENA
ld => q[8]~reg0.ENA
ld => q[7]~reg0.ENA
ld => q[6]~reg0.ENA
ld => q[5]~reg0.ENA
ld => q[4]~reg0.ENA
ld => q[3]~reg0.ENA
ld => q[2]~reg0.ENA
ld => q[1]~reg0.ENA
ld => q[0]~reg0.ENA
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clr => q[3]~reg0.ACLR
clr => q[4]~reg0.ACLR
clr => q[5]~reg0.ACLR
clr => q[6]~reg0.ACLR
clr => q[7]~reg0.ACLR
clr => q[8]~reg0.ACLR
clr => q[9]~reg0.ACLR
clr => q[10]~reg0.ACLR
clr => q[11]~reg0.ACLR
clr => q[12]~reg0.ACLR
clr => q[13]~reg0.ACLR
clr => q[14]~reg0.ACLR
clr => q[15]~reg0.ACLR
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pipelined_IITB_RISC|sixteenBitRegister:Reg6
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
ld => q[15]~reg0.ENA
ld => q[14]~reg0.ENA
ld => q[13]~reg0.ENA
ld => q[12]~reg0.ENA
ld => q[11]~reg0.ENA
ld => q[10]~reg0.ENA
ld => q[9]~reg0.ENA
ld => q[8]~reg0.ENA
ld => q[7]~reg0.ENA
ld => q[6]~reg0.ENA
ld => q[5]~reg0.ENA
ld => q[4]~reg0.ENA
ld => q[3]~reg0.ENA
ld => q[2]~reg0.ENA
ld => q[1]~reg0.ENA
ld => q[0]~reg0.ENA
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clr => q[3]~reg0.ACLR
clr => q[4]~reg0.ACLR
clr => q[5]~reg0.ACLR
clr => q[6]~reg0.ACLR
clr => q[7]~reg0.ACLR
clr => q[8]~reg0.ACLR
clr => q[9]~reg0.ACLR
clr => q[10]~reg0.ACLR
clr => q[11]~reg0.ACLR
clr => q[12]~reg0.ACLR
clr => q[13]~reg0.ACLR
clr => q[14]~reg0.ACLR
clr => q[15]~reg0.ACLR
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pipelined_IITB_RISC|sixteenBitRegister:Reg7
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
ld => q[15]~reg0.ENA
ld => q[14]~reg0.ENA
ld => q[13]~reg0.ENA
ld => q[12]~reg0.ENA
ld => q[11]~reg0.ENA
ld => q[10]~reg0.ENA
ld => q[9]~reg0.ENA
ld => q[8]~reg0.ENA
ld => q[7]~reg0.ENA
ld => q[6]~reg0.ENA
ld => q[5]~reg0.ENA
ld => q[4]~reg0.ENA
ld => q[3]~reg0.ENA
ld => q[2]~reg0.ENA
ld => q[1]~reg0.ENA
ld => q[0]~reg0.ENA
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clr => q[3]~reg0.ACLR
clr => q[4]~reg0.ACLR
clr => q[5]~reg0.ACLR
clr => q[6]~reg0.ACLR
clr => q[7]~reg0.ACLR
clr => q[8]~reg0.ACLR
clr => q[9]~reg0.ACLR
clr => q[10]~reg0.ACLR
clr => q[11]~reg0.ACLR
clr => q[12]~reg0.ACLR
clr => q[13]~reg0.ACLR
clr => q[14]~reg0.ACLR
clr => q[15]~reg0.ACLR
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pipelined_IITB_RISC|UpdatePC:PCUpdate
PC[0] => Add0.IN32
PC[0] => PC_new.DATAB
PC[1] => Add0.IN31
PC[1] => PC_new.DATAB
PC[2] => Add0.IN30
PC[2] => PC_new.DATAB
PC[3] => Add0.IN29
PC[3] => PC_new.DATAB
PC[4] => Add0.IN28
PC[4] => PC_new.DATAB
PC[5] => Add0.IN27
PC[5] => PC_new.DATAB
PC[6] => Add0.IN26
PC[6] => PC_new.DATAB
PC[7] => Add0.IN25
PC[7] => PC_new.DATAB
PC[8] => Add0.IN24
PC[8] => PC_new.DATAB
PC[9] => Add0.IN23
PC[9] => PC_new.DATAB
PC[10] => Add0.IN22
PC[10] => PC_new.DATAB
PC[11] => Add0.IN21
PC[11] => PC_new.DATAB
PC[12] => Add0.IN20
PC[12] => PC_new.DATAB
PC[13] => Add0.IN19
PC[13] => PC_new.DATAB
PC[14] => Add0.IN18
PC[14] => PC_new.DATAB
PC[15] => Add0.IN17
PC[15] => PC_new.DATAB
PC_change => PC_new.OUTPUTSELECT
PC_change => PC_new.OUTPUTSELECT
PC_change => PC_new.OUTPUTSELECT
PC_change => PC_new.OUTPUTSELECT
PC_change => PC_new.OUTPUTSELECT
PC_change => PC_new.OUTPUTSELECT
PC_change => PC_new.OUTPUTSELECT
PC_change => PC_new.OUTPUTSELECT
PC_change => PC_new.OUTPUTSELECT
PC_change => PC_new.OUTPUTSELECT
PC_change => PC_new.OUTPUTSELECT
PC_change => PC_new.OUTPUTSELECT
PC_change => PC_new.OUTPUTSELECT
PC_change => PC_new.OUTPUTSELECT
PC_change => PC_new.OUTPUTSELECT
PC_change => PC_new.OUTPUTSELECT
PC_new[0] <= PC_new.DB_MAX_OUTPUT_PORT_TYPE
PC_new[1] <= PC_new.DB_MAX_OUTPUT_PORT_TYPE
PC_new[2] <= PC_new.DB_MAX_OUTPUT_PORT_TYPE
PC_new[3] <= PC_new.DB_MAX_OUTPUT_PORT_TYPE
PC_new[4] <= PC_new.DB_MAX_OUTPUT_PORT_TYPE
PC_new[5] <= PC_new.DB_MAX_OUTPUT_PORT_TYPE
PC_new[6] <= PC_new.DB_MAX_OUTPUT_PORT_TYPE
PC_new[7] <= PC_new.DB_MAX_OUTPUT_PORT_TYPE
PC_new[8] <= PC_new.DB_MAX_OUTPUT_PORT_TYPE
PC_new[9] <= PC_new.DB_MAX_OUTPUT_PORT_TYPE
PC_new[10] <= PC_new.DB_MAX_OUTPUT_PORT_TYPE
PC_new[11] <= PC_new.DB_MAX_OUTPUT_PORT_TYPE
PC_new[12] <= PC_new.DB_MAX_OUTPUT_PORT_TYPE
PC_new[13] <= PC_new.DB_MAX_OUTPUT_PORT_TYPE
PC_new[14] <= PC_new.DB_MAX_OUTPUT_PORT_TYPE
PC_new[15] <= PC_new.DB_MAX_OUTPUT_PORT_TYPE


|Pipelined_IITB_RISC|oneBitRegister:CarryFlag
d => q~reg0.DATAIN
ld => q~reg0.ENA
clr => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pipelined_IITB_RISC|oneBitRegister:ZeroFlag
d => q~reg0.DATAIN
ld => q~reg0.ENA
clr => q~reg0.ACLR
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pipelined_IITB_RISC|CheckStall:StallCondition
id_stall => interface1.IN1
rr_stall => interface1.IN0
ex_stall => interface1.IN1
ex_stall => interface3.IN1
ma_stall => interface1.IN0
wb_stall => interface1.IN1
wb_stall => interface5.DATAIN
interface1 <= interface1.DB_MAX_OUTPUT_PORT_TYPE
interface2 <= interface2.DB_MAX_OUTPUT_PORT_TYPE
interface3 <= interface3.DB_MAX_OUTPUT_PORT_TYPE
interface4 <= interface1.DB_MAX_OUTPUT_PORT_TYPE
interface5 <= wb_stall.DB_MAX_OUTPUT_PORT_TYPE


|Pipelined_IITB_RISC|oneBitModifiedRegister:Val_EX
d => q~reg0.DATAIN
ld => q~reg0.ENA
clr => q~reg0.PRESET
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pipelined_IITB_RISC|oneBitModifiedRegister:Val_MA
d => q~reg0.DATAIN
ld => q~reg0.ENA
clr => q~reg0.PRESET
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Pipelined_IITB_RISC|oneBitModifiedRegister:Val_WB
d => q~reg0.DATAIN
ld => q~reg0.ENA
clr => q~reg0.PRESET
clk => q~reg0.CLK
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


