<epsilon> 0
fig 1
. 2
4 3
shows 4
a 10
conventional 11
cmos 12
gate 13
array 14
for 9
a 5
basic 6
cell 7
layout 8
. 15
