# 1 "arch/arm/boot/dts/imx6sll-kobo-clarahd.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/imx6sll-kobo-clarahd.dts"
# 17 "arch/arm/boot/dts/imx6sll-kobo-clarahd.dts"
/dts-v1/;

# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 1
# 13 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 14 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 2
# 20 "arch/arm/boot/dts/imx6sll-kobo-clarahd.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 21 "arch/arm/boot/dts/imx6sll-kobo-clarahd.dts" 2
# 1 "arch/arm/boot/dts/imx6sll.dtsi" 1







# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/imx6sll-clock.h" 1
# 9 "arch/arm/boot/dts/imx6sll.dtsi" 2

# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 11 "arch/arm/boot/dts/imx6sll.dtsi" 2
# 1 "arch/arm/boot/dts/imx6sll-pinfunc.h" 1
# 12 "arch/arm/boot/dts/imx6sll.dtsi" 2

/ {
 #address-cells = <1>;
 #size-cells = <1>;

 aliases {
  gpio0 = &gpio1;
  gpio1 = &gpio2;
  gpio2 = &gpio3;
  gpio3 = &gpio4;
  gpio4 = &gpio5;
  gpio5 = &gpio6;
  i2c0 = &i2c1;
  i2c1 = &i2c2;
  i2c2 = &i2c3;
  mmc0 = &usdhc1;
  mmc1 = &usdhc2;
  mmc2 = &usdhc3;
  serial0 = &uart1;
  serial1 = &uart2;
  serial2 = &uart3;
  serial3 = &uart4;
  serial4 = &uart5;
  spi0 = &ecspi1;
  spi1 = &ecspi2;
  spi3 = &ecspi3;
  spi4 = &ecspi4;
  usbphy0 = &usbphy1;
  usbphy1 = &usbphy2;
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu0: cpu@0 {
   compatible = "arm,cortex-a9";
   device_type = "cpu";
   reg = <0>;
   next-level-cache = <&L2>;
   operating-points = <

    996000 1275000
    792000 1175000
    396000 1075000
    198000 975000
   >;
   fsl,soc-operating-points = <

    996000 1175000
    792000 1175000
    396000 1175000
    198000 1175000
   >;
   clock-latency = <61036>;
   #cooling-cells = <2>;
   fsl,low-power-run;
   clocks = <&clks 73>,
     <&clks 37>,
     <&clks 51>,
     <&clks 52>,
     <&clks 24>,
     <&clks 10>,
     <&clks 17>,
     <&clks 3>;
   clock-names = "arm", "pll2_pfd2_396m", "step",
          "pll1_sw", "pll1_sys", "pll1", "pll1_bypass",
          "pll1_bypass_src";
   nvmem-cells = <&cpu_speed_grade>;
   nvmem-cell-names = "speed_grade";
  };
 };

 ckil: clock-ckil {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <32768>;
  clock-output-names = "ckil";
 };

 osc: clock-osc-24m {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <24000000>;
  clock-output-names = "osc";
 };

 ipp_di0: clock-ipp-di0 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <0>;
  clock-output-names = "ipp_di0";
 };

 ipp_di1: clock-ipp-di1 {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <0>;
  clock-output-names = "ipp_di1";
 };

 soc {
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "simple-bus";
  interrupt-parent = <&gpc>;
  ranges;

  busfreq {
   compatible = "fsl,imx_busfreq";
   clocks = <&clks 37>, <&clks 47>,
     <&clks 25>, <&clks 73>,
     <&clks 26>, <&clks 74>,
     <&clks 55>, <&clks 77>,
     <&clks 57>, <&clks 2>,
     <&clks 80>, <&clks 79>,
     <&clks 75>, <&clks 56>,
     <&clks 76>, <&clks 58>,
     <&clks 51>, <&clks 131>, <&clks 3>,
     <&clks 17>, <&clks 24>, <&clks 52>,
     <&clks 10>;
   clock-names = "pll2_pfd2_396m", "pll2_198m", "pll2_bus", "arm", "pll3_usb_otg",
          "periph", "periph_pre", "periph_clk2", "periph_clk2_sel", "osc",
          "ahb", "ocram", "periph2", "periph2_pre", "periph2_clk2", "periph2_clk2_sel",
          "step", "mmdc", "pll1_bypass_src", "pll1_bypass", "pll1_sys", "pll1_sw", "pll1";
   fsl,max_ddr_freq = <400000000>;
  };

  ocrams: sram@900000 {
   compatible = "fsl,lpm-sram";
   reg = <0x900000 0x4000>;
  };

  ocrams_ddr: sram@904000 {
   compatible = "fsl,ddr-lpm-sram";
   reg = <0x904000 0x1000>;
  };

  ocram: sram@905000 {
   compatible = "mmio-sram";
   reg = <0x905000 0x1B000>;
  };

  ocram_optee: sram@918000 {
   compatible = "fsl,optee-lpm-sram";
   reg = <0x918000 0x8000>;
   overw_reg = <&ocram 0x905000 0x13000>;
  };

  intc: interrupt-controller@a01000 {
   compatible = "arm,cortex-a9-gic";
   #interrupt-cells = <3>;
   interrupt-controller;
   reg = <0x00a01000 0x1000>,
         <0x00a00100 0x100>;
   interrupt-parent = <&intc>;
  };

  L2: cache-controller@a02000 {
   compatible = "arm,pl310-cache";
   reg = <0x00a02000 0x1000>;
   interrupts = <0 92 4>;
   cache-unified;
   cache-level = <2>;
   arm,tag-latency = <4 2 3>;
   arm,data-latency = <4 2 3>;
  };

  aips1: bus@2000000 {
   compatible = "fsl,aips-bus", "simple-bus";
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x02000000 0x100000>;
   ranges;

   spba: spba-bus@2000000 {
    compatible = "fsl,spba-bus", "simple-bus";
    #address-cells = <1>;
    #size-cells = <1>;
    reg = <0x02000000 0x40000>;
    ranges;

    spdif: spdif@2004000 {
     compatible = "fsl,imx6sl-spdif", "fsl,imx35-spdif";
     reg = <0x02004000 0x4000>;
     interrupts = <0 52 4>;
     dmas = <&sdma 14 18 0>, <&sdma 15 18 0>;
     dma-names = "rx", "tx";
     clocks = <&clks 144>,
       <&clks 2>,
       <&clks 143>,
       <&clks 0>,
       <&clks 0>,
       <&clks 0>,
       <&clks 81>,
       <&clks 0>,
       <&clks 0>,
       <&clks 142>;
     clock-names = "core", "rxtx0",
            "rxtx1", "rxtx2",
            "rxtx3", "rxtx4",
            "rxtx5", "rxtx6",
            "rxtx7", "dma";
     status = "disabled";
    };

    ecspi1: spi@2008000 {
     compatible ="fsl,imx6ul-ecspi";
     reg = <0x02008000 0x4000>;
     interrupts = <0 31 4>;
     dmas = <&sdma 3 7 1>, <&sdma 4 7 2>;
     dma-names = "rx", "tx";
     clocks = <&clks 106>,
       <&clks 106>;
     clock-names = "ipg", "per";
     status = "disabled";
    };

    ecspi2: spi@200c000 {
     compatible = "fsl,imx6ul-ecspi";
     reg = <0x0200c000 0x4000>;
     interrupts = <0 32 4>;
     dmas = <&sdma 5 7 1>, <&sdma 6 7 2>;
     dma-names = "rx", "tx";
     clocks = <&clks 107>,
       <&clks 107>;
     clock-names = "ipg", "per";
     status = "disabled";
    };

    ecspi3: spi@2010000 {
     compatible = "fsl,imx6ul-ecspi";
     reg = <0x02010000 0x4000>;
     interrupts = <0 33 4>;
     dmas = <&sdma 7 7 1>, <&sdma 8 7 2>;
     dma-names = "rx", "tx";
     clocks = <&clks 108>,
       <&clks 108>;
     clock-names = "ipg", "per";
     status = "disabled";
    };

    ecspi4: spi@2014000 {
     compatible = "fsl,imx6ul-ecspi";
     reg = <0x02014000 0x4000>;
     interrupts = <0 34 4>;
     dmas = <&sdma 9 7 1>, <&sdma 10 7 2>;
     dma-names = "rx", "tx";
     clocks = <&clks 109>,
       <&clks 109>;
     clock-names = "ipg", "per";
     status = "disabled";
    };

    uart4: serial@2018000 {
     compatible = "fsl,imx6sl-uart", "fsl,imx6q-uart",
           "fsl,imx21-uart";
     reg = <0x02018000 0x4000>;
     interrupts = <0 29 4>;
     dmas = <&sdma 31 4 0>, <&sdma 32 4 0>;
     dma-names = "rx", "tx";
     clocks = <&clks 112>,
       <&clks 113>;
     clock-names = "ipg", "per";
     status = "disabled";
    };

    uart1: serial@2020000 {
     compatible = "fsl,imx6sl-uart", "fsl,imx6q-uart",
           "fsl,imx21-uart";
     reg = <0x02020000 0x4000>;
     interrupts = <0 26 4>;
     dmas = <&sdma 25 4 0>, <&sdma 26 4 0>;
     dma-names = "rx", "tx";
     clocks = <&clks 151>,
       <&clks 152>;
     clock-names = "ipg", "per";
     status = "disabled";
    };

    uart2: serial@2024000 {
     compatible = "fsl,imx6sl-uart", "fsl,imx6q-uart",
           "fsl,imx21-uart";
     reg = <0x02024000 0x4000>;
     interrupts = <0 27 4>;
     dmas = <&sdma 27 4 0>, <&sdma 28 4 0>;
     dma-names = "rx", "tx";
     clocks = <&clks 104>,
       <&clks 105>;
     clock-names = "ipg", "per";
     status = "disabled";
    };

    ssi1: ssi@2028000 {
     compatible = "fsl,imx6sl-ssi", "fsl,imx51-ssi";
     reg = <0x02028000 0x4000>;
     interrupts = <0 46 4>;
     dmas = <&sdma 37 22 0>, <&sdma 38 22 0>;
     dma-names = "rx", "tx";
     fsl,fifo-depth = <15>;
     clocks = <&clks 146>,
       <&clks 145>;
     clock-names = "ipg", "baud";
     status = "disabled";
    };

    ssi2: ssi@202c000 {
     compatible = "fsl,imx6sl-ssi", "fsl,imx51-ssi";
     reg = <0x0202c000 0x4000>;
     interrupts = <0 47 4>;
     dmas = <&sdma 41 22 0>, <&sdma 42 22 0>;
     dma-names = "rx", "tx";
     fsl,fifo-depth = <15>;
     clocks = <&clks 148>,
       <&clks 147>;
     clock-names = "ipg", "baud";
     status = "disabled";
    };

    ssi3: ssi@2030000 {
     compatible = "fsl,imx6sl-ssi", "fsl,imx51-ssi";
     reg = <0x02030000 0x4000>;
     interrupts = <0 48 4>;
     dmas = <&sdma 45 22 0>, <&sdma 46 22 0>;
     dma-names = "rx", "tx";
     fsl,fifo-depth = <15>;
     clocks = <&clks 150>,
       <&clks 149>;
     clock-names = "ipg", "baud";
     status = "disabled";
    };

    uart3: serial@2034000 {
     compatible = "fsl,imx6sl-uart", "fsl,imx6q-uart",
           "fsl,imx21-uart";
     reg = <0x02034000 0x4000>;
     interrupts = <0 28 4>;
     dmas = <&sdma 29 4 0>, <&sdma 30 4 0>;
     dma-name = "rx", "tx";
     clocks = <&clks 110>,
       <&clks 111>;
     clock-names = "ipg", "per";
     status = "disabled";
    };
   };

   pwm1: pwm@2080000 {
    compatible = "fsl,imx6sll-pwm", "fsl,imx27-pwm";
    reg = <0x02080000 0x4000>;
    interrupts = <0 83 4>;
    clocks = <&clks 134>,
      <&clks 134>;
    clock-names = "ipg", "per";
    #pwm-cells = <3>;
   };

   pwm2: pwm@2084000 {
    compatible = "fsl,imx6sll-pwm", "fsl,imx27-pwm";
    reg = <0x02084000 0x4000>;
    interrupts = <0 84 4>;
    clocks = <&clks 135>,
      <&clks 135>;
    clock-names = "ipg", "per";
    #pwm-cells = <3>;
   };

   pwm3: pwm@2088000 {
    compatible = "fsl,imx6sll-pwm", "fsl,imx27-pwm";
    reg = <0x02088000 0x4000>;
    interrupts = <0 85 4>;
    clocks = <&clks 136>,
      <&clks 136>;
    clock-names = "ipg", "per";
    #pwm-cells = <3>;
   };

   pwm4: pwm@208c000 {
    compatible = "fsl,imx6sll-pwm", "fsl,imx27-pwm";
    reg = <0x0208c000 0x4000>;
    interrupts = <0 86 4>;
    clocks = <&clks 137>,
      <&clks 137>;
    clock-names = "ipg", "per";
    #pwm-cells = <3>;
   };

   gpt1: timer@2098000 {
    compatible = "fsl,imx6sl-gpt";
    reg = <0x02098000 0x4000>;
    interrupts = <0 55 4>;
    clocks = <&clks 116>,
      <&clks 117>;
    clock-names = "ipg", "per";
   };

   gpio1: gpio@209c000 {
    compatible = "fsl,imx6sll-gpio", "fsl,imx35-gpio";
    reg = <0x0209c000 0x4000>;
    interrupts = <0 66 4>,
          <0 67 4>;
    clocks = <&clks 173>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    gpio-ranges = <&iomuxc 0 94 7>, <&iomuxc 7 25 25>;
   };

   gpio2: gpio@20a0000 {
    compatible = "fsl,imx6sll-gpio", "fsl,imx35-gpio";
    reg = <0x020a0000 0x4000>;
    interrupts = <0 68 4>,
          <0 69 4>;
    clocks = <&clks 174>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    gpio-ranges = <&iomuxc 0 50 32>;
   };

   gpio3: gpio@20a4000 {
    compatible = "fsl,imx6sll-gpio", "fsl,imx35-gpio";
    reg = <0x020a4000 0x4000>;
    interrupts = <0 70 4>,
          <0 71 4>;
    clocks = <&clks 175>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    gpio-ranges = <&iomuxc 0 82 12>, <&iomuxc 12 103 4>,
           <&iomuxc 16 101 2>, <&iomuxc 18 5 1>,
           <&iomuxc 21 6 11>;
   };

   gpio4: gpio@20a8000 {
    compatible = "fsl,imx6sll-gpio", "fsl,imx35-gpio";
    reg = <0x020a8000 0x4000>;
    interrupts = <0 72 4>,
          <0 73 4>;
    clocks = <&clks 176>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    gpio-ranges = <&iomuxc 0 17 8>, <&iomuxc 8 107 8>,
           <&iomuxc 16 151 1>, <&iomuxc 17 149 1>,
           <&iomuxc 18 146 1>, <&iomuxc 19 144 1>,
           <&iomuxc 20 142 1>, <&iomuxc 21 143 1>,
           <&iomuxc 22 150 1>, <&iomuxc 23 148 1>,
           <&iomuxc 24 147 1>, <&iomuxc 25 145 1>,
           <&iomuxc 26 152 1>, <&iomuxc 27 125 1>,
           <&iomuxc 28 131 1>, <&iomuxc 29 134 1>,
           <&iomuxc 30 129 1>, <&iomuxc 31 133 1>;
   };

   gpio5: gpio@20ac000 {
    compatible = "fsl,imx6sll-gpio", "fsl,imx35-gpio";
    reg = <0x020ac000 0x4000>;
    interrupts = <0 74 4>,
          <0 75 4>;
    clocks = <&clks 177>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    gpio-ranges = <&iomuxc 0 135 1>, <&iomuxc 1 128 1>,
           <&iomuxc 2 132 1>, <&iomuxc 3 130 1>,
           <&iomuxc 4 127 1>, <&iomuxc 5 126 1>,
           <&iomuxc 6 120 1>, <&iomuxc 7 123 1>,
           <&iomuxc 8 118 1>, <&iomuxc 9 122 1>,
           <&iomuxc 10 124 1>, <&iomuxc 11 117 1>,
           <&iomuxc 12 121 1>, <&iomuxc 13 119 1>,
           <&iomuxc 14 116 1>, <&iomuxc 15 115 1>,
           <&iomuxc 16 140 2>, <&iomuxc 18 136 1>,
           <&iomuxc 19 138 1>, <&iomuxc 20 139 1>,
           <&iomuxc 21 137 1>;
   };

   gpio6: gpio@20b0000 {
    compatible = "fsl,imx6sll-gpio", "fsl,imx35-gpio";
    reg = <0x020b0000 0x4000>;
    interrupts = <0 76 4>,
          <0 77 4>;
    clocks = <&clks 178>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   kpp: keypad@20b8000 {
    compatible = "fsl,imx6sll-kpp", "fsl,imx21-kpp";
    reg = <0x020b8000 0x4000>;
    interrupts = <0 82 4>;
    clocks = <&clks 140>;
    status = "disabled";
   };

   wdog1: watchdog@20bc000 {
    compatible = "fsl,imx6sll-wdt", "fsl,imx21-wdt";
    reg = <0x020bc000 0x4000>;
    interrupts = <0 80 4>;
    clocks = <&clks 130>;
   };

   wdog2: watchdog@20c0000 {
    compatible = "fsl,imx6sll-wdt", "fsl,imx21-wdt";
    reg = <0x020c0000 0x4000>;
    interrupts = <0 81 4>;
    clocks = <&clks 141>;
    status = "disabled";
   };

   clks: clock-controller@20c4000 {
    compatible = "fsl,imx6sll-ccm";
    reg = <0x020c4000 0x4000>;
    interrupts = <0 87 4>,
          <0 88 4>;
    #clock-cells = <1>;
    clocks = <&ckil>, <&osc>, <&ipp_di0>, <&ipp_di1>;
    clock-names = "ckil", "osc", "ipp_di0", "ipp_di1";

    assigned-clocks = <&clks 59>;
    assigned-clock-parents = <&clks 2>;
   };

   anatop: anatop@20c8000 {
    compatible = "fsl,imx6sll-anatop",
          "fsl,imx6q-anatop",
          "syscon", "simple-mfd";
    reg = <0x020c8000 0x4000>;
    interrupts = <0 49 4>,
          <0 54 4>,
          <0 127 4>;
    #address-cells = <1>;
    #size-cells = <0>;

    reg_3p0: regulator-3p0@20c8120 {
     compatible = "fsl,anatop-regulator";
     reg = <0x20c8120>;
     regulator-name = "vdd3p0";
     regulator-min-microvolt = <2625000>;
     regulator-max-microvolt = <3400000>;
     anatop-reg-offset = <0x120>;
     anatop-vol-bit-shift = <8>;
     anatop-vol-bit-width = <5>;
     anatop-min-bit-val = <0>;
     anatop-min-voltage = <2625000>;
     anatop-max-voltage = <3400000>;
     anatop-enable-bit = <0>;
    };

    tempmon: temperature-sensor {
     compatible = "fsl,imx6sll-tempmon", "fsl,imx6sx-tempmon";
     interrupts = <0 49 4>;
     interrupt-parent = <&gpc>;
     fsl,tempmon = <&anatop>;
     nvmem-cells = <&tempmon_calib>, <&tempmon_temp_grade>;
     nvmem-cell-names = "calib", "temp_grade";
     clocks = <&clks 26>;
    };
   };

   usbphy1: usb-phy@20c9000 {
    compatible = "fsl,imx6sll-usbphy", "fsl,imx6ul-usbphy",
      "fsl,imx23-usbphy";
    reg = <0x020c9000 0x1000>;
    interrupts = <0 40 4>;
    clocks = <&clks 31>;
    phy-3p0-supply = <&reg_3p0>;
    fsl,anatop = <&anatop>;
   };

   usbphy2: usb-phy@20ca000 {
    compatible = "fsl,imx6sll-usbphy", "fsl,imx6ul-usbphy",
      "fsl,imx23-usbphy";
    reg = <0x020ca000 0x1000>;
    interrupts = <0 41 4>;
    clocks = <&clks 32>;
    phy-reg_3p0-supply = <&reg_3p0>;
    fsl,anatop = <&anatop>;
   };

   snvs: snvs@20cc000 {
    compatible = "fsl,sec-v4.0-mon", "syscon", "simple-mfd";
    reg = <0x020cc000 0x4000>;

    snvs_rtc: snvs-rtc-lp {
     compatible = "fsl,sec-v4.0-mon-rtc-lp";
     regmap = <&snvs>;
     offset = <0x34>;
     interrupts = <0 19 4>,
           <0 20 4>;
    };

    snvs_poweroff: snvs-poweroff {
     compatible = "syscon-poweroff";
     regmap = <&snvs>;
     offset = <0x38>;
     mask = <0x61>;
     status = "disabled";
    };

    snvs_pwrkey: snvs-powerkey {
     compatible = "fsl,sec-v4.0-pwrkey";
     regmap = <&snvs>;
     interrupts = <0 4 4>;
     linux,keycode = <116>;
     wakeup-source;
     status = "disabled";
    };
   };

   src: reset-controller@20d8000 {
    compatible = "fsl,imx6sll-src", "fsl,imx51-src";
    reg = <0x020d8000 0x4000>;
    interrupts = <0 91 4>,
          <0 96 4>;
    #reset-cells = <1>;
   };

   gpc: interrupt-controller@20dc000 {
    compatible = "fsl,imx6sll-gpc", "fsl,imx6q-gpc";
    reg = <0x020dc000 0x4000>;
    interrupt-controller;
    #interrupt-cells = <3>;
    interrupts = <0 89 4>;
    interrupt-parent = <&intc>;
    fsl,mf-mix-wakeup-irq = <0x7c00000 0x7d00 0x0 0x1400640>;
   };

   iomuxc: pinctrl@20e0000 {
    compatible = "fsl,imx6sll-iomuxc";
    reg = <0x020e0000 0x4000>;
   };

   gpr: iomuxc-gpr@20e4000 {
    compatible = "fsl,imx6sll-iomuxc-gpr",
          "fsl,imx6q-iomuxc-gpr", "syscon";
    reg = <0x020e4000 0x4000>;
   };

   csi: csi@20e8000 {
    compatible = "fsl,imx6sll-csi", "fsl,imx6s-csi";
    reg = <0x020e8000 0x4000>;
    interrupts = <0 7 4>;
    clocks = <&clks 0>,
      <&clks 118>,
      <&clks 0>;
    clock-names = "disp-axi", "csi_mclk", "disp_dcic";
    status = "disabled";
   };

   sdma: dma-controller@20ec000 {
    compatible = "fsl,imx6ul-sdma", "fsl,imx35-sdma";
    reg = <0x020ec000 0x4000>;
    interrupts = <0 2 4>;
    clocks = <&clks 81>,
      <&clks 139>;
    clock-names = "ipg", "ahb";
    #dma-cells = <3>;
    iram = <&ocram>;
    fsl,sdma-ram-script-name = "imx/sdma/sdma-imx6q.bin";
   };

   pxp: pxp@20f0000 {
    compatible = "fsl,imx6ull-pxp-dma", "fsl,imx7d-pxp-dma";
    reg = <0x20f0000 0x4000>;
    interrupts = <0 98 4>,
     <0 102 4>;
    clocks = <&clks 0>,
      <&clks 124>;
    clock-names = "pxp_ipg", "pxp_axi";
    status = "disabled";
   };

   epdc: epdc@20f4000 {
    compatible = "fsl,imx6sll-epdc", "fsl,imx7d-epdc";
    reg = <0x20f4000 0x4000>;
    interrupts = <0 97 4>;
    clocks = <&clks 127>,
      <&clks 128>,
      <&clks 0>;
    clock-names = "epdc_axi", "epdc_pix", "epdc_ahb";
    status = "disabled";
   };

   lcdif: lcd-controller@20f8000 {
    compatible = "fsl,imx6sll-lcdif", "fsl,imx28-lcdif";
    reg = <0x020f8000 0x4000>;
    interrupts = <0 39 4>;
    clocks = <&clks 129>,
      <&clks 123>,
      <&clks 0>;
    clock-names = "pix", "axi", "disp_axi";
    status = "disabled";
   };

   dcp: crypto@20fc000 {
    compatible = "fsl,imx28-dcp";
    reg = <0x020fc000 0x4000>;
    interrupts = <0 99 4>,
          <0 100 4>,
          <0 101 4>;
    clocks = <&clks 103>;
    clock-names = "dcp";
   };
  };

  aips2: bus@2100000 {
   compatible = "fsl,aips-bus", "simple-bus";
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x02100000 0x100000>;
   ranges;

   usbotg1: usb@2184000 {
    compatible = "fsl,imx6sll-usb", "fsl,imx6ul-usb",
      "fsl,imx27-usb";
    reg = <0x02184000 0x200>;
    interrupts = <0 43 4>;
    clocks = <&clks 153>;
    fsl,usbphy = <&usbphy1>;
    fsl,usbmisc = <&usbmisc 0>;
    fsl,anatop = <&anatop>;
    ahb-burst-config = <0x0>;
    tx-burst-size-dword = <0x10>;
    rx-burst-size-dword = <0x10>;
    status = "disabled";
   };

   usbotg2: usb@2184200 {
    compatible = "fsl,imx6sll-usb", "fsl,imx6ul-usb",
      "fsl,imx27-usb";
    reg = <0x02184200 0x200>;
    interrupts = <0 42 4>;
    clocks = <&clks 153>;
    fsl,usbphy = <&usbphy2>;
    fsl,usbmisc = <&usbmisc 1>;
    ahb-burst-config = <0x0>;
    tx-burst-size-dword = <0x10>;
    rx-burst-size-dword = <0x10>;
    status = "disabled";
   };

   usbmisc: usbmisc@2184800 {
    #index-cells = <1>;
    compatible = "fsl,imx6sll-usbmisc", "fsl,imx6ul-usbmisc",
      "fsl,imx6q-usbmisc";
    reg = <0x02184800 0x200>;
   };

   usdhc1: mmc@2190000 {
    compatible = "fsl,imx6sll-usdhc", "fsl,imx7d-usdhc";
    reg = <0x02190000 0x4000>;
    interrupts = <0 22 4>;
    clocks = <&clks 154>,
      <&clks 154>,
      <&clks 154>;
    clock-names = "ipg", "ahb", "per";
    bus-width = <4>;
    fsl,tuning-step = <2>;
    fsl,tuning-start-tap = <20>;
    status = "disabled";
   };

   usdhc2: mmc@2194000 {
    compatible = "fsl,imx6sll-usdhc", "fsl,imx7d-usdhc";
    reg = <0x02194000 0x4000>;
    interrupts = <0 23 4>;
    clocks = <&clks 155>,
      <&clks 155>,
      <&clks 155>;
    clock-names = "ipg", "ahb", "per";
    bus-width = <4>;
    fsl,tuning-step = <2>;
    fsl,tuning-start-tap = <20>;
    status = "disabled";
   };

   usdhc3: mmc@2198000 {
    compatible = "fsl,imx6sll-usdhc", "fsl,imx7d-usdhc";
    reg = <0x02198000 0x4000>;
    interrupts = <0 24 4>;
    clocks = <&clks 156>,
      <&clks 156>,
      <&clks 156>;
    clock-names = "ipg", "ahb", "per";
    bus-width = <4>;
    fsl,tuning-step = <2>;
    fsl,tuning-start-tap = <20>;
    status = "disabled";
   };

   i2c1: i2c@21a0000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx6sll-i2c", "fsl,imx21-i2c";
    reg = <0x021a0000 0x4000>;
    interrupts = <0 36 4>;
    clocks = <&clks 119>;
    status = "disabled";
   };

   i2c2: i2c@21a4000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx6sll-i2c", "fsl,imx21-i2c";
    reg = <0x021a4000 0x4000>;
    interrupts = <0 37 4>;
    clocks = <&clks 120>;
    status = "disabled";
   };

   i2c3: i2c@21a8000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx6sll-i2c", "fsl,imx21-i2c";
    reg = <0x021a8000 0x4000>;
    interrupts = <0 38 4>;
    clocks = <&clks 121>;
    status = "disabled";
   };

   mmdc: memory-controller@21b0000 {
    compatible = "fsl,imx6sll-mmdc", "fsl,imx6q-mmdc";
    reg = <0x021b0000 0x4000>;
    clocks = <&clks 132>;
   };

   rngb: rng@21b4000 {
    compatible = "fsl,imx6sll-rngb", "fsl,imx25-rngb";
    reg = <0x021b4000 0x4000>;
    interrupts = <0 5 4>;
    clocks = <&clks 0>;
   };

   ocotp: efuse@21bc000 {
    #address-cells = <1>;
    #size-cells = <1>;
    compatible = "fsl,imx6sll-ocotp", "syscon";
    reg = <0x021bc000 0x4000>;
    clocks = <&clks 122>;

    cpu_speed_grade: speed-grade@10 {
     reg = <0x10 4>;
    };

    tempmon_calib: calib@38 {
     reg = <0x38 4>;
    };

    tempmon_temp_grade: temp-grade@20 {
     reg = <0x20 4>;
    };
   };

   audmux: audmux@21d8000 {
    compatible = "fsl,imx6sll-audmux", "fsl,imx31-audmux";
    reg = <0x021d8000 0x4000>;
    status = "disabled";
   };

   uart5: serial@21f4000 {
    compatible = "fsl,imx6sll-uart", "fsl,imx6q-uart",
          "fsl,imx21-uart";
    reg = <0x021f4000 0x4000>;
    interrupts = <0 30 4>;
    dmas = <&sdma 33 4 0>, <&sdma 34 4 0>;
    dma-names = "rx", "tx";
    clocks = <&clks 125>,
      <&clks 126>;
    clock-names = "ipg", "per";
    status = "disabled";
   };
  };
 };
};
# 22 "arch/arm/boot/dts/imx6sll-kobo-clarahd.dts" 2
# 1 "arch/arm/boot/dts/e60k02.dtsi" 1
# 16 "arch/arm/boot/dts/e60k02.dtsi"
/ {

 chosen {
  stdout-path = &uart1;
 };

 gpio_keys: gpio-keys {
  compatible = "gpio-keys";

  power {
   label = "Power";
   gpios = <&gpio5 8 1>;
   linux,code = <116>;
   wakeup-source;
  };

  cover {
   label = "Cover";
   gpios = <&gpio5 12 1>;
   linux,code = <0x00>;
   linux,input-type = <0x05>;
   wakeup-source;
  };
 };

 leds: leds {
  compatible = "gpio-leds";

  on {
   label = "e60k02:white:on";
   gpios = <&gpio5 7 1>;
   linux,default-trigger = "timer";
  };
 };

 memory@80000000 {
  device_type = "memory";
  reg = <0x80000000 0x20000000>;
 };

 reg_wifi: regulator-wifi {
  compatible = "regulator-fixed";
  regulator-name = "SD3_SPWR";
  regulator-min-microvolt = <3000000>;
  regulator-max-microvolt = <3000000>;
  gpio = <&gpio4 29 0>;
  enable-active-high;
 };

 wifi_pwrseq: wifi_pwrseq {
  compatible = "mmc-pwrseq-simple";
  post-power-on-delay-ms = <20>;
  reset-gpios = <&gpio5 0 1>;
 };
};


&i2c1 {
 clock-frequency = <100000>;
 status = "okay";

 lm3630a: backlight@36 {
  reg = <0x36>;
  compatible = "ti,lm3630a";
  enable-gpios = <&gpio2 10 0>;

  #address-cells = <1>;
  #size-cells = <0>;

  led@0 {
   reg = <0>;
   led-sources = <0>;
   label = "backlight_warm";
   default-brightness = <0>;
   max-brightness = <255>;
  };

  led@1 {
   reg = <1>;
   led-sources = <1>;
   label = "backlight_cold";
   default-brightness = <0>;
   max-brightness = <255>;
  };
 };
};

&i2c2 {
 clock-frequency = <100000>;
 status = "okay";





};

&i2c3 {
 clock-frequency = <100000>;
 status = "okay";

 ricoh619: pmic@32 {
  compatible = "ricoh,rc5t619";
  reg = <0x32>;
  interrupt-parent = <&gpio5>;
  interrupts = <11 2>;
  system-power-controller;

  regulators {
   dcdc1_reg: DCDC1 {
    regulator-name = "DCDC1";
    regulator-min-microvolt = <300000>;
    regulator-max-microvolt = <1875000>;
    regulator-always-on;
    regulator-boot-on;

    regulator-state-mem {
     regulator-on-in-suspend;
     regulator-suspend-max-microvolt = <900000>;
     regulator-suspend-min-microvolt = <900000>;
    };
   };


   dcdc2_reg: DCDC2 {
    regulator-name = "DCDC2";
    regulator-always-on;
    regulator-boot-on;

    regulator-state-mem {
     regulator-on-in-suspend;
     regulator-suspend-max-microvolt = <3300000>;
     regulator-suspend-min-microvolt = <3300000>;
    };
   };

   dcdc3_reg: DCDC3 {
    regulator-name = "DCDC3";
    regulator-min-microvolt = <300000>;
    regulator-max-microvolt = <1875000>;
    regulator-always-on;
    regulator-boot-on;

    regulator-state-mem {
     regulator-on-in-suspend;
     regulator-suspend-max-microvolt = <1140000>;
     regulator-suspend-min-microvolt = <1140000>;
    };
   };


   dcdc4_reg: DCDC4 {
    regulator-name = "DCDC4";
    regulator-min-microvolt = <1200000>;
    regulator-max-microvolt = <1200000>;
    regulator-always-on;
    regulator-boot-on;

    regulator-state-mem {
     regulator-on-in-suspend;
     regulator-suspend-max-microvolt = <1140000>;
     regulator-suspend-min-microvolt = <1140000>;
    };
   };


   dcdc5_reg: DCDC5 {
    regulator-name = "DCDC5";
    regulator-min-microvolt = <1800000>;
    regulator-max-microvolt = <1800000>;
    regulator-always-on;
    regulator-boot-on;

    regulator-state-mem {
     regulator-on-in-suspend;
     regulator-suspend-max-microvolt = <1700000>;
     regulator-suspend-min-microvolt = <1700000>;
    };
   };


   ldo1_reg: LDO1 {
    regulator-name = "LDO1";
    regulator-boot-on;
   };


   ldo2_reg: LDO2 {
    regulator-name = "LDO2";
    regulator-always-on;
    regulator-boot-on;

    regulator-state-mem {
     regulator-on-in-suspend;
     regulator-suspend-max-microvolt = <3000000>;
     regulator-suspend-min-microvolt = <3000000>;
    };
   };


   ldo3_reg: LDO3 {
    regulator-name = "LDO3";
    regulator-always-on;
    regulator-boot-on;
   };

   ldo4_reg: LDO4 {
    regulator-name = "LDO4";
    regulator-boot-on;
   };


   ldo5_reg: LDO5 {
    regulator-name = "LDO5";
    regulator-always-on;
    regulator-boot-on;
   };


   ldo6_reg: LDO6 {
    regulator-name = "LDO6";
    regulator-always-on;
    regulator-boot-on;
   };


   ldo7_reg: LDO7 {
    regulator-name = "LDO7";
    regulator-always-on;
    regulator-boot-on;
   };


   ldo8_reg: LDO8 {
    regulator-name = "LDO8";
    regulator-min-microvolt = <1800000>;
    regulator-max-microvolt = <1800000>;
    regulator-always-on;
    regulator-boot-on;
   };

   ldo9_reg: LDO9 {
    regulator-name = "LDO9";
    regulator-boot-on;
   };

   ldo10_reg: LDO10 {
    regulator-name = "LDO10";
    regulator-boot-on;
   };

   ldortc1_reg: LDORTC1 {
    regulator-name = "LDORTC1";
    regulator-boot-on;
   };
  };
 };
};

&snvs_rtc {

 status = "disabled";
};

&uart1 {
 status = "okay";
};

&usdhc2 {
 non-removable;
 status = "okay";
};

&usdhc3 {
 vmmc-supply = <&reg_wifi>;
 mmc-pwrseq = <&wifi_pwrseq>;
 cap-power-off-card;
 non-removable;
 status = "okay";
};

&usbotg1 {
 pinctrl-names = "default";
 disable-over-current;
 srp-disable;
 hnp-disable;
 adp-disable;
 status = "okay";
};
# 23 "arch/arm/boot/dts/imx6sll-kobo-clarahd.dts" 2

/ {
 model = "Kobo Clara HD";
 compatible = "kobo,clarahd", "fsl,imx6sll";
};

&clks {
 assigned-clocks = <&clks 44>;
 assigned-clock-rates = <393216000>;
};

&cpu0 {
 arm-supply = <&dcdc3_reg>;
 soc-supply = <&dcdc1_reg>;
};

&gpio_keys {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_gpio_keys>;
};

&i2c1 {
 pinctrl-names = "default","sleep";
 pinctrl-0 = <&pinctrl_i2c1>;
 pinctrl-1 = <&pinctrl_i2c1_sleep>;
};

&i2c2 {
 pinctrl-names = "default","sleep";
 pinctrl-0 = <&pinctrl_i2c2>;
 pinctrl-1 = <&pinctrl_i2c2_sleep>;
};

&i2c3 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_i2c3>;
};

&iomuxc {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_hog>;

 pinctrl_gpio_keys: gpio-keysgrp {
  fsl,pins = <
   0x01D8 0x04A0 0x0000 0x5 0x0 0x17059
   0x01E4 0x04AC 0x0000 0x5 0x0 0x17059
  >;
 };

 pinctrl_hog: hoggrp {
  fsl,pins = <
   0x0118 0x03E0 0x0000 0x5 0x0 0x79
   0x011C 0x03E4 0x0000 0x5 0x0 0x79
   0x0120 0x03E8 0x0000 0x5 0x0 0x79
   0x0124 0x03EC 0x0000 0x5 0x0 0x79
   0x0128 0x03F0 0x0000 0x5 0x0 0x79
   0x012C 0x03F4 0x0000 0x5 0x0 0x79
   0x0130 0x03F8 0x0000 0x5 0x0 0x79
   0x0134 0x03FC 0x0000 0x5 0x0 0x79
   0x0138 0x0400 0x0000 0x5 0x0 0x79
   0x013C 0x0404 0x0000 0x5 0x0 0x79
   0x0140 0x0408 0x0000 0x5 0x0 0x79
   0x0144 0x040C 0x0000 0x5 0x0 0x79
   0x0148 0x0410 0x0000 0x5 0x0 0x79
   0x014C 0x0414 0x0000 0x5 0x0 0x79
   0x0150 0x0418 0x0000 0x5 0x0 0x79
   0x0154 0x041C 0x0000 0x5 0x0 0x79
   0x0158 0x0420 0x0000 0x5 0x0 0x79
   0x015C 0x0424 0x0000 0x5 0x0 0x79
   0x0160 0x0428 0x0000 0x5 0x0 0x79
   0x0164 0x042C 0x0000 0x5 0x0 0x79
   0x0168 0x0430 0x0000 0x5 0x0 0x79
   0x016C 0x0434 0x0000 0x5 0x0 0x79
   0x0170 0x0438 0x0000 0x5 0x0 0x79
   0x0174 0x043C 0x0000 0x5 0x0 0x79
   0x0104 0x03CC 0x0000 0x5 0x0 0x79
   0x0108 0x03D0 0x0000 0x5 0x0 0x79
   0x010C 0x03D4 0x0000 0x5 0x0 0x79
   0x0110 0x03D8 0x0000 0x5 0x0 0x79
   0x0114 0x03DC 0x0000 0x5 0x0 0x79
   0x003C 0x0304 0x0000 0x5 0x0 0x79
   0x0060 0x0328 0x0000 0x5 0x0 0x79
   0x01C0 0x0488 0x0000 0x5 0x0 0x79
   0x004C 0x0314 0x0000 0x5 0x0 0x79
   0x0058 0x0320 0x0000 0x5 0x0 0x79
  >;
 };

 pinctrl_i2c1: i2c1grp {
  fsl,pins = <
   0x019C 0x0464 0x067C 0x0 0x0 0x4001f8b1
   0x01A0 0x0468 0x0680 0x0 0x0 0x4001f8b1
  >;
 };

 pinctrl_i2c1_sleep: i2c1grp-sleep {
  fsl,pins = <
   0x019C 0x0464 0x067C 0x0 0x0 0x400108b1
   0x01A0 0x0468 0x0680 0x0 0x0 0x400108b1
  >;
 };

 pinctrl_i2c2: i2c2grp {
  fsl,pins = <
   0x01A4 0x046C 0x0684 0x0 0x3 0x4001f8b1
   0x01A8 0x0470 0x0688 0x0 0x3 0x4001f8b1
  >;
 };

 pinctrl_i2c2_sleep: i2c2grp-sleep {
  fsl,pins = <
   0x01A4 0x046C 0x0684 0x0 0x3 0x400108b1
   0x01A8 0x0470 0x0688 0x0 0x3 0x400108b1
  >;
 };

 pinctrl_i2c3: i2c3grp {
  fsl,pins = <
   0x0018 0x02E0 0x068C 0x1 0x0 0x4001f8b1
   0x001C 0x02E4 0x0690 0x1 0x0 0x4001f8b1
  >;
 };

 pinctrl_led: ledgrp {
  fsl,pins = <
   0x01EC 0x04B4 0x0000 0x5 0x0 0x17059
  >;
 };

 pinctrl_lm3630a_bl_gpio: lm3630a-bl-gpiogrp {
  fsl,pins = <
   0x00F0 0x03B8 0x0000 0x5 0x0 0x10059
  >;
 };

 pinctrl_ricoh_gpio: ricoh-gpiogrp {
  fsl,pins = <
   0x01CC 0x0494 0x0000 0x5 0x0 0x1b8b1
   0x01D4 0x049C 0x0000 0x5 0x0 0x1b8b1
   0x0034 0x02FC 0x0000 0x5 0x0 0x1b8b1
  >;
 };

 pinctrl_uart1: uart1grp {
  fsl,pins = <
   0x0198 0x0460 0x0000 0x0 0x0 0x1b0b1
   0x0194 0x045C 0x0744 0x0 0x0 0x1b0b1
  >;
 };

 pinctrl_usbotg1: usbotg1grp {
  fsl,pins = <
   0x00F4 0x03BC 0x055C 0x4 0x4 0x17059
  >;
 };

 pinctrl_usdhc2: usdhc2grp {
  fsl,pins = <
   0x01FC 0x04C4 0x0000 0x0 0x0 0x17059
   0x01F8 0x04C0 0x0000 0x0 0x0 0x13059
   0x0200 0x04C8 0x0000 0x0 0x0 0x17059
   0x0204 0x04CC 0x0000 0x0 0x0 0x17059
   0x0208 0x04D0 0x0000 0x0 0x0 0x17059
   0x020C 0x04D4 0x0000 0x0 0x0 0x17059
  >;
 };

 pinctrl_usdhc2_100mhz: usdhc2grp-100mhz {
  fsl,pins = <
   0x01FC 0x04C4 0x0000 0x0 0x0 0x170b9
   0x01F8 0x04C0 0x0000 0x0 0x0 0x130b9
   0x0200 0x04C8 0x0000 0x0 0x0 0x170b9
   0x0204 0x04CC 0x0000 0x0 0x0 0x170b9
   0x0208 0x04D0 0x0000 0x0 0x0 0x170b9
   0x020C 0x04D4 0x0000 0x0 0x0 0x170b9
  >;
 };

 pinctrl_usdhc2_200mhz: usdhc2grp-200mhz {
  fsl,pins = <
   0x01FC 0x04C4 0x0000 0x0 0x0 0x170f9
   0x01F8 0x04C0 0x0000 0x0 0x0 0x130f9
   0x0200 0x04C8 0x0000 0x0 0x0 0x170f9
   0x0204 0x04CC 0x0000 0x0 0x0 0x170f9
   0x0208 0x04D0 0x0000 0x0 0x0 0x170f9
   0x020C 0x04D4 0x0000 0x0 0x0 0x170f9
  >;
 };

 pinctrl_usdhc2_sleep: usdhc2grp-sleep {
  fsl,pins = <
   0x01FC 0x04C4 0x0000 0x5 0x0 0x100f9
   0x01F8 0x04C0 0x0000 0x5 0x0 0x100f9
   0x0200 0x04C8 0x0000 0x5 0x0 0x100f9
   0x0204 0x04CC 0x0000 0x5 0x0 0x100f9
   0x0208 0x04D0 0x0000 0x5 0x0 0x100f9
   0x020C 0x04D4 0x0000 0x5 0x0 0x100f9
  >;
 };

 pinctrl_usdhc3: usdhc3grp {
  fsl,pins = <
   0x0224 0x04EC 0x0000 0x0 0x0 0x11059
   0x0220 0x04E8 0x0000 0x0 0x0 0x11059
   0x0228 0x04F0 0x0000 0x0 0x0 0x11059
   0x022C 0x04F4 0x0000 0x0 0x0 0x11059
   0x0230 0x04F8 0x0000 0x0 0x0 0x11059
   0x0234 0x04FC 0x0000 0x0 0x0 0x11059
  >;
 };

 pinctrl_usdhc3_100mhz: usdhc3grp-100mhz {
  fsl,pins = <
   0x0224 0x04EC 0x0000 0x0 0x0 0x170b9
   0x0220 0x04E8 0x0000 0x0 0x0 0x170b9
   0x0228 0x04F0 0x0000 0x0 0x0 0x170b9
   0x022C 0x04F4 0x0000 0x0 0x0 0x170b9
   0x0230 0x04F8 0x0000 0x0 0x0 0x170b9
   0x0234 0x04FC 0x0000 0x0 0x0 0x170b9
  >;
 };

 pinctrl_usdhc3_200mhz: usdhc3grp-200mhz {
  fsl,pins = <
   0x0224 0x04EC 0x0000 0x0 0x0 0x170f9
   0x0220 0x04E8 0x0000 0x0 0x0 0x170f9
   0x0228 0x04F0 0x0000 0x0 0x0 0x170f9
   0x022C 0x04F4 0x0000 0x0 0x0 0x170f9
   0x0230 0x04F8 0x0000 0x0 0x0 0x170f9
   0x0234 0x04FC 0x0000 0x0 0x0 0x170f9
  >;
 };

 pinctrl_usdhc3_sleep: usdhc3grp-sleep {
  fsl,pins = <
   0x0224 0x04EC 0x0000 0x5 0x0 0x100c1
   0x0220 0x04E8 0x0000 0x5 0x0 0x100c1
   0x0228 0x04F0 0x0000 0x5 0x0 0x100c1
   0x022C 0x04F4 0x0000 0x5 0x0 0x100c1
   0x0230 0x04F8 0x0000 0x5 0x0 0x100c1
   0x0234 0x04FC 0x0000 0x5 0x0 0x100c1
  >;
 };

 pinctrl_wifi_power: wifi-powergrp {
  fsl,pins = <
   0x0218 0x04E0 0x0000 0x5 0x0 0x10059
  >;
 };

 pinctrl_wifi_reset: wifi-resetgrp {
  fsl,pins = <
   0x021C 0x04E4 0x0000 0x5 0x0 0x10059
  >;
 };
};

&leds {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_led>;
};

&lm3630a {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_lm3630a_bl_gpio>;
};

&reg_wifi {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_wifi_power>;
};

&ricoh619 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_ricoh_gpio>;
};

&uart1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_uart1>;
};

&usdhc2 {
 pinctrl-names = "default", "state_100mhz", "state_200mhz","sleep";
 pinctrl-0 = <&pinctrl_usdhc2>;
 pinctrl-1 = <&pinctrl_usdhc2_100mhz>;
 pinctrl-2 = <&pinctrl_usdhc2_200mhz>;
 pinctrl-3 = <&pinctrl_usdhc2_sleep>;
};

&usdhc3 {
 pinctrl-names = "default", "state_100mhz", "state_200mhz","sleep";
 pinctrl-0 = <&pinctrl_usdhc3>;
 pinctrl-1 = <&pinctrl_usdhc3_100mhz>;
 pinctrl-2 = <&pinctrl_usdhc3_200mhz>;
 pinctrl-3 = <&pinctrl_usdhc3_sleep>;
};

&wifi_pwrseq {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_wifi_reset>;
};
