// Seed: 3783290556
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  output wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout tri0 id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_6 = -1;
  wire id_16;
  if (1) begin : LABEL_0
    logic id_17 = id_5;
  end else begin : LABEL_1
    assign id_8 = id_8;
  end
endmodule
module module_1 #(
    parameter id_12 = 32'd76,
    parameter id_6  = 32'd98
) (
    output wand id_0,
    output logic id_1,
    output wand id_2,
    input wor id_3,
    input supply0 id_4,
    output supply1 id_5,
    input supply0 _id_6,
    output wor id_7,
    input wire id_8,
    output supply1 id_9,
    input supply0 id_10,
    output tri1 id_11,
    input uwire _id_12,
    output wire id_13,
    input tri1 id_14,
    output tri0 id_15,
    output logic id_16,
    output uwire id_17,
    input wor id_18,
    input uwire id_19,
    input wor id_20,
    output supply1 id_21
    , id_23, id_24
);
  logic [7:0] id_25;
  initial id_1 = id_25;
  assign id_15 = -1 !== id_4;
  assign id_25[-1'b0 : id_6] = -1 - 1;
  wire [-1 : -1] id_26;
  module_0 modCall_1 (
      id_24,
      id_26,
      id_23,
      id_24,
      id_24,
      id_24,
      id_24,
      id_23,
      id_24,
      id_26,
      id_24,
      id_23,
      id_24,
      id_24,
      id_24
  );
  wire [1 : id_12] id_27;
  wire id_28;
  logic [id_6 : 1 'b0] id_29;
  always @(posedge id_19) id_16 <= "";
endmodule
