{"Source Block": ["oh/elink/hdl/esaxi.v@269:286@HdlStmProcess", "       end // else: !if(~s_axi_aresetn)\n   \n   //###################################################\n   //#WRITE CHANNEL\n   //###################################################\n   always @( posedge s_axi_aclk )\n     if( s_axi_aresetn == 1'b0 ) \n       s_axi_wready <= 1'b0;      \n     else\n       if( last_wr_beat )\n\t s_axi_wready <= 1'b0;\n       else if( write_active )\n\t s_axi_wready <= ~emwr_progfull;\n\n   \n   // implement write response logic generation\n   // the write response and response valid signals are asserted by the slave \n   // at the end of each transaction, burst or single.\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[274, "   always @( posedge s_axi_aclk )\n"], [275, "     if( s_axi_aresetn == 1'b0 ) \n"]], "Add": [[275, "   always @ (posedge s_axi_aclk)\n"], [275, "     if(~s_axi_aresetn) \n"]]}}