[AHDL]
Type=Synthesis
Handle=459832
Project=H:\ese382\lab08s14\sequential_system\sequential_system.adf
[Synplify]
Path=C:/Synopsys/fpga_E201103SP2/BIN
Exe=synplify_pro.exe
[Design.Input]
OutputPath=H:\ese382\lab08s14\sequential_system\synthesis
TargetPath=H:/ese382/lab08s14/sequential_system/synthesis
LogFile=H:/ese382/lab08s14/sequential_system/synthesis/synthesis.dfml
AddSystemLibraryDeclaration=0
SynplifyTool=MV_SYNPLIFY_PRO_E2011_03
supportedOpt-maxfan=0
supportedOpt-maxfin=0
supportedOpt-optimizepercent=1
supportedOpt-maxterms=0
supportedOpt-reportpath=0
supportedOpt-forcegsr=0
supportedOpt-opcond=0
supportedOpt-fixgatedclocks=0
supportedOpt-disableio=1
supportedOpt-usedisabledreset=0
supportedOpt-hardlimitfanout=0
supportedOpt-maplogic=0
supportedOpt-performcliquing=0
supportedOpt-softlcells=0
supportedOpt-updatemodels=0
supportedOpt-vermode=0
supportedOpt-modular=0
supportedOpt-Pipeline=0
supportedOpt-Retiming=0
supportedOpt-physical_synthesis=0
Mode=BATCH
[GUI]
AutoClose=0
[Engine.Reports.Output]
Path=synthesis\seq_sys
Files=synthesis.dfml
Names={Synthesis Log}
[toplevel.Input.Data]
ALLOW_DUPLICATE_MODULES=0
MULTIPLE_FILE_COMPILATION_UNIT=0
VERILOG_LANGUAGE=Verilog 2001
USE_CLOCK_PERIOD_FOR_UNCONSTRAINED_IO=0
WRITE_VENDOR_CONSTRAINT_FILE=1
PUSH_TRISTATES=1
SYNTHESIS_ONOFF_IMPLEMENTED_AS_TRANSLATE_ONOFF=0
VHDL_2008=0
TopLevel=seq_sys
isVhdlEntity=1
CurrentLibName=sequential_system
VerilogMap=0
VHDLMap=1
Clock=1
FanoutLimit=100
FaninLimit=20
OptimizePercent=0
MaxTerms=16
ReportPath=4000
SymbolicFSMCompiler=1
DefaultEnumEncoding=sequential
ResourceSharing=1
ForceGSRUsage=no
OpCond=Default
FixGatedClocks=3
RESOLVE_MIXED_DRIVERS=0
InsertIOPads=1
UseResetPin=1
HardLimitFanout=0
MapLogic=1
PerformCliquing=1
SoftLcells=1
UpdateModels=0
VerMode=0
Modular=0
ResultFormat=EDIF
Retiming=0
Pipeline=1
[Design.PartSelector]
XFamily=Lattice GAL
XDevice=ispGAL22LV10LJ
XSpeed=10
Target=ispGAL
Part=ispGAL22LV10
Package=LJ
Grade=-10
[toplevel.Input.Files]
0=vhdl|sequential_system|H:/ese382/lab08s14/sequential_system/src/seq_sys.vhd
1=vhdl|sequential_system|H:/ese382/lab08s14/sequential_system/src/seq_sys_TB-2.vhd
2=vhdl|sequential_system|H:/ese382/lab08s14/sequential_system/src/flipflop.vhd
3=vhdl|sequential_system|H:/ese382/lab08s14/sequential_system/src/counter.vhd
4=vhdl|sequential_system|H:/ese382/lab08s14/sequential_system/src/right_shift_reg.vhd
[Engine.Command]
Command=SYNTHESIZE
[TopLevel.Output.Data]
result=0
top_level=seq_sys
proj_dir=H:/ese382/lab08s14/sequential_system/synthesis/seq_sys
[Engine.Synthesis.Output]
ErrFile=H:/ese382/lab08s14/sequential_system/synthesis/analyze.err
ErrorCode=10
Result=Error
Errors=0
Warning=0
LastError=Synthesis failed.
