/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/gui/dv/dv_setup.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/gui/syn/snpsSynProcs.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/gui/syn/layout/pkgIndex.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/gui/common/3dic/pkgIndex.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/gui/common/3dlayout/pkgIndex.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/gui/common/3dmodel/pkgIndex.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/gui/common/WindowFrameWork/pkgIndex.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/gui/common/acg/pkgIndex.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/gui/common/commandform/pkgIndex.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/gui/common/dialogs/pkgIndex.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/gui/common/docBrowser/pkgIndex.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/gui/common/hierAttrView/pkgIndex.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/gui/common/hierarchy/pkgIndex.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/gui/common/highlight/pkgIndex.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/gui/common/histogram/pkgIndex.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/gui/common/layout/pkgIndex.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/gui/common/libviewer/pkgIndex.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/gui/common/menus/pkgIndex.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/gui/common/misc/pkgIndex.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/gui/common/mrupalette/pkgIndex.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/gui/common/opdlg/pkgIndex.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/gui/common/palettegroup/pkgIndex.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/gui/common/propertyEditor/pkgIndex.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/gui/common/qtcl/pkgIndex.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/gui/common/regressionToolkit/pkgIndex.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/gui/common/rtlxref/pkgIndex.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/gui/common/schematic/pkgIndex.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/gui/common/select/pkgIndex.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/gui/common/setup/pkgIndex.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/gui/common/strokes/pkgIndex.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/gui/common/table/pkgIndex.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/gui/common/taskassistant/pkgIndex.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/gui/common/tcl-dp/pkgIndex.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/gui/common/tiledview/pkgIndex.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/gui/common/timing/pkgIndex.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/gui/common/tq/pkgIndex.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/gui/common/utable/pkgIndex.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/gui/common/view/pkgIndex.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/gui/dv/pkgIndex.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/syn/lib/pkgIndex.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/tcllib/lib/itcl4.2.1/pkgIndex.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/tcllib/lib/iwidgets4.1/pkgIndex.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/tcllib/snps_tcl/snpsTclPro/pkgIndex.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/tcllib/snps_tcl/snpsTest/pkgIndex.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/tcllib/snps_tcl/snpsUtils/pkgIndex.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/tcllib/snps_tcl/pkgIndex.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/tcllib/lib/tcl8.6/dde/pkgIndex.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/tcllib/lib/tcl8.6/http/pkgIndex.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/tcllib/lib/tcl8.6/http1.0/pkgIndex.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/tcllib/lib/tcl8.6/msgcat/pkgIndex.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/tcllib/lib/tcl8.6/opt/pkgIndex.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/tcllib/lib/tcl8.6/platform/pkgIndex.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/tcllib/lib/tcl8.6/reg/pkgIndex.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/tcllib/lib/tcl8.6/tcltest/pkgIndex.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/gui/common/setup/snpsCommonSetup.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/gui/common/setup/snpsCustomize.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/gui/common/setup/snpsProcheck.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/gui/common/misc/base.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/gui/common/misc/timing.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/gui/common/misc/setting.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/gui/common/misc/preset.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/gui/common/WindowFrameWork/windowFrameWork.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/gui/common/WindowFrameWork/skipBusyCursorCmdList.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/gui/common/qtcl/.synopsys_qtcl.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/gui/common/highlight/highlight.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/gui/common/palettegroup/palettegroup.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/gui/common/commandform/commandform.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/gui/common/tiledview/tiledview.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/gui/common/docBrowser/docBrowser.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/tcllib/snps_tcl/snpsUtils/snpsUtils.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/gui/common/dialogs/ObjectChooser.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/gui/common/misc/DialogObjectChooser.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/gui/common/dialogs/HistBinInformation.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/gui/common/dialogs/HistBin1Information.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/gui/common/dialogs/BinsOnlyInformation.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/gui/common/dialogs/FileChooser.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/gui/common/dialogs/PathPinSimpleInfo.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/gui/common/dialogs/PathsBasicInfo.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/gui/common/dialogs/PathsBasicSimpleInfo.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/gui/common/dialogs/SlctOperationInfo.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/gui/common/dialogs/ObjectListInfo.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/gui/common/dialogs/FanInOutInfo.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/gui/common/dialogs/NumberOfLevelsChooser.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/gui/common/dialogs/WindowReuseInfo.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/gui/common/dialogs/ReportOutputOptionInfo.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/gui/common/setup/snpsCollections.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/gui/common/dialogs/CompileLinkDesign.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/gui/common/histogram/base.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/gui/common/histogram/DialogNetCapacitance.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/gui/common/schematic/DialogPathSchematicFanInOut.tcl
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/auxx/gui/common/schematic/DialogPathSchematicAddPaths.tcl
/home1/BRN49/RuthvikBJ/VLSI_RN/Verilog_labs/Router1X3/synth/router.tcl
/home1/BRN49/RuthvikBJ/VLSI_RN/Verilog_labs/Router1X3/rtl/router_top.v
/home1/BRN49/RuthvikBJ/VLSI_RN/Verilog_labs/Router1X3/rtl/router_fifo.v
/home1/BRN49/RuthvikBJ/VLSI_RN/Verilog_labs/Router1X3/rtl/router_fsm.v
/home1/BRN49/RuthvikBJ/VLSI_RN/Verilog_labs/Router1X3/rtl/router_sync.v
/home1/BRN49/RuthvikBJ/VLSI_RN/Verilog_labs/Router1X3/rtl/router_register.v
/home1/BRN49/RuthvikBJ/VLSI_RN/Verilog_labs/Router1X3/lib/lsi_10k.db
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/libraries/syn/gtech.db
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/libraries/syn/standard.sldb
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/libraries/syn/dw_foundation.sldb
/home1/BRN49/RuthvikBJ/VLSI_RN/Verilog_labs/Router1X3/lib/lsi_10k.db
/home1/BRN49/RuthvikBJ/VLSI_RN/Verilog_labs/Router1X3/synth/alib-52/lsi_10k.db.alib
/home1/BRN49/RuthvikBJ/VLSI_RN/Verilog_labs/Router1X3/synth/alib-52/alib_analyze_libs.tcl.e
/home1/BRN49/RuthvikBJ/VLSI_RN/Verilog_labs/Router1X3/lib/lsi_10k.db
/home1/BRN49/RuthvikBJ/VLSI_RN/Verilog_labs/Router1X3/synth/alib-52/lsi_10k.db.alib
/home1/BRN49/RuthvikBJ/VLSI_RN/Verilog_labs/Router1X3/lib/lsi_10k.db
/home1/BRN49/RuthvikBJ/VLSI_RN/Verilog_labs/Router1X3/synth/router.tcl
/home1/BRN49/RuthvikBJ/VLSI_RN/Verilog_labs/Router1X3/rtl/router_top.v
/home1/BRN49/RuthvikBJ/VLSI_RN/Verilog_labs/Router1X3/rtl/router_fifo.v
/home1/BRN49/RuthvikBJ/VLSI_RN/Verilog_labs/Router1X3/rtl/router_fsm.v
/home1/BRN49/RuthvikBJ/VLSI_RN/Verilog_labs/Router1X3/rtl/router_sync.v
/home1/BRN49/RuthvikBJ/VLSI_RN/Verilog_labs/Router1X3/rtl/router_register.v
/home1/BRN49/RuthvikBJ/VLSI_RN/Verilog_labs/Router1X3/lib/lsi_10k.db
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/libraries/syn/gtech.db
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/libraries/syn/standard.sldb
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/libraries/syn/dw_foundation.sldb
/home1/BRN49/RuthvikBJ/VLSI_RN/Verilog_labs/Router1X3/lib/lsi_10k.db
/home1/BRN49/RuthvikBJ/VLSI_RN/Verilog_labs/Router1X3/synth/alib-52/lsi_10k.db.alib
/home1/BRN49/RuthvikBJ/VLSI_RN/Verilog_labs/Router1X3/lib/lsi_10k.db
/home1/BRN49/RuthvikBJ/VLSI_RN/Verilog_labs/Router1X3/synth/alib-52/lsi_10k.db.alib
/home1/BRN49/RuthvikBJ/VLSI_RN/Verilog_labs/Router1X3/lib/lsi_10k.db
/home1/BRN49/RuthvikBJ/VLSI_RN/Verilog_labs/Router1X3/synth/router.tcl
/home1/BRN49/RuthvikBJ/VLSI_RN/Verilog_labs/Router1X3/rtl/router_top.v
/home1/BRN49/RuthvikBJ/VLSI_RN/Verilog_labs/Router1X3/rtl/router_fifo.v
/home1/BRN49/RuthvikBJ/VLSI_RN/Verilog_labs/Router1X3/rtl/router_fsm.v
/home1/BRN49/RuthvikBJ/VLSI_RN/Verilog_labs/Router1X3/rtl/router_sync.v
/home1/BRN49/RuthvikBJ/VLSI_RN/Verilog_labs/Router1X3/rtl/router_register.v
/home1/BRN49/RuthvikBJ/VLSI_RN/Verilog_labs/Router1X3/lib/lsi_10k.db
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/libraries/syn/gtech.db
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/libraries/syn/standard.sldb
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/libraries/syn/dw_foundation.sldb
/home1/BRN49/RuthvikBJ/VLSI_RN/Verilog_labs/Router1X3/lib/lsi_10k.db
/home1/BRN49/RuthvikBJ/VLSI_RN/Verilog_labs/Router1X3/synth/alib-52/lsi_10k.db.alib
/home1/BRN49/RuthvikBJ/VLSI_RN/Verilog_labs/Router1X3/lib/lsi_10k.db
/home1/BRN49/RuthvikBJ/VLSI_RN/Verilog_labs/Router1X3/synth/alib-52/lsi_10k.db.alib
/home1/BRN49/RuthvikBJ/VLSI_RN/Verilog_labs/Router1X3/lib/lsi_10k.db
/home1/BRN49/RuthvikBJ/VLSI_RN/Verilog_labs/Router1X3/synth/router.tcl
/home1/BRN49/RuthvikBJ/VLSI_RN/Verilog_labs/Router1X3/rtl/router_top.v
/home1/BRN49/RuthvikBJ/VLSI_RN/Verilog_labs/Router1X3/rtl/router_fifo.v
/home1/BRN49/RuthvikBJ/VLSI_RN/Verilog_labs/Router1X3/rtl/router_fsm.v
/home1/BRN49/RuthvikBJ/VLSI_RN/Verilog_labs/Router1X3/rtl/router_sync.v
/home1/BRN49/RuthvikBJ/VLSI_RN/Verilog_labs/Router1X3/rtl/router_register.v
/home1/BRN49/RuthvikBJ/VLSI_RN/Verilog_labs/Router1X3/lib/lsi_10k.db
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/libraries/syn/gtech.db
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/libraries/syn/standard.sldb
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/libraries/syn/dw_foundation.sldb
/home1/BRN49/RuthvikBJ/VLSI_RN/Verilog_labs/Router1X3/lib/lsi_10k.db
/home1/BRN49/RuthvikBJ/VLSI_RN/Verilog_labs/Router1X3/synth/alib-52/lsi_10k.db.alib
/home1/BRN49/RuthvikBJ/VLSI_RN/Verilog_labs/Router1X3/lib/lsi_10k.db
/home1/BRN49/RuthvikBJ/VLSI_RN/Verilog_labs/Router1X3/synth/alib-52/lsi_10k.db.alib
/home1/BRN49/RuthvikBJ/VLSI_RN/Verilog_labs/Router1X3/lib/lsi_10k.db
/home1/BRN49/RuthvikBJ/VLSI_RN/Verilog_labs/Router1X3/synth/router.tcl
/home1/BRN49/RuthvikBJ/VLSI_RN/Verilog_labs/Router1X3/rtl/router_top.v
/home1/BRN49/RuthvikBJ/VLSI_RN/Verilog_labs/Router1X3/rtl/router_fifo.v
/home1/BRN49/RuthvikBJ/VLSI_RN/Verilog_labs/Router1X3/rtl/router_fsm.v
/home1/BRN49/RuthvikBJ/VLSI_RN/Verilog_labs/Router1X3/rtl/router_sync.v
/home1/BRN49/RuthvikBJ/VLSI_RN/Verilog_labs/Router1X3/rtl/router_register.v
/home1/BRN49/RuthvikBJ/VLSI_RN/Verilog_labs/Router1X3/lib/lsi_10k.db
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/libraries/syn/gtech.db
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/libraries/syn/standard.sldb
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/libraries/syn/dw_foundation.sldb
/home1/BRN49/RuthvikBJ/VLSI_RN/Verilog_labs/Router1X3/lib/lsi_10k.db
/home1/BRN49/RuthvikBJ/VLSI_RN/Verilog_labs/Router1X3/synth/alib-52/lsi_10k.db.alib
/home1/BRN49/RuthvikBJ/VLSI_RN/Verilog_labs/Router1X3/lib/lsi_10k.db
/home1/BRN49/RuthvikBJ/VLSI_RN/Verilog_labs/Router1X3/synth/alib-52/lsi_10k.db.alib
/home1/BRN49/RuthvikBJ/VLSI_RN/Verilog_labs/Router1X3/lib/lsi_10k.db
/home1/BRN49/RuthvikBJ/VLSI_RN/Verilog_labs/Router1X3/synth/router.tcl
/home1/BRN49/RuthvikBJ/VLSI_RN/Verilog_labs/Router1X3/rtl/router_top.v
/home1/BRN49/RuthvikBJ/VLSI_RN/Verilog_labs/Router1X3/rtl/router_fifo.v
/home1/BRN49/RuthvikBJ/VLSI_RN/Verilog_labs/Router1X3/rtl/router_fsm.v
/home1/BRN49/RuthvikBJ/VLSI_RN/Verilog_labs/Router1X3/rtl/router_sync.v
/home1/BRN49/RuthvikBJ/VLSI_RN/Verilog_labs/Router1X3/rtl/router_register.v
/home1/BRN49/RuthvikBJ/VLSI_RN/Verilog_labs/Router1X3/lib/lsi_10k.db
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/libraries/syn/gtech.db
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/libraries/syn/standard.sldb
/home/cad/eda/SYNOPSYS/Design_Compiler_2022.03/syn/T-2022.03-SP4/libraries/syn/dw_foundation.sldb
/home1/BRN49/RuthvikBJ/VLSI_RN/Verilog_labs/Router1X3/lib/lsi_10k.db
/home1/BRN49/RuthvikBJ/VLSI_RN/Verilog_labs/Router1X3/synth/alib-52/lsi_10k.db.alib
/home1/BRN49/RuthvikBJ/VLSI_RN/Verilog_labs/Router1X3/lib/lsi_10k.db
/home1/BRN49/RuthvikBJ/VLSI_RN/Verilog_labs/Router1X3/synth/alib-52/lsi_10k.db.alib
/home1/BRN49/RuthvikBJ/VLSI_RN/Verilog_labs/Router1X3/lib/lsi_10k.db
