###############################################################
#  Generated by:      Cadence Innovus 19.17-s077_1
#  OS:                Linux x86_64(Host ID ieng6-ece-20.ucsd.edu)
#  Generated on:      Wed Mar 22 22:34:43 2023
#  Design:            fullchip
#  Command:           report_timing -max_paths 5 > ${design}.post_route.timing.rpt
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   out[46]                                     (v) checked with  
leading edge of 'clk'
Beginpoint: core_instance/psum_mem_instance/Q_reg_46_/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.500
+ CPPR Adjustment               0.000
= Required Time                 0.300
- Arrival Time                  1.193
= Slack Time                   -0.893
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.027
     = Beginpoint Arrival Time       1.027
     +-----------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                           |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+--------+-------+---------+----------| 
     | core_instance/psum_mem_instance/Q_reg_46_ | CP ^        |        |       |   1.027 |    0.134 | 
     | core_instance/psum_mem_instance/Q_reg_46_ | CP ^ -> Q v | EDFQD1 | 0.166 |   1.193 |    0.300 | 
     |                                           | out[46] v   |        | 0.000 |   1.193 |    0.300 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   out[49]                                     (v) checked with  
leading edge of 'clk'
Beginpoint: core_instance/psum_mem_instance/Q_reg_49_/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.500
+ CPPR Adjustment               0.000
= Required Time                 0.300
- Arrival Time                  1.191
= Slack Time                   -0.891
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.028
     = Beginpoint Arrival Time       1.028
     +-----------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                           |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+--------+-------+---------+----------| 
     | core_instance/psum_mem_instance/Q_reg_49_ | CP ^        |        |       |   1.028 |    0.138 | 
     | core_instance/psum_mem_instance/Q_reg_49_ | CP ^ -> Q v | EDFQD1 | 0.162 |   1.191 |    0.300 | 
     |                                           | out[49] v   |        | 0.000 |   1.191 |    0.300 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   out[37]                                     (v) checked with  
leading edge of 'clk'
Beginpoint: core_instance/psum_mem_instance/Q_reg_37_/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.500
+ CPPR Adjustment               0.000
= Required Time                 0.300
- Arrival Time                  1.191
= Slack Time                   -0.891
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.028
     = Beginpoint Arrival Time       1.028
     +-----------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                           |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+--------+-------+---------+----------| 
     | core_instance/psum_mem_instance/Q_reg_37_ | CP ^        |        |       |   1.028 |    0.138 | 
     | core_instance/psum_mem_instance/Q_reg_37_ | CP ^ -> Q v | EDFQD1 | 0.162 |   1.191 |    0.300 | 
     |                                           | out[37] v   |        | 0.000 |   1.191 |    0.300 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Late External Delay Assertion 
Endpoint:   out[39]                                     (v) checked with  
leading edge of 'clk'
Beginpoint: core_instance/psum_mem_instance/Q_reg_39_/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.500
+ CPPR Adjustment               0.000
= Required Time                 0.300
- Arrival Time                  1.190
= Slack Time                   -0.890
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.028
     = Beginpoint Arrival Time       1.028
     +-----------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                           |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+--------+-------+---------+----------| 
     | core_instance/psum_mem_instance/Q_reg_39_ | CP ^        |        |       |   1.028 |    0.138 | 
     | core_instance/psum_mem_instance/Q_reg_39_ | CP ^ -> Q v | EDFQD1 | 0.162 |   1.190 |    0.300 | 
     |                                           | out[39] v   |        | 0.000 |   1.190 |    0.300 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Late External Delay Assertion 
Endpoint:   out[52]                                     (v) checked with  
leading edge of 'clk'
Beginpoint: core_instance/psum_mem_instance/Q_reg_52_/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.500
+ CPPR Adjustment               0.000
= Required Time                 0.300
- Arrival Time                  1.190
= Slack Time                   -0.890
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.028
     = Beginpoint Arrival Time       1.028
     +-----------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                           |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+--------+-------+---------+----------| 
     | core_instance/psum_mem_instance/Q_reg_52_ | CP ^        |        |       |   1.028 |    0.138 | 
     | core_instance/psum_mem_instance/Q_reg_52_ | CP ^ -> Q v | EDFQD1 | 0.162 |   1.190 |    0.300 | 
     |                                           | out[52] v   |        | 0.000 |   1.190 |    0.300 | 
     +-----------------------------------------------------------------------------------------------+ 

