{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 22 16:15:02 2016 " "Info: Processing started: Wed Jun 22 16:15:02 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RS232IN -c RS232IN " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RS232IN -c RS232IN" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232in.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rs232in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS232IN-ARCH " "Info: Found design unit 1: RS232IN-ARCH" {  } { { "RS232IN.vhd" "" { Text "D:/105年選手日誌/RS232/RS232輸入 VB用豹}列/RS232IN.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RS232IN " "Info: Found entity 1: RS232IN" {  } { { "RS232IN.vhd" "" { Text "D:/105年選手日誌/RS232/RS232輸入 VB用豹}列/RS232IN.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "RS232IN " "Info: Elaborating entity \"RS232IN\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REST RS232IN.vhd(35) " "Warning (10492): VHDL Process Statement warning at RS232IN.vhd(35): signal \"REST\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RS232IN.vhd" "" { Text "D:/105年選手日誌/RS232/RS232輸入 VB用豹}列/RS232IN.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CK1 RS232IN.vhd(75) " "Warning (10492): VHDL Process Statement warning at RS232IN.vhd(75): signal \"CK1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RS232IN.vhd" "" { Text "D:/105年選手日誌/RS232/RS232輸入 VB用豹}列/RS232IN.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SEG RS232IN.vhd(84) " "Warning (10492): VHDL Process Statement warning at RS232IN.vhd(84): signal \"SEG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RS232IN.vhd" "" { Text "D:/105年選手日誌/RS232/RS232輸入 VB用豹}列/RS232IN.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SEGOUT RS232IN.vhd(32) " "Warning (10631): VHDL Process Statement warning at RS232IN.vhd(32): inferring latch(es) for signal or variable \"SEGOUT\", which holds its previous value in one or more paths through the process" {  } { { "RS232IN.vhd" "" { Text "D:/105年選手日誌/RS232/RS232輸入 VB用豹}列/RS232IN.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEGOUT\[0\] RS232IN.vhd(32) " "Info (10041): Inferred latch for \"SEGOUT\[0\]\" at RS232IN.vhd(32)" {  } { { "RS232IN.vhd" "" { Text "D:/105年選手日誌/RS232/RS232輸入 VB用豹}列/RS232IN.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEGOUT\[1\] RS232IN.vhd(32) " "Info (10041): Inferred latch for \"SEGOUT\[1\]\" at RS232IN.vhd(32)" {  } { { "RS232IN.vhd" "" { Text "D:/105年選手日誌/RS232/RS232輸入 VB用豹}列/RS232IN.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEGOUT\[2\] RS232IN.vhd(32) " "Info (10041): Inferred latch for \"SEGOUT\[2\]\" at RS232IN.vhd(32)" {  } { { "RS232IN.vhd" "" { Text "D:/105年選手日誌/RS232/RS232輸入 VB用豹}列/RS232IN.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEGOUT\[3\] RS232IN.vhd(32) " "Info (10041): Inferred latch for \"SEGOUT\[3\]\" at RS232IN.vhd(32)" {  } { { "RS232IN.vhd" "" { Text "D:/105年選手日誌/RS232/RS232輸入 VB用豹}列/RS232IN.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEGOUT\[4\] RS232IN.vhd(32) " "Info (10041): Inferred latch for \"SEGOUT\[4\]\" at RS232IN.vhd(32)" {  } { { "RS232IN.vhd" "" { Text "D:/105年選手日誌/RS232/RS232輸入 VB用豹}列/RS232IN.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEGOUT\[5\] RS232IN.vhd(32) " "Info (10041): Inferred latch for \"SEGOUT\[5\]\" at RS232IN.vhd(32)" {  } { { "RS232IN.vhd" "" { Text "D:/105年選手日誌/RS232/RS232輸入 VB用豹}列/RS232IN.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEGOUT\[6\] RS232IN.vhd(32) " "Info (10041): Inferred latch for \"SEGOUT\[6\]\" at RS232IN.vhd(32)" {  } { { "RS232IN.vhd" "" { Text "D:/105年選手日誌/RS232/RS232輸入 VB用豹}列/RS232IN.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "FALE GND " "Warning (13410): Pin \"FALE\" is stuck at GND" {  } { { "RS232IN.vhd" "" { Text "D:/105年選手日誌/RS232/RS232輸入 VB用豹}列/RS232IN.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 2 " "Info: 2 registers lost all their fanouts during netlist optimizations. The first 2 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CLK\[17\] " "Info: Register \"CLK\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CLK\[18\] " "Info: Register \"CLK\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "135 " "Info: Implemented 135 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Info: Implemented 12 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "120 " "Info: Implemented 120 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "231 " "Info: Peak virtual memory: 231 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 22 16:15:03 2016 " "Info: Processing ended: Wed Jun 22 16:15:03 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
