v 20080127 1
C 31400 43200 1 0 0 L6203-1.sym
{
T 29500 48200 5 8 0 0 0 0 1
device=L6203
T 29500 47800 5 8 0 0 0 0 1
footprint=MULTIWATT11
T 33100 43300 5 8 1 1 0 0 1
refdes=U1
}
C 33500 39100 1 0 0 gnd-1.sym
C 33800 39800 1 90 0 capacitor-1.sym
{
T 33100 40400 5 10 0 0 90 0 1
device=CAPACITOR
T 33300 40000 5 10 1 1 90 0 1
refdes=C10
T 32900 40400 5 10 0 0 90 0 1
symversion=0.1
T 33800 39700 5 10 1 1 90 0 1
value=100n
}
N 33600 40700 33600 41100 4
N 33600 39400 33600 39800 4
C 33400 41100 1 0 0 vcc-1.sym
C 27500 46400 1 0 0 lm7805-1.sym
{
T 29100 47700 5 10 0 0 0 0 1
device=7805
T 28900 47400 5 10 1 1 0 6 1
refdes=U3
T 27500 46400 5 10 0 0 0 0 1
footprint=TO220STAND
}
C 24400 47900 1 0 0 bridge-1.sym
{
T 24600 48900 5 10 1 1 0 0 1
refdes=U4
T 24600 49300 5 10 0 0 0 0 1
device=bridge
T 24600 49700 5 10 0 0 0 0 1
symversion=0.1
}
N 32600 43200 32600 42600 4
N 25900 48100 25900 47800 4
C 28200 45200 1 0 0 gnd-1.sym
N 28300 46400 28300 45500 4
C 17200 47800 1 0 0 connector3-1.sym
{
T 19000 48700 5 10 0 0 0 0 1
device=CONNECTOR_3
T 17200 48900 5 10 1 1 0 0 1
refdes=CONN1
T 17200 47500 5 10 1 1 0 0 1
comment=24V ~
T 17100 48000 5 10 1 1 0 7 1
comment=0V ~
T 17100 48300 5 10 1 1 0 7 1
comment=12V ~
T 17100 48600 5 10 1 1 0 7 1
comment=24V ~
T 17200 47800 5 10 0 1 0 0 1
footprint=3terminal_saddle
}
C 39000 44300 1 0 1 connector2-1.sym
{
T 38800 45300 5 10 0 0 0 6 1
device=CONNECTOR_2
T 39200 45100 5 10 1 1 0 6 1
refdes=CONN2
T 38500 44100 5 10 1 1 0 0 1
comment=DC Motor
T 39000 44300 5 10 0 1 0 0 1
footprint=2terminal_saddle
}
N 33600 44800 34900 44800 4
N 33600 44400 34900 44400 4
N 34900 44400 34900 43300 4
N 24000 48100 24400 48100 4
N 24000 48000 24000 48100 4
C 29200 47200 1 0 0 vcc-1.sym
N 29100 47000 29400 47000 4
C 35700 44700 1 90 0 resistor-2.sym
{
T 35350 45100 5 10 0 0 90 0 1
device=RESISTOR
T 35400 44900 5 10 1 1 90 0 1
refdes=R2
T 35900 44900 5 10 1 1 90 0 1
value=8.2
T 35700 44700 5 10 0 1 0 0 1
footprint=R025
}
C 35800 43500 1 90 0 capacitor-1.sym
{
T 35100 43700 5 10 0 0 90 0 1
device=CAPACITOR
T 35300 43700 5 10 1 1 90 0 1
refdes=C3
T 34900 43700 5 10 0 0 90 0 1
symversion=0.1
T 35800 43500 5 10 1 1 90 0 1
value=15n
}
N 35600 44700 35600 44400 4
N 35600 45600 35600 45800 4
N 35600 43500 35600 43300 4
C 33800 43800 1 0 0 capacitor-1.sym
{
T 34000 44500 5 10 0 0 0 0 1
device=CAPACITOR
T 33900 44200 5 10 1 1 0 0 1
refdes=C4
T 34000 44700 5 10 0 0 0 0 1
symversion=0.1
T 33700 43800 5 10 1 1 0 0 1
value=15n
}
C 33800 45000 1 0 0 capacitor-1.sym
{
T 34000 45700 5 10 0 0 0 0 1
device=CAPACITOR
T 34000 45500 5 10 1 1 0 0 1
refdes=C5
T 34000 45900 5 10 0 0 0 0 1
symversion=0.1
T 33700 45000 5 10 1 1 0 0 1
value=15n
}
N 33600 44000 33800 44000 4
N 34700 44000 34900 44000 4
N 33600 45200 33800 45200 4
N 34900 44800 34900 45800 4
N 34700 45200 34900 45200 4
C 36500 45600 1 0 0 diode-3.sym
{
T 36650 45450 5 10 1 1 0 0 1
device=BYW98
T 36850 46050 5 10 1 1 0 0 1
refdes=D1
T 36500 45600 5 10 0 1 0 0 1
footprint=ALF400
}
C 36500 43100 1 0 0 diode-3.sym
{
T 36650 42950 5 10 1 1 0 0 1
device=BYW98
T 36850 43550 5 10 1 1 0 0 1
refdes=D2
T 36500 43100 5 10 0 1 0 0 1
footprint=ALF400
}
N 34900 45800 36500 45800 4
N 37400 45800 37500 45800 4
N 37500 45800 37500 45600 4
N 34900 43300 36500 43300 4
N 37400 43300 37500 43300 4
N 37500 43300 37500 43100 4
C 34000 46800 1 180 0 capacitor-1.sym
{
T 33800 46100 5 10 0 0 180 0 1
device=CAPACITOR
T 33500 46900 5 10 1 1 180 0 1
refdes=C6
T 33800 45900 5 10 0 0 180 0 1
symversion=0.1
T 33800 46300 5 10 1 1 180 0 1
value=100n
}
N 32900 46600 33100 46600 4
C 30900 46100 1 0 1 gnd-1.sym
C 31000 46800 1 180 1 capacitor-1.sym
{
T 31200 46100 5 10 0 0 180 6 1
device=CAPACITOR
T 31500 46900 5 10 1 1 180 6 1
refdes=C7
T 31200 45900 5 10 0 0 180 6 1
symversion=0.1
T 31200 46300 5 10 1 1 180 6 1
value=220n
}
N 32100 46200 32100 46600 4
N 32100 46600 31900 46600 4
N 30800 46400 30800 46600 4
N 30800 46600 31000 46600 4
N 34000 46600 34200 46600 4
N 34200 46600 34200 46400 4
N 25600 48600 25900 48600 4
N 25900 48600 25900 49600 4
N 25900 49600 32900 49600 4
N 32900 46200 32900 49600 4
C 29600 45900 1 90 0 capacitor-1.sym
{
T 28900 46100 5 10 0 0 90 0 1
device=CAPACITOR
T 29100 46100 5 10 1 1 90 0 1
refdes=C8
T 28700 46100 5 10 0 0 90 0 1
symversion=0.1
T 29700 46500 5 10 1 1 90 0 1
value=0.1µ
}
N 29400 46800 29400 47200 4
N 28300 45700 29400 45700 4
N 29400 45700 29400 45900 4
C 31200 42900 1 90 0 resistor-2.sym
{
T 30850 43300 5 10 0 0 90 0 1
device=RESISTOR
T 30900 43100 5 10 1 1 90 0 1
refdes=R3
T 31400 43100 5 10 1 1 90 0 1
value=0.15
}
N 31100 44000 31100 43800 4
C 31000 42300 1 0 0 gnd-1.sym
N 31100 42900 31100 42600 4
C 27000 48400 1 90 0 capacitor-1.sym
{
T 26300 48600 5 10 0 0 90 0 1
device=CAPACITOR
T 26500 48600 5 10 1 1 90 0 1
refdes=C9
T 26100 48600 5 10 0 0 90 0 1
symversion=0.1
T 27000 48300 5 10 1 1 90 0 1
value=15n
}
N 26800 49300 26800 49600 4
N 26800 48100 26800 48400 4
N 37300 44800 36200 44800 4
N 36200 44800 36200 45800 4
N 37300 44500 36200 44500 4
N 36200 43300 36200 44500 4
C 32500 42300 1 0 0 gnd-2.sym
C 25800 47500 1 0 0 gnd-2.sym
C 37400 45300 1 0 0 gnd-2.sym
C 37400 42800 1 0 0 gnd-2.sym
C 37000 39900 1 0 0 gnd-1.sym
C 37800 39900 1 0 0 gnd-2.sym
N 37100 40200 37100 40400 4
N 37900 40400 37900 40200 4
N 18900 48600 24400 48600 4
N 25300 44000 31400 44000 4
C 36100 39900 1 0 0 agnd-1.sym
N 36200 40200 36200 40400 4
N 36200 40400 37900 40400 4
C 36000 41100 1 0 0 avcc-1.sym
C 37700 41100 1 0 0 vcc-1.sym
N 36200 41100 36200 40900 4
N 36200 40900 37900 40900 4
N 37900 40900 37900 41100 4
C 34100 46100 1 0 0 gnd-2.sym
N 25600 37100 25900 37100 4
N 25600 36700 25900 36700 4
N 31100 44800 31400 44800 4
N 31100 44400 31400 44400 4
C 26300 34900 1 180 0 capacitor-1.sym
{
T 26100 34200 5 10 0 0 180 0 1
device=CAPACITOR
T 26400 34600 5 10 1 1 180 0 1
refdes=C11
T 26100 34000 5 10 0 0 180 0 1
symversion=0.1
T 26400 34900 5 10 1 1 180 0 1
value=100n
}
C 25000 33900 1 0 0 agnd-1.sym
N 26600 35200 26600 34700 4
N 29500 44500 29500 45200 4
N 29500 45200 31400 45200 4
C 21300 33900 1 0 0 gnd-1.sym
N 20800 35900 20800 36100 4
C 17200 34800 1 0 0 connector4-1.sym
{
T 19000 35700 5 10 0 0 0 0 1
device=CONNECTOR_4
T 17200 36200 5 10 1 1 0 0 1
refdes=CONN3
T 17200 34600 5 10 1 1 0 0 1
comment=Trigger
}
C 20600 37100 1 0 0 vcc-1.sym
C 20900 36100 1 90 0 resistor-2.sym
{
T 20550 36500 5 10 0 0 90 0 1
device=RESISTOR
T 20600 36300 5 10 1 1 90 0 1
refdes=R12
T 21100 36300 5 10 1 1 90 0 1
value=1.8k
T 20900 36100 5 10 0 1 0 0 1
footprint=R025
}
N 20800 37100 20800 37000 4
N 18900 35300 19500 35300 4
C 19200 33900 1 0 0 gnd-1.sym
N 18900 35000 19300 35000 4
N 18900 35600 19300 35600 4
N 19300 34200 19300 35600 4
N 19500 35900 19500 35300 4
C 20200 34800 1 90 0 capacitor-1.sym
{
T 19500 35000 5 10 0 0 90 0 1
device=CAPACITOR
T 19700 35000 5 10 1 1 90 0 1
refdes=C13
T 19300 35000 5 10 0 0 90 0 1
symversion=0.1
T 20200 34700 5 10 1 1 90 0 1
value=15n
}
N 20000 35700 20000 35900 4
N 20000 34800 20000 34600 4
N 20000 34600 19300 34600 4
C 22300 47900 1 0 0 fuse-2.sym
{
T 22900 47650 5 10 1 1 0 6 1
device=6.3A
T 22500 48200 5 10 1 1 0 0 1
refdes=F1
T 22500 48650 5 10 0 0 0 0 1
symversion=0.1
T 23300 48200 5 10 1 1 0 6 1
comment=slow
}
N 23200 48000 24000 48000 4
N 18900 48000 22300 48000 4
C 27600 49300 1 270 0 capacitor-4.sym
{
T 28700 49100 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 27500 48700 5 10 1 1 90 0 1
refdes=C14
T 28300 49100 5 10 0 0 270 0 1
symversion=0.1
T 28200 48700 5 10 1 1 90 0 1
value=470µ
}
N 27800 49300 27800 49600 4
N 27800 48400 27800 48100 4
N 25600 48100 27800 48100 4
C 34400 39100 1 0 0 gnd-1.sym
C 34700 39800 1 90 0 capacitor-1.sym
{
T 34000 40000 5 10 0 0 90 0 1
device=CAPACITOR
T 34200 40000 5 10 1 1 90 0 1
refdes=C15
T 33800 40000 5 10 0 0 90 0 1
symversion=0.1
T 34700 39700 5 10 1 1 90 0 1
value=100n
}
N 34500 40700 34500 41100 4
N 34500 39400 34500 39800 4
C 34300 41100 1 0 0 vcc-1.sym
C 27600 45900 1 90 0 capacitor-1.sym
{
T 26900 46100 5 10 0 0 90 0 1
device=CAPACITOR
T 27300 45900 5 10 1 1 90 0 1
refdes=C16
T 26700 46100 5 10 0 0 90 0 1
symversion=0.1
T 27800 46000 5 10 1 1 90 0 1
value=0.33µ
}
N 27400 45900 27400 45700 4
N 27400 45700 28300 45700 4
T 30700 47500 9 10 1 0 0 0 1
Power stage
T 25400 46900 9 10 1 0 0 0 1
Power supply
C 25600 37000 1 0 1 out-1.sym
{
T 25600 37300 5 10 0 0 0 6 1
device=OUTPUT
T 25500 37200 5 10 0 1 0 6 1
refdes=IN1
T 25200 37200 5 10 1 1 0 0 1
netname=IN1
}
C 30500 44700 1 0 0 in-1.sym
{
T 30500 45000 5 10 0 0 0 0 1
device=INPUT
T 30600 44900 5 10 0 1 0 0 1
refdes=INN1
T 30700 44900 5 10 1 1 0 0 1
netname=IN1
}
C 30500 44300 1 0 0 in-1.sym
{
T 30500 44600 5 10 0 0 0 0 1
device=INPUT
T 30600 44500 5 10 0 1 0 0 1
refdes=INN2
T 30700 44500 5 10 1 1 0 0 1
netname=IN2
}
C 25600 36600 1 0 1 out-1.sym
{
T 25600 36900 5 10 0 0 0 6 1
device=OUTPUT
T 25500 36800 5 10 0 1 0 6 1
refdes=IN2
T 25200 36800 5 10 1 1 0 0 1
netname=IN2
}
C 35600 39800 1 90 0 capacitor-1.sym
{
T 34900 40000 5 10 0 0 90 0 1
device=CAPACITOR
T 35100 40000 5 10 1 1 90 0 1
refdes=C17
T 34700 40000 5 10 0 0 90 0 1
symversion=0.1
T 35600 39700 5 10 1 1 90 0 1
value=100n
}
N 35400 40700 35400 41100 4
N 35400 39400 35400 39800 4
C 35200 41100 1 0 0 avcc-1.sym
C 35300 39100 1 0 0 agnd-1.sym
C 25400 36200 1 0 0 nc-left-1.sym
{
T 25400 36600 5 10 0 0 0 0 1
value=NoConnection
T 25400 37000 5 10 0 0 0 0 1
device=DRC_Directive
}
C 25400 35800 1 0 0 nc-left-1.sym
{
T 25400 36200 5 10 0 0 0 0 1
value=NoConnection
T 25400 36600 5 10 0 0 0 0 1
device=DRC_Directive
}
C 29100 41600 1 0 0 nc-right-1.sym
{
T 29200 42100 5 10 0 0 0 0 1
value=NoConnection
T 29200 42300 5 10 0 0 0 0 1
device=DRC_Directive
}
C 29100 41200 1 0 0 nc-right-1.sym
{
T 29200 41700 5 10 0 0 0 0 1
value=NoConnection
T 29200 41900 5 10 0 0 0 0 1
device=DRC_Directive
}
C 29100 40800 1 0 0 nc-right-1.sym
{
T 29200 41300 5 10 0 0 0 0 1
value=NoConnection
T 29200 41500 5 10 0 0 0 0 1
device=DRC_Directive
}
C 29100 38600 1 0 0 nc-right-1.sym
{
T 29200 39100 5 10 0 0 0 0 1
value=NoConnection
T 29200 39300 5 10 0 0 0 0 1
device=DRC_Directive
}
C 29100 38200 1 0 0 nc-right-1.sym
{
T 29200 38700 5 10 0 0 0 0 1
value=NoConnection
T 29200 38900 5 10 0 0 0 0 1
device=DRC_Directive
}
C 29100 36200 1 0 0 nc-right-1.sym
{
T 29200 36700 5 10 0 0 0 0 1
value=NoConnection
T 29200 36900 5 10 0 0 0 0 1
device=DRC_Directive
}
C 29100 35800 1 0 0 nc-right-1.sym
{
T 29200 36300 5 10 0 0 0 0 1
value=NoConnection
T 29200 36500 5 10 0 0 0 0 1
device=DRC_Directive
}
C 27000 34800 1 0 0 nc-bottom-1.sym
{
T 27000 35400 5 10 0 0 0 0 1
value=NoConnection
T 27000 35800 5 10 0 0 0 0 1
device=DRC_Directive
}
C 27600 34800 1 0 0 nc-bottom-1.sym
{
T 27600 35400 5 10 0 0 0 0 1
value=NoConnection
T 27600 35800 5 10 0 0 0 0 1
device=DRC_Directive
}
N 29100 37500 31900 37500 4
C 31900 36500 1 0 0 header10-2.sym
{
T 31900 38500 5 10 0 1 0 0 1
device=HEADER10
T 32500 38600 5 10 1 1 0 0 1
refdes=J1
T 32100 36300 5 10 1 1 0 0 1
comment=JTAG
T 31900 36500 5 10 0 0 0 0 1
footprint=HEADER10_2
}
C 33400 36400 1 0 0 gnd-1.sym
C 33400 38000 1 0 0 gnd-1.sym
N 33300 38300 33500 38300 4
N 33300 36700 33500 36700 4
N 30700 37900 30700 37100 4
N 29100 37100 30700 37100 4
N 30700 37900 31900 37900 4
N 29100 36700 31900 36700 4
N 33300 37500 34000 37500 4
N 28400 34000 31800 34000 4
C 33300 37000 1 0 0 nc-right-1.sym
{
T 33400 37500 5 10 0 0 0 0 1
value=NoConnection
T 33400 37700 5 10 0 0 0 0 1
device=DRC_Directive
}
C 31400 37000 1 0 0 nc-left-1.sym
{
T 31400 37400 5 10 0 0 0 0 1
value=NoConnection
T 31400 37800 5 10 0 0 0 0 1
device=DRC_Directive
}
C 33700 38300 1 0 0 vcc-1.sym
N 33300 37900 33900 37900 4
N 33900 37900 33900 38300 4
N 28400 34000 28400 35200 4
C 29400 40000 1 0 0 resistor-2.sym
{
T 29800 40350 5 10 0 0 0 0 1
device=RESISTOR
T 29600 40300 5 10 1 1 0 0 1
refdes=R22
T 29600 39800 5 10 1 1 0 0 1
value=270
T 29400 40000 5 10 0 1 180 0 1
footprint=R025
}
C 16400 33700 0 0 0 title-A2.sym
N 31900 38300 30300 38300 4
N 30300 38300 30300 37900 4
N 30300 37900 29100 37900 4
N 25100 34200 25100 34700 4
N 25100 34700 25400 34700 4
N 26300 34700 26600 34700 4
N 31800 34000 31800 36000 4
N 31800 36000 34000 36000 4
N 34000 36000 34000 37500 4
C 17200 37900 1 0 0 connector3-1.sym
{
T 19000 38800 5 10 0 0 0 0 1
device=CONNECTOR_3
T 17200 39000 5 10 1 1 0 0 1
refdes=CONN4
T 17200 37600 5 10 1 1 0 0 1
comment=Limit switches
T 17200 37900 5 10 0 1 0 0 1
footprint=3terminal_saddle
}
C 19200 37100 1 0 0 gnd-1.sym
C 21900 38600 1 0 0 resistor-2.sym
{
T 22300 38950 5 10 0 0 0 0 1
device=RESISTOR
T 21900 38900 5 10 1 1 0 0 1
refdes=R15
T 22500 38900 5 10 1 1 0 0 1
value=1k
T 21900 38600 5 10 0 1 0 0 1
footprint=R025
}
C 18600 40600 1 0 0 vcc-1.sym
C 20300 39600 1 180 0 resistor-2.sym
{
T 19900 39250 5 10 0 0 180 0 1
device=RESISTOR
T 19600 39800 5 10 1 1 180 0 1
refdes=R16
T 20600 39800 5 10 1 1 180 0 1
value=4.7k
T 20300 39600 5 10 0 1 90 0 1
footprint=R025
}
C 21900 38200 1 0 0 resistor-2.sym
{
T 22300 38550 5 10 0 0 0 0 1
device=RESISTOR
T 21900 38000 5 10 1 1 0 0 1
refdes=R17
T 22600 38000 5 10 1 1 0 0 1
value=1k
T 21900 38200 5 10 0 1 0 0 1
footprint=R025
}
N 21400 35600 21400 37500 4
N 22800 37500 25900 37500 4
N 18900 38700 21900 38700 4
N 21000 38300 21900 38300 4
N 18900 38100 19300 38100 4
N 22800 38300 25900 38300 4
N 22800 38700 25900 38700 4
N 18800 40600 18800 39500 4
N 18800 39500 19400 39500 4
N 19300 38100 19300 37400 4
C 20300 40300 1 180 0 resistor-2.sym
{
T 19900 39950 5 10 0 0 180 0 1
device=RESISTOR
T 19500 40500 5 10 1 1 180 0 1
refdes=R18
T 20600 40500 5 10 1 1 180 0 1
value=4.7k
T 20300 40300 5 10 0 1 90 0 1
footprint=R025
}
N 19400 40200 18800 40200 4
N 20300 39500 20700 39500 4
N 20700 38700 20700 39500 4
N 20300 40200 21000 40200 4
C 29100 42000 1 0 0 nc-right-1.sym
{
T 29200 42500 5 10 0 0 0 0 1
value=NoConnection
T 29200 42700 5 10 0 0 0 0 1
device=DRC_Directive
}
C 24200 45100 1 90 0 resistor-2.sym
{
T 23850 45500 5 10 0 0 90 0 1
device=RESISTOR
T 23900 45300 5 10 1 1 90 0 1
refdes=R19
}
C 24200 43000 1 90 0 resistor-2.sym
{
T 23850 43400 5 10 0 0 90 0 1
device=RESISTOR
T 23900 43200 5 10 1 1 90 0 1
refdes=R20
}
C 24000 42600 1 0 0 gnd-1.sym
N 24100 42900 24100 43000 4
C 23900 46000 1 0 0 vcc-1.sym
N 25900 41300 25300 41300 4
N 25300 41300 25300 44000 4
N 25900 42100 25600 42100 4
N 25600 42100 25600 44500 4
N 25600 44500 29500 44500 4
C 24000 44000 1 270 1 resistor-variable-2.sym
{
T 23800 44450 5 10 1 1 90 2 1
refdes=R21
T 24900 44800 5 10 0 1 90 2 1
device=VARIABLE_RESISTOR
}
N 24900 44500 24900 40900 4
N 24100 44000 24100 43900 4
N 24100 45100 24100 44900 4
C 21400 34600 1 90 0 switch-pushbutton-no-1.sym
{
T 21100 35000 5 10 1 1 90 0 1
refdes=S1
T 20800 35000 5 10 0 0 90 0 1
device=SWITCH_PUSHBUTTON_NO
}
N 21400 34200 21400 34600 4
T 21700 34600 9 10 1 0 90 0 1
Testbutton
C 25400 41600 1 0 0 nc-left-1.sym
{
T 25400 42000 5 10 0 0 0 0 1
value=NoConnection
T 25400 42400 5 10 0 0 0 0 1
device=DRC_Directive
}
C 30200 40300 1 0 0 leddual-1.sym
{
T 31000 40900 5 10 0 0 0 0 1
device=LED
T 31000 40600 5 10 1 1 0 0 1
refdes=LED1
T 31000 41100 5 10 0 0 0 0 1
symversion=0.1
}
C 30200 39500 1 0 0 leddual-1.sym
{
T 31000 40100 5 10 0 0 0 0 1
device=LED
T 31000 39800 5 10 1 1 0 0 1
refdes=LED2
T 31000 40300 5 10 0 0 0 0 1
symversion=0.1
}
C 29400 39200 1 0 0 resistor-2.sym
{
T 29800 39550 5 10 0 0 0 0 1
device=RESISTOR
T 29600 39500 5 10 1 1 0 0 1
refdes=R23
T 29600 39000 5 10 1 1 0 0 1
value=270
T 29400 39200 5 10 0 1 180 0 1
footprint=R025
}
N 29100 40100 29400 40100 4
N 29100 39300 29400 39300 4
N 29100 40500 30200 40500 4
N 29100 39700 30200 39700 4
N 30300 39300 31400 39300 4
N 31400 39300 31400 39700 4
N 31400 39700 31100 39700 4
N 30300 40100 31400 40100 4
N 31400 40100 31400 40500 4
N 31400 40500 31100 40500 4
C 25800 35100 1 0 0 ATmega16_DIP-1.sym
{
T 28800 42600 5 10 1 1 0 6 1
refdes=U6
T 26200 42750 5 10 0 0 0 0 1
device=ATmega16_DIP
T 26200 42950 5 10 0 0 0 0 1
footprint=DIP40
}
C 18900 48200 1 0 0 nc-right-1.sym
{
T 19000 48700 5 10 0 0 0 0 1
value=NoConnection
T 19000 48900 5 10 0 0 0 0 1
device=DRC_Directive
}
N 27400 47000 27500 47000 4
N 28600 49600 28600 47700 4
N 28600 47700 27400 47700 4
N 27400 46800 27400 47700 4
N 18900 38400 21000 38400 4
N 21000 38300 21000 40200 4
N 18900 35900 21400 35900 4
N 25900 40900 24900 40900 4
N 24600 44500 24900 44500 4
C 21900 37400 1 0 0 resistor-2.sym
{
T 22300 37750 5 10 0 0 0 0 1
device=RESISTOR
T 21900 37700 5 10 1 1 0 0 1
refdes=R11
T 22600 37700 5 10 1 1 0 0 1
value=1k
T 21900 37400 5 10 0 1 0 0 1
footprint=R025
}
N 21900 37500 21400 37500 4
C 18500 41900 1 0 0 RFM12-1.sym
{
T 20900 45300 5 10 1 1 0 6 1
refdes=U?
T 18900 45500 5 10 0 0 0 0 1
device=RFM12
}
N 21200 44400 22900 44400 4
N 25900 39300 22900 39300 4
N 22900 39300 22900 44400 4
N 25900 40500 23300 40500 4
N 23300 40500 23300 44800 4
N 23300 44800 21200 44800 4
N 25900 40100 22500 40100 4
N 22500 40100 22500 44000 4
N 22500 44000 21200 44000 4
N 25900 39700 21300 39700 4
N 21300 39700 21300 41400 4
N 21300 41400 16800 41400 4
N 16800 41400 16800 44800 4
N 16800 44800 18600 44800 4
C 18300 44300 1 0 1 out-1.sym
{
T 18300 44600 5 10 0 0 0 6 1
device=INPUT
T 18200 44500 5 10 0 1 0 6 1
refdes=INT0
T 17900 44500 5 10 1 1 0 0 1
netname=INT0
}
N 18300 44400 18600 44400 4
C 25000 37800 1 0 0 in-1.sym
{
T 25000 38100 5 10 0 0 0 0 1
device=INPUT
T 25100 38000 5 10 0 1 0 0 1
refdes=INT0
T 25200 38000 5 10 1 1 0 0 1
netname=INT0
}
N 25600 37900 25900 37900 4
C 21900 42900 1 0 0 vcc-1.sym
C 21700 43100 1 90 0 gnd-1.sym
N 21200 43200 21400 43200 4
C 21400 43500 1 0 0 nc-right-1.sym
{
T 21500 44000 5 10 0 0 0 0 1
value=NoConnection
T 21500 44200 5 10 0 0 0 0 1
device=DRC_Directive
}
N 21400 43600 21200 43600 4
C 17800 43500 1 0 0 nc-left-1.sym
{
T 17800 43900 5 10 0 0 0 0 1
value=NoConnection
T 17800 44300 5 10 0 0 0 0 1
device=DRC_Directive
}
C 17800 43100 1 0 0 nc-left-1.sym
{
T 17800 43500 5 10 0 0 0 0 1
value=NoConnection
T 17800 43900 5 10 0 0 0 0 1
device=DRC_Directive
}
C 17800 42700 1 0 0 nc-left-1.sym
{
T 17800 43100 5 10 0 0 0 0 1
value=NoConnection
T 17800 43500 5 10 0 0 0 0 1
device=DRC_Directive
}
C 18000 41800 1 0 0 gnd-1.sym
N 18100 42100 18100 42400 4
N 18100 42400 18600 42400 4
N 18600 43600 18300 43600 4
N 18300 43200 18600 43200 4
N 18600 42800 18300 42800 4
N 21200 42800 22100 42800 4
N 22100 42800 22100 42900 4
C 17000 44200 1 0 0 vcc-1.sym
N 17200 44000 18600 44000 4
N 17200 44000 17200 44200 4
