# vsim -c -novopt sisc_tb 
# //  ModelSim SE-64 6.5b_1 Jul 14 2009 Linux 3.11.10-11-desktop
# //
# //  Copyright 1991-2009 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Refreshing /nfs/s-l011/local/vol02/m/mfina/carch/VerilogProject/work.sisc_tb
# Loading work.sisc_tb
# Refreshing /nfs/s-l011/local/vol02/m/mfina/carch/VerilogProject/work.sisc
# Loading work.sisc
# Refreshing /nfs/s-l011/local/vol02/m/mfina/carch/VerilogProject/work.mux4
# Loading work.mux4
# Refreshing /nfs/s-l011/local/vol02/m/mfina/carch/VerilogProject/work.rf
# Loading work.rf
# Refreshing /nfs/s-l011/local/vol02/m/mfina/carch/VerilogProject/work.alu
# Loading work.alu
# Refreshing /nfs/s-l011/local/vol02/m/mfina/carch/VerilogProject/work.mux32
# Loading work.mux32
# Refreshing /nfs/s-l011/local/vol02/m/mfina/carch/VerilogProject/work.statreg
# Loading work.statreg
# Refreshing /nfs/s-l011/local/vol02/m/mfina/carch/VerilogProject/work.ctrl
# Loading work.ctrl
# Refreshing /nfs/s-l011/local/vol02/m/mfina/carch/VerilogProject/work.pc
# Loading work.pc
# Refreshing /nfs/s-l011/local/vol02/m/mfina/carch/VerilogProject/work.im
# Loading work.im
# Refreshing /nfs/s-l011/local/vol02/m/mfina/carch/VerilogProject/work.br
# Loading work.br
# Refreshing /nfs/s-l011/local/vol02/m/mfina/carch/VerilogProject/work.sisc_test
# Loading work.sisc_test
#                    0   IR>: 00000000, PC=0000, R1=00000000, R2=00000000, R3=00000000, RD_SEL=x, ALU_OP=xx, WB_SEL=x, RF_WE=x, BR_SEL=x, PC_WRITE=1, PC_SEL=x Add=0001
#                    5   IR>: 00000000, PC=0000, R1=00000000, R2=00000000, R3=00000000, RD_SEL=0, ALU_OP=00, WB_SEL=0, RF_WE=0, BR_SEL=0, PC_WRITE=1, PC_SEL=0 Add=0001
#                   55   IR>: 00000000, PC=0000, R1=00000000, R2=00000000, R3=00000000, RD_SEL=0, ALU_OP=00, WB_SEL=0, RF_WE=0, BR_SEL=0, PC_WRITE=0, PC_SEL=0 Add=0001
#                   95   IR>: 88010001, PC=0001, R1=00000000, R2=00000000, R3=00000000, RD_SEL=0, ALU_OP=00, WB_SEL=0, RF_WE=0, BR_SEL=0, PC_WRITE=1, PC_SEL=0 Add=0003
#                  105   IR>: 88010001, PC=0001, R1=00000000, R2=00000000, R3=00000000, RD_SEL=1, ALU_OP=00, WB_SEL=0, RF_WE=0, BR_SEL=0, PC_WRITE=0, PC_SEL=0 Add=0003
#                  115   IR>: 88010001, PC=0001, R1=00000000, R2=00000000, R3=00000000, RD_SEL=1, ALU_OP=01, WB_SEL=0, RF_WE=0, BR_SEL=0, PC_WRITE=0, PC_SEL=0 Add=0003
#                  125   IR>: 88010001, PC=0001, R1=00000001, R2=00000000, R3=00000000, RD_SEL=1, ALU_OP=01, WB_SEL=0, RF_WE=1, BR_SEL=0, PC_WRITE=0, PC_SEL=0 Add=0003
#                  145   IR>: 80112001, PC=0002, R1=00000001, R2=00000000, R3=00000000, RD_SEL=1, ALU_OP=00, WB_SEL=0, RF_WE=0, BR_SEL=0, PC_WRITE=1, PC_SEL=0 Add=2004
#                  155   IR>: 80112001, PC=0002, R1=00000001, R2=00000000, R3=00000000, RD_SEL=0, ALU_OP=00, WB_SEL=0, RF_WE=0, BR_SEL=0, PC_WRITE=0, PC_SEL=0 Add=2004
#                  175   IR>: 80112001, PC=0002, R1=00000001, R2=00000002, R3=00000000, RD_SEL=0, ALU_OP=00, WB_SEL=0, RF_WE=1, BR_SEL=0, PC_WRITE=0, PC_SEL=0 Add=2004
#                  195   IR>: 80213002, PC=0003, R1=00000001, R2=00000002, R3=00000000, RD_SEL=0, ALU_OP=00, WB_SEL=0, RF_WE=0, BR_SEL=0, PC_WRITE=1, PC_SEL=0 Add=3006
#                  205   IR>: 80213002, PC=0003, R1=00000001, R2=00000002, R3=00000000, RD_SEL=0, ALU_OP=00, WB_SEL=0, RF_WE=0, BR_SEL=0, PC_WRITE=0, PC_SEL=0 Add=3006
#                  225   IR>: 80213002, PC=0003, R1=00000001, R2=00000002, R3=00000001, RD_SEL=0, ALU_OP=00, WB_SEL=0, RF_WE=1, BR_SEL=0, PC_WRITE=0, PC_SEL=0 Add=3006
#                  245   IR>: 60000000, PC=0004, R1=00000001, R2=00000002, R3=00000001, RD_SEL=0, ALU_OP=00, WB_SEL=0, RF_WE=0, BR_SEL=0, PC_WRITE=1, PC_SEL=0 Add=0005
#                  255   IR>: 60000000, PC=0004, R1=00000001, R2=00000002, R3=00000001, RD_SEL=0, ALU_OP=00, WB_SEL=0, RF_WE=0, BR_SEL=0, PC_WRITE=0, PC_SEL=0 Add=0005
#                  265   IR>: 60000000, PC=0004, R1=00000001, R2=00000002, R3=00000001, RD_SEL=0, ALU_OP=00, WB_SEL=0, RF_WE=0, BR_SEL=0, PC_WRITE=0, PC_SEL=1 Add=0005
#                  295   IR>: 88010003, PC=0005, R1=00000001, R2=00000002, R3=00000001, RD_SEL=0, ALU_OP=10, WB_SEL=0, RF_WE=0, BR_SEL=1, PC_WRITE=1, PC_SEL=1 Add=0003
#                  305   IR>: 88010003, PC=0005, R1=00000001, R2=00000002, R3=00000001, RD_SEL=1, ALU_OP=10, WB_SEL=0, RF_WE=0, BR_SEL=1, PC_WRITE=0, PC_SEL=1 Add=0003
#                  315   IR>: 88010003, PC=0005, R1=00000001, R2=00000002, R3=00000001, RD_SEL=1, ALU_OP=01, WB_SEL=0, RF_WE=0, BR_SEL=1, PC_WRITE=0, PC_SEL=1 Add=0003
#                  325   IR>: 88010003, PC=0005, R1=00000003, R2=00000002, R3=00000001, RD_SEL=1, ALU_OP=01, WB_SEL=0, RF_WE=1, BR_SEL=1, PC_WRITE=0, PC_SEL=1 Add=0003
#                  345   IR>: 80213002, PC=0003, R1=00000003, R2=00000002, R3=00000001, RD_SEL=1, ALU_OP=00, WB_SEL=0, RF_WE=0, BR_SEL=0, PC_WRITE=1, PC_SEL=0 Add=3006
#                  355   IR>: 80213002, PC=0003, R1=00000003, R2=00000002, R3=00000001, RD_SEL=0, ALU_OP=00, WB_SEL=0, RF_WE=0, BR_SEL=0, PC_WRITE=0, PC_SEL=0 Add=3006
#                  375   IR>: 80213002, PC=0003, R1=00000003, R2=00000002, R3=ffffffff, RD_SEL=0, ALU_OP=00, WB_SEL=0, RF_WE=1, BR_SEL=0, PC_WRITE=0, PC_SEL=0 Add=3006
#                  395   IR>: 60000000, PC=0004, R1=00000003, R2=00000002, R3=ffffffff, RD_SEL=0, ALU_OP=00, WB_SEL=0, RF_WE=0, BR_SEL=0, PC_WRITE=1, PC_SEL=0 Add=0005
#                  405   IR>: 60000000, PC=0004, R1=00000003, R2=00000002, R3=ffffffff, RD_SEL=0, ALU_OP=00, WB_SEL=0, RF_WE=0, BR_SEL=0, PC_WRITE=0, PC_SEL=0 Add=0005
#                  445   IR>: 88010003, PC=0005, R1=00000003, R2=00000002, R3=ffffffff, RD_SEL=0, ALU_OP=10, WB_SEL=0, RF_WE=0, BR_SEL=1, PC_WRITE=1, PC_SEL=0 Add=0003
#                  455   IR>: 88010003, PC=0005, R1=00000003, R2=00000002, R3=ffffffff, RD_SEL=1, ALU_OP=10, WB_SEL=0, RF_WE=0, BR_SEL=1, PC_WRITE=0, PC_SEL=0 Add=0003
#                  465   IR>: 88010003, PC=0005, R1=00000003, R2=00000002, R3=ffffffff, RD_SEL=1, ALU_OP=01, WB_SEL=0, RF_WE=0, BR_SEL=1, PC_WRITE=0, PC_SEL=0 Add=0003
#                  475   IR>: 88010003, PC=0005, R1=00000003, R2=00000002, R3=ffffffff, RD_SEL=1, ALU_OP=01, WB_SEL=0, RF_WE=1, BR_SEL=1, PC_WRITE=0, PC_SEL=0 Add=0003
#                  495   IR>: 88020002, PC=0006, R1=00000003, R2=00000002, R3=ffffffff, RD_SEL=1, ALU_OP=00, WB_SEL=0, RF_WE=0, BR_SEL=0, PC_WRITE=1, PC_SEL=0 Add=0009
#                  505   IR>: 88020002, PC=0006, R1=00000003, R2=00000002, R3=ffffffff, RD_SEL=1, ALU_OP=00, WB_SEL=0, RF_WE=0, BR_SEL=0, PC_WRITE=0, PC_SEL=0 Add=0009
#                  515   IR>: 88020002, PC=0006, R1=00000003, R2=00000002, R3=ffffffff, RD_SEL=1, ALU_OP=01, WB_SEL=0, RF_WE=0, BR_SEL=0, PC_WRITE=0, PC_SEL=0 Add=0009
#                  525   IR>: 88020002, PC=0006, R1=00000003, R2=00000002, R3=ffffffff, RD_SEL=1, ALU_OP=01, WB_SEL=0, RF_WE=1, BR_SEL=0, PC_WRITE=0, PC_SEL=0 Add=0009
#                  545   IR>: 80213002, PC=0007, R1=00000003, R2=00000002, R3=ffffffff, RD_SEL=1, ALU_OP=00, WB_SEL=0, RF_WE=0, BR_SEL=0, PC_WRITE=1, PC_SEL=0 Add=300a
#                  555   IR>: 80213002, PC=0007, R1=00000003, R2=00000002, R3=ffffffff, RD_SEL=0, ALU_OP=00, WB_SEL=0, RF_WE=0, BR_SEL=0, PC_WRITE=0, PC_SEL=0 Add=300a
#                  575   IR>: 80213002, PC=0007, R1=00000003, R2=00000002, R3=ffffffff, RD_SEL=0, ALU_OP=00, WB_SEL=0, RF_WE=1, BR_SEL=0, PC_WRITE=0, PC_SEL=0 Add=300a
#                  595   IR>: 60000000, PC=0008, R1=00000003, R2=00000002, R3=ffffffff, RD_SEL=0, ALU_OP=00, WB_SEL=0, RF_WE=0, BR_SEL=0, PC_WRITE=1, PC_SEL=0 Add=0009
#                  605   IR>: 60000000, PC=0008, R1=00000003, R2=00000002, R3=ffffffff, RD_SEL=0, ALU_OP=00, WB_SEL=0, RF_WE=0, BR_SEL=0, PC_WRITE=0, PC_SEL=0 Add=0009
#                  645   IR>: f0000000, PC=0009, R1=00000003, R2=00000002, R3=ffffffff, RD_SEL=0, ALU_OP=10, WB_SEL=0, RF_WE=0, BR_SEL=1, PC_WRITE=1, PC_SEL=0 Add=0000
# Halt.
# Break in Module ctrl at ctrl.v line 64
# Stopped at ctrl.v line 64 
