//Register-Based loads and Stores

[wavedrom, ,svg]
....
{reg: [
  {bits: 2, name: 'op',          attr: ['2', 'C0=00'], type: 8},
  {bits: 3, name: 'rd\'',        attr: ['3', 'dest'], type: 3},
  {bits: 2, name: 'imm',         attr: ['2', 'offset[2|6]','offset[2|6]', 'offset[7:6]','offset[7:6]'], type: 2},
  {bits: 3, name: 'rs1\'/cs1\'', attr: ['3', 'base'], type: 2},
  {bits: 3, name: 'imm',         attr: ['3', 'offset[5:3]'], type: 3},
  {bits: 3, name: 'funct3',      attr: ['3', 'cap: C.CLW=010', 'leg: C.LW=010', 'cap rv64: C.CLD=011', 'leg rv64: C.LD=011'], type: 8},
], config: {bits: 16}}
....

