// Seed: 1254434480
module module_0;
  assign id_1[1] = 1;
  assign module_1.id_12 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    input logic id_2,
    output logic id_3,
    input wand id_4,
    input tri id_5,
    input wire id_6,
    input wor id_7,
    input tri1 id_8,
    input logic id_9,
    output wor id_10,
    input tri0 id_11,
    input supply1 id_12,
    input supply1 id_13,
    output wor id_14
);
  reg id_16;
  initial begin : LABEL_0
    id_16 <= id_9;
    id_3  <= id_2;
    id_3  <= 1;
  end
  module_0 modCall_1 ();
endmodule
