$date
	Sat Dec 18 12:09:59 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module data_memory_tb $end
$var wire 64 ! readData [63:0] $end
$var reg 48 " address [47:0] $end
$var reg 1 # clk $end
$var reg 1 $ memRead $end
$var reg 1 % memWrite $end
$var reg 64 & writeData [63:0] $end
$var integer 32 ' i [31:0] $end
$scope module data_memory_instance $end
$var wire 48 ( address [47:0] $end
$var wire 1 # clk $end
$var wire 1 $ memRead $end
$var wire 1 % memWrite $end
$var wire 64 ) readData [63:0] $end
$var wire 64 * writeData [63:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx *
bx )
bx (
b0 '
bx &
0%
0$
0#
bx "
bx !
$end
#5
b0 "
b0 (
b1 '
1#
#10
0#
#15
b101 "
b101 (
b10 '
1#
#20
0#
#25
b1010 "
b1010 (
b11 '
1#
#30
0#
#35
b1111 "
b1111 (
b100 '
1#
#40
0#
#45
b10100 "
b10100 (
b101 '
1#
#50
0#
#55
b11001 "
b11001 (
b110 '
1#
#60
0#
#65
b11110 "
b11110 (
b111 '
1#
#70
0#
#75
b100011 "
b100011 (
b1000 '
1#
#80
0#
#85
b101000 "
b101000 (
b1001 '
1#
#90
0#
#95
b101101 "
b101101 (
b1010 '
1#
#100
0#
#105
b110010 "
b110010 (
b1011 '
1#
#110
0#
#115
b110111 "
b110111 (
b1100 '
1#
#120
0#
#125
b111100 "
b111100 (
b1101 '
1#
#130
0#
#135
b1000001 "
b1000001 (
b1110 '
1#
#140
0#
#145
b1000110 "
b1000110 (
b1111 '
1#
#150
0#
#155
b1001011 "
b1001011 (
b10000 '
1#
#160
0#
#165
b1 &
b1 *
b0 "
b0 (
1#
1%
b1 '
#170
0#
#175
b10 &
b10 *
b101 "
b101 (
bx !
bx )
b10 '
1#
#180
0#
#185
bx !
bx )
b11 &
b11 *
b1010 "
b1010 (
b11 '
1#
#190
0#
#195
b100 &
b100 *
b1111 "
b1111 (
bx !
bx )
b100 '
1#
#200
0#
#205
bx !
bx )
b101 &
b101 *
b10100 "
b10100 (
b101 '
1#
#210
0#
#215
b110 &
b110 *
b11001 "
b11001 (
bx !
bx )
b110 '
1#
#220
0#
#225
bx !
bx )
b111 &
b111 *
b11110 "
b11110 (
b111 '
1#
#230
0#
#235
b1000 &
b1000 *
b100011 "
b100011 (
bx !
bx )
b1000 '
1#
#240
0#
#245
bx !
bx )
b1001 &
b1001 *
b101000 "
b101000 (
b1001 '
1#
#250
0#
#255
b1010 &
b1010 *
b101101 "
b101101 (
bx !
bx )
b1010 '
1#
#260
0#
#265
bx !
bx )
b1011 &
b1011 *
b110010 "
b110010 (
b1011 '
1#
#270
0#
#275
b1100 &
b1100 *
b110111 "
b110111 (
bx !
bx )
b1100 '
1#
#280
0#
#285
bx !
bx )
b1101 &
b1101 *
b111100 "
b111100 (
b1101 '
1#
#290
0#
#295
b1110 &
b1110 *
b1000001 "
b1000001 (
bx !
bx )
b1110 '
1#
#300
0#
#305
bx !
bx )
b1111 &
b1111 *
b1000110 "
b1000110 (
b1111 '
1#
#310
0#
#315
b10000 &
b10000 *
b1001011 "
b1001011 (
bx !
bx )
b10000 '
1#
#320
0#
#325
b1 !
b1 )
b0 "
b0 (
1#
1$
0%
b1 '
#330
0#
#335
b10 !
b10 )
b101 "
b101 (
b10 '
1#
#340
0#
#345
b11 !
b11 )
b1010 "
b1010 (
b11 '
1#
#350
0#
#355
b100 !
b100 )
b1111 "
b1111 (
b100 '
1#
#360
0#
#365
b101 !
b101 )
b10100 "
b10100 (
b101 '
1#
#370
0#
#375
b110 !
b110 )
b11001 "
b11001 (
b110 '
1#
#380
0#
#385
b111 !
b111 )
b11110 "
b11110 (
b111 '
1#
#390
0#
#395
b1000 !
b1000 )
b100011 "
b100011 (
b1000 '
1#
#400
0#
#405
b1001 !
b1001 )
b101000 "
b101000 (
b1001 '
1#
#410
0#
#415
b1010 !
b1010 )
b101101 "
b101101 (
b1010 '
1#
#420
0#
#425
b1011 !
b1011 )
b110010 "
b110010 (
b1011 '
1#
#430
0#
#435
b1100 !
b1100 )
b110111 "
b110111 (
b1100 '
1#
#440
0#
#445
b1101 !
b1101 )
b111100 "
b111100 (
b1101 '
1#
#450
0#
#455
b1110 !
b1110 )
b1000001 "
b1000001 (
b1110 '
1#
#460
0#
#465
b1111 !
b1111 )
b1000110 "
b1000110 (
b1111 '
1#
#470
0#
#475
bx !
bx )
b1001011 "
b1001011 (
b10000 '
1#
#480
0#
#485
1#
