From 10f18631db7eaee518cb629aa7c13694ee480044 Mon Sep 17 00:00:00 2001
From: Yiyang Wu <toolmanp@tlmp.cc>
Date: Mon, 3 Feb 2025 22:34:19 +0800
Subject: [PATCH] compat: chcore

Signed-off-by: Yiyang Wu <toolmanp@tlmp.cc>
---
 hw/arm/bcm2838.c                     | 12 ++++++
 hw/arm/bcm2838_peripherals.c         | 58 ++++++++++++++++++++++++++++
 hw/display/bcm2835_fb.c              |  8 ++--
 include/hw/arm/bcm2838_peripherals.h |  1 +
 include/hw/arm/raspi_platform.h      |  4 ++
 5 files changed, 79 insertions(+), 4 deletions(-)

diff --git a/hw/arm/bcm2838.c b/hw/arm/bcm2838.c
index ddb7c5f757..038d512e2b 100644
--- a/hw/arm/bcm2838.c
+++ b/hw/arm/bcm2838.c
@@ -180,6 +180,18 @@ static void bcm2838_realize(DeviceState *dev, Error **errp)
     sysbus_connect_irq(SYS_BUS_DEVICE(&ps_base->uart0), 0,
                        qdev_get_gpio_in(gicdev, GIC_SPI_INTERRUPT_UART0));
 
+    sysbus_connect_irq(SYS_BUS_DEVICE(&ps->uart2), 0,
+                       qdev_get_gpio_in(gicdev, GIC_SPI_INTERRUPT_UART0));
+
+    sysbus_connect_irq(SYS_BUS_DEVICE(&ps->uart3), 0,
+                       qdev_get_gpio_in(gicdev, GIC_SPI_INTERRUPT_UART0));
+
+    sysbus_connect_irq(SYS_BUS_DEVICE(&ps->uart4), 0,
+                       qdev_get_gpio_in(gicdev, GIC_SPI_INTERRUPT_UART0));
+
+    sysbus_connect_irq(SYS_BUS_DEVICE(&ps->uart5), 0,
+                       qdev_get_gpio_in(gicdev, GIC_SPI_INTERRUPT_UART0));
+
     /* Connect AUX / UART1 to the interrupt controller */
     sysbus_connect_irq(SYS_BUS_DEVICE(&ps_base->aux), 0,
                        qdev_get_gpio_in(gicdev, GIC_SPI_INTERRUPT_AUX_UART1));
diff --git a/hw/arm/bcm2838_peripherals.c b/hw/arm/bcm2838_peripherals.c
index e28bef4a37..17e175c6f7 100644
--- a/hw/arm/bcm2838_peripherals.c
+++ b/hw/arm/bcm2838_peripherals.c
@@ -11,6 +11,7 @@
 #include "qemu/module.h"
 #include "hw/arm/raspi_platform.h"
 #include "hw/arm/bcm2838_peripherals.h"
+#include "sysemu/sysemu.h"
 
 #define CLOCK_ISP_OFFSET        0xc11000
 #define CLOCK_ISP_SIZE          0x100
@@ -57,6 +58,11 @@ static void bcm2838_peripherals_init(Object *obj)
                             TYPE_OR_IRQ);
     object_property_set_int(OBJECT(&s->dma_9_10_irq_orgate), "num-lines", 2,
                             &error_abort);
+
+    object_initialize_child(obj, "uart2", &s->uart2, TYPE_PL011);
+    object_initialize_child(obj, "uart3", &s->uart3, TYPE_PL011);
+    object_initialize_child(obj, "uart4", &s->uart4, TYPE_PL011);
+    object_initialize_child(obj, "uart5", &s->uart5, TYPE_PL011);
 }
 
 static void bcm2838_peripherals_realize(DeviceState *dev, Error **errp)
@@ -194,6 +200,58 @@ static void bcm2838_peripherals_realize(DeviceState *dev, Error **errp)
 
     /* BCM2838 RPiVid ASB must be mapped to prevent kernel crash */
     create_unimp(s_base, &s->asb, "bcm2838-asb", BRDG_OFFSET, 0x24);
+
+    qdev_connect_clock_in(DEVICE(&s->uart2), "clk",
+        qdev_get_clock_out(DEVICE(&s->parent_obj.cprman), "uart-out"));
+
+    qdev_connect_clock_in(DEVICE(&s->uart3), "clk",
+        qdev_get_clock_out(DEVICE(&s->parent_obj.cprman), "uart-out"));
+
+    qdev_connect_clock_in(DEVICE(&s->uart4), "clk",
+        qdev_get_clock_out(DEVICE(&s->parent_obj.cprman), "uart-out"));
+
+    qdev_connect_clock_in(DEVICE(&s->uart5), "clk",
+        qdev_get_clock_out(DEVICE(&s->parent_obj.cprman), "uart-out"));
+
+    qdev_prop_set_chr(DEVICE(&s->uart2), "chardev", serial_hd(2));
+    if (!sysbus_realize(SYS_BUS_DEVICE(&s->uart2), errp))
+        return;
+
+    qdev_prop_set_chr(DEVICE(&s->uart3), "chardev", serial_hd(3));
+    if (!sysbus_realize(SYS_BUS_DEVICE(&s->uart3), errp))
+        return;
+
+    qdev_prop_set_chr(DEVICE(&s->uart4), "chardev", serial_hd(4));
+    if (!sysbus_realize(SYS_BUS_DEVICE(&s->uart4), errp))
+        return;
+
+    qdev_prop_set_chr(DEVICE(&s->uart5), "chardev", serial_hd(5));
+    if (!sysbus_realize(SYS_BUS_DEVICE(&s->uart5), errp))
+        return;
+
+    memory_region_add_subregion(&s->parent_obj.peri_mr, UART2_OFFSET,
+        sysbus_mmio_get_region(SYS_BUS_DEVICE(&s->uart2), 0));
+    sysbus_connect_irq(SYS_BUS_DEVICE(&s->uart2), 0,
+        qdev_get_gpio_in_named(DEVICE(&s->parent_obj.ic), BCM2835_IC_GPU_IRQ,
+                               INTERRUPT_UART0));
+
+    memory_region_add_subregion(&s->parent_obj.peri_mr, UART3_OFFSET,
+        sysbus_mmio_get_region(SYS_BUS_DEVICE(&s->uart3), 0));
+    sysbus_connect_irq(SYS_BUS_DEVICE(&s->uart3), 0,
+        qdev_get_gpio_in_named(DEVICE(&s->parent_obj.ic), BCM2835_IC_GPU_IRQ,
+                               INTERRUPT_UART0));
+
+    memory_region_add_subregion(&s->parent_obj.peri_mr, UART3_OFFSET,
+        sysbus_mmio_get_region(SYS_BUS_DEVICE(&s->uart4), 0));
+    sysbus_connect_irq(SYS_BUS_DEVICE(&s->uart4), 0,
+        qdev_get_gpio_in_named(DEVICE(&s->parent_obj.ic), BCM2835_IC_GPU_IRQ,
+                               INTERRUPT_UART0));
+
+    memory_region_add_subregion(&s->parent_obj.peri_mr, UART3_OFFSET,
+        sysbus_mmio_get_region(SYS_BUS_DEVICE(&s->uart5), 0));
+    sysbus_connect_irq(SYS_BUS_DEVICE(&s->uart5), 0,
+        qdev_get_gpio_in_named(DEVICE(&s->parent_obj.ic), BCM2835_IC_GPU_IRQ,
+                               INTERRUPT_UART0));
 }
 
 static void bcm2838_peripherals_class_init(ObjectClass *oc, void *data)
diff --git a/hw/display/bcm2835_fb.c b/hw/display/bcm2835_fb.c
index 650db3da82..464a54e40c 100644
--- a/hw/display/bcm2835_fb.c
+++ b/hw/display/bcm2835_fb.c
@@ -433,11 +433,11 @@ static Property bcm2835_fb_props[] = {
     DEFINE_PROP_UINT32("vcram-base", BCM2835FBState, vcram_base, 0),/*required*/
     DEFINE_PROP_UINT32("vcram-size", BCM2835FBState, vcram_size,
                        DEFAULT_VCRAM_SIZE),
-    DEFINE_PROP_UINT32("xres", BCM2835FBState, initial_config.xres, 640),
-    DEFINE_PROP_UINT32("yres", BCM2835FBState, initial_config.yres, 480),
-    DEFINE_PROP_UINT32("bpp", BCM2835FBState, initial_config.bpp, 16),
+    DEFINE_PROP_UINT32("xres", BCM2835FBState, initial_config.xres, 1280),
+    DEFINE_PROP_UINT32("yres", BCM2835FBState, initial_config.yres, 720),
+    DEFINE_PROP_UINT32("bpp", BCM2835FBState, initial_config.bpp, 32),
     DEFINE_PROP_UINT32("pixo", BCM2835FBState,
-                       initial_config.pixo, 1), /* 1=RGB, 0=BGR */
+                       initial_config.pixo, 0), /* 1=RGB, 0=BGR */
     DEFINE_PROP_UINT32("alpha", BCM2835FBState,
                        initial_config.alpha, 2), /* alpha ignored */
     DEFINE_PROP_END_OF_LIST()
diff --git a/include/hw/arm/bcm2838_peripherals.h b/include/hw/arm/bcm2838_peripherals.h
index 7ee1bd066f..507d76466a 100644
--- a/include/hw/arm/bcm2838_peripherals.h
+++ b/include/hw/arm/bcm2838_peripherals.h
@@ -65,6 +65,7 @@ struct BCM2838PeripheralState {
 
     SDHCIState emmc2;
     BCM2838GpioState gpio;
+    PL011State uart2, uart3, uart4, uart5;
 
     OrIRQState mmc_irq_orgate;
     OrIRQState dma_7_8_irq_orgate;
diff --git a/include/hw/arm/raspi_platform.h b/include/hw/arm/raspi_platform.h
index 7bc4807fa5..8634a247c5 100644
--- a/include/hw/arm/raspi_platform.h
+++ b/include/hw/arm/raspi_platform.h
@@ -86,6 +86,10 @@ uint64_t board_ram_size(uint32_t board_rev);
 #define RNG_OFFSET              0x104000
 #define GPIO_OFFSET             0x200000
 #define UART0_OFFSET            0x201000 /* PL011 */
+#define UART2_OFFSET            0x201400
+#define UART3_OFFSET            0x201600
+#define UART4_OFFSET            0x201800
+#define UART5_OFFSET            0x201a00
 #define MMCI0_OFFSET            0x202000 /* Legacy MMC */
 #define I2S_OFFSET              0x203000 /* PCM */
 #define SPI0_OFFSET             0x204000 /* SPI master */
-- 
2.48.1

