# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../MicroBlaze.gen/sources_1/bd/MB/ipshared/3242" \
"simple_axi_writer_tb_time_impl.v" \
"../../../../../MicroBlaze.srcs/sources_1/new/CRC32.v" \
"../../../../../MicroBlaze.srcs/sim_1/new/sim2.v" \

# Do not sort compile order
nosort
