// Seed: 3188131513
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    input id_3,
    input logic id_4,
    input id_5,
    output logic id_6
);
  logic id_7;
  logic id_8 = {id_7{1}};
  type_15 id_9 (
      .id_0(),
      .id_1(1)
  );
endmodule
module module_1 (
    output logic id_0,
    input logic id_1,
    input id_2,
    input id_3
    , id_7
);
  logic id_8, id_9, id_10, id_11;
  assign id_9 = id_5 & 1;
  logic id_12 = id_2;
  assign id_10 = 1;
  logic id_13;
endmodule
