
---------- Begin Simulation Statistics ----------
final_tick                                84113312000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 143956                       # Simulator instruction rate (inst/s)
host_mem_usage                                 668992                       # Number of bytes of host memory used
host_op_rate                                   144310                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   694.66                       # Real time elapsed on the host
host_tick_rate                              121086423                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100245691                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.084113                       # Number of seconds simulated
sim_ticks                                 84113312000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100245691                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.682266                       # CPI: cycles per instruction
system.cpu.discardedOps                        537560                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        37883630                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.594436                       # IPC: instructions per cycle
system.cpu.numCycles                        168226624                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                39795210     39.70%     39.70% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20704      0.02%     39.72% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       7      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc              102      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     39.72% # Class of committed instruction
system.cpu.op_class_0::MemRead               47464384     47.35%     87.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              12965284     12.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100245691                       # Class of committed instruction
system.cpu.tickCycles                       130342994                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       176850                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        387096                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           52                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       771314                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          716                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1544382                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            716                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 6047304                       # Number of BP lookups
system.cpu.branchPred.condPredicted           4457295                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            188275                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              4573903                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 4571720                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.952273                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  136249                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                117                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             508                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                274                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              234                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          145                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     57512528                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         57512528                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     57512542                       # number of overall hits
system.cpu.dcache.overall_hits::total        57512542                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       835399                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         835399                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       835415                       # number of overall misses
system.cpu.dcache.overall_misses::total        835415                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  27258404000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  27258404000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  27258404000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  27258404000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     58347927                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     58347927                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     58347957                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     58347957                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014318                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014318                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014318                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014318                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 32629.203530                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32629.203530                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 32628.578611                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32628.578611                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       667897                       # number of writebacks
system.cpu.dcache.writebacks::total            667897                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        63159                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        63159                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        63159                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        63159                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       772240                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       772240                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       772251                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       772251                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  24756880500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  24756880500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  24757826000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  24757826000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013235                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013235                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013235                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013235                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 32058.531674                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 32058.531674                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 32059.299373                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 32059.299373                       # average overall mshr miss latency
system.cpu.dcache.replacements                 771226                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     44933371                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        44933371                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       458329                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        458329                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10616600500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10616600500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     45391700                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     45391700                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010097                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010097                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 23163.711002                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23163.711002                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           46                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           46                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       458283                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       458283                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  10154681000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  10154681000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010096                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010096                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 22158.100999                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22158.100999                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     12579157                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12579157                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       377070                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       377070                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  16641803500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  16641803500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     12956227                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     12956227                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.029103                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029103                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 44134.520116                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 44134.520116                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        63113                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        63113                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       313957                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       313957                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  14602199500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14602199500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024232                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024232                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 46510.189293                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 46510.189293                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           14                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            14                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           16                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           16                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           30                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           30                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.533333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.533333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           11                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           11                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       945500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       945500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.366667                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.366667                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 85954.545455                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 85954.545455                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           61                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           61                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        72000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        72000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           62                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           62                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.016129                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.016129                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        72000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        72000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        71000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        71000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.016129                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.016129                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        71000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        71000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           62                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           62                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           62                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           62                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  84113312000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1007.845392                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            58284915                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            772250                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             75.474153                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1007.845392                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984224                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984224                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          391                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          306                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          324                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         117468412                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        117468412                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  84113312000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  84113312000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  84113312000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            35331932                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           49018151                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          13268722                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     18253457                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         18253457                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     18253457                       # number of overall hits
system.cpu.icache.overall_hits::total        18253457                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          817                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            817                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          817                       # number of overall misses
system.cpu.icache.overall_misses::total           817                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     64418000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     64418000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     64418000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     64418000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     18254274                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     18254274                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     18254274                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     18254274                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000045                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000045                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000045                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000045                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78847.001224                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78847.001224                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78847.001224                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78847.001224                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           88                       # number of writebacks
system.cpu.icache.writebacks::total                88                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          817                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          817                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          817                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          817                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     63601000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     63601000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     63601000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     63601000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000045                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000045                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000045                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000045                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77847.001224                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77847.001224                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77847.001224                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77847.001224                       # average overall mshr miss latency
system.cpu.icache.replacements                     88                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     18253457                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        18253457                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          817                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           817                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     64418000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     64418000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     18254274                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     18254274                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000045                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000045                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78847.001224                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78847.001224                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          817                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          817                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     63601000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     63601000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000045                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000045                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77847.001224                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77847.001224                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  84113312000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           624.796114                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            18254274                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               817                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          22343.052632                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   624.796114                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.610152                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.610152                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          729                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          729                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.711914                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          73017913                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         73017913                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  84113312000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  84113312000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  84113312000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  84113312000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100245691                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    4                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               562814                       # number of demand (read+write) hits
system.l2.demand_hits::total                   562818                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   4                       # number of overall hits
system.l2.overall_hits::.cpu.data              562814                       # number of overall hits
system.l2.overall_hits::total                  562818                       # number of overall hits
system.l2.demand_misses::.cpu.inst                813                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             209437                       # number of demand (read+write) misses
system.l2.demand_misses::total                 210250                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               813                       # number of overall misses
system.l2.overall_misses::.cpu.data            209437                       # number of overall misses
system.l2.overall_misses::total                210250                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     62328500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  17674411000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17736739500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     62328500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  17674411000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17736739500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              817                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           772251                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               773068                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             817                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          772251                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              773068                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.995104                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.271203                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.271968                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.995104                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.271203                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.271968                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76664.821648                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84390.107765                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84360.235434                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76664.821648                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84390.107765                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84360.235434                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              118884                       # number of writebacks
system.l2.writebacks::total                    118884                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           813                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        209435                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            210248                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          813                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       209435                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           210248                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     54198500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  15579939500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15634138000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     54198500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  15579939500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15634138000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.995104                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.271201                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.271966                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.995104                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.271201                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.271966                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66664.821648                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74390.333516                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74360.460028                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66664.821648                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74390.333516                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74360.460028                       # average overall mshr miss latency
system.l2.replacements                         177564                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       667897                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           667897                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       667897                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       667897                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           88                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               88                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           88                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           88                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            172438                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                172438                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          141518                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              141518                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  12316089500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12316089500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        313956                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            313956                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.450757                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.450757                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 87028.431012                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87028.431012                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       141518                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         141518                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10900919500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10900919500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.450757                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.450757                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 77028.501675                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77028.501675                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              4                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  4                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          813                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              813                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     62328500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     62328500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          817                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            817                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.995104                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.995104                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76664.821648                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76664.821648                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          813                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          813                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     54198500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     54198500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.995104                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.995104                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66664.821648                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66664.821648                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        390376                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            390376                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        67919                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           67919                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5358321500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5358321500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       458295                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        458295                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.148199                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.148199                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78892.820860                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78892.820860                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        67917                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        67917                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4679020000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4679020000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.148195                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.148195                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68893.207886                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68893.207886                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  84113312000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31922.108818                       # Cycle average of tags in use
system.l2.tags.total_refs                     1544327                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    210332                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.342330                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      21.049878                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       119.223531                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31781.835408                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000642                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003638                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.969905                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.974185                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          450                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         7301                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        24952                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12564972                       # Number of tag accesses
system.l2.tags.data_accesses                 12564972                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  84113312000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    118884.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       813.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    209384.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002767458500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7108                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7108                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              550104                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111901                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      210248                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     118884                       # Number of write requests accepted
system.mem_ctrls.readBursts                    210248                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   118884                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     51                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.57                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                210248                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               118884                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  154444                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   55741                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         7108                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.569218                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.433952                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     58.186296                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6947     97.73%     97.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           30      0.42%     98.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          129      1.81%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7108                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7108                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.720878                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.691160                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.012391                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4642     65.31%     65.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               62      0.87%     66.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2164     30.44%     96.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              227      3.19%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               12      0.17%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7108                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    3264                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                13455872                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7608576                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    159.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     90.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   84113226500                       # Total gap between requests
system.mem_ctrls.avgGap                     255560.77                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        52032                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     13400576                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      7606528                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 618594.117421033210                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 159315757.296538263559                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 90431916.412945434451                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          813                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       209435                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       118884                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     20915250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   6956190000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1984510892250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25726.01                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33214.08                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  16692834.13                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        52032                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     13403840                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      13455872                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        52032                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        52032                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      7608576                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      7608576                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          813                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       209435                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         210248                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       118884                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        118884                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       618594                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    159354562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        159973156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       618594                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       618594                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     90456265                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        90456265                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     90456265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       618594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    159354562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       250429421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               210197                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              118852                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        13164                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        13318                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        13554                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        13522                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        13263                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        13229                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        13356                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        13110                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        13180                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        13020                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12998                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        12883                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        13028                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        13066                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12624                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        12882                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7331                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         7497                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         7604                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         7611                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7438                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         7454                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         7620                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         7447                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         7500                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         7443                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         7533                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         7460                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         7398                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         7355                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         6970                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         7191                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3035911500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1050985000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6977105250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14443.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33193.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              141769                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              71600                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            67.45                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           60.24                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       115665                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   182.060675                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   107.519881                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   249.560971                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        78016     67.45%     67.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        16447     14.22%     81.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2564      2.22%     83.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1597      1.38%     85.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         8734      7.55%     92.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          744      0.64%     93.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1395      1.21%     94.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          502      0.43%     95.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         5666      4.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       115665                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              13452608                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            7606528                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              159.934351                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               90.431916                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.96                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.71                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               64.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  84113312000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       414784020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       220432575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      760524240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     313210440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6639341280.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  21485276190                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  14206647840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   44040216585                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   523.582005                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  36709356000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2808520000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  44595436000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       411171180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       218516100                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      740282340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     307197000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6639341280.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  20615333070                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  14939231520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   43871072490                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   521.571098                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  38624612750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2808520000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  42680179250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  84113312000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              68730                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       118884                       # Transaction distribution
system.membus.trans_dist::CleanEvict            57964                       # Transaction distribution
system.membus.trans_dist::ReadExReq            141518                       # Transaction distribution
system.membus.trans_dist::ReadExResp           141517                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         68730                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       597343                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 597343                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     21064384                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                21064384                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            210248                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  210248    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              210248                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  84113312000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           895064500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1133887750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            459112                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       786781                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           88                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          162009                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           313956                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          313955                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           817                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       458295                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1722                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2315727                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2317449                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        57920                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     92169408                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               92227328                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          177564                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7608576                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           950632                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000808                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.028412                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 949864     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    768      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             950632                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  84113312000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1440176000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1225500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1158375998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
