
*** Running vivado
    with args -log ASM_multiplier.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ASM_multiplier.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source ASM_multiplier.tcl -notrace
Command: synth_design -top ASM_multiplier -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11900 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 814.449 ; gain = 178.207
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port data_in is neither a static name nor a globally static expression [C:/hlocal/TOC_LAB_4-master/data_path.vhd:61]
WARNING: [Synth 8-1565] actual for formal port data_in is neither a static name nor a globally static expression [C:/hlocal/TOC_LAB_4-master/data_path.vhd:64]
INFO: [Synth 8-638] synthesizing module 'ASM_multiplier' [C:/hlocal/TOC_LAB_4-master/multiplier.vhd:15]
INFO: [Synth 8-3491] module 'controller' declared at 'C:/hlocal/TOC_LAB_4-master/controller.vhd:5' bound to instance 'U_CNTRL' of component 'controller' [C:/hlocal/TOC_LAB_4-master/multiplier.vhd:63]
INFO: [Synth 8-638] synthesizing module 'controller' [C:/hlocal/TOC_LAB_4-master/controller.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'controller' (1#1) [C:/hlocal/TOC_LAB_4-master/controller.vhd:12]
INFO: [Synth 8-3491] module 'data_path' declared at 'C:/hlocal/TOC_LAB_4-master/data_path.vhd:6' bound to instance 'U_DP' of component 'data_path' [C:/hlocal/TOC_LAB_4-master/multiplier.vhd:66]
INFO: [Synth 8-638] synthesizing module 'data_path' [C:/hlocal/TOC_LAB_4-master/data_path.vhd:14]
	Parameter n bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'left_right_shift_reg' declared at 'C:/hlocal/TOC_LAB_4-master/left_right_shift_reg.vhd:4' bound to instance 'REG_A' of component 'left_right_shift_reg' [C:/hlocal/TOC_LAB_4-master/data_path.vhd:60]
INFO: [Synth 8-638] synthesizing module 'left_right_shift_reg' [C:/hlocal/TOC_LAB_4-master/left_right_shift_reg.vhd:12]
	Parameter n bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'left_right_shift_reg' (2#1) [C:/hlocal/TOC_LAB_4-master/left_right_shift_reg.vhd:12]
	Parameter n bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'left_right_shift_reg' declared at 'C:/hlocal/TOC_LAB_4-master/left_right_shift_reg.vhd:4' bound to instance 'REG_B' of component 'left_right_shift_reg' [C:/hlocal/TOC_LAB_4-master/data_path.vhd:63]
	Parameter n bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'asynch_reg' declared at 'C:/hlocal/TOC_LAB_4-master/asynch_reg.vhd:4' bound to instance 'REG_N' of component 'asynch_reg' [C:/hlocal/TOC_LAB_4-master/data_path.vhd:67]
INFO: [Synth 8-638] synthesizing module 'asynch_reg' [C:/hlocal/TOC_LAB_4-master/asynch_reg.vhd:11]
	Parameter n bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'asynch_reg' (3#1) [C:/hlocal/TOC_LAB_4-master/asynch_reg.vhd:11]
	Parameter n bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'asynch_reg' declared at 'C:/hlocal/TOC_LAB_4-master/asynch_reg.vhd:4' bound to instance 'REG_ACC' of component 'asynch_reg' [C:/hlocal/TOC_LAB_4-master/data_path.vhd:70]
	Parameter n bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'adder_sub' declared at 'C:/hlocal/TOC_LAB_4-master/adder_sub_std.vhd:5' bound to instance 'SUB' of component 'adder_sub' [C:/hlocal/TOC_LAB_4-master/data_path.vhd:74]
INFO: [Synth 8-638] synthesizing module 'adder_sub' [C:/hlocal/TOC_LAB_4-master/adder_sub_std.vhd:13]
	Parameter n bound to: 8 - type: integer 
	Parameter n bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'adder' declared at 'C:/hlocal/TOC_LAB_4-master/adder_std.vhd:4' bound to instance 'U_ADD' of component 'adder' [C:/hlocal/TOC_LAB_4-master/adder_sub_std.vhd:25]
INFO: [Synth 8-638] synthesizing module 'adder' [C:/hlocal/TOC_LAB_4-master/adder_std.vhd:13]
	Parameter n bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder' (4#1) [C:/hlocal/TOC_LAB_4-master/adder_std.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'adder_sub' (5#1) [C:/hlocal/TOC_LAB_4-master/adder_sub_std.vhd:13]
	Parameter n bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'adder_sub' declared at 'C:/hlocal/TOC_LAB_4-master/adder_sub_std.vhd:5' bound to instance 'ADD' of component 'adder_sub' [C:/hlocal/TOC_LAB_4-master/data_path.vhd:77]
WARNING: [Synth 8-614] signal 'num_four' is read in the process but is not in the sensitivity list [C:/hlocal/TOC_LAB_4-master/data_path.vhd:80]
WARNING: [Synth 8-614] signal 'num_zero' is read in the process but is not in the sensitivity list [C:/hlocal/TOC_LAB_4-master/data_path.vhd:80]
WARNING: [Synth 8-614] signal 'num_zero' is read in the process but is not in the sensitivity list [C:/hlocal/TOC_LAB_4-master/data_path.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'data_path' (6#1) [C:/hlocal/TOC_LAB_4-master/data_path.vhd:14]
INFO: [Synth 8-3491] module 'debouncer' declared at 'C:/hlocal/debouncer.vhd:5' bound to instance 'deb_rst' of component 'debouncer' [C:/hlocal/TOC_LAB_4-master/multiplier.vhd:69]
INFO: [Synth 8-638] synthesizing module 'debouncer' [C:/hlocal/debouncer.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (7#1) [C:/hlocal/debouncer.vhd:16]
INFO: [Synth 8-3491] module 'debouncer' declared at 'C:/hlocal/debouncer.vhd:5' bound to instance 'deb_init' of component 'debouncer' [C:/hlocal/TOC_LAB_4-master/multiplier.vhd:72]
INFO: [Synth 8-3491] module 'conv_7seg' declared at 'C:/hlocal/TOC_LAB_4-master/conv_7seg.vhd:4' bound to instance 'conv' of component 'conv_7seg' [C:/hlocal/TOC_LAB_4-master/multiplier.vhd:75]
INFO: [Synth 8-638] synthesizing module 'conv_7seg' [C:/hlocal/TOC_LAB_4-master/conv_7seg.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'conv_7seg' (8#1) [C:/hlocal/TOC_LAB_4-master/conv_7seg.vhd:9]
INFO: [Synth 8-3491] module 'displays' declared at 'C:/hlocal/TOC_LAB_4-master/displays.vhd:7' bound to instance 'disp' of component 'displays' [C:/hlocal/TOC_LAB_4-master/multiplier.vhd:78]
INFO: [Synth 8-638] synthesizing module 'displays' [C:/hlocal/TOC_LAB_4-master/displays.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'displays' (9#1) [C:/hlocal/TOC_LAB_4-master/displays.vhd:17]
WARNING: [Synth 8-614] signal 'r_copy' is read in the process but is not in the sensitivity list [C:/hlocal/TOC_LAB_4-master/multiplier.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'ASM_multiplier' (10#1) [C:/hlocal/TOC_LAB_4-master/multiplier.vhd:15]
WARNING: [Synth 8-3331] design displays has unconnected port velocidad[1]
WARNING: [Synth 8-3331] design displays has unconnected port velocidad[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 875.238 ; gain = 238.996
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 875.238 ; gain = 238.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 875.238 ; gain = 238.996
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/hlocal/TOC_LAB_4-master/Basys3_Master.xdc]
Finished Parsing XDC File [C:/hlocal/TOC_LAB_4-master/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/hlocal/TOC_LAB_4-master/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ASM_multiplier_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ASM_multiplier_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 997.160 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.133 . Memory (MB): peak = 997.160 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 997.160 ; gain = 360.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 997.160 ; gain = 360.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 997.160 ; gain = 360.918
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'controller'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'debouncer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_init |                            00001 |                              000
                  s_load |                            00010 |                              001
                  s_idle |                            00100 |                              010
                   s_acc |                            01000 |                              011
                  s_iter |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'one-hot' in module 'controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         waitingpression |                               00 |                               00
      pressiondebouncing |                               01 |                               01
       waitingdepression |                               10 |                               10
    depressiondebouncing |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'debouncer'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 997.160 ; gain = 360.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
+---XORs : 
	   2 Input      8 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module controller 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
Module left_right_shift_reg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module asynch_reg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module adder 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
Module adder_sub 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module data_path 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
Module displays 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design ASM_multiplier has port disp_enable[3] driven by constant 1
WARNING: [Synth 8-3917] design ASM_multiplier has port disp_enable[2] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 997.160 ; gain = 360.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 997.160 ; gain = 360.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 997.160 ; gain = 360.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 997.160 ; gain = 360.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 1001.801 ; gain = 365.559
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 1001.801 ; gain = 365.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 1001.801 ; gain = 365.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 1001.801 ; gain = 365.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 1001.801 ; gain = 365.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 1001.801 ; gain = 365.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    20|
|3     |LUT1   |     9|
|4     |LUT2   |    14|
|5     |LUT3   |    28|
|6     |LUT4   |    55|
|7     |LUT5   |     5|
|8     |LUT6   |    15|
|9     |FDCE   |    16|
|10    |FDRE   |    89|
|11    |FDSE   |     1|
|12    |IBUF   |    11|
|13    |OBUF   |    20|
+------+-------+------+

Report Instance Areas: 
+------+------------+-----------------------+------+
|      |Instance    |Module                 |Cells |
+------+------------+-----------------------+------+
|1     |top         |                       |   284|
|2     |  U_CNTRL   |controller             |    35|
|3     |  U_DP      |data_path              |    69|
|4     |    ADD     |adder_sub              |     2|
|5     |      U_ADD |adder_4                |     2|
|6     |    REG_A   |left_right_shift_reg   |    20|
|7     |    REG_ACC |asynch_reg             |    18|
|8     |    REG_B   |left_right_shift_reg_1 |    10|
|9     |    REG_N   |asynch_reg_2           |    17|
|10    |    SUB     |adder_sub_3            |     2|
|11    |      U_ADD |adder                  |     2|
|12    |  deb_init  |debouncer              |    60|
|13    |  deb_rst   |debouncer_0            |    59|
|14    |  disp      |displays               |    29|
+------+------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 1001.801 ; gain = 365.559
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 1001.801 ; gain = 243.637
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 1001.801 ; gain = 365.559
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1014.375 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:33 . Memory (MB): peak = 1014.375 ; gain = 635.355
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1014.375 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/usuario_local/project_4/project_4.runs/synth_1/ASM_multiplier.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ASM_multiplier_utilization_synth.rpt -pb ASM_multiplier_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 20 11:58:59 2019...
