unit-1 introduction 8086 ece department microprocessor microcontrollers page 18  read ( ) signal cause addressed device enable data bus driver . go low , valid data available data bus . addressed device drive ready line high . processor return read signal high level , addressed device tristate bus driver . write cycle timing diagram minimum mode :  write cycle also begin assertion ale emission address . m/io ’ signal asserted indicate memory i/o operation .  t2 , sending address t1 , processor sends data written addressed location . data remains bus middle t4 state . wr ’ becomes active beginning t2 ( unlike rd ’ somewhat delayed t2 provide time floating ) .  bhe ’ a0 signal used select proper byte byte memory i/o word read written .  m/io ’ , rd ’ wr ’ signal indicate type data transfer specified table 8086 maximum mode system operation timing diagram :  maximum mode , 8086 operated strapping mn/mx ’ pin ground . mode , processor derives status signal s2 ’ , s1 ’ s0 ’ . another chip called bus controller derives control signal using status information .  maximum mode , may one microprocessor system configuration . component system minimum mode system . general system organization shown figure .