INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/cmpe420/seven_controller/seven_controller.srcs/sources_1/imports/vid/bcd2seven.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd2seven
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/cmpe420/seven_controller/seven_controller.srcs/sources_1/imports/vid/timekeeper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timekeeper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/cmpe420/seven_controller/seven_controller.srcs/sources_1/imports/vid/bitmap_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitmap_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/cmpe420/seven_controller/seven_controller.srcs/sources_1/imports/vid/sevenseg_controller_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenseg_controller_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/cmpe420/seven_controller/seven_controller.srcs/sources_1/imports/vid/bcd_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/cmpe420/seven_controller/seven_controller.srcs/sources_1/imports/vid/sevenseg_controller_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenseg_controller_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/cmpe420/seven_controller/seven_controller.srcs/sim_1/imports/vid/sim_bcdmode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_bcdmode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/cmpe420/seven_controller/seven_controller.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
