

================================================================
== Vivado HLS Report for 'copy_input_fmem2buff_7'
================================================================
* Date:           Sun Apr 28 15:53:50 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        mobile_net_hls_v1
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.20|     3.675|        0.52|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+--------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+--------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|       2|    no    |
        | + Loop 1.1  |    ?|    ?|         ?|          -|          -| 4 ~ 18 |    no    |
        |  ++ zds1    |    2|   33|         1|          1|          1| 2 ~ 33 |    yes   |
        |  ++ zds3    |   18|   18|         3|          1|          1|      17|    yes   |
        |  ++ zds4    |    ?|    ?|         3|          1|          1|       ?|    yes   |
        |  ++ zds5    |   19|   19|         3|          1|          1|      18|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 36
* Pipeline : 4
  Pipeline-0 : II = 1, D = 3, States = { 11 12 13 }
  Pipeline-1 : II = 1, D = 3, States = { 22 23 24 }
  Pipeline-2 : II = 1, D = 3, States = { 32 33 34 }
  Pipeline-3 : II = 1, D = 1, States = { 35 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_53)
3 --> 
	25  / (!exitcond3 & !or_cond & tmp_46)
	4  / (!exitcond3 & !or_cond & !tmp_46 & !tmp_574)
	15  / (!exitcond3 & !or_cond & !tmp_46 & tmp_574)
	35  / (!exitcond3 & or_cond)
	2  / (exitcond3)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	14  / (exitcond)
	12  / (!exitcond)
12 --> 
	13  / true
13 --> 
	11  / true
14 --> 
	3  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	14  / (exitcond4)
	23  / (!exitcond4)
23 --> 
	24  / true
24 --> 
	22  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	14  / (exitcond2)
	33  / (!exitcond2)
33 --> 
	34  / true
34 --> 
	32  / true
35 --> 
	36  / (exitcond1)
	35  / (!exitcond1)
36 --> 
	14  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%cLoops_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %cLoops)"   --->   Operation 37 'read' 'cLoops_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%rLoops_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %rLoops)"   --->   Operation 38 'read' 'rLoops_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%nLoops_read = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %nLoops)"   --->   Operation 39 'read' 'nLoops_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%c_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %c)"   --->   Operation 40 'read' 'c_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%r_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %r)"   --->   Operation 41 'read' 'r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%n_read = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %n)"   --->   Operation 42 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%inputs_offset1_read = call i19 @_ssdm_op_Read.ap_auto.i19(i19 %inputs_offset1)"   --->   Operation 43 'read' 'inputs_offset1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%inputs_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %inputs_offset)"   --->   Operation 44 'read' 'inputs_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %input_cntl_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %input_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%c_cast2_cast = zext i6 %c_read to i7"   --->   Operation 47 'zext' 'c_cast2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(half* %input_buffer_V, [1 x i8]* @p_str, [10 x i8]* @p_str71, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 48 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 524288, [6 x i8]* @p_str10, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp = call i19 @_ssdm_op_BitConcatenate.i19.i9.i10(i9 %n_read, i10 0)" [mobile_net_hls_v1/conv.hpp:640]   --->   Operation 50 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_cast = zext i19 %tmp to i20" [mobile_net_hls_v1/conv.hpp:640]   --->   Operation 51 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_s = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %r_read, i5 0)" [mobile_net_hls_v1/conv.hpp:640]   --->   Operation 52 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_cast_159 = zext i11 %tmp_s to i19" [mobile_net_hls_v1/conv.hpp:640]   --->   Operation 53 'zext' 'tmp_cast_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.79ns)   --->   "%tmp1 = add i11 -32, %tmp_s" [mobile_net_hls_v1/conv.hpp:640]   --->   Operation 54 'add' 'tmp1' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp1_cast = sext i11 %tmp1 to i20" [mobile_net_hls_v1/conv.hpp:640]   --->   Operation 55 'sext' 'tmp1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.88ns)   --->   "%base_addr1 = add i20 %tmp1_cast, %tmp_cast" [mobile_net_hls_v1/conv.hpp:640]   --->   Operation 56 'add' 'base_addr1' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.88ns)   --->   "%tmp2 = add i19 %tmp, %tmp_cast_159" [mobile_net_hls_v1/conv.hpp:641]   --->   Operation 57 'add' 'tmp2' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp2_cast = zext i19 %tmp2 to i20" [mobile_net_hls_v1/conv.hpp:641]   --->   Operation 58 'zext' 'tmp2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.77ns)   --->   "%tmp3 = add i7 -33, %c_cast2_cast" [mobile_net_hls_v1/conv.hpp:641]   --->   Operation 59 'add' 'tmp3' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp3_cast = sext i7 %tmp3 to i20" [mobile_net_hls_v1/conv.hpp:641]   --->   Operation 60 'sext' 'tmp3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.88ns)   --->   "%base_addr2 = add i20 %tmp3_cast, %tmp2_cast" [mobile_net_hls_v1/conv.hpp:641]   --->   Operation 61 'add' 'base_addr2' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.78ns)   --->   "%tmp_46 = icmp eq i6 %c_read, 0" [mobile_net_hls_v1/conv.hpp:675]   --->   Operation 62 'icmp' 'tmp_46' <Predicate = true> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.78ns)   --->   "%tmp_47 = add i6 16, %c_read" [mobile_net_hls_v1/conv.hpp:685]   --->   Operation 63 'add' 'tmp_47' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_574 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %tmp_47, i32 5)" [mobile_net_hls_v1/conv.hpp:685]   --->   Operation 64 'bitselect' 'tmp_574' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_48 = zext i5 %cLoops_read to i6"   --->   Operation 65 'zext' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.78ns)   --->   "%tmp_49 = add i6 1, %tmp_48" [mobile_net_hls_v1/conv.hpp:644]   --->   Operation 66 'add' 'tmp_49' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%inputs_offset_cast_c = zext i19 %inputs_offset1_read to i21" [mobile_net_hls_v1/conv.hpp:644]   --->   Operation 67 'zext' 'inputs_offset_cast_c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.78ns)   --->   "%tmp_50 = add i6 2, %tmp_48" [mobile_net_hls_v1/conv.hpp:644]   --->   Operation 68 'add' 'tmp_50' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_575 = trunc i6 %rLoops_read to i5"   --->   Operation 69 'trunc' 'tmp_575' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.78ns)   --->   "%tmp_51 = add i5 2, %tmp_575" [mobile_net_hls_v1/conv.hpp:644]   --->   Operation 70 'add' 'tmp_51' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_576 = trunc i9 %nLoops_read to i3" [mobile_net_hls_v1/conv.hpp:644]   --->   Operation 71 'trunc' 'tmp_576' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_52 = zext i6 %tmp_49 to i32" [mobile_net_hls_v1/conv.hpp:644]   --->   Operation 72 'zext' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%sext_cast = zext i31 %inputs_offset_read to i33" [mobile_net_hls_v1/conv.hpp:644]   --->   Operation 73 'zext' 'sext_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.65ns)   --->   "br label %1" [mobile_net_hls_v1/conv.hpp:644]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%base_addr1_d2 = phi i20 [ %base_addr1, %0 ], [ %base_addr1_d1_8, %11 ]"   --->   Operation 75 'phi' 'base_addr1_d2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%base_addr2_d2 = phi i20 [ %base_addr2, %0 ], [ %base_addr2_d1_2, %11 ]"   --->   Operation 76 'phi' 'base_addr2_d2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%tn = phi i2 [ 0, %0 ], [ %tn_10, %11 ]"   --->   Operation 77 'phi' 'tn' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%tn_cast_cast = zext i2 %tn to i3" [mobile_net_hls_v1/conv.hpp:644]   --->   Operation 78 'zext' 'tn_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.58ns)   --->   "%tmp_53 = icmp slt i3 %tn_cast_cast, %tmp_576" [mobile_net_hls_v1/conv.hpp:644]   --->   Operation 79 'icmp' 'tmp_53' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.54ns)   --->   "%tn_10 = add i2 %tn, 1" [mobile_net_hls_v1/conv.hpp:644]   --->   Operation 80 'add' 'tn_10' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "br i1 %tmp_53, label %2, label %12" [mobile_net_hls_v1/conv.hpp:644]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_54 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str180)" [mobile_net_hls_v1/conv.hpp:645]   --->   Operation 82 'specregionbegin' 'tmp_54' <Predicate = (tmp_53)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 2, i32 2, i32 2, [1 x i8]* @p_str) nounwind" [mobile_net_hls_v1/conv.hpp:646]   --->   Operation 83 'speclooptripcount' <Predicate = (tmp_53)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.65ns)   --->   "br label %3" [mobile_net_hls_v1/conv.hpp:649]   --->   Operation 84 'br' <Predicate = (tmp_53)> <Delay = 0.65>
ST_2 : Operation 85 [1/1] (1.83ns)   --->   "%full_n_i18_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i1P(i1* %input_cntl_V, i1 undef)" [mobile_net_hls_v1/conv.hpp:708]   --->   Operation 85 'nbwrite' 'full_n_i18_0' <Predicate = (!tmp_53)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "ret void" [mobile_net_hls_v1/conv.hpp:709]   --->   Operation 86 'ret' <Predicate = (!tmp_53)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.42>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%base_addr1_d = phi i20 [ %base_addr1_d2, %2 ], [ %base_addr1_d2_3, %.loopexit46 ]"   --->   Operation 87 'phi' 'base_addr1_d' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%base_addr2_d = phi i20 [ %base_addr2_d2, %2 ], [ %base_addr2_d2_2, %.loopexit46 ]"   --->   Operation 88 'phi' 'base_addr2_d' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%tr = phi i5 [ 0, %2 ], [ %tr_3, %.loopexit46 ]"   --->   Operation 89 'phi' 'tr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%tr_cast_cast = zext i5 %tr to i6" [mobile_net_hls_v1/conv.hpp:649]   --->   Operation 90 'zext' 'tr_cast_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.75ns)   --->   "%exitcond3 = icmp eq i5 %tr, %tmp_51" [mobile_net_hls_v1/conv.hpp:649]   --->   Operation 91 'icmp' 'exitcond3' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.78ns)   --->   "%tr_3 = add i5 %tr, 1" [mobile_net_hls_v1/conv.hpp:649]   --->   Operation 92 'add' 'tr_3' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %11, label %4" [mobile_net_hls_v1/conv.hpp:649]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_55 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str181)" [mobile_net_hls_v1/conv.hpp:650]   --->   Operation 94 'specregionbegin' 'tmp_55' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 4, i32 18, i32 11, [1 x i8]* @p_str) nounwind" [mobile_net_hls_v1/conv.hpp:652]   --->   Operation 95 'speclooptripcount' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.78ns)   --->   "%tmp_56 = add i6 %tr_cast_cast, %r_read" [mobile_net_hls_v1/conv.hpp:653]   --->   Operation 96 'add' 'tmp_56' <Predicate = (!exitcond3)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.78ns)   --->   "%tmp_57 = icmp eq i6 %tmp_56, 0" [mobile_net_hls_v1/conv.hpp:653]   --->   Operation 97 'icmp' 'tmp_57' <Predicate = (!exitcond3)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.78ns)   --->   "%tmp_58 = icmp ugt i6 %tmp_56, -32" [mobile_net_hls_v1/conv.hpp:653]   --->   Operation 98 'icmp' 'tmp_58' <Predicate = (!exitcond3)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.28ns)   --->   "%or_cond = or i1 %tmp_57, %tmp_58" [mobile_net_hls_v1/conv.hpp:653]   --->   Operation 99 'or' 'or_cond' <Predicate = (!exitcond3)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %.preheader45.preheader, label %6" [mobile_net_hls_v1/conv.hpp:653]   --->   Operation 100 'br' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "br i1 %tmp_46, label %.preheader44.0, label %8" [mobile_net_hls_v1/conv.hpp:675]   --->   Operation 101 'br' <Predicate = (!exitcond3 & !or_cond)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_61 = sext i20 %base_addr2_d to i21" [mobile_net_hls_v1/conv.hpp:689]   --->   Operation 102 'sext' 'tmp_61' <Predicate = (!exitcond3 & !or_cond & !tmp_46)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.89ns)   --->   "%tmp_62 = add i21 %inputs_offset_cast_c, %tmp_61" [mobile_net_hls_v1/conv.hpp:689]   --->   Operation 103 'add' 'tmp_62' <Predicate = (!exitcond3 & !or_cond & !tmp_46)> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_211_cast = sext i21 %tmp_62 to i33" [mobile_net_hls_v1/conv.hpp:689]   --->   Operation 104 'sext' 'tmp_211_cast' <Predicate = (!exitcond3 & !or_cond & !tmp_46)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (1.00ns)   --->   "%sum9 = add i33 %sext_cast, %tmp_211_cast" [mobile_net_hls_v1/conv.hpp:689]   --->   Operation 105 'add' 'sum9' <Predicate = (!exitcond3 & !or_cond & !tmp_46)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%sum9_cast = sext i33 %sum9 to i64" [mobile_net_hls_v1/conv.hpp:689]   --->   Operation 106 'sext' 'sum9_cast' <Predicate = (!exitcond3 & !or_cond & !tmp_46)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%inputs_addr_2 = getelementptr half* %inputs, i64 %sum9_cast" [mobile_net_hls_v1/conv.hpp:689]   --->   Operation 107 'getelementptr' 'inputs_addr_2' <Predicate = (!exitcond3 & !or_cond & !tmp_46)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "br i1 %tmp_574, label %.preheader41.preheader, label %.preheader.preheader" [mobile_net_hls_v1/conv.hpp:685]   --->   Operation 108 'br' <Predicate = (!exitcond3 & !or_cond & !tmp_46)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (1.63ns)   --->   "%full_n_i8_0_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %input_buffer_V, half 0x0)" [mobile_net_hls_v1/conv.hpp:680]   --->   Operation 109 'nbwrite' 'full_n_i8_0_0' <Predicate = (!exitcond3 & !or_cond & tmp_46)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_59 = sext i20 %base_addr1_d to i21" [mobile_net_hls_v1/conv.hpp:683]   --->   Operation 110 'sext' 'tmp_59' <Predicate = (!exitcond3 & !or_cond & tmp_46)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.89ns)   --->   "%tmp_60 = add i21 %inputs_offset_cast_c, %tmp_59" [mobile_net_hls_v1/conv.hpp:683]   --->   Operation 111 'add' 'tmp_60' <Predicate = (!exitcond3 & !or_cond & tmp_46)> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_208_cast = sext i21 %tmp_60 to i33" [mobile_net_hls_v1/conv.hpp:683]   --->   Operation 112 'sext' 'tmp_208_cast' <Predicate = (!exitcond3 & !or_cond & tmp_46)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (1.00ns)   --->   "%sum3 = add i33 %sext_cast, %tmp_208_cast" [mobile_net_hls_v1/conv.hpp:683]   --->   Operation 113 'add' 'sum3' <Predicate = (!exitcond3 & !or_cond & tmp_46)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%sum3_cast = sext i33 %sum3 to i64" [mobile_net_hls_v1/conv.hpp:683]   --->   Operation 114 'sext' 'sum3_cast' <Predicate = (!exitcond3 & !or_cond & tmp_46)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%inputs_addr = getelementptr half* %inputs, i64 %sum3_cast" [mobile_net_hls_v1/conv.hpp:683]   --->   Operation 115 'getelementptr' 'inputs_addr' <Predicate = (!exitcond3 & !or_cond & tmp_46)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.65ns)   --->   "br label %.preheader45"   --->   Operation 116 'br' <Predicate = (!exitcond3 & or_cond)> <Delay = 0.65>
ST_3 : Operation 117 [1/1] (0.89ns)   --->   "%base_addr1_d1_8 = add i20 %base_addr1_d2, 1024" [mobile_net_hls_v1/conv.hpp:705]   --->   Operation 117 'add' 'base_addr1_d1_8' <Predicate = (exitcond3)> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.89ns)   --->   "%base_addr2_d1_2 = add i20 %base_addr2_d2, 1024" [mobile_net_hls_v1/conv.hpp:706]   --->   Operation 118 'add' 'base_addr2_d1_2' <Predicate = (exitcond3)> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%empty_164 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str180, i32 %tmp_54)" [mobile_net_hls_v1/conv.hpp:707]   --->   Operation 119 'specregionend' 'empty_164' <Predicate = (exitcond3)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "br label %1" [mobile_net_hls_v1/conv.hpp:644]   --->   Operation 120 'br' <Predicate = (exitcond3)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.67>
ST_4 : Operation 121 [7/7] (3.67ns)   --->   "%inputs_addr_7_rd_req_1 = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_2, i32 18)" [mobile_net_hls_v1/conv.hpp:699]   --->   Operation 121 'readreq' 'inputs_addr_7_rd_req_1' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 3.67>
ST_5 : Operation 122 [6/7] (3.67ns)   --->   "%inputs_addr_7_rd_req_1 = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_2, i32 18)" [mobile_net_hls_v1/conv.hpp:699]   --->   Operation 122 'readreq' 'inputs_addr_7_rd_req_1' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 3.67>
ST_6 : Operation 123 [5/7] (3.67ns)   --->   "%inputs_addr_7_rd_req_1 = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_2, i32 18)" [mobile_net_hls_v1/conv.hpp:699]   --->   Operation 123 'readreq' 'inputs_addr_7_rd_req_1' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 3.67>
ST_7 : Operation 124 [4/7] (3.67ns)   --->   "%inputs_addr_7_rd_req_1 = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_2, i32 18)" [mobile_net_hls_v1/conv.hpp:699]   --->   Operation 124 'readreq' 'inputs_addr_7_rd_req_1' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 3.67>
ST_8 : Operation 125 [3/7] (3.67ns)   --->   "%inputs_addr_7_rd_req_1 = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_2, i32 18)" [mobile_net_hls_v1/conv.hpp:699]   --->   Operation 125 'readreq' 'inputs_addr_7_rd_req_1' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 3.67>
ST_9 : Operation 126 [2/7] (3.67ns)   --->   "%inputs_addr_7_rd_req_1 = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_2, i32 18)" [mobile_net_hls_v1/conv.hpp:699]   --->   Operation 126 'readreq' 'inputs_addr_7_rd_req_1' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 3.67>
ST_10 : Operation 127 [1/7] (3.67ns)   --->   "%inputs_addr_7_rd_req_1 = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_2, i32 18)" [mobile_net_hls_v1/conv.hpp:699]   --->   Operation 127 'readreq' 'inputs_addr_7_rd_req_1' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 128 [1/1] (0.65ns)   --->   "br label %.preheader" [mobile_net_hls_v1/conv.hpp:697]   --->   Operation 128 'br' <Predicate = true> <Delay = 0.65>

State 11 <SV = 10> <Delay = 0.78>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%i8 = phi i5 [ %i_2, %10 ], [ 0, %.preheader.preheader ]"   --->   Operation 129 'phi' 'i8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.75ns)   --->   "%exitcond = icmp eq i5 %i8, -14" [mobile_net_hls_v1/conv.hpp:697]   --->   Operation 130 'icmp' 'exitcond' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 18, i64 18, i64 18)"   --->   Operation 131 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (0.78ns)   --->   "%i_2 = add i5 %i8, 1" [mobile_net_hls_v1/conv.hpp:697]   --->   Operation 132 'add' 'i_2' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit.loopexit, label %10" [mobile_net_hls_v1/conv.hpp:697]   --->   Operation 133 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 3.67>
ST_12 : Operation 134 [1/1] (3.67ns)   --->   "%tmp_579 = call half @_ssdm_op_Read.m_axi.halfP(half* %inputs_addr_2)" [mobile_net_hls_v1/conv.hpp:699]   --->   Operation 134 'read' 'tmp_579' <Predicate = (!exitcond)> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 1.63>
ST_13 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str119) nounwind" [mobile_net_hls_v1/conv.hpp:699]   --->   Operation 135 'specloopname' <Predicate = (!exitcond)> <Delay = 0.00>
ST_13 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_66 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str119)" [mobile_net_hls_v1/conv.hpp:699]   --->   Operation 136 'specregionbegin' 'tmp_66' <Predicate = (!exitcond)> <Delay = 0.00>
ST_13 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [mobile_net_hls_v1/conv.hpp:698]   --->   Operation 137 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_13 : Operation 138 [1/1] (1.63ns)   --->   "%full_n_i16_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %input_buffer_V, half %tmp_579)" [mobile_net_hls_v1/conv.hpp:699]   --->   Operation 138 'nbwrite' 'full_n_i16_0' <Predicate = (!exitcond)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_13 : Operation 139 [1/1] (0.00ns)   --->   "%empty_162 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str119, i32 %tmp_66)" [mobile_net_hls_v1/conv.hpp:699]   --->   Operation 139 'specregionend' 'empty_162' <Predicate = (!exitcond)> <Delay = 0.00>
ST_13 : Operation 140 [1/1] (0.00ns)   --->   "br label %.preheader" [mobile_net_hls_v1/conv.hpp:697]   --->   Operation 140 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 14 <SV = 11> <Delay = 1.63>
ST_14 : Operation 141 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 141 'br' <Predicate = (!or_cond & !tmp_46 & !tmp_574)> <Delay = 0.00>
ST_14 : Operation 142 [1/1] (1.63ns)   --->   "%full_n_i14_0_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %input_buffer_V, half 0x0)" [mobile_net_hls_v1/conv.hpp:693]   --->   Operation 142 'nbwrite' 'full_n_i14_0_0' <Predicate = (!or_cond & !tmp_46 & tmp_574)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_14 : Operation 143 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 143 'br' <Predicate = (!or_cond & !tmp_46 & tmp_574)> <Delay = 0.00>
ST_14 : Operation 144 [1/1] (0.00ns)   --->   "br label %.loopexit43"   --->   Operation 144 'br' <Predicate = (!or_cond & !tmp_46)> <Delay = 0.00>
ST_14 : Operation 145 [1/1] (0.00ns)   --->   "br label %.loopexit43"   --->   Operation 145 'br' <Predicate = (!or_cond & tmp_46)> <Delay = 0.00>
ST_14 : Operation 146 [1/1] (0.00ns)   --->   "br label %.loopexit46"   --->   Operation 146 'br' <Predicate = (!or_cond)> <Delay = 0.00>
ST_14 : Operation 147 [1/1] (0.89ns)   --->   "%base_addr1_d2_3 = add i20 %base_addr1_d, 32" [mobile_net_hls_v1/conv.hpp:702]   --->   Operation 147 'add' 'base_addr1_d2_3' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 148 [1/1] (0.89ns)   --->   "%base_addr2_d2_2 = add i20 %base_addr2_d, 32" [mobile_net_hls_v1/conv.hpp:703]   --->   Operation 148 'add' 'base_addr2_d2_2' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 149 [1/1] (0.00ns)   --->   "%empty_163 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str181, i32 %tmp_55)" [mobile_net_hls_v1/conv.hpp:704]   --->   Operation 149 'specregionend' 'empty_163' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "br label %3" [mobile_net_hls_v1/conv.hpp:649]   --->   Operation 150 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 3> <Delay = 3.67>
ST_15 : Operation 151 [7/7] (3.67ns)   --->   "%inputs_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_2, i32 %tmp_52)" [mobile_net_hls_v1/conv.hpp:689]   --->   Operation 151 'readreq' 'inputs_addr_7_rd_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 4> <Delay = 3.67>
ST_16 : Operation 152 [6/7] (3.67ns)   --->   "%inputs_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_2, i32 %tmp_52)" [mobile_net_hls_v1/conv.hpp:689]   --->   Operation 152 'readreq' 'inputs_addr_7_rd_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 5> <Delay = 3.67>
ST_17 : Operation 153 [5/7] (3.67ns)   --->   "%inputs_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_2, i32 %tmp_52)" [mobile_net_hls_v1/conv.hpp:689]   --->   Operation 153 'readreq' 'inputs_addr_7_rd_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 6> <Delay = 3.67>
ST_18 : Operation 154 [4/7] (3.67ns)   --->   "%inputs_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_2, i32 %tmp_52)" [mobile_net_hls_v1/conv.hpp:689]   --->   Operation 154 'readreq' 'inputs_addr_7_rd_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 7> <Delay = 3.67>
ST_19 : Operation 155 [3/7] (3.67ns)   --->   "%inputs_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_2, i32 %tmp_52)" [mobile_net_hls_v1/conv.hpp:689]   --->   Operation 155 'readreq' 'inputs_addr_7_rd_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 8> <Delay = 3.67>
ST_20 : Operation 156 [2/7] (3.67ns)   --->   "%inputs_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_2, i32 %tmp_52)" [mobile_net_hls_v1/conv.hpp:689]   --->   Operation 156 'readreq' 'inputs_addr_7_rd_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 9> <Delay = 3.67>
ST_21 : Operation 157 [1/7] (3.67ns)   --->   "%inputs_addr_7_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_2, i32 %tmp_52)" [mobile_net_hls_v1/conv.hpp:689]   --->   Operation 157 'readreq' 'inputs_addr_7_rd_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 158 [1/1] (0.65ns)   --->   "br label %.preheader41" [mobile_net_hls_v1/conv.hpp:687]   --->   Operation 158 'br' <Predicate = true> <Delay = 0.65>

State 22 <SV = 10> <Delay = 0.78>
ST_22 : Operation 159 [1/1] (0.00ns)   --->   "%i6 = phi i6 [ %i_13, %9 ], [ 0, %.preheader41.preheader ]"   --->   Operation 159 'phi' 'i6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 160 [1/1] (0.78ns)   --->   "%exitcond4 = icmp eq i6 %i6, %tmp_49" [mobile_net_hls_v1/conv.hpp:687]   --->   Operation 160 'icmp' 'exitcond4' <Predicate = true> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 161 [1/1] (0.78ns)   --->   "%i_13 = add i6 %i6, 1" [mobile_net_hls_v1/conv.hpp:687]   --->   Operation 161 'add' 'i_13' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 162 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.preheader39.0, label %9" [mobile_net_hls_v1/conv.hpp:687]   --->   Operation 162 'br' <Predicate = true> <Delay = 0.00>

State 23 <SV = 11> <Delay = 3.67>
ST_23 : Operation 163 [1/1] (3.67ns)   --->   "%tmp_578 = call half @_ssdm_op_Read.m_axi.halfP(half* %inputs_addr_2)" [mobile_net_hls_v1/conv.hpp:689]   --->   Operation 163 'read' 'tmp_578' <Predicate = (!exitcond4)> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 12> <Delay = 1.63>
ST_24 : Operation 164 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str117) nounwind" [mobile_net_hls_v1/conv.hpp:689]   --->   Operation 164 'specloopname' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_24 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_65 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str117)" [mobile_net_hls_v1/conv.hpp:689]   --->   Operation 165 'specregionbegin' 'tmp_65' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_24 : Operation 166 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [mobile_net_hls_v1/conv.hpp:688]   --->   Operation 166 'specpipeline' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_24 : Operation 167 [1/1] (1.63ns)   --->   "%full_n_i12_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %input_buffer_V, half %tmp_578)" [mobile_net_hls_v1/conv.hpp:689]   --->   Operation 167 'nbwrite' 'full_n_i12_0' <Predicate = (!exitcond4)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_24 : Operation 168 [1/1] (0.00ns)   --->   "%empty_161 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str117, i32 %tmp_65)" [mobile_net_hls_v1/conv.hpp:689]   --->   Operation 168 'specregionend' 'empty_161' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_24 : Operation 169 [1/1] (0.00ns)   --->   "br label %.preheader41" [mobile_net_hls_v1/conv.hpp:687]   --->   Operation 169 'br' <Predicate = (!exitcond4)> <Delay = 0.00>

State 25 <SV = 3> <Delay = 3.67>
ST_25 : Operation 170 [7/7] (3.67ns)   --->   "%inputs_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr, i32 17)" [mobile_net_hls_v1/conv.hpp:683]   --->   Operation 170 'readreq' 'inputs_addr_rd_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 4> <Delay = 3.67>
ST_26 : Operation 171 [6/7] (3.67ns)   --->   "%inputs_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr, i32 17)" [mobile_net_hls_v1/conv.hpp:683]   --->   Operation 171 'readreq' 'inputs_addr_rd_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 5> <Delay = 3.67>
ST_27 : Operation 172 [5/7] (3.67ns)   --->   "%inputs_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr, i32 17)" [mobile_net_hls_v1/conv.hpp:683]   --->   Operation 172 'readreq' 'inputs_addr_rd_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 6> <Delay = 3.67>
ST_28 : Operation 173 [4/7] (3.67ns)   --->   "%inputs_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr, i32 17)" [mobile_net_hls_v1/conv.hpp:683]   --->   Operation 173 'readreq' 'inputs_addr_rd_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 7> <Delay = 3.67>
ST_29 : Operation 174 [3/7] (3.67ns)   --->   "%inputs_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr, i32 17)" [mobile_net_hls_v1/conv.hpp:683]   --->   Operation 174 'readreq' 'inputs_addr_rd_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 8> <Delay = 3.67>
ST_30 : Operation 175 [2/7] (3.67ns)   --->   "%inputs_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr, i32 17)" [mobile_net_hls_v1/conv.hpp:683]   --->   Operation 175 'readreq' 'inputs_addr_rd_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 9> <Delay = 3.67>
ST_31 : Operation 176 [1/7] (3.67ns)   --->   "%inputs_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr, i32 17)" [mobile_net_hls_v1/conv.hpp:683]   --->   Operation 176 'readreq' 'inputs_addr_rd_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 177 [1/1] (0.65ns)   --->   "br label %.preheader42" [mobile_net_hls_v1/conv.hpp:681]   --->   Operation 177 'br' <Predicate = true> <Delay = 0.65>

State 32 <SV = 10> <Delay = 0.78>
ST_32 : Operation 178 [1/1] (0.00ns)   --->   "%i5 = phi i5 [ %i_12, %7 ], [ 0, %.preheader44.0 ]"   --->   Operation 178 'phi' 'i5' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 179 [1/1] (0.75ns)   --->   "%exitcond2 = icmp eq i5 %i5, -15" [mobile_net_hls_v1/conv.hpp:681]   --->   Operation 179 'icmp' 'exitcond2' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 180 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 17, i64 17)"   --->   Operation 180 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 181 [1/1] (0.78ns)   --->   "%i_12 = add i5 %i5, 1" [mobile_net_hls_v1/conv.hpp:681]   --->   Operation 181 'add' 'i_12' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 182 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.loopexit43.loopexit, label %7" [mobile_net_hls_v1/conv.hpp:681]   --->   Operation 182 'br' <Predicate = true> <Delay = 0.00>

State 33 <SV = 11> <Delay = 3.67>
ST_33 : Operation 183 [1/1] (3.67ns)   --->   "%tmp_577 = call half @_ssdm_op_Read.m_axi.halfP(half* %inputs_addr)" [mobile_net_hls_v1/conv.hpp:683]   --->   Operation 183 'read' 'tmp_577' <Predicate = (!exitcond2)> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 12> <Delay = 1.63>
ST_34 : Operation 184 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str116) nounwind" [mobile_net_hls_v1/conv.hpp:683]   --->   Operation 184 'specloopname' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_34 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_64 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str116)" [mobile_net_hls_v1/conv.hpp:683]   --->   Operation 185 'specregionbegin' 'tmp_64' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_34 : Operation 186 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [mobile_net_hls_v1/conv.hpp:682]   --->   Operation 186 'specpipeline' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_34 : Operation 187 [1/1] (1.63ns)   --->   "%full_n_i10_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %input_buffer_V, half %tmp_577)" [mobile_net_hls_v1/conv.hpp:683]   --->   Operation 187 'nbwrite' 'full_n_i10_0' <Predicate = (!exitcond2)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_34 : Operation 188 [1/1] (0.00ns)   --->   "%empty_160 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str116, i32 %tmp_64)" [mobile_net_hls_v1/conv.hpp:683]   --->   Operation 188 'specregionend' 'empty_160' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_34 : Operation 189 [1/1] (0.00ns)   --->   "br label %.preheader42" [mobile_net_hls_v1/conv.hpp:681]   --->   Operation 189 'br' <Predicate = (!exitcond2)> <Delay = 0.00>

State 35 <SV = 3> <Delay = 1.63>
ST_35 : Operation 190 [1/1] (0.00ns)   --->   "%i = phi i6 [ %i_11, %5 ], [ 0, %.preheader45.preheader ]"   --->   Operation 190 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 191 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 33, i64 0)"   --->   Operation 191 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 192 [1/1] (0.78ns)   --->   "%exitcond1 = icmp eq i6 %i, %tmp_50" [mobile_net_hls_v1/conv.hpp:655]   --->   Operation 192 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 193 [1/1] (0.78ns)   --->   "%i_11 = add i6 %i, 1" [mobile_net_hls_v1/conv.hpp:655]   --->   Operation 193 'add' 'i_11' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 194 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.loopexit46.loopexit, label %5" [mobile_net_hls_v1/conv.hpp:655]   --->   Operation 194 'br' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 195 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str111) nounwind" [mobile_net_hls_v1/conv.hpp:657]   --->   Operation 195 'specloopname' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_35 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_63 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str111)" [mobile_net_hls_v1/conv.hpp:657]   --->   Operation 196 'specregionbegin' 'tmp_63' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_35 : Operation 197 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [mobile_net_hls_v1/conv.hpp:656]   --->   Operation 197 'specpipeline' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_35 : Operation 198 [1/1] (1.63ns)   --->   "%full_n_i_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %input_buffer_V, half 0x0)" [mobile_net_hls_v1/conv.hpp:657]   --->   Operation 198 'nbwrite' 'full_n_i_0' <Predicate = (!exitcond1)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_35 : Operation 199 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str111, i32 %tmp_63)" [mobile_net_hls_v1/conv.hpp:657]   --->   Operation 199 'specregionend' 'empty' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_35 : Operation 200 [1/1] (0.00ns)   --->   "br label %.preheader45" [mobile_net_hls_v1/conv.hpp:655]   --->   Operation 200 'br' <Predicate = (!exitcond1)> <Delay = 0.00>

State 36 <SV = 4> <Delay = 0.00>
ST_36 : Operation 201 [1/1] (0.00ns)   --->   "br label %.loopexit46"   --->   Operation 201 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inputs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ inputs_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inputs_offset1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_buffer_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nLoops]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rLoops]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cLoops]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_cntl_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cLoops_read            (read             ) [ 0000000000000000000000000000000000000]
rLoops_read            (read             ) [ 0000000000000000000000000000000000000]
nLoops_read            (read             ) [ 0000000000000000000000000000000000000]
c_read                 (read             ) [ 0000000000000000000000000000000000000]
r_read                 (read             ) [ 0011111111111111111111111111111111111]
n_read                 (read             ) [ 0000000000000000000000000000000000000]
inputs_offset1_read    (read             ) [ 0000000000000000000000000000000000000]
inputs_offset_read     (read             ) [ 0000000000000000000000000000000000000]
StgValue_45            (specinterface    ) [ 0000000000000000000000000000000000000]
StgValue_46            (specinterface    ) [ 0000000000000000000000000000000000000]
c_cast2_cast           (zext             ) [ 0000000000000000000000000000000000000]
StgValue_48            (specmemcore      ) [ 0000000000000000000000000000000000000]
StgValue_49            (specinterface    ) [ 0000000000000000000000000000000000000]
tmp                    (bitconcatenate   ) [ 0000000000000000000000000000000000000]
tmp_cast               (zext             ) [ 0000000000000000000000000000000000000]
tmp_s                  (bitconcatenate   ) [ 0000000000000000000000000000000000000]
tmp_cast_159           (zext             ) [ 0000000000000000000000000000000000000]
tmp1                   (add              ) [ 0000000000000000000000000000000000000]
tmp1_cast              (sext             ) [ 0000000000000000000000000000000000000]
base_addr1             (add              ) [ 0111111111111111111111111111111111111]
tmp2                   (add              ) [ 0000000000000000000000000000000000000]
tmp2_cast              (zext             ) [ 0000000000000000000000000000000000000]
tmp3                   (add              ) [ 0000000000000000000000000000000000000]
tmp3_cast              (sext             ) [ 0000000000000000000000000000000000000]
base_addr2             (add              ) [ 0111111111111111111111111111111111111]
tmp_46                 (icmp             ) [ 0011111111111111111111111111111111111]
tmp_47                 (add              ) [ 0000000000000000000000000000000000000]
tmp_574                (bitselect        ) [ 0011111111111111111111111111111111111]
tmp_48                 (zext             ) [ 0000000000000000000000000000000000000]
tmp_49                 (add              ) [ 0011111111111111111111111111111111111]
inputs_offset_cast_c   (zext             ) [ 0011111111111111111111111111111111111]
tmp_50                 (add              ) [ 0011111111111111111111111111111111111]
tmp_575                (trunc            ) [ 0000000000000000000000000000000000000]
tmp_51                 (add              ) [ 0011111111111111111111111111111111111]
tmp_576                (trunc            ) [ 0011111111111111111111111111111111111]
tmp_52                 (zext             ) [ 0011111111111111111111111111111111111]
sext_cast              (zext             ) [ 0011111111111111111111111111111111111]
StgValue_74            (br               ) [ 0111111111111111111111111111111111111]
base_addr1_d2          (phi              ) [ 0011111111111111111111111111111111111]
base_addr2_d2          (phi              ) [ 0011111111111111111111111111111111111]
tn                     (phi              ) [ 0010000000000000000000000000000000000]
tn_cast_cast           (zext             ) [ 0000000000000000000000000000000000000]
tmp_53                 (icmp             ) [ 0011111111111111111111111111111111111]
tn_10                  (add              ) [ 0111111111111111111111111111111111111]
StgValue_81            (br               ) [ 0000000000000000000000000000000000000]
tmp_54                 (specregionbegin  ) [ 0001111111111111111111111111111111111]
StgValue_83            (speclooptripcount) [ 0000000000000000000000000000000000000]
StgValue_84            (br               ) [ 0011111111111111111111111111111111111]
full_n_i18_0           (nbwrite          ) [ 0000000000000000000000000000000000000]
StgValue_86            (ret              ) [ 0000000000000000000000000000000000000]
base_addr1_d           (phi              ) [ 0001111111111111111111111111111111111]
base_addr2_d           (phi              ) [ 0001111111111111111111111111111111111]
tr                     (phi              ) [ 0001000000000000000000000000000000000]
tr_cast_cast           (zext             ) [ 0000000000000000000000000000000000000]
exitcond3              (icmp             ) [ 0011111111111111111111111111111111111]
tr_3                   (add              ) [ 0011111111111111111111111111111111111]
StgValue_93            (br               ) [ 0000000000000000000000000000000000000]
tmp_55                 (specregionbegin  ) [ 0000111111111111111111111111111111111]
StgValue_95            (speclooptripcount) [ 0000000000000000000000000000000000000]
tmp_56                 (add              ) [ 0000000000000000000000000000000000000]
tmp_57                 (icmp             ) [ 0000000000000000000000000000000000000]
tmp_58                 (icmp             ) [ 0000000000000000000000000000000000000]
or_cond                (or               ) [ 0011111111111111111111111111111111111]
StgValue_100           (br               ) [ 0000000000000000000000000000000000000]
StgValue_101           (br               ) [ 0000000000000000000000000000000000000]
tmp_61                 (sext             ) [ 0000000000000000000000000000000000000]
tmp_62                 (add              ) [ 0000000000000000000000000000000000000]
tmp_211_cast           (sext             ) [ 0000000000000000000000000000000000000]
sum9                   (add              ) [ 0000000000000000000000000000000000000]
sum9_cast              (sext             ) [ 0000000000000000000000000000000000000]
inputs_addr_2          (getelementptr    ) [ 0000111111111101111111111000000000000]
StgValue_108           (br               ) [ 0000000000000000000000000000000000000]
full_n_i8_0_0          (nbwrite          ) [ 0000000000000000000000000000000000000]
tmp_59                 (sext             ) [ 0000000000000000000000000000000000000]
tmp_60                 (add              ) [ 0000000000000000000000000000000000000]
tmp_208_cast           (sext             ) [ 0000000000000000000000000000000000000]
sum3                   (add              ) [ 0000000000000000000000000000000000000]
sum3_cast              (sext             ) [ 0000000000000000000000000000000000000]
inputs_addr            (getelementptr    ) [ 0000000000000000000000000111111111100]
StgValue_116           (br               ) [ 0011111111111111111111111111111111111]
base_addr1_d1_8        (add              ) [ 0111111111111111111111111111111111111]
base_addr2_d1_2        (add              ) [ 0111111111111111111111111111111111111]
empty_164              (specregionend    ) [ 0000000000000000000000000000000000000]
StgValue_120           (br               ) [ 0111111111111111111111111111111111111]
inputs_addr_7_rd_req_1 (readreq          ) [ 0000000000000000000000000000000000000]
StgValue_128           (br               ) [ 0011111111111111111111111111111111111]
i8                     (phi              ) [ 0000000000010000000000000000000000000]
exitcond               (icmp             ) [ 0011111111111111111111111111111111111]
StgValue_131           (speclooptripcount) [ 0000000000000000000000000000000000000]
i_2                    (add              ) [ 0011111111111111111111111111111111111]
StgValue_133           (br               ) [ 0000000000000000000000000000000000000]
tmp_579                (read             ) [ 0000000000010100000000000000000000000]
StgValue_135           (specloopname     ) [ 0000000000000000000000000000000000000]
tmp_66                 (specregionbegin  ) [ 0000000000000000000000000000000000000]
StgValue_137           (specpipeline     ) [ 0000000000000000000000000000000000000]
full_n_i16_0           (nbwrite          ) [ 0000000000000000000000000000000000000]
empty_162              (specregionend    ) [ 0000000000000000000000000000000000000]
StgValue_140           (br               ) [ 0011111111111111111111111111111111111]
StgValue_141           (br               ) [ 0000000000000000000000000000000000000]
full_n_i14_0_0         (nbwrite          ) [ 0000000000000000000000000000000000000]
StgValue_143           (br               ) [ 0000000000000000000000000000000000000]
StgValue_144           (br               ) [ 0000000000000000000000000000000000000]
StgValue_145           (br               ) [ 0000000000000000000000000000000000000]
StgValue_146           (br               ) [ 0000000000000000000000000000000000000]
base_addr1_d2_3        (add              ) [ 0011111111111111111111111111111111111]
base_addr2_d2_2        (add              ) [ 0011111111111111111111111111111111111]
empty_163              (specregionend    ) [ 0000000000000000000000000000000000000]
StgValue_150           (br               ) [ 0011111111111111111111111111111111111]
inputs_addr_7_rd_req   (readreq          ) [ 0000000000000000000000000000000000000]
StgValue_158           (br               ) [ 0011111111111111111111111111111111111]
i6                     (phi              ) [ 0000000000000000000000100000000000000]
exitcond4              (icmp             ) [ 0011111111111111111111111111111111111]
i_13                   (add              ) [ 0011111111111111111111111111111111111]
StgValue_162           (br               ) [ 0000000000000000000000000000000000000]
tmp_578                (read             ) [ 0000000000000000000000101000000000000]
StgValue_164           (specloopname     ) [ 0000000000000000000000000000000000000]
tmp_65                 (specregionbegin  ) [ 0000000000000000000000000000000000000]
StgValue_166           (specpipeline     ) [ 0000000000000000000000000000000000000]
full_n_i12_0           (nbwrite          ) [ 0000000000000000000000000000000000000]
empty_161              (specregionend    ) [ 0000000000000000000000000000000000000]
StgValue_169           (br               ) [ 0011111111111111111111111111111111111]
inputs_addr_rd_req     (readreq          ) [ 0000000000000000000000000000000000000]
StgValue_177           (br               ) [ 0011111111111111111111111111111111111]
i5                     (phi              ) [ 0000000000000000000000000000000010000]
exitcond2              (icmp             ) [ 0011111111111111111111111111111111111]
StgValue_180           (speclooptripcount) [ 0000000000000000000000000000000000000]
i_12                   (add              ) [ 0011111111111111111111111111111111111]
StgValue_182           (br               ) [ 0000000000000000000000000000000000000]
tmp_577                (read             ) [ 0000000000000000000000000000000010100]
StgValue_184           (specloopname     ) [ 0000000000000000000000000000000000000]
tmp_64                 (specregionbegin  ) [ 0000000000000000000000000000000000000]
StgValue_186           (specpipeline     ) [ 0000000000000000000000000000000000000]
full_n_i10_0           (nbwrite          ) [ 0000000000000000000000000000000000000]
empty_160              (specregionend    ) [ 0000000000000000000000000000000000000]
StgValue_189           (br               ) [ 0011111111111111111111111111111111111]
i                      (phi              ) [ 0000000000000000000000000000000000010]
StgValue_191           (speclooptripcount) [ 0000000000000000000000000000000000000]
exitcond1              (icmp             ) [ 0011111111111111111111111111111111111]
i_11                   (add              ) [ 0011111111111111111111111111111111111]
StgValue_194           (br               ) [ 0000000000000000000000000000000000000]
StgValue_195           (specloopname     ) [ 0000000000000000000000000000000000000]
tmp_63                 (specregionbegin  ) [ 0000000000000000000000000000000000000]
StgValue_197           (specpipeline     ) [ 0000000000000000000000000000000000000]
full_n_i_0             (nbwrite          ) [ 0000000000000000000000000000000000000]
empty                  (specregionend    ) [ 0000000000000000000000000000000000000]
StgValue_200           (br               ) [ 0011111111111111111111111111111111111]
StgValue_201           (br               ) [ 0000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inputs">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inputs_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inputs_offset1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs_offset1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_buffer_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_buffer_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="n">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="r">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="c">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="nLoops">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nLoops"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="rLoops">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rLoops"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="cLoops">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cLoops"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="input_cntl_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_cntl_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i19"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str71"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i9.i10"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str180"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbWrite.ap_fifo.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str181"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbWrite.ap_fifo.volatile.halfP"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.halfP"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.halfP"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str119"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str117"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str116"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str111"/></StgValue>
</bind>
</comp>

<comp id="154" class="1004" name="cLoops_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="5" slack="0"/>
<pin id="156" dir="0" index="1" bw="5" slack="0"/>
<pin id="157" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cLoops_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="rLoops_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="6" slack="0"/>
<pin id="162" dir="0" index="1" bw="6" slack="0"/>
<pin id="163" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rLoops_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="nLoops_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="9" slack="0"/>
<pin id="168" dir="0" index="1" bw="9" slack="0"/>
<pin id="169" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nLoops_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="c_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="6" slack="0"/>
<pin id="174" dir="0" index="1" bw="6" slack="0"/>
<pin id="175" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="r_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="6" slack="0"/>
<pin id="180" dir="0" index="1" bw="6" slack="0"/>
<pin id="181" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="n_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="9" slack="0"/>
<pin id="186" dir="0" index="1" bw="9" slack="0"/>
<pin id="187" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="inputs_offset1_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="19" slack="0"/>
<pin id="192" dir="0" index="1" bw="19" slack="0"/>
<pin id="193" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputs_offset1_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="inputs_offset_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="31" slack="0"/>
<pin id="198" dir="0" index="1" bw="31" slack="0"/>
<pin id="199" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputs_offset_read/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="full_n_i18_0_nbwrite_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="1" slack="0"/>
<pin id="206" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwrite(1153) " fcode="nbwrite"/>
<opset="full_n_i18_0/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_nbwrite_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="16" slack="0"/>
<pin id="213" dir="0" index="2" bw="16" slack="0"/>
<pin id="214" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwrite(1153) " fcode="nbwrite"/>
<opset="full_n_i8_0_0/3 full_n_i16_0/13 full_n_i14_0_0/14 full_n_i12_0/24 full_n_i10_0/34 full_n_i_0/35 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_readreq_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="16" slack="1"/>
<pin id="221" dir="0" index="2" bw="6" slack="0"/>
<pin id="222" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="inputs_addr_7_rd_req_1/4 inputs_addr_7_rd_req/15 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_read_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="16" slack="0"/>
<pin id="227" dir="0" index="1" bw="16" slack="9"/>
<pin id="228" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_579/12 tmp_578/23 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_readreq_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="16" slack="1"/>
<pin id="233" dir="0" index="2" bw="6" slack="0"/>
<pin id="234" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="inputs_addr_rd_req/25 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_577_read_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="16" slack="0"/>
<pin id="239" dir="0" index="1" bw="16" slack="9"/>
<pin id="240" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_577/33 "/>
</bind>
</comp>

<comp id="242" class="1005" name="base_addr1_d2_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="20" slack="1"/>
<pin id="244" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="base_addr1_d2 (phireg) "/>
</bind>
</comp>

<comp id="245" class="1004" name="base_addr1_d2_phi_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="20" slack="1"/>
<pin id="247" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="20" slack="1"/>
<pin id="249" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="4" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="base_addr1_d2/2 "/>
</bind>
</comp>

<comp id="252" class="1005" name="base_addr2_d2_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="20" slack="1"/>
<pin id="254" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="base_addr2_d2 (phireg) "/>
</bind>
</comp>

<comp id="255" class="1004" name="base_addr2_d2_phi_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="20" slack="1"/>
<pin id="257" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="20" slack="1"/>
<pin id="259" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="4" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="base_addr2_d2/2 "/>
</bind>
</comp>

<comp id="262" class="1005" name="tn_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="2" slack="1"/>
<pin id="264" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tn (phireg) "/>
</bind>
</comp>

<comp id="266" class="1004" name="tn_phi_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="1"/>
<pin id="268" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="2" slack="0"/>
<pin id="270" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tn/2 "/>
</bind>
</comp>

<comp id="273" class="1005" name="base_addr1_d_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="20" slack="9"/>
<pin id="275" dir="1" index="1" bw="20" slack="9"/>
</pin_list>
<bind>
<opset="base_addr1_d (phireg) "/>
</bind>
</comp>

<comp id="276" class="1004" name="base_addr1_d_phi_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="20" slack="1"/>
<pin id="278" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="20" slack="1"/>
<pin id="280" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="base_addr1_d/3 "/>
</bind>
</comp>

<comp id="284" class="1005" name="base_addr2_d_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="20" slack="9"/>
<pin id="286" dir="1" index="1" bw="20" slack="9"/>
</pin_list>
<bind>
<opset="base_addr2_d (phireg) "/>
</bind>
</comp>

<comp id="287" class="1004" name="base_addr2_d_phi_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="20" slack="1"/>
<pin id="289" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="290" dir="0" index="2" bw="20" slack="1"/>
<pin id="291" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="base_addr2_d/3 "/>
</bind>
</comp>

<comp id="295" class="1005" name="tr_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="5" slack="1"/>
<pin id="297" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tr (phireg) "/>
</bind>
</comp>

<comp id="299" class="1004" name="tr_phi_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="1"/>
<pin id="301" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="302" dir="0" index="2" bw="5" slack="0"/>
<pin id="303" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tr/3 "/>
</bind>
</comp>

<comp id="306" class="1005" name="i8_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="5" slack="1"/>
<pin id="308" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i8 (phireg) "/>
</bind>
</comp>

<comp id="310" class="1004" name="i8_phi_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="5" slack="0"/>
<pin id="312" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="313" dir="0" index="2" bw="1" slack="1"/>
<pin id="314" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="315" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i8/11 "/>
</bind>
</comp>

<comp id="317" class="1005" name="i6_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="6" slack="1"/>
<pin id="319" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i6 (phireg) "/>
</bind>
</comp>

<comp id="321" class="1004" name="i6_phi_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="6" slack="0"/>
<pin id="323" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="324" dir="0" index="2" bw="1" slack="1"/>
<pin id="325" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="326" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i6/22 "/>
</bind>
</comp>

<comp id="328" class="1005" name="i5_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="5" slack="1"/>
<pin id="330" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i5 (phireg) "/>
</bind>
</comp>

<comp id="332" class="1004" name="i5_phi_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="5" slack="0"/>
<pin id="334" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="335" dir="0" index="2" bw="1" slack="1"/>
<pin id="336" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="337" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i5/32 "/>
</bind>
</comp>

<comp id="339" class="1005" name="i_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="6" slack="1"/>
<pin id="341" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="343" class="1004" name="i_phi_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="6" slack="0"/>
<pin id="345" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="346" dir="0" index="2" bw="1" slack="1"/>
<pin id="347" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="348" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/35 "/>
</bind>
</comp>

<comp id="350" class="1005" name="reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="16" slack="1"/>
<pin id="352" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_579 tmp_578 "/>
</bind>
</comp>

<comp id="355" class="1004" name="c_cast2_cast_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="6" slack="0"/>
<pin id="357" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_cast2_cast/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="19" slack="0"/>
<pin id="361" dir="0" index="1" bw="9" slack="0"/>
<pin id="362" dir="0" index="2" bw="1" slack="0"/>
<pin id="363" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_cast_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="19" slack="0"/>
<pin id="369" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/1 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_s_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="11" slack="0"/>
<pin id="373" dir="0" index="1" bw="6" slack="0"/>
<pin id="374" dir="0" index="2" bw="1" slack="0"/>
<pin id="375" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_cast_159_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="11" slack="0"/>
<pin id="381" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_159/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp1_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="6" slack="0"/>
<pin id="385" dir="0" index="1" bw="11" slack="0"/>
<pin id="386" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp1_cast_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="11" slack="0"/>
<pin id="391" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp1_cast/1 "/>
</bind>
</comp>

<comp id="393" class="1004" name="base_addr1_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="11" slack="0"/>
<pin id="395" dir="0" index="1" bw="19" slack="0"/>
<pin id="396" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="base_addr1/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp2_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="19" slack="0"/>
<pin id="401" dir="0" index="1" bw="11" slack="0"/>
<pin id="402" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/1 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp2_cast_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="19" slack="0"/>
<pin id="407" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp2_cast/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp3_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="7" slack="0"/>
<pin id="411" dir="0" index="1" bw="6" slack="0"/>
<pin id="412" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/1 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp3_cast_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="7" slack="0"/>
<pin id="417" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp3_cast/1 "/>
</bind>
</comp>

<comp id="419" class="1004" name="base_addr2_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="7" slack="0"/>
<pin id="421" dir="0" index="1" bw="19" slack="0"/>
<pin id="422" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="base_addr2/1 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_46_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="6" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_46/1 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_47_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="6" slack="0"/>
<pin id="433" dir="0" index="1" bw="6" slack="0"/>
<pin id="434" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_47/1 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_574_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="6" slack="0"/>
<pin id="440" dir="0" index="2" bw="4" slack="0"/>
<pin id="441" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_574/1 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp_48_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="5" slack="0"/>
<pin id="447" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_48/1 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_49_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="0"/>
<pin id="451" dir="0" index="1" bw="5" slack="0"/>
<pin id="452" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_49/1 "/>
</bind>
</comp>

<comp id="455" class="1004" name="inputs_offset_cast_c_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="19" slack="0"/>
<pin id="457" dir="1" index="1" bw="21" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="inputs_offset_cast_c/1 "/>
</bind>
</comp>

<comp id="459" class="1004" name="tmp_50_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="3" slack="0"/>
<pin id="461" dir="0" index="1" bw="5" slack="0"/>
<pin id="462" dir="1" index="2" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_50/1 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp_575_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="6" slack="0"/>
<pin id="467" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_575/1 "/>
</bind>
</comp>

<comp id="469" class="1004" name="tmp_51_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="3" slack="0"/>
<pin id="471" dir="0" index="1" bw="5" slack="0"/>
<pin id="472" dir="1" index="2" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_51/1 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_576_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="9" slack="0"/>
<pin id="477" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_576/1 "/>
</bind>
</comp>

<comp id="479" class="1004" name="tmp_52_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="6" slack="0"/>
<pin id="481" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_52/1 "/>
</bind>
</comp>

<comp id="483" class="1004" name="sext_cast_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="31" slack="0"/>
<pin id="485" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sext_cast/1 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tn_cast_cast_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="2" slack="0"/>
<pin id="489" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tn_cast_cast/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="tmp_53_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="2" slack="0"/>
<pin id="493" dir="0" index="1" bw="3" slack="1"/>
<pin id="494" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_53/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tn_10_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="2" slack="0"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tn_10/2 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tr_cast_cast_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="5" slack="0"/>
<pin id="504" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tr_cast_cast/3 "/>
</bind>
</comp>

<comp id="506" class="1004" name="exitcond3_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="5" slack="0"/>
<pin id="508" dir="0" index="1" bw="5" slack="2"/>
<pin id="509" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/3 "/>
</bind>
</comp>

<comp id="511" class="1004" name="tr_3_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="5" slack="0"/>
<pin id="513" dir="0" index="1" bw="1" slack="0"/>
<pin id="514" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tr_3/3 "/>
</bind>
</comp>

<comp id="517" class="1004" name="tmp_56_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="5" slack="0"/>
<pin id="519" dir="0" index="1" bw="6" slack="2"/>
<pin id="520" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_56/3 "/>
</bind>
</comp>

<comp id="522" class="1004" name="tmp_57_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="6" slack="0"/>
<pin id="524" dir="0" index="1" bw="1" slack="0"/>
<pin id="525" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_57/3 "/>
</bind>
</comp>

<comp id="528" class="1004" name="tmp_58_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="6" slack="0"/>
<pin id="530" dir="0" index="1" bw="6" slack="0"/>
<pin id="531" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_58/3 "/>
</bind>
</comp>

<comp id="534" class="1004" name="or_cond_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="0"/>
<pin id="536" dir="0" index="1" bw="1" slack="0"/>
<pin id="537" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/3 "/>
</bind>
</comp>

<comp id="540" class="1004" name="tmp_61_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="20" slack="0"/>
<pin id="542" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_61/3 "/>
</bind>
</comp>

<comp id="544" class="1004" name="tmp_62_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="19" slack="2"/>
<pin id="546" dir="0" index="1" bw="20" slack="0"/>
<pin id="547" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_62/3 "/>
</bind>
</comp>

<comp id="549" class="1004" name="tmp_211_cast_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="21" slack="0"/>
<pin id="551" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_211_cast/3 "/>
</bind>
</comp>

<comp id="553" class="1004" name="sum9_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="31" slack="2"/>
<pin id="555" dir="0" index="1" bw="21" slack="0"/>
<pin id="556" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum9/3 "/>
</bind>
</comp>

<comp id="558" class="1004" name="sum9_cast_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="33" slack="0"/>
<pin id="560" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sum9_cast/3 "/>
</bind>
</comp>

<comp id="562" class="1004" name="inputs_addr_2_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="16" slack="0"/>
<pin id="564" dir="0" index="1" bw="33" slack="0"/>
<pin id="565" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputs_addr_2/3 "/>
</bind>
</comp>

<comp id="568" class="1004" name="tmp_59_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="20" slack="0"/>
<pin id="570" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_59/3 "/>
</bind>
</comp>

<comp id="572" class="1004" name="tmp_60_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="19" slack="2"/>
<pin id="574" dir="0" index="1" bw="20" slack="0"/>
<pin id="575" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_60/3 "/>
</bind>
</comp>

<comp id="577" class="1004" name="tmp_208_cast_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="21" slack="0"/>
<pin id="579" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_208_cast/3 "/>
</bind>
</comp>

<comp id="581" class="1004" name="sum3_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="31" slack="2"/>
<pin id="583" dir="0" index="1" bw="21" slack="0"/>
<pin id="584" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum3/3 "/>
</bind>
</comp>

<comp id="586" class="1004" name="sum3_cast_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="33" slack="0"/>
<pin id="588" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sum3_cast/3 "/>
</bind>
</comp>

<comp id="590" class="1004" name="inputs_addr_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="16" slack="0"/>
<pin id="592" dir="0" index="1" bw="33" slack="0"/>
<pin id="593" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputs_addr/3 "/>
</bind>
</comp>

<comp id="596" class="1004" name="base_addr1_d1_8_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="20" slack="1"/>
<pin id="598" dir="0" index="1" bw="12" slack="0"/>
<pin id="599" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="base_addr1_d1_8/3 "/>
</bind>
</comp>

<comp id="602" class="1004" name="base_addr2_d1_2_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="20" slack="1"/>
<pin id="604" dir="0" index="1" bw="12" slack="0"/>
<pin id="605" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="base_addr2_d1_2/3 "/>
</bind>
</comp>

<comp id="608" class="1004" name="exitcond_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="5" slack="0"/>
<pin id="610" dir="0" index="1" bw="5" slack="0"/>
<pin id="611" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/11 "/>
</bind>
</comp>

<comp id="614" class="1004" name="i_2_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="5" slack="0"/>
<pin id="616" dir="0" index="1" bw="1" slack="0"/>
<pin id="617" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/11 "/>
</bind>
</comp>

<comp id="620" class="1004" name="base_addr1_d2_3_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="20" slack="9"/>
<pin id="622" dir="0" index="1" bw="7" slack="0"/>
<pin id="623" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="base_addr1_d2_3/14 "/>
</bind>
</comp>

<comp id="626" class="1004" name="base_addr2_d2_2_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="20" slack="9"/>
<pin id="628" dir="0" index="1" bw="7" slack="0"/>
<pin id="629" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="base_addr2_d2_2/14 "/>
</bind>
</comp>

<comp id="632" class="1004" name="exitcond4_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="6" slack="0"/>
<pin id="634" dir="0" index="1" bw="6" slack="10"/>
<pin id="635" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/22 "/>
</bind>
</comp>

<comp id="637" class="1004" name="i_13_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="6" slack="0"/>
<pin id="639" dir="0" index="1" bw="1" slack="0"/>
<pin id="640" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_13/22 "/>
</bind>
</comp>

<comp id="643" class="1004" name="exitcond2_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="5" slack="0"/>
<pin id="645" dir="0" index="1" bw="5" slack="0"/>
<pin id="646" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/32 "/>
</bind>
</comp>

<comp id="649" class="1004" name="i_12_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="5" slack="0"/>
<pin id="651" dir="0" index="1" bw="1" slack="0"/>
<pin id="652" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_12/32 "/>
</bind>
</comp>

<comp id="655" class="1004" name="exitcond1_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="6" slack="0"/>
<pin id="657" dir="0" index="1" bw="6" slack="3"/>
<pin id="658" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/35 "/>
</bind>
</comp>

<comp id="660" class="1004" name="i_11_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="6" slack="0"/>
<pin id="662" dir="0" index="1" bw="1" slack="0"/>
<pin id="663" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_11/35 "/>
</bind>
</comp>

<comp id="666" class="1005" name="r_read_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="6" slack="2"/>
<pin id="668" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="r_read "/>
</bind>
</comp>

<comp id="671" class="1005" name="base_addr1_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="20" slack="1"/>
<pin id="673" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="base_addr1 "/>
</bind>
</comp>

<comp id="676" class="1005" name="base_addr2_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="20" slack="1"/>
<pin id="678" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="base_addr2 "/>
</bind>
</comp>

<comp id="681" class="1005" name="tmp_46_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="2"/>
<pin id="683" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_46 "/>
</bind>
</comp>

<comp id="685" class="1005" name="tmp_574_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="2"/>
<pin id="687" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_574 "/>
</bind>
</comp>

<comp id="689" class="1005" name="tmp_49_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="6" slack="10"/>
<pin id="691" dir="1" index="1" bw="6" slack="10"/>
</pin_list>
<bind>
<opset="tmp_49 "/>
</bind>
</comp>

<comp id="694" class="1005" name="inputs_offset_cast_c_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="21" slack="2"/>
<pin id="696" dir="1" index="1" bw="21" slack="2"/>
</pin_list>
<bind>
<opset="inputs_offset_cast_c "/>
</bind>
</comp>

<comp id="700" class="1005" name="tmp_50_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="6" slack="3"/>
<pin id="702" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="tmp_50 "/>
</bind>
</comp>

<comp id="705" class="1005" name="tmp_51_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="5" slack="2"/>
<pin id="707" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="tmp_51 "/>
</bind>
</comp>

<comp id="710" class="1005" name="tmp_576_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="3" slack="1"/>
<pin id="712" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_576 "/>
</bind>
</comp>

<comp id="715" class="1005" name="tmp_52_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="32" slack="3"/>
<pin id="717" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_52 "/>
</bind>
</comp>

<comp id="720" class="1005" name="sext_cast_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="33" slack="2"/>
<pin id="722" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opset="sext_cast "/>
</bind>
</comp>

<comp id="729" class="1005" name="tn_10_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="2" slack="0"/>
<pin id="731" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="tn_10 "/>
</bind>
</comp>

<comp id="734" class="1005" name="exitcond3_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="1"/>
<pin id="736" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond3 "/>
</bind>
</comp>

<comp id="738" class="1005" name="tr_3_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="5" slack="0"/>
<pin id="740" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="tr_3 "/>
</bind>
</comp>

<comp id="743" class="1005" name="or_cond_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="1" slack="1"/>
<pin id="745" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="747" class="1005" name="inputs_addr_2_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="16" slack="1"/>
<pin id="749" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="inputs_addr_2 "/>
</bind>
</comp>

<comp id="753" class="1005" name="inputs_addr_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="16" slack="1"/>
<pin id="755" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="inputs_addr "/>
</bind>
</comp>

<comp id="759" class="1005" name="base_addr1_d1_8_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="20" slack="1"/>
<pin id="761" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="base_addr1_d1_8 "/>
</bind>
</comp>

<comp id="764" class="1005" name="base_addr2_d1_2_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="20" slack="1"/>
<pin id="766" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="base_addr2_d1_2 "/>
</bind>
</comp>

<comp id="769" class="1005" name="exitcond_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="1" slack="1"/>
<pin id="771" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="773" class="1005" name="i_2_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="5" slack="0"/>
<pin id="775" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="778" class="1005" name="base_addr1_d2_3_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="20" slack="1"/>
<pin id="780" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="base_addr1_d2_3 "/>
</bind>
</comp>

<comp id="783" class="1005" name="base_addr2_d2_2_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="20" slack="1"/>
<pin id="785" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="base_addr2_d2_2 "/>
</bind>
</comp>

<comp id="788" class="1005" name="exitcond4_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="1" slack="1"/>
<pin id="790" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond4 "/>
</bind>
</comp>

<comp id="792" class="1005" name="i_13_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="6" slack="0"/>
<pin id="794" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_13 "/>
</bind>
</comp>

<comp id="797" class="1005" name="exitcond2_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="1" slack="1"/>
<pin id="799" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2 "/>
</bind>
</comp>

<comp id="801" class="1005" name="i_12_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="5" slack="0"/>
<pin id="803" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_12 "/>
</bind>
</comp>

<comp id="806" class="1005" name="tmp_577_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="16" slack="1"/>
<pin id="808" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_577 "/>
</bind>
</comp>

<comp id="814" class="1005" name="i_11_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="6" slack="0"/>
<pin id="816" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_11 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="158"><net_src comp="22" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="18" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="24" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="16" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="26" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="14" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="24" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="12" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="24" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="10" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="26" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="8" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="28" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="4" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="30" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="2" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="207"><net_src comp="94" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="20" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="96" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="215"><net_src comp="110" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="6" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="112" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="223"><net_src comp="118" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="104" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="229"><net_src comp="124" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="118" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="138" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="241"><net_src comp="124" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="251"><net_src comp="245" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="261"><net_src comp="255" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="265"><net_src comp="84" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="262" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="282"><net_src comp="242" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="276" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="293"><net_src comp="252" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="287" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="298"><net_src comp="64" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="305"><net_src comp="295" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="309"><net_src comp="64" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="316"><net_src comp="306" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="320"><net_src comp="70" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="327"><net_src comp="317" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="331"><net_src comp="64" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="338"><net_src comp="328" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="342"><net_src comp="70" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="349"><net_src comp="339" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="353"><net_src comp="225" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="358"><net_src comp="172" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="364"><net_src comp="58" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="184" pin="2"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="60" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="370"><net_src comp="359" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="376"><net_src comp="62" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="178" pin="2"/><net_sink comp="371" pin=1"/></net>

<net id="378"><net_src comp="64" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="382"><net_src comp="371" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="387"><net_src comp="66" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="371" pin="3"/><net_sink comp="383" pin=1"/></net>

<net id="392"><net_src comp="383" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="397"><net_src comp="389" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="367" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="359" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="379" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="408"><net_src comp="399" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="413"><net_src comp="68" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="355" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="418"><net_src comp="409" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="423"><net_src comp="415" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="405" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="172" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="70" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="72" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="172" pin="2"/><net_sink comp="431" pin=1"/></net>

<net id="442"><net_src comp="74" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="443"><net_src comp="431" pin="2"/><net_sink comp="437" pin=1"/></net>

<net id="444"><net_src comp="76" pin="0"/><net_sink comp="437" pin=2"/></net>

<net id="448"><net_src comp="154" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="453"><net_src comp="78" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="445" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="458"><net_src comp="190" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="463"><net_src comp="80" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="445" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="468"><net_src comp="160" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="473"><net_src comp="82" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="465" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="478"><net_src comp="166" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="482"><net_src comp="449" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="486"><net_src comp="196" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="490"><net_src comp="266" pin="4"/><net_sink comp="487" pin=0"/></net>

<net id="495"><net_src comp="487" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="500"><net_src comp="266" pin="4"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="86" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="505"><net_src comp="299" pin="4"/><net_sink comp="502" pin=0"/></net>

<net id="510"><net_src comp="299" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="515"><net_src comp="299" pin="4"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="98" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="502" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="526"><net_src comp="517" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="70" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="532"><net_src comp="517" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="108" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="538"><net_src comp="522" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="528" pin="2"/><net_sink comp="534" pin=1"/></net>

<net id="543"><net_src comp="287" pin="4"/><net_sink comp="540" pin=0"/></net>

<net id="548"><net_src comp="540" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="552"><net_src comp="544" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="557"><net_src comp="549" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="561"><net_src comp="553" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="566"><net_src comp="0" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="558" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="571"><net_src comp="276" pin="4"/><net_sink comp="568" pin=0"/></net>

<net id="576"><net_src comp="568" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="580"><net_src comp="572" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="585"><net_src comp="577" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="589"><net_src comp="581" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="594"><net_src comp="0" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="586" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="600"><net_src comp="242" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="114" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="606"><net_src comp="252" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="114" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="612"><net_src comp="310" pin="4"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="120" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="618"><net_src comp="310" pin="4"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="98" pin="0"/><net_sink comp="614" pin=1"/></net>

<net id="624"><net_src comp="273" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="134" pin="0"/><net_sink comp="620" pin=1"/></net>

<net id="630"><net_src comp="284" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="134" pin="0"/><net_sink comp="626" pin=1"/></net>

<net id="636"><net_src comp="321" pin="4"/><net_sink comp="632" pin=0"/></net>

<net id="641"><net_src comp="321" pin="4"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="78" pin="0"/><net_sink comp="637" pin=1"/></net>

<net id="647"><net_src comp="332" pin="4"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="140" pin="0"/><net_sink comp="643" pin=1"/></net>

<net id="653"><net_src comp="332" pin="4"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="98" pin="0"/><net_sink comp="649" pin=1"/></net>

<net id="659"><net_src comp="343" pin="4"/><net_sink comp="655" pin=0"/></net>

<net id="664"><net_src comp="343" pin="4"/><net_sink comp="660" pin=0"/></net>

<net id="665"><net_src comp="78" pin="0"/><net_sink comp="660" pin=1"/></net>

<net id="669"><net_src comp="178" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="674"><net_src comp="393" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="679"><net_src comp="419" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="684"><net_src comp="425" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="688"><net_src comp="437" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="692"><net_src comp="449" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="632" pin=1"/></net>

<net id="697"><net_src comp="455" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="699"><net_src comp="694" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="703"><net_src comp="459" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="655" pin=1"/></net>

<net id="708"><net_src comp="469" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="713"><net_src comp="475" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="718"><net_src comp="479" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="723"><net_src comp="483" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="725"><net_src comp="720" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="732"><net_src comp="496" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="737"><net_src comp="506" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="741"><net_src comp="511" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="746"><net_src comp="534" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="750"><net_src comp="562" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="752"><net_src comp="747" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="756"><net_src comp="590" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="758"><net_src comp="753" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="762"><net_src comp="596" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="767"><net_src comp="602" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="772"><net_src comp="608" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="776"><net_src comp="614" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="781"><net_src comp="620" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="786"><net_src comp="626" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="791"><net_src comp="632" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="795"><net_src comp="637" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="800"><net_src comp="643" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="804"><net_src comp="649" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="809"><net_src comp="237" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="817"><net_src comp="660" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="343" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_buffer_V | {3 13 14 24 34 35 }
	Port: input_cntl_V | {2 }
 - Input state : 
	Port: copy_input_fmem2buff.7 : inputs | {4 5 6 7 8 9 10 12 15 16 17 18 19 20 21 23 25 26 27 28 29 30 31 33 }
	Port: copy_input_fmem2buff.7 : inputs_offset | {1 }
	Port: copy_input_fmem2buff.7 : inputs_offset1 | {1 }
	Port: copy_input_fmem2buff.7 : n | {1 }
	Port: copy_input_fmem2buff.7 : r | {1 }
	Port: copy_input_fmem2buff.7 : c | {1 }
	Port: copy_input_fmem2buff.7 : nLoops | {1 }
	Port: copy_input_fmem2buff.7 : rLoops | {1 }
	Port: copy_input_fmem2buff.7 : cLoops | {1 }
  - Chain level:
	State 1
		tmp_cast : 1
		tmp_cast_159 : 1
		tmp1 : 1
		tmp1_cast : 2
		base_addr1 : 3
		tmp2 : 2
		tmp2_cast : 3
		tmp3 : 1
		tmp3_cast : 2
		base_addr2 : 4
		tmp_574 : 1
		tmp_49 : 1
		tmp_50 : 1
		tmp_51 : 1
		tmp_52 : 2
	State 2
		tn_cast_cast : 1
		tmp_53 : 2
		tn_10 : 1
		StgValue_81 : 3
	State 3
		tr_cast_cast : 1
		exitcond3 : 1
		tr_3 : 1
		StgValue_93 : 2
		tmp_56 : 2
		tmp_57 : 3
		tmp_58 : 3
		or_cond : 4
		StgValue_100 : 4
		tmp_61 : 1
		tmp_62 : 2
		tmp_211_cast : 3
		sum9 : 4
		sum9_cast : 5
		inputs_addr_2 : 6
		tmp_59 : 1
		tmp_60 : 2
		tmp_208_cast : 3
		sum3 : 4
		sum3_cast : 5
		inputs_addr : 6
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		exitcond : 1
		i_2 : 1
		StgValue_133 : 2
	State 12
	State 13
		empty_162 : 1
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		exitcond4 : 1
		i_13 : 1
		StgValue_162 : 2
	State 23
	State 24
		empty_161 : 1
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
		exitcond2 : 1
		i_12 : 1
		StgValue_182 : 2
	State 33
	State 34
		empty_160 : 1
	State 35
		exitcond1 : 1
		i_11 : 1
		StgValue_194 : 2
		empty : 1
	State 36


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|          |           tmp1_fu_383           |    0    |    18   |
|          |        base_addr1_fu_393        |    0    |    26   |
|          |           tmp2_fu_399           |    0    |    26   |
|          |           tmp3_fu_409           |    0    |    15   |
|          |        base_addr2_fu_419        |    0    |    26   |
|          |          tmp_47_fu_431          |    0    |    15   |
|          |          tmp_49_fu_449          |    0    |    15   |
|          |          tmp_50_fu_459          |    0    |    15   |
|          |          tmp_51_fu_469          |    0    |    15   |
|          |           tn_10_fu_496          |    0    |    9    |
|          |           tr_3_fu_511           |    0    |    15   |
|    add   |          tmp_56_fu_517          |    0    |    15   |
|          |          tmp_62_fu_544          |    0    |    27   |
|          |           sum9_fu_553           |    0    |    38   |
|          |          tmp_60_fu_572          |    0    |    27   |
|          |           sum3_fu_581           |    0    |    38   |
|          |      base_addr1_d1_8_fu_596     |    0    |    27   |
|          |      base_addr2_d1_2_fu_602     |    0    |    27   |
|          |            i_2_fu_614           |    0    |    15   |
|          |      base_addr1_d2_3_fu_620     |    0    |    27   |
|          |      base_addr2_d2_2_fu_626     |    0    |    27   |
|          |           i_13_fu_637           |    0    |    15   |
|          |           i_12_fu_649           |    0    |    15   |
|          |           i_11_fu_660           |    0    |    15   |
|----------|---------------------------------|---------|---------|
|          |          tmp_46_fu_425          |    0    |    11   |
|          |          tmp_53_fu_491          |    0    |    9    |
|          |         exitcond3_fu_506        |    0    |    11   |
|          |          tmp_57_fu_522          |    0    |    11   |
|   icmp   |          tmp_58_fu_528          |    0    |    11   |
|          |         exitcond_fu_608         |    0    |    11   |
|          |         exitcond4_fu_632        |    0    |    11   |
|          |         exitcond2_fu_643        |    0    |    11   |
|          |         exitcond1_fu_655        |    0    |    11   |
|----------|---------------------------------|---------|---------|
|    or    |          or_cond_fu_534         |    0    |    2    |
|----------|---------------------------------|---------|---------|
|          |     cLoops_read_read_fu_154     |    0    |    0    |
|          |     rLoops_read_read_fu_160     |    0    |    0    |
|          |     nLoops_read_read_fu_166     |    0    |    0    |
|          |        c_read_read_fu_172       |    0    |    0    |
|   read   |        r_read_read_fu_178       |    0    |    0    |
|          |        n_read_read_fu_184       |    0    |    0    |
|          | inputs_offset1_read_read_fu_190 |    0    |    0    |
|          |  inputs_offset_read_read_fu_196 |    0    |    0    |
|          |         grp_read_fu_225         |    0    |    0    |
|          |       tmp_577_read_fu_237       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|  nbwrite |   full_n_i18_0_nbwrite_fu_202   |    0    |    0    |
|          |        grp_nbwrite_fu_210       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|  readreq |        grp_readreq_fu_218       |    0    |    0    |
|          |        grp_readreq_fu_230       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |       c_cast2_cast_fu_355       |    0    |    0    |
|          |         tmp_cast_fu_367         |    0    |    0    |
|          |       tmp_cast_159_fu_379       |    0    |    0    |
|          |         tmp2_cast_fu_405        |    0    |    0    |
|   zext   |          tmp_48_fu_445          |    0    |    0    |
|          |   inputs_offset_cast_c_fu_455   |    0    |    0    |
|          |          tmp_52_fu_479          |    0    |    0    |
|          |         sext_cast_fu_483        |    0    |    0    |
|          |       tn_cast_cast_fu_487       |    0    |    0    |
|          |       tr_cast_cast_fu_502       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|bitconcatenate|            tmp_fu_359           |    0    |    0    |
|          |           tmp_s_fu_371          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |         tmp1_cast_fu_389        |    0    |    0    |
|          |         tmp3_cast_fu_415        |    0    |    0    |
|          |          tmp_61_fu_540          |    0    |    0    |
|   sext   |       tmp_211_cast_fu_549       |    0    |    0    |
|          |         sum9_cast_fu_558        |    0    |    0    |
|          |          tmp_59_fu_568          |    0    |    0    |
|          |       tmp_208_cast_fu_577       |    0    |    0    |
|          |         sum3_cast_fu_586        |    0    |    0    |
|----------|---------------------------------|---------|---------|
| bitselect|          tmp_574_fu_437         |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   trunc  |          tmp_575_fu_465         |    0    |    0    |
|          |          tmp_576_fu_475         |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |   607   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|   base_addr1_d1_8_reg_759  |   20   |
|   base_addr1_d2_3_reg_778  |   20   |
|    base_addr1_d2_reg_242   |   20   |
|    base_addr1_d_reg_273    |   20   |
|     base_addr1_reg_671     |   20   |
|   base_addr2_d1_2_reg_764  |   20   |
|   base_addr2_d2_2_reg_783  |   20   |
|    base_addr2_d2_reg_252   |   20   |
|    base_addr2_d_reg_284    |   20   |
|     base_addr2_reg_676     |   20   |
|      exitcond2_reg_797     |    1   |
|      exitcond3_reg_734     |    1   |
|      exitcond4_reg_788     |    1   |
|      exitcond_reg_769      |    1   |
|         i5_reg_328         |    5   |
|         i6_reg_317         |    6   |
|         i8_reg_306         |    5   |
|        i_11_reg_814        |    6   |
|        i_12_reg_801        |    5   |
|        i_13_reg_792        |    6   |
|         i_2_reg_773        |    5   |
|          i_reg_339         |    6   |
|    inputs_addr_2_reg_747   |   16   |
|     inputs_addr_reg_753    |   16   |
|inputs_offset_cast_c_reg_694|   21   |
|       or_cond_reg_743      |    1   |
|       r_read_reg_666       |    6   |
|           reg_350          |   16   |
|      sext_cast_reg_720     |   33   |
|       tmp_46_reg_681       |    1   |
|       tmp_49_reg_689       |    6   |
|       tmp_50_reg_700       |    6   |
|       tmp_51_reg_705       |    5   |
|       tmp_52_reg_715       |   32   |
|       tmp_574_reg_685      |    1   |
|       tmp_576_reg_710      |    3   |
|       tmp_577_reg_806      |   16   |
|        tn_10_reg_729       |    2   |
|         tn_reg_262         |    2   |
|        tr_3_reg_738        |    5   |
|         tr_reg_295         |    5   |
+----------------------------+--------+
|            Total           |   441  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_nbwrite_fu_210 |  p2  |   3  |  16  |   48   ||    15   |
| grp_readreq_fu_218 |  p2  |   2  |   6  |   12   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   60   || 1.33075 ||    24   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   607  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   24   |
|  Register |    -   |   441  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   441  |   631  |
+-----------+--------+--------+--------+
