---
namespace: Compile
expectation: Pass
outputs:
  - circuit:
      num_public_variables: 0
      num_private_variables: 70
      num_constraints: 4
      at: 2bfa66cf5bae7b7326e489c0be39e1a33f7a0ae9c0f85007c9c6280626e44823
      bt: b863e2f23191c83e093e8b27d0d036b1eebe82000097e881a698348d3290163b
      ct: 19488e9d1f6d0cfc9fb6e6e6048108b8717ceefc6d3ade9aa8b5e5d59da661c8
    ir:
      - "decl f0: <0>"
      - "  store &v2, ((v0, v1), (), (), ())"
      - "  store &v36, [v3, v4, v5, v6, v7, v8, v9, v10, v11, v12, v13, v14, v15, v16, v17, v18, v19, v20, v21, v22, v23, v24, v25, v26, v27, v28, v29, v30, v31, v32, v33, v34, v35]"
      - "  log INFO, \"\", v36, \"\""
      - "  eq &v37, v3, '\\u{0}'"
      - "  retn (v36, v37)"
      - ""
    output:
      - input_file: inputs/nonprinting.in
        output:
          registers:
            r0:
              type: "[char; 33]"
              value: "\\u{0}\\u{1}\\u{2}\\u{3}\\u{4}\\u{5}\\u{6}\\u{7}\\u{8}\\t\\n\\u{b}\\u{c}\\r\\u{e}\\u{f}\\u{10}\\u{11}\\u{12}\\u{13}\\u{14}\\u{15}\\u{16}\\u{17}\\u{18}\\u{19}\\u{1a}\\u{1b}\\u{1c}\\u{1d}\\u{1e}\\u{1f} "
            r1:
              type: bool
              value: "true"
    initial_ast: a5cb2155289ad9dfbdd51386f09c8522fa50c05e06752b71bc4b486e28d08143
    imports_resolved_ast: 2784bed86c0b933878e44e9bcba16da2e26a7eebda81f32efb134f824a8d25af
    canonicalized_ast: 2784bed86c0b933878e44e9bcba16da2e26a7eebda81f32efb134f824a8d25af
    type_inferenced_ast: 1fd6e1317a070ec77e9d9f43ee0b0264935b016aa015d0cff36ed49f88cab83d
