%MSG-i configureMessageFacility:  CorePropertySupervisorBase  13-Dec-2018 11:49:20 CST pre-events configureMessageFacility.cc:286
Message Facility Application CorePropertySupervisorBase configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/CorePropertySupervisorBase" pattern:"CorePropertySupervisorBase-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"}}
%MSG
%MSG-i configureMessageFacility:  RunControlStateMachine  13-Dec-2018 11:49:21 CST pre-events configureMessageFacility.cc:286
Message Facility Application RunControlStateMachine configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/RunControlStateMachine" pattern:"RunControlStateMachine-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"}}
%MSG
%MSG-i configureMessageFacility:  CoreSupervisorBase 13-Dec-2018 11:49:21 CST  pre-events configureMessageFacility.cc:286
Message Facility Application CoreSupervisorBase configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/CoreSupervisorBase" pattern:"CoreSupervisorBase-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"}}
%MSG
%MSG-i configureMessageFacility:  ROCCoreInterface 13-Dec-2018 11:58:53 CST  pre-events configureMessageFacility.cc:286
Message Facility Application ROCCoreInterface configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/ROCCoreInterface" pattern:"ROCCoreInterface-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 11:58:53 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [26]	ROCCoreInterface instantiated with link: 0 and EventWindowDelayOffset = 0
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 11:58:53 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [134]	DTCFrontEndInterface instantiated with name: DTC1 dtc_location_in_chain_ = 1 talking to /dev/mu2e0
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 11:58:53 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [673]	Step 0: DTC1 reset FPGA...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 11:58:56 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [678]	............. firmware version 18111410
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 11:59:00 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [718]	Step 1: DTC1 do NOT reset clock...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 11:59:00 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [736]	Step 2: DTC1 do NOT configure Jitter Attenuator...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 11:59:06 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [798]	Step 4: DTC1 wait for links...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 11:59:40 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [806]	Step 5: DTC1 enable markers, Tx, Rx
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 11:59:40 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [822]	Step 5: DTC1 configure ROCs
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 11:59:40 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [86]	......... Clear DCS FIFOs
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 11:59:40 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [93]	......... setup to synchronize ROC clock with 40 MHz clock edge
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 11:59:40 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [103]	......... Set delay = 0 ... 
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 11:59:45 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC1_ROC0-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 11:59:45 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC1_ROC0-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 11:59:45 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC1_ROC0
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 11:59:45 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC1_ROC0
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 11:59:45 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC1-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 11:59:45 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC1-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 11:59:45 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC1
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 11:59:45 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC1
%MSG
%MSG-i configureMessageFacility:  ROCCoreInterface 13-Dec-2018 12:00:22 CST  pre-events configureMessageFacility.cc:286
Message Facility Application ROCCoreInterface configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/ROCCoreInterface" pattern:"ROCCoreInterface-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:00:22 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [26]	ROCCoreInterface instantiated with link: 0 and EventWindowDelayOffset = 0
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:00:22 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [134]	DTCFrontEndInterface instantiated with name: DTC1 dtc_location_in_chain_ = 1 talking to /dev/mu2e0
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:00:22 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [673]	Step 0: DTC1 reset FPGA...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:00:25 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [678]	............. firmware version 18111410
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:00:28 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [718]	Step 1: DTC1 do NOT reset clock...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:00:28 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [736]	Step 2: DTC1 do NOT configure Jitter Attenuator...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:00:34 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [798]	Step 4: DTC1 wait for links...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:01:07 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [806]	Step 5: DTC1 enable markers, Tx, Rx
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:01:07 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [822]	Step 5: DTC1 configure ROCs
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:01:07 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [86]	......... Clear DCS FIFOs
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:01:07 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [93]	......... setup to synchronize ROC clock with 40 MHz clock edge
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:01:07 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [103]	......... Set delay = 0 ... 
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:01:12 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC1_ROC0-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:01:12 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC1_ROC0-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:01:12 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC1_ROC0
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:01:12 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC1_ROC0
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:01:12 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC1-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:01:12 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC1-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:01:12 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC1
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:01:12 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC1
%MSG
%MSG-i configureMessageFacility:  ROCCoreInterface 13-Dec-2018 12:02:02 CST  pre-events configureMessageFacility.cc:286
Message Facility Application ROCCoreInterface configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/ROCCoreInterface" pattern:"ROCCoreInterface-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:02:02 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [26]	ROCCoreInterface instantiated with link: 0 and EventWindowDelayOffset = 0
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:02:02 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [134]	DTCFrontEndInterface instantiated with name: DTC1 dtc_location_in_chain_ = 1 talking to /dev/mu2e0
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:02:02 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [673]	Step 0: DTC1 reset FPGA...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:02:05 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [678]	............. firmware version 18111410
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:02:08 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [718]	Step 1: DTC1 do NOT reset clock...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:02:08 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [736]	Step 2: DTC1 do NOT configure Jitter Attenuator...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:02:14 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [798]	Step 4: DTC1 wait for links...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:02:26 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [806]	Step 5: DTC1 enable markers, Tx, Rx
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:02:26 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [822]	Step 5: DTC1 configure ROCs
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:02:26 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [86]	......... Clear DCS FIFOs
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:02:26 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [93]	......... setup to synchronize ROC clock with 40 MHz clock edge
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:02:26 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [103]	......... Set delay = 0 ... 
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:02:31 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC1_ROC0-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:02:31 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC1_ROC0-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:02:31 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC1_ROC0
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:02:31 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC1_ROC0
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:02:31 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC1-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:02:31 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC1-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:02:31 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC1
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:02:31 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC1
%MSG
%MSG-i configureMessageFacility:  ROCCoreInterface 13-Dec-2018 12:06:47 CST  pre-events configureMessageFacility.cc:286
Message Facility Application ROCCoreInterface configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/ROCCoreInterface" pattern:"ROCCoreInterface-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:06:47 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [26]	ROCCoreInterface instantiated with link: 0 and EventWindowDelayOffset = 0
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:06:47 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [134]	DTCFrontEndInterface instantiated with name: DTC1 dtc_location_in_chain_ = 1 talking to /dev/mu2e0
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:06:47 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [673]	Step 0: DTC1 reset FPGA...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:06:50 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [678]	............. firmware version 18111410
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:06:53 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [718]	Step 1: DTC1 do NOT reset clock...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:06:53 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [736]	Step 2: DTC1 do NOT configure Jitter Attenuator...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:06:59 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [798]	Step 4: DTC1 wait for links...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:07:11 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [806]	Step 5: DTC1 enable markers, Tx, Rx
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:07:11 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [822]	Step 5: DTC1 configure ROCs
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:07:11 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [86]	......... Clear DCS FIFOs
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:07:11 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [93]	......... setup to synchronize ROC clock with 40 MHz clock edge
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:07:11 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [103]	......... Set delay = 0 ... 
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:07:16 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC1_ROC0-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:07:16 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC1_ROC0-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:07:16 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC1_ROC0
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:07:16 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC1_ROC0
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:07:16 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC1-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:07:16 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC1-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:07:16 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC1
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:07:16 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC1
%MSG
%MSG-i configureMessageFacility:  ROCCoreInterface 13-Dec-2018 12:09:34 CST  pre-events configureMessageFacility.cc:286
Message Facility Application ROCCoreInterface configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/ROCCoreInterface" pattern:"ROCCoreInterface-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:09:34 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [26]	ROCCoreInterface instantiated with link: 0 and EventWindowDelayOffset = 0
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:09:34 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [134]	DTCFrontEndInterface instantiated with name: DTC1 dtc_location_in_chain_ = 1 talking to /dev/mu2e0
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:09:34 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [673]	Step 0: DTC1 reset FPGA...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:09:37 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [678]	............. firmware version 18111410
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:09:40 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [718]	Step 1: DTC1 do NOT reset clock...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:09:40 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [736]	Step 2: DTC1 do NOT configure Jitter Attenuator...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:09:46 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [798]	Step 4: DTC1 wait for links...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:09:58 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [806]	Step 5: DTC1 enable markers, Tx, Rx
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:09:58 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [822]	Step 5: DTC1 configure ROCs
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:09:58 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [86]	......... Clear DCS FIFOs
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:09:58 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [93]	......... setup to synchronize ROC clock with 40 MHz clock edge
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:09:58 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [103]	......... Set delay = 0 ... 
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:10:03 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC1_ROC0-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:10:03 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC1_ROC0-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:10:03 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC1_ROC0
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:10:03 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC1_ROC0
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:10:03 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC1-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:10:03 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC1-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:10:03 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC1
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:10:03 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC1
%MSG
%MSG-i configureMessageFacility:  ROCCoreInterface 13-Dec-2018 12:10:14 CST  pre-events configureMessageFacility.cc:286
Message Facility Application ROCCoreInterface configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/ROCCoreInterface" pattern:"ROCCoreInterface-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:10:14 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [26]	ROCCoreInterface instantiated with link: 0 and EventWindowDelayOffset = 0
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:10:14 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [134]	DTCFrontEndInterface instantiated with name: DTC1 dtc_location_in_chain_ = 1 talking to /dev/mu2e0
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:10:14 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [673]	Step 0: DTC1 reset FPGA...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:10:17 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [678]	............. firmware version 18111410
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:10:20 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [718]	Step 1: DTC1 do NOT reset clock...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:10:20 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [736]	Step 2: DTC1 do NOT configure Jitter Attenuator...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:10:26 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [798]	Step 4: DTC1 wait for links...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:10:38 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [806]	Step 5: DTC1 enable markers, Tx, Rx
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:10:38 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [822]	Step 5: DTC1 configure ROCs
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:10:38 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [86]	......... Clear DCS FIFOs
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:10:38 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [93]	......... setup to synchronize ROC clock with 40 MHz clock edge
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:10:38 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [103]	......... Set delay = 0 ... 
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:10:43 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC1_ROC0-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:10:43 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC1_ROC0-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:10:43 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC1_ROC0
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:10:43 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC1_ROC0
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:10:43 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC1-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:10:43 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC1-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:10:43 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC1
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:10:43 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC1
%MSG
%MSG-i configureMessageFacility:  ROCCoreInterface 13-Dec-2018 12:11:39 CST  pre-events configureMessageFacility.cc:286
Message Facility Application ROCCoreInterface configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/ROCCoreInterface" pattern:"ROCCoreInterface-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:11:39 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [26]	ROCCoreInterface instantiated with link: 0 and EventWindowDelayOffset = 0
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:11:39 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [134]	DTCFrontEndInterface instantiated with name: DTC1 dtc_location_in_chain_ = 1 talking to /dev/mu2e0
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:11:39 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [673]	Step 0: DTC1 reset FPGA...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:11:42 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [678]	............. firmware version 18111410
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:11:45 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [718]	Step 1: DTC1 do NOT reset clock...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:11:45 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [736]	Step 2: DTC1 do NOT configure Jitter Attenuator...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:11:51 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [798]	Step 4: DTC1 wait for links...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:12:03 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [806]	Step 5: DTC1 enable markers, Tx, Rx
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:12:03 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [822]	Step 5: DTC1 configure ROCs
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:12:03 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [86]	......... Clear DCS FIFOs
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:12:03 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [93]	......... setup to synchronize ROC clock with 40 MHz clock edge
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:12:03 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [103]	......... Set delay = 0 ... 
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:12:08 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC1_ROC0-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:12:08 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC1_ROC0-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:12:08 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC1_ROC0
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:12:08 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC1_ROC0
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:12:08 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC1-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:12:08 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC1-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:12:08 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC1
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:12:08 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC1
%MSG
%MSG-i configureMessageFacility:  ROCCoreInterface 13-Dec-2018 12:13:34 CST  pre-events configureMessageFacility.cc:286
Message Facility Application ROCCoreInterface configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/ROCCoreInterface" pattern:"ROCCoreInterface-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:13:34 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [26]	ROCCoreInterface instantiated with link: 0 and EventWindowDelayOffset = 0
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:13:34 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [134]	DTCFrontEndInterface instantiated with name: DTC1 dtc_location_in_chain_ = 1 talking to /dev/mu2e0
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:13:34 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [673]	Step 0: DTC1 reset FPGA...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:13:37 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [678]	............. firmware version 18111410
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:13:37 CST pre-events
otsdaq/otsdaq-core/FECore/FEVInterfacesManager.cc [328]	Launching FE Macro 'ROC_Read' ...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:13:40 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [718]	Step 1: DTC1 do NOT reset clock...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:13:40 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [736]	Step 2: DTC1 do NOT configure Jitter Attenuator...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:13:46 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [798]	Step 4: DTC1 wait for links...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:13:59 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [806]	Step 5: DTC1 enable markers, Tx, Rx
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:13:59 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [822]	Step 5: DTC1 configure ROCs
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:13:59 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [86]	......... Clear DCS FIFOs
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:13:59 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [93]	......... setup to synchronize ROC clock with 40 MHz clock edge
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:13:59 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [103]	......... Set delay = 0 ... 
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:14:04 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC1_ROC0-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:14:04 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC1_ROC0-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:14:04 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC1_ROC0
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:14:04 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC1_ROC0
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:14:04 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC1-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:14:04 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC1-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:14:04 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC1
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:14:04 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC1
%MSG
%MSG-i configureMessageFacility:  ROCCoreInterface 13-Dec-2018 12:15:21 CST  pre-events configureMessageFacility.cc:286
Message Facility Application ROCCoreInterface configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/ROCCoreInterface" pattern:"ROCCoreInterface-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:15:21 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [26]	ROCCoreInterface instantiated with link: 0 and EventWindowDelayOffset = 0
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:15:21 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [134]	DTCFrontEndInterface instantiated with name: DTC1 dtc_location_in_chain_ = 1 talking to /dev/mu2e0
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:15:21 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [673]	Step 0: DTC1 reset FPGA...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:15:24 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [678]	............. firmware version 18111410
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:15:27 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [718]	Step 1: DTC1 do NOT reset clock...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:15:27 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [736]	Step 2: DTC1 do NOT configure Jitter Attenuator...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:15:33 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [798]	Step 4: DTC1 wait for links...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:15:45 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [806]	Step 5: DTC1 enable markers, Tx, Rx
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:15:45 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [822]	Step 5: DTC1 configure ROCs
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:15:45 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [86]	......... Clear DCS FIFOs
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:15:45 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [93]	......... setup to synchronize ROC clock with 40 MHz clock edge
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:15:45 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [103]	......... Set delay = 0 ... 
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:15:50 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC1_ROC0-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:15:50 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC1_ROC0-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:15:50 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC1_ROC0
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:15:50 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC1_ROC0
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:15:50 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC1-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:15:50 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC1-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:15:50 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC1
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:15:50 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC1
%MSG
%MSG-i configureMessageFacility:  ROCCoreInterface 13-Dec-2018 12:17:16 CST  pre-events configureMessageFacility.cc:286
Message Facility Application ROCCoreInterface configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/ROCCoreInterface" pattern:"ROCCoreInterface-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:17:16 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [26]	ROCCoreInterface instantiated with link: 0 and EventWindowDelayOffset = 0
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:17:16 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [134]	DTCFrontEndInterface instantiated with name: DTC1 dtc_location_in_chain_ = 1 talking to /dev/mu2e0
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:17:16 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [673]	Step 0: DTC1 reset FPGA...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:17:19 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [678]	............. firmware version 18111410
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:17:22 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [718]	Step 1: DTC1 do NOT reset clock...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:17:22 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [736]	Step 2: DTC1 do NOT configure Jitter Attenuator...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:17:28 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [798]	Step 4: DTC1 wait for links...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:17:41 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [806]	Step 5: DTC1 enable markers, Tx, Rx
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:17:41 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [822]	Step 5: DTC1 configure ROCs
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:17:41 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [86]	......... Clear DCS FIFOs
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:17:41 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [93]	......... setup to synchronize ROC clock with 40 MHz clock edge
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:17:41 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [103]	......... Set delay = 0 ... 
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:17:46 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC1_ROC0-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:17:46 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC1_ROC0-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:17:46 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC1_ROC0
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:17:46 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC1_ROC0
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:17:46 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC1-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:17:46 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC1-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:17:46 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC1
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:17:46 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC1
%MSG
%MSG-i configureMessageFacility:  ROCCoreInterface 13-Dec-2018 12:20:33 CST  pre-events configureMessageFacility.cc:286
Message Facility Application ROCCoreInterface configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/ROCCoreInterface" pattern:"ROCCoreInterface-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:20:33 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [26]	ROCCoreInterface instantiated with link: 0 and EventWindowDelayOffset = 0
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:20:33 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [134]	DTCFrontEndInterface instantiated with name: DTC1 dtc_location_in_chain_ = 1 talking to /dev/mu2e0
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:20:33 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [673]	Step 0: DTC1 reset FPGA...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:20:36 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [678]	............. firmware version 18111410
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:20:40 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [718]	Step 1: DTC1 do NOT reset clock...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:20:40 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [736]	Step 2: DTC1 do NOT configure Jitter Attenuator...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:20:46 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [798]	Step 4: DTC1 wait for links...
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:20:58 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [806]	Step 5: DTC1 enable markers, Tx, Rx
%MSG
%MSG-i DTCFrontEndInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:20:58 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [822]	Step 5: DTC1 configure ROCs
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:20:58 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [86]	......... Clear DCS FIFOs
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:20:58 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [93]	......... setup to synchronize ROC clock with 40 MHz clock edge
%MSG
%MSG-i FE-ROCCoreInterface:  ROCCoreInterface-mu2edaq06-0  13-Dec-2018 12:20:58 CST pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/ROCCoreInterface_interface.cc [103]	......... Set delay = 0 ... 
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:21:03 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC1_ROC0-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:21:03 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC1_ROC0-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:21:03 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC1_ROC0
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:21:03 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC1_ROC0
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:21:03 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC1-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:21:03 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC1-SlowControls
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:21:03 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [26]	Destroying WorkLoop: DTC1
%MSG
%MSG-d ots:  ROCCoreInterface-mu2edaq06-0 13-Dec-2018 12:21:03 CST pre-events
otsdaq/otsdaq-core/WorkLoopManager/WorkLoop.cc [29]	Destroyed WorkLoop: DTC1
%MSG
