### P2

a. No, there is only one data packet can be sent on the shared bus at a time.
b. No, there is only one memory read or write can be performed at a time.
c. No, in this case, the two data packets must be sent on the same output bus.

### P6
| Destination Address Range |  Interface  | Number of addresses |
| ------------------------- | ----------- | ------------------- |
| 00000000 through 00111111 |      0      |  2<sup>6</sup> = 64 |
| 01000000 through 01011111 |      1      |  2<sup>5</sup> = 32 |
| 01100000 through 01111111 |      2      |2<sup>6</sup> + 2<sup>5</sup> = 96|
| 10000000 through 10111111 |      2      |          96         |
| 11000000 through 11111111 |      3      |  2<sup>6</sup> = 64 |


### P7
| Destination address range   | Interface | Number of addresses |
| --------------------------- | --------- | ------------------- |
| 1100 0000 through 1101 1111 |     0     | 32                  |
| 1000 0000 through 1011 1111 |     1     | 64                  |
| 1110 0000 through 1111 1111 |     2     | 32                  |
| 0000 0000 through 0111 1111 |     3     | 128                 |