<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html>
<head>
<title>Patent US4864161 - Multifunction flip-flop-type circuit - Google Patents</title>
<script>(function(){var a=function(e){this.t={};this.tick=function(e,i,d){d=void 0!=d?d:(new Date).getTime();this.t[e]=[d,i]};this.tick("start",null,e)},b=new a;window.jstiming={Timer:a,load:b};if(window.performance&&window.performance.timing){var c=window.performance.timing,f=window.jstiming.load,g=c.navigationStart,h=c.responseStart;0<g&&h>=g&&(f.tick("_wtsrt",void 0,g),f.tick("wtsrt_","_wtsrt",h),f.tick("tbsd_","wtsrt_"))}
try{var j=null;window.chrome&&window.chrome.csi&&(j=Math.floor(window.chrome.csi().pageT),f&&0<g&&(f.tick("_tbnd",void 0,window.chrome.csi().startE),f.tick("tbnd_","_tbnd",g)));null==j&&window.gtbExternal&&(j=window.gtbExternal.pageT());null==j&&window.external&&(j=window.external.pageT,f&&0<g&&(f.tick("_tbnd",void 0,window.external.startE),f.tick("tbnd_","_tbnd",g)));j&&(window.jstiming.pt=j)}catch(k){};})();
</script><link rel="stylesheet" href="/patents/css/_173f3eb08751494e5351928575aaa593/kl_patents_bundle.css" type="text/css">
<script type="text/javascript" src="/books/atb_173f3eb08751494e5351928575aaa593.js"></script><script type="text/javascript">_OC_addMsgs({21697:"View sample", 20198:"Web", 22224:"Sample eBook", 19688:"%1$s More", 18955:"Private bookshelf", 18138:"Back Cover", 21936:"eReader", 22144:"Added to {$count} shelves", 22084:"Good for:", 18871:"Less", 18802:"PDF", 18870:"More", 22087:"Read the first chapter - FREE!", 21825:"Tablet / iPad", 22233:"You have not made this book available for reading offline.", 21808:"Help with devices \x26 formats", 22192:"This book is not available offline.", 18764:"Purchased", 21713:"Delete forever", 26364:"Flowing text", 18464:"Add to my library", 21833:"This eBook, like all Google eBooks, is formatted to be readable on tablet devices like Android tablets and the iPad.", 19696:"Discuss this patent on Stack Exchange", 18295:"Download", 22103:"Cancelled - price change", 18278:"Limited preview", 19097:"Some pages are omitted from this book preview.", 22254:"Buy and read instantly wherever you go with books on Google Play", 18519:"Embed", 22105:"Cancelled - publisher cancellation", 18279:"Snippet view", 18497:"Write review", 22036:"Pre-ordered", 18898:"EPUB", 18277:"Full view", 19697:"Discuss this application on Stack Exchange", 18632:"Paste link in \x3cb\x3eemail\x3c/b\x3e or \x3cb\x3eIM\x3c/b\x3e", 21832:"This eBook, like all Google eBooks, is formatted to be readable on the web.", 21919:"Make available offline", 22011:"Pre-order eBook - %1$s", 22143:"Added to {$shelf}", 22001:"eBook - FREE", 18163:"Page %1$s", 22223:"Sample print book", 22170:"The format of this book is currently unknown. We will update this when we receive the information from the publisher.", 26365:"Pages %1$s to %2$s are not shown in this preview.", 22226:"Read the book for FREE", 21846:"This eBook does not include scanned pages, which retain the format of a printed book. Instead, the text can be  adjusted and it flows to fit any screen.", 22161:"Help with pre-orders", 22160:"Available on: %1$s", 18299:"%1$d pages", 22002:"eBook - %1$s", 19690:"Find prior art", 18242:"Loading...", 18140:"Contents", 22000:"preview it", 21841:"This eBook may be hard to read on smartphones like Android and iPhone / iPod touch.", 21843:"This eBook includes flowing text, so you can adjust the font size and style to read comfortably on any device.", 19144:"No preview", 21861:"Scroll right", 21837:"This eBook is good for smartphones like Android and iPhone / iPod touch.", 18768:"Selection text", 22249:"Learn more about books on Google Play", 22080:"Cancelled", 18516:"Share this clip", 18287:"more \x26raquo;", 22089:"read eReader instructions", 18523:"Image", 21663:"Scanned pages", 26380:"Page %1$s is not part of this book preview.", 18385:"Download PDF", 22104:"Cancelled - problem with eBook", 21840:"This Google eBook does not include flowing text, so you cannot adjust the font on an eReader.", 18137:"Front Cover", 21909:"This book is not available for reading offline.", 18244:"Learn more", 18631:"This is a preview. The total pages displayed will be limited.", 18042:"Buy this book", 18108:"You have either reached a page that is unavailable for viewing or reached your viewing limit for this book.", 18130:"Page", 18005:"Search in this patent", 22085:"Features:", 22234:"This book has not completely downloaded for reading offline.", 22221:"There was an error downloading this volume.", 19713:"View PDF", 18370:"%1$d reviews", 21844:"This book does not include flowing text, so you cannot adjust the font. Instead, you see images of pages, with a fixed layout. This is good for larger screens,  but not always ideal for eReaders and smartphones.", 19251:"Preview", 22102:"Cancelled - by customer request", 21918:"Remove from My eBooks", 21769:"Could not contact server. Please check your Internet connection.", 21809:"Web", 21827:"Smartphone", 18954:"Public bookshelf", 19694:"Discuss this patent", 21835:"This Google eBook includes flowing text, so you can adjust the font to read comfortably on an eReader.", 21862:"Scroll left", 19695:"Discuss this application", 19111:"\x3ca href\x3d\x22%1$s\x22 class\x3d\x22%2$s\x22\x3eView order\x3c/a\x3e", 21672:"Sample", 19154:"Read now", 21845:"This eBook includes scanned pages, so pages appear as they would in a printed book.", 21838:"This Google eBook includes flowing text  so you can adjust the font to read comfortably on the small screen of a smartphone.", 19689:"Less", 19113:"Credit card declined:", 18891:"Translate", 22206:"Gift Received", 22222:"Sorry, the publisher limits downloads of this book to {$number} devices or computers, and you have reached this limit. Please remove this book from other readers, wait a few minutes, and try again.", 21994:"Available on: \x3cb\x3e%1$s\x3c/b\x3e", 18849:"No preview available for this page."});</script><script type="text/javascript">function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: 'en',gaTrack: true,gaId: "UA-27188110-1"});}</script><script type="text/javascript" src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><link rel="canonical" href="http://www.google.com/patents/US4864161">
<meta property="og:url" content="http://www.google.com/patents/US4864161">
<meta name="title" content="Patent US4864161 - Multifunction flip-flop-type circuit">
<meta name="description" content='A flip-flop-type circuit capable of operating either as a conventional D flip-flop or as a device which merely passes through the data applied to it (so-called "flow-through mode"). In the flow-through mode, the circuit has the additional capability of being able to latch in the data flowing through it at any time. Thus the circuit can also operate as a level-sensitive latch.'>
<meta property="og:title" content="Patent US4864161 - Multifunction flip-flop-type circuit">
<meta property="og:type" content="book">
<meta property="og:site_name" content="Google Books">
<meta property="og:image" content="http://www.google.com/patents?id=x1QtAAAAEBAJ&amp;printsec=frontcover&amp;img=1&amp;zoom=1">
<link rel="image_src" href="http://www.google.com/patents?id=x1QtAAAAEBAJ&amp;printsec=frontcover&amp;img=1&amp;zoom=1">
<script>if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}@media all{.gb1{height:22;margin-right:.5em;vertical-align:top}#gbar{float:left}}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb4{color:#00c !important}.gbi .gb4{color:#dd8e27 !important}.gbf .gb4{color:#900 !important}
#gbar { padding:.3em .6em !important;}</style>
</head>
<body topmargin="3" marginheight="3">
<div id="gbar"><nobr><a class="gb1" href="http://www.google.com/search?hl=en&amp;sa=N&amp;tab=tw">Search</a> <a class="gb1" href="http://www.google.com/search?hl=en&amp;tbm=isch&amp;source=og&amp;sa=N&amp;tab=ti">Images</a> <a class="gb1" href="http://maps.google.com/maps?hl=en&amp;sa=N&amp;tab=tl">Maps</a> <a class="gb1" href="https://play.google.com/?hl=en&amp;tab=t8">Play</a> <a class="gb1" href="http://www.youtube.com/results?sa=N&amp;tab=t1">YouTube</a> <a class="gb1" href="http://news.google.com/nwshp?hl=en&amp;tab=tn">News</a> <a class="gb1" href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a class="gb1" href="https://drive.google.com/?tab=to">Drive</a> <a class="gb1" style="text-decoration:none" href="http://www.google.com/intl/en/options/"><u>More</u> &raquo;</a></nobr></div>
<div id="guser" width="100%"><nobr><span id="gbn" class="gbi"></span><span id="gbf" class="gbf"></span><span id="gbe"><a href="http://www.google.com/advanced_patent_search?ie=ISO-8859-1" class="gb4">Advanced Patent Search</a> | </span><a href="http://www.google.com/history/optout?hl=en" class="gb4">Web History</a> | <a target="_top" id="gb_70" href="https://www.google.com/accounts/Login?service=&amp;continue=http://www.google.com/patents%3Fhl%3Den&amp;hl=en" class="gb4">Sign in</a></nobr></div>
<div class="gbh" style="left:0"></div>
<div class="gbh" style="right:0"></div>
<div id="guser"><nobr></nobr></div>
<div style="clear:both;"></div>
<div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr>
<td class="logo"><a href="http://www.google.com/patents?ie=ISO-8859-1" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"></a></td>
<td><form action="http://www.google.com/search" name="f" id="vheadf" method="get">
<span id="hf"></span><input type="hidden" name="tbm" value="pts"><input type="hidden" name="tbo" value="1"><input type="hidden" name="hl" value="en"><table><tr>
<td><div class="inputs"><table><tr>
<td><div class="text-input">
<input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script>
</div></td>
<td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""></div></td>
</tr></table></div></td>
<td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search?ie=ISO-8859-1"><nobr>Advanced Patent Search</nobr></a></div></td>
</tr></table>
</form></td>
</tr></table></div>
<div class="kd-appbar">
<h2 class="kd-appname"><a href="/patents">Patents</a></h2>
<div class="kd-buttonbar left" id="left-toolbar-buttons">
<a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US4864161"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=x1QtAAAAEBAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS4864161&amp;usg=AFQjCNHLTEuDcAijCqcyXSQH6OQePjPcuA" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/a/google.com/viewer?url=www.google.com/patents/US4864161.pdf"></a><a id="appbar-download-pdf-link" href="/patents/US4864161.pdf"></a>
</div>
<div class="kd-buttonbar right" id="right-toolbar-buttons"></div>
</div>
<div id="books-microdata" itemscope="" itemtype="http://schema.org/Book" itemid="http://www.google.com/patents/US4864161" style="display:none">
<span itemprop="description">A flip-flop-type circuit capable of operating either as a conventional D flip-flop or as a device which merely passes through the data applied to it (so-called "flow-through mode"). In the flow-through mode, the circuit has the additional capability of being able to latch in the data flowing through...</span><span itemprop="url">http://www.google.com/patents/US4864161?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US4864161 - Multifunction flip-flop-type circuit</span><img itemprop="image" src="http://www.google.com/patents?id=x1QtAAAAEBAJ&amp;printsec=frontcover&amp;img=1&amp;zoom=1" alt="Patent US4864161 - Multifunction flip-flop-type circuit" title="Patent US4864161 - Multifunction flip-flop-type circuit">
</div>
<table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr>
<td id="menu_td" class="menu_td"><div id="menu_container"><div class="menu" id="menu">
<div class="menu_content" style="margin-bottom:6px">
<div id="volume-info-sidebar">
<span class="gb-survey-link"></span><h1 class="gb-volume-title" dir="ltr">Multifunction flip-flop-type circuit</h1>&nbsp;<span class="addmd">Kevin A. Norman et al</span>
</div>
<table style="margin-bottom:4px"><tr class="sidebarnav">
<td class="sidebarcover"><a href="http://www.google.com/patents?id=x1QtAAAAEBAJ&amp;printsec=abstract&amp;zoom=4&amp;ie=ISO-8859-1"><img src="http://bks2.books.google.com/patents?id=x1QtAAAAEBAJ&amp;printsec=abstract&amp;img=1&amp;zoom=1&amp;sig=ACfU3U0eVw1VRP8osaiRL_xoouCL4LGXXw" alt="Abstract" title="Abstract" width="102" border="1" id="summary-frontcover"></a></td>
<td class="sidebarlinks">
<span class="nolink">&rsaquo;&nbsp;Overview</span><br><a href="/patents/US4864161?printsec=abstract&amp;ie=ISO-8859-1">Abstract</a><br><a href="/patents/US4864161?printsec=drawing&amp;ie=ISO-8859-1">Drawings</a><br><a href="/patents/US4864161?printsec=description&amp;ie=ISO-8859-1">Description</a><br><a href="/patents/US4864161?printsec=claims&amp;ie=ISO-8859-1">Claims</a><br><span id="gb-atb-patents-plusone-container"></span>
</td>
</tr></table>
</div>
<div style="clear:both"></div>
<div style="margin-left:10px"><form action="/patents" id="search_form" style="margin:0px;padding:0px;" method="get"> <input type="hidden" name="ie" value="ISO-8859-1"><input type="hidden" name="id" value="x1QtAAAAEBAJ"><table cellpadding="0" cellspacing="0" class="swv-table"><tr>
<td width="100%" class="swv-td-search"><span><input id="search_form_input" type="text" maxlength="1024" class="text_flat swv-input-search" name="q" value="" title="Go" accesskey="i"></span></td>
<td class="swv-td-space">&nbsp;&nbsp;</td>
<td><input type="submit" value="Go"></td>
</tr></table>
<script type="text/javascript">if (window['_OC_autoDir']) {_OC_autoDir('search_form_input');}</script>
</form></div>
<div id="menu_scroll"><div id="metadata_content" class="menu_content"><div id="metadata_v"><div class="patent_bibdata"><p><b>Patent number</b>: 4864161<br><b>Filing date</b>: May 5, 1988<br><b>Issue date</b>: Sep 5, 1989<br></p></div></div></div></div>
</div></div></td>
<td id="viewport_td">
<div class="vertical_module_list_row"><div id="overview" class="about_content"><div id="overview_v"><table id="summarytable" cellpadding="0" cellspacing="0" border="0" width="100%"><tr><td valign="top">
<p class="patent_abstract_text">A flip-flop-type circuit capable of operating either as a conventional D flip-flop or as a device which merely passes through the data applied to it (so-called "flow-through mode"). In the flow-through mode, the circuit has the additional capability of being able to latch in the data flowing through it at any time. Thus the circuit can also operate as a level-sensitive latch.</p>
<div class="patent_bibdata">
<b>Inventors</b>:&nbsp;<a href="http://www.google.com/search?tbo=p&amp;tbm=pts&amp;hl=en&amp;q=ininventor:%22Kevin+A.+Norman%22">Kevin A. Norman</a>, <a href="http://www.google.com/search?tbo=p&amp;tbm=pts&amp;hl=en&amp;q=ininventor:%22Hock-Chuen+So%22">Hock-Chuen So</a>, <a href="http://www.google.com/search?tbo=p&amp;tbm=pts&amp;hl=en&amp;q=ininventor:%22Kerry+S.+Veenstra%22">Kerry S. Veenstra</a>, <a href="http://www.google.com/search?tbo=p&amp;tbm=pts&amp;hl=en&amp;q=ininventor:%22Sau-Ching+Wong%22">Sau-Ching Wong</a><br><b>Original Assignee</b>:&nbsp;<a href="http://www.google.com/search?tbo=p&amp;tbm=pts&amp;hl=en&amp;q=inassignee:%22Altera+Corporation%22">Altera Corporation</a><br><b>Current U.S. Classification</b>:&nbsp;<a href="http://www.google.com/url?id=x1QtAAAAEBAJ&amp;q=http://www.uspto.gov/web/patents/classification/uspc327/defs327.htm&amp;usg=AFQjCNFoZx7H6EhU2a-QMFPGAY1I73oBzw#C327S197000">327/197</a>; <a href="http://www.google.com/url?id=x1QtAAAAEBAJ&amp;q=http://www.uspto.gov/web/patents/classification/uspc326/defs326.htm&amp;usg=AFQjCNE8ZB7UmdNtWdEIngPgiu4E9on1kg#C326S037000">326/37</a>; <a href="http://www.google.com/url?id=x1QtAAAAEBAJ&amp;q=http://www.uspto.gov/web/patents/classification/uspc326/defs326.htm&amp;usg=AFQjCNE8ZB7UmdNtWdEIngPgiu4E9on1kg#C326S093000">326/93</a>; <a href="http://www.google.com/url?id=x1QtAAAAEBAJ&amp;q=http://www.uspto.gov/web/patents/classification/uspc327/defs327.htm&amp;usg=AFQjCNFoZx7H6EhU2a-QMFPGAY1I73oBzw#C327S218000">327/218</a>; <a href="http://www.google.com/url?id=x1QtAAAAEBAJ&amp;q=http://www.uspto.gov/web/patents/classification/uspc365/defs365.htm&amp;usg=AFQjCNEzHaQGuetTtzY59oDtginiG6P-0A#C365S154000">365/154</a><br><b>International Classification</b>:&nbsp;H03K  3037<br><br><a href="http://www.google.com/url?id=x1QtAAAAEBAJ&amp;q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/4864161&amp;usg=AFQjCNF9BsFB9AxeRaiYGiuUJaGxs3am7w">View patent at USPTO</a><br><a href="http://www.google.com/url?id=x1QtAAAAEBAJ&amp;q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D4864161&amp;usg=AFQjCNGwe1VwHwWUcB77c9u6Zfyf1bnpIw">Search USPTO Assignment Database</a><br>
</div>
</td></tr></table></div></div></div>
<div class="vertical_module_list_row">
<h3 class="about_title">
<a name="patent_citations_anchor"></a>Citations</h3>
<div id="patent_citations" class="about_content"><div id="patent_citations_v"><table class="rel_patent" style="border-spacing:10px 0" cellpadding="4">
<tr>
<td class="rel_patent_header"><b>Cited Patent</b></td>
<td class="rel_patent_header"><b>Filing date</b></td>
<td class="rel_patent_header"><b>Issue date</b></td>
<td class="rel_patent_header"><b>Original Assignee</b></td>
<td class="rel_patent_header rel_patent_title"><b>Title</b></td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US3566153?ie=ISO-8859-1">US3566153</a></td>
<td valign="top" nowrap></td>
<td valign="top" nowrap>Feb 2, 1971</td>
<td valign="top"></td>
<td class="rel_patent_title" valign="top">PROGRAMMABLE SEQUENTIAL LOGIC</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US4124899?ie=ISO-8859-1">US4124899</a></td>
<td valign="top" nowrap>May 23, 1977</td>
<td valign="top" nowrap>Nov 7, 1978</td>
<td valign="top">Monolithic Memories, Inc.</td>
<td class="rel_patent_title" valign="top">Programmable array logic circuit</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US4422072?ie=ISO-8859-1">US4422072</a></td>
<td valign="top" nowrap>Jul 30, 1981</td>
<td valign="top" nowrap>Dec 20, 1983</td>
<td valign="top">Signetics Corporation</td>
<td class="rel_patent_title" valign="top">Field programmable logic array circuit</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US4609986?ie=ISO-8859-1">US4609986</a></td>
<td valign="top" nowrap>Jun 14, 1984</td>
<td valign="top" nowrap>Sep 2, 1986</td>
<td valign="top">Altera Corporation</td>
<td class="rel_patent_title" valign="top">Programmable logic array device using EPROM technology</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US4617479?ie=ISO-8859-1">US4617479</a></td>
<td valign="top" nowrap>May 3, 1984</td>
<td valign="top" nowrap>Oct 14, 1986</td>
<td valign="top">Altera Corporation</td>
<td class="rel_patent_title" valign="top">Programmable logic array device using EPROM technology</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US4677318?ie=ISO-8859-1">US4677318</a></td>
<td valign="top" nowrap>Apr 12, 1985</td>
<td valign="top" nowrap>Jun 30, 1987</td>
<td valign="top">Altera Corporation</td>
<td class="rel_patent_title" valign="top">Programmable logic storage element for programmable logic devices</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US4689497?ie=ISO-8859-1">US4689497</a></td>
<td valign="top" nowrap>Jun 3, 1985</td>
<td valign="top" nowrap>Aug 25, 1987</td>
<td valign="top">NEC Corporation</td>
<td class="rel_patent_title" valign="top">Master-slave type flip-flop circuits</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US4692633?ie=ISO-8859-1">US4692633</a></td>
<td valign="top" nowrap>Jul 2, 1984</td>
<td valign="top" nowrap>Sep 8, 1987</td>
<td valign="top">International Business Machines Corporation</td>
<td class="rel_patent_title" valign="top">Edge sensitive single clock latch apparatus with a skew compensated scan function</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US4703206?ie=ISO-8859-1">US4703206</a></td>
<td valign="top" nowrap>Nov 19, 1985</td>
<td valign="top" nowrap>Oct 27, 1987</td>
<td valign="top">Signetics Corporation</td>
<td class="rel_patent_title" valign="top">Field-programmable logic device with programmable foldback to control number of logic levels</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US4713792?ie=ISO-8859-1">US4713792</a></td>
<td valign="top" nowrap>Jun 6, 1985</td>
<td valign="top" nowrap>Dec 15, 1987</td>
<td valign="top">Altera Corporation</td>
<td class="rel_patent_title" valign="top">Programmable macrocell using eprom or eeprom transistors for architecture control in programmable logic circuits</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US4717912?ie=ISO-8859-1">US4717912</a></td>
<td valign="top" nowrap>Oct 7, 1982</td>
<td valign="top" nowrap>Jan 5, 1988</td>
<td valign="top">Advanced Micro Devices, Inc.</td>
<td class="rel_patent_title" valign="top">Apparatus for producing any one of a plurality of signals at a single output</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US4756006?ie=ISO-8859-1">US4756006</a></td>
<td valign="top" nowrap>Feb 26, 1986</td>
<td valign="top" nowrap>Jul 5, 1988</td>
<td valign="top">International Business Machines Corporation</td>
<td class="rel_patent_title" valign="top">Bus transceiver</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US4758747?ie=ISO-8859-1">US4758747</a></td>
<td valign="top" nowrap>May 30, 1986</td>
<td valign="top" nowrap>Jul 19, 1988</td>
<td valign="top">Advanced Micro Devices, Inc.</td>
<td class="rel_patent_title" valign="top">Programmable logic device with buried registers selectively multiplexed with output registers to ports, and preload circuitry therefor</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US4771285?ie=ISO-8859-1">US4771285</a></td>
<td valign="top" nowrap>Nov 5, 1985</td>
<td valign="top" nowrap>Sep 13, 1988</td>
<td valign="top">Advanced Micro Devices, Inc.</td>
<td class="rel_patent_title" valign="top">Programmable logic cell with flexible clocking and flexible feedback</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US4791602?ie=ISO-8859-1">US4791602</a></td>
<td valign="top" nowrap>Nov 21, 1986</td>
<td valign="top" nowrap>Dec 13, 1988</td>
<td valign="top">Control Data Corporation</td>
<td class="rel_patent_title" valign="top">Soft programmable logic array</td>
</tr>
</table></div></div>
</div>
<div class="vertical_module_list_row">
<h3 class="about_title">
<a name="patent_referenced_by_anchor"></a>Referenced by</h3>
<div id="patent_referenced_by" class="about_content"><div id="patent_referenced_by_v"><table class="rel_patent" style="border-spacing:10px 0" cellpadding="4">
<tr>
<td class="rel_patent_header"><b>Citing Patent</b></td>
<td class="rel_patent_header"><b>Filing date</b></td>
<td class="rel_patent_header"><b>Issue date</b></td>
<td class="rel_patent_header"><b>Original Assignee</b></td>
<td class="rel_patent_header rel_patent_title"><b>Title</b></td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5003204?ie=ISO-8859-1">US5003204</a></td>
<td valign="top" nowrap>Dec 19, 1989</td>
<td valign="top" nowrap>Mar 26, 1991</td>
<td valign="top">Bull HN Information Systems Inc.</td>
<td class="rel_patent_title" valign="top">Edge triggered D-type flip-flop scan latch cell with recirculation capability</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5072132?ie=ISO-8859-1">US5072132</a></td>
<td valign="top" nowrap>Jun 9, 1989</td>
<td valign="top" nowrap>Dec 10, 1991</td>
<td valign="top">Digital Equipment Corporation</td>
<td class="rel_patent_title" valign="top">VSLI latch system and sliver pulse generator with high correlation factor</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5220214?ie=ISO-8859-1">US5220214</a></td>
<td valign="top" nowrap>May 8, 1992</td>
<td valign="top" nowrap>Jun 15, 1993</td>
<td valign="top">Altera Corporation</td>
<td class="rel_patent_title" valign="top">Registered logic macrocell with product term allocation and adjacent product term stealing</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5350954?ie=ISO-8859-1">US5350954</a></td>
<td valign="top" nowrap>Mar 29, 1993</td>
<td valign="top" nowrap>Sep 27, 1994</td>
<td valign="top">Altera Corporation</td>
<td class="rel_patent_title" valign="top">Macrocell with flexible product term allocation</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5357144?ie=ISO-8859-1">US5357144</a></td>
<td valign="top" nowrap>Jan 15, 1993</td>
<td valign="top" nowrap>Oct 18, 1994</td>
<td valign="top">Sony Corporation</td>
<td class="rel_patent_title" valign="top">Complementary logic circuit</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5384494?ie=ISO-8859-1">US5384494</a></td>
<td valign="top" nowrap>Apr 13, 1993</td>
<td valign="top" nowrap>Jan 24, 1995</td>
<td valign="top">Hughes Aircraft Company</td>
<td class="rel_patent_title" valign="top">Programmable hold-off for integrated circuit I/O pins</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5416362?ie=ISO-8859-1">US5416362</a></td>
<td valign="top" nowrap>Sep 10, 1993</td>
<td valign="top" nowrap>May 16, 1995</td>
<td valign="top">Unisys Corporation</td>
<td class="rel_patent_title" valign="top">Transparent flip-flop</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5598108?ie=ISO-8859-1">US5598108</a></td>
<td valign="top" nowrap>Feb 26, 1996</td>
<td valign="top" nowrap>Jan 28, 1997</td>
<td valign="top">Altera Corporation</td>
<td class="rel_patent_title" valign="top">High-density erasable programmable logic device architecture using multiplexer interconnections, and registered macrocell with product term allocation and adjacent product term stealing</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5638018?ie=ISO-8859-1">US5638018</a></td>
<td valign="top" nowrap>Jun 2, 1995</td>
<td valign="top" nowrap>Jun 10, 1997</td>
<td valign="top">Advanced Micro Devices, Inc.</td>
<td class="rel_patent_title" valign="top">P-type flip-flop</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5719516?ie=ISO-8859-1">US5719516</a></td>
<td valign="top" nowrap>Dec 20, 1995</td>
<td valign="top" nowrap>Feb 17, 1998</td>
<td valign="top">Advanced Micro Devices, Inc.</td>
<td class="rel_patent_title" valign="top">Lock generator circuit for use with a dual edge register that provides a separate enable for each use of an input clock signal                     </td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5861760?ie=ISO-8859-1">US5861760</a></td>
<td valign="top" nowrap>Dec 13, 1996</td>
<td valign="top" nowrap>Jan 19, 1999</td>
<td valign="top">Altera Corporation</td>
<td class="rel_patent_title" valign="top">Programmable logic device macrocell with improved capability</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6157208?ie=ISO-8859-1">US6157208</a></td>
<td valign="top" nowrap>Nov 30, 1998</td>
<td valign="top" nowrap>Dec 5, 2000</td>
<td valign="top">Altera Corporation</td>
<td class="rel_patent_title" valign="top">Programmable logic device macrocell with improved logic capability</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6265922?ie=ISO-8859-1">US6265922</a></td>
<td valign="top" nowrap>Dec 22, 1998</td>
<td valign="top" nowrap>Jul 24, 2001</td>
<td valign="top">LSI Logic Corporation</td>
<td class="rel_patent_title" valign="top">Controllable latch/register circuit</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6294928?ie=ISO-8859-1">US6294928</a></td>
<td valign="top" nowrap>Apr 3, 1997</td>
<td valign="top" nowrap>Sep 25, 2001</td>
<td valign="top">Altera Corporation</td>
<td class="rel_patent_title" valign="top">Programmable logic device with highly routable interconnect</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6366119?ie=ISO-8859-1">US6366119</a></td>
<td valign="top" nowrap>Oct 2, 2000</td>
<td valign="top" nowrap>Apr 2, 2002</td>
<td valign="top">Altera Corporation</td>
<td class="rel_patent_title" valign="top">Programmable logic device macrocell with improved logic capability</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6414514?ie=ISO-8859-1">US6414514</a></td>
<td valign="top" nowrap>Jul 18, 2000</td>
<td valign="top" nowrap>Jul 2, 2002</td>
<td valign="top">Altera Corporation</td>
<td class="rel_patent_title" valign="top">Logic device architecture and method of operation</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6492834?ie=ISO-8859-1">US6492834</a></td>
<td valign="top" nowrap>Feb 1, 2001</td>
<td valign="top" nowrap>Dec 10, 2002</td>
<td valign="top">Altera Corporation</td>
<td class="rel_patent_title" valign="top">Programmable logic device with highly routable interconnect</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6629276?ie=ISO-8859-1">US6629276</a></td>
<td valign="top" nowrap>Apr 28, 2000</td>
<td valign="top" nowrap>Sep 30, 2003</td>
<td valign="top">BAE Systems Information and Electronic Systems Integration, Inc.</td>
<td class="rel_patent_title" valign="top">Method and apparatus for a scannable hybrid flip flop</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6707315?ie=ISO-8859-1">US6707315</a></td>
<td valign="top" nowrap>Oct 17, 2002</td>
<td valign="top" nowrap>Mar 16, 2004</td>
<td valign="top">Altera Corporation</td>
<td class="rel_patent_title" valign="top">Registered logic macrocell with product term allocation and adjacent product term stealing</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7042756?ie=ISO-8859-1">US7042756</a></td>
<td valign="top" nowrap>Oct 14, 2003</td>
<td valign="top" nowrap>May 9, 2006</td>
<td valign="top">Viciciv Technology</td>
<td class="rel_patent_title" valign="top">Configurable storage device</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7088136?ie=ISO-8859-1">US7088136</a></td>
<td valign="top" nowrap>Nov 6, 2003</td>
<td valign="top" nowrap>Aug 8, 2006</td>
<td valign="top">Altera Corporation</td>
<td class="rel_patent_title" valign="top">Programmable logic device latch circuits</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7265577?ie=ISO-8859-1">US7265577</a></td>
<td valign="top" nowrap>Feb 16, 2007</td>
<td valign="top" nowrap>Sep 4, 2007</td>
<td valign="top">VICICIV Technology</td>
<td class="rel_patent_title" valign="top">Integrated circuits with RAM and ROM fabrication options</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7268580?ie=ISO-8859-1">US7268580</a></td>
<td valign="top" nowrap>Nov 15, 2004</td>
<td valign="top" nowrap>Sep 11, 2007</td>
<td valign="top">Viciciv Technology</td>
<td class="rel_patent_title" valign="top">Configuration circuits for three dimensional programmable logic devices</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7285982?ie=ISO-8859-1">US7285982</a></td>
<td valign="top" nowrap>Mar 2, 2006</td>
<td valign="top" nowrap>Oct 23, 2007</td>
<td valign="top">VICICIV Technology</td>
<td class="rel_patent_title" valign="top">Configuration circuits for programmable logic devices</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7298641?ie=ISO-8859-1">US7298641</a></td>
<td valign="top" nowrap>Mar 2, 2006</td>
<td valign="top" nowrap>Nov 20, 2007</td>
<td valign="top">Viciciv Technology</td>
<td class="rel_patent_title" valign="top">Configurable storage device</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7323905?ie=ISO-8859-1">US7323905</a></td>
<td valign="top" nowrap>Apr 13, 2006</td>
<td valign="top" nowrap>Jan 29, 2008</td>
<td valign="top">Viciciv Technology</td>
<td class="rel_patent_title" valign="top">Programmable structured arrays</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7356799?ie=ISO-8859-1">US7356799</a></td>
<td valign="top" nowrap>Mar 20, 2006</td>
<td valign="top" nowrap>Apr 8, 2008</td>
<td valign="top">Viciciv Technology, Inc.</td>
<td class="rel_patent_title" valign="top">Timing exact design conversions from FPGA to ASIC</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7362133?ie=ISO-8859-1">US7362133</a></td>
<td valign="top" nowrap>May 11, 2007</td>
<td valign="top" nowrap>Apr 22, 2008</td>
<td valign="top"></td>
<td class="rel_patent_title" valign="top">Three dimensional integrated circuits</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7446563?ie=ISO-8859-1">US7446563</a></td>
<td valign="top" nowrap>Nov 19, 2007</td>
<td valign="top" nowrap>Nov 4, 2008</td>
<td valign="top">Tier Logic</td>
<td class="rel_patent_title" valign="top">Three dimensional integrated circuits</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7486111?ie=ISO-8859-1">US7486111</a></td>
<td valign="top" nowrap>Mar 8, 2006</td>
<td valign="top" nowrap>Feb 3, 2009</td>
<td valign="top">Tier Logic, Inc.</td>
<td class="rel_patent_title" valign="top">Programmable logic devices comprising time multiplexed programmable interconnect</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7489164?ie=ISO-8859-1">US7489164</a></td>
<td valign="top" nowrap>Nov 19, 2007</td>
<td valign="top" nowrap>Feb 10, 2009</td>
<td valign="top"></td>
<td class="rel_patent_title" valign="top">Multi-port memory devices</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7538575?ie=ISO-8859-1">US7538575</a></td>
<td valign="top" nowrap>Apr 17, 2008</td>
<td valign="top" nowrap>May 26, 2009</td>
<td valign="top">Tier Logic, Inc.</td>
<td class="rel_patent_title" valign="top">Three dimensional integrated circuits</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7573293?ie=ISO-8859-1">US7573293</a></td>
<td valign="top" nowrap>May 12, 2008</td>
<td valign="top" nowrap>Aug 11, 2009</td>
<td valign="top">Tier Logic, Inc.</td>
<td class="rel_patent_title" valign="top">Programmable logic based latches and shift registers</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7573294?ie=ISO-8859-1">US7573294</a></td>
<td valign="top" nowrap>May 12, 2008</td>
<td valign="top" nowrap>Aug 11, 2009</td>
<td valign="top">Tier Logic, Inc.</td>
<td class="rel_patent_title" valign="top">Programmable logic based latches and shift registers</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7602213?ie=ISO-8859-1">US7602213</a></td>
<td valign="top" nowrap>Dec 26, 2007</td>
<td valign="top" nowrap>Oct 13, 2009</td>
<td valign="top">Tier Logic, Inc.</td>
<td class="rel_patent_title" valign="top">Using programmable latch to implement logic</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7627848?ie=ISO-8859-1">US7627848</a></td>
<td valign="top" nowrap>Dec 26, 2006</td>
<td valign="top" nowrap>Dec 1, 2009</td>
<td valign="top">Tier Logic, Inc.</td>
<td class="rel_patent_title" valign="top">Bit stream compatible FPGA to MPGA conversions</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7635988?ie=ISO-8859-1">US7635988</a></td>
<td valign="top" nowrap>Jul 14, 2008</td>
<td valign="top" nowrap>Dec 22, 2009</td>
<td valign="top">Tier Logic, Inc.</td>
<td class="rel_patent_title" valign="top">Multi-port thin-film memory devices</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7673273?ie=ISO-8859-1">US7673273</a></td>
<td valign="top" nowrap>Mar 1, 2007</td>
<td valign="top" nowrap>Mar 2, 2010</td>
<td valign="top">Tier Logic, Inc.</td>
<td class="rel_patent_title" valign="top">MPGA products based on a prototype FPGA</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7679399?ie=ISO-8859-1">US7679399</a></td>
<td valign="top" nowrap>Feb 16, 2008</td>
<td valign="top" nowrap>Mar 16, 2010</td>
<td valign="top">Tier Logic, Inc.</td>
<td class="rel_patent_title" valign="top">Programmable interconnect structures</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7759705?ie=ISO-8859-1">US7759705</a></td>
<td valign="top" nowrap>May 11, 2007</td>
<td valign="top" nowrap>Jul 20, 2010</td>
<td valign="top">Tier Logic, Inc.</td>
<td class="rel_patent_title" valign="top">Semiconductor devices fabricated with different processing options</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7795913?ie=ISO-8859-1">US7795913</a></td>
<td valign="top" nowrap>Jan 16, 2008</td>
<td valign="top" nowrap>Sep 14, 2010</td>
<td valign="top">Tier Logic</td>
<td class="rel_patent_title" valign="top">Programmable latch based multiplier</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7812458?ie=ISO-8859-1">US7812458</a></td>
<td valign="top" nowrap>Nov 19, 2007</td>
<td valign="top" nowrap>Oct 12, 2010</td>
<td valign="top">Tier Logic, Inc.</td>
<td class="rel_patent_title" valign="top">Pad invariant FPGA and ASIC devices</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US8159265?ie=ISO-8859-1">US8159265</a></td>
<td valign="top" nowrap>Nov 16, 2010</td>
<td valign="top" nowrap>Apr 17, 2012</td>
<td valign="top"></td>
<td class="rel_patent_title" valign="top">Memory for metal configurable integrated circuits</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US8159266?ie=ISO-8859-1">US8159266</a></td>
<td valign="top" nowrap>Nov 16, 2010</td>
<td valign="top" nowrap>Apr 17, 2012</td>
<td valign="top"></td>
<td class="rel_patent_title" valign="top">Metal configurable integrated circuits</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US8159268?ie=ISO-8859-1">US8159268</a></td>
<td valign="top" nowrap>Nov 16, 2010</td>
<td valign="top" nowrap>Apr 17, 2012</td>
<td valign="top"></td>
<td class="rel_patent_title" valign="top">Interconnect structures for metal configurable integrated circuits</td>
</tr>
</table></div></div>
</div>
<div class="vertical_module_list_row">
<h3 class="about_title">
<a name="patent_claims_anchor"></a>Claims</h3>
<div id="patent_claims" class="about_content"><div id="patent_claims_v">
<p>1. A multifunctional flip-flop-type device having data, preset, clear, and clock input terminals, and a data output terminal comprising:</p>
<p></p>
<dl>
<dd style="margin-left:1em;">first means for applying the signal applied to the data input terminal to the data output terminal when the preset and clear signals have a second polarity and the clock signal changes from a first polarity to a second polarity;</dd>
<dd style="margin-left:1em;">second means for applying a signal having a first polarity to the data output terminal when the preset signal has a second polarity and the clear signal has a first polarity, and for applying a signal having a second polarity to the data output terminal when the preset signal has a first polarity and the clear signal has a second polarity;</dd>
<dd style="margin-left:1em;">third means for holding the signal applied to the data output terminal constant when the preset, clear, and clock signals have a first polarity; and</dd>
<dd style="margin-left:1em;">fourth means for applying the signal applied to the data input terminal to the data output terminal when the preset and clear signals have a first polarity and the clock signal has a second polarity.</dd>
</dl>
<p>2. A multimodal flip-flop-type device comprising:</p>
<p></p>
<dl>
<dd style="margin-left:1em;">first and second D latches, each having a data input terminal, a set input terminal, a reset input terminal, a gate input terminal, and a data output terminal, the data output terminal of the first latch being connected to the data input terminal of the second latch, and the set and reset terminals of the second latch being connected to a source of a signal having a first polarity;</dd>
<dd style="margin-left:1em;">a preset signal source;</dd>
<dd style="margin-left:1em;">a clear signal source;</dd>
<dd style="margin-left:1em;">a clock signal source;</dd>
<dd style="margin-left:1em;">first means responsive to said preset and clear signals for applying the inverse of said preset signal to the set input terminal of said first latch and for applying the inverse of said clear signal to the reset terminal of said first latch unless both of said preset and clear signals have a first polarity, in which case said first means applies a signal having a first polarity to said set and reset terminals of said first latch;</dd>
<dd style="margin-left:1em;">second means responsive to said preset and clear signals for applying a signal having a second polarity to the gate input terminal of said first latch when both of said preset and clear signals have said first polarity;</dd>
<dd style="margin-left:1em;">third means responsive to said preset and clear signals for applying a signal having a second polarity to the gate input terminal of said second latch when either but not both of said preset and clear signals have said first polarity; and</dd>
<dd style="margin-left:1em;">fourth means responsive to said preset, clear, and clock signals for applying the inverse of said clock signal to the gate input terminal of said first latch unless at least one of said preset and clear signals has said first polarity, and for applying said clock signal to the gate input terminal of said second latch unless one but not both of said preset and clear signals has said first polarity.</dd>
</dl>
<p>3. The apparatus defined in claim 2 wherein said first means comprises:</p>
<p></p>
<dl>
<dd style="margin-left:1em;">a first AND gate having the inverse of the preset signal connected to one of its inputs and the clear signal applied to the other of its inputs, and having its output signal applied to the set input terminal of said first latch; and</dd>
<dd style="margin-left:1em;">a second AND gate having the inverse of the clear signal applied to one of its inputs and the preset signal applied to the other of its inputs, and having its output signal applied to the reset input terminal of said first latch.</dd>
</dl>
<p>4. the apparatus defined in claim 2 wherein said second means comprises:</p>
<p></p>
<dl>
<dd style="margin-left:1em;">a third AND gate having the inverse of the preset signal applied to one of its inputs and the inverse of the clear signal applied to the other of its inputs; and</dd>
<dd style="margin-left:1em;">means for selectively applying the output signal of said third AND gate to the gate input terminal of said first latch.</dd>
</dl>
<p>5. The apparatus defined in claim 2 wherein said third means comprises:</p>
<p></p>
<dl>
<dd style="margin-left:1em;">an EXCLUSIVE OR gate having the inverse of the preset signal applied to one of its inputs and the inverse of the clear signal applied to the other of its inputs; and</dd>
<dd style="margin-left:1em;">means for selectively applying the output signal of said EXCLUSIVE OR gate to the gate input terminal of said second latch.</dd>
</dl>
<p>6. The apparatus defined in claim 5 wherein said means for selectively applying the output signal of said EXCLUSIVE OR gate to the gate input terminal of said second latch comprises:</p>
<p></p>
<dl><dd style="margin-left:1em;">a first OR gate having the output signal of said EXCLUSIVE OR gate applied to one of its inputs and said clock signal applied to the other of its inputs, and having its output signal applied to the gate input terminal of said second latch.</dd></dl>
<p>7. The apparatus defined in claim 6 wherein said second means comprises:</p>
<p></p>
<dl>
<dd style="margin-left:1em;">a third AND gate having the inverse of the preset signal applied to one of its inputs and the inverse of the clear signal applied to the other of its inputs; and</dd>
<dd style="margin-left:1em;">a second OR gate having the output signal of said second AND gate applied to one of its inputs and the inverse of the output signal of said first OR gate applied to the other of its inputs, and having its output signal applied to the gate input terminal of said first latch.</dd>
</dl>
<p>8. The apparatus defined in claim 2 wherein said fourth means comprises:</p>
<p></p>
<dl>
<dd style="margin-left:1em;">a third AND gate having the inverse of the preset signal applied to one of its inputs and the inverse of the clear signal applied to the other of its inputs;</dd>
<dd style="margin-left:1em;">an EXCLUSIVE OR gate having the inverse of the preset signal applied to one of its inputs and the inverse of the clear signal applied to the other of its inputs;</dd>
<dd style="margin-left:1em;">a first OR gate having the output of said EXCLUSIVE OR gate applied to one of its inputs and the clock signal applied to the other of its inputs, and having its output signal applied to the gate input terminal of said second latch; and</dd>
<dd style="margin-left:1em;">a second OR gate having the output of said third AND gate applied to one of its inputs and the inverse of the output signal of said first OR gate applied to the other of its inputs, and having its output signal applied to the gate input terminal of said first latch.</dd>
</dl>
</div></div>
</div>
<div class="vertical_module_list_row">
<h3 class="about_title">
<a name="selected_pages_anchor"></a>Drawings</h3>
<div id="selected_pages" class="about_content"><div id="selected_pages_v">
<div class="selectedpagesthumbnail">
<a href="http://www.google.com/patents?id=x1QtAAAAEBAJ&amp;pg=PA2&amp;ie=ISO-8859-1&amp;source=gbs_selected_pages&amp;cad=4"><img src="http://bks2.books.google.com/patents?id=x1QtAAAAEBAJ&amp;pg=PA2&amp;img=1&amp;zoom=1&amp;sig=ACfU3U3dYaQaRlOk3MZX6M3yJhITBstyqQ" alt="Drawings" title="Drawings" height="160" border="1"></a><br><a class="primary" href="http://www.google.com/patents?id=x1QtAAAAEBAJ&amp;pg=PA2&amp;ie=ISO-8859-1&amp;source=gbs_selected_pages&amp;cad=4">Drawings</a>
</div>
<div class="selectedpagesthumbnail">
<a href="http://www.google.com/patents?id=x1QtAAAAEBAJ&amp;pg=PA3&amp;ie=ISO-8859-1&amp;source=gbs_selected_pages&amp;cad=4"><img src="http://bks2.books.google.com/patents?id=x1QtAAAAEBAJ&amp;pg=PA3&amp;img=1&amp;zoom=1&amp;sig=ACfU3U3kqYfkgyyphJ6373-oOF_KbXZpYw" alt="Drawings" title="Drawings" height="160" border="1"></a><br><a class="primary" href="http://www.google.com/patents?id=x1QtAAAAEBAJ&amp;pg=PA3&amp;ie=ISO-8859-1&amp;source=gbs_selected_pages&amp;cad=4">Drawings</a>
</div>
<div style="clear:both;"></div>
</div></div>
</div>
</td>
</tr></table>
<script type="text/javascript">_OC_addFlags({LockSrc:"/books/javascript/lock_173f3eb08751494e5351928575aaa593.js", IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsGeoLayerEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:0, IsRatingsOnBookcardsEnabled:1, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_addMsgs();_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026ie=ISO-8859-1\u0026sig=ACfU3U2wqGs5I5vfr8NQAKadepPezOUGAA\u0026id=x1QtAAAAEBAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026ie=ISO-8859-1\u0026sig=ACfU3U1HJ9We7WFbfvnfNxxSpjmfRBTyTQ\u0026id=x1QtAAAAEBAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026ie=ISO-8859-1\u0026sig=ACfU3U0nVEdmMMeI-IZpeW5V8GwWSS43DQ","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/4864161_Multifunction_flip_flop_type_cir.pdf?id=x1QtAAAAEBAJ\u0026ie=ISO-8859-1\u0026output=pdf\u0026sig=ACfU3U37owMxhhrbE4JEE4F_Ql_OF7APbw"},"sample_url":"http://www.google.com/patents/reader?id=x1QtAAAAEBAJ\u0026ie=ISO-8859-1\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em">
<div style="margin-bottom:8px">
<a href="http://www.google.com/"><nobr>Google&nbsp;Home</nobr></a> - <a href="//www.google.com/patents/sitemap/"><nobr>Sitemap</nobr></a> - <a href="http://www.google.com/googlebooks/uspto.html"><nobr>USPTO Bulk Downloads</nobr></a> - <a href="/intl/en/privacy/"><nobr>Privacy Policy</nobr></a> - <a href="/intl/en/policies/terms/"><nobr>Terms of Service</nobr></a> - <a href="//support.google.com/contact/bin/answer.py?hl=en&amp;answer=2539193"><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a>
</div>
<span>&copy;2012 Google</span>
</div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script>
</body>
</html>
