#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Jun 24 19:17:01 2025
# Process ID: 24200
# Current directory: C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1
# Command line: vivado.exe -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file: C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file: C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1\vivado.jou
# Running On: DESKTOP-FS2AEQ7, OS: Windows, CPU Frequency: 3600 MHz, CPU Physical cores: 8, Host memory: 34252 MB
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1391.043 ; gain = 162.402
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
Command: synth_design -top bd_0_hls_inst_0 -part xc7z020clg400-1 -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11024
WARNING: [Synth 8-10515] begin/end is required for generate-for in this mode of Verilog [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_frp_pipeline_valid.v:72]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2255.172 ; gain = 418.445
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_cameraMA_l_fix_RAM_AUTO_1R1W' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_cameraMA_l_fix_RAM_AUTO_1R1W.v:8]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_cameraMA_l_fix_RAM_AUTO_1R1W_memcore' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_cameraMA_l_fix_RAM_AUTO_1R1W_memcore.v:7]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_cameraMA_l_fix_RAM_AUTO_1R1W_memcore' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_cameraMA_l_fix_RAM_AUTO_1R1W_memcore.v:7]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_cameraMA_l_fix_RAM_AUTO_1R1W' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_cameraMA_l_fix_RAM_AUTO_1R1W.v:8]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_distC_l_fix_RAM_AUTO_1R1W' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_distC_l_fix_RAM_AUTO_1R1W.v:8]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_distC_l_fix_RAM_AUTO_1R1W_memcore' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_distC_l_fix_RAM_AUTO_1R1W_memcore.v:7]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_distC_l_fix_RAM_AUTO_1R1W_memcore' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_distC_l_fix_RAM_AUTO_1R1W_memcore.v:7]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_distC_l_fix_RAM_AUTO_1R1W' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_distC_l_fix_RAM_AUTO_1R1W.v:8]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_Ctrl_s_axi' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_Ctrl_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_Ctrl_s_axi.v:230]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_Ctrl_s_axi' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_Ctrl_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_Loop_VITIS_LOOP_46_1_proc' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_Loop_VITIS_LOOP_46_1_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_Loop_VITIS_LOOP_46_1_proc_cameraMA_l_ROM_AUTO_1R' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_Loop_VITIS_LOOP_46_1_proc_cameraMA_l_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './stereolbm_axis_cambm_Loop_VITIS_LOOP_46_1_proc_cameraMA_l_ROM_AUTO_1R.dat' is read successfully [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_Loop_VITIS_LOOP_46_1_proc_cameraMA_l_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_Loop_VITIS_LOOP_46_1_proc_cameraMA_l_ROM_AUTO_1R' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_Loop_VITIS_LOOP_46_1_proc_cameraMA_l_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_Loop_VITIS_LOOP_46_1_proc_cameraMA_r_ROM_AUTO_1R' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_Loop_VITIS_LOOP_46_1_proc_cameraMA_r_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './stereolbm_axis_cambm_Loop_VITIS_LOOP_46_1_proc_cameraMA_r_ROM_AUTO_1R.dat' is read successfully [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_Loop_VITIS_LOOP_46_1_proc_cameraMA_r_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_Loop_VITIS_LOOP_46_1_proc_cameraMA_r_ROM_AUTO_1R' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_Loop_VITIS_LOOP_46_1_proc_cameraMA_r_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_Loop_VITIS_LOOP_46_1_proc_irA_l_ROM_AUTO_1R' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_Loop_VITIS_LOOP_46_1_proc_irA_l_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './stereolbm_axis_cambm_Loop_VITIS_LOOP_46_1_proc_irA_l_ROM_AUTO_1R.dat' is read successfully [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_Loop_VITIS_LOOP_46_1_proc_irA_l_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_Loop_VITIS_LOOP_46_1_proc_irA_l_ROM_AUTO_1R' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_Loop_VITIS_LOOP_46_1_proc_irA_l_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_fpext_32ns_64_2_no_dsp_1' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_fpext_32ns_64_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_fpext_32ns_64_2_no_dsp_1_ip' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/ip/stereolbm_axis_cambm_fpext_32ns_64_2_no_dsp_1_ip.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:79430]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:79430]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_fpext_32ns_64_2_no_dsp_1_ip' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/ip/stereolbm_axis_cambm_fpext_32ns_64_2_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_fpext_32ns_64_2_no_dsp_1' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_fpext_32ns_64_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_flow_control_loop_pipe' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_flow_control_loop_pipe.v:11]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_flow_control_loop_pipe' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_flow_control_loop_pipe.v:11]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_Loop_VITIS_LOOP_46_1_proc' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_Loop_VITIS_LOOP_46_1_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_Loop_VITIS_LOOP_55_2_proc' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_Loop_VITIS_LOOP_55_2_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_Loop_VITIS_LOOP_55_2_proc_distC_l_ROM_AUTO_1R' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_Loop_VITIS_LOOP_55_2_proc_distC_l_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './stereolbm_axis_cambm_Loop_VITIS_LOOP_55_2_proc_distC_l_ROM_AUTO_1R.dat' is read successfully [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_Loop_VITIS_LOOP_55_2_proc_distC_l_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_Loop_VITIS_LOOP_55_2_proc_distC_l_ROM_AUTO_1R' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_Loop_VITIS_LOOP_55_2_proc_distC_l_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_Loop_VITIS_LOOP_55_2_proc_distC_r_ROM_AUTO_1R' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_Loop_VITIS_LOOP_55_2_proc_distC_r_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './stereolbm_axis_cambm_Loop_VITIS_LOOP_55_2_proc_distC_r_ROM_AUTO_1R.dat' is read successfully [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_Loop_VITIS_LOOP_55_2_proc_distC_r_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_Loop_VITIS_LOOP_55_2_proc_distC_r_ROM_AUTO_1R' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_Loop_VITIS_LOOP_55_2_proc_distC_r_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_Loop_VITIS_LOOP_55_2_proc' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_Loop_VITIS_LOOP_55_2_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_Block_for_end72_proc' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_Block_for_end72_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_Block_for_end72_proc' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_Block_for_end72_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_AXIvideo2xfMat_8_0_600_800_1_2_1' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_AXIvideo2xfMat_8_0_600_800_1_2_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_start_hunt' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_start_hunt.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_start_hunt' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_start_hunt.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_col_zxi2mat' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_col_zxi2mat.v:9]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_col_zxi2mat' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_col_zxi2mat.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_last_hunt' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_last_hunt.v:9]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_last_hunt' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_last_hunt.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_regslice_both' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_regslice_both' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_regslice_both__parameterized0' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_regslice_both__parameterized0' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_AXIvideo2xfMat_8_0_600_800_1_2_1' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_AXIvideo2xfMat_8_0_600_800_1_2_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_AXIvideo2xfMat_8_0_600_800_1_2_s' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_AXIvideo2xfMat_8_0_600_800_1_2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_start_hunt' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_start_hunt.v:9]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_start_hunt' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_start_hunt.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_col_zxi2mat' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_col_zxi2mat.v:9]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_col_zxi2mat' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_col_zxi2mat.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_last_hunt' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_last_hunt.v:9]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_last_hunt' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_last_hunt.v:9]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_AXIvideo2xfMat_8_0_600_800_1_2_s' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_AXIvideo2xfMat_8_0_600_800_1_2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_s' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_mul_32s_11ns_32_2_1' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_mul_32s_11ns_32_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_mul_32s_11ns_32_2_1' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_mul_32s_11ns_32_2_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_mul_32s_32s_52_2_1' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_mul_32s_32s_52_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_mul_32s_32s_52_2_1' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_mul_32s_32s_52_2_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_mul_33s_32s_52_2_1' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_mul_33s_32s_52_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_mul_33s_32s_52_2_1' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_mul_33s_32s_52_2_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_mul_34s_32s_52_2_1' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_mul_34s_32s_52_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_mul_34s_32s_52_2_1' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_mul_34s_32s_52_2_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_mul_34s_32s_65_2_1' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_mul_34s_32s_65_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_mul_34s_32s_65_2_1' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_mul_34s_32s_65_2_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_frp_pipeline_valid' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_frp_pipeline_valid.v:11]
WARNING: [Synth 8-639] system function call 'value$plusargs' not supported [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_frp_pipeline_valid.v:54]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_frp_pipeline_valid' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_frp_pipeline_valid.v:11]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_frp_fifoout' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_frp_fifoout.v:11]
WARNING: [Synth 8-639] system function call 'value$plusargs' not supported [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_frp_fifoout.v:90]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_frp_fifoout' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_frp_fifoout.v:11]
WARNING: [Synth 8-7071] port 'empty' of module 'stereolbm_axis_cambm_frp_fifoout' is unconnected for instance 'pf_mapxRMat_data_U' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width.v:1023]
WARNING: [Synth 8-7023] instance 'pf_mapxRMat_data_U' of module 'stereolbm_axis_cambm_frp_fifoout' has 16 connections declared, but only 15 given [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width.v:1023]
WARNING: [Synth 8-7071] port 'empty' of module 'stereolbm_axis_cambm_frp_fifoout' is unconnected for instance 'pf_mapyRMat_data_U' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width.v:1050]
WARNING: [Synth 8-7023] instance 'pf_mapyRMat_data_U' of module 'stereolbm_axis_cambm_frp_fifoout' has 16 connections declared, but only 15 given [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width.v:1050]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_mul_16ns_16ns_32_1_1' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_mul_16ns_16ns_32_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_mul_16ns_16ns_32_1_1' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_mul_16ns_16ns_32_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.v:9]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_s' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_Block_entry1_proc' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_Block_entry1_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_Block_entry1_proc' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_Block_entry1_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_r1_RAM_AUTO_1R1W' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_r1_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_r1_RAM_AUTO_1R1W' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_r1_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_1' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_1' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_2' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_2' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width.v:9]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_buf_RAM_Abkb' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_buf_RAM_Abkb.v:7]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_buf_RAM_Abkb' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_buf_RAM_Abkb.v:7]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_fmul_32ns_32ns_32_4_max_dsp_1' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_fmul_32ns_32ns_32_4_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_fmul_32ns_32ns_32_4_max_dsp_1_ip' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/ip/stereolbm_axis_cambm_fmul_32ns_32ns_32_4_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_fmul_32ns_32ns_32_4_max_dsp_1_ip' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/ip/stereolbm_axis_cambm_fmul_32ns_32ns_32_4_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_fmul_32ns_32ns_32_4_max_dsp_1' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_fmul_32ns_32ns_32_4_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_fcmp_32ns_32ns_1_2_no_dsp_1' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_fcmp_32ns_32ns_1_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_fcmp_32ns_32ns_1_2_no_dsp_1_ip' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/ip/stereolbm_axis_cambm_fcmp_32ns_32ns_1_2_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_fcmp_32ns_32ns_1_2_no_dsp_1_ip' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/ip/stereolbm_axis_cambm_fcmp_32ns_32ns_1_2_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_fcmp_32ns_32ns_1_2_no_dsp_1' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_fcmp_32ns_32ns_1_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_mul_8s_10ns_15_1_1' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_mul_8s_10ns_15_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_mul_8s_10ns_15_1_1' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_mul_8s_10ns_15_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_mul_6ns_5ns_11_1_1' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_mul_6ns_5ns_11_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_mul_6ns_5ns_11_1_1' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_mul_6ns_5ns_11_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_mul_5ns_5ns_10_1_1' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_mul_5ns_5ns_10_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_mul_5ns_5ns_10_1_1' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_mul_5ns_5ns_10_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_mul_11ns_8ns_18_1_1' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_mul_11ns_8ns_18_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_mul_11ns_8ns_18_1_1' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_mul_11ns_8ns_18_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_ama_submuladd_11ns_11ns_8ns_18ns_18_4_1' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_ama_submuladd_11ns_11ns_8ns_18ns_18_4_1.v:55]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_DSP48_0' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_ama_submuladd_11ns_11ns_8ns_18ns_18_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_DSP48_0' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_ama_submuladd_11ns_11ns_8ns_18ns_18_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_ama_submuladd_11ns_11ns_8ns_18ns_18_4_1' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_ama_submuladd_11ns_11ns_8ns_18ns_18_4_1.v:55]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_mac_muladd_10ns_8ns_18ns_18_4_1' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_mac_muladd_10ns_8ns_18ns_18_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_mac_muladd_10ns_8ns_18ns_18_4_1_DSP48_1' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_mac_muladd_10ns_8ns_18ns_18_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_mac_muladd_10ns_8ns_18ns_18_4_1_DSP48_1' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_mac_muladd_10ns_8ns_18ns_18_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_mac_muladd_10ns_8ns_18ns_18_4_1' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_mac_muladd_10ns_8ns_18ns_18_4_1.v:49]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_sitofp_32s_32_6_no_dsp_1' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_sitofp_32s_32_6_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_sitofp_32s_32_6_no_dsp_1_ip' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/ip/stereolbm_axis_cambm_sitofp_32s_32_6_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_sitofp_32s_32_6_no_dsp_1_ip' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/ip/stereolbm_axis_cambm_sitofp_32s_32_6_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_sitofp_32s_32_6_no_dsp_1' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_sitofp_32s_32_6_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_mul_6ns_10ns_15_1_1' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_mul_6ns_10ns_15_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_mul_6ns_10ns_15_1_1' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_mul_6ns_10ns_15_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_fifo_w16_d2_S' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_fifo_w16_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_fifo_w16_d2_S_ShiftReg' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_fifo_w16_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_fifo_w16_d2_S_ShiftReg' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_fifo_w16_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_fifo_w16_d2_S' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_fifo_w16_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7.v:9]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_InitUndistortRectifyMapInverse_9_5_7_600_800_1_2_2_7.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_remap_128_1_0_7_0_600_800_1_false_2_2_2_2_s' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_remap_128_1_0_7_0_600_800_1_false_2_2_2_2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_remap_128_1_0_7_0_600_800_1_false_2_2_2_2_Block_entry1_proc' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_remap_128_1_0_7_0_600_800_1_false_2_2_2_2_Block_entry1_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_remap_128_1_0_7_0_600_800_1_false_2_2_2_2_Block_entry1_proc' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_remap_128_1_0_7_0_600_800_1_false_2_2_2_2_Block_entry1_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_s' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_s_r1_RAM_AUTO_1R1W' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_s_r1_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_s_r1_RAM_AUTO_1R1W' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_s_r1_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_1' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_1' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_2' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_2' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width.v:9]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width.v:9]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_s' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_fifo_w16_d2_S_x' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_fifo_w16_d2_S_x.v:11]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_fifo_w16_d2_S_x_ShiftReg' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_fifo_w16_d2_S_x.v:120]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_fifo_w16_d2_S_x_ShiftReg' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_fifo_w16_d2_S_x.v:120]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_fifo_w16_d2_S_x' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_fifo_w16_d2_S_x.v:11]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_remap_128_1_0_7_0_600_800_1_false_2_2_2_2_s' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_remap_128_1_0_7_0_600_800_1_false_2_2_2_2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_s' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_xFFindStereoCorrespondenceLBMNO' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFFindStereoCorrespondenceLBMNO.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_entry_proc' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_entry_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_entry_proc' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_entry_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_Sobel_0_3_0_3_600_800_1_false_2_2_2_3' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_Sobel_0_3_0_3_600_800_1_false_2_2_2_3.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_buf_RAM_S2P_BRAM_1jbC' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_buf_RAM_S2P_BRAM_1jbC.v:7]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_buf_RAM_S2P_BRAM_1jbC' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_buf_RAM_S2P_BRAM_1jbC.v:7]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_xFSobelFilter3x3_Pipeline_Clear_Row_Loop' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFSobelFilter3x3_Pipeline_Clear_Row_Loop.v:9]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_xFSobelFilter3x3_Pipeline_Clear_Row_Loop' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFSobelFilter3x3_Pipeline_Clear_Row_Loop.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_xFSobelFilter3x3_Pipeline_Col_Loop' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFSobelFilter3x3_Pipeline_Col_Loop.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_xFSobel3x3_1_1_0_4_s' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFSobel3x3_1_1_0_4_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_xFGradientX3x3_0_4_s' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFGradientX3x3_0_4_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_xFGradientX3x3_0_4_s' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFGradientX3x3_0_4_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_xFGradientY3x3_0_4_s' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFGradientY3x3_0_4_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_xFGradientY3x3_0_4_s' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFGradientY3x3_0_4_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_xFSobel3x3_1_1_0_4_s' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFSobel3x3_1_1_0_4_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_mux_3_2_8_1_1' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_mux_3_2_8_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_mux_3_2_8_1_1' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_mux_3_2_8_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_xFSobelFilter3x3_Pipeline_Col_Loop' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFSobelFilter3x3_Pipeline_Col_Loop.v:9]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_Sobel_0_3_0_3_600_800_1_false_2_2_2_3' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_Sobel_0_3_0_3_600_800_1_false_2_2_2_3.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_xFImageClip_600_800_1_2_4_0_3_0_800_4' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFImageClip_600_800_1_2_4_0_3_0_800_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_xFImageClip_600_800_1_2_4_0_3_0_800_4_Pipeline_loop_col_clip' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFImageClip_600_800_1_2_4_0_3_0_800_4_Pipeline_loop_col_clip.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_xFImageClipUtility_1_s' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFImageClipUtility_1_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_xFImageClipUtility_1_s' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFImageClipUtility_1_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_xFImageClip_600_800_1_2_4_0_3_0_800_4_Pipeline_loop_col_clip' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFImageClip_600_800_1_2_4_0_3_0_800_4_Pipeline_loop_col_clip.v:9]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_xFImageClip_600_800_1_2_4_0_3_0_800_4' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFImageClip_600_800_1_2_4_0_3_0_800_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_xFReadOutStream_600_800_1_2_4_0_3_800_5' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFReadOutStream_600_800_1_2_4_0_3_800_5.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_xFReadOutStream_600_800_1_2_4_0_3_800_5_Pipeline_loop_col_clip' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFReadOutStream_600_800_1_2_4_0_3_800_5_Pipeline_loop_col_clip.v:9]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_xFReadOutStream_600_800_1_2_4_0_3_800_5_Pipeline_loop_col_clip' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFReadOutStream_600_800_1_2_4_0_3_800_5_Pipeline_loop_col_clip.v:9]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_xFReadOutStream_600_800_1_2_4_0_3_800_5' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFReadOutStream_600_800_1_2_4_0_3_800_5.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_Sobel_0_3_0_3_600_800_1_false_2_2_2_s' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_Sobel_0_3_0_3_600_800_1_false_2_2_2_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_Sobel_0_3_0_3_600_800_1_false_2_2_2_s' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_Sobel_0_3_0_3_600_800_1_false_2_2_2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_xFImageClip_600_800_1_2_4_0_3_0_800_s' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFImageClip_600_800_1_2_4_0_3_0_800_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip.v:9]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip.v:9]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_xFImageClip_600_800_1_2_4_0_3_0_800_s' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFImageClip_600_800_1_2_4_0_3_0_800_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_xFReadOutStream_600_800_1_2_4_0_3_800_s' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFReadOutStream_600_800_1_2_4_0_3_800_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'stereolbm_axis_cambm_xFReadOutStream_600_800_1_2_4_0_3_800_Pipeline_loop_col_clip' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFReadOutStream_600_800_1_2_4_0_3_800_Pipeline_loop_col_clip.v:9]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_xFReadOutStream_600_800_1_2_4_0_3_800_Pipeline_loop_col_clip' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFReadOutStream_600_800_1_2_4_0_3_800_Pipeline_loop_col_clip.v:9]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_xFReadOutStream_600_800_1_2_4_0_3_800_s' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFReadOutStream_600_800_1_2_4_0_3_800_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_RAM_AUTOmb6' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_left_line_buf_RAM_AUTOmb6.v:7]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_RAM_1WNBew' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_RAM_1WNBew.v:7]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_14_RAM_PgM' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_right_line_buf_14_RAM_PgM.v:7]
INFO: [Synth 8-6155] done synthesizing module 'stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_minsad_RAM_AUTO_1R1W' (0#1) [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_minsad_RAM_AUTO_1R1W.v:7]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_Ctrl_s_axi.v:307]
WARNING: [Synth 8-6014] Unused sequential element genblk1[0].v1_reg was removed.  [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[1].v1_reg was removed.  [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[2].v1_reg was removed.  [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[3].v1_reg was removed.  [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[4].v1_reg was removed.  [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[5].v1_reg was removed.  [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[6].v1_reg was removed.  [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[7].v1_reg was removed.  [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[8].v1_reg was removed.  [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[9].v1_reg was removed.  [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[10].v1_reg was removed.  [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[11].v1_reg was removed.  [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[12].v1_reg was removed.  [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[13].v1_reg was removed.  [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[14].v1_reg was removed.  [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[15].v1_reg was removed.  [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[16].v1_reg was removed.  [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[17].v1_reg was removed.  [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[18].v1_reg was removed.  [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[19].v1_reg was removed.  [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[20].v1_reg was removed.  [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[21].v1_reg was removed.  [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[22].v1_reg was removed.  [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[23].v1_reg was removed.  [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[24].v1_reg was removed.  [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[25].v1_reg was removed.  [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[26].v1_reg was removed.  [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[27].v1_reg was removed.  [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[28].v1_reg was removed.  [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[29].v1_reg was removed.  [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element incr_reg was removed.  [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_frp_pipeline_valid.v:112]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln137_3_reg_2398_reg' and it is trimmed from '65' to '53' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width.v:1115]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln136_3_reg_2352_reg' and it is trimmed from '65' to '53' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width.v:1112]
WARNING: [Synth 8-6014] Unused sequential element loop[23].divisor_tmp_reg[24] was removed.  [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_sdiv_24ns_16s_10_28_1.v:57]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_sdiv_24ns_16s_10_28_1.v:146]
WARNING: [Synth 8-7129] Port reset in module stereolbm_axis_cambm_start_for_ConvertShiftAbs_U0_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module stereolbm_axis_cambm_start_for_remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module stereolbm_axis_cambm_start_for_remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module stereolbm_axis_cambm_fifo_w8_d2_S_x_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module stereolbm_axis_cambm_fifo_w32_d8_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module stereolbm_axis_cambm_fifo_w32_d7_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module stereolbm_axis_cambm_fifo_w32_d6_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module stereolbm_axis_cambm_fifo_w16_d2_S_x1_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module stereolbm_axis_cambm_fifo_w32_d2_S_x_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module stereolbm_axis_cambm_fifo_w32_d4_S_x_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_disp8u_dilate_data_num_data_valid[1] in module stereolbm_axis_cambm_xfMat2AXIvideo_8_0_600_800_1_2_Pipeline_loop_col_mat2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_disp8u_dilate_data_num_data_valid[0] in module stereolbm_axis_cambm_xfMat2AXIvideo_8_0_600_800_1_2_Pipeline_loop_col_mat2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_disp8u_dilate_data_fifo_cap[1] in module stereolbm_axis_cambm_xfMat2AXIvideo_8_0_600_800_1_2_Pipeline_loop_col_mat2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_disp8u_dilate_data_fifo_cap[0] in module stereolbm_axis_cambm_xfMat2AXIvideo_8_0_600_800_1_2_Pipeline_loop_col_mat2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_disp8u_dilate_data_num_data_valid[1] in module stereolbm_axis_cambm_xfMat2AXIvideo_8_0_600_800_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_disp8u_dilate_data_num_data_valid[0] in module stereolbm_axis_cambm_xfMat2AXIvideo_8_0_600_800_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_disp8u_dilate_data_fifo_cap[1] in module stereolbm_axis_cambm_xfMat2AXIvideo_8_0_600_800_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_disp8u_dilate_data_fifo_cap[0] in module stereolbm_axis_cambm_xfMat2AXIvideo_8_0_600_800_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_disp8u_erode_data_num_data_valid[1] in module stereolbm_axis_cambm_xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_disp8u_erode_data_num_data_valid[0] in module stereolbm_axis_cambm_xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_disp8u_erode_data_fifo_cap[1] in module stereolbm_axis_cambm_xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_disp8u_erode_data_fifo_cap[0] in module stereolbm_axis_cambm_xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_disp8u_dilate_data_num_data_valid[1] in module stereolbm_axis_cambm_xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_disp8u_dilate_data_num_data_valid[0] in module stereolbm_axis_cambm_xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_disp8u_dilate_data_fifo_cap[1] in module stereolbm_axis_cambm_xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_disp8u_dilate_data_fifo_cap[0] in module stereolbm_axis_cambm_xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_disp8u_erode_data_num_data_valid[1] in module stereolbm_axis_cambm_xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_294_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_disp8u_erode_data_num_data_valid[0] in module stereolbm_axis_cambm_xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_294_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_disp8u_erode_data_fifo_cap[1] in module stereolbm_axis_cambm_xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_294_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_disp8u_erode_data_fifo_cap[0] in module stereolbm_axis_cambm_xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_294_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module stereolbm_axis_cambm_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_buf_RAM_S2P_BRAM_1jbC is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_disp8u_erode_data_num_data_valid[1] in module stereolbm_axis_cambm_xfdilate_600_800_1_0_1_2_2_0_801_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_disp8u_erode_data_num_data_valid[0] in module stereolbm_axis_cambm_xfdilate_600_800_1_0_1_2_2_0_801_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_disp8u_erode_data_fifo_cap[1] in module stereolbm_axis_cambm_xfdilate_600_800_1_0_1_2_2_0_801_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_disp8u_erode_data_fifo_cap[0] in module stereolbm_axis_cambm_xfdilate_600_800_1_0_1_2_2_0_801_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_disp8u_dilate_data_num_data_valid[1] in module stereolbm_axis_cambm_xfdilate_600_800_1_0_1_2_2_0_801_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_disp8u_dilate_data_num_data_valid[0] in module stereolbm_axis_cambm_xfdilate_600_800_1_0_1_2_2_0_801_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_disp8u_dilate_data_fifo_cap[1] in module stereolbm_axis_cambm_xfdilate_600_800_1_0_1_2_2_0_801_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_disp8u_dilate_data_fifo_cap[0] in module stereolbm_axis_cambm_xfdilate_600_800_1_0_1_2_2_0_801_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read[31] in module stereolbm_axis_cambm_dilate_0_0_600_800_0_3_3_1_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read[30] in module stereolbm_axis_cambm_dilate_0_0_600_800_0_3_3_1_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read[29] in module stereolbm_axis_cambm_dilate_0_0_600_800_0_3_3_1_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read[28] in module stereolbm_axis_cambm_dilate_0_0_600_800_0_3_3_1_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read[27] in module stereolbm_axis_cambm_dilate_0_0_600_800_0_3_3_1_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read[26] in module stereolbm_axis_cambm_dilate_0_0_600_800_0_3_3_1_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read[25] in module stereolbm_axis_cambm_dilate_0_0_600_800_0_3_3_1_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read[24] in module stereolbm_axis_cambm_dilate_0_0_600_800_0_3_3_1_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read[23] in module stereolbm_axis_cambm_dilate_0_0_600_800_0_3_3_1_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read[22] in module stereolbm_axis_cambm_dilate_0_0_600_800_0_3_3_1_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read[21] in module stereolbm_axis_cambm_dilate_0_0_600_800_0_3_3_1_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read[20] in module stereolbm_axis_cambm_dilate_0_0_600_800_0_3_3_1_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read[19] in module stereolbm_axis_cambm_dilate_0_0_600_800_0_3_3_1_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read[18] in module stereolbm_axis_cambm_dilate_0_0_600_800_0_3_3_1_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read[17] in module stereolbm_axis_cambm_dilate_0_0_600_800_0_3_3_1_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read[16] in module stereolbm_axis_cambm_dilate_0_0_600_800_0_3_3_1_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read1[31] in module stereolbm_axis_cambm_dilate_0_0_600_800_0_3_3_1_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read1[30] in module stereolbm_axis_cambm_dilate_0_0_600_800_0_3_3_1_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read1[29] in module stereolbm_axis_cambm_dilate_0_0_600_800_0_3_3_1_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read1[28] in module stereolbm_axis_cambm_dilate_0_0_600_800_0_3_3_1_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read1[27] in module stereolbm_axis_cambm_dilate_0_0_600_800_0_3_3_1_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read1[26] in module stereolbm_axis_cambm_dilate_0_0_600_800_0_3_3_1_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read1[25] in module stereolbm_axis_cambm_dilate_0_0_600_800_0_3_3_1_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read1[24] in module stereolbm_axis_cambm_dilate_0_0_600_800_0_3_3_1_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read1[23] in module stereolbm_axis_cambm_dilate_0_0_600_800_0_3_3_1_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read1[22] in module stereolbm_axis_cambm_dilate_0_0_600_800_0_3_3_1_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read1[21] in module stereolbm_axis_cambm_dilate_0_0_600_800_0_3_3_1_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read1[20] in module stereolbm_axis_cambm_dilate_0_0_600_800_0_3_3_1_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read1[19] in module stereolbm_axis_cambm_dilate_0_0_600_800_0_3_3_1_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read1[18] in module stereolbm_axis_cambm_dilate_0_0_600_800_0_3_3_1_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read1[17] in module stereolbm_axis_cambm_dilate_0_0_600_800_0_3_3_1_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read1[16] in module stereolbm_axis_cambm_dilate_0_0_600_800_0_3_3_1_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_disp8u_erode_data_num_data_valid[1] in module stereolbm_axis_cambm_dilate_0_0_600_800_0_3_3_1_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_disp8u_erode_data_num_data_valid[0] in module stereolbm_axis_cambm_dilate_0_0_600_800_0_3_3_1_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_disp8u_erode_data_fifo_cap[1] in module stereolbm_axis_cambm_dilate_0_0_600_800_0_3_3_1_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_disp8u_erode_data_fifo_cap[0] in module stereolbm_axis_cambm_dilate_0_0_600_800_0_3_3_1_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_disp8u_dilate_data_num_data_valid[1] in module stereolbm_axis_cambm_dilate_0_0_600_800_0_3_3_1_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_disp8u_dilate_data_num_data_valid[0] in module stereolbm_axis_cambm_dilate_0_0_600_800_0_3_3_1_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_disp8u_dilate_data_fifo_cap[1] in module stereolbm_axis_cambm_dilate_0_0_600_800_0_3_3_1_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_disp8u_dilate_data_fifo_cap[0] in module stereolbm_axis_cambm_dilate_0_0_600_800_0_3_3_1_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_disp8u_data_num_data_valid[1] in module stereolbm_axis_cambm_xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_disp8u_data_num_data_valid[0] in module stereolbm_axis_cambm_xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_disp8u_data_fifo_cap[1] in module stereolbm_axis_cambm_xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_disp8u_data_fifo_cap[0] in module stereolbm_axis_cambm_xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_disp8u_erode_data_num_data_valid[1] in module stereolbm_axis_cambm_xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_disp8u_erode_data_num_data_valid[0] in module stereolbm_axis_cambm_xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_disp8u_erode_data_fifo_cap[1] in module stereolbm_axis_cambm_xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_disp8u_erode_data_fifo_cap[0] in module stereolbm_axis_cambm_xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_disp8u_data_num_data_valid[1] in module stereolbm_axis_cambm_xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_298_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_disp8u_data_num_data_valid[0] in module stereolbm_axis_cambm_xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_298_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_disp8u_data_fifo_cap[1] in module stereolbm_axis_cambm_xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_298_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_disp8u_data_fifo_cap[0] in module stereolbm_axis_cambm_xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_298_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_disp8u_data_num_data_valid[1] in module stereolbm_axis_cambm_xferode_600_800_1_0_1_2_2_0_801_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_disp8u_data_num_data_valid[0] in module stereolbm_axis_cambm_xferode_600_800_1_0_1_2_2_0_801_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_disp8u_data_fifo_cap[1] in module stereolbm_axis_cambm_xferode_600_800_1_0_1_2_2_0_801_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_disp8u_data_fifo_cap[0] in module stereolbm_axis_cambm_xferode_600_800_1_0_1_2_2_0_801_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_disp8u_erode_data_num_data_valid[1] in module stereolbm_axis_cambm_xferode_600_800_1_0_1_2_2_0_801_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_disp8u_erode_data_num_data_valid[0] in module stereolbm_axis_cambm_xferode_600_800_1_0_1_2_2_0_801_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_disp8u_erode_data_fifo_cap[1] in module stereolbm_axis_cambm_xferode_600_800_1_0_1_2_2_0_801_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_disp8u_erode_data_fifo_cap[0] in module stereolbm_axis_cambm_xferode_600_800_1_0_1_2_2_0_801_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_read[31] in module stereolbm_axis_cambm_erode_0_0_600_800_0_3_3_1_1_2_2_s is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2809.680 ; gain = 972.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2809.680 ; gain = 972.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2809.680 ; gain = 972.953
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2809.680 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 896 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/stereolbm_axis_cambm_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/stereolbm_axis_cambm_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2926.766 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  FDE => FDRE: 64 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.912 . Memory (MB): peak = 2957.137 ; gain = 30.371
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 2957.137 ; gain = 1120.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 2957.137 ; gain = 1120.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 2957.137 ; gain = 1120.410
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'stereolbm_axis_cambm_Ctrl_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'stereolbm_axis_cambm_Ctrl_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln126_1_reg_2169_pp0_iter18_reg_reg' and it is trimmed from '46' to '32' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width.v:1190]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln126_1_reg_2169_pp0_iter17_reg_reg' and it is trimmed from '45' to '32' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width.v:1189]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln126_1_reg_2169_pp0_iter16_reg_reg' and it is trimmed from '44' to '32' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width.v:1188]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln126_1_reg_2169_pp0_iter15_reg_reg' and it is trimmed from '43' to '32' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width.v:1187]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln126_1_reg_2169_pp0_iter14_reg_reg' and it is trimmed from '42' to '32' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width.v:1186]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln126_1_reg_2169_pp0_iter13_reg_reg' and it is trimmed from '41' to '32' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width.v:1185]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln126_1_reg_2169_pp0_iter12_reg_reg' and it is trimmed from '40' to '32' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width.v:1184]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln126_1_reg_2169_pp0_iter11_reg_reg' and it is trimmed from '39' to '32' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width.v:1183]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln126_1_reg_2169_pp0_iter10_reg_reg' and it is trimmed from '38' to '32' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width.v:1182]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln126_1_reg_2169_pp0_iter9_reg_reg' and it is trimmed from '37' to '32' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width.v:1182]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln126_1_reg_2169_pp0_iter8_reg_reg' and it is trimmed from '36' to '32' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width.v:1191]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln126_1_reg_2169_reg' and it is trimmed from '35' to '32' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width.v:1181]
WARNING: [Synth 8-3936] Found unconnected internal register 'lshr_ln219_1_reg_2584_reg' and it is trimmed from '63' to '23' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width.v:1321]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln131_1_reg_2203_pp0_iter15_reg_reg' and it is trimmed from '40' to '32' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width.v:1210]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln131_1_reg_2203_pp0_iter14_reg_reg' and it is trimmed from '39' to '32' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width.v:1209]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln131_1_reg_2203_pp0_iter13_reg_reg' and it is trimmed from '38' to '32' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width.v:1208]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln131_1_reg_2203_pp0_iter12_reg_reg' and it is trimmed from '37' to '32' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width.v:1207]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln131_1_reg_2203_pp0_iter11_reg_reg' and it is trimmed from '36' to '32' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width.v:1206]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln131_1_reg_2203_reg' and it is trimmed from '35' to '32' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width.v:1205]
WARNING: [Synth 8-3936] Found unconnected internal register 'lshr_ln220_1_reg_2594_reg' and it is trimmed from '63' to '23' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width.v:1328]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln126_reg_2162_pp0_iter18_reg_reg' and it is trimmed from '46' to '32' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width.v:1202]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln126_reg_2162_pp0_iter17_reg_reg' and it is trimmed from '45' to '32' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width.v:1201]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln126_reg_2162_pp0_iter16_reg_reg' and it is trimmed from '44' to '32' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width.v:1200]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln126_reg_2162_pp0_iter15_reg_reg' and it is trimmed from '43' to '32' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width.v:1199]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln126_reg_2162_pp0_iter14_reg_reg' and it is trimmed from '42' to '32' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width.v:1198]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln126_reg_2162_pp0_iter13_reg_reg' and it is trimmed from '41' to '32' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width.v:1197]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln126_reg_2162_pp0_iter12_reg_reg' and it is trimmed from '40' to '32' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width.v:1196]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln126_reg_2162_pp0_iter11_reg_reg' and it is trimmed from '39' to '32' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width.v:1195]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln126_reg_2162_pp0_iter10_reg_reg' and it is trimmed from '38' to '32' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width.v:1194]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln126_reg_2162_pp0_iter9_reg_reg' and it is trimmed from '37' to '32' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width.v:1194]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln126_reg_2162_pp0_iter8_reg_reg' and it is trimmed from '36' to '32' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width.v:1203]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln126_reg_2162_reg' and it is trimmed from '35' to '32' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width.v:1193]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln360_reg_146_reg' and it is trimmed from '13' to '10' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFSobelFilter3x3_Pipeline_Clear_Row_Loop.v:158]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[23].remd_tmp_reg[24]' and it is trimmed from '24' to '10' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_sdiv_24ns_16s_10_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[23].dividend_tmp_reg[24]' and it is trimmed from '24' to '10' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_sdiv_24ns_16s_10_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[22].remd_tmp_reg[23]' and it is trimmed from '24' to '23' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_sdiv_24ns_16s_10_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[21].remd_tmp_reg[22]' and it is trimmed from '24' to '23' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_sdiv_24ns_16s_10_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[20].remd_tmp_reg[21]' and it is trimmed from '24' to '23' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_sdiv_24ns_16s_10_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[19].remd_tmp_reg[20]' and it is trimmed from '24' to '23' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_sdiv_24ns_16s_10_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[18].remd_tmp_reg[19]' and it is trimmed from '24' to '23' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_sdiv_24ns_16s_10_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[17].remd_tmp_reg[18]' and it is trimmed from '24' to '23' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_sdiv_24ns_16s_10_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[16].remd_tmp_reg[17]' and it is trimmed from '24' to '23' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_sdiv_24ns_16s_10_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[15].remd_tmp_reg[16]' and it is trimmed from '24' to '23' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_sdiv_24ns_16s_10_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[14].remd_tmp_reg[15]' and it is trimmed from '24' to '23' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_sdiv_24ns_16s_10_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[13].remd_tmp_reg[14]' and it is trimmed from '24' to '23' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_sdiv_24ns_16s_10_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[12].remd_tmp_reg[13]' and it is trimmed from '24' to '23' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_sdiv_24ns_16s_10_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[11].remd_tmp_reg[12]' and it is trimmed from '24' to '23' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_sdiv_24ns_16s_10_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].remd_tmp_reg[11]' and it is trimmed from '24' to '23' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_sdiv_24ns_16s_10_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '24' to '23' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_sdiv_24ns_16s_10_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '24' to '23' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_sdiv_24ns_16s_10_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '24' to '23' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_sdiv_24ns_16s_10_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '24' to '23' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_sdiv_24ns_16s_10_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '24' to '23' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_sdiv_24ns_16s_10_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '24' to '23' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_sdiv_24ns_16s_10_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '24' to '23' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_sdiv_24ns_16s_10_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '24' to '23' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_sdiv_24ns_16s_10_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '24' to '23' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_sdiv_24ns_16s_10_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '24' to '23' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_sdiv_24ns_16s_10_28_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'gmind_3_reg_38341_pp0_iter42_reg_reg' and it is trimmed from '16' to '12' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col.v:11644]
WARNING: [Synth 8-3936] Found unconnected internal register 'gmind_3_reg_38341_pp0_iter41_reg_reg' and it is trimmed from '16' to '12' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col.v:11643]
WARNING: [Synth 8-3936] Found unconnected internal register 'gmind_3_reg_38341_pp0_iter40_reg_reg' and it is trimmed from '16' to '12' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col.v:11642]
WARNING: [Synth 8-3936] Found unconnected internal register 'gmind_3_reg_38341_pp0_iter39_reg_reg' and it is trimmed from '16' to '12' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col.v:11641]
WARNING: [Synth 8-3936] Found unconnected internal register 'gmind_3_reg_38341_pp0_iter38_reg_reg' and it is trimmed from '16' to '12' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col.v:11640]
WARNING: [Synth 8-3936] Found unconnected internal register 'gmind_3_reg_38341_pp0_iter37_reg_reg' and it is trimmed from '16' to '12' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col.v:11639]
WARNING: [Synth 8-3936] Found unconnected internal register 'gmind_3_reg_38341_pp0_iter36_reg_reg' and it is trimmed from '16' to '12' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col.v:11638]
WARNING: [Synth 8-3936] Found unconnected internal register 'gmind_3_reg_38341_pp0_iter35_reg_reg' and it is trimmed from '16' to '12' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col.v:11637]
WARNING: [Synth 8-3936] Found unconnected internal register 'gmind_3_reg_38341_pp0_iter34_reg_reg' and it is trimmed from '16' to '12' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col.v:11636]
WARNING: [Synth 8-3936] Found unconnected internal register 'gmind_3_reg_38341_pp0_iter33_reg_reg' and it is trimmed from '16' to '12' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col.v:11635]
WARNING: [Synth 8-3936] Found unconnected internal register 'gmind_3_reg_38341_pp0_iter32_reg_reg' and it is trimmed from '16' to '12' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col.v:11634]
WARNING: [Synth 8-3936] Found unconnected internal register 'gmind_3_reg_38341_pp0_iter31_reg_reg' and it is trimmed from '16' to '12' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col.v:11633]
WARNING: [Synth 8-3936] Found unconnected internal register 'gmind_3_reg_38341_pp0_iter30_reg_reg' and it is trimmed from '16' to '12' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col.v:11632]
WARNING: [Synth 8-3936] Found unconnected internal register 'gmind_3_reg_38341_pp0_iter29_reg_reg' and it is trimmed from '16' to '12' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col.v:11631]
WARNING: [Synth 8-3936] Found unconnected internal register 'gmind_3_reg_38341_pp0_iter28_reg_reg' and it is trimmed from '16' to '12' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col.v:11630]
WARNING: [Synth 8-3936] Found unconnected internal register 'gmind_3_reg_38341_pp0_iter27_reg_reg' and it is trimmed from '16' to '12' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col.v:11629]
WARNING: [Synth 8-3936] Found unconnected internal register 'gmind_3_reg_38341_pp0_iter26_reg_reg' and it is trimmed from '16' to '12' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col.v:11628]
WARNING: [Synth 8-3936] Found unconnected internal register 'gmind_3_reg_38341_pp0_iter25_reg_reg' and it is trimmed from '16' to '12' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col.v:11627]
WARNING: [Synth 8-3936] Found unconnected internal register 'gmind_3_reg_38341_pp0_iter24_reg_reg' and it is trimmed from '16' to '12' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col.v:11626]
WARNING: [Synth 8-3936] Found unconnected internal register 'gmind_3_reg_38341_pp0_iter23_reg_reg' and it is trimmed from '16' to '12' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col.v:11625]
WARNING: [Synth 8-3936] Found unconnected internal register 'gmind_3_reg_38341_pp0_iter22_reg_reg' and it is trimmed from '16' to '12' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col.v:11624]
WARNING: [Synth 8-3936] Found unconnected internal register 'gmind_3_reg_38341_pp0_iter21_reg_reg' and it is trimmed from '16' to '12' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col.v:11623]
WARNING: [Synth 8-3936] Found unconnected internal register 'gmind_3_reg_38341_pp0_iter20_reg_reg' and it is trimmed from '16' to '12' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col.v:11622]
WARNING: [Synth 8-3936] Found unconnected internal register 'gmind_3_reg_38341_pp0_iter19_reg_reg' and it is trimmed from '16' to '12' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col.v:11621]
WARNING: [Synth 8-3936] Found unconnected internal register 'gmind_3_reg_38341_pp0_iter18_reg_reg' and it is trimmed from '16' to '12' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col.v:11620]
WARNING: [Synth 8-3936] Found unconnected internal register 'gmind_3_reg_38341_pp0_iter17_reg_reg' and it is trimmed from '16' to '12' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col.v:11619]
WARNING: [Synth 8-3936] Found unconnected internal register 'gmind_3_reg_38341_pp0_iter16_reg_reg' and it is trimmed from '16' to '12' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col.v:11618]
WARNING: [Synth 8-3936] Found unconnected internal register 'gmind_3_reg_38341_pp0_iter15_reg_reg' and it is trimmed from '16' to '12' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col.v:11617]
WARNING: [Synth 8-3936] Found unconnected internal register 'gmind_3_reg_38341_pp0_iter14_reg_reg' and it is trimmed from '16' to '12' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col.v:11616]
WARNING: [Synth 8-3936] Found unconnected internal register 'gmind_3_reg_38341_pp0_iter13_reg_reg' and it is trimmed from '16' to '12' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col.v:11615]
WARNING: [Synth 8-3936] Found unconnected internal register 'idxprom160_reg_36434_reg' and it is trimmed from '16' to '10' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col.v:12820]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'i_col_1_reg_124_reg' and it is trimmed from '13' to '10' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_298_2.v:148]
WARNING: [Synth 8-3936] Found unconnected internal register 'conv_i99_i_reg_649_reg' and it is trimmed from '13' to '10' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop.v:649]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'i_col_4_reg_124_reg' and it is trimmed from '13' to '10' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_294_2.v:148]
WARNING: [Synth 8-3936] Found unconnected internal register 'conv_i97_i_reg_649_reg' and it is trimmed from '13' to '10' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop.v:649]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3971] The signal "stereolbm_axis_cambm_cameraMA_l_fix_RAM_AUTO_1R1W_memcore:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "stereolbm_axis_cambm_distC_l_fix_RAM_AUTO_1R1W_memcore:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'stereolbm_axis_cambm_Ctrl_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'stereolbm_axis_cambm_Ctrl_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 2957.137 ; gain = 1120.410
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/Loop_VITIS_LOOP_46_1_proc_U0/irA_l_U' (stereolbm_axis_cambm_Loop_VITIS_LOOP_46_1_proc_irA_l_ROM_AUTO_1R) to 'inst/Loop_VITIS_LOOP_46_1_proc_U0/irA_r_U'
INFO: [Synth 8-223] decloning instance 'stereolbm_axis_cambm_fpext_32ns_64_2_no_dsp_1:/stereolbm_axis_cambm_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'stereolbm_axis_cambm_fpext_32ns_64_2_no_dsp_1:/stereolbm_axis_cambm_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'stereolbm_axis_cambm_fpext_32ns_64_2_no_dsp_1:/stereolbm_axis_cambm_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'stereolbm_axis_cambm_fpext_32ns_64_2_no_dsp_1:/stereolbm_axis_cambm_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'stereolbm_axis_cambm_fpext_32ns_64_2_no_dsp_1:/stereolbm_axis_cambm_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'stereolbm_axis_cambm_fpext_32ns_64_2_no_dsp_1:/stereolbm_axis_cambm_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'stereolbm_axis_cambm_fmul_32ns_32ns_32_4_max_dsp_1:/stereolbm_axis_cambm_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'stereolbm_axis_cambm_fmul_32ns_32ns_32_4_max_dsp_1:/stereolbm_axis_cambm_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'stereolbm_axis_cambm_fmul_32ns_32ns_32_4_max_dsp_1:/stereolbm_axis_cambm_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'stereolbm_axis_cambm_fmul_32ns_32ns_32_4_max_dsp_1:/stereolbm_axis_cambm_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'stereolbm_axis_cambm_fcmp_32ns_32ns_1_2_no_dsp_1:/stereolbm_axis_cambm_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'stereolbm_axis_cambm_fcmp_32ns_32ns_1_2_no_dsp_1:/stereolbm_axis_cambm_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'stereolbm_axis_cambm_fcmp_32ns_32ns_1_2_no_dsp_1:/stereolbm_axis_cambm_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'stereolbm_axis_cambm_fcmp_32ns_32ns_1_2_no_dsp_1:/stereolbm_axis_cambm_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'stereolbm_axis_cambm_fcmp_32ns_32ns_1_2_no_dsp_1:/stereolbm_axis_cambm_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'stereolbm_axis_cambm_fcmp_32ns_32ns_1_2_no_dsp_1:/stereolbm_axis_cambm_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'stereolbm_axis_cambm_fcmp_32ns_32ns_1_2_no_dsp_1:/stereolbm_axis_cambm_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'stereolbm_axis_cambm_fcmp_32ns_32ns_1_2_no_dsp_1:/stereolbm_axis_cambm_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'stereolbm_axis_cambm_sitofp_32s_32_6_no_dsp_1:/stereolbm_axis_cambm_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized2) to 'stereolbm_axis_cambm_sitofp_32s_32_6_no_dsp_1:/stereolbm_axis_cambm_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'stereolbm_axis_cambm_sitofp_32s_32_6_no_dsp_1:/stereolbm_axis_cambm_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized2) to 'stereolbm_axis_cambm_sitofp_32s_32_6_no_dsp_1:/stereolbm_axis_cambm_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'stereolbm_axis_cambm_sitofp_32s_32_6_no_dsp_1:/stereolbm_axis_cambm_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized1) to 'stereolbm_axis_cambm_sitofp_32s_32_6_no_dsp_1:/stereolbm_axis_cambm_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'stereolbm_axis_cambm_sitofp_32s_32_6_no_dsp_1:/stereolbm_axis_cambm_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized1) to 'stereolbm_axis_cambm_sitofp_32s_32_6_no_dsp_1:/stereolbm_axis_cambm_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'stereolbm_axis_cambm_sitofp_32s_32_6_no_dsp_1:/stereolbm_axis_cambm_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'stereolbm_axis_cambm_sitofp_32s_32_6_no_dsp_1:/stereolbm_axis_cambm_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'stereolbm_axis_cambm_sitofp_32s_32_6_no_dsp_1:/stereolbm_axis_cambm_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'stereolbm_axis_cambm_sitofp_32s_32_6_no_dsp_1:/stereolbm_axis_cambm_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'stereolbm_axis_cambm_sitofp_32s_32_6_no_dsp_1:/stereolbm_axis_cambm_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'stereolbm_axis_cambm_sitofp_32s_32_6_no_dsp_1:/stereolbm_axis_cambm_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'stereolbm_axis_cambm_sitofp_32s_32_6_no_dsp_1:/stereolbm_axis_cambm_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'stereolbm_axis_cambm_sitofp_32s_32_6_no_dsp_1:/stereolbm_axis_cambm_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'stereolbm_axis_cambm_sitofp_32s_32_6_no_dsp_1:/stereolbm_axis_cambm_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'stereolbm_axis_cambm_sitofp_32s_32_6_no_dsp_1:/stereolbm_axis_cambm_sitofp_32s_32_6_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'shl_ln219_reg_2559_reg' and it is trimmed from '64' to '26' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width.v:1299]
WARNING: [Synth 8-3936] Found unconnected internal register 'shl_ln220_reg_2579_reg' and it is trimmed from '64' to '26' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width.v:1308]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln131_cast_reg_2057_reg' and it is trimmed from '52' to '32' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width.v:1286]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln136_cast_reg_2051_reg' and it is trimmed from '52' to '32' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width.v:1289]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln136_1_cast_reg_2045_reg' and it is trimmed from '52' to '32' bits. [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width.v:1287]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_mul_32s_32s_52_2_1.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_mul_32s_32s_52_2_1.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_mul_32s_32s_52_2_1.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_mul_32s_32s_52_2_1.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_mul_34s_32s_52_2_1.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_mul_33s_32s_52_2_1.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_mul_32s_32s_52_2_1.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_mul_32s_32s_52_2_1.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_mul_32s_32s_52_2_1.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_mul_32s_32s_52_2_1.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_mul_32s_32s_52_2_1.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_mul_34s_32s_65_2_1.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_mul_32s_32s_52_2_1.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_mul_34s_32s_52_2_1.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_mul_32s_32s_52_2_1.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_mul_34s_32s_65_2_1.v:36]
DSP Report: Generating DSP mul_32s_11ns_32_2_1_U157/buff0_reg, operation Mode is: (A*B2)'.
DSP Report: register mul_32s_11ns_32_2_1_U157/buff0_reg is absorbed into DSP mul_32s_11ns_32_2_1_U157/buff0_reg.
DSP Report: register mul_32s_11ns_32_2_1_U157/buff0_reg is absorbed into DSP mul_32s_11ns_32_2_1_U157/buff0_reg.
DSP Report: operator mul_32s_11ns_32_2_1_U157/tmp_product is absorbed into DSP mul_32s_11ns_32_2_1_U157/buff0_reg.
DSP Report: operator mul_32s_11ns_32_2_1_U157/tmp_product is absorbed into DSP mul_32s_11ns_32_2_1_U157/buff0_reg.
DSP Report: Generating DSP mul_ln120_reg_2110_reg, operation Mode is: (PCIN>>17)+(A*B2)'.
DSP Report: register mul_ln120_reg_2110_reg is absorbed into DSP mul_ln120_reg_2110_reg.
DSP Report: register mul_ln120_reg_2110_reg is absorbed into DSP mul_ln120_reg_2110_reg.
DSP Report: register mul_32s_11ns_32_2_1_U157/buff0_reg is absorbed into DSP mul_ln120_reg_2110_reg.
DSP Report: operator mul_32s_11ns_32_2_1_U157/tmp_product is absorbed into DSP mul_ln120_reg_2110_reg.
DSP Report: operator mul_32s_11ns_32_2_1_U157/tmp_product is absorbed into DSP mul_ln120_reg_2110_reg.
DSP Report: Generating DSP mul_32s_11ns_32_2_1_U158/buff0_reg, operation Mode is: (A*B2)'.
DSP Report: register mul_32s_11ns_32_2_1_U158/buff0_reg is absorbed into DSP mul_32s_11ns_32_2_1_U158/buff0_reg.
DSP Report: register mul_32s_11ns_32_2_1_U158/buff0_reg is absorbed into DSP mul_32s_11ns_32_2_1_U158/buff0_reg.
DSP Report: operator mul_32s_11ns_32_2_1_U158/tmp_product is absorbed into DSP mul_32s_11ns_32_2_1_U158/buff0_reg.
DSP Report: operator mul_32s_11ns_32_2_1_U158/tmp_product is absorbed into DSP mul_32s_11ns_32_2_1_U158/buff0_reg.
DSP Report: Generating DSP mul_ln120_1_reg_2115_reg, operation Mode is: (PCIN>>17)+(A*B2)'.
DSP Report: register mul_ln120_1_reg_2115_reg is absorbed into DSP mul_ln120_1_reg_2115_reg.
DSP Report: register mul_ln120_1_reg_2115_reg is absorbed into DSP mul_ln120_1_reg_2115_reg.
DSP Report: register mul_32s_11ns_32_2_1_U158/buff0_reg is absorbed into DSP mul_ln120_1_reg_2115_reg.
DSP Report: operator mul_32s_11ns_32_2_1_U158/tmp_product is absorbed into DSP mul_ln120_1_reg_2115_reg.
DSP Report: operator mul_32s_11ns_32_2_1_U158/tmp_product is absorbed into DSP mul_ln120_1_reg_2115_reg.
DSP Report: Generating DSP mul_32s_11ns_32_2_1_U156/buff0_reg, operation Mode is: (A*B2)'.
DSP Report: register mul_32s_11ns_32_2_1_U156/buff0_reg is absorbed into DSP mul_32s_11ns_32_2_1_U156/buff0_reg.
DSP Report: register mul_32s_11ns_32_2_1_U156/buff0_reg is absorbed into DSP mul_32s_11ns_32_2_1_U156/buff0_reg.
DSP Report: operator mul_32s_11ns_32_2_1_U156/tmp_product is absorbed into DSP mul_32s_11ns_32_2_1_U156/buff0_reg.
DSP Report: operator mul_32s_11ns_32_2_1_U156/tmp_product is absorbed into DSP mul_32s_11ns_32_2_1_U156/buff0_reg.
DSP Report: Generating DSP mul_ln113_1_reg_2105_reg, operation Mode is: (PCIN>>17)+(A*B2)'.
DSP Report: register mul_ln113_1_reg_2105_reg is absorbed into DSP mul_ln113_1_reg_2105_reg.
DSP Report: register mul_ln113_1_reg_2105_reg is absorbed into DSP mul_ln113_1_reg_2105_reg.
DSP Report: register mul_32s_11ns_32_2_1_U156/buff0_reg is absorbed into DSP mul_ln113_1_reg_2105_reg.
DSP Report: operator mul_32s_11ns_32_2_1_U156/tmp_product is absorbed into DSP mul_ln113_1_reg_2105_reg.
DSP Report: operator mul_32s_11ns_32_2_1_U156/tmp_product is absorbed into DSP mul_ln113_1_reg_2105_reg.
DSP Report: Generating DSP mul_32s_11ns_32_2_1_U155/buff0_reg, operation Mode is: (A*B2)'.
DSP Report: register mul_32s_11ns_32_2_1_U155/buff0_reg is absorbed into DSP mul_32s_11ns_32_2_1_U155/buff0_reg.
DSP Report: register mul_32s_11ns_32_2_1_U155/buff0_reg is absorbed into DSP mul_32s_11ns_32_2_1_U155/buff0_reg.
DSP Report: operator mul_32s_11ns_32_2_1_U155/tmp_product is absorbed into DSP mul_32s_11ns_32_2_1_U155/buff0_reg.
DSP Report: operator mul_32s_11ns_32_2_1_U155/tmp_product is absorbed into DSP mul_32s_11ns_32_2_1_U155/buff0_reg.
DSP Report: Generating DSP mul_ln113_reg_2100_reg, operation Mode is: (PCIN>>17)+(A*B2)'.
DSP Report: register mul_ln113_reg_2100_reg is absorbed into DSP mul_ln113_reg_2100_reg.
DSP Report: register mul_ln113_reg_2100_reg is absorbed into DSP mul_ln113_reg_2100_reg.
DSP Report: register mul_32s_11ns_32_2_1_U155/buff0_reg is absorbed into DSP mul_ln113_reg_2100_reg.
DSP Report: operator mul_32s_11ns_32_2_1_U155/tmp_product is absorbed into DSP mul_ln113_reg_2100_reg.
DSP Report: operator mul_32s_11ns_32_2_1_U155/tmp_product is absorbed into DSP mul_ln113_reg_2100_reg.
DSP Report: Generating DSP mul_32s_32s_52_2_1_U160/tmp_product, operation Mode is: A2*B2.
DSP Report: register p_y_reg_2125_reg is absorbed into DSP mul_32s_32s_52_2_1_U160/tmp_product.
DSP Report: register mul_32s_32s_52_2_1_U160/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U160/tmp_product.
DSP Report: operator mul_32s_32s_52_2_1_U160/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U160/tmp_product.
DSP Report: operator mul_32s_32s_52_2_1_U160/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U160/tmp_product.
DSP Report: Generating DSP mul_32s_32s_52_2_1_U160/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register winv_reg_2130_reg is absorbed into DSP mul_32s_32s_52_2_1_U160/buff0_reg.
DSP Report: register p_y_reg_2125_reg is absorbed into DSP mul_32s_32s_52_2_1_U160/buff0_reg.
DSP Report: register mul_32s_32s_52_2_1_U160/buff0_reg is absorbed into DSP mul_32s_32s_52_2_1_U160/buff0_reg.
DSP Report: operator mul_32s_32s_52_2_1_U160/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U160/buff0_reg.
DSP Report: operator mul_32s_32s_52_2_1_U160/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U160/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_52_2_1_U160/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_52_2_1_U160/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U160/tmp_product.
DSP Report: register mul_32s_32s_52_2_1_U160/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U160/tmp_product.
DSP Report: operator mul_32s_32s_52_2_1_U160/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U160/tmp_product.
DSP Report: operator mul_32s_32s_52_2_1_U160/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U160/tmp_product.
DSP Report: Generating DSP mul_32s_32s_52_2_1_U160/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register winv_reg_2130_reg is absorbed into DSP mul_32s_32s_52_2_1_U160/buff0_reg.
DSP Report: register mul_32s_32s_52_2_1_U160/buff0_reg is absorbed into DSP mul_32s_32s_52_2_1_U160/buff0_reg.
DSP Report: register mul_32s_32s_52_2_1_U160/buff0_reg is absorbed into DSP mul_32s_32s_52_2_1_U160/buff0_reg.
DSP Report: operator mul_32s_32s_52_2_1_U160/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U160/buff0_reg.
DSP Report: operator mul_32s_32s_52_2_1_U160/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U160/buff0_reg.
DSP Report: Generating DSP mul_32s_11ns_32_2_1_U154/buff0_reg, operation Mode is: (A*B2)'.
DSP Report: register mul_32s_11ns_32_2_1_U154/buff0_reg is absorbed into DSP mul_32s_11ns_32_2_1_U154/buff0_reg.
DSP Report: register mul_32s_11ns_32_2_1_U154/buff0_reg is absorbed into DSP mul_32s_11ns_32_2_1_U154/buff0_reg.
DSP Report: operator mul_32s_11ns_32_2_1_U154/tmp_product is absorbed into DSP mul_32s_11ns_32_2_1_U154/buff0_reg.
DSP Report: operator mul_32s_11ns_32_2_1_U154/tmp_product is absorbed into DSP mul_32s_11ns_32_2_1_U154/buff0_reg.
DSP Report: Generating DSP mul_ln112_1_reg_2095_reg, operation Mode is: (PCIN>>17)+(A*B2)'.
DSP Report: register mul_ln112_1_reg_2095_reg is absorbed into DSP mul_ln112_1_reg_2095_reg.
DSP Report: register mul_ln112_1_reg_2095_reg is absorbed into DSP mul_ln112_1_reg_2095_reg.
DSP Report: register mul_32s_11ns_32_2_1_U154/buff0_reg is absorbed into DSP mul_ln112_1_reg_2095_reg.
DSP Report: operator mul_32s_11ns_32_2_1_U154/tmp_product is absorbed into DSP mul_ln112_1_reg_2095_reg.
DSP Report: operator mul_32s_11ns_32_2_1_U154/tmp_product is absorbed into DSP mul_ln112_1_reg_2095_reg.
DSP Report: Generating DSP mul_32s_11ns_32_2_1_U153/buff0_reg, operation Mode is: (A*B2)'.
DSP Report: register mul_32s_11ns_32_2_1_U153/buff0_reg is absorbed into DSP mul_32s_11ns_32_2_1_U153/buff0_reg.
DSP Report: register mul_32s_11ns_32_2_1_U153/buff0_reg is absorbed into DSP mul_32s_11ns_32_2_1_U153/buff0_reg.
DSP Report: operator mul_32s_11ns_32_2_1_U153/tmp_product is absorbed into DSP mul_32s_11ns_32_2_1_U153/buff0_reg.
DSP Report: operator mul_32s_11ns_32_2_1_U153/tmp_product is absorbed into DSP mul_32s_11ns_32_2_1_U153/buff0_reg.
DSP Report: Generating DSP mul_ln112_reg_2090_reg, operation Mode is: (PCIN>>17)+(A*B2)'.
DSP Report: register mul_ln112_reg_2090_reg is absorbed into DSP mul_ln112_reg_2090_reg.
DSP Report: register mul_ln112_reg_2090_reg is absorbed into DSP mul_ln112_reg_2090_reg.
DSP Report: register mul_32s_11ns_32_2_1_U153/buff0_reg is absorbed into DSP mul_ln112_reg_2090_reg.
DSP Report: operator mul_32s_11ns_32_2_1_U153/tmp_product is absorbed into DSP mul_ln112_reg_2090_reg.
DSP Report: operator mul_32s_11ns_32_2_1_U153/tmp_product is absorbed into DSP mul_ln112_reg_2090_reg.
DSP Report: Generating DSP mul_32s_32s_52_2_1_U159/tmp_product, operation Mode is: A2*B2.
DSP Report: register p_x_reg_2120_reg is absorbed into DSP mul_32s_32s_52_2_1_U159/tmp_product.
DSP Report: register mul_32s_32s_52_2_1_U159/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U159/tmp_product.
DSP Report: operator mul_32s_32s_52_2_1_U159/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U159/tmp_product.
DSP Report: operator mul_32s_32s_52_2_1_U159/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U159/tmp_product.
DSP Report: Generating DSP mul_32s_32s_52_2_1_U159/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register winv_reg_2130_reg is absorbed into DSP mul_32s_32s_52_2_1_U159/buff0_reg.
DSP Report: register p_x_reg_2120_reg is absorbed into DSP mul_32s_32s_52_2_1_U159/buff0_reg.
DSP Report: register mul_32s_32s_52_2_1_U159/buff0_reg is absorbed into DSP mul_32s_32s_52_2_1_U159/buff0_reg.
DSP Report: operator mul_32s_32s_52_2_1_U159/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U159/buff0_reg.
DSP Report: operator mul_32s_32s_52_2_1_U159/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U159/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_52_2_1_U159/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_52_2_1_U159/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U159/tmp_product.
DSP Report: register mul_32s_32s_52_2_1_U159/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U159/tmp_product.
DSP Report: operator mul_32s_32s_52_2_1_U159/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U159/tmp_product.
DSP Report: operator mul_32s_32s_52_2_1_U159/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U159/tmp_product.
DSP Report: Generating DSP mul_32s_32s_52_2_1_U159/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register winv_reg_2130_reg is absorbed into DSP mul_32s_32s_52_2_1_U159/buff0_reg.
DSP Report: register mul_32s_32s_52_2_1_U159/buff0_reg is absorbed into DSP mul_32s_32s_52_2_1_U159/buff0_reg.
DSP Report: register mul_32s_32s_52_2_1_U159/buff0_reg is absorbed into DSP mul_32s_32s_52_2_1_U159/buff0_reg.
DSP Report: operator mul_32s_32s_52_2_1_U159/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U159/buff0_reg.
DSP Report: operator mul_32s_32s_52_2_1_U159/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U159/buff0_reg.
DSP Report: Generating DSP mul_33s_32s_52_2_1_U170/tmp_product, operation Mode is: A''*B''.
DSP Report: register mul_33s_32s_52_2_1_U170/tmp_product is absorbed into DSP mul_33s_32s_52_2_1_U170/tmp_product.
DSP Report: register mul_33s_32s_52_2_1_U170/tmp_product is absorbed into DSP mul_33s_32s_52_2_1_U170/tmp_product.
DSP Report: register mul_33s_32s_52_2_1_U170/tmp_product is absorbed into DSP mul_33s_32s_52_2_1_U170/tmp_product.
DSP Report: register mul_33s_32s_52_2_1_U170/tmp_product is absorbed into DSP mul_33s_32s_52_2_1_U170/tmp_product.
DSP Report: operator mul_33s_32s_52_2_1_U170/tmp_product is absorbed into DSP mul_33s_32s_52_2_1_U170/tmp_product.
DSP Report: operator mul_33s_32s_52_2_1_U170/tmp_product is absorbed into DSP mul_33s_32s_52_2_1_U170/tmp_product.
DSP Report: Generating DSP mul_33s_32s_52_2_1_U170/buff0_reg, operation Mode is: (PCIN>>17)+A''*B''.
DSP Report: register sext_ln126_1_reg_2169_pp0_iter15_reg_reg is absorbed into DSP mul_33s_32s_52_2_1_U170/buff0_reg.
DSP Report: register sext_ln126_1_reg_2169_pp0_iter16_reg_reg is absorbed into DSP mul_33s_32s_52_2_1_U170/buff0_reg.
DSP Report: register mul_33s_32s_52_2_1_U170/buff0_reg is absorbed into DSP mul_33s_32s_52_2_1_U170/buff0_reg.
DSP Report: register mul_33s_32s_52_2_1_U170/buff0_reg is absorbed into DSP mul_33s_32s_52_2_1_U170/buff0_reg.
DSP Report: register mul_33s_32s_52_2_1_U170/buff0_reg is absorbed into DSP mul_33s_32s_52_2_1_U170/buff0_reg.
DSP Report: operator mul_33s_32s_52_2_1_U170/tmp_product is absorbed into DSP mul_33s_32s_52_2_1_U170/buff0_reg.
DSP Report: operator mul_33s_32s_52_2_1_U170/tmp_product is absorbed into DSP mul_33s_32s_52_2_1_U170/buff0_reg.
DSP Report: Generating DSP mul_33s_32s_52_2_1_U170/tmp_product, operation Mode is: A''*B''.
DSP Report: register mul_33s_32s_52_2_1_U170/tmp_product is absorbed into DSP mul_33s_32s_52_2_1_U170/tmp_product.
DSP Report: register mul_33s_32s_52_2_1_U170/tmp_product is absorbed into DSP mul_33s_32s_52_2_1_U170/tmp_product.
DSP Report: register mul_33s_32s_52_2_1_U170/tmp_product is absorbed into DSP mul_33s_32s_52_2_1_U170/tmp_product.
DSP Report: register mul_33s_32s_52_2_1_U170/tmp_product is absorbed into DSP mul_33s_32s_52_2_1_U170/tmp_product.
DSP Report: operator mul_33s_32s_52_2_1_U170/tmp_product is absorbed into DSP mul_33s_32s_52_2_1_U170/tmp_product.
DSP Report: operator mul_33s_32s_52_2_1_U170/tmp_product is absorbed into DSP mul_33s_32s_52_2_1_U170/tmp_product.
DSP Report: Generating DSP mul_33s_32s_52_2_1_U170/buff0_reg, operation Mode is: (PCIN>>17)+A''*B''.
DSP Report: register sext_ln126_1_reg_2169_pp0_iter15_reg_reg is absorbed into DSP mul_33s_32s_52_2_1_U170/buff0_reg.
DSP Report: register sext_ln126_1_reg_2169_pp0_iter16_reg_reg is absorbed into DSP mul_33s_32s_52_2_1_U170/buff0_reg.
DSP Report: register mul_33s_32s_52_2_1_U170/buff0_reg is absorbed into DSP mul_33s_32s_52_2_1_U170/buff0_reg.
DSP Report: register mul_33s_32s_52_2_1_U170/buff0_reg is absorbed into DSP mul_33s_32s_52_2_1_U170/buff0_reg.
DSP Report: register mul_33s_32s_52_2_1_U170/buff0_reg is absorbed into DSP mul_33s_32s_52_2_1_U170/buff0_reg.
DSP Report: operator mul_33s_32s_52_2_1_U170/tmp_product is absorbed into DSP mul_33s_32s_52_2_1_U170/buff0_reg.
DSP Report: operator mul_33s_32s_52_2_1_U170/tmp_product is absorbed into DSP mul_33s_32s_52_2_1_U170/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_52_2_1_U167/tmp_product, operation Mode is: A2*B2.
DSP Report: register p_2xy_reg_2280_reg is absorbed into DSP mul_32s_32s_52_2_1_U167/tmp_product.
DSP Report: register mul_32s_32s_52_2_1_U167/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U167/tmp_product.
DSP Report: operator mul_32s_32s_52_2_1_U167/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U167/tmp_product.
DSP Report: operator mul_32s_32s_52_2_1_U167/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U167/tmp_product.
DSP Report: Generating DSP mul_32s_32s_52_2_1_U167/buff0_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register p_2xy_reg_2280_reg is absorbed into DSP mul_32s_32s_52_2_1_U167/buff0_reg.
DSP Report: register mul_32s_32s_52_2_1_U167/buff0_reg is absorbed into DSP mul_32s_32s_52_2_1_U167/buff0_reg.
DSP Report: operator mul_32s_32s_52_2_1_U167/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U167/buff0_reg.
DSP Report: operator mul_32s_32s_52_2_1_U167/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U167/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_52_2_1_U167/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_52_2_1_U167/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U167/tmp_product.
DSP Report: register mul_32s_32s_52_2_1_U167/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U167/tmp_product.
DSP Report: operator mul_32s_32s_52_2_1_U167/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U167/tmp_product.
DSP Report: operator mul_32s_32s_52_2_1_U167/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U167/tmp_product.
DSP Report: Generating DSP mul_32s_32s_52_2_1_U167/buff0_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_52_2_1_U167/buff0_reg is absorbed into DSP mul_32s_32s_52_2_1_U167/buff0_reg.
DSP Report: register mul_32s_32s_52_2_1_U167/buff0_reg is absorbed into DSP mul_32s_32s_52_2_1_U167/buff0_reg.
DSP Report: operator mul_32s_32s_52_2_1_U167/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U167/buff0_reg.
DSP Report: operator mul_32s_32s_52_2_1_U167/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U167/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_52_2_1_U162/tmp_product, operation Mode is: A2*B2.
DSP Report: register y_reg_2157_reg is absorbed into DSP mul_32s_32s_52_2_1_U162/tmp_product.
DSP Report: register mul_32s_32s_52_2_1_U162/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U162/tmp_product.
DSP Report: operator mul_32s_32s_52_2_1_U162/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U162/tmp_product.
DSP Report: operator mul_32s_32s_52_2_1_U162/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U162/tmp_product.
DSP Report: Generating DSP mul_32s_32s_52_2_1_U162/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register y_reg_2157_reg is absorbed into DSP mul_32s_32s_52_2_1_U162/buff0_reg.
DSP Report: register y_reg_2157_reg is absorbed into DSP mul_32s_32s_52_2_1_U162/buff0_reg.
DSP Report: register mul_32s_32s_52_2_1_U162/buff0_reg is absorbed into DSP mul_32s_32s_52_2_1_U162/buff0_reg.
DSP Report: operator mul_32s_32s_52_2_1_U162/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U162/buff0_reg.
DSP Report: operator mul_32s_32s_52_2_1_U162/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U162/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_52_2_1_U162/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_52_2_1_U162/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U162/tmp_product.
DSP Report: register mul_32s_32s_52_2_1_U162/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U162/tmp_product.
DSP Report: operator mul_32s_32s_52_2_1_U162/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U162/tmp_product.
DSP Report: operator mul_32s_32s_52_2_1_U162/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U162/tmp_product.
DSP Report: Generating DSP mul_32s_32s_52_2_1_U162/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register y_reg_2157_reg is absorbed into DSP mul_32s_32s_52_2_1_U162/buff0_reg.
DSP Report: register mul_32s_32s_52_2_1_U162/buff0_reg is absorbed into DSP mul_32s_32s_52_2_1_U162/buff0_reg.
DSP Report: register mul_32s_32s_52_2_1_U162/buff0_reg is absorbed into DSP mul_32s_32s_52_2_1_U162/buff0_reg.
DSP Report: operator mul_32s_32s_52_2_1_U162/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U162/buff0_reg.
DSP Report: operator mul_32s_32s_52_2_1_U162/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U162/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_52_2_1_U161/tmp_product, operation Mode is: A2*B2.
DSP Report: register x_reg_2151_reg is absorbed into DSP mul_32s_32s_52_2_1_U161/tmp_product.
DSP Report: register mul_32s_32s_52_2_1_U161/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U161/tmp_product.
DSP Report: operator mul_32s_32s_52_2_1_U161/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U161/tmp_product.
DSP Report: operator mul_32s_32s_52_2_1_U161/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U161/tmp_product.
DSP Report: Generating DSP mul_32s_32s_52_2_1_U161/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register x_reg_2151_reg is absorbed into DSP mul_32s_32s_52_2_1_U161/buff0_reg.
DSP Report: register x_reg_2151_reg is absorbed into DSP mul_32s_32s_52_2_1_U161/buff0_reg.
DSP Report: register mul_32s_32s_52_2_1_U161/buff0_reg is absorbed into DSP mul_32s_32s_52_2_1_U161/buff0_reg.
DSP Report: operator mul_32s_32s_52_2_1_U161/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U161/buff0_reg.
DSP Report: operator mul_32s_32s_52_2_1_U161/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U161/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_52_2_1_U161/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_52_2_1_U161/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U161/tmp_product.
DSP Report: register mul_32s_32s_52_2_1_U161/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U161/tmp_product.
DSP Report: operator mul_32s_32s_52_2_1_U161/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U161/tmp_product.
DSP Report: operator mul_32s_32s_52_2_1_U161/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U161/tmp_product.
DSP Report: Generating DSP mul_32s_32s_52_2_1_U161/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register x_reg_2151_reg is absorbed into DSP mul_32s_32s_52_2_1_U161/buff0_reg.
DSP Report: register mul_32s_32s_52_2_1_U161/buff0_reg is absorbed into DSP mul_32s_32s_52_2_1_U161/buff0_reg.
DSP Report: register mul_32s_32s_52_2_1_U161/buff0_reg is absorbed into DSP mul_32s_32s_52_2_1_U161/buff0_reg.
DSP Report: operator mul_32s_32s_52_2_1_U161/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U161/buff0_reg.
DSP Report: operator mul_32s_32s_52_2_1_U161/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U161/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_52_2_1_U163/tmp_product, operation Mode is: A2*B2.
DSP Report: register r2_reg_2197_reg is absorbed into DSP mul_32s_32s_52_2_1_U163/tmp_product.
DSP Report: register mul_32s_32s_52_2_1_U163/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U163/tmp_product.
DSP Report: operator mul_32s_32s_52_2_1_U163/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U163/tmp_product.
DSP Report: operator mul_32s_32s_52_2_1_U163/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U163/tmp_product.
DSP Report: Generating DSP mul_32s_32s_52_2_1_U163/buff0_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register r2_reg_2197_reg is absorbed into DSP mul_32s_32s_52_2_1_U163/buff0_reg.
DSP Report: register mul_32s_32s_52_2_1_U163/buff0_reg is absorbed into DSP mul_32s_32s_52_2_1_U163/buff0_reg.
DSP Report: operator mul_32s_32s_52_2_1_U163/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U163/buff0_reg.
DSP Report: operator mul_32s_32s_52_2_1_U163/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U163/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_52_2_1_U163/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_52_2_1_U163/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U163/tmp_product.
DSP Report: register mul_32s_32s_52_2_1_U163/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U163/tmp_product.
DSP Report: operator mul_32s_32s_52_2_1_U163/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U163/tmp_product.
DSP Report: operator mul_32s_32s_52_2_1_U163/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U163/tmp_product.
DSP Report: Generating DSP mul_32s_32s_52_2_1_U163/buff0_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_52_2_1_U163/buff0_reg is absorbed into DSP mul_32s_32s_52_2_1_U163/buff0_reg.
DSP Report: register mul_32s_32s_52_2_1_U163/buff0_reg is absorbed into DSP mul_32s_32s_52_2_1_U163/buff0_reg.
DSP Report: operator mul_32s_32s_52_2_1_U163/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U163/buff0_reg.
DSP Report: operator mul_32s_32s_52_2_1_U163/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U163/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_52_2_1_U164/tmp_product, operation Mode is: A''*B2.
DSP Report: register trunc_ln_reg_2235_reg is absorbed into DSP mul_32s_32s_52_2_1_U164/tmp_product.
DSP Report: register mul_32s_32s_52_2_1_U164/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U164/tmp_product.
DSP Report: register mul_32s_32s_52_2_1_U164/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U164/tmp_product.
DSP Report: operator mul_32s_32s_52_2_1_U164/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U164/tmp_product.
DSP Report: operator mul_32s_32s_52_2_1_U164/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U164/tmp_product.
DSP Report: Generating DSP mul_32s_32s_52_2_1_U164/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register sext_ln131_1_reg_2203_pp0_iter11_reg_reg is absorbed into DSP mul_32s_32s_52_2_1_U164/buff0_reg.
DSP Report: register sext_ln131_1_reg_2203_pp0_iter12_reg_reg is absorbed into DSP mul_32s_32s_52_2_1_U164/buff0_reg.
DSP Report: register trunc_ln_reg_2235_reg is absorbed into DSP mul_32s_32s_52_2_1_U164/buff0_reg.
DSP Report: register mul_32s_32s_52_2_1_U164/buff0_reg is absorbed into DSP mul_32s_32s_52_2_1_U164/buff0_reg.
DSP Report: operator mul_32s_32s_52_2_1_U164/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U164/buff0_reg.
DSP Report: operator mul_32s_32s_52_2_1_U164/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U164/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_52_2_1_U164/tmp_product, operation Mode is: A2*B''.
DSP Report: register mul_32s_32s_52_2_1_U164/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U164/tmp_product.
DSP Report: register mul_32s_32s_52_2_1_U164/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U164/tmp_product.
DSP Report: register mul_32s_32s_52_2_1_U164/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U164/tmp_product.
DSP Report: operator mul_32s_32s_52_2_1_U164/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U164/tmp_product.
DSP Report: operator mul_32s_32s_52_2_1_U164/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U164/tmp_product.
DSP Report: Generating DSP mul_32s_32s_52_2_1_U164/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register sext_ln131_1_reg_2203_pp0_iter11_reg_reg is absorbed into DSP mul_32s_32s_52_2_1_U164/buff0_reg.
DSP Report: register sext_ln131_1_reg_2203_pp0_iter12_reg_reg is absorbed into DSP mul_32s_32s_52_2_1_U164/buff0_reg.
DSP Report: register mul_32s_32s_52_2_1_U164/buff0_reg is absorbed into DSP mul_32s_32s_52_2_1_U164/buff0_reg.
DSP Report: register mul_32s_32s_52_2_1_U164/buff0_reg is absorbed into DSP mul_32s_32s_52_2_1_U164/buff0_reg.
DSP Report: operator mul_32s_32s_52_2_1_U164/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U164/buff0_reg.
DSP Report: operator mul_32s_32s_52_2_1_U164/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U164/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_52_2_1_U165/tmp_product, operation Mode is: A''*B2.
DSP Report: register trunc_ln131_1_reg_2260_reg is absorbed into DSP mul_32s_32s_52_2_1_U165/tmp_product.
DSP Report: register mul_32s_32s_52_2_1_U165/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U165/tmp_product.
DSP Report: register mul_32s_32s_52_2_1_U165/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U165/tmp_product.
DSP Report: operator mul_32s_32s_52_2_1_U165/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U165/tmp_product.
DSP Report: operator mul_32s_32s_52_2_1_U165/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U165/tmp_product.
DSP Report: Generating DSP mul_32s_32s_52_2_1_U165/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register sext_ln131_1_reg_2203_pp0_iter14_reg_reg is absorbed into DSP mul_32s_32s_52_2_1_U165/buff0_reg.
DSP Report: register sext_ln131_1_reg_2203_pp0_iter15_reg_reg is absorbed into DSP mul_32s_32s_52_2_1_U165/buff0_reg.
DSP Report: register trunc_ln131_1_reg_2260_reg is absorbed into DSP mul_32s_32s_52_2_1_U165/buff0_reg.
DSP Report: register mul_32s_32s_52_2_1_U165/buff0_reg is absorbed into DSP mul_32s_32s_52_2_1_U165/buff0_reg.
DSP Report: operator mul_32s_32s_52_2_1_U165/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U165/buff0_reg.
DSP Report: operator mul_32s_32s_52_2_1_U165/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U165/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_52_2_1_U165/tmp_product, operation Mode is: A2*B''.
DSP Report: register mul_32s_32s_52_2_1_U165/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U165/tmp_product.
DSP Report: register mul_32s_32s_52_2_1_U165/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U165/tmp_product.
DSP Report: register mul_32s_32s_52_2_1_U165/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U165/tmp_product.
DSP Report: operator mul_32s_32s_52_2_1_U165/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U165/tmp_product.
DSP Report: operator mul_32s_32s_52_2_1_U165/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U165/tmp_product.
DSP Report: Generating DSP mul_32s_32s_52_2_1_U165/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register sext_ln131_1_reg_2203_pp0_iter14_reg_reg is absorbed into DSP mul_32s_32s_52_2_1_U165/buff0_reg.
DSP Report: register sext_ln131_1_reg_2203_pp0_iter15_reg_reg is absorbed into DSP mul_32s_32s_52_2_1_U165/buff0_reg.
DSP Report: register mul_32s_32s_52_2_1_U165/buff0_reg is absorbed into DSP mul_32s_32s_52_2_1_U165/buff0_reg.
DSP Report: register mul_32s_32s_52_2_1_U165/buff0_reg is absorbed into DSP mul_32s_32s_52_2_1_U165/buff0_reg.
DSP Report: operator mul_32s_32s_52_2_1_U165/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U165/buff0_reg.
DSP Report: operator mul_32s_32s_52_2_1_U165/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U165/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_52_2_1_U166/tmp_product, operation Mode is: A''*B2.
DSP Report: register kr_reg_2285_reg is absorbed into DSP mul_32s_32s_52_2_1_U166/tmp_product.
DSP Report: register mul_32s_32s_52_2_1_U166/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U166/tmp_product.
DSP Report: register mul_32s_32s_52_2_1_U166/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U166/tmp_product.
DSP Report: operator mul_32s_32s_52_2_1_U166/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U166/tmp_product.
DSP Report: operator mul_32s_32s_52_2_1_U166/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U166/tmp_product.
DSP Report: Generating DSP mul_32s_32s_52_2_1_U166/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register sext_ln126_reg_2162_pp0_iter17_reg_reg is absorbed into DSP mul_32s_32s_52_2_1_U166/buff0_reg.
DSP Report: register sext_ln126_reg_2162_pp0_iter18_reg_reg is absorbed into DSP mul_32s_32s_52_2_1_U166/buff0_reg.
DSP Report: register kr_reg_2285_reg is absorbed into DSP mul_32s_32s_52_2_1_U166/buff0_reg.
DSP Report: register mul_32s_32s_52_2_1_U166/buff0_reg is absorbed into DSP mul_32s_32s_52_2_1_U166/buff0_reg.
DSP Report: operator mul_32s_32s_52_2_1_U166/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U166/buff0_reg.
DSP Report: operator mul_32s_32s_52_2_1_U166/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U166/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_52_2_1_U166/tmp_product, operation Mode is: A2*B''.
DSP Report: register mul_32s_32s_52_2_1_U166/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U166/tmp_product.
DSP Report: register mul_32s_32s_52_2_1_U166/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U166/tmp_product.
DSP Report: register mul_32s_32s_52_2_1_U166/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U166/tmp_product.
DSP Report: operator mul_32s_32s_52_2_1_U166/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U166/tmp_product.
DSP Report: operator mul_32s_32s_52_2_1_U166/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U166/tmp_product.
DSP Report: Generating DSP mul_32s_32s_52_2_1_U166/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register sext_ln126_reg_2162_pp0_iter17_reg_reg is absorbed into DSP mul_32s_32s_52_2_1_U166/buff0_reg.
DSP Report: register sext_ln126_reg_2162_pp0_iter18_reg_reg is absorbed into DSP mul_32s_32s_52_2_1_U166/buff0_reg.
DSP Report: register mul_32s_32s_52_2_1_U166/buff0_reg is absorbed into DSP mul_32s_32s_52_2_1_U166/buff0_reg.
DSP Report: register mul_32s_32s_52_2_1_U166/buff0_reg is absorbed into DSP mul_32s_32s_52_2_1_U166/buff0_reg.
DSP Report: operator mul_32s_32s_52_2_1_U166/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U166/buff0_reg.
DSP Report: operator mul_32s_32s_52_2_1_U166/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U166/buff0_reg.
DSP Report: Generating DSP mul_34s_32s_52_2_1_U171/tmp_product, operation Mode is: A2*B2.
DSP Report: register add_ln136_1_reg_2210_reg is absorbed into DSP mul_34s_32s_52_2_1_U171/tmp_product.
DSP Report: register mul_34s_32s_52_2_1_U171/tmp_product is absorbed into DSP mul_34s_32s_52_2_1_U171/tmp_product.
DSP Report: operator mul_34s_32s_52_2_1_U171/tmp_product is absorbed into DSP mul_34s_32s_52_2_1_U171/tmp_product.
DSP Report: operator mul_34s_32s_52_2_1_U171/tmp_product is absorbed into DSP mul_34s_32s_52_2_1_U171/tmp_product.
DSP Report: Generating DSP mul_34s_32s_52_2_1_U171/buff0_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register add_ln136_1_reg_2210_reg is absorbed into DSP mul_34s_32s_52_2_1_U171/buff0_reg.
DSP Report: register mul_34s_32s_52_2_1_U171/buff0_reg is absorbed into DSP mul_34s_32s_52_2_1_U171/buff0_reg.
DSP Report: operator mul_34s_32s_52_2_1_U171/tmp_product is absorbed into DSP mul_34s_32s_52_2_1_U171/buff0_reg.
DSP Report: operator mul_34s_32s_52_2_1_U171/tmp_product is absorbed into DSP mul_34s_32s_52_2_1_U171/buff0_reg.
DSP Report: Generating DSP mul_34s_32s_52_2_1_U171/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_34s_32s_52_2_1_U171/tmp_product is absorbed into DSP mul_34s_32s_52_2_1_U171/tmp_product.
DSP Report: register mul_34s_32s_52_2_1_U171/tmp_product is absorbed into DSP mul_34s_32s_52_2_1_U171/tmp_product.
DSP Report: operator mul_34s_32s_52_2_1_U171/tmp_product is absorbed into DSP mul_34s_32s_52_2_1_U171/tmp_product.
DSP Report: operator mul_34s_32s_52_2_1_U171/tmp_product is absorbed into DSP mul_34s_32s_52_2_1_U171/tmp_product.
DSP Report: Generating DSP mul_34s_32s_52_2_1_U171/buff0_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_34s_32s_52_2_1_U171/buff0_reg is absorbed into DSP mul_34s_32s_52_2_1_U171/buff0_reg.
DSP Report: register mul_34s_32s_52_2_1_U171/buff0_reg is absorbed into DSP mul_34s_32s_52_2_1_U171/buff0_reg.
DSP Report: operator mul_34s_32s_52_2_1_U171/tmp_product is absorbed into DSP mul_34s_32s_52_2_1_U171/buff0_reg.
DSP Report: operator mul_34s_32s_52_2_1_U171/tmp_product is absorbed into DSP mul_34s_32s_52_2_1_U171/buff0_reg.
DSP Report: Generating DSP mul_34s_32s_65_2_1_U173/tmp_product, operation Mode is: A2*B2.
DSP Report: register add_ln136_2_reg_2322_reg is absorbed into DSP mul_34s_32s_65_2_1_U173/tmp_product.
DSP Report: register mul_34s_32s_65_2_1_U173/tmp_product is absorbed into DSP mul_34s_32s_65_2_1_U173/tmp_product.
DSP Report: operator mul_34s_32s_65_2_1_U173/tmp_product is absorbed into DSP mul_34s_32s_65_2_1_U173/tmp_product.
DSP Report: operator mul_34s_32s_65_2_1_U173/tmp_product is absorbed into DSP mul_34s_32s_65_2_1_U173/tmp_product.
DSP Report: Generating DSP mul_34s_32s_65_2_1_U173/buff0_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register add_ln136_2_reg_2322_reg is absorbed into DSP mul_34s_32s_65_2_1_U173/buff0_reg.
DSP Report: register mul_34s_32s_65_2_1_U173/buff0_reg is absorbed into DSP mul_34s_32s_65_2_1_U173/buff0_reg.
DSP Report: operator mul_34s_32s_65_2_1_U173/tmp_product is absorbed into DSP mul_34s_32s_65_2_1_U173/buff0_reg.
DSP Report: operator mul_34s_32s_65_2_1_U173/tmp_product is absorbed into DSP mul_34s_32s_65_2_1_U173/buff0_reg.
DSP Report: Generating DSP mul_34s_32s_65_2_1_U173/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_34s_32s_65_2_1_U173/tmp_product is absorbed into DSP mul_34s_32s_65_2_1_U173/tmp_product.
DSP Report: register mul_34s_32s_65_2_1_U173/tmp_product is absorbed into DSP mul_34s_32s_65_2_1_U173/tmp_product.
DSP Report: operator mul_34s_32s_65_2_1_U173/tmp_product is absorbed into DSP mul_34s_32s_65_2_1_U173/tmp_product.
DSP Report: operator mul_34s_32s_65_2_1_U173/tmp_product is absorbed into DSP mul_34s_32s_65_2_1_U173/tmp_product.
DSP Report: Generating DSP mul_34s_32s_65_2_1_U173/buff0_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_34s_32s_65_2_1_U173/buff0_reg is absorbed into DSP mul_34s_32s_65_2_1_U173/buff0_reg.
DSP Report: register mul_34s_32s_65_2_1_U173/buff0_reg is absorbed into DSP mul_34s_32s_65_2_1_U173/buff0_reg.
DSP Report: operator mul_34s_32s_65_2_1_U173/tmp_product is absorbed into DSP mul_34s_32s_65_2_1_U173/buff0_reg.
DSP Report: operator mul_34s_32s_65_2_1_U173/tmp_product is absorbed into DSP mul_34s_32s_65_2_1_U173/buff0_reg.
DSP Report: Generating DSP mul_34s_32s_52_2_1_U172/tmp_product, operation Mode is: A2*B2.
DSP Report: register add_ln137_reg_2215_reg is absorbed into DSP mul_34s_32s_52_2_1_U172/tmp_product.
DSP Report: register mul_34s_32s_52_2_1_U172/tmp_product is absorbed into DSP mul_34s_32s_52_2_1_U172/tmp_product.
DSP Report: operator mul_34s_32s_52_2_1_U172/tmp_product is absorbed into DSP mul_34s_32s_52_2_1_U172/tmp_product.
DSP Report: operator mul_34s_32s_52_2_1_U172/tmp_product is absorbed into DSP mul_34s_32s_52_2_1_U172/tmp_product.
DSP Report: Generating DSP mul_34s_32s_52_2_1_U172/buff0_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register add_ln137_reg_2215_reg is absorbed into DSP mul_34s_32s_52_2_1_U172/buff0_reg.
DSP Report: register mul_34s_32s_52_2_1_U172/buff0_reg is absorbed into DSP mul_34s_32s_52_2_1_U172/buff0_reg.
DSP Report: operator mul_34s_32s_52_2_1_U172/tmp_product is absorbed into DSP mul_34s_32s_52_2_1_U172/buff0_reg.
DSP Report: operator mul_34s_32s_52_2_1_U172/tmp_product is absorbed into DSP mul_34s_32s_52_2_1_U172/buff0_reg.
DSP Report: Generating DSP mul_34s_32s_52_2_1_U172/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_34s_32s_52_2_1_U172/tmp_product is absorbed into DSP mul_34s_32s_52_2_1_U172/tmp_product.
DSP Report: register mul_34s_32s_52_2_1_U172/tmp_product is absorbed into DSP mul_34s_32s_52_2_1_U172/tmp_product.
DSP Report: operator mul_34s_32s_52_2_1_U172/tmp_product is absorbed into DSP mul_34s_32s_52_2_1_U172/tmp_product.
DSP Report: operator mul_34s_32s_52_2_1_U172/tmp_product is absorbed into DSP mul_34s_32s_52_2_1_U172/tmp_product.
DSP Report: Generating DSP mul_34s_32s_52_2_1_U172/buff0_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_34s_32s_52_2_1_U172/buff0_reg is absorbed into DSP mul_34s_32s_52_2_1_U172/buff0_reg.
DSP Report: register mul_34s_32s_52_2_1_U172/buff0_reg is absorbed into DSP mul_34s_32s_52_2_1_U172/buff0_reg.
DSP Report: operator mul_34s_32s_52_2_1_U172/tmp_product is absorbed into DSP mul_34s_32s_52_2_1_U172/buff0_reg.
DSP Report: operator mul_34s_32s_52_2_1_U172/tmp_product is absorbed into DSP mul_34s_32s_52_2_1_U172/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_52_2_1_U168/tmp_product, operation Mode is: A''*B2.
DSP Report: register kr_reg_2285_reg is absorbed into DSP mul_32s_32s_52_2_1_U168/tmp_product.
DSP Report: register mul_32s_32s_52_2_1_U168/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U168/tmp_product.
DSP Report: register mul_32s_32s_52_2_1_U168/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U168/tmp_product.
DSP Report: operator mul_32s_32s_52_2_1_U168/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U168/tmp_product.
DSP Report: operator mul_32s_32s_52_2_1_U168/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U168/tmp_product.
DSP Report: Generating DSP mul_32s_32s_52_2_1_U168/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register sext_ln126_1_reg_2169_pp0_iter17_reg_reg is absorbed into DSP mul_32s_32s_52_2_1_U168/buff0_reg.
DSP Report: register sext_ln126_1_reg_2169_pp0_iter18_reg_reg is absorbed into DSP mul_32s_32s_52_2_1_U168/buff0_reg.
DSP Report: register kr_reg_2285_reg is absorbed into DSP mul_32s_32s_52_2_1_U168/buff0_reg.
DSP Report: register mul_32s_32s_52_2_1_U168/buff0_reg is absorbed into DSP mul_32s_32s_52_2_1_U168/buff0_reg.
DSP Report: operator mul_32s_32s_52_2_1_U168/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U168/buff0_reg.
DSP Report: operator mul_32s_32s_52_2_1_U168/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U168/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_52_2_1_U168/tmp_product, operation Mode is: A2*B''.
DSP Report: register mul_32s_32s_52_2_1_U168/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U168/tmp_product.
DSP Report: register mul_32s_32s_52_2_1_U168/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U168/tmp_product.
DSP Report: register mul_32s_32s_52_2_1_U168/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U168/tmp_product.
DSP Report: operator mul_32s_32s_52_2_1_U168/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U168/tmp_product.
DSP Report: operator mul_32s_32s_52_2_1_U168/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U168/tmp_product.
DSP Report: Generating DSP mul_32s_32s_52_2_1_U168/buff0_reg, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register sext_ln126_1_reg_2169_pp0_iter17_reg_reg is absorbed into DSP mul_32s_32s_52_2_1_U168/buff0_reg.
DSP Report: register sext_ln126_1_reg_2169_pp0_iter18_reg_reg is absorbed into DSP mul_32s_32s_52_2_1_U168/buff0_reg.
DSP Report: register mul_32s_32s_52_2_1_U168/buff0_reg is absorbed into DSP mul_32s_32s_52_2_1_U168/buff0_reg.
DSP Report: register mul_32s_32s_52_2_1_U168/buff0_reg is absorbed into DSP mul_32s_32s_52_2_1_U168/buff0_reg.
DSP Report: operator mul_32s_32s_52_2_1_U168/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U168/buff0_reg.
DSP Report: operator mul_32s_32s_52_2_1_U168/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U168/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_52_2_1_U169/tmp_product, operation Mode is: A2*B2.
DSP Report: register p_2xy_reg_2280_reg is absorbed into DSP mul_32s_32s_52_2_1_U169/tmp_product.
DSP Report: register mul_32s_32s_52_2_1_U169/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U169/tmp_product.
DSP Report: operator mul_32s_32s_52_2_1_U169/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U169/tmp_product.
DSP Report: operator mul_32s_32s_52_2_1_U169/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U169/tmp_product.
DSP Report: Generating DSP mul_32s_32s_52_2_1_U169/buff0_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register p_2xy_reg_2280_reg is absorbed into DSP mul_32s_32s_52_2_1_U169/buff0_reg.
DSP Report: register mul_32s_32s_52_2_1_U169/buff0_reg is absorbed into DSP mul_32s_32s_52_2_1_U169/buff0_reg.
DSP Report: operator mul_32s_32s_52_2_1_U169/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U169/buff0_reg.
DSP Report: operator mul_32s_32s_52_2_1_U169/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U169/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_52_2_1_U169/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_52_2_1_U169/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U169/tmp_product.
DSP Report: register mul_32s_32s_52_2_1_U169/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U169/tmp_product.
DSP Report: operator mul_32s_32s_52_2_1_U169/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U169/tmp_product.
DSP Report: operator mul_32s_32s_52_2_1_U169/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U169/tmp_product.
DSP Report: Generating DSP mul_32s_32s_52_2_1_U169/buff0_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_52_2_1_U169/buff0_reg is absorbed into DSP mul_32s_32s_52_2_1_U169/buff0_reg.
DSP Report: register mul_32s_32s_52_2_1_U169/buff0_reg is absorbed into DSP mul_32s_32s_52_2_1_U169/buff0_reg.
DSP Report: operator mul_32s_32s_52_2_1_U169/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U169/buff0_reg.
DSP Report: operator mul_32s_32s_52_2_1_U169/tmp_product is absorbed into DSP mul_32s_32s_52_2_1_U169/buff0_reg.
DSP Report: Generating DSP mul_34s_32s_65_2_1_U174/tmp_product, operation Mode is: A2*B2.
DSP Report: register add_ln137_2_reg_2327_reg is absorbed into DSP mul_34s_32s_65_2_1_U174/tmp_product.
DSP Report: register mul_34s_32s_65_2_1_U174/tmp_product is absorbed into DSP mul_34s_32s_65_2_1_U174/tmp_product.
DSP Report: operator mul_34s_32s_65_2_1_U174/tmp_product is absorbed into DSP mul_34s_32s_65_2_1_U174/tmp_product.
DSP Report: operator mul_34s_32s_65_2_1_U174/tmp_product is absorbed into DSP mul_34s_32s_65_2_1_U174/tmp_product.
DSP Report: Generating DSP mul_34s_32s_65_2_1_U174/buff0_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register add_ln137_2_reg_2327_reg is absorbed into DSP mul_34s_32s_65_2_1_U174/buff0_reg.
DSP Report: register mul_34s_32s_65_2_1_U174/buff0_reg is absorbed into DSP mul_34s_32s_65_2_1_U174/buff0_reg.
DSP Report: operator mul_34s_32s_65_2_1_U174/tmp_product is absorbed into DSP mul_34s_32s_65_2_1_U174/buff0_reg.
DSP Report: operator mul_34s_32s_65_2_1_U174/tmp_product is absorbed into DSP mul_34s_32s_65_2_1_U174/buff0_reg.
DSP Report: Generating DSP mul_34s_32s_65_2_1_U174/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_34s_32s_65_2_1_U174/tmp_product is absorbed into DSP mul_34s_32s_65_2_1_U174/tmp_product.
DSP Report: register mul_34s_32s_65_2_1_U174/tmp_product is absorbed into DSP mul_34s_32s_65_2_1_U174/tmp_product.
DSP Report: operator mul_34s_32s_65_2_1_U174/tmp_product is absorbed into DSP mul_34s_32s_65_2_1_U174/tmp_product.
DSP Report: operator mul_34s_32s_65_2_1_U174/tmp_product is absorbed into DSP mul_34s_32s_65_2_1_U174/tmp_product.
DSP Report: Generating DSP mul_34s_32s_65_2_1_U174/buff0_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_34s_32s_65_2_1_U174/buff0_reg is absorbed into DSP mul_34s_32s_65_2_1_U174/buff0_reg.
DSP Report: register mul_34s_32s_65_2_1_U174/buff0_reg is absorbed into DSP mul_34s_32s_65_2_1_U174/buff0_reg.
DSP Report: operator mul_34s_32s_65_2_1_U174/tmp_product is absorbed into DSP mul_34s_32s_65_2_1_U174/buff0_reg.
DSP Report: operator mul_34s_32s_65_2_1_U174/tmp_product is absorbed into DSP mul_34s_32s_65_2_1_U174/buff0_reg.
INFO: [Synth 8-4471] merging register 'grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141/ap_CS_fsm_reg[0:0]' into 'grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120/ap_CS_fsm_reg[0:0]' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2.v:119]
DSP Report: Generating DSP mul_ln163_reg_379_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln163_reg_379_reg is absorbed into DSP mul_ln163_reg_379_reg.
DSP Report: operator mul_16ns_16ns_32_1_1_U203/tmp_product is absorbed into DSP mul_ln163_reg_379_reg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/lshr_ln220_reg_2574_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/lshr_ln219_reg_2554_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/or_ln_reg_2544_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_178_2_fu_141/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_VITIS_LOOP_171_1_fu_120/ap_CS_fsm_reg[0] )
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln120_reg_2110_reg[47]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln120_reg_2110_reg[46]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln120_reg_2110_reg[45]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln120_reg_2110_reg[44]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln120_reg_2110_reg[43]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln120_reg_2110_reg[42]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln120_reg_2110_reg[41]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln120_reg_2110_reg[40]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln120_reg_2110_reg[39]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln120_reg_2110_reg[38]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln120_reg_2110_reg[37]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln120_reg_2110_reg[36]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln120_reg_2110_reg[35]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln120_reg_2110_reg[34]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln120_reg_2110_reg[33]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln120_reg_2110_reg[32]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln120_reg_2110_reg[31]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln120_reg_2110_reg[30]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln120_reg_2110_reg[29]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln120_reg_2110_reg[28]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln120_reg_2110_reg[27]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln120_reg_2110_reg[26]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln120_reg_2110_reg[25]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln120_reg_2110_reg[24]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln120_reg_2110_reg[23]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln120_reg_2110_reg[22]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln120_reg_2110_reg[21]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln120_reg_2110_reg[20]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln120_reg_2110_reg[19]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln120_reg_2110_reg[18]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln120_reg_2110_reg[17]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln120_1_reg_2115_reg[47]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln120_1_reg_2115_reg[46]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln120_1_reg_2115_reg[45]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln120_1_reg_2115_reg[44]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln120_1_reg_2115_reg[43]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln120_1_reg_2115_reg[42]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln120_1_reg_2115_reg[41]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln120_1_reg_2115_reg[40]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln120_1_reg_2115_reg[39]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln120_1_reg_2115_reg[38]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln120_1_reg_2115_reg[37]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln120_1_reg_2115_reg[36]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln120_1_reg_2115_reg[35]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln120_1_reg_2115_reg[34]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln120_1_reg_2115_reg[33]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln120_1_reg_2115_reg[32]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln120_1_reg_2115_reg[31]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln120_1_reg_2115_reg[30]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln120_1_reg_2115_reg[29]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln120_1_reg_2115_reg[28]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln120_1_reg_2115_reg[27]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln120_1_reg_2115_reg[26]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln120_1_reg_2115_reg[25]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln120_1_reg_2115_reg[24]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln120_1_reg_2115_reg[23]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln120_1_reg_2115_reg[22]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln120_1_reg_2115_reg[21]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln120_1_reg_2115_reg[20]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln120_1_reg_2115_reg[19]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln120_1_reg_2115_reg[18]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln120_1_reg_2115_reg[17]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln113_1_reg_2105_reg[47]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln113_1_reg_2105_reg[46]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln113_1_reg_2105_reg[45]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln113_1_reg_2105_reg[44]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln113_1_reg_2105_reg[43]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln113_1_reg_2105_reg[42]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln113_1_reg_2105_reg[41]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln113_1_reg_2105_reg[40]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln113_1_reg_2105_reg[39]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln113_1_reg_2105_reg[38]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln113_1_reg_2105_reg[37]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln113_1_reg_2105_reg[36]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln113_1_reg_2105_reg[35]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln113_1_reg_2105_reg[34]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln113_1_reg_2105_reg[33]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln113_1_reg_2105_reg[32]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln113_1_reg_2105_reg[31]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln113_1_reg_2105_reg[30]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln113_1_reg_2105_reg[29]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln113_1_reg_2105_reg[28]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln113_1_reg_2105_reg[27]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln113_1_reg_2105_reg[26]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln113_1_reg_2105_reg[25]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln113_1_reg_2105_reg[24]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln113_1_reg_2105_reg[23]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln113_1_reg_2105_reg[22]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln113_1_reg_2105_reg[21]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln113_1_reg_2105_reg[20]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln113_1_reg_2105_reg[19]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln113_1_reg_2105_reg[18]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln113_1_reg_2105_reg[17]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln113_reg_2100_reg[47]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln113_reg_2100_reg[46]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln113_reg_2100_reg[45]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln113_reg_2100_reg[44]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
WARNING: [Synth 8-3332] Sequential element (grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/mul_ln113_reg_2100_reg[43]) is unused and will be removed from module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/sub_ln220_1_reg_2522_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width_fu_152/sub_ln219_1_reg_2489_reg[5] )
INFO: [Synth 8-3886] merging instance 'left_line_buf_10_addr_reg_36463_reg[0]' (FDE) to 'select_ln366_256_reg_36297_reg[0]'
INFO: [Synth 8-3886] merging instance 'left_line_buf_10_addr_reg_36463_reg[1]' (FDE) to 'select_ln366_256_reg_36297_reg[1]'
INFO: [Synth 8-3886] merging instance 'left_line_buf_10_addr_reg_36463_reg[2]' (FDE) to 'select_ln366_256_reg_36297_reg[2]'
INFO: [Synth 8-3886] merging instance 'left_line_buf_10_addr_reg_36463_reg[3]' (FDE) to 'select_ln366_256_reg_36297_reg[3]'
INFO: [Synth 8-3886] merging instance 'left_line_buf_10_addr_reg_36463_reg[4]' (FDE) to 'select_ln366_256_reg_36297_reg[4]'
INFO: [Synth 8-3886] merging instance 'left_line_buf_10_addr_reg_36463_reg[5]' (FDE) to 'select_ln366_256_reg_36297_reg[5]'
INFO: [Synth 8-3886] merging instance 'left_line_buf_10_addr_reg_36463_reg[6]' (FDE) to 'select_ln366_256_reg_36297_reg[6]'
INFO: [Synth 8-3886] merging instance 'left_line_buf_10_addr_reg_36463_reg[7]' (FDE) to 'select_ln366_256_reg_36297_reg[7]'
INFO: [Synth 8-3886] merging instance 'left_line_buf_10_addr_reg_36463_reg[8]' (FDE) to 'select_ln366_256_reg_36297_reg[8]'
INFO: [Synth 8-3886] merging instance 'left_line_buf_10_addr_reg_36463_reg[9]' (FDE) to 'select_ln366_256_reg_36297_reg[9]'
INFO: [Synth 8-3886] merging instance 'select_ln366_256_reg_36297_pp0_iter3_reg_reg[1]' (FDE) to 'left_line_buf_addr_reg_36523_pp0_iter3_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'select_ln366_256_reg_36297_pp0_iter3_reg_reg[2]' (FDE) to 'left_line_buf_addr_reg_36523_pp0_iter3_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'select_ln366_256_reg_36297_pp0_iter3_reg_reg[3]' (FDE) to 'left_line_buf_addr_reg_36523_pp0_iter3_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'select_ln366_256_reg_36297_pp0_iter3_reg_reg[0]' (FDE) to 'left_line_buf_addr_reg_36523_pp0_iter3_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'select_ln366_256_reg_36297_pp0_iter3_reg_reg[4]' (FDE) to 'left_line_buf_addr_reg_36523_pp0_iter3_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'select_ln366_256_reg_36297_pp0_iter3_reg_reg[5]' (FDE) to 'left_line_buf_addr_reg_36523_pp0_iter3_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'select_ln366_256_reg_36297_pp0_iter3_reg_reg[6]' (FDE) to 'left_line_buf_addr_reg_36523_pp0_iter3_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'select_ln366_256_reg_36297_pp0_iter3_reg_reg[7]' (FDE) to 'left_line_buf_addr_reg_36523_pp0_iter3_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'select_ln366_256_reg_36297_pp0_iter3_reg_reg[8]' (FDE) to 'left_line_buf_addr_reg_36523_pp0_iter3_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'select_ln366_256_reg_36297_pp0_iter3_reg_reg[9]' (FDE) to 'left_line_buf_addr_reg_36523_pp0_iter3_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_l_tmp_31_reg_4239_reg[0]' (FDE) to 'ap_phi_reg_pp0_iter2_l_tmp_31_reg_4239_reg[7]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_l_tmp_31_reg_4239_reg[1]' (FDE) to 'ap_phi_reg_pp0_iter2_l_tmp_31_reg_4239_reg[7]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_l_tmp_31_reg_4239_reg[2]' (FDE) to 'ap_phi_reg_pp0_iter2_l_tmp_31_reg_4239_reg[7]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_l_tmp_31_reg_4239_reg[3]' (FDE) to 'ap_phi_reg_pp0_iter2_l_tmp_31_reg_4239_reg[7]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_l_tmp_31_reg_4239_reg[4]' (FDE) to 'ap_phi_reg_pp0_iter2_l_tmp_31_reg_4239_reg[7]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_l_tmp_31_reg_4239_reg[5]' (FDE) to 'ap_phi_reg_pp0_iter2_l_tmp_31_reg_4239_reg[7]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_l_tmp_31_reg_4239_reg[6]' (FDE) to 'ap_phi_reg_pp0_iter2_l_tmp_31_reg_4239_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_l_tmp_31_reg_4239_reg[7] )
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter3_l_tmp_31_reg_4239_reg[0]' (FDE) to 'ap_phi_reg_pp0_iter3_l_tmp_31_reg_4239_reg[7]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter3_l_tmp_31_reg_4239_reg[1]' (FDE) to 'ap_phi_reg_pp0_iter3_l_tmp_31_reg_4239_reg[7]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter3_l_tmp_31_reg_4239_reg[2]' (FDE) to 'ap_phi_reg_pp0_iter3_l_tmp_31_reg_4239_reg[7]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter3_l_tmp_31_reg_4239_reg[3]' (FDE) to 'ap_phi_reg_pp0_iter3_l_tmp_31_reg_4239_reg[7]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter3_l_tmp_31_reg_4239_reg[4]' (FDE) to 'ap_phi_reg_pp0_iter3_l_tmp_31_reg_4239_reg[7]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter3_l_tmp_31_reg_4239_reg[5]' (FDE) to 'ap_phi_reg_pp0_iter3_l_tmp_31_reg_4239_reg[7]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter3_l_tmp_31_reg_4239_reg[6]' (FDE) to 'ap_phi_reg_pp0_iter3_l_tmp_31_reg_4239_reg[7]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter4_l_window_345_reg_4393_reg[0]' (FDE) to 'ap_phi_reg_pp0_iter4_l_window_345_reg_4393_reg[6]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter4_l_window_345_reg_4393_reg[1]' (FDE) to 'ap_phi_reg_pp0_iter4_l_window_345_reg_4393_reg[6]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter4_l_window_345_reg_4393_reg[2]' (FDE) to 'ap_phi_reg_pp0_iter4_l_window_345_reg_4393_reg[6]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter4_l_window_345_reg_4393_reg[3]' (FDE) to 'ap_phi_reg_pp0_iter4_l_window_345_reg_4393_reg[6]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter4_l_window_345_reg_4393_reg[4]' (FDE) to 'ap_phi_reg_pp0_iter4_l_window_345_reg_4393_reg[6]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter4_l_window_345_reg_4393_reg[5]' (FDE) to 'ap_phi_reg_pp0_iter4_l_window_345_reg_4393_reg[6]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter4_l_window_345_reg_4393_reg[6]' (FDE) to 'ap_phi_reg_pp0_iter4_l_window_345_reg_4393_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter3_l_tmp_31_reg_4239_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter4_l_window_345_reg_4393_reg[7] )
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_mul_32s_29s_32_2_1.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_mul_32s_34ns_65_2_1.v:35]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_mul_32s_32s_32_2_1.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_mul_32s_34ns_65_2_1.v:35]
DSP Report: Generating DSP mul_32s_29s_32_2_1_U469/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_29s_32_2_1_U469/tmp_product is absorbed into DSP mul_32s_29s_32_2_1_U469/tmp_product.
DSP Report: operator mul_32s_29s_32_2_1_U469/tmp_product is absorbed into DSP mul_32s_29s_32_2_1_U469/tmp_product.
DSP Report: operator mul_32s_29s_32_2_1_U469/tmp_product is absorbed into DSP mul_32s_29s_32_2_1_U469/tmp_product.
DSP Report: Generating DSP mul_32s_29s_32_2_1_U469/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register lminsad_reg_38148_reg is absorbed into DSP mul_32s_29s_32_2_1_U469/buff0_reg.
DSP Report: register mul_32s_29s_32_2_1_U469/buff0_reg is absorbed into DSP mul_32s_29s_32_2_1_U469/buff0_reg.
DSP Report: operator mul_32s_29s_32_2_1_U469/tmp_product is absorbed into DSP mul_32s_29s_32_2_1_U469/buff0_reg.
DSP Report: operator mul_32s_29s_32_2_1_U469/tmp_product is absorbed into DSP mul_32s_29s_32_2_1_U469/buff0_reg.
DSP Report: Generating DSP mul_32s_29s_32_2_1_U469/tmp_product, operation Mode is: A*B2.
DSP Report: register mul_32s_29s_32_2_1_U469/tmp_product is absorbed into DSP mul_32s_29s_32_2_1_U469/tmp_product.
DSP Report: operator mul_32s_29s_32_2_1_U469/tmp_product is absorbed into DSP mul_32s_29s_32_2_1_U469/tmp_product.
DSP Report: operator mul_32s_29s_32_2_1_U469/tmp_product is absorbed into DSP mul_32s_29s_32_2_1_U469/tmp_product.
DSP Report: Generating DSP mul_32s_29s_32_2_1_U469/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register lminsad_reg_38148_reg is absorbed into DSP mul_32s_29s_32_2_1_U469/buff0_reg.
DSP Report: register mul_32s_29s_32_2_1_U469/buff0_reg is absorbed into DSP mul_32s_29s_32_2_1_U469/buff0_reg.
DSP Report: operator mul_32s_29s_32_2_1_U469/tmp_product is absorbed into DSP mul_32s_29s_32_2_1_U469/buff0_reg.
DSP Report: operator mul_32s_29s_32_2_1_U469/tmp_product is absorbed into DSP mul_32s_29s_32_2_1_U469/buff0_reg.
DSP Report: Generating DSP mul_32s_34ns_65_2_1_U471/tmp_product, operation Mode is: A2*(B:0x147b).
DSP Report: register mul_ln520_reg_38419_reg is absorbed into DSP mul_32s_34ns_65_2_1_U471/tmp_product.
DSP Report: operator mul_32s_34ns_65_2_1_U471/tmp_product is absorbed into DSP mul_32s_34ns_65_2_1_U471/tmp_product.
DSP Report: operator mul_32s_34ns_65_2_1_U471/tmp_product is absorbed into DSP mul_32s_34ns_65_2_1_U471/tmp_product.
DSP Report: Generating DSP mul_32s_34ns_65_2_1_U471/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register mul_ln520_reg_38419_reg is absorbed into DSP mul_32s_34ns_65_2_1_U471/buff0_reg.
DSP Report: register mul_32s_34ns_65_2_1_U471/buff0_reg is absorbed into DSP mul_32s_34ns_65_2_1_U471/buff0_reg.
DSP Report: operator mul_32s_34ns_65_2_1_U471/tmp_product is absorbed into DSP mul_32s_34ns_65_2_1_U471/buff0_reg.
DSP Report: operator mul_32s_34ns_65_2_1_U471/tmp_product is absorbed into DSP mul_32s_34ns_65_2_1_U471/buff0_reg.
DSP Report: Generating DSP mul_32s_34ns_65_2_1_U471/tmp_product, operation Mode is: A2*(B:0x147b).
DSP Report: register mul_32s_34ns_65_2_1_U471/tmp_product is absorbed into DSP mul_32s_34ns_65_2_1_U471/tmp_product.
DSP Report: operator mul_32s_34ns_65_2_1_U471/tmp_product is absorbed into DSP mul_32s_34ns_65_2_1_U471/tmp_product.
DSP Report: operator mul_32s_34ns_65_2_1_U471/tmp_product is absorbed into DSP mul_32s_34ns_65_2_1_U471/tmp_product.
DSP Report: Generating DSP mul_32s_34ns_65_2_1_U471/buff0_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_34ns_65_2_1_U471/buff0_reg is absorbed into DSP mul_32s_34ns_65_2_1_U471/buff0_reg.
DSP Report: register mul_32s_34ns_65_2_1_U471/buff0_reg is absorbed into DSP mul_32s_34ns_65_2_1_U471/buff0_reg.
DSP Report: operator mul_32s_34ns_65_2_1_U471/tmp_product is absorbed into DSP mul_32s_34ns_65_2_1_U471/buff0_reg.
DSP Report: operator mul_32s_34ns_65_2_1_U471/tmp_product is absorbed into DSP mul_32s_34ns_65_2_1_U471/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U470/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U470/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U470/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U470/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U470/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U470/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U470/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U470/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register gminsad_1_reg_38128_pp0_iter12_reg_reg is absorbed into DSP mul_32s_32s_32_2_1_U470/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U470/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U470/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U470/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U470/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U470/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U470/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U470/tmp_product, operation Mode is: A*B2.
DSP Report: register mul_32s_32s_32_2_1_U470/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U470/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U470/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U470/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U470/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U470/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U470/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register gminsad_1_reg_38128_pp0_iter12_reg_reg is absorbed into DSP mul_32s_32s_32_2_1_U470/buff0_reg.
DSP Report: register mul_32s_32s_32_2_1_U470/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U470/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U470/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U470/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U470/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U470/buff0_reg.
DSP Report: Generating DSP mul_32s_34ns_65_2_1_U472/tmp_product, operation Mode is: A2*(B:0x147b).
DSP Report: register mul_ln551_reg_38464_reg is absorbed into DSP mul_32s_34ns_65_2_1_U472/tmp_product.
DSP Report: operator mul_32s_34ns_65_2_1_U472/tmp_product is absorbed into DSP mul_32s_34ns_65_2_1_U472/tmp_product.
DSP Report: operator mul_32s_34ns_65_2_1_U472/tmp_product is absorbed into DSP mul_32s_34ns_65_2_1_U472/tmp_product.
DSP Report: Generating DSP mul_32s_34ns_65_2_1_U472/buff0_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register mul_ln551_reg_38464_reg is absorbed into DSP mul_32s_34ns_65_2_1_U472/buff0_reg.
DSP Report: register mul_32s_34ns_65_2_1_U472/buff0_reg is absorbed into DSP mul_32s_34ns_65_2_1_U472/buff0_reg.
DSP Report: operator mul_32s_34ns_65_2_1_U472/tmp_product is absorbed into DSP mul_32s_34ns_65_2_1_U472/buff0_reg.
DSP Report: operator mul_32s_34ns_65_2_1_U472/tmp_product is absorbed into DSP mul_32s_34ns_65_2_1_U472/buff0_reg.
DSP Report: Generating DSP mul_32s_34ns_65_2_1_U472/tmp_product, operation Mode is: A2*(B:0x147b).
DSP Report: register mul_32s_34ns_65_2_1_U472/tmp_product is absorbed into DSP mul_32s_34ns_65_2_1_U472/tmp_product.
DSP Report: operator mul_32s_34ns_65_2_1_U472/tmp_product is absorbed into DSP mul_32s_34ns_65_2_1_U472/tmp_product.
DSP Report: operator mul_32s_34ns_65_2_1_U472/tmp_product is absorbed into DSP mul_32s_34ns_65_2_1_U472/tmp_product.
DSP Report: Generating DSP mul_32s_34ns_65_2_1_U472/buff0_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_34ns_65_2_1_U472/buff0_reg is absorbed into DSP mul_32s_34ns_65_2_1_U472/buff0_reg.
DSP Report: register mul_32s_34ns_65_2_1_U472/buff0_reg is absorbed into DSP mul_32s_34ns_65_2_1_U472/buff0_reg.
DSP Report: operator mul_32s_34ns_65_2_1_U472/tmp_product is absorbed into DSP mul_32s_34ns_65_2_1_U472/buff0_reg.
DSP Report: operator mul_32s_34ns_65_2_1_U472/tmp_product is absorbed into DSP mul_32s_34ns_65_2_1_U472/buff0_reg.
INFO: [Synth 8-3886] merging instance 'gedge_neighbor_2_reg_38551_reg[28]' (FDE) to 'gedge_neighbor_2_reg_38551_reg[29]'
INFO: [Synth 8-3886] merging instance 'gedge_neighbor_2_reg_38551_reg[29]' (FDE) to 'gedge_neighbor_2_reg_38551_reg[30]'
INFO: [Synth 8-3886] merging instance 'tmp_251_reg_38535_reg[24]' (FDE) to 'mul_ln551_1_reg_38530_reg[63]'
INFO: [Synth 8-3886] merging instance 'tmp_251_reg_38535_reg[23]' (FDE) to 'mul_ln551_1_reg_38530_reg[62]'
INFO: [Synth 8-3886] merging instance 'tmp_251_reg_38535_reg[22]' (FDE) to 'mul_ln551_1_reg_38530_reg[61]'
INFO: [Synth 8-3886] merging instance 'tmp_251_reg_38535_reg[21]' (FDE) to 'mul_ln551_1_reg_38530_reg[60]'
INFO: [Synth 8-3886] merging instance 'tmp_251_reg_38535_reg[20]' (FDE) to 'mul_ln551_1_reg_38530_reg[59]'
INFO: [Synth 8-3886] merging instance 'tmp_251_reg_38535_reg[19]' (FDE) to 'mul_ln551_1_reg_38530_reg[58]'
INFO: [Synth 8-3886] merging instance 'tmp_251_reg_38535_reg[18]' (FDE) to 'mul_ln551_1_reg_38530_reg[57]'
INFO: [Synth 8-3886] merging instance 'tmp_251_reg_38535_reg[17]' (FDE) to 'mul_ln551_1_reg_38530_reg[56]'
INFO: [Synth 8-3886] merging instance 'tmp_251_reg_38535_reg[16]' (FDE) to 'mul_ln551_1_reg_38530_reg[55]'
INFO: [Synth 8-3886] merging instance 'tmp_251_reg_38535_reg[15]' (FDE) to 'mul_ln551_1_reg_38530_reg[54]'
INFO: [Synth 8-3886] merging instance 'tmp_251_reg_38535_reg[14]' (FDE) to 'mul_ln551_1_reg_38530_reg[53]'
INFO: [Synth 8-3886] merging instance 'tmp_251_reg_38535_reg[13]' (FDE) to 'mul_ln551_1_reg_38530_reg[52]'
INFO: [Synth 8-3886] merging instance 'tmp_251_reg_38535_reg[12]' (FDE) to 'mul_ln551_1_reg_38530_reg[51]'
INFO: [Synth 8-3886] merging instance 'tmp_251_reg_38535_reg[11]' (FDE) to 'mul_ln551_1_reg_38530_reg[50]'
INFO: [Synth 8-3886] merging instance 'tmp_251_reg_38535_reg[10]' (FDE) to 'mul_ln551_1_reg_38530_reg[49]'
INFO: [Synth 8-3886] merging instance 'tmp_251_reg_38535_reg[9]' (FDE) to 'mul_ln551_1_reg_38530_reg[48]'
INFO: [Synth 8-3886] merging instance 'tmp_251_reg_38535_reg[8]' (FDE) to 'mul_ln551_1_reg_38530_reg[47]'
INFO: [Synth 8-3886] merging instance 'tmp_251_reg_38535_reg[7]' (FDE) to 'mul_ln551_1_reg_38530_reg[46]'
INFO: [Synth 8-3886] merging instance 'tmp_251_reg_38535_reg[6]' (FDE) to 'mul_ln551_1_reg_38530_reg[45]'
INFO: [Synth 8-3886] merging instance 'tmp_251_reg_38535_reg[5]' (FDE) to 'mul_ln551_1_reg_38530_reg[44]'
INFO: [Synth 8-3886] merging instance 'tmp_251_reg_38535_reg[4]' (FDE) to 'mul_ln551_1_reg_38530_reg[43]'
INFO: [Synth 8-3886] merging instance 'tmp_251_reg_38535_reg[3]' (FDE) to 'mul_ln551_1_reg_38530_reg[42]'
INFO: [Synth 8-3886] merging instance 'tmp_251_reg_38535_reg[2]' (FDE) to 'mul_ln551_1_reg_38530_reg[41]'
INFO: [Synth 8-3886] merging instance 'tmp_251_reg_38535_reg[1]' (FDE) to 'mul_ln551_1_reg_38530_reg[40]'
INFO: [Synth 8-3886] merging instance 'tmp_251_reg_38535_reg[0]' (FDE) to 'mul_ln551_1_reg_38530_reg[39]'
INFO: [Synth 8-3886] merging instance 'mul_ln551_1_reg_38530_reg[64]' (FDE) to 'tmp_251_reg_38535_reg[25]'
INFO: [Synth 8-3886] merging instance 'sub_ln551_1_reg_38565_reg[31]' (FDE) to 'sub_ln551_1_reg_38565_reg[26]'
INFO: [Synth 8-3886] merging instance 'sub_ln551_1_reg_38565_reg[26]' (FDE) to 'sub_ln551_1_reg_38565_reg[30]'
INFO: [Synth 8-3886] merging instance 'sub_ln551_1_reg_38565_reg[27]' (FDE) to 'sub_ln551_1_reg_38565_reg[30]'
INFO: [Synth 8-3886] merging instance 'sub_ln551_1_reg_38565_reg[28]' (FDE) to 'sub_ln551_1_reg_38565_reg[30]'
INFO: [Synth 8-3886] merging instance 'sub_ln551_1_reg_38565_reg[29]' (FDE) to 'sub_ln551_1_reg_38565_reg[30]'
INFO: [Synth 8-3886] merging instance 'sub_ln520_1_reg_38546_reg[29]' (FDE) to 'sub_ln520_1_reg_38546_reg[26]'
INFO: [Synth 8-3886] merging instance 'sub_ln520_1_reg_38546_reg[26]' (FDE) to 'sub_ln520_1_reg_38546_reg[28]'
INFO: [Synth 8-3886] merging instance 'sub_ln520_1_reg_38546_reg[27]' (FDE) to 'sub_ln520_1_reg_38546_reg[28]'
INFO: [Synth 8-4471] merging register 'grp_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_fu_36/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_157/ap_CS_fsm_reg[0:0]' into 'grp_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_fu_36/grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_148/ap_CS_fsm_reg[0:0]' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFSobelFilter3x3_Pipeline_Col_Loop.v:345]
INFO: [Synth 8-4471] merging register 'grp_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_fu_36/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_157/ap_CS_fsm_reg[0:0]' into 'grp_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_fu_36/grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_148/ap_CS_fsm_reg[0:0]' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFSobelFilter3x3_Pipeline_Col_Loop.v:345]
DSP Report: Generating DSP mul_reg_77_reg, operation Mode is: (A2*B2)'.
DSP Report: register height_read_reg_72_reg is absorbed into DSP mul_reg_77_reg.
DSP Report: register width_read_reg_67_reg is absorbed into DSP mul_reg_77_reg.
DSP Report: register mul_reg_77_reg is absorbed into DSP mul_reg_77_reg.
DSP Report: operator mul_16s_16s_32_1_1_U519/tmp_product is absorbed into DSP mul_reg_77_reg.
WARNING: [Synth 8-3917] design stereolbm_axis_cambm_xFFindStereoCorrespondenceLBMNO__GC0 has port if_fifo_cap[2] driven by constant 1
WARNING: [Synth 8-3917] design stereolbm_axis_cambm_xFFindStereoCorrespondenceLBMNO__GC0 has port if_fifo_cap[1] driven by constant 0
WARNING: [Synth 8-3917] design stereolbm_axis_cambm_xFFindStereoCorrespondenceLBMNO__GC0 has port if_fifo_cap[0] driven by constant 0
WARNING: [Synth 8-3917] design stereolbm_axis_cambm_xFFindStereoCorrespondenceLBMNO__GC0 has port O14[2] driven by constant 1
WARNING: [Synth 8-3917] design stereolbm_axis_cambm_xFFindStereoCorrespondenceLBMNO__GC0 has port O14[1] driven by constant 0
WARNING: [Synth 8-3917] design stereolbm_axis_cambm_xFFindStereoCorrespondenceLBMNO__GC0 has port O14[0] driven by constant 0
WARNING: [Synth 8-3917] design stereolbm_axis_cambm_xFFindStereoCorrespondenceLBMNO__GC0 has port O16[1] driven by constant 1
WARNING: [Synth 8-3917] design stereolbm_axis_cambm_xFFindStereoCorrespondenceLBMNO__GC0 has port O16[0] driven by constant 0
WARNING: [Synth 8-3917] design stereolbm_axis_cambm_xFFindStereoCorrespondenceLBMNO__GC0 has port O24[1] driven by constant 1
WARNING: [Synth 8-3917] design stereolbm_axis_cambm_xFFindStereoCorrespondenceLBMNO__GC0 has port O24[0] driven by constant 0
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM grp_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_fu_36/buf_2_U/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM grp_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_fu_36/buf_2_U/ram_reg to conserve power
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xFImageClip_600_800_1_2_4_0_3_0_800_U0/\grp_xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip_fu_74/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xFImageClip_600_800_1_2_4_0_3_0_800_4_U0/\grp_xFImageClip_600_800_1_2_4_0_3_0_800_4_Pipeline_loop_col_clip_fu_108/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xFImageClip_600_800_1_2_4_0_3_0_800_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xFReadOutStream_600_800_1_2_4_0_3_800_U0/\grp_xFReadOutStream_600_800_1_2_4_0_3_800_Pipeline_loop_col_clip_fu_62/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xFReadOutStream_600_800_1_2_4_0_3_800_5_U0/\grp_xFReadOutStream_600_800_1_2_4_0_3_800_5_Pipeline_loop_col_clip_fu_62/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Sobel_0_3_0_3_600_800_1_false_2_2_2_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (xFReadOutStream_600_800_1_2_4_0_3_800_U0/\grp_xFReadOutStream_600_800_1_2_4_0_3_800_Pipeline_loop_col_clip_fu_62/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (xFImageClip_600_800_1_2_4_0_3_0_800_U0/\grp_xFImageClip_600_800_1_2_4_0_3_0_800_Pipeline_loop_col_clip_fu_74/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Sobel_0_3_0_3_600_800_1_false_2_2_2_U0/\grp_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_fu_36/grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_148/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Sobel_0_3_0_3_600_800_1_false_2_2_2_U0/\grp_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_fu_36/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_157/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xFImageClip_600_800_1_2_4_0_3_0_800_4_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Sobel_0_3_0_3_600_800_1_false_2_2_2_3_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (xFReadOutStream_600_800_1_2_4_0_3_800_5_U0/\grp_xFReadOutStream_600_800_1_2_4_0_3_800_5_Pipeline_loop_col_clip_fu_62/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (xFImageClip_600_800_1_2_4_0_3_0_800_4_U0/\grp_xFImageClip_600_800_1_2_4_0_3_0_800_4_Pipeline_loop_col_clip_fu_108/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Sobel_0_3_0_3_600_800_1_false_2_2_2_3_U0/\grp_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_fu_36/grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_148/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Sobel_0_3_0_3_600_800_1_false_2_2_2_3_U0/\grp_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_fu_36/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_157/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (entry_proc_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (entry_proc_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_U0/\grp_xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP_fu_46/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_U0/\grp_xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13_Pipeline_VITIS_LOOP_fu_46/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Sobel_0_3_0_3_600_800_1_false_2_2_2_U0/\grp_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_fu_36/grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_148/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Sobel_0_3_0_3_600_800_1_false_2_2_2_3_U0/\grp_xFSobelFilter3x3_0_3_600_800_1_0_4_1_2_2_2_1_6_800_false_s_fu_36/grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_148/ap_CS_fsm_reg[0] )
INFO: [Synth 8-4471] merging register 'grp_AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_col_zxi2mat_fu_205/ap_CS_fsm_reg[0:0]' into 'grp_AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_start_hunt_fu_185/ap_CS_fsm_reg[0:0]' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_col_zxi2mat.v:141]
INFO: [Synth 8-4471] merging register 'grp_AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_last_hunt_fu_232/ap_CS_fsm_reg[0:0]' into 'grp_AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_start_hunt_fu_185/ap_CS_fsm_reg[0:0]' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_last_hunt.v:108]
INFO: [Synth 8-4471] merging register 'fcmp_32ns_32ns_1_2_no_dsp_1_U299/ce_r_reg' into 'fcmp_32ns_32ns_1_2_no_dsp_1_U298/ce_r_reg' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_fcmp_32ns_32ns_1_2_no_dsp_1.v:100]
INFO: [Synth 8-4471] merging register 'fcmp_32ns_32ns_1_2_no_dsp_1_U299/opcode_buf1_reg[4:0]' into 'fcmp_32ns_32ns_1_2_no_dsp_1_U298/opcode_buf1_reg[4:0]' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_fcmp_32ns_32ns_1_2_no_dsp_1.v:95]
DSP Report: Generating DSP ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U307/stereolbm_axis_cambm_ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: ((D'-A)*B2)'.
DSP Report: register ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U307/stereolbm_axis_cambm_ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U307/stereolbm_axis_cambm_ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U307/stereolbm_axis_cambm_ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U307/stereolbm_axis_cambm_ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U307/stereolbm_axis_cambm_ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U307/stereolbm_axis_cambm_ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U307/stereolbm_axis_cambm_ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U307/stereolbm_axis_cambm_ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U307/stereolbm_axis_cambm_ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_DSP48_0_U/m is absorbed into DSP ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U307/stereolbm_axis_cambm_ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U307/stereolbm_axis_cambm_ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_DSP48_0_U/ad is absorbed into DSP ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U307/stereolbm_axis_cambm_ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U307/stereolbm_axis_cambm_ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U307/stereolbm_axis_cambm_ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U307/stereolbm_axis_cambm_ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U307/stereolbm_axis_cambm_ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U307/stereolbm_axis_cambm_ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U307/stereolbm_axis_cambm_ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U307/stereolbm_axis_cambm_ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_ln439_1_reg_2068_reg is absorbed into DSP ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U307/stereolbm_axis_cambm_ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U307/stereolbm_axis_cambm_ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_DSP48_0_U/p is absorbed into DSP ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U307/stereolbm_axis_cambm_ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_11ns_8ns_18_1_1_U305/tmp_product is absorbed into DSP ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U307/stereolbm_axis_cambm_ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_10ns_8ns_18ns_18_4_1_U308/stereolbm_axis_cambm_mac_muladd_10ns_8ns_18ns_18_4_1_DSP48_1_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_10ns_8ns_18ns_18_4_1_U308/stereolbm_axis_cambm_mac_muladd_10ns_8ns_18ns_18_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_10ns_8ns_18ns_18_4_1_U308/stereolbm_axis_cambm_mac_muladd_10ns_8ns_18ns_18_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_10ns_8ns_18ns_18_4_1_U308/stereolbm_axis_cambm_mac_muladd_10ns_8ns_18ns_18_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_10ns_8ns_18ns_18_4_1_U308/stereolbm_axis_cambm_mac_muladd_10ns_8ns_18ns_18_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_10ns_8ns_18ns_18_4_1_U308/stereolbm_axis_cambm_mac_muladd_10ns_8ns_18ns_18_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_10ns_8ns_18ns_18_4_1_U308/stereolbm_axis_cambm_mac_muladd_10ns_8ns_18ns_18_4_1_DSP48_1_U/m_reg_reg.
DSP Report: operator mac_muladd_10ns_8ns_18ns_18_4_1_U308/stereolbm_axis_cambm_mac_muladd_10ns_8ns_18ns_18_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10ns_8ns_18ns_18_4_1_U308/stereolbm_axis_cambm_mac_muladd_10ns_8ns_18ns_18_4_1_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_10ns_8ns_18ns_18_4_1_U308/stereolbm_axis_cambm_mac_muladd_10ns_8ns_18ns_18_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register mac_muladd_10ns_8ns_18ns_18_4_1_U308/stereolbm_axis_cambm_mac_muladd_10ns_8ns_18ns_18_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_10ns_8ns_18ns_18_4_1_U308/stereolbm_axis_cambm_mac_muladd_10ns_8ns_18ns_18_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_10ns_8ns_18ns_18_4_1_U308/stereolbm_axis_cambm_mac_muladd_10ns_8ns_18ns_18_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_10ns_8ns_18ns_18_4_1_U308/stereolbm_axis_cambm_mac_muladd_10ns_8ns_18ns_18_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_10ns_8ns_18ns_18_4_1_U308/stereolbm_axis_cambm_mac_muladd_10ns_8ns_18ns_18_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_10ns_8ns_18ns_18_4_1_U308/stereolbm_axis_cambm_mac_muladd_10ns_8ns_18ns_18_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_ln439_2_reg_2073_reg is absorbed into DSP mac_muladd_10ns_8ns_18ns_18_4_1_U308/stereolbm_axis_cambm_mac_muladd_10ns_8ns_18ns_18_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_10ns_8ns_18ns_18_4_1_U308/stereolbm_axis_cambm_mac_muladd_10ns_8ns_18ns_18_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10ns_8ns_18ns_18_4_1_U308/stereolbm_axis_cambm_mac_muladd_10ns_8ns_18ns_18_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_11ns_8ns_18_1_1_U306/tmp_product is absorbed into DSP mac_muladd_10ns_8ns_18ns_18_4_1_U308/stereolbm_axis_cambm_mac_muladd_10ns_8ns_18ns_18_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP empty_147_fu_1377_p2, operation Mode is: C'+((A:0x191)*B)'.
DSP Report: register xa1_reg_1974_reg is absorbed into DSP empty_147_fu_1377_p2.
DSP Report: register empty_145_reg_1993_reg is absorbed into DSP empty_147_fu_1377_p2.
DSP Report: operator empty_147_fu_1377_p2 is absorbed into DSP empty_147_fu_1377_p2.
DSP Report: operator mul_8s_10ns_15_1_1_U301/tmp_product is absorbed into DSP empty_147_fu_1377_p2.
DSP Report: Generating DSP empty_145_reg_1993_reg, operation Mode is: ((A:0x191)*B)'.
DSP Report: register empty_145_reg_1993_reg is absorbed into DSP empty_145_reg_1993_reg.
DSP Report: operator mul_8s_10ns_15_1_1_U301/tmp_product is absorbed into DSP empty_145_reg_1993_reg.
DSP Report: Generating DSP empty_144_fu_1358_p2, operation Mode is: C'+((A:0x191)*B)'.
DSP Report: register xa1_reg_1974_reg is absorbed into DSP empty_144_fu_1358_p2.
DSP Report: register empty_reg_1987_reg is absorbed into DSP empty_144_fu_1358_p2.
DSP Report: operator empty_144_fu_1358_p2 is absorbed into DSP empty_144_fu_1358_p2.
DSP Report: operator mul_8s_10ns_15_1_1_U300/tmp_product is absorbed into DSP empty_144_fu_1358_p2.
DSP Report: Generating DSP empty_reg_1987_reg, operation Mode is: ((A:0x191)*B)'.
DSP Report: register empty_reg_1987_reg is absorbed into DSP empty_reg_1987_reg.
DSP Report: operator mul_8s_10ns_15_1_1_U300/tmp_product is absorbed into DSP empty_reg_1987_reg.
INFO: [Synth 8-4471] merging register 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_1_fu_92/ap_CS_fsm_reg[0:0]' into 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_Block_entry1_proc_U0/ap_CS_fsm_reg[0:0]' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_1.v:82]
INFO: [Synth 8-4471] merging register 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_2_fu_98/ap_CS_fsm_reg[0:0]' into 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_Block_entry1_proc_U0/ap_CS_fsm_reg[0:0]' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_2.v:82]
INFO: [Synth 8-4471] merging register 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/sitofp_32s_32_6_no_dsp_1_U330/ce_r_reg' into 'xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/sitofp_32s_32_6_no_dsp_1_U329/ce_r_reg' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_sitofp_32s_32_6_no_dsp_1.v:44]
DSP Report: Generating DSP xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/mul_ln314_reg_380_reg, operation Mode is: ((A:0x191)*B2)'.
DSP Report: register xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/mul_ln314_reg_380_reg is absorbed into DSP xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/mul_ln314_reg_380_reg.
DSP Report: register xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/mul_ln314_reg_380_reg is absorbed into DSP xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/mul_ln314_reg_380_reg.
DSP Report: operator xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/mul_6ns_10ns_15_1_1_U331/tmp_product is absorbed into DSP xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/mul_ln314_reg_380_reg.
INFO: [Synth 8-4471] merging register 'grp_xferode_600_800_1_0_1_2_2_0_801_3_3_s_fu_34/grp_xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_298_2_fu_146/ap_CS_fsm_reg[0:0]' into 'grp_xferode_600_800_1_0_1_2_2_0_801_3_3_s_fu_34/grp_xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_283_1_fu_139/ap_CS_fsm_reg[0:0]' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_298_2.v:106]
INFO: [Synth 8-4471] merging register 'grp_xferode_600_800_1_0_1_2_2_0_801_3_3_s_fu_34/grp_xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop_fu_155/ap_CS_fsm_reg[0:0]' into 'grp_xferode_600_800_1_0_1_2_2_0_801_3_3_s_fu_34/grp_xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_283_1_fu_139/ap_CS_fsm_reg[0:0]' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop.v:354]
INFO: [Synth 8-4471] merging register 'grp_xfdilate_600_800_1_0_1_2_2_0_801_3_3_s_fu_34/grp_xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_294_2_fu_146/ap_CS_fsm_reg[0:0]' into 'grp_xfdilate_600_800_1_0_1_2_2_0_801_3_3_s_fu_34/grp_xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_279_1_fu_139/ap_CS_fsm_reg[0:0]' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_294_2.v:106]
INFO: [Synth 8-4471] merging register 'grp_xfdilate_600_800_1_0_1_2_2_0_801_3_3_s_fu_34/grp_xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop_fu_155/ap_CS_fsm_reg[0:0]' into 'grp_xfdilate_600_800_1_0_1_2_2_0_801_3_3_s_fu_34/grp_xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_279_1_fu_139/ap_CS_fsm_reg[0:0]' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop.v:354]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM grp_xferode_600_800_1_0_1_2_2_0_801_3_3_s_fu_34/buf_2_U/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM grp_xfdilate_600_800_1_0_1_2_2_0_801_3_3_s_fu_34/buf_2_U/ram_reg to conserve power
INFO: [Synth 8-3886] merging instance 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/trunc_ln348_2_reg_351_reg[0]' (FDE) to 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/conv4_i_reg_331_reg[0]'
INFO: [Synth 8-3886] merging instance 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/trunc_ln348_reg_346_reg[0]' (FDE) to 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/conv4_i_reg_331_reg[0]'
INFO: [Synth 8-3886] merging instance 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/trunc_ln348_2_reg_351_reg[1]' (FDE) to 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/conv4_i_reg_331_reg[1]'
INFO: [Synth 8-3886] merging instance 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/trunc_ln348_reg_346_reg[1]' (FDE) to 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/conv4_i_reg_331_reg[1]'
INFO: [Synth 8-3886] merging instance 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/trunc_ln348_2_reg_351_reg[2]' (FDE) to 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/conv4_i_reg_331_reg[2]'
INFO: [Synth 8-3886] merging instance 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/trunc_ln348_reg_346_reg[2]' (FDE) to 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/conv4_i_reg_331_reg[2]'
INFO: [Synth 8-3886] merging instance 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/trunc_ln348_2_reg_351_reg[3]' (FDE) to 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/conv4_i_reg_331_reg[3]'
INFO: [Synth 8-3886] merging instance 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/trunc_ln348_reg_346_reg[3]' (FDE) to 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/conv4_i_reg_331_reg[3]'
INFO: [Synth 8-3886] merging instance 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/trunc_ln348_2_reg_351_reg[4]' (FDE) to 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/conv4_i_reg_331_reg[4]'
INFO: [Synth 8-3886] merging instance 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/trunc_ln348_reg_346_reg[4]' (FDE) to 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/conv4_i_reg_331_reg[4]'
INFO: [Synth 8-3886] merging instance 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/trunc_ln348_2_reg_351_reg[5]' (FDE) to 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/conv4_i_reg_331_reg[5]'
INFO: [Synth 8-3886] merging instance 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/trunc_ln348_reg_346_reg[5]' (FDE) to 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/conv4_i_reg_331_reg[5]'
INFO: [Synth 8-3886] merging instance 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/trunc_ln348_2_reg_351_reg[6]' (FDE) to 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/conv4_i_reg_331_reg[6]'
INFO: [Synth 8-3886] merging instance 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/trunc_ln348_reg_346_reg[6]' (FDE) to 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/conv4_i_reg_331_reg[6]'
INFO: [Synth 8-3886] merging instance 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/trunc_ln348_2_reg_351_reg[7]' (FDE) to 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/conv4_i_reg_331_reg[7]'
INFO: [Synth 8-3886] merging instance 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/trunc_ln348_reg_346_reg[7]' (FDE) to 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/conv4_i_reg_331_reg[7]'
INFO: [Synth 8-3886] merging instance 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/trunc_ln348_2_reg_351_reg[8]' (FDE) to 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/conv4_i_reg_331_reg[8]'
INFO: [Synth 8-3886] merging instance 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/trunc_ln348_reg_346_reg[8]' (FDE) to 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/conv4_i_reg_331_reg[8]'
INFO: [Synth 8-3886] merging instance 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/trunc_ln348_2_reg_351_reg[9]' (FDE) to 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/conv4_i_reg_331_reg[9]'
INFO: [Synth 8-3886] merging instance 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/trunc_ln348_reg_346_reg[9]' (FDE) to 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/conv4_i_reg_331_reg[9]'
INFO: [Synth 8-3886] merging instance 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/trunc_ln348_2_reg_351_reg[10]' (FDE) to 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/conv4_i_reg_331_reg[10]'
INFO: [Synth 8-3886] merging instance 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/trunc_ln348_reg_346_reg[10]' (FDE) to 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/conv4_i_reg_331_reg[10]'
INFO: [Synth 8-3886] merging instance 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/trunc_ln348_2_reg_351_reg[11]' (FDE) to 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/conv4_i_reg_331_reg[11]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/\xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/fmul_32ns_32ns_32_4_max_dsp_1_U297/din1_buf1_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/\xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/fmul_32ns_32ns_32_4_max_dsp_1_U297/din1_buf1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dilate_0_0_600_800_0_3_3_1_1_2_2_U0/\grp_xfdilate_600_800_1_0_1_2_2_0_801_3_3_s_fu_34/grp_xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop_fu_155/ap_phi_reg_pp0_iter1_buf_cop_10_reg_278_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dilate_0_0_600_800_0_3_3_1_1_2_2_U0/\grp_xfdilate_600_800_1_0_1_2_2_0_801_3_3_s_fu_34/grp_xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_279_1_fu_139/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dilate_0_0_600_800_0_3_3_1_1_2_2_U0/\grp_xfdilate_600_800_1_0_1_2_2_0_801_3_3_s_fu_34/grp_xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_294_2_fu_146/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (erode_0_0_600_800_0_3_3_1_1_2_2_U0/\grp_xferode_600_800_1_0_1_2_2_0_801_3_3_s_fu_34/grp_xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_283_1_fu_139/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/\xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/ap_phi_reg_pp0_iter1_s_reg_477_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dilate_0_0_600_800_0_3_3_1_1_2_2_U0/\grp_xfdilate_600_800_1_0_1_2_2_0_801_3_3_s_fu_34/grp_xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_279_1_fu_139/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (erode_0_0_600_800_0_3_3_1_1_2_2_U0/\grp_xferode_600_800_1_0_1_2_2_0_801_3_3_s_fu_34/grp_xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_298_2_fu_146/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/\xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_2_fu_98/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/\xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_1_fu_92/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/\xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dilate_0_0_600_800_0_3_3_1_1_2_2_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dilate_0_0_600_800_0_3_3_1_1_2_2_U0/\grp_xfdilate_600_800_1_0_1_2_2_0_801_3_3_s_fu_34/grp_xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop_fu_155/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (erode_0_0_600_800_0_3_3_1_1_2_2_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (erode_0_0_600_800_0_3_3_1_1_2_2_U0/\grp_xferode_600_800_1_0_1_2_2_0_801_3_3_s_fu_34/grp_xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop_fu_155/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfMat2AXIvideo_8_0_600_800_1_2_U0/\grp_xfMat2AXIvideo_8_0_600_800_1_2_Pipeline_loop_col_mat2axi_fu_86/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (erode_0_0_600_800_0_3_3_1_1_2_2_U0/\grp_xferode_600_800_1_0_1_2_2_0_801_3_3_s_fu_34/grp_xferode_600_800_1_0_1_2_2_0_801_3_3_Pipeline_VITIS_LOOP_283_1_fu_139/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/\xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/rows_cast_i_reg_285_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AXIvideo2xfMat_8_0_600_800_1_2_U0/\grp_AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_start_hunt_fu_185/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AXIvideo2xfMat_8_0_600_800_1_2_U0/\grp_AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_col_zxi2mat_fu_205/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AXIvideo2xfMat_8_0_600_800_1_2_U0/\grp_AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_last_hunt_fu_232/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfMat2AXIvideo_8_0_600_800_1_2_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (AXIvideo2xfMat_8_0_600_800_1_2_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (xfMat2AXIvideo_8_0_600_800_1_2_U0/\grp_xfMat2AXIvideo_8_0_600_800_1_2_Pipeline_loop_col_mat2axi_fu_86/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ConvertShiftAbs_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ConvertShiftAbs_U0/\grp_ConvertShiftAbs_Pipeline_loop_width_fu_38/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ConvertShiftAbs_U0/\grp_ConvertShiftAbs_Pipeline_loop_width_fu_38/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/\xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (AXIvideo2xfMat_8_0_600_800_1_2_U0/\grp_AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_start_hunt_fu_185/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfMat2AXIvideo_8_0_600_800_1_2_U0/\regslice_both_vid_out_V_dest_V_U/B_V_data_1_payload_B_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfMat2AXIvideo_8_0_600_800_1_2_U0/\regslice_both_vid_out_V_dest_V_U/B_V_data_1_payload_A_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfMat2AXIvideo_8_0_600_800_1_2_U0/\regslice_both_vid_out_V_id_V_U/B_V_data_1_payload_B_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfMat2AXIvideo_8_0_600_800_1_2_U0/\regslice_both_vid_out_V_id_V_U/B_V_data_1_payload_A_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfMat2AXIvideo_8_0_600_800_1_2_U0/\regslice_both_vid_out_V_strb_V_U/B_V_data_1_payload_B_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfMat2AXIvideo_8_0_600_800_1_2_U0/\regslice_both_vid_out_V_strb_V_U/B_V_data_1_payload_A_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (xfMat2AXIvideo_8_0_600_800_1_2_U0/\regslice_both_vid_out_V_keep_V_U/B_V_data_1_payload_B_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (xfMat2AXIvideo_8_0_600_800_1_2_U0/\regslice_both_vid_out_V_keep_V_U/B_V_data_1_payload_A_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Block_for_end7239_proc_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Block_for_end7237_proc_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Block_for_end7235_proc_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/\xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Block_for_end72_proc_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dilate_0_0_600_800_0_3_3_1_1_2_2_U0/\grp_xfdilate_600_800_1_0_1_2_2_0_801_3_3_s_fu_34/grp_xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop_fu_155/ap_phi_reg_pp0_iter2_buf_cop_10_reg_278_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dilate_0_0_600_800_0_3_3_1_1_2_2_U0/\grp_xfdilate_600_800_1_0_1_2_2_0_801_3_3_s_fu_34/grp_xfdilate_600_800_1_0_1_2_2_0_801_3_3_Pipeline_Col_Loop_fu_155/ap_phi_reg_pp0_iter3_buf_cop_10_reg_278_reg[7] )
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module stereolbm_axis_cambm_Ctrl_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module stereolbm_axis_cambm_Ctrl_s_axi.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/\xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/select_ln18_2_reg_1833_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/\xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/select_ln18_reg_1864_reg[8] )
INFO: [Synth 8-4471] merging register 'fcmp_32ns_32ns_1_2_no_dsp_1_U226/ce_r_reg' into 'fcmp_32ns_32ns_1_2_no_dsp_1_U225/ce_r_reg' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_fcmp_32ns_32ns_1_2_no_dsp_1.v:100]
INFO: [Synth 8-4471] merging register 'fcmp_32ns_32ns_1_2_no_dsp_1_U226/opcode_buf1_reg[4:0]' into 'fcmp_32ns_32ns_1_2_no_dsp_1_U225/opcode_buf1_reg[4:0]' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_fcmp_32ns_32ns_1_2_no_dsp_1.v:95]
DSP Report: Generating DSP ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U234/stereolbm_axis_cambm_ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_DSP48_0_U/m_reg_reg, operation Mode is: ((D'-A)*B2)'.
DSP Report: register ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U234/stereolbm_axis_cambm_ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U234/stereolbm_axis_cambm_ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U234/stereolbm_axis_cambm_ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U234/stereolbm_axis_cambm_ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U234/stereolbm_axis_cambm_ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U234/stereolbm_axis_cambm_ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U234/stereolbm_axis_cambm_ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U234/stereolbm_axis_cambm_ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U234/stereolbm_axis_cambm_ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_DSP48_0_U/m is absorbed into DSP ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U234/stereolbm_axis_cambm_ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U234/stereolbm_axis_cambm_ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_DSP48_0_U/ad is absorbed into DSP ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U234/stereolbm_axis_cambm_ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U234/stereolbm_axis_cambm_ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U234/stereolbm_axis_cambm_ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U234/stereolbm_axis_cambm_ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U234/stereolbm_axis_cambm_ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U234/stereolbm_axis_cambm_ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U234/stereolbm_axis_cambm_ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U234/stereolbm_axis_cambm_ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_ln439_1_reg_2068_reg is absorbed into DSP ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U234/stereolbm_axis_cambm_ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U234/stereolbm_axis_cambm_ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_DSP48_0_U/p is absorbed into DSP ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U234/stereolbm_axis_cambm_ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_11ns_8ns_18_1_1_U232/tmp_product is absorbed into DSP ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_U234/stereolbm_axis_cambm_ama_submuladd_11ns_11ns_8ns_18ns_18_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_10ns_8ns_18ns_18_4_1_U235/stereolbm_axis_cambm_mac_muladd_10ns_8ns_18ns_18_4_1_DSP48_1_U/m_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mac_muladd_10ns_8ns_18ns_18_4_1_U235/stereolbm_axis_cambm_mac_muladd_10ns_8ns_18ns_18_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_10ns_8ns_18ns_18_4_1_U235/stereolbm_axis_cambm_mac_muladd_10ns_8ns_18ns_18_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_10ns_8ns_18ns_18_4_1_U235/stereolbm_axis_cambm_mac_muladd_10ns_8ns_18ns_18_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_10ns_8ns_18ns_18_4_1_U235/stereolbm_axis_cambm_mac_muladd_10ns_8ns_18ns_18_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_10ns_8ns_18ns_18_4_1_U235/stereolbm_axis_cambm_mac_muladd_10ns_8ns_18ns_18_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_10ns_8ns_18ns_18_4_1_U235/stereolbm_axis_cambm_mac_muladd_10ns_8ns_18ns_18_4_1_DSP48_1_U/m_reg_reg.
DSP Report: operator mac_muladd_10ns_8ns_18ns_18_4_1_U235/stereolbm_axis_cambm_mac_muladd_10ns_8ns_18ns_18_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10ns_8ns_18ns_18_4_1_U235/stereolbm_axis_cambm_mac_muladd_10ns_8ns_18ns_18_4_1_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_10ns_8ns_18ns_18_4_1_U235/stereolbm_axis_cambm_mac_muladd_10ns_8ns_18ns_18_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register mac_muladd_10ns_8ns_18ns_18_4_1_U235/stereolbm_axis_cambm_mac_muladd_10ns_8ns_18ns_18_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_10ns_8ns_18ns_18_4_1_U235/stereolbm_axis_cambm_mac_muladd_10ns_8ns_18ns_18_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_10ns_8ns_18ns_18_4_1_U235/stereolbm_axis_cambm_mac_muladd_10ns_8ns_18ns_18_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_10ns_8ns_18ns_18_4_1_U235/stereolbm_axis_cambm_mac_muladd_10ns_8ns_18ns_18_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_10ns_8ns_18ns_18_4_1_U235/stereolbm_axis_cambm_mac_muladd_10ns_8ns_18ns_18_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_10ns_8ns_18ns_18_4_1_U235/stereolbm_axis_cambm_mac_muladd_10ns_8ns_18ns_18_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_ln439_2_reg_2073_reg is absorbed into DSP mac_muladd_10ns_8ns_18ns_18_4_1_U235/stereolbm_axis_cambm_mac_muladd_10ns_8ns_18ns_18_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_10ns_8ns_18ns_18_4_1_U235/stereolbm_axis_cambm_mac_muladd_10ns_8ns_18ns_18_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10ns_8ns_18ns_18_4_1_U235/stereolbm_axis_cambm_mac_muladd_10ns_8ns_18ns_18_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_11ns_8ns_18_1_1_U233/tmp_product is absorbed into DSP mac_muladd_10ns_8ns_18ns_18_4_1_U235/stereolbm_axis_cambm_mac_muladd_10ns_8ns_18ns_18_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP empty_154_fu_1377_p2, operation Mode is: C'+((A:0x191)*B)'.
DSP Report: register xa1_reg_1974_reg is absorbed into DSP empty_154_fu_1377_p2.
DSP Report: register empty_152_reg_1993_reg is absorbed into DSP empty_154_fu_1377_p2.
DSP Report: operator empty_154_fu_1377_p2 is absorbed into DSP empty_154_fu_1377_p2.
DSP Report: operator mul_8s_10ns_15_1_1_U228/tmp_product is absorbed into DSP empty_154_fu_1377_p2.
DSP Report: Generating DSP empty_152_reg_1993_reg, operation Mode is: ((A:0x191)*B)'.
DSP Report: register empty_152_reg_1993_reg is absorbed into DSP empty_152_reg_1993_reg.
DSP Report: operator mul_8s_10ns_15_1_1_U228/tmp_product is absorbed into DSP empty_152_reg_1993_reg.
DSP Report: Generating DSP empty_151_fu_1358_p2, operation Mode is: C'+((A:0x191)*B)'.
DSP Report: register xa1_reg_1974_reg is absorbed into DSP empty_151_fu_1358_p2.
DSP Report: register empty_reg_1987_reg is absorbed into DSP empty_151_fu_1358_p2.
DSP Report: operator empty_151_fu_1358_p2 is absorbed into DSP empty_151_fu_1358_p2.
DSP Report: operator mul_8s_10ns_15_1_1_U227/tmp_product is absorbed into DSP empty_151_fu_1358_p2.
DSP Report: Generating DSP empty_reg_1987_reg, operation Mode is: ((A:0x191)*B)'.
DSP Report: register empty_reg_1987_reg is absorbed into DSP empty_reg_1987_reg.
DSP Report: operator mul_8s_10ns_15_1_1_U227/tmp_product is absorbed into DSP empty_reg_1987_reg.
INFO: [Synth 8-4471] merging register 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_1_fu_92/ap_CS_fsm_reg[0:0]' into 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_Block_entry1_proc_U0/ap_CS_fsm_reg[0:0]' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_1.v:82]
INFO: [Synth 8-4471] merging register 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_2_fu_98/ap_CS_fsm_reg[0:0]' into 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_Block_entry1_proc_U0/ap_CS_fsm_reg[0:0]' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_2.v:82]
INFO: [Synth 8-4471] merging register 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/sitofp_32s_32_6_no_dsp_1_U266/ce_r_reg' into 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/sitofp_32s_32_6_no_dsp_1_U265/ce_r_reg' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_sitofp_32s_32_6_no_dsp_1.v:44]
INFO: [Synth 8-4471] merging register 'AXIvideo2xfMat_8_0_600_800_1_2_1_U0/grp_AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_start_hunt_fu_185/ap_CS_fsm_reg[0:0]' into 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_Block_entry1_proc_U0/ap_CS_fsm_reg[0:0]' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_start_hunt.v:101]
INFO: [Synth 8-4471] merging register 'AXIvideo2xfMat_8_0_600_800_1_2_1_U0/grp_AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_col_zxi2mat_fu_205/ap_CS_fsm_reg[0:0]' into 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_Block_entry1_proc_U0/ap_CS_fsm_reg[0:0]' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_col_zxi2mat.v:141]
INFO: [Synth 8-4471] merging register 'AXIvideo2xfMat_8_0_600_800_1_2_1_U0/grp_AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_last_hunt_fu_232/ap_CS_fsm_reg[0:0]' into 'remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_Block_entry1_proc_U0/ap_CS_fsm_reg[0:0]' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_last_hunt.v:108]
DSP Report: Generating DSP remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/mul_ln314_reg_380_reg, operation Mode is: ((A:0x191)*B2)'.
DSP Report: register remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/mul_ln314_reg_380_reg is absorbed into DSP remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/mul_ln314_reg_380_reg.
DSP Report: register remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/mul_ln314_reg_380_reg is absorbed into DSP remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/mul_ln314_reg_380_reg.
DSP Report: operator remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/mul_6ns_10ns_15_1_1_U267/tmp_product is absorbed into DSP remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/mul_ln314_reg_380_reg.
WARNING: [Synth 8-3917] design stereolbm_axis_cambm__GCB1 has port if_fifo_cap[1] driven by constant 1
WARNING: [Synth 8-3917] design stereolbm_axis_cambm__GCB1 has port if_fifo_cap[0] driven by constant 0
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104 /\fmul_32ns_32ns_32_4_max_dsp_1_U224/din1_buf1_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104 /\fmul_32ns_32ns_32_4_max_dsp_1_U224/din1_buf1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104 /\ap_phi_reg_pp0_iter1_s_reg_477_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_2_fu_98/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_1_fu_92/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AXIvideo2xfMat_8_0_600_800_1_2_1_U0/grp_AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_start_hunt_fu_185/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AXIvideo2xfMat_8_0_600_800_1_2_1_U0/grp_AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_last_hunt_fu_232/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AXIvideo2xfMat_8_0_600_800_1_2_1_U0/grp_AXIvideo2xfMat_8_0_600_800_1_2_1_Pipeline_loop_col_zxi2mat_fu_205/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/rows_cast_i_reg_285_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AXIvideo2xfMat_8_0_600_800_1_2_1_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104 /ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_Block_entry1_proc_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104 /\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104 /\select_ln18_2_reg_1833_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104 /\select_ln18_reg_1864_reg[8] )
INFO: [Synth 8-4471] merging register 'irA_l_load_reg_1196_reg[31:0]' into 'irA_r_load_reg_1202_reg[31:0]' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_Loop_VITIS_LOOP_46_1_proc.v:559]
INFO: [Synth 8-4471] merging register 'irA_l_load_reg_1196_pp0_iter2_reg_reg[31:0]' into 'irA_r_load_reg_1202_pp0_iter2_reg_reg[31:0]' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_Loop_VITIS_LOOP_46_1_proc.v:589]
INFO: [Synth 8-4471] merging register 'irA_l_load_reg_1196_pp0_iter3_reg_reg[31:0]' into 'irA_r_load_reg_1202_pp0_iter3_reg_reg[31:0]' [c:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2714/hdl/verilog/stereolbm_axis_cambm_Loop_VITIS_LOOP_46_1_proc.v:590]
WARNING: [Synth 8-3917] design stereolbm_axis_cambm__GCB2 has port if_fifo_cap[1] driven by constant 1
WARNING: [Synth 8-3917] design stereolbm_axis_cambm__GCB2 has port if_fifo_cap[0] driven by constant 0
WARNING: [Synth 8-3917] design stereolbm_axis_cambm__GCB2 has port O51[1] driven by constant 1
WARNING: [Synth 8-3917] design stereolbm_axis_cambm__GCB2 has port O51[0] driven by constant 0
WARNING: [Synth 8-3917] design stereolbm_axis_cambm__GCB2 has port O54[1] driven by constant 1
WARNING: [Synth 8-3917] design stereolbm_axis_cambm__GCB2 has port O54[0] driven by constant 0
WARNING: [Synth 8-3917] design stereolbm_axis_cambm__GCB2 has port O57[1] driven by constant 1
WARNING: [Synth 8-3917] design stereolbm_axis_cambm__GCB2 has port O57[0] driven by constant 0
WARNING: [Synth 8-3917] design stereolbm_axis_cambm__GCB2 has port O60[1] driven by constant 1
WARNING: [Synth 8-3917] design stereolbm_axis_cambm__GCB2 has port O60[0] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element irA_r_fix_U/stereolbm_axis_cambm_cameraMA_l_fix_RAM_AUTO_1R1W_memcore_U/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element irA_l_fix_U/stereolbm_axis_cambm_cameraMA_l_fix_RAM_AUTO_1R1W_memcore_U/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element distC_r_fix_U/stereolbm_axis_cambm_distC_l_fix_RAM_AUTO_1R1W_memcore_U/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element distC_l_fix_U/stereolbm_axis_cambm_distC_l_fix_RAM_AUTO_1R1W_memcore_U/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element cameraMA_r_fix_U/stereolbm_axis_cambm_cameraMA_l_fix_RAM_AUTO_1R1W_memcore_U/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element cameraMA_l_fix_U/stereolbm_axis_cambm_cameraMA_l_fix_RAM_AUTO_1R1W_memcore_U/ram_reg was removed. 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Loop_VITIS_LOOP_55_2_proc_U0/distC_r_U/q0_reg[11] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Loop_VITIS_LOOP_46_1_proc_U0/cameraMA_l_U/\q0_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Loop_VITIS_LOOP_46_1_proc_U0/cameraMA_r_U/\q0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Loop_VITIS_LOOP_46_1_proc_U0/irA_l_U/\q0_reg[12] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:26 ; elapsed = 00:01:36 . Memory (MB): peak = 2957.137 ; gain = 1120.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:36 ; elapsed = 00:01:46 . Memory (MB): peak = 2957.137 ; gain = 1120.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:25 ; elapsed = 00:02:36 . Memory (MB): peak = 2980.219 ; gain = 1143.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/xFSADBlockMatching_U0i_20_3/right_line_buf_13_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/xFSADBlockMatching_U0i_20_3/right_line_buf_12_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/xFSADBlockMatching_U0i_20_3/right_line_buf_11_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/xFSADBlockMatching_U0i_20_3/right_line_buf_10_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/xFSADBlockMatching_U0i_20_3/right_line_buf_9_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/xFSADBlockMatching_U0i_20_3/right_line_buf_8_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/xFSADBlockMatching_U0i_20_3/right_line_buf_7_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/xFSADBlockMatching_U0i_20_6/skip_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20_12/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/r1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20_12/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/r2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20_12/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/buf_U/ram_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20_12/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/buf_U/ram_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20_12/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/buf_U/ram_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20_12/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/buf_U/ram_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20_12/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/buf_U/ram_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20_12/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/buf_U/ram_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20_12/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/buf_U/ram_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20_12/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/buf_U/ram_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20_12/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/buf_3_U/ram_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20_12/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/buf_3_U/ram_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20_12/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/buf_3_U/ram_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20_12/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/buf_3_U/ram_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20_12/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/buf_3_U/ram_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20_12/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/buf_3_U/ram_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20_12/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/buf_3_U/ram_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20_12/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/buf_3_U/ram_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20_12/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/buf_4_U/ram_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20_12/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/buf_4_U/ram_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20_12/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/buf_4_U/ram_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20_12/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/buf_4_U/ram_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20_12/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/buf_4_U/ram_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20_12/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/buf_4_U/ram_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20_12/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/buf_4_U/ram_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20_12/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/buf_4_U/ram_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20_12/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/buf_5_U/ram_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20_12/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/buf_5_U/ram_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20_12/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/buf_5_U/ram_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20_12/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/buf_5_U/ram_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20_12/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/buf_5_U/ram_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20_12/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/buf_5_U/ram_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20_12/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/buf_5_U/ram_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20_12/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width_fu_104/buf_5_U/ram_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/xFSADBlockMatching_U0i_2/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/left_line_buf_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/xFSADBlockMatching_U0i_2/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/left_line_buf_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/xFSADBlockMatching_U0i_2/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/left_line_buf_2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/xFSADBlockMatching_U0i_2/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/left_line_buf_3_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/xFSADBlockMatching_U0i_2/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/left_line_buf_4_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/xFSADBlockMatching_U0i_2/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/left_line_buf_5_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/xFSADBlockMatching_U0i_2/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/left_line_buf_6_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/xFSADBlockMatching_U0i_2/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/left_line_buf_7_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/xFSADBlockMatching_U0i_2/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/left_line_buf_8_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/xFSADBlockMatching_U0i_2/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/left_line_buf_9_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/xFSADBlockMatching_U0i_2/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/left_line_buf_10_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/xFSADBlockMatching_U0i_2/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/left_line_buf_11_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/xFSADBlockMatching_U0i_2/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/left_line_buf_12_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/xFSADBlockMatching_U0i_2/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/left_line_buf_13_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/xFSADBlockMatching_U0i_2/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/right_line_buf_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/xFSADBlockMatching_U0i_2/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/right_line_buf_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/xFSADBlockMatching_U0i_2/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/right_line_buf_1_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/xFSADBlockMatching_U0i_2/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/right_line_buf_2_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/xFSADBlockMatching_U0i_2/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/right_line_buf_3_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/xFSADBlockMatching_U0i_2/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/right_line_buf_4_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/xFSADBlockMatching_U0i_2/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/right_line_buf_5_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/xFSADBlockMatching_U0i_2/StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_U0/grp_xFFindStereoCorrespondenceLBMNO_fu_76/xFSADBlockMatching_U0/grp_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col_fu_106/right_line_buf_6_U/ram0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20_4/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/r1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20_4/remap_128_1_0_7_0_600_800_1_false_2_2_2_2_U0/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/r2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20_4/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/buf_U/ram_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20_4/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/buf_U/ram_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20_4/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/buf_U/ram_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20_4/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/buf_U/ram_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20_4/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/buf_U/ram_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20_4/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/buf_U/ram_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20_4/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/buf_U/ram_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20_4/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/buf_U/ram_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20_4/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/buf_5_U/ram_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20_4/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/buf_5_U/ram_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20_4/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/buf_5_U/ram_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20_4/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/buf_5_U/ram_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20_4/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/buf_5_U/ram_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20_4/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/buf_5_U/ram_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20_4/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/buf_5_U/ram_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20_4/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/buf_5_U/ram_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20_4/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/buf_4_U/ram_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20_4/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/buf_4_U/ram_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20_4/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/buf_4_U/ram_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20_4/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/buf_4_U/ram_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20_4/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/buf_4_U/ram_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20_4/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/buf_4_U/ram_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20_4/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/buf_4_U/ram_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20_4/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/buf_4_U/ram_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20_4/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/buf_3_U/ram_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20_4/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/buf_3_U/ram_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20_4/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/buf_3_U/ram_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20_4/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/buf_3_U/ram_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20_4/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/buf_3_U/ram_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20_4/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/buf_3_U/ram_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20_4/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/buf_3_U/ram_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20_4/xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_U0/grp_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width_fu_104/buf_3_U/ram_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20_4/erode_0_0_600_800_0_3_3_1_1_2_2_U0/grp_xferode_600_800_1_0_1_2_2_0_801_3_3_s_fu_34/buf_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_20_4/erode_0_0_600_800_0_3_3_1_1_2_2_U0/grp_xferode_600_800_1_0_1_2_2_0_801_3_3_s_fu_34/buf_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:38 ; elapsed = 00:03:02 . Memory (MB): peak = 2980.219 ; gain = 1143.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:52 ; elapsed = 00:03:16 . Memory (MB): peak = 3008.848 ; gain = 1172.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:52 ; elapsed = 00:03:16 . Memory (MB): peak = 3008.848 ; gain = 1172.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:00 ; elapsed = 00:03:24 . Memory (MB): peak = 3008.848 ; gain = 1172.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:00 ; elapsed = 00:03:24 . Memory (MB): peak = 3008.848 ; gain = 1172.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:02 ; elapsed = 00:03:25 . Memory (MB): peak = 3008.848 ; gain = 1172.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:02 ; elapsed = 00:03:26 . Memory (MB): peak = 3008.848 ; gain = 1172.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------------------------------------------------------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                                 | DSP Mapping            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------------------------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel                                 | (A'*B')'               | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (PCIN>>17+(A'*B')')'   | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (PCIN>>17+(A'*B')')'   | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (PCIN>>17+(A'*B')')'   | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (PCIN>>17+(A'*B')')'   | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (PCIN>>17+(A'*B')')'   | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (PCIN>>17+(A'*B')')'   | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (A'*B')'               | 17     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (A'*B')'               | 17     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (A'*B')'               | 17     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (A'*B')'               | 17     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (A'*B')'               | 17     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (A'*B')'               | 17     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | A'*B'                  | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (PCIN>>17+A'*B')'      | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | A'*B'                  | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (PCIN>>17+A*B')'       | 0      | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | A'*B'                  | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (PCIN>>17+A'*B')'      | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | A'*B'                  | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (PCIN>>17+A*B')'       | 0      | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | A'*B'                  | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (PCIN>>17+A'*B')'      | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | A'*B'                  | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (PCIN>>17+A'*B')'      | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | A'*B'                  | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (PCIN>>17+A'*B')'      | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | A'*B'                  | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (PCIN>>17+A'*B')'      | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | A''*B'                 | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (PCIN>>17+A'*B'')'     | 30     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | A'*B''                 | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (PCIN>>17+A'*B'')'     | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | A''*B'                 | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (PCIN>>17+A'*B'')'     | 30     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | A'*B''                 | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (PCIN>>17+A*B'')'      | 0      | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | A''*B'                 | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (PCIN>>17+A'*B'')'     | 30     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | A'*B''                 | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (PCIN>>17+A*B'')'      | 0      | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | A''*B'                 | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (PCIN>>17+A'*B'')'     | 30     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | A''*B''                | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (PCIN>>17+A''*B'')'    | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | A''*B'                 | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (PCIN>>17+A'*B'')'     | 30     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | A'*B''                 | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (PCIN>>17+A'*B'')'     | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | A''*B'                 | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (PCIN>>17+A'*B'')'     | 30     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | A''*B''                | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (PCIN>>17+A''*B'')'    | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | A''*B'                 | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (PCIN>>17+A'*B'')'     | 30     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | A'*B''                 | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (PCIN>>17+A'*B'')'     | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | A''*B''                | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (PCIN>>17+(A''*B'')')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | A''*B''                | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (PCIN>>17+(A''*B'')')' | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | A''*B'                 | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (PCIN>>17+A'*B'')'     | 30     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | A'*B''                 | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (PCIN>>17+A'*B'')'     | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | A''*B'                 | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (PCIN>>17+A'*B'')'     | 30     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | A'*B''                 | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (PCIN>>17+A*B'')'      | 0      | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | A''*B'                 | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (PCIN>>17+A'*B'')'     | 30     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | A'*B''                 | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (PCIN>>17+A*B'')'      | 0      | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | A''*B'                 | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (PCIN>>17+A'*B'')'     | 30     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | A'*B''                 | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (PCIN>>17+A*B'')'      | 0      | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel                                 | (A'*B')'               | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (PCIN>>17+(A'*B')')'   | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (PCIN>>17+(A'*B')')'   | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (PCIN>>17+(A'*B')')'   | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (PCIN>>17+(A'*B')')'   | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (PCIN>>17+(A'*B')')'   | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (PCIN>>17+(A'*B')')'   | 30     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (A'*B')'               | 17     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (A'*B')'               | 17     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (A'*B')'               | 17     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (A'*B')'               | 17     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (A'*B')'               | 17     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (A'*B')'               | 17     | 11     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | A'*B'                  | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (PCIN>>17+A'*B')'      | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | A'*B'                  | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (PCIN>>17+A*B')'       | 0      | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | A'*B'                  | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (PCIN>>17+A'*B')'      | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | A'*B'                  | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (PCIN>>17+A*B')'       | 0      | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | A'*B'                  | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (PCIN>>17+A'*B')'      | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | A'*B'                  | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (PCIN>>17+A'*B')'      | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | A'*B'                  | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (PCIN>>17+A'*B')'      | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | A'*B'                  | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (PCIN>>17+A'*B')'      | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | A''*B'                 | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (PCIN>>17+A'*B'')'     | 30     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | A'*B''                 | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (PCIN>>17+A'*B'')'     | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | A''*B'                 | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (PCIN>>17+A'*B'')'     | 30     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | A'*B''                 | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (PCIN>>17+A*B'')'      | 0      | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | A''*B'                 | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (PCIN>>17+A'*B'')'     | 30     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | A'*B''                 | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (PCIN>>17+A*B'')'      | 0      | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | A''*B'                 | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (PCIN>>17+A'*B'')'     | 30     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | A''*B''                | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (PCIN>>17+A''*B'')'    | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | A''*B'                 | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (PCIN>>17+A'*B'')'     | 30     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | A'*B''                 | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (PCIN>>17+A'*B'')'     | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | A''*B'                 | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (PCIN>>17+A'*B'')'     | 30     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | A''*B''                | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (PCIN>>17+A''*B'')'    | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | A''*B'                 | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (PCIN>>17+A'*B'')'     | 30     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | A'*B''                 | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (PCIN>>17+A'*B'')'     | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | A''*B''                | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (PCIN>>17+(A''*B'')')' | 30     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | A''*B''                | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (PCIN>>17+(A''*B'')')' | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | A''*B'                 | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (PCIN>>17+A'*B'')'     | 30     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | A'*B''                 | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (PCIN>>17+A'*B'')'     | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | A''*B'                 | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (PCIN>>17+A'*B'')'     | 30     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | A'*B''                 | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (PCIN>>17+A*B'')'      | 0      | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | A''*B'                 | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (PCIN>>17+A'*B'')'     | 30     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | A'*B''                 | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (PCIN>>17+A*B'')'      | 0      | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | A''*B'                 | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (PCIN>>17+A'*B'')'     | 30     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | A'*B''                 | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width | (PCIN>>17+A*B'')'      | 0      | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFFindStereoCorrespondenceLBMNO_Loop_VITIS_LOOP_816_1_proc13           | (A'*B')'               | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm                                                                        | (A'*B')'               | 20     | 17     | -      | -      | 37     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col__GB3            | (A'*B')'               | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col__GB3            | A'*B'                  | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col__GB3            | (PCIN>>17+A'*B')'      | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col__GB3            | (A'*B')'               | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col__GB3            | A'*B'                  | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col__GB3            | (PCIN>>17+A'*B')'      | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col__GB3            | A'*B                   | 30     | 13     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col__GB3            | (PCIN>>17+A*B')'       | 16     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col__GB3            | A'*B                   | 17     | 13     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col__GB3            | (PCIN>>17+A*B)'        | 0      | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col__GB3            | A'*B                   | 30     | 13     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col__GB3            | (PCIN>>17+A*B')'       | 16     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col__GB3            | A'*B                   | 17     | 13     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|stereolbm_axis_cambm_xFSADBlockMatching_Pipeline_loop_row_loop_mux_loop_col__GB3            | (PCIN>>17+A*B)'        | 0      | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm__GCB1                                                                  | (A'*B)'                | 6      | 9      | -      | -      | 15     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width    | (C+A*B)'               | 30     | 9      | 15     | -      | 15     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width    | (A*B)'                 | 30     | 9      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width    | (C+A*B)'               | 30     | 9      | 15     | -      | 15     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width    | (A*B)'                 | 30     | 9      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width    | ((D'-A)'*B')'          | 11     | 8      | -      | 11     | 0      | 0    | 1    | -    | 1    | 1     | 0    | 1    | 
|stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width    | (PCIN+(A'*B')')'       | 11     | 8      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper_282                                                                         | (A*B)'                 | 24     | 0      | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_283                                                         | PCIN>>17+(A*B)'        | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized1_280                                                         | PCIN+A:B+C             | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_256                                                                         | (A*B)'                 | 24     | 0      | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_257                                                         | PCIN>>17+(A*B)'        | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized1_254                                                         | PCIN+A:B+C             | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width    | (A'*B')'               | 10     | 8      | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_6_Pipeline_loop_width    | (PCIN+(A'*B')')'       | 11     | 8      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|stereolbm_axis_cambm_remap_128_1_0_7_0_600_800_1_false_2_2_2_2_s                            | (A'*B)'                | 6      | 9      | -      | -      | 15     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width      | (C+A*B)'               | 30     | 9      | 15     | -      | 15     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width      | (A*B)'                 | 30     | 9      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width      | (C+A*B)'               | 30     | 9      | 15     | -      | 15     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width      | (A*B)'                 | 30     | 9      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width      | ((D'-A)'*B')'          | 11     | 8      | -      | 11     | 0      | 0    | 1    | -    | 1    | 1     | 0    | 1    | 
|stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width      | (PCIN+(A'*B')')'       | 11     | 8      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper_108                                                                         | (A*B)'                 | 24     | 0      | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_109                                                         | PCIN>>17+(A*B)'        | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized1_106                                                         | PCIN+A:B+C             | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper                                                                             | (A*B)'                 | 24     | 0      | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0                                                             | PCIN>>17+(A*B)'        | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized1                                                             | PCIN+A:B+C             | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width      | (A'*B')'               | 10     | 8      | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|stereolbm_axis_cambm_xFRemapLI_0_0_1_7_128_600_800_1_2_2_2_2_false_Pipeline_loop_width      | (PCIN+(A'*B')')'       | 11     | 8      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 1    | 1    | 
+--------------------------------------------------------------------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |  4420|
|2     |DSP48E1  |   200|
|23    |LUT1     |  2871|
|24    |LUT2     |  8269|
|25    |LUT3     |  6467|
|26    |LUT4     |  7407|
|27    |LUT5     |  3768|
|28    |LUT6     |  6408|
|29    |MUXCY    |   532|
|30    |MUXF7    |   129|
|31    |MUXF8    |    58|
|32    |RAM32M   |    10|
|33    |RAM32X1D |     4|
|34    |RAMB18E1 |    52|
|39    |RAMB36E1 |    70|
|41    |SRL16E   |  2842|
|42    |SRLC32E  |   157|
|43    |XORCY    |   256|
|44    |FDE      |    64|
|45    |FDRE     | 28959|
|46    |FDSE     |   582|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:02 ; elapsed = 00:03:26 . Memory (MB): peak = 3008.848 ; gain = 1172.121
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 442 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:27 ; elapsed = 00:03:15 . Memory (MB): peak = 3008.848 ; gain = 1024.664
Synthesis Optimization Complete : Time (s): cpu = 00:03:02 ; elapsed = 00:03:27 . Memory (MB): peak = 3008.848 ; gain = 1172.121
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3024.199 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5795 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 3040.230 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 220 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 142 instances
  FDE => FDRE: 64 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

Synth Design complete | Checksum: a3861cba
INFO: [Common 17-83] Releasing license: Synthesis
638 Infos, 372 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:17 ; elapsed = 00:03:42 . Memory (MB): peak = 3040.230 ; gain = 1610.266
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3040.230 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3040.230 ; gain = 0.000
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = 4243bc44bdaa3777
INFO: [Coretcl 2-1174] Renamed 822 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/HLS_800/v00_ed/stereolbm_axis_cambm.prj/sol1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3040.230 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3040.230 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jun 24 19:21:31 2025...
