dict set slaves control {ports {DDR_size {type i_ap_none width 32} DDR_cons_addr {type o_ap_vld width 32} DDR_prod_addr {type i_ap_none width 32} DDR_Ready {type i_ap_none width 32} DDR_Master {type i_ap_none width 64} ADC_buffer_error_i {type i_ap_none width 1} ADC_buffer_error_o {type o_ap_vld width 1}} mems {} has_ctrl 0}
set datawidth 32
set addrwidth 64
set intr_clr_mode TOW
