Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Nov 13 19:46:55 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    40 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     7 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            2 |
| No           | No                    | Yes                    |              92 |           27 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              73 |           30 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|                  Clock Signal                 |                                         Enable Signal                                         | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  U_fnd_controller/U_clk_div/CLK               |                                                                                               | i_rst_IBUF       |                1 |              3 |         3.00 |
|  i_clk_IBUF_BUFG                              |                                                                                               |                  |                2 |              3 |         1.50 |
|  i_clk_IBUF_BUFG                              | U_top_control_datapath/U_clock_control/FSM_onehot_state[3]_i_1_n_0                            | i_rst_IBUF       |                2 |              4 |         2.00 |
|  i_clk_IBUF_BUFG                              | U_top_control_datapath/U_clock_control/E[0]                                                   | i_rst_IBUF       |                2 |              4 |         2.00 |
|  i_clk_IBUF_BUFG                              | U_top_control_datapath/U_clock_control/FSM_onehot_state_reg[3]_1[0]                           | i_rst_IBUF       |                4 |              6 |         1.50 |
|  i_clk_IBUF_BUFG                              | U_top_control_datapath/U_clock_control/FSM_onehot_state_reg[2]_0[0]                           | i_rst_IBUF       |                3 |              6 |         2.00 |
|  i_clk_IBUF_BUFG                              | U_top_control_datapath/U_stopwatch_datapath/U_time_counter_min/E[0]                           | i_rst_IBUF       |                2 |              6 |         3.00 |
|  i_clk_IBUF_BUFG                              | U_top_control_datapath/U_stopwatch_datapath/U_time_counter_100msec/E[0]                       | i_rst_IBUF       |                2 |              6 |         3.00 |
|  i_clk_IBUF_BUFG                              | U_top_control_datapath/U_stopwatch_datapath/U_time_counter_sec/time_tick_reg_reg_0[0]         | i_rst_IBUF       |                2 |              6 |         3.00 |
|  i_clk_IBUF_BUFG                              | U_top_control_datapath/U_clock_datapath/U_time_counter_100msec/time_counter_reg[6]_i_1__0_n_0 | i_rst_IBUF       |                5 |              7 |         1.40 |
|  i_clk_IBUF_BUFG                              | U_top_control_datapath/U_stopwatch_datapath/U_clk_div/r_clk_reg_reg_0[0]                      | i_rst_IBUF       |                4 |              7 |         1.75 |
|  U_top_control_datapath/U_btn_0/r_clk__0      |                                                                                               | i_rst_IBUF       |                2 |              8 |         4.00 |
|  U_top_control_datapath/U_btn_2/r_clk_reg_n_0 |                                                                                               | i_rst_IBUF       |                2 |              8 |         4.00 |
|  U_top_control_datapath/U_btn_1/r_clk_reg_n_0 |                                                                                               | i_rst_IBUF       |                1 |              8 |         8.00 |
|  i_clk_IBUF_BUFG                              | U_top_control_datapath/U_stopwatch_control/E[0]                                               | i_rst_IBUF       |                4 |             21 |         5.25 |
|  i_clk_IBUF_BUFG                              |                                                                                               | i_rst_IBUF       |               21 |             65 |         3.10 |
+-----------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+


