// Seed: 4102806735
module module_0;
  always id_1 <= id_1;
  wire id_2, id_3;
  assign module_2.type_2 = 0;
endmodule
module module_1 (
    output logic id_0
);
  always
    if (1 == id_2) $display(1);
    else id_0 <= 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_0 = 1;
  assign id_0 = id_2;
endmodule
module module_2 (
    output wand id_0,
    output uwire id_1,
    input supply1 id_2,
    output tri0 id_3,
    input tri1 id_4,
    input tri1 id_5
);
  wire id_7, id_8;
  and primCall (id_0, id_2, id_4, id_5, id_7, id_8);
  module_0 modCall_1 ();
endmodule
