
Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: HAPS (R) ProtoCompiler 100
Build: R-2020.12-SP1-1
Install: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1
OS: CentOS release 6.10 (Final)
Hostname: ws25
max virtual memory: unlimited (bytes)
max user processes: 1024
max stack size: 10485760 (bytes)


Database state : /home/course/csr530604/final_project/CONV/|pp0

# Written on Thu Apr 20 12:40:01 2023

##### DESIGN INFO #######################################################

Top View:                "top"
Constraint File(s):      "/home/course/csr530604/final_project/top_ucdb/cclock_map.tcl"
                         "/home/course/csr530604/final_project/design.fdc"




##### SUMMARY ############################################################

Found 0 issues in 0 out of 1 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting     Ending     |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-----------------------------------------------------------------------------------------------------------------------------------
System       clk        |     45.000           |     No paths         |     No paths         |     No paths                         
clk          System     |     45.000           |     No paths         |     No paths         |     No paths                         
clk          clk        |     45.000           |     No paths         |     No paths         |     No paths                         
===================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:busy
p:caddr_rd[0]
p:caddr_rd[1]
p:caddr_rd[2]
p:caddr_rd[3]
p:caddr_rd[4]
p:caddr_rd[5]
p:caddr_rd[6]
p:caddr_rd[7]
p:caddr_rd[8]
p:caddr_rd[9]
p:caddr_rd[10]
p:caddr_rd[11]
p:caddr_wr[0]
p:caddr_wr[1]
p:caddr_wr[2]
p:caddr_wr[3]
p:caddr_wr[4]
p:caddr_wr[5]
p:caddr_wr[6]
p:caddr_wr[7]
p:caddr_wr[8]
p:caddr_wr[9]
p:caddr_wr[10]
p:caddr_wr[11]
p:cdata_rd[0]
p:cdata_rd[1]
p:cdata_rd[2]
p:cdata_rd[3]
p:cdata_rd[4]
p:cdata_rd[5]
p:cdata_rd[6]
p:cdata_rd[7]
p:cdata_rd[8]
p:cdata_rd[9]
p:cdata_rd[10]
p:cdata_rd[11]
p:cdata_rd[12]
p:cdata_rd[13]
p:cdata_rd[14]
p:cdata_rd[15]
p:cdata_rd[16]
p:cdata_rd[17]
p:cdata_rd[18]
p:cdata_rd[19]
p:cdata_wr[0]
p:cdata_wr[1]
p:cdata_wr[2]
p:cdata_wr[3]
p:cdata_wr[4]
p:cdata_wr[5]
p:cdata_wr[6]
p:cdata_wr[7]
p:cdata_wr[8]
p:cdata_wr[9]
p:cdata_wr[10]
p:cdata_wr[11]
p:cdata_wr[12]
p:cdata_wr[13]
p:cdata_wr[14]
p:cdata_wr[15]
p:cdata_wr[16]
p:cdata_wr[17]
p:cdata_wr[18]
p:cdata_wr[19]
p:crd
p:csel[0]
p:csel[1]
p:csel[2]
p:cwr
p:iaddr[0]
p:iaddr[1]
p:iaddr[2]
p:iaddr[3]
p:iaddr[4]
p:iaddr[5]
p:iaddr[6]
p:iaddr[7]
p:iaddr[8]
p:iaddr[9]
p:iaddr[10]
p:iaddr[11]
p:idata[0]
p:idata[1]
p:idata[2]
p:idata[3]
p:idata[4]
p:idata[5]
p:idata[6]
p:idata[7]
p:idata[8]
p:idata[9]
p:idata[10]
p:idata[11]
p:idata[12]
p:idata[13]
p:idata[14]
p:idata[15]
p:idata[16]
p:idata[17]
p:idata[18]
p:idata[19]
p:ready
p:reset


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
