[
	{
		"original_line": "`define IMPULSE_PULSE 2", 
		"bug_line": "`define IMPULSE_PULSE 2;",
		"error_description": "Adding a semicolon at the end of a preprocessor directive is invalid syntax. Verilog preprocessor directives must not be terminated with semicolons as they are compiler statements, not code expressions."
	},
	{
		"original_line": "      dummy = $dist_uniform(use_seed,-10,10);", 
		"bug_line": "      dummy = $dist_uniform(use_seed,-10,10;",
		"error_description": "Missing closing parenthesis for the function call, causing unbalanced parentheses in the $dist_uniform system task."
	},
	{
		"original_line": "integer bottom;", 
		"bug_line": "integer bottom",
		"error_description": "Missing semicolon at the end of the integer variable declaration"
	},
	{
		"original_line": "frame_count=0;", 
		"bug_line": "frame_count=0",
		"error_description": "Missing semicolon at the end of the assignment statement. VerilogA requires semicolons to terminate statements within procedural blocks like @initial_step."
	},
	{
		"original_line": "                taps[10] = 8.80883e-05;", 
		"bug_line": "                taps[10] = 8.80883e-05",
		"error_description": "Missing semicolon at the end of the assignment statement. VerilogA requires all statements to terminate with semicolons."
	},
	{
		"original_line": "integer top;", 
		"bug_line": "integer top",
		"error_description": "Missing semicolon at the end of the integer declaration statement"
	},
	{
		"original_line": "bottom = 143;", 
		"bug_line": "bottom = 143",
		"error_description": "Missing semicolon at the end of the integer assignment statement"
	},
	{
		"original_line": "                taps[25] = 7.96384e-06;", 
		"bug_line": "                taps[25] = 7.96384e-06",
		"error_description": "Missing semicolon at the end of the assignment statement. VerilogA requires all statements to be terminated with a semicolon."
	},
	{
		"original_line": "integer bottom;", 
		"bug_line": "integer bottom",
		"error_description": "Missing semicolon at the end of the integer declaration, causing a syntax error when the parser encounters the next token (another integer declaration) without proper termination."
	},
	{
		"original_line": "taps[32] = 2.58321e-09;", 
		"bug_line": "taps[32] = 2.58321e-09",
		"error_description": "Missing semicolon at the end of the assignment statement. VerilogA requires semicolons to terminate statements."
	},
	{
		"original_line": "        taps[7] = 2.11082e-08;", 
		"bug_line": "        taps[7] = 2.11082e-0.8;",
		"error_description": "Invalid real number format: exponent must be an integer, but found fractional exponent (-0.8)."
	},
	{
		"original_line": "integer bottom;", 
		"bug_line": "integer bottom",
		"error_description": "Missing semicolon at the end of the integer declaration, causing a syntax error when combined with the next declaration."
	},
	{
		"original_line": "                           sample = 1;", 
		"bug_line": "                           sample = 1",
		"error_description": "Missing semicolon at the end of the assignment statement. Verilog-A requires all statements to be terminated with semicolons. This will cause a syntax error when the parser encounters the next token ('end') without a statement separator."
	},
	{
		"original_line": "real pi2;", 
		"bug_line": "reel pi2;",
		"error_description": "Misspelled keyword 'real' as invalid keyword 'reel'"
	},
	{
		"original_line": "real pi2;", 
		"bug_line": "real pi2",
		"error_description": "Missing semicolon at the end of the variable declaration, causing a syntax error when the next variable declaration 'real tt;' is parsed as part of the same statement."
	},
	{
		"original_line": "theta = theta+taps[k]*filter_states[k];", 
		"bug_line": "theta = theta+taps[k*filter_states[k];",
		"error_description": "Missing closing bracket ']' for the 'taps' array index creates a syntax error due to mismatched brackets and invalid expression structure."
	},
	{
		"original_line": "        if (dummy < 0) out_val = -1; else out_val = 1;", 
		"bug_line": "        if (dummy < 0) out_val = -1 else out_val = 1;",
		"error_description": "Missing semicolon after assignment in if-branch, causing parser to interpret 'else' as part of the assignment statement instead of a conditional branch separator."
	},
	{
		"original_line": "real i_out;", 
		"bug_line": "reel i_out;",
		"error_description": "Misspelled keyword 'real' as 'reel', which is not a valid VerilogA data type keyword"
	},
	{
		"original_line": "`define VCO_GAIN 0.25", 
		"bug_line": "`define VCO_GAIN 0..25",
		"error_description": "Invalid real constant due to consecutive decimal points in '0..25', causing lexical syntax error"
	},
	{
		"original_line": "                taps[5] = -3.22268e-09;", 
		"bug_line": "                taps[5] = -3.22268e-09",
		"error_description": "Missing semicolon at the end of the assignment statement"
	}
]