TimeQuest Timing Analyzer report for VGA_test
Wed Oct 22 11:45:31 2014
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 16. Setup Times
 17. Hold Times
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Slow 1200mV 85C Model Metastability Report
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 0C Model Hold: 'U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 30. Slow 1200mV 0C Model Minimum Pulse Width: 'U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Slow 1200mV 0C Model Metastability Report
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 42. Fast 1200mV 0C Model Hold: 'U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 43. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 44. Fast 1200mV 0C Model Minimum Pulse Width: 'U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 45. Setup Times
 46. Hold Times
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Fast 1200mV 0C Model Metastability Report
 50. Multicorner Timing Analysis Summary
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Board Trace Model Assignments
 56. Input Transition Times
 57. Signal Integrity Metrics (Slow 1200mv 0c Model)
 58. Signal Integrity Metrics (Slow 1200mv 85c Model)
 59. Signal Integrity Metrics (Fast 1200mv 0c Model)
 60. Setup Transfers
 61. Hold Transfers
 62. Report TCCS
 63. Report RSKM
 64. Unconstrained Paths
 65. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; VGA_test                                                          ;
; Device Family      ; Cyclone IV E                                                      ;
; Device Name        ; EP4CE115F29C7                                                     ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------------------+-------------------------------------------------------------------+
; Clock Name                                                    ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                          ; Targets                                                           ;
+---------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------------------+-------------------------------------------------------------------+
; CLOCK_50                                                      ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                 ; { CLOCK_50 }                                                      ;
; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] } ;
+---------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------------------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                  ;
+------------+-----------------+---------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                    ; Note ;
+------------+-----------------+---------------------------------------------------------------+------+
; 218.25 MHz ; 218.25 MHz      ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                    ;
+---------------------------------------------------------------+--------+---------------+
; Clock                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------+--------+---------------+
; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 35.418 ; 0.000         ;
+---------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                    ;
+---------------------------------------------------------------+-------+---------------+
; Clock                                                         ; Slack ; End Point TNS ;
+---------------------------------------------------------------+-------+---------------+
; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.403 ; 0.000         ;
+---------------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                      ;
+---------------------------------------------------------------+--------+---------------+
; Clock                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                      ; 9.819  ; 0.000         ;
; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.710 ; 0.000         ;
+---------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                    ;
+--------+-------------------------------+-------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 35.418 ; VGA_SYNC_module:U1|v_count[4] ; VGA_SYNC_module:U1|v_count[1] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 4.502      ;
; 35.418 ; VGA_SYNC_module:U1|v_count[4] ; VGA_SYNC_module:U1|v_count[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 4.502      ;
; 35.583 ; VGA_SYNC_module:U1|v_count[6] ; VGA_SYNC_module:U1|v_count[1] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 4.337      ;
; 35.583 ; VGA_SYNC_module:U1|v_count[6] ; VGA_SYNC_module:U1|v_count[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 4.337      ;
; 35.765 ; VGA_SYNC_module:U1|v_count[7] ; VGA_SYNC_module:U1|v_count[1] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 4.155      ;
; 35.765 ; VGA_SYNC_module:U1|v_count[7] ; VGA_SYNC_module:U1|v_count[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 4.155      ;
; 35.883 ; VGA_SYNC_module:U1|v_count[5] ; VGA_SYNC_module:U1|v_count[1] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 4.037      ;
; 35.883 ; VGA_SYNC_module:U1|v_count[5] ; VGA_SYNC_module:U1|v_count[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 4.037      ;
; 35.891 ; VGA_SYNC_module:U1|h_count[9] ; VGA_SYNC_module:U1|v_count[1] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 4.023      ;
; 35.891 ; VGA_SYNC_module:U1|h_count[9] ; VGA_SYNC_module:U1|v_count[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 4.023      ;
; 35.999 ; VGA_SYNC_module:U1|v_count[1] ; VGA_SYNC_module:U1|v_count[1] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.919      ;
; 35.999 ; VGA_SYNC_module:U1|v_count[1] ; VGA_SYNC_module:U1|v_count[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.919      ;
; 36.002 ; VGA_SYNC_module:U1|v_count[3] ; VGA_SYNC_module:U1|v_count[1] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.916      ;
; 36.002 ; VGA_SYNC_module:U1|v_count[3] ; VGA_SYNC_module:U1|v_count[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.916      ;
; 36.075 ; VGA_SYNC_module:U1|h_count[8] ; VGA_SYNC_module:U1|v_count[1] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 3.841      ;
; 36.075 ; VGA_SYNC_module:U1|h_count[8] ; VGA_SYNC_module:U1|v_count[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 3.841      ;
; 36.137 ; VGA_SYNC_module:U1|h_count[7] ; VGA_SYNC_module:U1|v_count[1] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 3.777      ;
; 36.137 ; VGA_SYNC_module:U1|h_count[7] ; VGA_SYNC_module:U1|v_count[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 3.777      ;
; 36.144 ; VGA_SYNC_module:U1|h_count[2] ; VGA_SYNC_module:U1|v_count[1] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 3.770      ;
; 36.144 ; VGA_SYNC_module:U1|h_count[2] ; VGA_SYNC_module:U1|v_count[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 3.770      ;
; 36.147 ; VGA_SYNC_module:U1|v_count[4] ; VGA_SYNC_module:U1|v_count[6] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.771      ;
; 36.147 ; VGA_SYNC_module:U1|h_count[3] ; VGA_SYNC_module:U1|v_count[1] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 3.767      ;
; 36.147 ; VGA_SYNC_module:U1|h_count[3] ; VGA_SYNC_module:U1|v_count[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 3.767      ;
; 36.157 ; VGA_SYNC_module:U1|h_count[0] ; VGA_SYNC_module:U1|v_count[1] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 3.757      ;
; 36.157 ; VGA_SYNC_module:U1|h_count[0] ; VGA_SYNC_module:U1|v_count[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 3.757      ;
; 36.167 ; VGA_SYNC_module:U1|v_count[0] ; VGA_SYNC_module:U1|v_count[1] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.751      ;
; 36.167 ; VGA_SYNC_module:U1|v_count[0] ; VGA_SYNC_module:U1|v_count[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.751      ;
; 36.289 ; VGA_SYNC_module:U1|v_count[2] ; VGA_SYNC_module:U1|v_count[1] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.629      ;
; 36.289 ; VGA_SYNC_module:U1|v_count[2] ; VGA_SYNC_module:U1|v_count[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.629      ;
; 36.310 ; VGA_SYNC_module:U1|v_count[4] ; VGA_SYNC_module:U1|v_count[3] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 3.610      ;
; 36.312 ; VGA_SYNC_module:U1|v_count[6] ; VGA_SYNC_module:U1|v_count[6] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.606      ;
; 36.334 ; VGA_SYNC_module:U1|h_count[1] ; VGA_SYNC_module:U1|v_count[1] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 3.580      ;
; 36.334 ; VGA_SYNC_module:U1|h_count[1] ; VGA_SYNC_module:U1|v_count[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 3.580      ;
; 36.341 ; VGA_SYNC_module:U1|v_count[4] ; VGA_SYNC_module:U1|v_count[2] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 3.579      ;
; 36.344 ; VGA_SYNC_module:U1|v_count[4] ; VGA_SYNC_module:U1|v_count[8] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 3.576      ;
; 36.355 ; VGA_SYNC_module:U1|h_count[4] ; VGA_SYNC_module:U1|v_count[1] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 3.559      ;
; 36.355 ; VGA_SYNC_module:U1|h_count[4] ; VGA_SYNC_module:U1|v_count[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 3.559      ;
; 36.425 ; VGA_SYNC_module:U1|v_count[4] ; VGA_SYNC_module:U1|v_count[5] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.493      ;
; 36.426 ; VGA_SYNC_module:U1|v_count[4] ; VGA_SYNC_module:U1|v_count[7] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.492      ;
; 36.427 ; VGA_SYNC_module:U1|v_count[4] ; VGA_SYNC_module:U1|v_count[4] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.491      ;
; 36.438 ; VGA_SYNC_module:U1|h_count[5] ; VGA_SYNC_module:U1|v_count[1] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 3.476      ;
; 36.438 ; VGA_SYNC_module:U1|h_count[5] ; VGA_SYNC_module:U1|v_count[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 3.476      ;
; 36.441 ; VGA_SYNC_module:U1|h_count[6] ; VGA_SYNC_module:U1|v_count[1] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 3.473      ;
; 36.441 ; VGA_SYNC_module:U1|h_count[6] ; VGA_SYNC_module:U1|v_count[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 3.473      ;
; 36.488 ; VGA_SYNC_module:U1|v_count[6] ; VGA_SYNC_module:U1|v_count[3] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 3.432      ;
; 36.494 ; VGA_SYNC_module:U1|v_count[7] ; VGA_SYNC_module:U1|v_count[6] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.424      ;
; 36.506 ; VGA_SYNC_module:U1|v_count[6] ; VGA_SYNC_module:U1|v_count[2] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 3.414      ;
; 36.509 ; VGA_SYNC_module:U1|v_count[6] ; VGA_SYNC_module:U1|v_count[8] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 3.411      ;
; 36.590 ; VGA_SYNC_module:U1|v_count[6] ; VGA_SYNC_module:U1|v_count[5] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.328      ;
; 36.591 ; VGA_SYNC_module:U1|v_count[6] ; VGA_SYNC_module:U1|v_count[7] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.327      ;
; 36.592 ; VGA_SYNC_module:U1|v_count[6] ; VGA_SYNC_module:U1|v_count[4] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.326      ;
; 36.602 ; VGA_SYNC_module:U1|v_count[4] ; VGA_SYNC_module:U1|v_count[9] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 3.318      ;
; 36.612 ; VGA_SYNC_module:U1|v_count[5] ; VGA_SYNC_module:U1|v_count[6] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.306      ;
; 36.620 ; VGA_SYNC_module:U1|h_count[9] ; VGA_SYNC_module:U1|v_count[6] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.292      ;
; 36.670 ; VGA_SYNC_module:U1|v_count[7] ; VGA_SYNC_module:U1|v_count[3] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 3.250      ;
; 36.688 ; VGA_SYNC_module:U1|v_count[7] ; VGA_SYNC_module:U1|v_count[2] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 3.232      ;
; 36.691 ; VGA_SYNC_module:U1|v_count[7] ; VGA_SYNC_module:U1|v_count[8] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 3.229      ;
; 36.728 ; VGA_SYNC_module:U1|v_count[1] ; VGA_SYNC_module:U1|v_count[6] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 3.188      ;
; 36.731 ; VGA_SYNC_module:U1|v_count[3] ; VGA_SYNC_module:U1|v_count[6] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 3.185      ;
; 36.738 ; VGA_SYNC_module:U1|v_count[0] ; VGA_SYNC_module:U1|v_count[9] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.180      ;
; 36.759 ; VGA_SYNC_module:U1|h_count[9] ; VGA_SYNC_module:U1|v_count[3] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 3.155      ;
; 36.767 ; VGA_SYNC_module:U1|v_count[6] ; VGA_SYNC_module:U1|v_count[9] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 3.153      ;
; 36.772 ; VGA_SYNC_module:U1|v_count[7] ; VGA_SYNC_module:U1|v_count[5] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.146      ;
; 36.773 ; VGA_SYNC_module:U1|v_count[7] ; VGA_SYNC_module:U1|v_count[7] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.145      ;
; 36.774 ; VGA_SYNC_module:U1|v_count[7] ; VGA_SYNC_module:U1|v_count[4] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.144      ;
; 36.788 ; VGA_SYNC_module:U1|v_count[5] ; VGA_SYNC_module:U1|v_count[3] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 3.132      ;
; 36.796 ; VGA_SYNC_module:U1|h_count[9] ; VGA_SYNC_module:U1|v_count[2] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 3.118      ;
; 36.799 ; VGA_SYNC_module:U1|h_count[9] ; VGA_SYNC_module:U1|v_count[8] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 3.115      ;
; 36.803 ; VGA_SYNC_module:U1|h_count[2] ; VGA_SYNC_module:U1|v_count[6] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.109      ;
; 36.804 ; VGA_SYNC_module:U1|h_count[8] ; VGA_SYNC_module:U1|v_count[6] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 3.110      ;
; 36.806 ; VGA_SYNC_module:U1|v_count[5] ; VGA_SYNC_module:U1|v_count[2] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 3.114      ;
; 36.808 ; VGA_SYNC_module:U1|h_count[3] ; VGA_SYNC_module:U1|v_count[6] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.104      ;
; 36.809 ; VGA_SYNC_module:U1|v_count[5] ; VGA_SYNC_module:U1|v_count[8] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 3.111      ;
; 36.816 ; VGA_SYNC_module:U1|h_count[0] ; VGA_SYNC_module:U1|v_count[6] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.096      ;
; 36.818 ; VGA_SYNC_module:U1|h_count[2] ; VGA_SYNC_module:U1|v_count[2] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 3.096      ;
; 36.820 ; VGA_SYNC_module:U1|h_count[2] ; VGA_SYNC_module:U1|v_count[8] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 3.094      ;
; 36.823 ; VGA_SYNC_module:U1|h_count[3] ; VGA_SYNC_module:U1|v_count[2] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 3.091      ;
; 36.825 ; VGA_SYNC_module:U1|h_count[3] ; VGA_SYNC_module:U1|v_count[8] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 3.089      ;
; 36.831 ; VGA_SYNC_module:U1|h_count[0] ; VGA_SYNC_module:U1|v_count[2] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 3.083      ;
; 36.833 ; VGA_SYNC_module:U1|h_count[0] ; VGA_SYNC_module:U1|v_count[8] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 3.081      ;
; 36.842 ; VGA_SYNC_module:U1|h_count[2] ; VGA_SYNC_module:U1|v_count[5] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.070      ;
; 36.843 ; VGA_SYNC_module:U1|h_count[2] ; VGA_SYNC_module:U1|v_count[7] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.069      ;
; 36.845 ; VGA_SYNC_module:U1|h_count[2] ; VGA_SYNC_module:U1|v_count[4] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.067      ;
; 36.847 ; VGA_SYNC_module:U1|h_count[3] ; VGA_SYNC_module:U1|v_count[5] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.065      ;
; 36.848 ; VGA_SYNC_module:U1|h_count[3] ; VGA_SYNC_module:U1|v_count[7] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.064      ;
; 36.850 ; VGA_SYNC_module:U1|h_count[3] ; VGA_SYNC_module:U1|v_count[4] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.062      ;
; 36.851 ; VGA_SYNC_module:U1|v_count[8] ; VGA_SYNC_module:U1|v_count[1] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.067      ;
; 36.851 ; VGA_SYNC_module:U1|v_count[8] ; VGA_SYNC_module:U1|v_count[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.067      ;
; 36.853 ; VGA_SYNC_module:U1|h_count[2] ; VGA_SYNC_module:U1|v_count[9] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 3.061      ;
; 36.854 ; VGA_SYNC_module:U1|v_count[1] ; VGA_SYNC_module:U1|v_count[8] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.064      ;
; 36.855 ; VGA_SYNC_module:U1|h_count[0] ; VGA_SYNC_module:U1|v_count[5] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.057      ;
; 36.856 ; VGA_SYNC_module:U1|h_count[7] ; VGA_SYNC_module:U1|v_count[6] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.056      ;
; 36.856 ; VGA_SYNC_module:U1|h_count[0] ; VGA_SYNC_module:U1|v_count[7] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.056      ;
; 36.858 ; VGA_SYNC_module:U1|h_count[0] ; VGA_SYNC_module:U1|v_count[4] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 3.054      ;
; 36.858 ; VGA_SYNC_module:U1|h_count[3] ; VGA_SYNC_module:U1|v_count[9] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 3.056      ;
; 36.865 ; VGA_SYNC_module:U1|v_count[1] ; VGA_SYNC_module:U1|v_count[9] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.053      ;
; 36.866 ; VGA_SYNC_module:U1|h_count[0] ; VGA_SYNC_module:U1|v_count[9] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 3.048      ;
; 36.871 ; VGA_SYNC_module:U1|h_count[7] ; VGA_SYNC_module:U1|v_count[2] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 3.043      ;
; 36.873 ; VGA_SYNC_module:U1|h_count[7] ; VGA_SYNC_module:U1|v_count[8] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 3.041      ;
; 36.890 ; VGA_SYNC_module:U1|v_count[5] ; VGA_SYNC_module:U1|v_count[5] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.028      ;
+--------+-------------------------------+-------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                           ;
+-------+----------------------------------+-----------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                           ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+-----------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.403 ; VGA_SYNC_module:U1|v_count[2]    ; VGA_SYNC_module:U1|v_count[2]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; VGA_SYNC_module:U1|v_count[3]    ; VGA_SYNC_module:U1|v_count[3]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; VGA_SYNC_module:U1|v_count[4]    ; VGA_SYNC_module:U1|v_count[4]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; VGA_SYNC_module:U1|v_count[5]    ; VGA_SYNC_module:U1|v_count[5]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; VGA_SYNC_module:U1|v_count[6]    ; VGA_SYNC_module:U1|v_count[6]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; VGA_SYNC_module:U1|v_count[7]    ; VGA_SYNC_module:U1|v_count[7]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; VGA_SYNC_module:U1|v_count[8]    ; VGA_SYNC_module:U1|v_count[8]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; VGA_SYNC_module:U1|v_count[9]    ; VGA_SYNC_module:U1|v_count[9]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.429 ; VGA_SYNC_module:U1|horiz_sync    ; VGA_SYNC_module:U1|horiz_sync_out ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; VGA_SYNC_module:U1|vert_sync     ; VGA_SYNC_module:U1|vert_sync_out  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.581 ; VGA_SYNC_module:U1|v_count[9]    ; VGA_SYNC_module:U1|video_on_v[0]  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.847      ;
; 0.593 ; VGA_SYNC_module:U1|v_count[9]    ; VGA_SYNC_module:U1|vert_sync      ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.859      ;
; 0.651 ; VGA_SYNC_module:U1|h_count[2]    ; VGA_SYNC_module:U1|h_count[2]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.917      ;
; 0.652 ; VGA_SYNC_module:U1|h_count[1]    ; VGA_SYNC_module:U1|h_count[1]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.918      ;
; 0.656 ; VGA_SYNC_module:U1|h_count[3]    ; VGA_SYNC_module:U1|h_count[3]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.922      ;
; 0.659 ; VGA_SYNC_module:U1|h_count[7]    ; VGA_SYNC_module:U1|h_count[7]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.925      ;
; 0.662 ; VGA_SYNC_module:U1|h_count[4]    ; VGA_SYNC_module:U1|h_count[4]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.928      ;
; 0.670 ; VGA_SYNC_module:U1|h_count[6]    ; VGA_SYNC_module:U1|h_count[6]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.936      ;
; 0.721 ; VGA_SYNC_module:U1|h_count[8]    ; VGA_SYNC_module:U1|video_on_h[0]  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.987      ;
; 0.755 ; VGA_SYNC_module:U1|h_count[7]    ; VGA_SYNC_module:U1|video_on_h[0]  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.019      ;
; 0.787 ; VGA_SYNC_module:U1|h_count[9]    ; VGA_SYNC_module:U1|h_count[9]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.053      ;
; 0.799 ; VGA_SYNC_module:U1|v_count[2]    ; VGA_SYNC_module:U1|vert_sync      ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.065      ;
; 0.806 ; VGA_SYNC_module:U1|v_count[2]    ; VGA_SYNC_module:U1|video_on_v[0]  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.072      ;
; 0.900 ; VGA_SYNC_module:U1|v_count[4]    ; VGA_SYNC_module:U1|vert_sync      ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.168      ;
; 0.920 ; VGA_SYNC_module:U1|h_count[9]    ; VGA_SYNC_module:U1|video_on_h[0]  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.184      ;
; 0.921 ; VGA_SYNC_module:U1|v_count[0]    ; VGA_SYNC_module:U1|vert_sync      ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.187      ;
; 0.929 ; VGA_SYNC_module:U1|v_count[0]    ; VGA_SYNC_module:U1|video_on_v[0]  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.195      ;
; 0.944 ; VGA_SYNC_module:U1|video_on_h[0] ; VGA_SYNC_module:U1|red_out[1]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 1.227      ;
; 0.945 ; VGA_SYNC_module:U1|video_on_h[0] ; VGA_SYNC_module:U1|blue_out[1]    ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 1.228      ;
; 0.946 ; VGA_SYNC_module:U1|v_count[4]    ; VGA_SYNC_module:U1|video_on_v[0]  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.214      ;
; 0.956 ; VGA_SYNC_module:U1|video_on_v[0] ; VGA_SYNC_module:U1|green_out[1]   ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.241      ;
; 0.969 ; VGA_SYNC_module:U1|h_count[1]    ; VGA_SYNC_module:U1|h_count[2]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.235      ;
; 0.974 ; VGA_SYNC_module:U1|h_count[3]    ; VGA_SYNC_module:U1|h_count[4]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.240      ;
; 0.978 ; VGA_SYNC_module:U1|h_count[2]    ; VGA_SYNC_module:U1|h_count[3]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.244      ;
; 0.983 ; VGA_SYNC_module:U1|h_count[2]    ; VGA_SYNC_module:U1|h_count[4]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.249      ;
; 0.984 ; VGA_SYNC_module:U1|h_count[5]    ; VGA_SYNC_module:U1|h_count[6]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.250      ;
; 0.985 ; VGA_SYNC_module:U1|h_count[0]    ; VGA_SYNC_module:U1|h_count[1]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.251      ;
; 0.990 ; VGA_SYNC_module:U1|h_count[0]    ; VGA_SYNC_module:U1|h_count[2]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.256      ;
; 0.994 ; VGA_SYNC_module:U1|h_count[4]    ; VGA_SYNC_module:U1|h_count[6]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.260      ;
; 0.995 ; VGA_SYNC_module:U1|h_count[5]    ; VGA_SYNC_module:U1|horiz_sync     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.259      ;
; 0.997 ; VGA_SYNC_module:U1|h_count[6]    ; VGA_SYNC_module:U1|h_count[7]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.263      ;
; 1.010 ; VGA_SYNC_module:U1|video_on_v[0] ; VGA_SYNC_module:U1|red_out[6]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.282      ;
; 1.011 ; VGA_SYNC_module:U1|video_on_v[0] ; VGA_SYNC_module:U1|red_out[3]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.283      ;
; 1.014 ; VGA_SYNC_module:U1|h_count[5]    ; VGA_SYNC_module:U1|h_count[5]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.280      ;
; 1.022 ; VGA_SYNC_module:U1|v_count[1]    ; VGA_SYNC_module:U1|vert_sync      ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.288      ;
; 1.024 ; VGA_SYNC_module:U1|h_count[0]    ; VGA_SYNC_module:U1|h_count[0]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.290      ;
; 1.035 ; VGA_SYNC_module:U1|v_count[3]    ; VGA_SYNC_module:U1|vert_sync      ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.301      ;
; 1.084 ; VGA_SYNC_module:U1|v_count[1]    ; VGA_SYNC_module:U1|video_on_v[0]  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.350      ;
; 1.086 ; VGA_SYNC_module:U1|v_count[3]    ; VGA_SYNC_module:U1|video_on_v[0]  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.352      ;
; 1.090 ; VGA_SYNC_module:U1|h_count[1]    ; VGA_SYNC_module:U1|h_count[3]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.356      ;
; 1.095 ; VGA_SYNC_module:U1|h_count[1]    ; VGA_SYNC_module:U1|h_count[4]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.361      ;
; 1.098 ; VGA_SYNC_module:U1|video_on_h[0] ; VGA_SYNC_module:U1|red_out[3]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.368      ;
; 1.100 ; VGA_SYNC_module:U1|h_count[3]    ; VGA_SYNC_module:U1|h_count[6]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.366      ;
; 1.104 ; VGA_SYNC_module:U1|h_count[1]    ; VGA_SYNC_module:U1|horiz_sync     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.368      ;
; 1.105 ; VGA_SYNC_module:U1|h_count[5]    ; VGA_SYNC_module:U1|h_count[7]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.371      ;
; 1.107 ; VGA_SYNC_module:U1|video_on_h[0] ; VGA_SYNC_module:U1|red_out[0]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 1.390      ;
; 1.109 ; VGA_SYNC_module:U1|h_count[2]    ; VGA_SYNC_module:U1|h_count[6]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.375      ;
; 1.111 ; VGA_SYNC_module:U1|h_count[0]    ; VGA_SYNC_module:U1|h_count[3]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.377      ;
; 1.113 ; VGA_SYNC_module:U1|video_on_h[0] ; VGA_SYNC_module:U1|blue_out[0]    ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 1.396      ;
; 1.114 ; VGA_SYNC_module:U1|video_on_h[0] ; VGA_SYNC_module:U1|blue_out[7]    ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 1.397      ;
; 1.115 ; VGA_SYNC_module:U1|h_count[4]    ; VGA_SYNC_module:U1|h_count[7]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.381      ;
; 1.116 ; VGA_SYNC_module:U1|h_count[0]    ; VGA_SYNC_module:U1|h_count[4]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.382      ;
; 1.155 ; VGA_SYNC_module:U1|h_count[8]    ; VGA_SYNC_module:U1|horiz_sync     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.421      ;
; 1.158 ; VGA_SYNC_module:U1|video_on_h[0] ; VGA_SYNC_module:U1|green_out[5]   ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.428      ;
; 1.159 ; VGA_SYNC_module:U1|video_on_h[0] ; VGA_SYNC_module:U1|green_out[3]   ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.429      ;
; 1.163 ; VGA_SYNC_module:U1|v_count[9]    ; VGA_SYNC_module:U1|v_count[0]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.429      ;
; 1.164 ; VGA_SYNC_module:U1|v_count[9]    ; VGA_SYNC_module:U1|v_count[1]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.430      ;
; 1.164 ; VGA_SYNC_module:U1|video_on_h[0] ; VGA_SYNC_module:U1|blue_out[2]    ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.434      ;
; 1.165 ; VGA_SYNC_module:U1|video_on_h[0] ; VGA_SYNC_module:U1|green_out[2]   ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.435      ;
; 1.166 ; VGA_SYNC_module:U1|h_count[8]    ; VGA_SYNC_module:U1|h_count[8]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.432      ;
; 1.166 ; VGA_SYNC_module:U1|video_on_h[0] ; VGA_SYNC_module:U1|red_out[7]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.436      ;
; 1.168 ; VGA_SYNC_module:U1|video_on_h[0] ; VGA_SYNC_module:U1|blue_out[5]    ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.438      ;
; 1.168 ; VGA_SYNC_module:U1|h_count[5]    ; VGA_SYNC_module:U1|v_count[3]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.430      ;
; 1.169 ; VGA_SYNC_module:U1|video_on_h[0] ; VGA_SYNC_module:U1|blue_out[4]    ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.439      ;
; 1.170 ; VGA_SYNC_module:U1|video_on_h[0] ; VGA_SYNC_module:U1|red_out[2]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.440      ;
; 1.185 ; VGA_SYNC_module:U1|video_on_v[0] ; VGA_SYNC_module:U1|red_out[0]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.470      ;
; 1.186 ; VGA_SYNC_module:U1|video_on_v[0] ; VGA_SYNC_module:U1|green_out[0]   ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.471      ;
; 1.188 ; VGA_SYNC_module:U1|video_on_v[0] ; VGA_SYNC_module:U1|green_out[7]   ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.473      ;
; 1.188 ; VGA_SYNC_module:U1|video_on_v[0] ; VGA_SYNC_module:U1|red_out[1]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.473      ;
; 1.189 ; VGA_SYNC_module:U1|video_on_v[0] ; VGA_SYNC_module:U1|blue_out[1]    ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.474      ;
; 1.190 ; VGA_SYNC_module:U1|video_on_v[0] ; VGA_SYNC_module:U1|blue_out[0]    ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.475      ;
; 1.190 ; VGA_SYNC_module:U1|video_on_v[0] ; VGA_SYNC_module:U1|blue_out[7]    ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.475      ;
; 1.194 ; VGA_SYNC_module:U1|v_count[5]    ; VGA_SYNC_module:U1|video_on_v[0]  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.462      ;
; 1.207 ; VGA_SYNC_module:U1|h_count[2]    ; VGA_SYNC_module:U1|horiz_sync     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.471      ;
; 1.209 ; VGA_SYNC_module:U1|video_on_h[0] ; VGA_SYNC_module:U1|green_out[1]   ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 1.492      ;
; 1.210 ; VGA_SYNC_module:U1|video_on_h[0] ; VGA_SYNC_module:U1|green_out[0]   ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 1.493      ;
; 1.212 ; VGA_SYNC_module:U1|h_count[0]    ; VGA_SYNC_module:U1|horiz_sync     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.476      ;
; 1.213 ; VGA_SYNC_module:U1|video_on_h[0] ; VGA_SYNC_module:U1|green_out[7]   ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 1.496      ;
; 1.221 ; VGA_SYNC_module:U1|h_count[1]    ; VGA_SYNC_module:U1|h_count[6]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.487      ;
; 1.221 ; VGA_SYNC_module:U1|h_count[3]    ; VGA_SYNC_module:U1|h_count[7]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.487      ;
; 1.224 ; VGA_SYNC_module:U1|h_count[6]    ; VGA_SYNC_module:U1|horiz_sync     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.488      ;
; 1.230 ; VGA_SYNC_module:U1|h_count[2]    ; VGA_SYNC_module:U1|h_count[7]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.496      ;
; 1.240 ; VGA_SYNC_module:U1|video_on_v[0] ; VGA_SYNC_module:U1|blue_out[6]    ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.512      ;
; 1.241 ; VGA_SYNC_module:U1|video_on_v[0] ; VGA_SYNC_module:U1|red_out[4]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.513      ;
; 1.241 ; VGA_SYNC_module:U1|video_on_v[0] ; VGA_SYNC_module:U1|green_out[5]   ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.513      ;
; 1.242 ; VGA_SYNC_module:U1|video_on_v[0] ; VGA_SYNC_module:U1|green_out[3]   ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.514      ;
; 1.242 ; VGA_SYNC_module:U1|h_count[0]    ; VGA_SYNC_module:U1|h_count[6]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.508      ;
; 1.243 ; VGA_SYNC_module:U1|video_on_v[0] ; VGA_SYNC_module:U1|green_out[6]   ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.515      ;
; 1.243 ; VGA_SYNC_module:U1|video_on_v[0] ; VGA_SYNC_module:U1|blue_out[3]    ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.515      ;
; 1.244 ; VGA_SYNC_module:U1|video_on_v[0] ; VGA_SYNC_module:U1|blue_out[2]    ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.516      ;
+-------+----------------------------------+-----------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                       ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                  ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------+
; 9.819  ; 9.819        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                        ;
; 9.820  ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.820  ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.837  ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                        ;
; 10.162 ; 10.162       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.178 ; 10.178       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.178 ; 10.178       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.181 ; 10.181       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                        ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                 ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                         ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------+------------+-----------------------------------+
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|v_count[0]     ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|v_count[1]     ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|v_count[2]     ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|v_count[3]     ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|v_count[4]     ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|v_count[5]     ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|v_count[6]     ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|v_count[7]     ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|v_count[8]     ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|v_count[9]     ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|vert_sync      ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|vert_sync_out  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|video_on_v[0]  ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|blue_out[2]    ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|blue_out[3]    ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|blue_out[4]    ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|blue_out[5]    ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|blue_out[6]    ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|green_out[2]   ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|green_out[3]   ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|green_out[4]   ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|green_out[5]   ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|green_out[6]   ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|h_count[0]     ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|h_count[1]     ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|h_count[2]     ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|h_count[3]     ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|h_count[4]     ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|h_count[5]     ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|h_count[6]     ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|h_count[7]     ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|h_count[8]     ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|h_count[9]     ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|horiz_sync     ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|horiz_sync_out ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|red_out[2]     ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|red_out[3]     ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|red_out[4]     ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|red_out[5]     ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|red_out[6]     ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|red_out[7]     ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|video_on_h[0]  ;
; 19.712 ; 19.932       ; 0.220          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|blue_out[0]    ;
; 19.712 ; 19.932       ; 0.220          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|blue_out[1]    ;
; 19.712 ; 19.932       ; 0.220          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|blue_out[7]    ;
; 19.712 ; 19.932       ; 0.220          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|green_out[0]   ;
; 19.712 ; 19.932       ; 0.220          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|green_out[1]   ;
; 19.712 ; 19.932       ; 0.220          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|green_out[7]   ;
; 19.712 ; 19.932       ; 0.220          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|red_out[0]     ;
; 19.712 ; 19.932       ; 0.220          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|red_out[1]     ;
; 19.880 ; 20.068       ; 0.188          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|blue_out[0]    ;
; 19.880 ; 20.068       ; 0.188          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|blue_out[1]    ;
; 19.880 ; 20.068       ; 0.188          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|blue_out[7]    ;
; 19.880 ; 20.068       ; 0.188          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|green_out[0]   ;
; 19.880 ; 20.068       ; 0.188          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|green_out[1]   ;
; 19.880 ; 20.068       ; 0.188          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|green_out[7]   ;
; 19.880 ; 20.068       ; 0.188          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|red_out[0]     ;
; 19.880 ; 20.068       ; 0.188          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|red_out[1]     ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|blue_out[2]    ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|blue_out[3]    ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|blue_out[4]    ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|blue_out[5]    ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|blue_out[6]    ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|green_out[2]   ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|green_out[3]   ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|green_out[4]   ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|green_out[5]   ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|green_out[6]   ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|h_count[0]     ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|h_count[1]     ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|h_count[2]     ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|h_count[3]     ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|h_count[4]     ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|h_count[5]     ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|h_count[6]     ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|h_count[7]     ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|h_count[8]     ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|h_count[9]     ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|horiz_sync     ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|horiz_sync_out ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|red_out[2]     ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|red_out[3]     ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|red_out[4]     ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|red_out[5]     ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|red_out[6]     ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|red_out[7]     ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|v_count[0]     ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|v_count[1]     ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|v_count[2]     ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|v_count[3]     ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|v_count[4]     ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|v_count[5]     ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|v_count[6]     ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|v_count[7]     ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|v_count[8]     ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|v_count[9]     ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|vert_sync      ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|vert_sync_out  ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|video_on_h[0]  ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|video_on_v[0]  ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------+------------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                               ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------------+
; SW[*]     ; CLOCK_50   ; 7.847 ; 8.479 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 7.140 ; 7.671 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; 7.478 ; 8.125 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; 7.271 ; 7.843 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]    ; CLOCK_50   ; 7.597 ; 8.240 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]    ; CLOCK_50   ; 7.282 ; 7.842 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]    ; CLOCK_50   ; 7.546 ; 8.192 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]    ; CLOCK_50   ; 7.549 ; 8.166 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]    ; CLOCK_50   ; 7.544 ; 8.103 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[15]   ; CLOCK_50   ; 7.847 ; 8.479 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[16]   ; CLOCK_50   ; 7.555 ; 8.209 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[17]   ; CLOCK_50   ; 7.533 ; 8.197 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+-----------+------------+--------+--------+------------+---------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                               ;
+-----------+------------+--------+--------+------------+---------------------------------------------------------------+
; SW[*]     ; CLOCK_50   ; -6.214 ; -6.715 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -6.214 ; -6.715 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; -6.455 ; -7.043 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; -6.342 ; -6.883 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]    ; CLOCK_50   ; -6.558 ; -7.153 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]    ; CLOCK_50   ; -6.351 ; -6.880 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]    ; CLOCK_50   ; -6.395 ; -6.949 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]    ; CLOCK_50   ; -6.519 ; -7.092 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]    ; CLOCK_50   ; -6.332 ; -6.866 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[15]   ; CLOCK_50   ; -6.386 ; -6.959 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[16]   ; CLOCK_50   ; -6.378 ; -6.950 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[17]   ; CLOCK_50   ; -6.482 ; -7.070 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                 ;
+-------------+------------+-------+-------+------------+---------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                               ;
+-------------+------------+-------+-------+------------+---------------------------------------------------------------+
; VGA_B[*]    ; CLOCK_50   ; 4.771 ; 4.668 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]   ; CLOCK_50   ; 3.886 ; 3.785 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]   ; CLOCK_50   ; 3.883 ; 3.781 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]   ; CLOCK_50   ; 4.552 ; 4.410 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]   ; CLOCK_50   ; 4.443 ; 4.303 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[4]   ; CLOCK_50   ; 4.444 ; 4.304 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5]   ; CLOCK_50   ; 4.606 ; 4.537 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[6]   ; CLOCK_50   ; 4.561 ; 4.419 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[7]   ; CLOCK_50   ; 4.771 ; 4.668 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_BLANK_N ; CLOCK_50   ; 5.590 ; 5.474 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; 2.809 ;       ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; 5.367 ; 5.194 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]   ; CLOCK_50   ; 5.093 ; 4.991 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]   ; CLOCK_50   ; 4.539 ; 4.467 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]   ; CLOCK_50   ; 5.367 ; 5.194 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]   ; CLOCK_50   ; 4.571 ; 4.417 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[4]   ; CLOCK_50   ; 5.020 ; 4.915 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5]   ; CLOCK_50   ; 4.797 ; 4.704 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[6]   ; CLOCK_50   ; 4.810 ; 4.654 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[7]   ; CLOCK_50   ; 4.905 ; 4.762 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 4.118 ; 3.996 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; 5.420 ; 5.270 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]   ; CLOCK_50   ; 4.158 ; 4.054 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]   ; CLOCK_50   ; 4.381 ; 4.258 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]   ; CLOCK_50   ; 3.858 ; 3.758 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]   ; CLOCK_50   ; 4.107 ; 3.980 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[4]   ; CLOCK_50   ; 4.506 ; 4.425 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5]   ; CLOCK_50   ; 4.392 ; 4.251 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[6]   ; CLOCK_50   ; 5.420 ; 5.270 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[7]   ; CLOCK_50   ; 4.509 ; 4.427 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 4.552 ; 4.478 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;       ; 2.660 ; Fall       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                         ;
+-------------+------------+-------+-------+------------+---------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                               ;
+-------------+------------+-------+-------+------------+---------------------------------------------------------------+
; VGA_B[*]    ; CLOCK_50   ; 3.286 ; 3.184 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]   ; CLOCK_50   ; 3.288 ; 3.188 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]   ; CLOCK_50   ; 3.286 ; 3.184 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]   ; CLOCK_50   ; 3.927 ; 3.786 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]   ; CLOCK_50   ; 3.823 ; 3.684 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[4]   ; CLOCK_50   ; 3.824 ; 3.685 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5]   ; CLOCK_50   ; 3.979 ; 3.908 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[6]   ; CLOCK_50   ; 3.935 ; 3.794 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[7]   ; CLOCK_50   ; 4.138 ; 4.034 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_BLANK_N ; CLOCK_50   ; 4.791 ; 4.678 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; 2.264 ;       ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; 3.913 ; 3.791 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]   ; CLOCK_50   ; 4.446 ; 4.343 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]   ; CLOCK_50   ; 3.913 ; 3.841 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]   ; CLOCK_50   ; 4.709 ; 4.538 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]   ; CLOCK_50   ; 3.943 ; 3.791 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[4]   ; CLOCK_50   ; 4.376 ; 4.271 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5]   ; CLOCK_50   ; 4.163 ; 4.069 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[6]   ; CLOCK_50   ; 4.174 ; 4.019 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[7]   ; CLOCK_50   ; 4.267 ; 4.125 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 3.508 ; 3.387 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; 3.260 ; 3.160 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]   ; CLOCK_50   ; 3.548 ; 3.444 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]   ; CLOCK_50   ; 3.762 ; 3.640 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]   ; CLOCK_50   ; 3.260 ; 3.160 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]   ; CLOCK_50   ; 3.498 ; 3.373 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[4]   ; CLOCK_50   ; 3.881 ; 3.799 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5]   ; CLOCK_50   ; 3.772 ; 3.633 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[6]   ; CLOCK_50   ; 4.759 ; 4.611 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[7]   ; CLOCK_50   ; 3.884 ; 3.801 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 3.926 ; 3.851 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;       ; 2.117 ; Fall       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+---------------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                   ;
+------------+-----------------+---------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                    ; Note ;
+------------+-----------------+---------------------------------------------------------------+------+
; 239.01 MHz ; 239.01 MHz      ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                     ;
+---------------------------------------------------------------+--------+---------------+
; Clock                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------+--------+---------------+
; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 35.816 ; 0.000         ;
+---------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                     ;
+---------------------------------------------------------------+-------+---------------+
; Clock                                                         ; Slack ; End Point TNS ;
+---------------------------------------------------------------+-------+---------------+
; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.355 ; 0.000         ;
+---------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                       ;
+---------------------------------------------------------------+--------+---------------+
; Clock                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                      ; 9.799  ; 0.000         ;
; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.712 ; 0.000         ;
+---------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+--------+-------------------------------+-------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 35.816 ; VGA_SYNC_module:U1|v_count[4] ; VGA_SYNC_module:U1|v_count[1] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 4.114      ;
; 35.816 ; VGA_SYNC_module:U1|v_count[4] ; VGA_SYNC_module:U1|v_count[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 4.114      ;
; 35.959 ; VGA_SYNC_module:U1|v_count[6] ; VGA_SYNC_module:U1|v_count[1] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 3.971      ;
; 35.959 ; VGA_SYNC_module:U1|v_count[6] ; VGA_SYNC_module:U1|v_count[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 3.971      ;
; 36.114 ; VGA_SYNC_module:U1|v_count[7] ; VGA_SYNC_module:U1|v_count[1] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 3.816      ;
; 36.114 ; VGA_SYNC_module:U1|v_count[7] ; VGA_SYNC_module:U1|v_count[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 3.816      ;
; 36.224 ; VGA_SYNC_module:U1|v_count[5] ; VGA_SYNC_module:U1|v_count[1] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 3.706      ;
; 36.224 ; VGA_SYNC_module:U1|v_count[5] ; VGA_SYNC_module:U1|v_count[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 3.706      ;
; 36.260 ; VGA_SYNC_module:U1|h_count[9] ; VGA_SYNC_module:U1|v_count[1] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 3.664      ;
; 36.260 ; VGA_SYNC_module:U1|h_count[9] ; VGA_SYNC_module:U1|v_count[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 3.664      ;
; 36.365 ; VGA_SYNC_module:U1|v_count[3] ; VGA_SYNC_module:U1|v_count[1] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 3.563      ;
; 36.365 ; VGA_SYNC_module:U1|v_count[3] ; VGA_SYNC_module:U1|v_count[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 3.563      ;
; 36.365 ; VGA_SYNC_module:U1|v_count[1] ; VGA_SYNC_module:U1|v_count[1] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 3.563      ;
; 36.365 ; VGA_SYNC_module:U1|v_count[1] ; VGA_SYNC_module:U1|v_count[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 3.563      ;
; 36.414 ; VGA_SYNC_module:U1|h_count[8] ; VGA_SYNC_module:U1|v_count[1] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 3.512      ;
; 36.414 ; VGA_SYNC_module:U1|h_count[8] ; VGA_SYNC_module:U1|v_count[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 3.512      ;
; 36.468 ; VGA_SYNC_module:U1|h_count[7] ; VGA_SYNC_module:U1|v_count[1] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 3.456      ;
; 36.468 ; VGA_SYNC_module:U1|h_count[7] ; VGA_SYNC_module:U1|v_count[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 3.456      ;
; 36.469 ; VGA_SYNC_module:U1|v_count[4] ; VGA_SYNC_module:U1|v_count[6] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 3.459      ;
; 36.475 ; VGA_SYNC_module:U1|h_count[2] ; VGA_SYNC_module:U1|v_count[1] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 3.449      ;
; 36.475 ; VGA_SYNC_module:U1|h_count[2] ; VGA_SYNC_module:U1|v_count[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 3.449      ;
; 36.478 ; VGA_SYNC_module:U1|h_count[3] ; VGA_SYNC_module:U1|v_count[1] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 3.446      ;
; 36.478 ; VGA_SYNC_module:U1|h_count[3] ; VGA_SYNC_module:U1|v_count[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 3.446      ;
; 36.488 ; VGA_SYNC_module:U1|h_count[0] ; VGA_SYNC_module:U1|v_count[1] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 3.436      ;
; 36.488 ; VGA_SYNC_module:U1|h_count[0] ; VGA_SYNC_module:U1|v_count[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 3.436      ;
; 36.505 ; VGA_SYNC_module:U1|v_count[0] ; VGA_SYNC_module:U1|v_count[1] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 3.423      ;
; 36.505 ; VGA_SYNC_module:U1|v_count[0] ; VGA_SYNC_module:U1|v_count[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 3.423      ;
; 36.612 ; VGA_SYNC_module:U1|v_count[6] ; VGA_SYNC_module:U1|v_count[6] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 3.316      ;
; 36.619 ; VGA_SYNC_module:U1|v_count[2] ; VGA_SYNC_module:U1|v_count[1] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 3.309      ;
; 36.619 ; VGA_SYNC_module:U1|v_count[2] ; VGA_SYNC_module:U1|v_count[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 3.309      ;
; 36.639 ; VGA_SYNC_module:U1|h_count[1] ; VGA_SYNC_module:U1|v_count[1] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 3.285      ;
; 36.639 ; VGA_SYNC_module:U1|h_count[1] ; VGA_SYNC_module:U1|v_count[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 3.285      ;
; 36.647 ; VGA_SYNC_module:U1|v_count[4] ; VGA_SYNC_module:U1|v_count[3] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 3.283      ;
; 36.655 ; VGA_SYNC_module:U1|h_count[4] ; VGA_SYNC_module:U1|v_count[1] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 3.269      ;
; 36.655 ; VGA_SYNC_module:U1|h_count[4] ; VGA_SYNC_module:U1|v_count[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 3.269      ;
; 36.664 ; VGA_SYNC_module:U1|v_count[4] ; VGA_SYNC_module:U1|v_count[2] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 3.266      ;
; 36.667 ; VGA_SYNC_module:U1|v_count[4] ; VGA_SYNC_module:U1|v_count[8] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 3.263      ;
; 36.722 ; VGA_SYNC_module:U1|v_count[4] ; VGA_SYNC_module:U1|v_count[5] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 3.206      ;
; 36.723 ; VGA_SYNC_module:U1|v_count[4] ; VGA_SYNC_module:U1|v_count[7] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 3.205      ;
; 36.724 ; VGA_SYNC_module:U1|v_count[4] ; VGA_SYNC_module:U1|v_count[4] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 3.204      ;
; 36.739 ; VGA_SYNC_module:U1|h_count[6] ; VGA_SYNC_module:U1|v_count[1] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 3.185      ;
; 36.739 ; VGA_SYNC_module:U1|h_count[6] ; VGA_SYNC_module:U1|v_count[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 3.185      ;
; 36.752 ; VGA_SYNC_module:U1|h_count[5] ; VGA_SYNC_module:U1|v_count[1] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 3.172      ;
; 36.752 ; VGA_SYNC_module:U1|h_count[5] ; VGA_SYNC_module:U1|v_count[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 3.172      ;
; 36.767 ; VGA_SYNC_module:U1|v_count[7] ; VGA_SYNC_module:U1|v_count[6] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 3.161      ;
; 36.790 ; VGA_SYNC_module:U1|v_count[6] ; VGA_SYNC_module:U1|v_count[3] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 3.140      ;
; 36.807 ; VGA_SYNC_module:U1|v_count[6] ; VGA_SYNC_module:U1|v_count[2] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 3.123      ;
; 36.810 ; VGA_SYNC_module:U1|v_count[6] ; VGA_SYNC_module:U1|v_count[8] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 3.120      ;
; 36.865 ; VGA_SYNC_module:U1|v_count[6] ; VGA_SYNC_module:U1|v_count[5] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 3.063      ;
; 36.866 ; VGA_SYNC_module:U1|v_count[6] ; VGA_SYNC_module:U1|v_count[7] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 3.062      ;
; 36.867 ; VGA_SYNC_module:U1|v_count[6] ; VGA_SYNC_module:U1|v_count[4] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 3.061      ;
; 36.877 ; VGA_SYNC_module:U1|v_count[5] ; VGA_SYNC_module:U1|v_count[6] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 3.051      ;
; 36.897 ; VGA_SYNC_module:U1|v_count[4] ; VGA_SYNC_module:U1|v_count[9] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 3.033      ;
; 36.913 ; VGA_SYNC_module:U1|h_count[9] ; VGA_SYNC_module:U1|v_count[6] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 3.009      ;
; 36.945 ; VGA_SYNC_module:U1|v_count[7] ; VGA_SYNC_module:U1|v_count[3] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 2.985      ;
; 36.962 ; VGA_SYNC_module:U1|v_count[7] ; VGA_SYNC_module:U1|v_count[2] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 2.968      ;
; 36.965 ; VGA_SYNC_module:U1|v_count[7] ; VGA_SYNC_module:U1|v_count[8] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 2.965      ;
; 37.018 ; VGA_SYNC_module:U1|v_count[3] ; VGA_SYNC_module:U1|v_count[6] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.908      ;
; 37.018 ; VGA_SYNC_module:U1|v_count[1] ; VGA_SYNC_module:U1|v_count[6] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.908      ;
; 37.020 ; VGA_SYNC_module:U1|v_count[7] ; VGA_SYNC_module:U1|v_count[5] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 2.908      ;
; 37.021 ; VGA_SYNC_module:U1|v_count[7] ; VGA_SYNC_module:U1|v_count[7] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 2.907      ;
; 37.022 ; VGA_SYNC_module:U1|v_count[7] ; VGA_SYNC_module:U1|v_count[4] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 2.906      ;
; 37.025 ; VGA_SYNC_module:U1|v_count[0] ; VGA_SYNC_module:U1|v_count[9] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 2.903      ;
; 37.040 ; VGA_SYNC_module:U1|v_count[6] ; VGA_SYNC_module:U1|v_count[9] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 2.890      ;
; 37.055 ; VGA_SYNC_module:U1|v_count[5] ; VGA_SYNC_module:U1|v_count[3] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 2.875      ;
; 37.067 ; VGA_SYNC_module:U1|h_count[8] ; VGA_SYNC_module:U1|v_count[6] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 2.857      ;
; 37.068 ; VGA_SYNC_module:U1|h_count[9] ; VGA_SYNC_module:U1|v_count[3] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 2.856      ;
; 37.072 ; VGA_SYNC_module:U1|v_count[5] ; VGA_SYNC_module:U1|v_count[2] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 2.858      ;
; 37.075 ; VGA_SYNC_module:U1|v_count[5] ; VGA_SYNC_module:U1|v_count[8] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.069     ; 2.855      ;
; 37.099 ; VGA_SYNC_module:U1|h_count[2] ; VGA_SYNC_module:U1|v_count[6] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 2.823      ;
; 37.102 ; VGA_SYNC_module:U1|h_count[9] ; VGA_SYNC_module:U1|v_count[2] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 2.822      ;
; 37.105 ; VGA_SYNC_module:U1|h_count[9] ; VGA_SYNC_module:U1|v_count[8] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 2.819      ;
; 37.107 ; VGA_SYNC_module:U1|h_count[3] ; VGA_SYNC_module:U1|v_count[6] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 2.815      ;
; 37.112 ; VGA_SYNC_module:U1|h_count[0] ; VGA_SYNC_module:U1|v_count[6] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 2.810      ;
; 37.116 ; VGA_SYNC_module:U1|h_count[2] ; VGA_SYNC_module:U1|v_count[2] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 2.808      ;
; 37.118 ; VGA_SYNC_module:U1|h_count[2] ; VGA_SYNC_module:U1|v_count[8] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 2.806      ;
; 37.121 ; VGA_SYNC_module:U1|h_count[7] ; VGA_SYNC_module:U1|v_count[6] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 2.801      ;
; 37.124 ; VGA_SYNC_module:U1|h_count[3] ; VGA_SYNC_module:U1|v_count[2] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 2.800      ;
; 37.126 ; VGA_SYNC_module:U1|h_count[3] ; VGA_SYNC_module:U1|v_count[8] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 2.798      ;
; 37.129 ; VGA_SYNC_module:U1|h_count[0] ; VGA_SYNC_module:U1|v_count[2] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 2.795      ;
; 37.130 ; VGA_SYNC_module:U1|v_count[8] ; VGA_SYNC_module:U1|v_count[1] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 2.798      ;
; 37.130 ; VGA_SYNC_module:U1|v_count[8] ; VGA_SYNC_module:U1|v_count[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 2.798      ;
; 37.130 ; VGA_SYNC_module:U1|v_count[5] ; VGA_SYNC_module:U1|v_count[5] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 2.798      ;
; 37.131 ; VGA_SYNC_module:U1|h_count[2] ; VGA_SYNC_module:U1|v_count[5] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 2.791      ;
; 37.131 ; VGA_SYNC_module:U1|v_count[5] ; VGA_SYNC_module:U1|v_count[7] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 2.797      ;
; 37.131 ; VGA_SYNC_module:U1|h_count[0] ; VGA_SYNC_module:U1|v_count[8] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 2.793      ;
; 37.132 ; VGA_SYNC_module:U1|h_count[2] ; VGA_SYNC_module:U1|v_count[7] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 2.790      ;
; 37.132 ; VGA_SYNC_module:U1|v_count[5] ; VGA_SYNC_module:U1|v_count[4] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 2.796      ;
; 37.134 ; VGA_SYNC_module:U1|h_count[2] ; VGA_SYNC_module:U1|v_count[4] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 2.788      ;
; 37.138 ; VGA_SYNC_module:U1|h_count[3] ; VGA_SYNC_module:U1|v_count[5] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 2.784      ;
; 37.139 ; VGA_SYNC_module:U1|h_count[3] ; VGA_SYNC_module:U1|v_count[7] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 2.783      ;
; 37.140 ; VGA_SYNC_module:U1|h_count[3] ; VGA_SYNC_module:U1|v_count[4] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 2.782      ;
; 37.144 ; VGA_SYNC_module:U1|h_count[2] ; VGA_SYNC_module:U1|v_count[9] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 2.780      ;
; 37.144 ; VGA_SYNC_module:U1|h_count[0] ; VGA_SYNC_module:U1|v_count[5] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 2.778      ;
; 37.145 ; VGA_SYNC_module:U1|h_count[0] ; VGA_SYNC_module:U1|v_count[7] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 2.777      ;
; 37.146 ; VGA_SYNC_module:U1|h_count[3] ; VGA_SYNC_module:U1|v_count[9] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 2.778      ;
; 37.147 ; VGA_SYNC_module:U1|h_count[0] ; VGA_SYNC_module:U1|v_count[4] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 2.775      ;
; 37.157 ; VGA_SYNC_module:U1|h_count[0] ; VGA_SYNC_module:U1|v_count[9] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 2.767      ;
; 37.158 ; VGA_SYNC_module:U1|v_count[1] ; VGA_SYNC_module:U1|v_count[8] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.071     ; 2.770      ;
; 37.158 ; VGA_SYNC_module:U1|v_count[0] ; VGA_SYNC_module:U1|v_count[6] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.768      ;
+--------+-------------------------------+-------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                            ;
+-------+----------------------------------+-----------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                           ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+-----------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.355 ; VGA_SYNC_module:U1|v_count[2]    ; VGA_SYNC_module:U1|v_count[2]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; VGA_SYNC_module:U1|v_count[3]    ; VGA_SYNC_module:U1|v_count[3]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; VGA_SYNC_module:U1|v_count[4]    ; VGA_SYNC_module:U1|v_count[4]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; VGA_SYNC_module:U1|v_count[5]    ; VGA_SYNC_module:U1|v_count[5]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; VGA_SYNC_module:U1|v_count[6]    ; VGA_SYNC_module:U1|v_count[6]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; VGA_SYNC_module:U1|v_count[7]    ; VGA_SYNC_module:U1|v_count[7]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; VGA_SYNC_module:U1|v_count[8]    ; VGA_SYNC_module:U1|v_count[8]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; VGA_SYNC_module:U1|v_count[9]    ; VGA_SYNC_module:U1|v_count[9]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.396 ; VGA_SYNC_module:U1|horiz_sync    ; VGA_SYNC_module:U1|horiz_sync_out ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.638      ;
; 0.397 ; VGA_SYNC_module:U1|vert_sync     ; VGA_SYNC_module:U1|vert_sync_out  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.527 ; VGA_SYNC_module:U1|v_count[9]    ; VGA_SYNC_module:U1|video_on_v[0]  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.769      ;
; 0.544 ; VGA_SYNC_module:U1|v_count[9]    ; VGA_SYNC_module:U1|vert_sync      ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.786      ;
; 0.596 ; VGA_SYNC_module:U1|h_count[2]    ; VGA_SYNC_module:U1|h_count[2]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.838      ;
; 0.597 ; VGA_SYNC_module:U1|h_count[1]    ; VGA_SYNC_module:U1|h_count[1]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.839      ;
; 0.600 ; VGA_SYNC_module:U1|h_count[3]    ; VGA_SYNC_module:U1|h_count[3]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.842      ;
; 0.604 ; VGA_SYNC_module:U1|h_count[7]    ; VGA_SYNC_module:U1|h_count[7]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.846      ;
; 0.606 ; VGA_SYNC_module:U1|h_count[4]    ; VGA_SYNC_module:U1|h_count[4]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.848      ;
; 0.613 ; VGA_SYNC_module:U1|h_count[6]    ; VGA_SYNC_module:U1|h_count[6]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.855      ;
; 0.653 ; VGA_SYNC_module:U1|h_count[8]    ; VGA_SYNC_module:U1|video_on_h[0]  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.895      ;
; 0.700 ; VGA_SYNC_module:U1|h_count[7]    ; VGA_SYNC_module:U1|video_on_h[0]  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.940      ;
; 0.710 ; VGA_SYNC_module:U1|h_count[9]    ; VGA_SYNC_module:U1|h_count[9]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.952      ;
; 0.721 ; VGA_SYNC_module:U1|v_count[2]    ; VGA_SYNC_module:U1|vert_sync      ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.963      ;
; 0.738 ; VGA_SYNC_module:U1|v_count[2]    ; VGA_SYNC_module:U1|video_on_v[0]  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.980      ;
; 0.830 ; VGA_SYNC_module:U1|v_count[4]    ; VGA_SYNC_module:U1|vert_sync      ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.074      ;
; 0.832 ; VGA_SYNC_module:U1|v_count[0]    ; VGA_SYNC_module:U1|vert_sync      ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.074      ;
; 0.848 ; VGA_SYNC_module:U1|v_count[0]    ; VGA_SYNC_module:U1|video_on_v[0]  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.090      ;
; 0.853 ; VGA_SYNC_module:U1|h_count[9]    ; VGA_SYNC_module:U1|video_on_h[0]  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.093      ;
; 0.857 ; VGA_SYNC_module:U1|video_on_h[0] ; VGA_SYNC_module:U1|red_out[1]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.117      ;
; 0.858 ; VGA_SYNC_module:U1|video_on_h[0] ; VGA_SYNC_module:U1|blue_out[1]    ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.118      ;
; 0.868 ; VGA_SYNC_module:U1|v_count[4]    ; VGA_SYNC_module:U1|video_on_v[0]  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.112      ;
; 0.883 ; VGA_SYNC_module:U1|video_on_v[0] ; VGA_SYNC_module:U1|green_out[1]   ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.145      ;
; 0.884 ; VGA_SYNC_module:U1|h_count[1]    ; VGA_SYNC_module:U1|h_count[2]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.126      ;
; 0.884 ; VGA_SYNC_module:U1|h_count[2]    ; VGA_SYNC_module:U1|h_count[3]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.126      ;
; 0.886 ; VGA_SYNC_module:U1|h_count[3]    ; VGA_SYNC_module:U1|h_count[4]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.128      ;
; 0.889 ; VGA_SYNC_module:U1|h_count[0]    ; VGA_SYNC_module:U1|h_count[1]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.131      ;
; 0.895 ; VGA_SYNC_module:U1|h_count[2]    ; VGA_SYNC_module:U1|h_count[4]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.137      ;
; 0.898 ; VGA_SYNC_module:U1|h_count[5]    ; VGA_SYNC_module:U1|h_count[6]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.140      ;
; 0.900 ; VGA_SYNC_module:U1|h_count[0]    ; VGA_SYNC_module:U1|h_count[2]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.142      ;
; 0.901 ; VGA_SYNC_module:U1|h_count[6]    ; VGA_SYNC_module:U1|h_count[7]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.143      ;
; 0.905 ; VGA_SYNC_module:U1|h_count[4]    ; VGA_SYNC_module:U1|h_count[6]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.147      ;
; 0.911 ; VGA_SYNC_module:U1|h_count[5]    ; VGA_SYNC_module:U1|horiz_sync     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.151      ;
; 0.930 ; VGA_SYNC_module:U1|h_count[0]    ; VGA_SYNC_module:U1|h_count[0]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.172      ;
; 0.933 ; VGA_SYNC_module:U1|h_count[5]    ; VGA_SYNC_module:U1|h_count[5]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.175      ;
; 0.939 ; VGA_SYNC_module:U1|v_count[1]    ; VGA_SYNC_module:U1|vert_sync      ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.181      ;
; 0.940 ; VGA_SYNC_module:U1|video_on_v[0] ; VGA_SYNC_module:U1|red_out[6]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.188      ;
; 0.941 ; VGA_SYNC_module:U1|video_on_v[0] ; VGA_SYNC_module:U1|red_out[3]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.189      ;
; 0.943 ; VGA_SYNC_module:U1|v_count[3]    ; VGA_SYNC_module:U1|vert_sync      ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.185      ;
; 0.983 ; VGA_SYNC_module:U1|h_count[1]    ; VGA_SYNC_module:U1|h_count[3]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.225      ;
; 0.990 ; VGA_SYNC_module:U1|v_count[1]    ; VGA_SYNC_module:U1|video_on_v[0]  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.232      ;
; 0.993 ; VGA_SYNC_module:U1|v_count[3]    ; VGA_SYNC_module:U1|video_on_v[0]  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.235      ;
; 0.994 ; VGA_SYNC_module:U1|h_count[1]    ; VGA_SYNC_module:U1|h_count[4]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.236      ;
; 0.996 ; VGA_SYNC_module:U1|h_count[3]    ; VGA_SYNC_module:U1|h_count[6]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.238      ;
; 0.997 ; VGA_SYNC_module:U1|h_count[5]    ; VGA_SYNC_module:U1|h_count[7]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.239      ;
; 0.999 ; VGA_SYNC_module:U1|h_count[0]    ; VGA_SYNC_module:U1|h_count[3]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.241      ;
; 1.004 ; VGA_SYNC_module:U1|h_count[4]    ; VGA_SYNC_module:U1|h_count[7]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.246      ;
; 1.005 ; VGA_SYNC_module:U1|h_count[2]    ; VGA_SYNC_module:U1|h_count[6]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.247      ;
; 1.010 ; VGA_SYNC_module:U1|h_count[0]    ; VGA_SYNC_module:U1|h_count[4]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.252      ;
; 1.013 ; VGA_SYNC_module:U1|video_on_h[0] ; VGA_SYNC_module:U1|red_out[3]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.259      ;
; 1.019 ; VGA_SYNC_module:U1|video_on_h[0] ; VGA_SYNC_module:U1|red_out[0]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.279      ;
; 1.025 ; VGA_SYNC_module:U1|video_on_h[0] ; VGA_SYNC_module:U1|blue_out[0]    ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.285      ;
; 1.027 ; VGA_SYNC_module:U1|video_on_h[0] ; VGA_SYNC_module:U1|blue_out[7]    ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.287      ;
; 1.028 ; VGA_SYNC_module:U1|h_count[1]    ; VGA_SYNC_module:U1|horiz_sync     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.268      ;
; 1.050 ; VGA_SYNC_module:U1|v_count[9]    ; VGA_SYNC_module:U1|v_count[0]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.292      ;
; 1.052 ; VGA_SYNC_module:U1|v_count[9]    ; VGA_SYNC_module:U1|v_count[1]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.294      ;
; 1.053 ; VGA_SYNC_module:U1|h_count[5]    ; VGA_SYNC_module:U1|v_count[3]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.291      ;
; 1.059 ; VGA_SYNC_module:U1|h_count[8]    ; VGA_SYNC_module:U1|horiz_sync     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.301      ;
; 1.062 ; VGA_SYNC_module:U1|video_on_h[0] ; VGA_SYNC_module:U1|green_out[5]   ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.308      ;
; 1.063 ; VGA_SYNC_module:U1|h_count[8]    ; VGA_SYNC_module:U1|h_count[8]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.305      ;
; 1.064 ; VGA_SYNC_module:U1|video_on_h[0] ; VGA_SYNC_module:U1|green_out[3]   ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.310      ;
; 1.068 ; VGA_SYNC_module:U1|video_on_h[0] ; VGA_SYNC_module:U1|blue_out[2]    ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.314      ;
; 1.069 ; VGA_SYNC_module:U1|video_on_h[0] ; VGA_SYNC_module:U1|red_out[7]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.315      ;
; 1.069 ; VGA_SYNC_module:U1|video_on_h[0] ; VGA_SYNC_module:U1|green_out[2]   ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.315      ;
; 1.072 ; VGA_SYNC_module:U1|video_on_h[0] ; VGA_SYNC_module:U1|blue_out[4]    ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.318      ;
; 1.072 ; VGA_SYNC_module:U1|video_on_h[0] ; VGA_SYNC_module:U1|blue_out[5]    ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.318      ;
; 1.073 ; VGA_SYNC_module:U1|video_on_h[0] ; VGA_SYNC_module:U1|red_out[2]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.319      ;
; 1.095 ; VGA_SYNC_module:U1|h_count[3]    ; VGA_SYNC_module:U1|h_count[7]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.337      ;
; 1.097 ; VGA_SYNC_module:U1|v_count[5]    ; VGA_SYNC_module:U1|video_on_v[0]  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.341      ;
; 1.098 ; VGA_SYNC_module:U1|video_on_v[0] ; VGA_SYNC_module:U1|red_out[0]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.360      ;
; 1.099 ; VGA_SYNC_module:U1|video_on_v[0] ; VGA_SYNC_module:U1|green_out[0]   ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.361      ;
; 1.101 ; VGA_SYNC_module:U1|video_on_v[0] ; VGA_SYNC_module:U1|green_out[7]   ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.363      ;
; 1.101 ; VGA_SYNC_module:U1|video_on_v[0] ; VGA_SYNC_module:U1|red_out[1]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.363      ;
; 1.102 ; VGA_SYNC_module:U1|video_on_v[0] ; VGA_SYNC_module:U1|blue_out[1]    ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.364      ;
; 1.102 ; VGA_SYNC_module:U1|video_on_v[0] ; VGA_SYNC_module:U1|blue_out[0]    ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.364      ;
; 1.103 ; VGA_SYNC_module:U1|video_on_v[0] ; VGA_SYNC_module:U1|blue_out[7]    ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.365      ;
; 1.104 ; VGA_SYNC_module:U1|h_count[1]    ; VGA_SYNC_module:U1|h_count[6]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.346      ;
; 1.104 ; VGA_SYNC_module:U1|h_count[2]    ; VGA_SYNC_module:U1|h_count[7]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.346      ;
; 1.108 ; VGA_SYNC_module:U1|video_on_h[0] ; VGA_SYNC_module:U1|green_out[1]   ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.368      ;
; 1.109 ; VGA_SYNC_module:U1|video_on_h[0] ; VGA_SYNC_module:U1|green_out[0]   ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.369      ;
; 1.112 ; VGA_SYNC_module:U1|video_on_h[0] ; VGA_SYNC_module:U1|green_out[7]   ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.372      ;
; 1.119 ; VGA_SYNC_module:U1|h_count[0]    ; VGA_SYNC_module:U1|horiz_sync     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.359      ;
; 1.120 ; VGA_SYNC_module:U1|h_count[6]    ; VGA_SYNC_module:U1|horiz_sync     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.360      ;
; 1.120 ; VGA_SYNC_module:U1|h_count[0]    ; VGA_SYNC_module:U1|h_count[6]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.362      ;
; 1.124 ; VGA_SYNC_module:U1|h_count[2]    ; VGA_SYNC_module:U1|horiz_sync     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.364      ;
; 1.145 ; VGA_SYNC_module:U1|v_count[5]    ; VGA_SYNC_module:U1|vert_sync      ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.389      ;
; 1.148 ; VGA_SYNC_module:U1|video_on_v[0] ; VGA_SYNC_module:U1|blue_out[6]    ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.396      ;
; 1.149 ; VGA_SYNC_module:U1|video_on_v[0] ; VGA_SYNC_module:U1|red_out[4]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.397      ;
; 1.149 ; VGA_SYNC_module:U1|video_on_v[0] ; VGA_SYNC_module:U1|green_out[5]   ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.397      ;
; 1.150 ; VGA_SYNC_module:U1|video_on_v[0] ; VGA_SYNC_module:U1|green_out[6]   ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.398      ;
; 1.150 ; VGA_SYNC_module:U1|h_count[7]    ; VGA_SYNC_module:U1|horiz_sync     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.390      ;
; 1.150 ; VGA_SYNC_module:U1|video_on_v[0] ; VGA_SYNC_module:U1|green_out[3]   ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.398      ;
+-------+----------------------------------+-----------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                  ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------+
; 9.799  ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.799  ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.828  ; 9.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                        ;
; 9.843  ; 9.843        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                        ;
; 10.156 ; 10.156       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.172 ; 10.172       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                        ;
; 10.200 ; 10.200       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.200 ; 10.200       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                  ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                         ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------+------------+-----------------------------------+
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|blue_out[0]    ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|blue_out[1]    ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|blue_out[2]    ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|blue_out[3]    ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|blue_out[4]    ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|blue_out[5]    ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|blue_out[6]    ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|blue_out[7]    ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|green_out[0]   ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|green_out[1]   ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|green_out[2]   ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|green_out[3]   ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|green_out[4]   ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|green_out[5]   ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|green_out[6]   ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|green_out[7]   ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|h_count[0]     ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|h_count[1]     ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|h_count[2]     ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|h_count[3]     ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|h_count[4]     ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|h_count[5]     ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|h_count[6]     ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|h_count[7]     ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|h_count[8]     ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|h_count[9]     ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|horiz_sync     ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|horiz_sync_out ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|red_out[0]     ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|red_out[1]     ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|red_out[2]     ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|red_out[3]     ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|red_out[4]     ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|red_out[5]     ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|red_out[6]     ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|red_out[7]     ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|v_count[0]     ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|v_count[1]     ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|v_count[2]     ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|v_count[3]     ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|v_count[4]     ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|v_count[5]     ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|v_count[6]     ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|v_count[7]     ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|v_count[8]     ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|v_count[9]     ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|vert_sync      ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|vert_sync_out  ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|video_on_h[0]  ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|video_on_v[0]  ;
; 19.880 ; 20.066       ; 0.186          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|blue_out[0]    ;
; 19.880 ; 20.066       ; 0.186          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|blue_out[1]    ;
; 19.880 ; 20.066       ; 0.186          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|blue_out[7]    ;
; 19.880 ; 20.066       ; 0.186          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|green_out[0]   ;
; 19.880 ; 20.066       ; 0.186          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|green_out[1]   ;
; 19.880 ; 20.066       ; 0.186          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|green_out[7]   ;
; 19.880 ; 20.066       ; 0.186          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|red_out[0]     ;
; 19.880 ; 20.066       ; 0.186          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|red_out[1]     ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|blue_out[2]    ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|blue_out[3]    ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|blue_out[4]    ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|blue_out[5]    ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|blue_out[6]    ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|green_out[2]   ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|green_out[3]   ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|green_out[4]   ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|green_out[5]   ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|green_out[6]   ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|h_count[0]     ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|h_count[1]     ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|h_count[2]     ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|h_count[3]     ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|h_count[4]     ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|h_count[5]     ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|h_count[6]     ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|h_count[7]     ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|h_count[8]     ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|h_count[9]     ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|horiz_sync     ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|horiz_sync_out ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|red_out[2]     ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|red_out[3]     ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|red_out[4]     ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|red_out[5]     ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|red_out[6]     ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|red_out[7]     ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|v_count[0]     ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|v_count[1]     ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|v_count[2]     ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|v_count[3]     ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|v_count[4]     ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|v_count[5]     ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|v_count[6]     ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|v_count[7]     ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|v_count[8]     ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|v_count[9]     ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|vert_sync      ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|vert_sync_out  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|video_on_h[0]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|video_on_v[0]  ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------+------------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                               ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------------+
; SW[*]     ; CLOCK_50   ; 7.040 ; 7.396 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 6.391 ; 6.668 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; 6.696 ; 7.077 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; 6.514 ; 6.828 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]    ; CLOCK_50   ; 6.808 ; 7.190 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]    ; CLOCK_50   ; 6.523 ; 6.828 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]    ; CLOCK_50   ; 6.763 ; 7.140 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]    ; CLOCK_50   ; 6.763 ; 7.117 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]    ; CLOCK_50   ; 6.763 ; 7.060 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[15]   ; CLOCK_50   ; 7.040 ; 7.396 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[16]   ; CLOCK_50   ; 6.767 ; 7.153 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[17]   ; CLOCK_50   ; 6.744 ; 7.140 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+-----------+------------+--------+--------+------------+---------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                               ;
+-----------+------------+--------+--------+------------+---------------------------------------------------------------+
; SW[*]     ; CLOCK_50   ; -5.564 ; -5.820 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -5.564 ; -5.820 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; -5.782 ; -6.123 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; -5.685 ; -5.977 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]    ; CLOCK_50   ; -5.880 ; -6.229 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]    ; CLOCK_50   ; -5.692 ; -5.974 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]    ; CLOCK_50   ; -5.735 ; -6.038 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]    ; CLOCK_50   ; -5.842 ; -6.171 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]    ; CLOCK_50   ; -5.672 ; -5.960 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[15]   ; CLOCK_50   ; -5.724 ; -6.042 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[16]   ; CLOCK_50   ; -5.714 ; -6.037 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[17]   ; CLOCK_50   ; -5.800 ; -6.137 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                 ;
+-------------+------------+-------+-------+------------+---------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                               ;
+-------------+------------+-------+-------+------------+---------------------------------------------------------------+
; VGA_B[*]    ; CLOCK_50   ; 4.439 ; 4.277 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]   ; CLOCK_50   ; 3.612 ; 3.490 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]   ; CLOCK_50   ; 3.611 ; 3.488 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]   ; CLOCK_50   ; 4.260 ; 4.041 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]   ; CLOCK_50   ; 4.127 ; 3.954 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[4]   ; CLOCK_50   ; 4.136 ; 3.954 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5]   ; CLOCK_50   ; 4.279 ; 4.166 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[6]   ; CLOCK_50   ; 4.263 ; 4.046 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[7]   ; CLOCK_50   ; 4.439 ; 4.277 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_BLANK_N ; CLOCK_50   ; 5.209 ; 4.987 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; 2.621 ;       ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; 5.036 ; 4.739 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]   ; CLOCK_50   ; 4.758 ; 4.567 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]   ; CLOCK_50   ; 4.227 ; 4.093 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]   ; CLOCK_50   ; 5.036 ; 4.739 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]   ; CLOCK_50   ; 4.273 ; 4.044 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[4]   ; CLOCK_50   ; 4.693 ; 4.491 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5]   ; CLOCK_50   ; 4.478 ; 4.313 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[6]   ; CLOCK_50   ; 4.502 ; 4.253 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[7]   ; CLOCK_50   ; 4.594 ; 4.359 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 3.826 ; 3.674 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; 5.081 ; 4.802 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]   ; CLOCK_50   ; 3.870 ; 3.725 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]   ; CLOCK_50   ; 4.084 ; 3.910 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]   ; CLOCK_50   ; 3.583 ; 3.460 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]   ; CLOCK_50   ; 3.820 ; 3.655 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[4]   ; CLOCK_50   ; 4.197 ; 4.048 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5]   ; CLOCK_50   ; 4.079 ; 3.899 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[6]   ; CLOCK_50   ; 5.081 ; 4.802 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[7]   ; CLOCK_50   ; 4.193 ; 4.056 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 4.233 ; 4.110 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;       ; 2.469 ; Fall       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                         ;
+-------------+------------+-------+-------+------------+---------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                               ;
+-------------+------------+-------+-------+------------+---------------------------------------------------------------+
; VGA_B[*]    ; CLOCK_50   ; 3.063 ; 2.941 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]   ; CLOCK_50   ; 3.063 ; 2.942 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]   ; CLOCK_50   ; 3.063 ; 2.941 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]   ; CLOCK_50   ; 3.684 ; 3.471 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]   ; CLOCK_50   ; 3.558 ; 3.388 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[4]   ; CLOCK_50   ; 3.567 ; 3.388 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5]   ; CLOCK_50   ; 3.703 ; 3.590 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[6]   ; CLOCK_50   ; 3.687 ; 3.474 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[7]   ; CLOCK_50   ; 3.856 ; 3.697 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_BLANK_N ; CLOCK_50   ; 4.464 ; 4.269 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; 2.120 ;       ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; 3.651 ; 3.472 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]   ; CLOCK_50   ; 4.161 ; 3.974 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]   ; CLOCK_50   ; 3.651 ; 3.519 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]   ; CLOCK_50   ; 4.430 ; 4.140 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]   ; CLOCK_50   ; 3.695 ; 3.472 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[4]   ; CLOCK_50   ; 4.101 ; 3.903 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5]   ; CLOCK_50   ; 3.895 ; 3.732 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[6]   ; CLOCK_50   ; 3.916 ; 3.673 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[7]   ; CLOCK_50   ; 4.005 ; 3.776 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 3.267 ; 3.117 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; 3.035 ; 2.913 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]   ; CLOCK_50   ; 3.309 ; 3.166 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]   ; CLOCK_50   ; 3.515 ; 3.343 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]   ; CLOCK_50   ; 3.035 ; 2.913 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]   ; CLOCK_50   ; 3.261 ; 3.099 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[4]   ; CLOCK_50   ; 3.623 ; 3.476 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5]   ; CLOCK_50   ; 3.510 ; 3.334 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[6]   ; CLOCK_50   ; 4.472 ; 4.200 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[7]   ; CLOCK_50   ; 3.620 ; 3.484 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 3.659 ; 3.537 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;       ; 1.970 ; Fall       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+---------------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                     ;
+---------------------------------------------------------------+--------+---------------+
; Clock                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------+--------+---------------+
; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 37.820 ; 0.000         ;
+---------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                     ;
+---------------------------------------------------------------+-------+---------------+
; Clock                                                         ; Slack ; End Point TNS ;
+---------------------------------------------------------------+-------+---------------+
; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.183 ; 0.000         ;
+---------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                       ;
+---------------------------------------------------------------+--------+---------------+
; Clock                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                      ; 9.400  ; 0.000         ;
; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.781 ; 0.000         ;
+---------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+--------+-------------------------------+-------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 37.820 ; VGA_SYNC_module:U1|v_count[4] ; VGA_SYNC_module:U1|v_count[1] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.129      ;
; 37.820 ; VGA_SYNC_module:U1|v_count[4] ; VGA_SYNC_module:U1|v_count[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.129      ;
; 37.901 ; VGA_SYNC_module:U1|v_count[6] ; VGA_SYNC_module:U1|v_count[1] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.048      ;
; 37.901 ; VGA_SYNC_module:U1|v_count[6] ; VGA_SYNC_module:U1|v_count[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.048      ;
; 37.989 ; VGA_SYNC_module:U1|v_count[7] ; VGA_SYNC_module:U1|v_count[1] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.960      ;
; 37.989 ; VGA_SYNC_module:U1|v_count[7] ; VGA_SYNC_module:U1|v_count[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.960      ;
; 38.028 ; VGA_SYNC_module:U1|h_count[9] ; VGA_SYNC_module:U1|v_count[1] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.915      ;
; 38.028 ; VGA_SYNC_module:U1|h_count[9] ; VGA_SYNC_module:U1|v_count[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.915      ;
; 38.046 ; VGA_SYNC_module:U1|v_count[5] ; VGA_SYNC_module:U1|v_count[1] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.903      ;
; 38.046 ; VGA_SYNC_module:U1|v_count[5] ; VGA_SYNC_module:U1|v_count[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.903      ;
; 38.089 ; VGA_SYNC_module:U1|v_count[1] ; VGA_SYNC_module:U1|v_count[1] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 1.858      ;
; 38.089 ; VGA_SYNC_module:U1|v_count[1] ; VGA_SYNC_module:U1|v_count[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 1.858      ;
; 38.091 ; VGA_SYNC_module:U1|v_count[3] ; VGA_SYNC_module:U1|v_count[1] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 1.856      ;
; 38.091 ; VGA_SYNC_module:U1|v_count[3] ; VGA_SYNC_module:U1|v_count[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 1.856      ;
; 38.131 ; VGA_SYNC_module:U1|h_count[8] ; VGA_SYNC_module:U1|v_count[1] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.814      ;
; 38.131 ; VGA_SYNC_module:U1|h_count[8] ; VGA_SYNC_module:U1|v_count[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.814      ;
; 38.150 ; VGA_SYNC_module:U1|v_count[4] ; VGA_SYNC_module:U1|v_count[6] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 1.797      ;
; 38.154 ; VGA_SYNC_module:U1|h_count[3] ; VGA_SYNC_module:U1|v_count[1] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.789      ;
; 38.154 ; VGA_SYNC_module:U1|h_count[3] ; VGA_SYNC_module:U1|v_count[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.789      ;
; 38.161 ; VGA_SYNC_module:U1|h_count[2] ; VGA_SYNC_module:U1|v_count[1] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.782      ;
; 38.161 ; VGA_SYNC_module:U1|h_count[2] ; VGA_SYNC_module:U1|v_count[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.782      ;
; 38.166 ; VGA_SYNC_module:U1|h_count[7] ; VGA_SYNC_module:U1|v_count[1] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.777      ;
; 38.166 ; VGA_SYNC_module:U1|h_count[7] ; VGA_SYNC_module:U1|v_count[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.777      ;
; 38.171 ; VGA_SYNC_module:U1|h_count[0] ; VGA_SYNC_module:U1|v_count[1] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.772      ;
; 38.171 ; VGA_SYNC_module:U1|h_count[0] ; VGA_SYNC_module:U1|v_count[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.772      ;
; 38.172 ; VGA_SYNC_module:U1|v_count[0] ; VGA_SYNC_module:U1|v_count[1] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 1.775      ;
; 38.172 ; VGA_SYNC_module:U1|v_count[0] ; VGA_SYNC_module:U1|v_count[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 1.775      ;
; 38.217 ; VGA_SYNC_module:U1|v_count[4] ; VGA_SYNC_module:U1|v_count[3] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.732      ;
; 38.231 ; VGA_SYNC_module:U1|v_count[6] ; VGA_SYNC_module:U1|v_count[6] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 1.716      ;
; 38.234 ; VGA_SYNC_module:U1|v_count[2] ; VGA_SYNC_module:U1|v_count[1] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 1.713      ;
; 38.234 ; VGA_SYNC_module:U1|v_count[2] ; VGA_SYNC_module:U1|v_count[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 1.713      ;
; 38.238 ; VGA_SYNC_module:U1|v_count[4] ; VGA_SYNC_module:U1|v_count[2] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.711      ;
; 38.240 ; VGA_SYNC_module:U1|v_count[4] ; VGA_SYNC_module:U1|v_count[8] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.709      ;
; 38.256 ; VGA_SYNC_module:U1|h_count[4] ; VGA_SYNC_module:U1|v_count[1] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.687      ;
; 38.256 ; VGA_SYNC_module:U1|h_count[4] ; VGA_SYNC_module:U1|v_count[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.687      ;
; 38.264 ; VGA_SYNC_module:U1|h_count[1] ; VGA_SYNC_module:U1|v_count[1] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.679      ;
; 38.264 ; VGA_SYNC_module:U1|h_count[1] ; VGA_SYNC_module:U1|v_count[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.679      ;
; 38.291 ; VGA_SYNC_module:U1|h_count[5] ; VGA_SYNC_module:U1|v_count[1] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.652      ;
; 38.291 ; VGA_SYNC_module:U1|h_count[5] ; VGA_SYNC_module:U1|v_count[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.652      ;
; 38.298 ; VGA_SYNC_module:U1|v_count[6] ; VGA_SYNC_module:U1|v_count[3] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.651      ;
; 38.304 ; VGA_SYNC_module:U1|v_count[4] ; VGA_SYNC_module:U1|v_count[5] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 1.643      ;
; 38.305 ; VGA_SYNC_module:U1|v_count[4] ; VGA_SYNC_module:U1|v_count[7] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 1.642      ;
; 38.306 ; VGA_SYNC_module:U1|v_count[4] ; VGA_SYNC_module:U1|v_count[4] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 1.641      ;
; 38.312 ; VGA_SYNC_module:U1|h_count[6] ; VGA_SYNC_module:U1|v_count[1] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.631      ;
; 38.312 ; VGA_SYNC_module:U1|h_count[6] ; VGA_SYNC_module:U1|v_count[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.631      ;
; 38.319 ; VGA_SYNC_module:U1|v_count[7] ; VGA_SYNC_module:U1|v_count[6] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 1.628      ;
; 38.319 ; VGA_SYNC_module:U1|v_count[6] ; VGA_SYNC_module:U1|v_count[2] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.630      ;
; 38.321 ; VGA_SYNC_module:U1|v_count[6] ; VGA_SYNC_module:U1|v_count[8] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.628      ;
; 38.376 ; VGA_SYNC_module:U1|v_count[5] ; VGA_SYNC_module:U1|v_count[6] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 1.571      ;
; 38.378 ; VGA_SYNC_module:U1|h_count[9] ; VGA_SYNC_module:U1|v_count[6] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 1.563      ;
; 38.384 ; VGA_SYNC_module:U1|v_count[4] ; VGA_SYNC_module:U1|v_count[9] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.565      ;
; 38.385 ; VGA_SYNC_module:U1|v_count[6] ; VGA_SYNC_module:U1|v_count[5] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 1.562      ;
; 38.386 ; VGA_SYNC_module:U1|v_count[7] ; VGA_SYNC_module:U1|v_count[3] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.563      ;
; 38.386 ; VGA_SYNC_module:U1|v_count[6] ; VGA_SYNC_module:U1|v_count[7] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 1.561      ;
; 38.387 ; VGA_SYNC_module:U1|v_count[6] ; VGA_SYNC_module:U1|v_count[4] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 1.560      ;
; 38.407 ; VGA_SYNC_module:U1|v_count[7] ; VGA_SYNC_module:U1|v_count[2] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.542      ;
; 38.409 ; VGA_SYNC_module:U1|v_count[7] ; VGA_SYNC_module:U1|v_count[8] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.540      ;
; 38.430 ; VGA_SYNC_module:U1|v_count[3] ; VGA_SYNC_module:U1|v_count[6] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.515      ;
; 38.434 ; VGA_SYNC_module:U1|v_count[1] ; VGA_SYNC_module:U1|v_count[6] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.042     ; 1.511      ;
; 38.442 ; VGA_SYNC_module:U1|h_count[3] ; VGA_SYNC_module:U1|v_count[6] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 1.499      ;
; 38.443 ; VGA_SYNC_module:U1|v_count[5] ; VGA_SYNC_module:U1|v_count[3] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.506      ;
; 38.443 ; VGA_SYNC_module:U1|v_count[1] ; VGA_SYNC_module:U1|v_count[9] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 1.504      ;
; 38.445 ; VGA_SYNC_module:U1|h_count[9] ; VGA_SYNC_module:U1|v_count[3] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.498      ;
; 38.447 ; VGA_SYNC_module:U1|h_count[2] ; VGA_SYNC_module:U1|v_count[6] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 1.494      ;
; 38.448 ; VGA_SYNC_module:U1|v_count[0] ; VGA_SYNC_module:U1|v_count[9] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 1.499      ;
; 38.456 ; VGA_SYNC_module:U1|h_count[3] ; VGA_SYNC_module:U1|v_count[2] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.487      ;
; 38.457 ; VGA_SYNC_module:U1|h_count[0] ; VGA_SYNC_module:U1|v_count[6] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 1.484      ;
; 38.458 ; VGA_SYNC_module:U1|h_count[3] ; VGA_SYNC_module:U1|v_count[8] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.485      ;
; 38.459 ; VGA_SYNC_module:U1|h_count[7] ; VGA_SYNC_module:U1|v_count[6] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 1.482      ;
; 38.461 ; VGA_SYNC_module:U1|h_count[3] ; VGA_SYNC_module:U1|v_count[5] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 1.480      ;
; 38.461 ; VGA_SYNC_module:U1|h_count[2] ; VGA_SYNC_module:U1|v_count[2] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.482      ;
; 38.463 ; VGA_SYNC_module:U1|h_count[3] ; VGA_SYNC_module:U1|v_count[7] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 1.478      ;
; 38.463 ; VGA_SYNC_module:U1|h_count[2] ; VGA_SYNC_module:U1|v_count[8] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.480      ;
; 38.464 ; VGA_SYNC_module:U1|v_count[5] ; VGA_SYNC_module:U1|v_count[2] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.485      ;
; 38.464 ; VGA_SYNC_module:U1|v_count[1] ; VGA_SYNC_module:U1|v_count[8] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 1.483      ;
; 38.464 ; VGA_SYNC_module:U1|h_count[3] ; VGA_SYNC_module:U1|v_count[4] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 1.477      ;
; 38.465 ; VGA_SYNC_module:U1|v_count[6] ; VGA_SYNC_module:U1|v_count[9] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.484      ;
; 38.466 ; VGA_SYNC_module:U1|h_count[9] ; VGA_SYNC_module:U1|v_count[2] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.477      ;
; 38.466 ; VGA_SYNC_module:U1|v_count[5] ; VGA_SYNC_module:U1|v_count[8] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.483      ;
; 38.466 ; VGA_SYNC_module:U1|h_count[2] ; VGA_SYNC_module:U1|v_count[5] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 1.475      ;
; 38.468 ; VGA_SYNC_module:U1|h_count[9] ; VGA_SYNC_module:U1|v_count[8] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.475      ;
; 38.468 ; VGA_SYNC_module:U1|h_count[2] ; VGA_SYNC_module:U1|v_count[7] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 1.473      ;
; 38.469 ; VGA_SYNC_module:U1|h_count[2] ; VGA_SYNC_module:U1|v_count[4] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 1.472      ;
; 38.471 ; VGA_SYNC_module:U1|h_count[3] ; VGA_SYNC_module:U1|v_count[9] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.472      ;
; 38.471 ; VGA_SYNC_module:U1|h_count[0] ; VGA_SYNC_module:U1|v_count[2] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.472      ;
; 38.472 ; VGA_SYNC_module:U1|h_count[8] ; VGA_SYNC_module:U1|v_count[6] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.471      ;
; 38.473 ; VGA_SYNC_module:U1|v_count[7] ; VGA_SYNC_module:U1|v_count[5] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 1.474      ;
; 38.473 ; VGA_SYNC_module:U1|h_count[7] ; VGA_SYNC_module:U1|v_count[2] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.470      ;
; 38.473 ; VGA_SYNC_module:U1|h_count[0] ; VGA_SYNC_module:U1|v_count[8] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.470      ;
; 38.474 ; VGA_SYNC_module:U1|v_count[7] ; VGA_SYNC_module:U1|v_count[7] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 1.473      ;
; 38.475 ; VGA_SYNC_module:U1|v_count[7] ; VGA_SYNC_module:U1|v_count[4] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 1.472      ;
; 38.475 ; VGA_SYNC_module:U1|h_count[7] ; VGA_SYNC_module:U1|v_count[8] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.468      ;
; 38.476 ; VGA_SYNC_module:U1|h_count[0] ; VGA_SYNC_module:U1|v_count[5] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 1.465      ;
; 38.476 ; VGA_SYNC_module:U1|h_count[2] ; VGA_SYNC_module:U1|v_count[9] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.467      ;
; 38.478 ; VGA_SYNC_module:U1|h_count[7] ; VGA_SYNC_module:U1|v_count[5] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 1.463      ;
; 38.478 ; VGA_SYNC_module:U1|h_count[0] ; VGA_SYNC_module:U1|v_count[7] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 1.463      ;
; 38.479 ; VGA_SYNC_module:U1|h_count[0] ; VGA_SYNC_module:U1|v_count[4] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 1.462      ;
; 38.480 ; VGA_SYNC_module:U1|h_count[7] ; VGA_SYNC_module:U1|v_count[7] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 1.461      ;
; 38.481 ; VGA_SYNC_module:U1|h_count[7] ; VGA_SYNC_module:U1|v_count[4] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 1.460      ;
; 38.486 ; VGA_SYNC_module:U1|h_count[0] ; VGA_SYNC_module:U1|v_count[9] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 1.457      ;
+--------+-------------------------------+-------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                            ;
+-------+----------------------------------+-----------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                           ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+-----------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.183 ; VGA_SYNC_module:U1|v_count[2]    ; VGA_SYNC_module:U1|v_count[2]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; VGA_SYNC_module:U1|v_count[3]    ; VGA_SYNC_module:U1|v_count[3]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; VGA_SYNC_module:U1|v_count[4]    ; VGA_SYNC_module:U1|v_count[4]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; VGA_SYNC_module:U1|v_count[5]    ; VGA_SYNC_module:U1|v_count[5]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; VGA_SYNC_module:U1|v_count[6]    ; VGA_SYNC_module:U1|v_count[6]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; VGA_SYNC_module:U1|v_count[7]    ; VGA_SYNC_module:U1|v_count[7]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; VGA_SYNC_module:U1|v_count[8]    ; VGA_SYNC_module:U1|v_count[8]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; VGA_SYNC_module:U1|v_count[9]    ; VGA_SYNC_module:U1|v_count[9]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.189 ; VGA_SYNC_module:U1|horiz_sync    ; VGA_SYNC_module:U1|horiz_sync_out ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.313      ;
; 0.190 ; VGA_SYNC_module:U1|vert_sync     ; VGA_SYNC_module:U1|vert_sync_out  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.270 ; VGA_SYNC_module:U1|v_count[9]    ; VGA_SYNC_module:U1|video_on_v[0]  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.394      ;
; 0.271 ; VGA_SYNC_module:U1|v_count[9]    ; VGA_SYNC_module:U1|vert_sync      ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.395      ;
; 0.300 ; VGA_SYNC_module:U1|h_count[1]    ; VGA_SYNC_module:U1|h_count[1]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.424      ;
; 0.301 ; VGA_SYNC_module:U1|h_count[3]    ; VGA_SYNC_module:U1|h_count[3]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; VGA_SYNC_module:U1|h_count[2]    ; VGA_SYNC_module:U1|h_count[2]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.425      ;
; 0.302 ; VGA_SYNC_module:U1|h_count[7]    ; VGA_SYNC_module:U1|h_count[7]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.426      ;
; 0.303 ; VGA_SYNC_module:U1|h_count[4]    ; VGA_SYNC_module:U1|h_count[4]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.427      ;
; 0.307 ; VGA_SYNC_module:U1|h_count[6]    ; VGA_SYNC_module:U1|h_count[6]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.431      ;
; 0.338 ; VGA_SYNC_module:U1|h_count[8]    ; VGA_SYNC_module:U1|video_on_h[0]  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.462      ;
; 0.344 ; VGA_SYNC_module:U1|h_count[7]    ; VGA_SYNC_module:U1|video_on_h[0]  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.466      ;
; 0.358 ; VGA_SYNC_module:U1|h_count[9]    ; VGA_SYNC_module:U1|h_count[9]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.482      ;
; 0.361 ; VGA_SYNC_module:U1|v_count[2]    ; VGA_SYNC_module:U1|vert_sync      ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.485      ;
; 0.369 ; VGA_SYNC_module:U1|v_count[2]    ; VGA_SYNC_module:U1|video_on_v[0]  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.493      ;
; 0.411 ; VGA_SYNC_module:U1|v_count[4]    ; VGA_SYNC_module:U1|vert_sync      ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.537      ;
; 0.419 ; VGA_SYNC_module:U1|h_count[9]    ; VGA_SYNC_module:U1|video_on_h[0]  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.541      ;
; 0.420 ; VGA_SYNC_module:U1|video_on_h[0] ; VGA_SYNC_module:U1|red_out[1]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.562      ;
; 0.421 ; VGA_SYNC_module:U1|video_on_h[0] ; VGA_SYNC_module:U1|blue_out[1]    ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.563      ;
; 0.426 ; VGA_SYNC_module:U1|v_count[0]    ; VGA_SYNC_module:U1|video_on_v[0]  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.550      ;
; 0.432 ; VGA_SYNC_module:U1|v_count[4]    ; VGA_SYNC_module:U1|video_on_v[0]  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.558      ;
; 0.434 ; VGA_SYNC_module:U1|v_count[0]    ; VGA_SYNC_module:U1|vert_sync      ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.558      ;
; 0.436 ; VGA_SYNC_module:U1|h_count[5]    ; VGA_SYNC_module:U1|horiz_sync     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.558      ;
; 0.436 ; VGA_SYNC_module:U1|video_on_v[0] ; VGA_SYNC_module:U1|green_out[1]   ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.580      ;
; 0.449 ; VGA_SYNC_module:U1|h_count[1]    ; VGA_SYNC_module:U1|h_count[2]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.573      ;
; 0.450 ; VGA_SYNC_module:U1|h_count[3]    ; VGA_SYNC_module:U1|h_count[4]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.574      ;
; 0.457 ; VGA_SYNC_module:U1|h_count[5]    ; VGA_SYNC_module:U1|h_count[6]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.581      ;
; 0.459 ; VGA_SYNC_module:U1|h_count[2]    ; VGA_SYNC_module:U1|h_count[3]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.583      ;
; 0.461 ; VGA_SYNC_module:U1|h_count[5]    ; VGA_SYNC_module:U1|h_count[5]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.585      ;
; 0.462 ; VGA_SYNC_module:U1|h_count[0]    ; VGA_SYNC_module:U1|h_count[1]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.586      ;
; 0.462 ; VGA_SYNC_module:U1|h_count[2]    ; VGA_SYNC_module:U1|h_count[4]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.586      ;
; 0.464 ; VGA_SYNC_module:U1|h_count[4]    ; VGA_SYNC_module:U1|h_count[6]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.588      ;
; 0.465 ; VGA_SYNC_module:U1|h_count[6]    ; VGA_SYNC_module:U1|h_count[7]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.589      ;
; 0.465 ; VGA_SYNC_module:U1|v_count[1]    ; VGA_SYNC_module:U1|vert_sync      ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.589      ;
; 0.465 ; VGA_SYNC_module:U1|h_count[0]    ; VGA_SYNC_module:U1|h_count[2]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.589      ;
; 0.466 ; VGA_SYNC_module:U1|video_on_v[0] ; VGA_SYNC_module:U1|red_out[6]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.596      ;
; 0.467 ; VGA_SYNC_module:U1|video_on_v[0] ; VGA_SYNC_module:U1|red_out[3]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.597      ;
; 0.478 ; VGA_SYNC_module:U1|h_count[0]    ; VGA_SYNC_module:U1|h_count[0]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.602      ;
; 0.488 ; VGA_SYNC_module:U1|v_count[3]    ; VGA_SYNC_module:U1|vert_sync      ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.612      ;
; 0.489 ; VGA_SYNC_module:U1|h_count[1]    ; VGA_SYNC_module:U1|horiz_sync     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.611      ;
; 0.489 ; VGA_SYNC_module:U1|video_on_h[0] ; VGA_SYNC_module:U1|red_out[3]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.617      ;
; 0.498 ; VGA_SYNC_module:U1|video_on_h[0] ; VGA_SYNC_module:U1|red_out[0]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.640      ;
; 0.503 ; VGA_SYNC_module:U1|v_count[1]    ; VGA_SYNC_module:U1|video_on_v[0]  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.627      ;
; 0.504 ; VGA_SYNC_module:U1|v_count[3]    ; VGA_SYNC_module:U1|video_on_v[0]  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.628      ;
; 0.505 ; VGA_SYNC_module:U1|video_on_h[0] ; VGA_SYNC_module:U1|blue_out[0]    ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.647      ;
; 0.506 ; VGA_SYNC_module:U1|video_on_h[0] ; VGA_SYNC_module:U1|blue_out[7]    ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.648      ;
; 0.512 ; VGA_SYNC_module:U1|h_count[1]    ; VGA_SYNC_module:U1|h_count[3]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.636      ;
; 0.515 ; VGA_SYNC_module:U1|h_count[1]    ; VGA_SYNC_module:U1|h_count[4]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.639      ;
; 0.516 ; VGA_SYNC_module:U1|h_count[3]    ; VGA_SYNC_module:U1|h_count[6]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.640      ;
; 0.517 ; VGA_SYNC_module:U1|video_on_h[0] ; VGA_SYNC_module:U1|green_out[5]   ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.645      ;
; 0.519 ; VGA_SYNC_module:U1|video_on_h[0] ; VGA_SYNC_module:U1|green_out[3]   ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.647      ;
; 0.520 ; VGA_SYNC_module:U1|h_count[5]    ; VGA_SYNC_module:U1|h_count[7]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.644      ;
; 0.523 ; VGA_SYNC_module:U1|h_count[5]    ; VGA_SYNC_module:U1|v_count[3]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.643      ;
; 0.524 ; VGA_SYNC_module:U1|video_on_h[0] ; VGA_SYNC_module:U1|blue_out[2]    ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.652      ;
; 0.525 ; VGA_SYNC_module:U1|video_on_h[0] ; VGA_SYNC_module:U1|red_out[7]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.653      ;
; 0.525 ; VGA_SYNC_module:U1|video_on_h[0] ; VGA_SYNC_module:U1|green_out[2]   ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.653      ;
; 0.527 ; VGA_SYNC_module:U1|h_count[4]    ; VGA_SYNC_module:U1|h_count[7]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.651      ;
; 0.528 ; VGA_SYNC_module:U1|video_on_h[0] ; VGA_SYNC_module:U1|blue_out[5]    ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.656      ;
; 0.528 ; VGA_SYNC_module:U1|h_count[0]    ; VGA_SYNC_module:U1|h_count[3]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.652      ;
; 0.528 ; VGA_SYNC_module:U1|h_count[2]    ; VGA_SYNC_module:U1|h_count[6]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.652      ;
; 0.529 ; VGA_SYNC_module:U1|video_on_h[0] ; VGA_SYNC_module:U1|blue_out[4]    ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.657      ;
; 0.530 ; VGA_SYNC_module:U1|video_on_h[0] ; VGA_SYNC_module:U1|red_out[2]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.658      ;
; 0.531 ; VGA_SYNC_module:U1|h_count[8]    ; VGA_SYNC_module:U1|horiz_sync     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.655      ;
; 0.531 ; VGA_SYNC_module:U1|h_count[0]    ; VGA_SYNC_module:U1|h_count[4]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.655      ;
; 0.532 ; VGA_SYNC_module:U1|v_count[5]    ; VGA_SYNC_module:U1|video_on_v[0]  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.658      ;
; 0.539 ; VGA_SYNC_module:U1|h_count[8]    ; VGA_SYNC_module:U1|h_count[8]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.663      ;
; 0.539 ; VGA_SYNC_module:U1|h_count[2]    ; VGA_SYNC_module:U1|horiz_sync     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.661      ;
; 0.542 ; VGA_SYNC_module:U1|h_count[0]    ; VGA_SYNC_module:U1|horiz_sync     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.664      ;
; 0.545 ; VGA_SYNC_module:U1|video_on_v[0] ; VGA_SYNC_module:U1|red_out[0]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.689      ;
; 0.546 ; VGA_SYNC_module:U1|video_on_v[0] ; VGA_SYNC_module:U1|green_out[0]   ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.690      ;
; 0.546 ; VGA_SYNC_module:U1|h_count[6]    ; VGA_SYNC_module:U1|horiz_sync     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.668      ;
; 0.549 ; VGA_SYNC_module:U1|video_on_v[0] ; VGA_SYNC_module:U1|green_out[7]   ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.693      ;
; 0.549 ; VGA_SYNC_module:U1|video_on_v[0] ; VGA_SYNC_module:U1|red_out[1]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.693      ;
; 0.549 ; VGA_SYNC_module:U1|video_on_h[0] ; VGA_SYNC_module:U1|green_out[1]   ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.691      ;
; 0.550 ; VGA_SYNC_module:U1|video_on_v[0] ; VGA_SYNC_module:U1|blue_out[1]    ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.694      ;
; 0.550 ; VGA_SYNC_module:U1|video_on_v[0] ; VGA_SYNC_module:U1|blue_out[0]    ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.694      ;
; 0.550 ; VGA_SYNC_module:U1|video_on_h[0] ; VGA_SYNC_module:U1|green_out[0]   ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.692      ;
; 0.551 ; VGA_SYNC_module:U1|video_on_v[0] ; VGA_SYNC_module:U1|blue_out[7]    ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.695      ;
; 0.554 ; VGA_SYNC_module:U1|video_on_h[0] ; VGA_SYNC_module:U1|green_out[7]   ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.696      ;
; 0.557 ; VGA_SYNC_module:U1|v_count[9]    ; VGA_SYNC_module:U1|v_count[0]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.681      ;
; 0.559 ; VGA_SYNC_module:U1|v_count[9]    ; VGA_SYNC_module:U1|v_count[1]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.683      ;
; 0.561 ; VGA_SYNC_module:U1|v_count[5]    ; VGA_SYNC_module:U1|vert_sync      ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.687      ;
; 0.568 ; VGA_SYNC_module:U1|video_on_h[0] ; VGA_SYNC_module:U1|blue_out[6]    ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.696      ;
; 0.569 ; VGA_SYNC_module:U1|video_on_h[0] ; VGA_SYNC_module:U1|red_out[4]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.697      ;
; 0.571 ; VGA_SYNC_module:U1|video_on_h[0] ; VGA_SYNC_module:U1|red_out[6]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.699      ;
; 0.573 ; VGA_SYNC_module:U1|video_on_h[0] ; VGA_SYNC_module:U1|green_out[6]   ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.701      ;
; 0.574 ; VGA_SYNC_module:U1|video_on_h[0] ; VGA_SYNC_module:U1|blue_out[3]    ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.702      ;
; 0.576 ; VGA_SYNC_module:U1|video_on_v[0] ; VGA_SYNC_module:U1|blue_out[6]    ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.706      ;
; 0.576 ; VGA_SYNC_module:U1|video_on_v[0] ; VGA_SYNC_module:U1|red_out[4]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.706      ;
; 0.577 ; VGA_SYNC_module:U1|video_on_v[0] ; VGA_SYNC_module:U1|green_out[5]   ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.707      ;
; 0.578 ; VGA_SYNC_module:U1|video_on_v[0] ; VGA_SYNC_module:U1|green_out[3]   ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.708      ;
; 0.578 ; VGA_SYNC_module:U1|h_count[9]    ; VGA_SYNC_module:U1|h_count[8]     ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.700      ;
+-------+----------------------------------+-----------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                  ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------+
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                        ;
; 9.451  ; 9.451        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                        ;
; 10.549 ; 10.549       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                        ;
; 10.599 ; 10.599       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.599 ; 10.599       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                  ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                         ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------+------------+-----------------------------------+
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|blue_out[0]    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|blue_out[1]    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|blue_out[2]    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|blue_out[3]    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|blue_out[4]    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|blue_out[5]    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|blue_out[6]    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|blue_out[7]    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|green_out[0]   ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|green_out[1]   ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|green_out[2]   ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|green_out[3]   ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|green_out[4]   ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|green_out[5]   ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|green_out[6]   ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|green_out[7]   ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|h_count[0]     ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|h_count[1]     ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|h_count[2]     ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|h_count[3]     ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|h_count[4]     ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|h_count[5]     ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|h_count[6]     ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|h_count[7]     ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|h_count[8]     ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|h_count[9]     ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|horiz_sync     ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|horiz_sync_out ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|red_out[0]     ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|red_out[1]     ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|red_out[2]     ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|red_out[3]     ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|red_out[4]     ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|red_out[5]     ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|red_out[6]     ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|red_out[7]     ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|v_count[0]     ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|v_count[1]     ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|v_count[2]     ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|v_count[3]     ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|v_count[4]     ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|v_count[5]     ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|v_count[6]     ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|v_count[7]     ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|v_count[8]     ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|v_count[9]     ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|vert_sync      ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|vert_sync_out  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|video_on_h[0]  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|video_on_v[0]  ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|blue_out[2]    ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|blue_out[3]    ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|blue_out[4]    ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|blue_out[5]    ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|blue_out[6]    ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|green_out[2]   ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|green_out[3]   ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|green_out[4]   ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|green_out[5]   ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|green_out[6]   ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|h_count[0]     ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|h_count[1]     ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|h_count[2]     ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|h_count[3]     ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|h_count[4]     ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|h_count[5]     ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|h_count[6]     ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|h_count[7]     ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|h_count[8]     ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|h_count[9]     ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|horiz_sync     ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|horiz_sync_out ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|red_out[2]     ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|red_out[3]     ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|red_out[4]     ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|red_out[5]     ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|red_out[6]     ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|red_out[7]     ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|v_count[0]     ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|v_count[1]     ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|v_count[2]     ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|v_count[3]     ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|v_count[4]     ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|v_count[5]     ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|v_count[6]     ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|v_count[7]     ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|v_count[8]     ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|v_count[9]     ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|vert_sync      ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|vert_sync_out  ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|video_on_h[0]  ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|video_on_v[0]  ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|blue_out[0]    ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|blue_out[1]    ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|blue_out[7]    ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|green_out[0]   ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|green_out[1]   ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|green_out[7]   ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|red_out[0]     ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGA_SYNC_module:U1|red_out[1]     ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------+------------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                               ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------------+
; SW[*]     ; CLOCK_50   ; 4.144 ; 5.051 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 3.794 ; 4.614 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; 3.975 ; 4.857 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; 3.874 ; 4.719 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]    ; CLOCK_50   ; 4.056 ; 4.945 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]    ; CLOCK_50   ; 3.877 ; 4.719 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]    ; CLOCK_50   ; 4.016 ; 4.901 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]    ; CLOCK_50   ; 4.024 ; 4.902 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]    ; CLOCK_50   ; 4.006 ; 4.863 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[15]   ; CLOCK_50   ; 4.144 ; 5.051 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[16]   ; CLOCK_50   ; 4.012 ; 4.901 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[17]   ; CLOCK_50   ; 4.000 ; 4.888 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+-----------+------------+--------+--------+------------+---------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                               ;
+-----------+------------+--------+--------+------------+---------------------------------------------------------------+
; SW[*]     ; CLOCK_50   ; -3.317 ; -4.115 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -3.317 ; -4.115 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; -3.452 ; -4.289 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; -3.398 ; -4.219 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]    ; CLOCK_50   ; -3.524 ; -4.375 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]    ; CLOCK_50   ; -3.399 ; -4.217 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]    ; CLOCK_50   ; -3.432 ; -4.261 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]    ; CLOCK_50   ; -3.498 ; -4.335 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]    ; CLOCK_50   ; -3.393 ; -4.205 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[15]   ; CLOCK_50   ; -3.416 ; -4.253 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[16]   ; CLOCK_50   ; -3.419 ; -4.252 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[17]   ; CLOCK_50   ; -3.427 ; -4.273 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                 ;
+-------------+------------+-------+-------+------------+---------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                               ;
+-------------+------------+-------+-------+------------+---------------------------------------------------------------+
; VGA_B[*]    ; CLOCK_50   ; 2.452 ; 2.502 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]   ; CLOCK_50   ; 2.033 ; 2.017 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]   ; CLOCK_50   ; 2.036 ; 2.019 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]   ; CLOCK_50   ; 2.329 ; 2.345 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]   ; CLOCK_50   ; 2.293 ; 2.300 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[4]   ; CLOCK_50   ; 2.292 ; 2.296 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5]   ; CLOCK_50   ; 2.392 ; 2.437 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[6]   ; CLOCK_50   ; 2.320 ; 2.342 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[7]   ; CLOCK_50   ; 2.452 ; 2.502 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_BLANK_N ; CLOCK_50   ; 2.804 ; 2.890 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; 1.524 ;       ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; 2.714 ; 2.781 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]   ; CLOCK_50   ; 2.605 ; 2.682 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]   ; CLOCK_50   ; 2.340 ; 2.383 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]   ; CLOCK_50   ; 2.714 ; 2.781 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]   ; CLOCK_50   ; 2.309 ; 2.333 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[4]   ; CLOCK_50   ; 2.568 ; 2.633 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5]   ; CLOCK_50   ; 2.478 ; 2.536 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[6]   ; CLOCK_50   ; 2.432 ; 2.467 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[7]   ; CLOCK_50   ; 2.513 ; 2.560 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 2.107 ; 2.102 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; 2.737 ; 2.807 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]   ; CLOCK_50   ; 2.146 ; 2.148 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]   ; CLOCK_50   ; 2.251 ; 2.268 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]   ; CLOCK_50   ; 2.002 ; 1.986 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]   ; CLOCK_50   ; 2.097 ; 2.093 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[4]   ; CLOCK_50   ; 2.304 ; 2.342 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5]   ; CLOCK_50   ; 2.240 ; 2.247 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[6]   ; CLOCK_50   ; 2.737 ; 2.807 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[7]   ; CLOCK_50   ; 2.304 ; 2.347 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 2.353 ; 2.399 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;       ; 1.498 ; Fall       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                         ;
+-------------+------------+-------+-------+------------+---------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                               ;
+-------------+------------+-------+-------+------------+---------------------------------------------------------------+
; VGA_B[*]    ; CLOCK_50   ; 1.720 ; 1.702 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]   ; CLOCK_50   ; 1.720 ; 1.702 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]   ; CLOCK_50   ; 1.723 ; 1.704 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]   ; CLOCK_50   ; 2.003 ; 2.017 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]   ; CLOCK_50   ; 1.970 ; 1.975 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[4]   ; CLOCK_50   ; 1.969 ; 1.971 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5]   ; CLOCK_50   ; 2.064 ; 2.105 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[6]   ; CLOCK_50   ; 1.995 ; 2.013 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[7]   ; CLOCK_50   ; 2.121 ; 2.167 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_BLANK_N ; CLOCK_50   ; 2.388 ; 2.476 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; 1.237 ;       ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; 1.982 ; 2.004 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]   ; CLOCK_50   ; 2.268 ; 2.339 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]   ; CLOCK_50   ; 2.012 ; 2.051 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]   ; CLOCK_50   ; 2.373 ; 2.435 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]   ; CLOCK_50   ; 1.982 ; 2.004 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[4]   ; CLOCK_50   ; 2.233 ; 2.294 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5]   ; CLOCK_50   ; 2.148 ; 2.201 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[6]   ; CLOCK_50   ; 2.101 ; 2.132 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[7]   ; CLOCK_50   ; 2.181 ; 2.223 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 1.789 ; 1.782 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; 1.689 ; 1.672 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]   ; CLOCK_50   ; 1.826 ; 1.826 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]   ; CLOCK_50   ; 1.927 ; 1.942 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]   ; CLOCK_50   ; 1.689 ; 1.672 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]   ; CLOCK_50   ; 1.780 ; 1.774 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[4]   ; CLOCK_50   ; 1.978 ; 2.013 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5]   ; CLOCK_50   ; 1.917 ; 1.922 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[6]   ; CLOCK_50   ; 2.394 ; 2.459 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[7]   ; CLOCK_50   ; 1.978 ; 2.018 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 2.027 ; 2.068 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;       ; 1.209 ; Fall       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+---------------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                        ;
+----------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                          ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                               ; 35.418 ; 0.183 ; N/A      ; N/A     ; 9.400               ;
;  CLOCK_50                                                      ; N/A    ; N/A   ; N/A      ; N/A     ; 9.400               ;
;  U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 35.418 ; 0.183 ; N/A      ; N/A     ; 19.710              ;
; Design-wide TNS                                                ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                                      ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                               ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------------+
; SW[*]     ; CLOCK_50   ; 7.847 ; 8.479 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 7.140 ; 7.671 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; 7.478 ; 8.125 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; 7.271 ; 7.843 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]    ; CLOCK_50   ; 7.597 ; 8.240 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]    ; CLOCK_50   ; 7.282 ; 7.842 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]    ; CLOCK_50   ; 7.546 ; 8.192 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]    ; CLOCK_50   ; 7.549 ; 8.166 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]    ; CLOCK_50   ; 7.544 ; 8.103 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[15]   ; CLOCK_50   ; 7.847 ; 8.479 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[16]   ; CLOCK_50   ; 7.555 ; 8.209 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[17]   ; CLOCK_50   ; 7.533 ; 8.197 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+-----------+------------+--------+--------+------------+---------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                               ;
+-----------+------------+--------+--------+------------+---------------------------------------------------------------+
; SW[*]     ; CLOCK_50   ; -3.317 ; -4.115 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -3.317 ; -4.115 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; -3.452 ; -4.289 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]    ; CLOCK_50   ; -3.398 ; -4.219 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]    ; CLOCK_50   ; -3.524 ; -4.375 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]    ; CLOCK_50   ; -3.399 ; -4.217 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]    ; CLOCK_50   ; -3.432 ; -4.261 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]    ; CLOCK_50   ; -3.498 ; -4.335 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]    ; CLOCK_50   ; -3.393 ; -4.205 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[15]   ; CLOCK_50   ; -3.416 ; -4.253 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[16]   ; CLOCK_50   ; -3.419 ; -4.252 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[17]   ; CLOCK_50   ; -3.427 ; -4.273 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                 ;
+-------------+------------+-------+-------+------------+---------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                               ;
+-------------+------------+-------+-------+------------+---------------------------------------------------------------+
; VGA_B[*]    ; CLOCK_50   ; 4.771 ; 4.668 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]   ; CLOCK_50   ; 3.886 ; 3.785 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]   ; CLOCK_50   ; 3.883 ; 3.781 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]   ; CLOCK_50   ; 4.552 ; 4.410 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]   ; CLOCK_50   ; 4.443 ; 4.303 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[4]   ; CLOCK_50   ; 4.444 ; 4.304 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5]   ; CLOCK_50   ; 4.606 ; 4.537 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[6]   ; CLOCK_50   ; 4.561 ; 4.419 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[7]   ; CLOCK_50   ; 4.771 ; 4.668 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_BLANK_N ; CLOCK_50   ; 5.590 ; 5.474 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; 2.809 ;       ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; 5.367 ; 5.194 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]   ; CLOCK_50   ; 5.093 ; 4.991 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]   ; CLOCK_50   ; 4.539 ; 4.467 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]   ; CLOCK_50   ; 5.367 ; 5.194 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]   ; CLOCK_50   ; 4.571 ; 4.417 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[4]   ; CLOCK_50   ; 5.020 ; 4.915 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5]   ; CLOCK_50   ; 4.797 ; 4.704 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[6]   ; CLOCK_50   ; 4.810 ; 4.654 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[7]   ; CLOCK_50   ; 4.905 ; 4.762 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 4.118 ; 3.996 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; 5.420 ; 5.270 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]   ; CLOCK_50   ; 4.158 ; 4.054 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]   ; CLOCK_50   ; 4.381 ; 4.258 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]   ; CLOCK_50   ; 3.858 ; 3.758 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]   ; CLOCK_50   ; 4.107 ; 3.980 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[4]   ; CLOCK_50   ; 4.506 ; 4.425 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5]   ; CLOCK_50   ; 4.392 ; 4.251 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[6]   ; CLOCK_50   ; 5.420 ; 5.270 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[7]   ; CLOCK_50   ; 4.509 ; 4.427 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 4.552 ; 4.478 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;       ; 2.660 ; Fall       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                         ;
+-------------+------------+-------+-------+------------+---------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                               ;
+-------------+------------+-------+-------+------------+---------------------------------------------------------------+
; VGA_B[*]    ; CLOCK_50   ; 1.720 ; 1.702 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0]   ; CLOCK_50   ; 1.720 ; 1.702 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1]   ; CLOCK_50   ; 1.723 ; 1.704 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2]   ; CLOCK_50   ; 2.003 ; 2.017 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3]   ; CLOCK_50   ; 1.970 ; 1.975 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[4]   ; CLOCK_50   ; 1.969 ; 1.971 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[5]   ; CLOCK_50   ; 2.064 ; 2.105 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[6]   ; CLOCK_50   ; 1.995 ; 2.013 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[7]   ; CLOCK_50   ; 2.121 ; 2.167 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_BLANK_N ; CLOCK_50   ; 2.388 ; 2.476 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; 1.237 ;       ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; 1.982 ; 2.004 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0]   ; CLOCK_50   ; 2.268 ; 2.339 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1]   ; CLOCK_50   ; 2.012 ; 2.051 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2]   ; CLOCK_50   ; 2.373 ; 2.435 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3]   ; CLOCK_50   ; 1.982 ; 2.004 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[4]   ; CLOCK_50   ; 2.233 ; 2.294 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[5]   ; CLOCK_50   ; 2.148 ; 2.201 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[6]   ; CLOCK_50   ; 2.101 ; 2.132 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[7]   ; CLOCK_50   ; 2.181 ; 2.223 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 1.789 ; 1.782 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; 1.689 ; 1.672 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0]   ; CLOCK_50   ; 1.826 ; 1.826 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1]   ; CLOCK_50   ; 1.927 ; 1.942 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2]   ; CLOCK_50   ; 1.689 ; 1.672 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3]   ; CLOCK_50   ; 1.780 ; 1.774 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[4]   ; CLOCK_50   ; 1.978 ; 2.013 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[5]   ; CLOCK_50   ; 1.917 ; 1.922 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[6]   ; CLOCK_50   ; 2.394 ; 2.459 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[7]   ; CLOCK_50   ; 1.978 ; 2.018 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 2.027 ; 2.068 ; Rise       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;       ; 1.209 ; Fall       ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+---------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                           ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                    ; To Clock                                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 561      ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                            ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                    ; To Clock                                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 561      ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 11    ; 11   ;
; Unconstrained Input Port Paths  ; 48    ; 48   ;
; Unconstrained Output Ports      ; 28    ; 28   ;
; Unconstrained Output Port Paths ; 29    ; 29   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Oct 22 11:45:27 2014
Info: Command: quartus_sta VGA_test -c VGA_test
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'VGA_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {U1|video_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0]} {U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 35.418
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    35.418         0.000 U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.403
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.403         0.000 U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.819
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.819         0.000 CLOCK_50 
    Info (332119):    19.710         0.000 U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 35.816
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    35.816         0.000 U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.355
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.355         0.000 U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.799
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.799         0.000 CLOCK_50 
    Info (332119):    19.712         0.000 U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 37.820
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    37.820         0.000 U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.183
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.183         0.000 U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.400
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.400         0.000 CLOCK_50 
    Info (332119):    19.781         0.000 U1|video_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 524 megabytes
    Info: Processing ended: Wed Oct 22 11:45:31 2014
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


