verilog work "ipcore_dir/blockram_14x16.v"
vhdl work "register.vhd"
verilog work "ram_14x16.vf"
vhdl work "mux_3to1_16bit.vhd"
vhdl work "mux_2to1_16bit.vhd"
vhdl work "IF_DE_pipeline.vhd"
vhdl work "DE_EX_pipeline.vhd"
vhdl work "demux_3to1_16bit.vhd"
vhdl work "demux_1to2_16bit.vhd"
vhdl work "demo_rom.vhd"
vhdl work "control.vhd"
vhdl work "ALU.vhd"
verilog work "cpu_pipelined.vf"
vhdl work "cpu_pipelined_tb.vhd"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
