module latch32(
input wire clk, 
input wire en, 
input wire [31:0]d, 
output reg [31:0]q
);



always @(posedge clk) begin
    if (en) begin
        q <= d;
    end
end

endmodule
