Release 7.1.04i - xst H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 3.77 s | Elapsed : 0.00 / 3.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 3.77 s | Elapsed : 0.00 / 3.00 s
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
  5) Advanced HDL Synthesis
     5.1) HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc2vp20-5-ff896

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : top.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
safe_implementation                : No
Optimize Instantiated Primitives   : NO
tristate2logic                     : Yes
use_clock_enable                   : Yes
use_sync_set                       : Yes
use_sync_reset                     : Yes
enable_auto_floorplanning          : No

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3215 - Unit work/OS_CONTROLLER is now defined in a different file: was F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/os_controller.vhd, now is F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/os_controller_v2.vhd
WARNING:HDLParsers:3215 - Unit work/OS_CONTROLLER/BEHAVIORAL is now defined in a different file: was F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/os_controller.vhd, now is F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/os_controller_v2.vhd
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/os_controller_v2.vhd" in Library work.
Entity <os_controller> compiled.
Entity <os_controller> (Architecture <behavioral>) compiled.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" in Library work.
Architecture behavioral of Entity test is up to date.
Compiling vhdl file "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd" in Library work.
Entity <top> compiled.
Entity <top> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top> (Architecture <behavioral>).
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd" line 126: Generating a Black Box for component <IBUFGDS>.
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd" line 134: Generating a Black Box for component <IBUFGDS>.
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd" line 142: Generating a Black Box for component <BUFG>.
WARNING:Xst:752 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd" line 159: Unconnected input port 'sync_reset_i' of component 'os_controller' is tied to default value.
Entity <top> analyzed. Unit <top> generated.

Analyzing Entity <os_controller> (Architecture <behavioral>).
Entity <os_controller> analyzed. Unit <os_controller> generated.

Analyzing Entity <test> (Architecture <behavioral>).
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'CHBONDDONE' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'CHBONDO' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'CONFIGOUT' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXBUFSTATUS' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCHARISCOMMA' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCHARISK' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCHECKINGCRC' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCLKCORCNT' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCOMMADET' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXCRCERR' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXDATA' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXDISPERR' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXLOSSOFSYNC' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXNOTINTABLE' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXREALIGN' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXRECCLK' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'RXRUNDISP' of component 'GT_CUSTOM'.
WARNING:Xst:753 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Unconnected output port 'TXKERR' of component 'GT_CUSTOM'.
WARNING:Xst:766 - "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd" line 174: Generating a Black Box for component <GT_CUSTOM>.
Entity <test> analyzed. Unit <test> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <test>.
    Related source file is "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/Rio.vhd".
WARNING:Xst:646 - Signal <TXRUNDISP_float> is assigned but never used.
Unit <test> synthesized.


Synthesizing Unit <os_controller>.
    Related source file is "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/os_controller_v2.vhd".
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 11                                             |
    | Inputs             | 0                                              |
    | Outputs            | 13                                             |
    | Clock              | clk_148 (rising_edge)                          |
    | Reset              | reset (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | s10                                            |
    | Power Up State     | s0                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <os_controller> synthesized.


Synthesizing Unit <top>.
    Related source file is "F:/PT8612/VHDL/xilinx/test_Virtex2/RIOtest/top.vhd".
WARNING:Xst:647 - Input <cs_1_i> is never used.
WARNING:Xst:1780 - Signal <ref_clk> is never used or assigned.
WARNING:Xst:1780 - Signal <reset_count> is never used or assigned.
WARNING:Xst:1780 - Signal <sync_reset> is never used or assigned.
WARNING:Xst:646 - Signal <tp_double<1>> is assigned but never used.
    Found 20-bit register for signal <tx_simu_data>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <top> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <FSM_0> on signal <current_state[1:4]> with gray encoding.
-------------------
 State | Encoding
-------------------
 s0    | 0000
 s1    | 0011
 s2    | 0010
 s3    | 0110
 s4    | 0111
 s5    | 0101
 s6    | 0100
 s7    | 1100
 s8    | 1101
 s9    | 1111
 s10   | 0001
-------------------
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# Registers                        : 4
 1-bit register                    : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...

Optimizing unit <os_controller> ...
Loading device for application Rf_Device from file '2vp20.nph' in environment C:/ISE71.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 20

Cell Usage :
# BELS                             : 15
#      GND                         : 1
#      INV                         : 1
#      LUT3                        : 2
#      LUT4                        : 6
#      LUT4_L                      : 4
#      VCC                         : 1
# FlipFlops/Latches                : 4
#      FDC                         : 3
#      FDP                         : 1
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 15
#      IBUF                        : 1
#      IBUFGDS                     : 2
#      OBUF                        : 12
# GigabitIOs                       : 1
#      GT_CUSTOM                   : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp20ff896-5 

 Number of Slices:                       6  out of   9280     0%  
 Number of Slice Flip Flops:             4  out of  18560     0%  
 Number of 4 input LUTs:                12  out of  18560     0%  
 Number of bonded IOBs:                 20  out of    556     3%  
 Number of GCLKs:                        1  out of     16     6%  
 Number of GTs:                          1  out of      8    12%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
rio_clk_1485_p_i                   | IBUFGDS                | 1     |
clk_1485_p_i                       | IBUFGDS                | 4     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 1.898ns (Maximum Frequency: 526.884MHz)
   Minimum input arrival time before clock: 2.341ns
   Maximum output required time after clock: 4.173ns
   Maximum combinational path delay: 5.123ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_1485_p_i'
  Clock period: 1.898ns (frequency: 526.884MHz)
  Total number of paths / destination ports: 16 / 4
-------------------------------------------------------------------------
Delay:               1.898ns (Levels of Logic = 1)
  Source:            os_test/current_state_FFd2 (FF)
  Destination:       os_test/current_state_FFd4 (FF)
  Source Clock:      clk_1485_p_i rising
  Destination Clock: clk_1485_p_i rising

  Data Path: os_test/current_state_FFd2 to os_test/current_state_FFd4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             12   0.419   0.865  os_test/current_state_FFd2 (os_test/current_state_FFd2)
     LUT4_L:I0->LO         1   0.351   0.000  os_test/current_state_FFd4-In1 (os_test/current_state_FFd4-In)
     FDP:D                     0.263          os_test/current_state_FFd4
    ----------------------------------------
    Total                      1.898ns (1.033ns logic, 0.865ns route)
                                       (54.4% logic, 45.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rio_clk_1485_p_i'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.341ns (Levels of Logic = 2)
  Source:            zreset_i (PAD)
  Destination:       RIO1/GT_CUSTOM_INST (HSIO)
  Destination Clock: rio_clk_1485_p_i rising

  Data Path: zreset_i to RIO1/GT_CUSTOM_INST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.969   0.449  zreset_i_IBUF (zreset_i_IBUF)
     INV:I->O              4   0.351   0.559  _n00021_INV_0 (_n0002)
     GT_CUSTOM:TXRESET         0.014          RIO1/GT_CUSTOM_INST
    ----------------------------------------
    Total                      2.341ns (1.334ns logic, 1.007ns route)
                                       (57.0% logic, 43.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rio_clk_1485_p_i'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.173ns (Levels of Logic = 1)
  Source:            RIO1/GT_CUSTOM_INST (HSIO)
  Destination:       TP4_o (PAD)
  Source Clock:      rio_clk_1485_p_i rising

  Data Path: RIO1/GT_CUSTOM_INST to TP4_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     GT_CUSTOM:TXUSRCLK2->TXBUFERR    1   0.594   0.448  RIO1/GT_CUSTOM_INST (TP4_o_OBUF)
     OBUF:I->O                 3.130          TP4_o_OBUF (TP4_o)
    ----------------------------------------
    Total                      4.173ns (3.724ns logic, 0.448ns route)
                                       (89.3% logic, 10.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Delay:               5.123ns (Levels of Logic = 3)
  Source:            rio_clk_1485_p_i (PAD)
  Destination:       TP1_o (PAD)

  Data Path: rio_clk_1485_p_i to TP1_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUFGDS:I->O          2   0.969   0.512  diff_clk_1485_bref (TP2_o_OBUF)
     BUFG:I->O             1   0.064   0.448  make_user_clk (TP1_o_OBUF)
     OBUF:I->O                 3.130          TP1_o_OBUF (TP1_o)
    ----------------------------------------
    Total                      5.123ns (4.163ns logic, 0.960ns route)
                                       (81.3% logic, 18.7% route)

=========================================================================
CPU : 8.40 / 12.34 s | Elapsed : 9.00 / 12.00 s
 
--> 

Total memory usage is 153304 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   31 (   0 filtered)
Number of infos    :    0 (   0 filtered)

