<?xml version="1.0" ?>
<rvx>
  <def_ip>
    <name>qgemm_basic</name>
    <status>elaborated</status>
    <include_header>ervp_platform_controller_memorymap_offset</include_header>
    <include_header>ervp_external_peri_group_memorymap_offset</include_header>
    <include_header>memorymap_info</include_header>
    <include_header>dca_matrix_lsu_inst</include_header>
    <include_header>ervp_global</include_header>
    <include_header>platform_info</include_header>
    <include_header>munoc_network_include</include_header>
    <top_module/>
    <ila>ila_description</ila>
    <ip_instance>
      <name>i_rtl</name>
      <library_name>qgemm_basic_rtl</library_name>
      <hdl_name>QGEMM_BASIC_RTL</hdl_name>
      <signal>
        <name>clk_system</name>
        <width type="dec">1</width>
        <comm_type>clk_system</comm_type>
        <port>output</port>
      </signal>
      <signal>
        <name>clk_dca_core</name>
        <width type="dec">1</width>
        <comm_type>clk_dca_core</comm_type>
        <port>output</port>
      </signal>
      <signal>
        <name>clk_core</name>
        <width type="dec">1</width>
        <comm_type>clk_core</comm_type>
        <port>output</port>
      </signal>
      <signal>
        <name>clk_system_external</name>
        <width type="dec">1</width>
        <comm_type>clk_system_external</comm_type>
        <port>output</port>
      </signal>
      <signal>
        <name>clk_system_debug</name>
        <width type="dec">1</width>
        <comm_type>clk_system_debug</comm_type>
        <port>output</port>
      </signal>
      <signal>
        <name>clk_local_access</name>
        <width type="dec">1</width>
        <comm_type>clk_local_access</comm_type>
        <port>output</port>
      </signal>
      <signal>
        <name>clk_process_000</name>
        <width type="dec">1</width>
        <comm_type>clk_process_000</comm_type>
        <port>output</port>
      </signal>
      <signal>
        <name>clk_dram_if</name>
        <width type="dec">1</width>
        <comm_type>clk_dram_if</comm_type>
        <port>output</port>
      </signal>
      <signal>
        <name>clk_dram_sys</name>
        <width type="dec">1</width>
        <comm_type>clk_dram_sys</comm_type>
        <port>output</port>
      </signal>
      <signal>
        <name>clk_dram_ref</name>
        <width type="dec">1</width>
        <comm_type>clk_dram_ref</comm_type>
        <port>output</port>
      </signal>
      <signal>
        <name>clk_vta</name>
        <width type="dec">1</width>
        <comm_type>clk_vta</comm_type>
        <port>output</port>
      </signal>
      <signal>
        <name>clk_noc</name>
        <width type="dec">1</width>
        <comm_type>clk_noc</comm_type>
        <port>output</port>
      </signal>
      <signal>
        <name>gclk_system</name>
        <width type="dec">1</width>
        <comm_type>gclk_system</comm_type>
        <port>output</port>
      </signal>
      <signal>
        <name>gclk_dca_core</name>
        <width type="dec">1</width>
        <comm_type>gclk_dca_core</comm_type>
        <port>output</port>
      </signal>
      <signal>
        <name>gclk_core</name>
        <width type="dec">1</width>
        <comm_type>gclk_core</comm_type>
        <port>output</port>
      </signal>
      <signal>
        <name>gclk_system_external</name>
        <width type="dec">1</width>
        <comm_type>gclk_system_external</comm_type>
        <port>output</port>
      </signal>
      <signal>
        <name>gclk_system_debug</name>
        <width type="dec">1</width>
        <comm_type>gclk_system_debug</comm_type>
        <port>output</port>
      </signal>
      <signal>
        <name>gclk_local_access</name>
        <width type="dec">1</width>
        <comm_type>gclk_local_access</comm_type>
        <port>output</port>
      </signal>
      <signal>
        <name>gclk_process_000</name>
        <width type="dec">1</width>
        <comm_type>gclk_process_000</comm_type>
        <port>output</port>
      </signal>
      <signal>
        <name>gclk_vta</name>
        <width type="dec">1</width>
        <comm_type>gclk_vta</comm_type>
        <port>output</port>
      </signal>
      <signal>
        <name>gclk_noc</name>
        <width type="dec">1</width>
        <comm_type>gclk_noc</comm_type>
        <port>output</port>
      </signal>
      <signal>
        <name>tick_1us</name>
        <width type="dec">1</width>
        <port>output</port>
      </signal>
      <signal>
        <name>tick_62d5ms</name>
        <width type="dec">1</width>
        <port>output</port>
      </signal>
      <signal>
        <name>tick_gpio</name>
        <width type="dec">1</width>
        <port>output</port>
      </signal>
      <signal>
        <name>spi_common_sclk</name>
        <width type="dec">1</width>
        <port>output</port>
      </signal>
      <signal>
        <name>spi_common_sdq0</name>
        <width type="dec">1</width>
        <port>output</port>
      </signal>
      <signal>
        <name>external_rstnn</name>
        <width type="dec">1</width>
        <port>input</port>
        <comm_type>external_rstnn</comm_type>
      </signal>
      <signal>
        <name>global_rstnn</name>
        <width type="dec">1</width>
        <port>output</port>
      </signal>
      <signal>
        <name>global_rstpp</name>
        <width type="dec">1</width>
        <port>output</port>
      </signal>
      <signal>
        <name>rstnn_seqeunce</name>
        <width type="dec">7</width>
        <port>output</port>
      </signal>
      <signal>
        <name>rstpp_seqeunce</name>
        <width type="dec">7</width>
        <port>output</port>
      </signal>
      <signal>
        <name>rstnn_user</name>
        <width type="dec">1</width>
        <port>output</port>
      </signal>
      <signal>
        <name>rstpp_user</name>
        <width type="dec">1</width>
        <port>output</port>
      </signal>
      <signal>
        <name>led_list</name>
        <width type="text">(1)*(1)</width>
        <port>output</port>
      </signal>
      <signal>
        <name>i_system_ddr_clk_ref</name>
        <width type="dec">1</width>
        <port>output</port>
        <comm_type>clk_dram_ref</comm_type>
      </signal>
      <signal>
        <name>i_system_ddr_clk_sys</name>
        <width type="dec">1</width>
        <port>output</port>
        <comm_type>clk_dram_sys</comm_type>
      </signal>
      <signal>
        <name>i_system_ddr_rstnn_sys</name>
        <width type="dec">1</width>
        <port>output</port>
        <comm_type>global_rstnn</comm_type>
      </signal>
      <signal>
        <name>i_system_ddr_clk_dram_if</name>
        <width type="dec">1</width>
        <port>input</port>
        <comm_type>clk_dram_if</comm_type>
      </signal>
      <signal>
        <name>i_system_ddr_rstnn_dram_if</name>
        <width type="dec">1</width>
        <port>output</port>
      </signal>
      <signal>
        <name>i_system_ddr_initialized</name>
        <width type="dec">1</width>
        <port>input</port>
        <comm_type>init</comm_type>
      </signal>
      <signal>
        <name>i_pll0_external_rstnn</name>
        <width type="dec">1</width>
        <port>output</port>
        <comm_type>global_rstnn</comm_type>
      </signal>
      <signal>
        <name>i_pll0_clk_system</name>
        <port>input</port>
        <width type="dec">1</width>
        <comm_type>clk_system</comm_type>
      </signal>
      <signal>
        <name>i_pll0_clk_dram_sys</name>
        <port>input</port>
        <width type="dec">1</width>
        <comm_type>clk_dram_sys</comm_type>
      </signal>
      <signal>
        <name>i_pll0_clk_dram_ref</name>
        <port>input</port>
        <width type="dec">1</width>
        <comm_type>clk_dram_ref</comm_type>
      </signal>
      <signal>
        <name>i_system_sram_clk</name>
        <width type="dec">1</width>
        <port>output</port>
        <comm_type>clk_network</comm_type>
      </signal>
      <signal>
        <name>i_system_sram_rstnn</name>
        <width type="dec">1</width>
        <port>output</port>
      </signal>
      <signal>
        <name>pjtag_rtck</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>pjtag_rtrstnn</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>pjtag_rtms</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>pjtag_rtdi</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>pjtag_rtdo</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>printf_tx</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>printf_rx</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>i_system_ddr_sxawready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_dram_if</sync>
        <init>rstnn_dram_if</init>
      </signal>
      <signal>
        <name>i_system_ddr_sxawvalid</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_dram_if</sync>
        <init>rstnn_dram_if</init>
      </signal>
      <signal>
        <name>i_system_ddr_sxawaddr</name>
        <width type="text">32</width>
        <port>output</port>
        <sync>clk_dram_if</sync>
        <init>rstnn_dram_if</init>
      </signal>
      <signal>
        <name>i_system_ddr_sxawid</name>
        <width type="text">16</width>
        <port>output</port>
        <sync>clk_dram_if</sync>
        <init>rstnn_dram_if</init>
      </signal>
      <signal>
        <name>i_system_ddr_sxawlen</name>
        <width type="text">8</width>
        <port>output</port>
        <sync>clk_dram_if</sync>
        <init>rstnn_dram_if</init>
      </signal>
      <signal>
        <name>i_system_ddr_sxawsize</name>
        <width type="text">3</width>
        <port>output</port>
        <sync>clk_dram_if</sync>
        <init>rstnn_dram_if</init>
      </signal>
      <signal>
        <name>i_system_ddr_sxawburst</name>
        <width type="text">2</width>
        <port>output</port>
        <sync>clk_dram_if</sync>
        <init>rstnn_dram_if</init>
      </signal>
      <signal>
        <name>i_system_ddr_sxwready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_dram_if</sync>
        <init>rstnn_dram_if</init>
      </signal>
      <signal>
        <name>i_system_ddr_sxwvalid</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_dram_if</sync>
        <init>rstnn_dram_if</init>
      </signal>
      <signal>
        <name>i_system_ddr_sxwid</name>
        <width type="text">16</width>
        <port>output</port>
        <sync>clk_dram_if</sync>
        <init>rstnn_dram_if</init>
      </signal>
      <signal>
        <name>i_system_ddr_sxwdata</name>
        <width type="text">32</width>
        <port>output</port>
        <sync>clk_dram_if</sync>
        <init>rstnn_dram_if</init>
      </signal>
      <signal>
        <name>i_system_ddr_sxwstrb</name>
        <width type="text">32/8</width>
        <port>output</port>
        <sync>clk_dram_if</sync>
        <init>rstnn_dram_if</init>
      </signal>
      <signal>
        <name>i_system_ddr_sxwlast</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_dram_if</sync>
        <init>rstnn_dram_if</init>
      </signal>
      <signal>
        <name>i_system_ddr_sxbready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_dram_if</sync>
        <init>rstnn_dram_if</init>
      </signal>
      <signal>
        <name>i_system_ddr_sxbvalid</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_dram_if</sync>
        <init>rstnn_dram_if</init>
      </signal>
      <signal>
        <name>i_system_ddr_sxbid</name>
        <width type="text">16</width>
        <port>input</port>
        <sync>clk_dram_if</sync>
        <init>rstnn_dram_if</init>
      </signal>
      <signal>
        <name>i_system_ddr_sxbresp</name>
        <width type="text">2</width>
        <port>input</port>
        <sync>clk_dram_if</sync>
        <init>rstnn_dram_if</init>
      </signal>
      <signal>
        <name>i_system_ddr_sxarready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_dram_if</sync>
        <init>rstnn_dram_if</init>
      </signal>
      <signal>
        <name>i_system_ddr_sxarvalid</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_dram_if</sync>
        <init>rstnn_dram_if</init>
      </signal>
      <signal>
        <name>i_system_ddr_sxaraddr</name>
        <width type="text">32</width>
        <port>output</port>
        <sync>clk_dram_if</sync>
        <init>rstnn_dram_if</init>
      </signal>
      <signal>
        <name>i_system_ddr_sxarid</name>
        <width type="text">16</width>
        <port>output</port>
        <sync>clk_dram_if</sync>
        <init>rstnn_dram_if</init>
      </signal>
      <signal>
        <name>i_system_ddr_sxarlen</name>
        <width type="text">8</width>
        <port>output</port>
        <sync>clk_dram_if</sync>
        <init>rstnn_dram_if</init>
      </signal>
      <signal>
        <name>i_system_ddr_sxarsize</name>
        <width type="text">3</width>
        <port>output</port>
        <sync>clk_dram_if</sync>
        <init>rstnn_dram_if</init>
      </signal>
      <signal>
        <name>i_system_ddr_sxarburst</name>
        <width type="text">2</width>
        <port>output</port>
        <sync>clk_dram_if</sync>
        <init>rstnn_dram_if</init>
      </signal>
      <signal>
        <name>i_system_ddr_sxrready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_dram_if</sync>
        <init>rstnn_dram_if</init>
      </signal>
      <signal>
        <name>i_system_ddr_sxrvalid</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_dram_if</sync>
        <init>rstnn_dram_if</init>
      </signal>
      <signal>
        <name>i_system_ddr_sxrid</name>
        <width type="text">16</width>
        <port>input</port>
        <sync>clk_dram_if</sync>
        <init>rstnn_dram_if</init>
      </signal>
      <signal>
        <name>i_system_ddr_sxrdata</name>
        <width type="text">32</width>
        <port>input</port>
        <sync>clk_dram_if</sync>
        <init>rstnn_dram_if</init>
      </signal>
      <signal>
        <name>i_system_ddr_sxrlast</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_dram_if</sync>
        <init>rstnn_dram_if</init>
      </signal>
      <signal>
        <name>i_system_ddr_sxrresp</name>
        <width type="text">2</width>
        <port>input</port>
        <sync>clk_dram_if</sync>
        <init>rstnn_dram_if</init>
      </signal>
      <signal>
        <name>i_system_sram_sxawready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>i_system_sram_sxawvalid</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>i_system_sram_sxawaddr</name>
        <width type="text">32</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>i_system_sram_sxawid</name>
        <width type="text">`REQUIRED_BW_OF_SLAVE_TID</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>i_system_sram_sxawlen</name>
        <width type="text">8</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>i_system_sram_sxawsize</name>
        <width type="text">3</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>i_system_sram_sxawburst</name>
        <width type="text">2</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>i_system_sram_sxwready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>i_system_sram_sxwvalid</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>i_system_sram_sxwid</name>
        <width type="text">`REQUIRED_BW_OF_SLAVE_TID</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>i_system_sram_sxwdata</name>
        <width type="text">32</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>i_system_sram_sxwstrb</name>
        <width type="text">32/8</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>i_system_sram_sxwlast</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>i_system_sram_sxbready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>i_system_sram_sxbvalid</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>i_system_sram_sxbid</name>
        <width type="text">`REQUIRED_BW_OF_SLAVE_TID</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>i_system_sram_sxbresp</name>
        <width type="text">2</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>i_system_sram_sxarready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>i_system_sram_sxarvalid</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>i_system_sram_sxaraddr</name>
        <width type="text">32</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>i_system_sram_sxarid</name>
        <width type="text">`REQUIRED_BW_OF_SLAVE_TID</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>i_system_sram_sxarlen</name>
        <width type="text">8</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>i_system_sram_sxarsize</name>
        <width type="text">3</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>i_system_sram_sxarburst</name>
        <width type="text">2</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>i_system_sram_sxrready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>i_system_sram_sxrvalid</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>i_system_sram_sxrid</name>
        <width type="text">`REQUIRED_BW_OF_SLAVE_TID</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>i_system_sram_sxrdata</name>
        <width type="text">32</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>i_system_sram_sxrlast</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>i_system_sram_sxrresp</name>
        <width type="text">2</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <include_header>ervp_platform_controller_memorymap_offset</include_header>
      <include_header>ervp_external_peri_group_memorymap_offset</include_header>
      <include_header>memorymap_info</include_header>
      <include_header>dca_matrix_lsu_inst</include_header>
      <include_header>ervp_global</include_header>
      <include_header>platform_info</include_header>
      <include_header>munoc_network_include</include_header>
    </ip_instance>
    <ip_instance>
      <name>i_system_ddr</name>
      <library_name>qgemm_basic_slow_dram_00</library_name>
      <hdl_name>QGEMM_BASIC_SLOW_DRAM_00</hdl_name>
      <signal>
        <name>clk_ref</name>
        <width type="dec">1</width>
        <port>input</port>
        <comm_type>clk_dram_ref</comm_type>
      </signal>
      <signal>
        <name>clk_sys</name>
        <width type="dec">1</width>
        <port>input</port>
        <comm_type>clk_dram_sys</comm_type>
      </signal>
      <signal>
        <name>rstnn_sys</name>
        <width type="dec">1</width>
        <port>input</port>
        <comm_type>global_rstnn</comm_type>
      </signal>
      <signal>
        <name>clk_dram_if</name>
        <width type="dec">1</width>
        <port>output</port>
        <comm_type>clk_dram_if</comm_type>
      </signal>
      <signal>
        <name>rstnn_dram_if</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>initialized</name>
        <width type="dec">1</width>
        <port>output</port>
        <comm_type>init</comm_type>
      </signal>
      <signal>
        <name>rxawready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_dram_if</sync>
        <init>rstnn_dram_if</init>
      </signal>
      <signal>
        <name>rxawvalid</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_dram_if</sync>
        <init>rstnn_dram_if</init>
      </signal>
      <signal>
        <name>rxawaddr</name>
        <width type="text">32</width>
        <port>input</port>
        <sync>clk_dram_if</sync>
        <init>rstnn_dram_if</init>
      </signal>
      <signal>
        <name>rxawid</name>
        <width type="text">16</width>
        <port>input</port>
        <sync>clk_dram_if</sync>
        <init>rstnn_dram_if</init>
      </signal>
      <signal>
        <name>rxawlen</name>
        <width type="text">8</width>
        <port>input</port>
        <sync>clk_dram_if</sync>
        <init>rstnn_dram_if</init>
      </signal>
      <signal>
        <name>rxawsize</name>
        <width type="text">3</width>
        <port>input</port>
        <sync>clk_dram_if</sync>
        <init>rstnn_dram_if</init>
      </signal>
      <signal>
        <name>rxawburst</name>
        <width type="text">2</width>
        <port>input</port>
        <sync>clk_dram_if</sync>
        <init>rstnn_dram_if</init>
      </signal>
      <signal>
        <name>rxwready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_dram_if</sync>
        <init>rstnn_dram_if</init>
      </signal>
      <signal>
        <name>rxwvalid</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_dram_if</sync>
        <init>rstnn_dram_if</init>
      </signal>
      <signal>
        <name>rxwid</name>
        <width type="text">16</width>
        <port>input</port>
        <sync>clk_dram_if</sync>
        <init>rstnn_dram_if</init>
      </signal>
      <signal>
        <name>rxwdata</name>
        <width type="text">32</width>
        <port>input</port>
        <sync>clk_dram_if</sync>
        <init>rstnn_dram_if</init>
      </signal>
      <signal>
        <name>rxwstrb</name>
        <width type="text">32/8</width>
        <port>input</port>
        <sync>clk_dram_if</sync>
        <init>rstnn_dram_if</init>
      </signal>
      <signal>
        <name>rxwlast</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_dram_if</sync>
        <init>rstnn_dram_if</init>
      </signal>
      <signal>
        <name>rxbready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_dram_if</sync>
        <init>rstnn_dram_if</init>
      </signal>
      <signal>
        <name>rxbvalid</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_dram_if</sync>
        <init>rstnn_dram_if</init>
      </signal>
      <signal>
        <name>rxbid</name>
        <width type="text">16</width>
        <port>output</port>
        <sync>clk_dram_if</sync>
        <init>rstnn_dram_if</init>
      </signal>
      <signal>
        <name>rxbresp</name>
        <width type="text">2</width>
        <port>output</port>
        <sync>clk_dram_if</sync>
        <init>rstnn_dram_if</init>
      </signal>
      <signal>
        <name>rxarready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_dram_if</sync>
        <init>rstnn_dram_if</init>
      </signal>
      <signal>
        <name>rxarvalid</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_dram_if</sync>
        <init>rstnn_dram_if</init>
      </signal>
      <signal>
        <name>rxaraddr</name>
        <width type="text">32</width>
        <port>input</port>
        <sync>clk_dram_if</sync>
        <init>rstnn_dram_if</init>
      </signal>
      <signal>
        <name>rxarid</name>
        <width type="text">16</width>
        <port>input</port>
        <sync>clk_dram_if</sync>
        <init>rstnn_dram_if</init>
      </signal>
      <signal>
        <name>rxarlen</name>
        <width type="text">8</width>
        <port>input</port>
        <sync>clk_dram_if</sync>
        <init>rstnn_dram_if</init>
      </signal>
      <signal>
        <name>rxarsize</name>
        <width type="text">3</width>
        <port>input</port>
        <sync>clk_dram_if</sync>
        <init>rstnn_dram_if</init>
      </signal>
      <signal>
        <name>rxarburst</name>
        <width type="text">2</width>
        <port>input</port>
        <sync>clk_dram_if</sync>
        <init>rstnn_dram_if</init>
      </signal>
      <signal>
        <name>rxrready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_dram_if</sync>
        <init>rstnn_dram_if</init>
      </signal>
      <signal>
        <name>rxrvalid</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_dram_if</sync>
        <init>rstnn_dram_if</init>
      </signal>
      <signal>
        <name>rxrid</name>
        <width type="text">16</width>
        <port>output</port>
        <sync>clk_dram_if</sync>
        <init>rstnn_dram_if</init>
      </signal>
      <signal>
        <name>rxrdata</name>
        <width type="text">32</width>
        <port>output</port>
        <sync>clk_dram_if</sync>
        <init>rstnn_dram_if</init>
      </signal>
      <signal>
        <name>rxrlast</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_dram_if</sync>
        <init>rstnn_dram_if</init>
      </signal>
      <signal>
        <name>rxrresp</name>
        <width type="text">2</width>
        <port>output</port>
        <sync>clk_dram_if</sync>
        <init>rstnn_dram_if</init>
      </signal>
      <imp_dependent/>
      <included_port_mapping>slow_dram_cell_port_mapping</included_port_mapping>
    </ip_instance>
    <ip_instance>
      <name>i_pll0</name>
      <library_name>qgemm_basic_clock_pll_0_01</library_name>
      <hdl_name>QGEMM_BASIC_CLOCK_PLL_0_01</hdl_name>
      <signal>
        <name>external_clk</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>external_clk_pair</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>external_rstnn</name>
        <width type="dec">1</width>
        <port>input</port>
        <comm_type>global_rstnn</comm_type>
      </signal>
      <signal>
        <name>clk_system</name>
        <port>output</port>
        <width type="dec">1</width>
        <comm_type>clk_system</comm_type>
      </signal>
      <signal>
        <name>clk_dram_sys</name>
        <port>output</port>
        <width type="dec">1</width>
        <comm_type>clk_dram_sys</comm_type>
      </signal>
      <signal>
        <name>clk_dram_ref</name>
        <port>output</port>
        <width type="dec">1</width>
        <comm_type>clk_dram_ref</comm_type>
      </signal>
      <imp_dependent/>
    </ip_instance>
    <ip_instance>
      <name>i_system_sram</name>
      <library_name>qgemm_basic_sram_axi_02</library_name>
      <hdl_name>QGEMM_BASIC_SRAM_AXI_02</hdl_name>
      <signal>
        <name>clk</name>
        <width type="dec">1</width>
        <port>input</port>
        <comm_type>clk_network</comm_type>
      </signal>
      <signal>
        <name>rstnn</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>rxawready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rxawvalid</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rxawaddr</name>
        <width type="text">32</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rxawid</name>
        <width type="text">`REQUIRED_BW_OF_SLAVE_TID</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rxawlen</name>
        <width type="text">8</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rxawsize</name>
        <width type="text">3</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rxawburst</name>
        <width type="text">2</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rxwready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rxwvalid</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rxwid</name>
        <width type="text">`REQUIRED_BW_OF_SLAVE_TID</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rxwdata</name>
        <width type="text">32</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rxwstrb</name>
        <width type="text">32/8</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rxwlast</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rxbready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rxbvalid</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rxbid</name>
        <width type="text">`REQUIRED_BW_OF_SLAVE_TID</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rxbresp</name>
        <width type="text">2</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rxarready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rxarvalid</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rxaraddr</name>
        <width type="text">32</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rxarid</name>
        <width type="text">`REQUIRED_BW_OF_SLAVE_TID</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rxarlen</name>
        <width type="text">8</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rxarsize</name>
        <width type="text">3</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rxarburst</name>
        <width type="text">2</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rxrready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rxrvalid</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rxrid</name>
        <width type="text">`REQUIRED_BW_OF_SLAVE_TID</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rxrdata</name>
        <width type="text">32</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rxrlast</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rxrresp</name>
        <width type="text">2</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <imp_dependent/>
    </ip_instance>
    <signal>
      <name>external_clk_0</name>
      <port>input</port>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>external_clk_0_pair</name>
      <port>input</port>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>external_rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>external_rstnn</comm_type>
    </signal>
    <signal>
      <name>led_list</name>
      <width type="text">(1)*(1)</width>
      <port>output</port>
    </signal>
    <signal>
      <name>clk_system</name>
      <width type="dec">1</width>
      <comm_type>clk_system</comm_type>
    </signal>
    <signal>
      <name>clk_dca_core</name>
      <width type="dec">1</width>
      <comm_type>clk_dca_core</comm_type>
    </signal>
    <signal>
      <name>clk_core</name>
      <width type="dec">1</width>
      <comm_type>clk_core</comm_type>
    </signal>
    <signal>
      <name>clk_system_external</name>
      <width type="dec">1</width>
      <comm_type>clk_system_external</comm_type>
    </signal>
    <signal>
      <name>clk_system_debug</name>
      <width type="dec">1</width>
      <comm_type>clk_system_debug</comm_type>
    </signal>
    <signal>
      <name>clk_local_access</name>
      <width type="dec">1</width>
      <comm_type>clk_local_access</comm_type>
    </signal>
    <signal>
      <name>clk_process_000</name>
      <width type="dec">1</width>
      <comm_type>clk_process_000</comm_type>
    </signal>
    <signal>
      <name>clk_dram_if</name>
      <width type="dec">1</width>
      <comm_type>clk_dram_if</comm_type>
    </signal>
    <signal>
      <name>clk_dram_sys</name>
      <width type="dec">1</width>
      <comm_type>clk_dram_sys</comm_type>
    </signal>
    <signal>
      <name>clk_dram_ref</name>
      <width type="dec">1</width>
      <comm_type>clk_dram_ref</comm_type>
    </signal>
    <signal>
      <name>clk_vta</name>
      <width type="dec">1</width>
      <comm_type>clk_vta</comm_type>
    </signal>
    <signal>
      <name>clk_noc</name>
      <width type="dec">1</width>
      <comm_type>clk_noc</comm_type>
    </signal>
    <signal>
      <name>gclk_system</name>
      <width type="dec">1</width>
      <comm_type>gclk_system</comm_type>
    </signal>
    <signal>
      <name>gclk_dca_core</name>
      <width type="dec">1</width>
      <comm_type>gclk_dca_core</comm_type>
    </signal>
    <signal>
      <name>gclk_core</name>
      <width type="dec">1</width>
      <comm_type>gclk_core</comm_type>
    </signal>
    <signal>
      <name>gclk_system_external</name>
      <width type="dec">1</width>
      <comm_type>gclk_system_external</comm_type>
    </signal>
    <signal>
      <name>gclk_system_debug</name>
      <width type="dec">1</width>
      <comm_type>gclk_system_debug</comm_type>
    </signal>
    <signal>
      <name>gclk_local_access</name>
      <width type="dec">1</width>
      <comm_type>gclk_local_access</comm_type>
    </signal>
    <signal>
      <name>gclk_process_000</name>
      <width type="dec">1</width>
      <comm_type>gclk_process_000</comm_type>
    </signal>
    <signal>
      <name>gclk_vta</name>
      <width type="dec">1</width>
      <comm_type>gclk_vta</comm_type>
    </signal>
    <signal>
      <name>gclk_noc</name>
      <width type="dec">1</width>
      <comm_type>gclk_noc</comm_type>
    </signal>
    <signal>
      <name>tick_1us</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>tick_62d5ms</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>tick_gpio</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>spi_common_sclk</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>spi_common_sdq0</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>global_rstnn</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>global_rstpp</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>rstnn_seqeunce</name>
      <width type="dec">7</width>
    </signal>
    <signal>
      <name>rstpp_seqeunce</name>
      <width type="dec">7</width>
    </signal>
    <signal>
      <name>rstnn_user</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>rstpp_user</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>pjtag_rtck</name>
      <width type="dec">1</width>
      <port>input</port>
      <sync>None</sync>
      <init>None</init>
    </signal>
    <signal>
      <name>pjtag_rtrstnn</name>
      <width type="dec">1</width>
      <port>input</port>
      <sync>None</sync>
      <init>None</init>
    </signal>
    <signal>
      <name>pjtag_rtms</name>
      <width type="dec">1</width>
      <port>input</port>
      <sync>None</sync>
      <init>None</init>
    </signal>
    <signal>
      <name>pjtag_rtdi</name>
      <width type="dec">1</width>
      <port>input</port>
      <sync>None</sync>
      <init>None</init>
    </signal>
    <signal>
      <name>pjtag_rtdo</name>
      <width type="dec">1</width>
      <port>output</port>
      <sync>None</sync>
      <init>None</init>
    </signal>
    <signal>
      <name>printf_tx</name>
      <width type="dec">1</width>
      <port>output</port>
      <sync>None</sync>
      <init>None</init>
    </signal>
    <signal>
      <name>printf_rx</name>
      <width type="dec">1</width>
      <port>input</port>
      <sync>None</sync>
      <init>None</init>
    </signal>
    <signal>
      <name>i_rtl_clk_system</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_rtl_clk_dca_core</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_rtl_clk_core</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_rtl_clk_system_external</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_rtl_clk_system_debug</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_rtl_clk_local_access</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_rtl_clk_process_000</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_rtl_clk_dram_if</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_rtl_clk_dram_sys</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_rtl_clk_dram_ref</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_rtl_clk_vta</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_rtl_clk_noc</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_rtl_gclk_system</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_rtl_gclk_dca_core</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_rtl_gclk_core</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_rtl_gclk_system_external</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_rtl_gclk_system_debug</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_rtl_gclk_local_access</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_rtl_gclk_process_000</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_rtl_gclk_vta</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_rtl_gclk_noc</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_rtl_tick_1us</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_rtl_tick_62d5ms</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_rtl_tick_gpio</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_rtl_spi_common_sclk</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_rtl_spi_common_sdq0</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_rtl_external_rstnn</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_rtl_global_rstnn</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_rtl_global_rstpp</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_rtl_rstnn_seqeunce</name>
      <width type="dec">7</width>
    </signal>
    <signal>
      <name>i_rtl_rstpp_seqeunce</name>
      <width type="dec">7</width>
    </signal>
    <signal>
      <name>i_rtl_rstnn_user</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_rtl_rstpp_user</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_rtl_led_list</name>
      <width type="text">(1)*(1)</width>
    </signal>
    <signal>
      <name>i_rtl_i_system_ddr_clk_ref</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_rtl_i_system_ddr_clk_sys</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_rtl_i_system_ddr_rstnn_sys</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_rtl_i_system_ddr_clk_dram_if</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_rtl_i_system_ddr_rstnn_dram_if</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_rtl_i_system_ddr_initialized</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_rtl_i_pll0_external_rstnn</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_rtl_i_pll0_clk_system</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_rtl_i_pll0_clk_dram_sys</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_rtl_i_pll0_clk_dram_ref</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_rtl_i_system_sram_clk</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_rtl_i_system_sram_rstnn</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_rtl_pjtag_rtck</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_rtl_pjtag_rtrstnn</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_rtl_pjtag_rtms</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_rtl_pjtag_rtdi</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_rtl_pjtag_rtdo</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_rtl_printf_tx</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_rtl_printf_rx</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_rtl_i_system_ddr_sxawready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_rtl_i_system_ddr_sxawvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_rtl_i_system_ddr_sxawaddr</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_rtl_i_system_ddr_sxawid</name>
      <width type="text">16</width>
    </signal>
    <signal>
      <name>i_rtl_i_system_ddr_sxawlen</name>
      <width type="text">8</width>
    </signal>
    <signal>
      <name>i_rtl_i_system_ddr_sxawsize</name>
      <width type="text">3</width>
    </signal>
    <signal>
      <name>i_rtl_i_system_ddr_sxawburst</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_rtl_i_system_ddr_sxwready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_rtl_i_system_ddr_sxwvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_rtl_i_system_ddr_sxwid</name>
      <width type="text">16</width>
    </signal>
    <signal>
      <name>i_rtl_i_system_ddr_sxwdata</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_rtl_i_system_ddr_sxwstrb</name>
      <width type="text">32/8</width>
    </signal>
    <signal>
      <name>i_rtl_i_system_ddr_sxwlast</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_rtl_i_system_ddr_sxbready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_rtl_i_system_ddr_sxbvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_rtl_i_system_ddr_sxbid</name>
      <width type="text">16</width>
    </signal>
    <signal>
      <name>i_rtl_i_system_ddr_sxbresp</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_rtl_i_system_ddr_sxarready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_rtl_i_system_ddr_sxarvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_rtl_i_system_ddr_sxaraddr</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_rtl_i_system_ddr_sxarid</name>
      <width type="text">16</width>
    </signal>
    <signal>
      <name>i_rtl_i_system_ddr_sxarlen</name>
      <width type="text">8</width>
    </signal>
    <signal>
      <name>i_rtl_i_system_ddr_sxarsize</name>
      <width type="text">3</width>
    </signal>
    <signal>
      <name>i_rtl_i_system_ddr_sxarburst</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_rtl_i_system_ddr_sxrready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_rtl_i_system_ddr_sxrvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_rtl_i_system_ddr_sxrid</name>
      <width type="text">16</width>
    </signal>
    <signal>
      <name>i_rtl_i_system_ddr_sxrdata</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_rtl_i_system_ddr_sxrlast</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_rtl_i_system_ddr_sxrresp</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_rtl_i_system_sram_sxawready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_rtl_i_system_sram_sxawvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_rtl_i_system_sram_sxawaddr</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_rtl_i_system_sram_sxawid</name>
      <width type="text">`REQUIRED_BW_OF_SLAVE_TID</width>
    </signal>
    <signal>
      <name>i_rtl_i_system_sram_sxawlen</name>
      <width type="text">8</width>
    </signal>
    <signal>
      <name>i_rtl_i_system_sram_sxawsize</name>
      <width type="text">3</width>
    </signal>
    <signal>
      <name>i_rtl_i_system_sram_sxawburst</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_rtl_i_system_sram_sxwready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_rtl_i_system_sram_sxwvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_rtl_i_system_sram_sxwid</name>
      <width type="text">`REQUIRED_BW_OF_SLAVE_TID</width>
    </signal>
    <signal>
      <name>i_rtl_i_system_sram_sxwdata</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_rtl_i_system_sram_sxwstrb</name>
      <width type="text">32/8</width>
    </signal>
    <signal>
      <name>i_rtl_i_system_sram_sxwlast</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_rtl_i_system_sram_sxbready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_rtl_i_system_sram_sxbvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_rtl_i_system_sram_sxbid</name>
      <width type="text">`REQUIRED_BW_OF_SLAVE_TID</width>
    </signal>
    <signal>
      <name>i_rtl_i_system_sram_sxbresp</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_rtl_i_system_sram_sxarready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_rtl_i_system_sram_sxarvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_rtl_i_system_sram_sxaraddr</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_rtl_i_system_sram_sxarid</name>
      <width type="text">`REQUIRED_BW_OF_SLAVE_TID</width>
    </signal>
    <signal>
      <name>i_rtl_i_system_sram_sxarlen</name>
      <width type="text">8</width>
    </signal>
    <signal>
      <name>i_rtl_i_system_sram_sxarsize</name>
      <width type="text">3</width>
    </signal>
    <signal>
      <name>i_rtl_i_system_sram_sxarburst</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_rtl_i_system_sram_sxrready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_rtl_i_system_sram_sxrvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_rtl_i_system_sram_sxrid</name>
      <width type="text">`REQUIRED_BW_OF_SLAVE_TID</width>
    </signal>
    <signal>
      <name>i_rtl_i_system_sram_sxrdata</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_rtl_i_system_sram_sxrlast</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_rtl_i_system_sram_sxrresp</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_system_ddr_clk_ref</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_system_ddr_clk_sys</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_system_ddr_rstnn_sys</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_system_ddr_clk_dram_if</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_system_ddr_rstnn_dram_if</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_system_ddr_initialized</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_system_ddr_rxawready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_system_ddr_rxawvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_system_ddr_rxawaddr</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_system_ddr_rxawid</name>
      <width type="text">16</width>
    </signal>
    <signal>
      <name>i_system_ddr_rxawlen</name>
      <width type="text">8</width>
    </signal>
    <signal>
      <name>i_system_ddr_rxawsize</name>
      <width type="text">3</width>
    </signal>
    <signal>
      <name>i_system_ddr_rxawburst</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_system_ddr_rxwready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_system_ddr_rxwvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_system_ddr_rxwid</name>
      <width type="text">16</width>
    </signal>
    <signal>
      <name>i_system_ddr_rxwdata</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_system_ddr_rxwstrb</name>
      <width type="text">32/8</width>
    </signal>
    <signal>
      <name>i_system_ddr_rxwlast</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_system_ddr_rxbready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_system_ddr_rxbvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_system_ddr_rxbid</name>
      <width type="text">16</width>
    </signal>
    <signal>
      <name>i_system_ddr_rxbresp</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_system_ddr_rxarready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_system_ddr_rxarvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_system_ddr_rxaraddr</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_system_ddr_rxarid</name>
      <width type="text">16</width>
    </signal>
    <signal>
      <name>i_system_ddr_rxarlen</name>
      <width type="text">8</width>
    </signal>
    <signal>
      <name>i_system_ddr_rxarsize</name>
      <width type="text">3</width>
    </signal>
    <signal>
      <name>i_system_ddr_rxarburst</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_system_ddr_rxrready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_system_ddr_rxrvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_system_ddr_rxrid</name>
      <width type="text">16</width>
    </signal>
    <signal>
      <name>i_system_ddr_rxrdata</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_system_ddr_rxrlast</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_system_ddr_rxrresp</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_pll0_external_clk</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_pll0_external_clk_pair</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_pll0_external_rstnn</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_pll0_clk_system</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_pll0_clk_dram_sys</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_pll0_clk_dram_ref</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_system_sram_clk</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_system_sram_rstnn</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_system_sram_rxawready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_system_sram_rxawvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_system_sram_rxawaddr</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_system_sram_rxawid</name>
      <width type="text">`REQUIRED_BW_OF_SLAVE_TID</width>
    </signal>
    <signal>
      <name>i_system_sram_rxawlen</name>
      <width type="text">8</width>
    </signal>
    <signal>
      <name>i_system_sram_rxawsize</name>
      <width type="text">3</width>
    </signal>
    <signal>
      <name>i_system_sram_rxawburst</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_system_sram_rxwready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_system_sram_rxwvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_system_sram_rxwid</name>
      <width type="text">`REQUIRED_BW_OF_SLAVE_TID</width>
    </signal>
    <signal>
      <name>i_system_sram_rxwdata</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_system_sram_rxwstrb</name>
      <width type="text">32/8</width>
    </signal>
    <signal>
      <name>i_system_sram_rxwlast</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_system_sram_rxbready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_system_sram_rxbvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_system_sram_rxbid</name>
      <width type="text">`REQUIRED_BW_OF_SLAVE_TID</width>
    </signal>
    <signal>
      <name>i_system_sram_rxbresp</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_system_sram_rxarready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_system_sram_rxarvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_system_sram_rxaraddr</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_system_sram_rxarid</name>
      <width type="text">`REQUIRED_BW_OF_SLAVE_TID</width>
    </signal>
    <signal>
      <name>i_system_sram_rxarlen</name>
      <width type="text">8</width>
    </signal>
    <signal>
      <name>i_system_sram_rxarsize</name>
      <width type="text">3</width>
    </signal>
    <signal>
      <name>i_system_sram_rxarburst</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_system_sram_rxrready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_system_sram_rxrvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_system_sram_rxrid</name>
      <width type="text">`REQUIRED_BW_OF_SLAVE_TID</width>
    </signal>
    <signal>
      <name>i_system_sram_rxrdata</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_system_sram_rxrlast</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_system_sram_rxrresp</name>
      <width type="text">2</width>
    </signal>
    <connect>
      <input>external_rstnn</input>
      <output>i_rtl_external_rstnn</output>
    </connect>
    <connect>
      <input>i_rtl_i_system_ddr_clk_ref</input>
      <output>i_system_ddr_clk_ref</output>
    </connect>
    <connect>
      <input>i_rtl_i_system_ddr_clk_sys</input>
      <output>i_system_ddr_clk_sys</output>
    </connect>
    <connect>
      <input>i_rtl_i_system_ddr_rstnn_sys</input>
      <output>i_system_ddr_rstnn_sys</output>
    </connect>
    <connect>
      <input>i_system_ddr_clk_dram_if</input>
      <output>i_rtl_i_system_ddr_clk_dram_if</output>
    </connect>
    <connect>
      <input>i_rtl_i_system_ddr_rstnn_dram_if</input>
      <output>i_system_ddr_rstnn_dram_if</output>
    </connect>
    <connect>
      <input>i_system_ddr_initialized</input>
      <output>i_rtl_i_system_ddr_initialized</output>
    </connect>
    <connect>
      <input>external_clk_0</input>
      <output>i_pll0_external_clk</output>
    </connect>
    <connect>
      <input>external_clk_0_pair</input>
      <output>i_pll0_external_clk_pair</output>
    </connect>
    <connect>
      <input>i_rtl_i_pll0_external_rstnn</input>
      <output>i_pll0_external_rstnn</output>
    </connect>
    <connect>
      <input>i_pll0_clk_system</input>
      <output>i_rtl_i_pll0_clk_system</output>
    </connect>
    <connect>
      <input>i_pll0_clk_dram_sys</input>
      <output>i_rtl_i_pll0_clk_dram_sys</output>
    </connect>
    <connect>
      <input>i_pll0_clk_dram_ref</input>
      <output>i_rtl_i_pll0_clk_dram_ref</output>
    </connect>
    <connect>
      <input>i_rtl_i_system_sram_clk</input>
      <output>i_system_sram_clk</output>
    </connect>
    <connect>
      <input>i_rtl_i_system_sram_rstnn</input>
      <output>i_system_sram_rstnn</output>
    </connect>
    <connect>
      <input>i_rtl_clk_system</input>
      <output>clk_system</output>
    </connect>
    <connect>
      <input>i_rtl_clk_dca_core</input>
      <output>clk_dca_core</output>
    </connect>
    <connect>
      <input>i_rtl_clk_core</input>
      <output>clk_core</output>
    </connect>
    <connect>
      <input>i_rtl_clk_system_external</input>
      <output>clk_system_external</output>
    </connect>
    <connect>
      <input>i_rtl_clk_system_debug</input>
      <output>clk_system_debug</output>
    </connect>
    <connect>
      <input>i_rtl_clk_local_access</input>
      <output>clk_local_access</output>
    </connect>
    <connect>
      <input>i_rtl_clk_process_000</input>
      <output>clk_process_000</output>
    </connect>
    <connect>
      <input>i_rtl_clk_dram_if</input>
      <output>clk_dram_if</output>
    </connect>
    <connect>
      <input>i_rtl_clk_dram_sys</input>
      <output>clk_dram_sys</output>
    </connect>
    <connect>
      <input>i_rtl_clk_dram_ref</input>
      <output>clk_dram_ref</output>
    </connect>
    <connect>
      <input>i_rtl_clk_vta</input>
      <output>clk_vta</output>
    </connect>
    <connect>
      <input>i_rtl_clk_noc</input>
      <output>clk_noc</output>
    </connect>
    <connect>
      <input>i_rtl_gclk_system</input>
      <output>gclk_system</output>
    </connect>
    <connect>
      <input>i_rtl_gclk_dca_core</input>
      <output>gclk_dca_core</output>
    </connect>
    <connect>
      <input>i_rtl_gclk_core</input>
      <output>gclk_core</output>
    </connect>
    <connect>
      <input>i_rtl_gclk_system_external</input>
      <output>gclk_system_external</output>
    </connect>
    <connect>
      <input>i_rtl_gclk_system_debug</input>
      <output>gclk_system_debug</output>
    </connect>
    <connect>
      <input>i_rtl_gclk_local_access</input>
      <output>gclk_local_access</output>
    </connect>
    <connect>
      <input>i_rtl_gclk_process_000</input>
      <output>gclk_process_000</output>
    </connect>
    <connect>
      <input>i_rtl_gclk_vta</input>
      <output>gclk_vta</output>
    </connect>
    <connect>
      <input>i_rtl_gclk_noc</input>
      <output>gclk_noc</output>
    </connect>
    <connect>
      <input>i_rtl_tick_1us</input>
      <output>tick_1us</output>
    </connect>
    <connect>
      <input>i_rtl_tick_62d5ms</input>
      <output>tick_62d5ms</output>
    </connect>
    <connect>
      <input>i_rtl_tick_gpio</input>
      <output>tick_gpio</output>
    </connect>
    <connect>
      <input>i_rtl_spi_common_sclk</input>
      <output>spi_common_sclk</output>
    </connect>
    <connect>
      <input>i_rtl_spi_common_sdq0</input>
      <output>spi_common_sdq0</output>
    </connect>
    <connect>
      <input>i_rtl_global_rstnn</input>
      <output>global_rstnn</output>
    </connect>
    <connect>
      <input>i_rtl_global_rstpp</input>
      <output>global_rstpp</output>
    </connect>
    <connect>
      <input>i_rtl_rstnn_seqeunce</input>
      <output>rstnn_seqeunce</output>
    </connect>
    <connect>
      <input>i_rtl_rstpp_seqeunce</input>
      <output>rstpp_seqeunce</output>
    </connect>
    <connect>
      <input>i_rtl_rstnn_user</input>
      <output>rstnn_user</output>
    </connect>
    <connect>
      <input>i_rtl_rstpp_user</input>
      <output>rstpp_user</output>
    </connect>
    <connect>
      <input>i_rtl_led_list[1*(0+1)-1 -:1]</input>
      <output>led_list[1*(0+1)-1 -:1]</output>
    </connect>
    <connect>
      <input>pjtag_rtck</input>
      <output>i_rtl_pjtag_rtck</output>
    </connect>
    <connect>
      <input>pjtag_rtrstnn</input>
      <output>i_rtl_pjtag_rtrstnn</output>
    </connect>
    <connect>
      <input>pjtag_rtms</input>
      <output>i_rtl_pjtag_rtms</output>
    </connect>
    <connect>
      <input>pjtag_rtdi</input>
      <output>i_rtl_pjtag_rtdi</output>
    </connect>
    <connect>
      <input>i_rtl_pjtag_rtdo</input>
      <output>pjtag_rtdo</output>
    </connect>
    <connect>
      <input>i_rtl_printf_tx</input>
      <output>printf_tx</output>
    </connect>
    <connect>
      <input>printf_rx</input>
      <output>i_rtl_printf_rx</output>
    </connect>
    <connect>
      <input>i_system_ddr_rxawready</input>
      <output>i_rtl_i_system_ddr_sxawready</output>
    </connect>
    <connect>
      <input>i_rtl_i_system_ddr_sxawvalid</input>
      <output>i_system_ddr_rxawvalid</output>
    </connect>
    <connect>
      <input>i_rtl_i_system_ddr_sxawaddr</input>
      <output>i_system_ddr_rxawaddr</output>
    </connect>
    <connect>
      <input>i_rtl_i_system_ddr_sxawid</input>
      <output>i_system_ddr_rxawid</output>
    </connect>
    <connect>
      <input>i_rtl_i_system_ddr_sxawlen</input>
      <output>i_system_ddr_rxawlen</output>
    </connect>
    <connect>
      <input>i_rtl_i_system_ddr_sxawsize</input>
      <output>i_system_ddr_rxawsize</output>
    </connect>
    <connect>
      <input>i_rtl_i_system_ddr_sxawburst</input>
      <output>i_system_ddr_rxawburst</output>
    </connect>
    <connect>
      <input>i_system_ddr_rxwready</input>
      <output>i_rtl_i_system_ddr_sxwready</output>
    </connect>
    <connect>
      <input>i_rtl_i_system_ddr_sxwvalid</input>
      <output>i_system_ddr_rxwvalid</output>
    </connect>
    <connect>
      <input>i_rtl_i_system_ddr_sxwid</input>
      <output>i_system_ddr_rxwid</output>
    </connect>
    <connect>
      <input>i_rtl_i_system_ddr_sxwdata</input>
      <output>i_system_ddr_rxwdata</output>
    </connect>
    <connect>
      <input>i_rtl_i_system_ddr_sxwstrb</input>
      <output>i_system_ddr_rxwstrb</output>
    </connect>
    <connect>
      <input>i_rtl_i_system_ddr_sxwlast</input>
      <output>i_system_ddr_rxwlast</output>
    </connect>
    <connect>
      <input>i_rtl_i_system_ddr_sxbready</input>
      <output>i_system_ddr_rxbready</output>
    </connect>
    <connect>
      <input>i_system_ddr_rxbvalid</input>
      <output>i_rtl_i_system_ddr_sxbvalid</output>
    </connect>
    <connect>
      <input>i_system_ddr_rxbid</input>
      <output>i_rtl_i_system_ddr_sxbid</output>
    </connect>
    <connect>
      <input>i_system_ddr_rxbresp</input>
      <output>i_rtl_i_system_ddr_sxbresp</output>
    </connect>
    <connect>
      <input>i_system_ddr_rxarready</input>
      <output>i_rtl_i_system_ddr_sxarready</output>
    </connect>
    <connect>
      <input>i_rtl_i_system_ddr_sxarvalid</input>
      <output>i_system_ddr_rxarvalid</output>
    </connect>
    <connect>
      <input>i_rtl_i_system_ddr_sxaraddr</input>
      <output>i_system_ddr_rxaraddr</output>
    </connect>
    <connect>
      <input>i_rtl_i_system_ddr_sxarid</input>
      <output>i_system_ddr_rxarid</output>
    </connect>
    <connect>
      <input>i_rtl_i_system_ddr_sxarlen</input>
      <output>i_system_ddr_rxarlen</output>
    </connect>
    <connect>
      <input>i_rtl_i_system_ddr_sxarsize</input>
      <output>i_system_ddr_rxarsize</output>
    </connect>
    <connect>
      <input>i_rtl_i_system_ddr_sxarburst</input>
      <output>i_system_ddr_rxarburst</output>
    </connect>
    <connect>
      <input>i_rtl_i_system_ddr_sxrready</input>
      <output>i_system_ddr_rxrready</output>
    </connect>
    <connect>
      <input>i_system_ddr_rxrvalid</input>
      <output>i_rtl_i_system_ddr_sxrvalid</output>
    </connect>
    <connect>
      <input>i_system_ddr_rxrid</input>
      <output>i_rtl_i_system_ddr_sxrid</output>
    </connect>
    <connect>
      <input>i_system_ddr_rxrdata</input>
      <output>i_rtl_i_system_ddr_sxrdata</output>
    </connect>
    <connect>
      <input>i_system_ddr_rxrlast</input>
      <output>i_rtl_i_system_ddr_sxrlast</output>
    </connect>
    <connect>
      <input>i_system_ddr_rxrresp</input>
      <output>i_rtl_i_system_ddr_sxrresp</output>
    </connect>
    <connect>
      <input>i_system_sram_rxawready</input>
      <output>i_rtl_i_system_sram_sxawready</output>
    </connect>
    <connect>
      <input>i_rtl_i_system_sram_sxawvalid</input>
      <output>i_system_sram_rxawvalid</output>
    </connect>
    <connect>
      <input>i_rtl_i_system_sram_sxawaddr</input>
      <output>i_system_sram_rxawaddr</output>
    </connect>
    <connect>
      <input>i_rtl_i_system_sram_sxawid</input>
      <output>i_system_sram_rxawid</output>
    </connect>
    <connect>
      <input>i_rtl_i_system_sram_sxawlen</input>
      <output>i_system_sram_rxawlen</output>
    </connect>
    <connect>
      <input>i_rtl_i_system_sram_sxawsize</input>
      <output>i_system_sram_rxawsize</output>
    </connect>
    <connect>
      <input>i_rtl_i_system_sram_sxawburst</input>
      <output>i_system_sram_rxawburst</output>
    </connect>
    <connect>
      <input>i_system_sram_rxwready</input>
      <output>i_rtl_i_system_sram_sxwready</output>
    </connect>
    <connect>
      <input>i_rtl_i_system_sram_sxwvalid</input>
      <output>i_system_sram_rxwvalid</output>
    </connect>
    <connect>
      <input>i_rtl_i_system_sram_sxwid</input>
      <output>i_system_sram_rxwid</output>
    </connect>
    <connect>
      <input>i_rtl_i_system_sram_sxwdata</input>
      <output>i_system_sram_rxwdata</output>
    </connect>
    <connect>
      <input>i_rtl_i_system_sram_sxwstrb</input>
      <output>i_system_sram_rxwstrb</output>
    </connect>
    <connect>
      <input>i_rtl_i_system_sram_sxwlast</input>
      <output>i_system_sram_rxwlast</output>
    </connect>
    <connect>
      <input>i_rtl_i_system_sram_sxbready</input>
      <output>i_system_sram_rxbready</output>
    </connect>
    <connect>
      <input>i_system_sram_rxbvalid</input>
      <output>i_rtl_i_system_sram_sxbvalid</output>
    </connect>
    <connect>
      <input>i_system_sram_rxbid</input>
      <output>i_rtl_i_system_sram_sxbid</output>
    </connect>
    <connect>
      <input>i_system_sram_rxbresp</input>
      <output>i_rtl_i_system_sram_sxbresp</output>
    </connect>
    <connect>
      <input>i_system_sram_rxarready</input>
      <output>i_rtl_i_system_sram_sxarready</output>
    </connect>
    <connect>
      <input>i_rtl_i_system_sram_sxarvalid</input>
      <output>i_system_sram_rxarvalid</output>
    </connect>
    <connect>
      <input>i_rtl_i_system_sram_sxaraddr</input>
      <output>i_system_sram_rxaraddr</output>
    </connect>
    <connect>
      <input>i_rtl_i_system_sram_sxarid</input>
      <output>i_system_sram_rxarid</output>
    </connect>
    <connect>
      <input>i_rtl_i_system_sram_sxarlen</input>
      <output>i_system_sram_rxarlen</output>
    </connect>
    <connect>
      <input>i_rtl_i_system_sram_sxarsize</input>
      <output>i_system_sram_rxarsize</output>
    </connect>
    <connect>
      <input>i_rtl_i_system_sram_sxarburst</input>
      <output>i_system_sram_rxarburst</output>
    </connect>
    <connect>
      <input>i_rtl_i_system_sram_sxrready</input>
      <output>i_system_sram_rxrready</output>
    </connect>
    <connect>
      <input>i_system_sram_rxrvalid</input>
      <output>i_rtl_i_system_sram_sxrvalid</output>
    </connect>
    <connect>
      <input>i_system_sram_rxrid</input>
      <output>i_rtl_i_system_sram_sxrid</output>
    </connect>
    <connect>
      <input>i_system_sram_rxrdata</input>
      <output>i_rtl_i_system_sram_sxrdata</output>
    </connect>
    <connect>
      <input>i_system_sram_rxrlast</input>
      <output>i_rtl_i_system_sram_sxrlast</output>
    </connect>
    <connect>
      <input>i_system_sram_rxrresp</input>
      <output>i_rtl_i_system_sram_sxrresp</output>
    </connect>
    <included_port_dec>slow_dram_cell_port_dec</included_port_dec>
    <included_port_def>slow_dram_cell_port_def</included_port_def>
  </def_ip>
  <def_ip>
    <name>qgemm_basic_rtl</name>
    <status>elaborated</status>
    <spec>
      <define>
        <name>sram_size</name>
        <value type="hex">0x10000</value>
      </define>
      <define>
        <name>include_timer</name>
        <value type="bool">True</value>
      </define>
      <define>
        <name>include_spi_flash</name>
        <value type="bool">False</value>
      </define>
      <define>
        <name>num_led_checker</name>
        <value type="dec">1</value>
      </define>
      <define>
        <name>num_vta</name>
        <value type="dec">1</value>
      </define>
      <define>
        <name>include_slow_dram</name>
        <value type="bool">True</value>
      </define>
      <define>
        <name>include_fast_dram</name>
        <value type="bool">False</value>
      </define>
      <define>
        <name>include_large_ram</name>
        <value type="bool">True</value>
      </define>
      <define>
        <name>include_ddr</name>
        <value type="bool">True</value>
      </define>
      <define>
        <name>include_small_ram</name>
        <value type="bool">True</value>
      </define>
      <define>
        <name>sram_cell_size</name>
        <value type="hex">0x10000</value>
      </define>
      <define>
        <name>sram_cell_width</name>
        <value type="dec">32</value>
      </define>
      <define>
        <name>sram_port_width</name>
        <value type="dec">32</value>
      </define>
      <define>
        <name>include_vta</name>
        <value type="bool">True</value>
      </define>
      <define>
        <name>include_core_peri_group</name>
        <value type="bool">True</value>
      </define>
    </spec>
    <ip_instance>
      <name>i_main_core</name>
      <library_name>rvc_orca_plus</library_name>
      <domain>gclk_process_000</domain>
      <parameter>
        <id>RESET_VECTOR</id>
        <value type="hex">0xe2000000</value>
      </parameter>
      <parameter>
        <id>ENABLE_EXCEPTIONS</id>
        <value type="dec">1</value>
      </parameter>
      <parameter>
        <id>ENABLE_INTERRUPTS</id>
        <value type="dec">1</value>
      </parameter>
      <parameter>
        <id>NUM_INTERRUPTS</id>
        <value type="dec">32</value>
      </parameter>
      <hdl_name>RVC_ORCA_PLUS</hdl_name>
      <signal>
        <name>clk</name>
        <width type="dec">1</width>
        <port>input</port>
        <comm_type>#</comm_type>
      </signal>
      <signal>
        <name>rstnn</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>interrupt_vector</name>
        <width type="text">32</width>
        <port>input</port>
        <comm_type>core_interrupt_vector_#</comm_type>
      </signal>
      <signal>
        <name>interrupt_out</name>
        <width type="dec">1</width>
        <port>output</port>
        <comm_type>core_interrupt_group</comm_type>
      </signal>
      <signal>
        <name>inst_sxawready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>inst_sxawvalid</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>inst_sxawaddr</name>
        <width type="text">32</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>inst_sxawid</name>
        <width type="text">4</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>inst_sxawlen</name>
        <width type="text">8</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>inst_sxawsize</name>
        <width type="text">3</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>inst_sxawburst</name>
        <width type="text">2</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>inst_sxwready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>inst_sxwvalid</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>inst_sxwid</name>
        <width type="text">4</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>inst_sxwdata</name>
        <width type="text">32</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>inst_sxwstrb</name>
        <width type="text">32/8</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>inst_sxwlast</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>inst_sxbready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>inst_sxbvalid</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>inst_sxbid</name>
        <width type="text">4</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>inst_sxbresp</name>
        <width type="text">2</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>inst_sxarready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>inst_sxarvalid</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>inst_sxaraddr</name>
        <width type="text">32</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>inst_sxarid</name>
        <width type="text">4</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>inst_sxarlen</name>
        <width type="text">8</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>inst_sxarsize</name>
        <width type="text">3</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>inst_sxarburst</name>
        <width type="text">2</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>inst_sxrready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>inst_sxrvalid</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>inst_sxrid</name>
        <width type="text">4</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>inst_sxrdata</name>
        <width type="text">32</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>inst_sxrlast</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>inst_sxrresp</name>
        <width type="text">2</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_c_sxawready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_c_sxawvalid</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_c_sxawaddr</name>
        <width type="text">32</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_c_sxawid</name>
        <width type="text">4</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_c_sxawlen</name>
        <width type="text">8</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_c_sxawsize</name>
        <width type="text">3</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_c_sxawburst</name>
        <width type="text">2</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_c_sxwready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_c_sxwvalid</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_c_sxwid</name>
        <width type="text">4</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_c_sxwdata</name>
        <width type="text">32</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_c_sxwstrb</name>
        <width type="text">32/8</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_c_sxwlast</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_c_sxbready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_c_sxbvalid</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_c_sxbid</name>
        <width type="text">4</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_c_sxbresp</name>
        <width type="text">2</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_c_sxarready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_c_sxarvalid</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_c_sxaraddr</name>
        <width type="text">32</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_c_sxarid</name>
        <width type="text">4</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_c_sxarlen</name>
        <width type="text">8</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_c_sxarsize</name>
        <width type="text">3</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_c_sxarburst</name>
        <width type="text">2</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_c_sxrready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_c_sxrvalid</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_c_sxrid</name>
        <width type="text">4</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_c_sxrdata</name>
        <width type="text">32</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_c_sxrlast</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_c_sxrresp</name>
        <width type="text">2</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_uc_sxawready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_uc_sxawvalid</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_uc_sxawaddr</name>
        <width type="text">32</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_uc_sxawid</name>
        <width type="text">4</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_uc_sxawlen</name>
        <width type="text">8</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_uc_sxawsize</name>
        <width type="text">3</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_uc_sxawburst</name>
        <width type="text">2</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_uc_sxwready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_uc_sxwvalid</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_uc_sxwid</name>
        <width type="text">4</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_uc_sxwdata</name>
        <width type="text">32</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_uc_sxwstrb</name>
        <width type="text">32/8</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_uc_sxwlast</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_uc_sxbready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_uc_sxbvalid</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_uc_sxbid</name>
        <width type="text">4</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_uc_sxbresp</name>
        <width type="text">2</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_uc_sxarready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_uc_sxarvalid</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_uc_sxaraddr</name>
        <width type="text">32</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_uc_sxarid</name>
        <width type="text">4</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_uc_sxarlen</name>
        <width type="text">8</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_uc_sxarsize</name>
        <width type="text">3</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_uc_sxarburst</name>
        <width type="text">2</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_uc_sxrready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_uc_sxrvalid</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_uc_sxrid</name>
        <width type="text">4</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_uc_sxrdata</name>
        <width type="text">32</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_uc_sxrlast</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_uc_sxrresp</name>
        <width type="text">2</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>spc</name>
        <width type="dec">32</width>
        <port>output</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>sinst</name>
        <width type="dec">32</width>
        <port>output</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
    </ip_instance>
    <ip_instance>
      <name>i_dca_matrix_qgemm</name>
      <library_name>dca_matrix_qgemm_mmiox_mlsu</library_name>
      <parameter>
        <id>INPUT_MATRIX_SIZE</id>
        <value type="dec">16</value>
      </parameter>
      <parameter>
        <id>WEIGHT_MATRIX_SIZE</id>
        <value type="dec">16</value>
      </parameter>
      <parameter>
        <id>OUTPUT_MATRIX_SIZE</id>
        <value type="dec">16</value>
      </parameter>
      <parameter>
        <id>TENSOR_PARA</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>BW_AXI_DATA</id>
        <value type="dec">128</value>
      </parameter>
      <parameter>
        <id>BW_AXI_TID</id>
        <value type="dec">4</value>
      </parameter>
      <parameter>
        <id>SIZE_OF_MEMORYMAP</id>
        <value type="hex">0x8000</value>
      </parameter>
      <hdl_name>DCA_MATRIX_QGEMM_MMIOX_MLSU</hdl_name>
      <signal>
        <name>clk</name>
        <width type="dec">1</width>
        <port>input</port>
        <comm_type>clk_dca_core</comm_type>
      </signal>
      <signal>
        <name>rstnn</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>control_rmx_core_config</name>
        <width type="text">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>control_rmx_core_status</name>
        <width type="text">32</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>control_rmx_clear_request</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>control_rmx_clear_finish</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>control_rmx_log_fifo_wready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>control_rmx_log_fifo_wrequest</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>control_rmx_log_fifo_wdata</name>
        <width type="text">32</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>control_rmx_inst_fifo_rready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>control_rmx_inst_fifo_rdata</name>
        <width type="text">512</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>control_rmx_inst_fifo_rrequest</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>control_rmx_operation_finish</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>control_rmx_input_fifo_rready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>control_rmx_input_fifo_rdata</name>
        <width type="text">32</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>control_rmx_input_fifo_rrequest</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>control_rmx_output_fifo_wready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>control_rmx_output_fifo_wrequest</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>control_rmx_output_fifo_wdata</name>
        <width type="text">32</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>mx_sinst_wvalid</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>mx_sinst_wdata</name>
        <width type="text">`BW_DCA_MATRIX_LSU_INST</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>mx_sinst_wready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>mx_sinst_decode_finish</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>mx_sinst_execute_finish</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>mx_sinst_busy</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>mx_sload_tensor_row_wvalid</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>mx_sload_tensor_row_wlast</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>mx_sload_tensor_row_wdata</name>
        <width type="text">32*16</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>mx_sload_tensor_row_wready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>mx_sstore_tensor_row_rvalid</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>mx_sstore_tensor_row_rlast</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>mx_sstore_tensor_row_rready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>mx_sstore_tensor_row_rdata</name>
        <width type="text">32*16</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>mw_sinst_wvalid</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>mw_sinst_wdata</name>
        <width type="text">`BW_DCA_MATRIX_LSU_INST</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>mw_sinst_wready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>mw_sinst_decode_finish</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>mw_sinst_execute_finish</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>mw_sinst_busy</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>mw_sload_tensor_row_wvalid</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>mw_sload_tensor_row_wlast</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>mw_sload_tensor_row_wdata</name>
        <width type="text">32*16</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>mw_sload_tensor_row_wready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>mw_sstore_tensor_row_rvalid</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>mw_sstore_tensor_row_rlast</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>mw_sstore_tensor_row_rready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>mw_sstore_tensor_row_rdata</name>
        <width type="text">32*16</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>mo_sinst_wvalid</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>mo_sinst_wdata</name>
        <width type="text">`BW_DCA_MATRIX_LSU_INST</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>mo_sinst_wready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>mo_sinst_decode_finish</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>mo_sinst_execute_finish</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>mo_sinst_busy</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>mo_sload_tensor_row_wvalid</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>mo_sload_tensor_row_wlast</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>mo_sload_tensor_row_wdata</name>
        <width type="text">32*16</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>mo_sload_tensor_row_wready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>mo_sstore_tensor_row_rvalid</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>mo_sstore_tensor_row_rlast</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>mo_sstore_tensor_row_rready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>mo_sstore_tensor_row_rdata</name>
        <width type="text">32*16</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>mq2vta_rxawready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>mq2vta_rxawvalid</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>mq2vta_rxawaddr</name>
        <width type="text">32</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>mq2vta_rxawid</name>
        <width type="text">4</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>mq2vta_rxawlen</name>
        <width type="text">8</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>mq2vta_rxawsize</name>
        <width type="text">3</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>mq2vta_rxawburst</name>
        <width type="text">2</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>mq2vta_rxwready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>mq2vta_rxwvalid</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>mq2vta_rxwid</name>
        <width type="text">4</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>mq2vta_rxwdata</name>
        <width type="text">128</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>mq2vta_rxwstrb</name>
        <width type="text">128/8</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>mq2vta_rxwlast</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>mq2vta_rxbready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>mq2vta_rxbvalid</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>mq2vta_rxbid</name>
        <width type="text">4</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>mq2vta_rxbresp</name>
        <width type="text">2</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>mq2vta_rxarready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>mq2vta_rxarvalid</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>mq2vta_rxaraddr</name>
        <width type="text">32</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>mq2vta_rxarid</name>
        <width type="text">4</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>mq2vta_rxarlen</name>
        <width type="text">8</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>mq2vta_rxarsize</name>
        <width type="text">3</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>mq2vta_rxarburst</name>
        <width type="text">2</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>mq2vta_rxrready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>mq2vta_rxrvalid</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>mq2vta_rxrid</name>
        <width type="text">4</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>mq2vta_rxrdata</name>
        <width type="text">128</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>mq2vta_rxrlast</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>mq2vta_rxrresp</name>
        <width type="text">2</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
    </ip_instance>
    <ip_instance>
      <name>i_led</name>
      <library_name>led_checker</library_name>
      <parameter>
        <id>NUM_LED</id>
        <value type="dec">1</value>
      </parameter>
      <hdl_name>ERVP_LED_CHECKER</hdl_name>
      <signal>
        <name>clk</name>
        <width type="dec">1</width>
        <port>input</port>
        <comm_type>gclk_system_external</comm_type>
      </signal>
      <signal>
        <name>tick_62d5ms</name>
        <width type="dec">1</width>
        <port>input</port>
        <comm_type>tick_62d5ms</comm_type>
      </signal>
      <signal>
        <name>rstnn</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>app_finished</name>
        <width type="dec">1</width>
        <port>input</port>
        <comm_type>app_finished</comm_type>
      </signal>
      <signal>
        <name>led_list</name>
        <width type="text">(1)*(1)</width>
        <port>output</port>
        <comm_type>external</comm_type>
      </signal>
    </ip_instance>
    <ip_instance>
      <name>i_vta00</name>
      <library_name>vta</library_name>
      <hdl_name>ERVP_VTA</hdl_name>
      <signal>
        <name>clk</name>
        <width type="dec">1</width>
        <port>input</port>
        <comm_type>gclk_vta</comm_type>
      </signal>
      <signal>
        <name>rstnn</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>data_sx4awready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_sx4awvalid</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_sx4awaddr</name>
        <width type="text">32</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_sx4awid</name>
        <width type="text">4</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_sx4awlen</name>
        <width type="text">8</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_sx4awsize</name>
        <width type="text">3</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_sx4awburst</name>
        <width type="text">2</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_sx4wready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_sx4wvalid</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_sx4wdata</name>
        <width type="text">64</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_sx4wstrb</name>
        <width type="text">64/8</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_sx4wlast</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_sx4bready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_sx4bvalid</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_sx4bid</name>
        <width type="text">4</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_sx4bresp</name>
        <width type="text">2</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_sx4arready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_sx4arvalid</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_sx4araddr</name>
        <width type="text">32</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_sx4arid</name>
        <width type="text">4</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_sx4arlen</name>
        <width type="text">8</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_sx4arsize</name>
        <width type="text">3</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_sx4arburst</name>
        <width type="text">2</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_sx4rready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_sx4rvalid</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_sx4rid</name>
        <width type="text">4</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_sx4rdata</name>
        <width type="text">64</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_sx4rlast</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>data_sx4rresp</name>
        <width type="text">2</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>config_rx4lawready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>config_rx4lawvalid</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>config_rx4lawaddr</name>
        <width type="text">32</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>config_rx4lwready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>config_rx4lwvalid</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>config_rx4lwdata</name>
        <width type="text">32</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>config_rx4lwstrb</name>
        <width type="text">32/8</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>config_rx4lbready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>config_rx4lbvalid</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>config_rx4lbresp</name>
        <width type="text">2</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>config_rx4larready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>config_rx4larvalid</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>config_rx4laraddr</name>
        <width type="text">32</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>config_rx4lrready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>config_rx4lrvalid</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>config_rx4lrdata</name>
        <width type="text">32</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>config_rx4lrresp</name>
        <width type="text">2</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
    </ip_instance>
    <ip_instance>
      <name>common_peri_group</name>
      <library_name>common_peri_group</library_name>
      <parameter>
        <id>BW_ADDR</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>BW_DATA</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>NUM_LOCK</id>
        <value type="dec">1</value>
      </parameter>
      <parameter>
        <id>NUM_GLOBAL_TAG</id>
        <value type="dec">1</value>
      </parameter>
      <parameter>
        <id>NUM_AUTO_ID</id>
        <value type="dec">1</value>
      </parameter>
      <hdl_name>ERVP_COMMON_PERI_GROUP</hdl_name>
      <signal>
        <name>clk</name>
        <width type="dec">1</width>
        <port>input</port>
        <comm_type>clk_system</comm_type>
      </signal>
      <signal>
        <name>rstnn</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>lock_status_list</name>
        <width type="text">1</width>
        <port>output</port>
        <comm_type>lock_status_list</comm_type>
      </signal>
      <signal>
        <name>real_clock</name>
        <width type="dec">64</width>
        <port>input</port>
        <comm_type>real_clock</comm_type>
      </signal>
      <signal>
        <name>global_tag_list</name>
        <width type="text">1</width>
        <port>output</port>
        <comm_type>global_tag_list</comm_type>
      </signal>
      <signal>
        <name>system_tick_config</name>
        <width type="dec">11</width>
        <port>output</port>
        <comm_type>system_tick_config</comm_type>
      </signal>
      <signal>
        <name>core_tick_config</name>
        <width type="dec">11</width>
        <port>output</port>
        <comm_type>core_tick_config</comm_type>
      </signal>
      <signal>
        <name>rpsel</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rpenable</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rpwrite</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rpaddr</name>
        <width type="text">32</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rpwdata</name>
        <width type="text">32</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rpready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rprdata</name>
        <width type="text">32</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rpslverr</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
    </ip_instance>
    <ip_instance>
      <name>autoname_103</name>
      <library_name>tick_generator</library_name>
      <hdl_name>ERVP_TICK_GENERATOR</hdl_name>
      <signal>
        <name>clk</name>
        <width type="dec">1</width>
        <port>input</port>
        <comm_type>clk_system</comm_type>
      </signal>
      <signal>
        <name>rstnn</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>tick_config</name>
        <width type="dec">11</width>
        <port>input</port>
        <comm_type>system_tick_config</comm_type>
      </signal>
      <signal>
        <name>tick_1us</name>
        <width type="dec">1</width>
        <port>output</port>
        <comm_type>tick_1us</comm_type>
      </signal>
      <signal>
        <name>tick_62d5ms</name>
        <width type="dec">1</width>
        <port>output</port>
        <comm_type>tick_62d5ms</comm_type>
      </signal>
    </ip_instance>
    <ip_instance>
      <name>autoname_105</name>
      <library_name>real_clock</library_name>
      <hdl_name>ERVP_REAL_CLOCK</hdl_name>
      <signal>
        <name>clk</name>
        <width type="dec">1</width>
        <port>input</port>
        <comm_type>clk_system</comm_type>
      </signal>
      <signal>
        <name>rstnn</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>tick_1us</name>
        <width type="dec">1</width>
        <port>input</port>
        <comm_type>tick_1us</comm_type>
      </signal>
      <signal>
        <name>real_clock</name>
        <width type="dec">64</width>
        <port>output</port>
        <comm_type>real_clock</comm_type>
      </signal>
    </ip_instance>
    <ip_instance>
      <library_name>external_peri_group</library_name>
      <name>external_peri_group</name>
      <parameter>
        <id>BW_ADDR</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>BW_DATA</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>NUM_UART</id>
        <value type="dec">1</value>
      </parameter>
      <parameter>
        <id>NUM_SPI</id>
        <value type="dec">0</value>
      </parameter>
      <parameter>
        <id>NUM_I2C</id>
        <value type="dec">0</value>
      </parameter>
      <parameter>
        <id>NUM_GPIO</id>
        <value type="dec">0</value>
      </parameter>
      <parameter>
        <id>NUM_AIOIF</id>
        <value type="dec">0</value>
      </parameter>
      <hdl_name>ERVP_EXTERNAL_PERI_GROUP</hdl_name>
      <signal>
        <name>clk</name>
        <width type="dec">1</width>
        <port>input</port>
        <comm_type>gclk_system_external</comm_type>
      </signal>
      <signal>
        <name>rstnn</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>tick_1us</name>
        <width type="dec">1</width>
        <port>input</port>
        <comm_type>tick_1us</comm_type>
      </signal>
      <signal>
        <name>tick_gpio</name>
        <width type="dec">1</width>
        <port>output</port>
        <comm_type>tick_gpio</comm_type>
      </signal>
      <signal>
        <name>uart_interrupts</name>
        <width type="dec">32</width>
        <port>output</port>
        <comm_type>uart_interrupts</comm_type>
      </signal>
      <signal>
        <name>spi_interrupt</name>
        <width type="dec">1</width>
        <port>output</port>
        <comm_type>spi_interrupts</comm_type>
      </signal>
      <signal>
        <name>i2c_interrupts</name>
        <width type="dec">32</width>
        <port>output</port>
        <comm_type>i2c_interrupts</comm_type>
      </signal>
      <signal>
        <name>gpio_interrupts</name>
        <width type="dec">32</width>
        <port>output</port>
        <comm_type>gpio_interrupts</comm_type>
      </signal>
      <signal>
        <name>wifi_interrupt</name>
        <width type="dec">1</width>
        <port>output</port>
        <comm_type>wifi_interrupts</comm_type>
      </signal>
      <signal>
        <name>spi_common_sclk</name>
        <width type="dec">1</width>
        <port>output</port>
      </signal>
      <signal>
        <name>spi_common_sdq0</name>
        <width type="dec">1</width>
        <port>output</port>
      </signal>
      <signal>
        <name>rpsel</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rpenable</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rpwrite</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rpaddr</name>
        <width type="text">32</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rpwdata</name>
        <width type="text">32</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rpready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rprdata</name>
        <width type="text">32</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rpslverr</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>uart_stx_list</name>
        <width type="text">(1)*(1)</width>
        <port>output</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>uart_srx_list</name>
        <width type="text">(1)*(1)</width>
        <port>input</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>oled_sdcsel_oe</name>
        <width type="text">1</width>
        <port>output</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>oled_sdcsel_oval</name>
        <width type="text">1</width>
        <port>output</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>oled_sdcsel_ival</name>
        <width type="text">1</width>
        <port>input</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>oled_srstnn_oe</name>
        <width type="text">1</width>
        <port>output</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>oled_srstnn_oval</name>
        <width type="text">1</width>
        <port>output</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>oled_srstnn_ival</name>
        <width type="text">1</width>
        <port>input</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>oled_svbat_oe</name>
        <width type="text">1</width>
        <port>output</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>oled_svbat_oval</name>
        <width type="text">1</width>
        <port>output</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>oled_svbat_ival</name>
        <width type="text">1</width>
        <port>input</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>oled_svdd_oe</name>
        <width type="text">1</width>
        <port>output</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>oled_svdd_oval</name>
        <width type="text">1</width>
        <port>output</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>oled_svdd_ival</name>
        <width type="text">1</width>
        <port>input</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>wifi_sitr</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>wifi_srstnn</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>wifi_swp</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>wifi_shibernate</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
    </ip_instance>
    <ip_instance>
      <library_name>core_peri_group</library_name>
      <domain>gclk_process_000</domain>
      <parameter>
        <id>BW_ADDR</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>BW_DATA</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>PROCESS_ID</id>
        <value type="dec">0</value>
      </parameter>
      <parameter>
        <id>NUM_LOCK</id>
        <value type="dec">1</value>
      </parameter>
      <parameter>
        <id>NUM_GLOBAL_TAG</id>
        <value type="dec">1</value>
      </parameter>
      <name>core_peri_group</name>
      <hdl_name>ERVP_CORE_PERI_GROUP</hdl_name>
      <signal>
        <name>clk</name>
        <width type="dec">1</width>
        <port>input</port>
        <comm_type>gclk_local_access</comm_type>
      </signal>
      <signal>
        <name>rstnn</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>tick_1us</name>
        <width type="dec">1</width>
        <port>input</port>
        <comm_type>tick_timer</comm_type>
      </signal>
      <signal>
        <name>delay_notice</name>
        <width type="dec">1</width>
        <port>output</port>
        <comm_type>delay_notice_group</comm_type>
      </signal>
      <signal>
        <name>plic_interrupt</name>
        <width type="dec">1</width>
        <port>input</port>
        <comm_type>plic_interrupts</comm_type>
      </signal>
      <signal>
        <name>lock_status_list</name>
        <width type="text">1</width>
        <port>input</port>
        <comm_type>lock_status_list</comm_type>
      </signal>
      <signal>
        <name>global_tag_list</name>
        <width type="text">1</width>
        <port>input</port>
        <comm_type>global_tag_list</comm_type>
      </signal>
      <signal>
        <name>core_interrupt_vector</name>
        <width type="dec">32</width>
        <port>output</port>
        <comm_type>core_interrupt_vector_#</comm_type>
      </signal>
      <signal>
        <name>allows_holds</name>
        <width type="dec">1</width>
        <port>input</port>
        <comm_type>local_allows_holds_#</comm_type>
      </signal>
      <signal>
        <name>rpsel</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rpenable</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rpwrite</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rpaddr</name>
        <width type="text">32</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rpwdata</name>
        <width type="text">32</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rpready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rprdata</name>
        <width type="text">32</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rpslverr</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>tcu_spsel</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>tcu_spenable</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>tcu_spwrite</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>tcu_spaddr</name>
        <width type="text">32</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>tcu_spwdata</name>
        <width type="text">32</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>tcu_spready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>tcu_sprdata</name>
        <width type="text">32</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>tcu_spslverr</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>florian_spsel</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>florian_spenable</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>florian_spwrite</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>florian_spaddr</name>
        <width type="text">32</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>florian_spwdata</name>
        <width type="text">32</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>florian_spready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>florian_sprdata</name>
        <width type="text">32</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>florian_spslverr</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
    </ip_instance>
    <ip_instance>
      <library_name>platform_controller</library_name>
      <name>platform_controller</name>
      <parameter>
        <id>BW_ADDR</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>NUM_RESET</id>
        <value type="dec">7</value>
      </parameter>
      <parameter>
        <id>NUM_AUTO_RESET</id>
        <value type="dec">4</value>
      </parameter>
      <parameter>
        <id>NUM_CORE</id>
        <value type="dec">1</value>
      </parameter>
      <hdl_name>ERVP_PLATFORM_CONTROLLER</hdl_name>
      <signal>
        <name>clk</name>
        <width type="dec">1</width>
        <port>input</port>
        <comm_type>clk_system</comm_type>
      </signal>
      <signal>
        <name>external_rstnn</name>
        <width type="dec">1</width>
        <port>input</port>
        <comm_type>external_rstnn</comm_type>
      </signal>
      <signal>
        <name>global_rstnn</name>
        <width type="dec">1</width>
        <port>output</port>
        <comm_type>global_rstnn</comm_type>
      </signal>
      <signal>
        <name>global_rstpp</name>
        <width type="dec">1</width>
        <port>output</port>
        <comm_type>global_rstpp</comm_type>
      </signal>
      <signal>
        <name>rstnn_seqeunce</name>
        <width type="text">7</width>
        <port>output</port>
      </signal>
      <signal>
        <name>rstpp_seqeunce</name>
        <width type="text">7</width>
        <port>output</port>
      </signal>
      <signal>
        <name>boot_mode</name>
        <width type="text">`BW_BOOT_MODE</width>
        <port>input</port>
        <comm_type>boot_mode</comm_type>
      </signal>
      <signal>
        <name>jtag_select</name>
        <width type="dec">1</width>
        <port>input</port>
        <comm_type>jtag_select</comm_type>
      </signal>
      <signal>
        <name>initialized</name>
        <width type="dec">1</width>
        <port>input</port>
        <comm_type>init</comm_type>
      </signal>
      <signal>
        <name>app_finished</name>
        <width type="dec">1</width>
        <port>output</port>
        <comm_type>app_finished</comm_type>
      </signal>
      <signal>
        <name>rstnn</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>shready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>shaddr</name>
        <width type="text">32</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>shburst</name>
        <width type="text">3</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>shmasterlock</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>shprot</name>
        <width type="text">4</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>shsize</name>
        <width type="text">3</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>shtrans</name>
        <width type="text">2</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>shwrite</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>shwdata</name>
        <width type="text">32</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>shrdata</name>
        <width type="text">32</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>shresp</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rpsel</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rpenable</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rpwrite</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rpaddr</name>
        <width type="text">32</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rpwdata</name>
        <width type="text">32</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rpready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rprdata</name>
        <width type="text">32</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rpslverr</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>pjtag_rtck</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>pjtag_rtrstnn</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>pjtag_rtms</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>pjtag_rtdi</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>pjtag_rtdo</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>noc_debug_spsel</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>noc_debug_spenable</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>noc_debug_spwrite</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>noc_debug_spaddr</name>
        <width type="text">32</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>noc_debug_spwdata</name>
        <width type="text">32</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>noc_debug_spready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>noc_debug_sprdata</name>
        <width type="text">32</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>noc_debug_spslverr</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rpc_list</name>
        <width type="text">(32)*(1)</width>
        <port>input</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>rinst_list</name>
        <width type="text">(32)*(1)</width>
        <port>input</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
    </ip_instance>
    <ip_instance>
      <name>default_slave</name>
      <library_name>default_slave</library_name>
      <parameter>
        <id>NODE_ID</id>
        <value type="text">`NODE_ID_DEFAULT_SLAVE</value>
      </parameter>
      <parameter>
        <id>BW_FNI_PHIT</id>
        <value type="text">BW_FNI_PHIT</value>
      </parameter>
      <parameter>
        <id>BW_BNI_PHIT</id>
        <value type="text">BW_BNI_PHIT</value>
      </parameter>
      <parameter>
        <id>BW_PLATFORM_ADDR</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>USE_SW_INTERFACE</id>
        <value type="dec">1</value>
      </parameter>
      <parameter>
        <id>USE_JTAG_INTERFACE</id>
        <value type="dec">1</value>
      </parameter>
      <parameter>
        <id>NOC_CONTROLLER_BASEADDR</id>
        <value type="text">`NOC_CONTROLLER_BASEADDR</value>
      </parameter>
      <hdl_name>MUNOC_DEFAULT_SNIM</hdl_name>
      <signal>
        <name>clk_network</name>
        <width type="dec">1</width>
        <port>input</port>
        <comm_type>clk_network</comm_type>
      </signal>
      <signal>
        <name>rstnn_network</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>clk_debug</name>
        <width type="dec">1</width>
        <port>input</port>
        <comm_type>gclk_system_debug</comm_type>
      </signal>
      <signal>
        <name>rstnn_debug</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>comm_disable</name>
        <width type="dec">1</width>
        <port>input</port>
        <comm_type>not_used</comm_type>
      </signal>
      <signal>
        <name>rfni_link</name>
        <width type="text">`BW_FNI_LINK(BW_FNI_PHIT)</width>
        <port>input</port>
        <sync>clk_network</sync>
        <init>rstnn_network</init>
      </signal>
      <signal>
        <name>rfni_ready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_network</sync>
        <init>rstnn_network</init>
      </signal>
      <signal>
        <name>rbni_link</name>
        <width type="text">`BW_BNI_LINK(BW_BNI_PHIT)</width>
        <port>output</port>
        <sync>clk_network</sync>
        <init>rstnn_network</init>
      </signal>
      <signal>
        <name>rbni_ready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_network</sync>
        <init>rstnn_network</init>
      </signal>
      <signal>
        <name>debug_rpsel</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_debug</sync>
        <init>rstnn_debug</init>
      </signal>
      <signal>
        <name>debug_rpenable</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_debug</sync>
        <init>rstnn_debug</init>
      </signal>
      <signal>
        <name>debug_rpwrite</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_debug</sync>
        <init>rstnn_debug</init>
      </signal>
      <signal>
        <name>debug_rpaddr</name>
        <width type="text">32</width>
        <port>input</port>
        <sync>clk_debug</sync>
        <init>rstnn_debug</init>
      </signal>
      <signal>
        <name>debug_rpwdata</name>
        <width type="text">32</width>
        <port>input</port>
        <sync>clk_debug</sync>
        <init>rstnn_debug</init>
      </signal>
      <signal>
        <name>debug_rpready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_debug</sync>
        <init>rstnn_debug</init>
      </signal>
      <signal>
        <name>debug_rprdata</name>
        <width type="text">32</width>
        <port>output</port>
        <sync>clk_debug</sync>
        <init>rstnn_debug</init>
      </signal>
      <signal>
        <name>debug_rpslverr</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_debug</sync>
        <init>rstnn_debug</init>
      </signal>
      <signal>
        <name>svri_rlink</name>
        <width type="text">`BW_SVRING_LINK</width>
        <port>input</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>svri_rack</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>svri_slink</name>
        <width type="text">`BW_SVRING_LINK</width>
        <port>output</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>svri_sack</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
    </ip_instance>
    <ip_instance>
      <library_name>mmiox1_interface</library_name>
      <name>i_dca_matrix_qgemm_control_mmiox1_interface</name>
      <parameter>
        <id>BW_CONFIG</id>
        <value type="text">1</value>
      </parameter>
      <parameter>
        <id>BW_INST</id>
        <value type="text">512</value>
      </parameter>
      <parameter>
        <id>LOG_FIFO_DEPTH</id>
        <value type="text">0</value>
      </parameter>
      <parameter>
        <id>INPUT_FIFO_DEPTH</id>
        <value type="text">1</value>
      </parameter>
      <parameter>
        <id>OUTPUT_FIFO_DEPTH</id>
        <value type="text">0</value>
      </parameter>
      <hdl_name>ERVP_MMIOX1_INTERFACE</hdl_name>
      <signal>
        <name>clk_mmio</name>
        <width type="dec">1</width>
        <port>input</port>
        <comm_type>gclk_system</comm_type>
      </signal>
      <signal>
        <name>rstnn_mmio</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>interrupt_list</name>
        <width type="dec">32</width>
        <port>output</port>
      </signal>
      <signal>
        <name>clk_acc</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>rstnn_acc</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>mmio_rpsel</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_mmio</sync>
        <init>rstnn_mmio</init>
      </signal>
      <signal>
        <name>mmio_rpenable</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_mmio</sync>
        <init>rstnn_mmio</init>
      </signal>
      <signal>
        <name>mmio_rpwrite</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_mmio</sync>
        <init>rstnn_mmio</init>
      </signal>
      <signal>
        <name>mmio_rpaddr</name>
        <width type="text">32</width>
        <port>input</port>
        <sync>clk_mmio</sync>
        <init>rstnn_mmio</init>
      </signal>
      <signal>
        <name>mmio_rpwdata</name>
        <width type="text">32</width>
        <port>input</port>
        <sync>clk_mmio</sync>
        <init>rstnn_mmio</init>
      </signal>
      <signal>
        <name>mmio_rpready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_mmio</sync>
        <init>rstnn_mmio</init>
      </signal>
      <signal>
        <name>mmio_rprdata</name>
        <width type="text">32</width>
        <port>output</port>
        <sync>clk_mmio</sync>
        <init>rstnn_mmio</init>
      </signal>
      <signal>
        <name>mmio_rpslverr</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_mmio</sync>
        <init>rstnn_mmio</init>
      </signal>
      <signal>
        <name>smx_core_config</name>
        <width type="text">1</width>
        <port>output</port>
        <sync>clk_acc</sync>
        <init>rstnn_acc</init>
      </signal>
      <signal>
        <name>smx_core_status</name>
        <width type="text">32</width>
        <port>input</port>
        <sync>clk_acc</sync>
        <init>rstnn_acc</init>
      </signal>
      <signal>
        <name>smx_clear_request</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_acc</sync>
        <init>rstnn_acc</init>
      </signal>
      <signal>
        <name>smx_clear_finish</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_acc</sync>
        <init>rstnn_acc</init>
      </signal>
      <signal>
        <name>smx_log_fifo_wready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_acc</sync>
        <init>rstnn_acc</init>
      </signal>
      <signal>
        <name>smx_log_fifo_wrequest</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_acc</sync>
        <init>rstnn_acc</init>
      </signal>
      <signal>
        <name>smx_log_fifo_wdata</name>
        <width type="text">32</width>
        <port>input</port>
        <sync>clk_acc</sync>
        <init>rstnn_acc</init>
      </signal>
      <signal>
        <name>smx_inst_fifo_rready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_acc</sync>
        <init>rstnn_acc</init>
      </signal>
      <signal>
        <name>smx_inst_fifo_rdata</name>
        <width type="text">512</width>
        <port>output</port>
        <sync>clk_acc</sync>
        <init>rstnn_acc</init>
      </signal>
      <signal>
        <name>smx_inst_fifo_rrequest</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_acc</sync>
        <init>rstnn_acc</init>
      </signal>
      <signal>
        <name>smx_operation_finish</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_acc</sync>
        <init>rstnn_acc</init>
      </signal>
      <signal>
        <name>smx_input_fifo_rready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_acc</sync>
        <init>rstnn_acc</init>
      </signal>
      <signal>
        <name>smx_input_fifo_rdata</name>
        <width type="text">32</width>
        <port>output</port>
        <sync>clk_acc</sync>
        <init>rstnn_acc</init>
      </signal>
      <signal>
        <name>smx_input_fifo_rrequest</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_acc</sync>
        <init>rstnn_acc</init>
      </signal>
      <signal>
        <name>smx_output_fifo_wready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_acc</sync>
        <init>rstnn_acc</init>
      </signal>
      <signal>
        <name>smx_output_fifo_wrequest</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_acc</sync>
        <init>rstnn_acc</init>
      </signal>
      <signal>
        <name>smx_output_fifo_wdata</name>
        <width type="text">32</width>
        <port>input</port>
        <sync>clk_acc</sync>
        <init>rstnn_acc</init>
      </signal>
    </ip_instance>
    <ip_instance>
      <library_name>matrix_lsu</library_name>
      <name>i_dca_matrix_qgemm_mx_mlsu</name>
      <parameter>
        <id>BW_AXI_DATA</id>
        <value type="text">128</value>
      </parameter>
      <parameter>
        <id>LSU_PARA</id>
        <value type="text">MAKE_LSU_READ_ONLY(0)</value>
      </parameter>
      <parameter>
        <id>BW_TENSOR_SCALAR</id>
        <value type="text">32</value>
      </parameter>
      <parameter>
        <id>MATRIX_NUM_COL</id>
        <value type="text">16</value>
      </parameter>
      <hdl_name>ERVP_MATRIX_LSU</hdl_name>
      <signal>
        <name>clk</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>rstnn</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>rinst_wvalid</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rinst_wdata</name>
        <width type="text">`BW_DCA_MATRIX_LSU_INST</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rinst_wready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rinst_decode_finish</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rinst_execute_finish</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rinst_busy</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rload_tensor_row_wvalid</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rload_tensor_row_wlast</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rload_tensor_row_wdata</name>
        <width type="text">32*16</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rload_tensor_row_wready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rstore_tensor_row_rvalid</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rstore_tensor_row_rlast</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rstore_tensor_row_rready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rstore_tensor_row_rdata</name>
        <width type="text">32*16</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>slxqdready</name>
        <width type="dec">2</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>slxqvalid</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>slxqlast</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>slxqwrite</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>slxqlen</name>
        <width type="text">8</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>slxqsize</name>
        <width type="text">3</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>slxqburst</name>
        <width type="text">2</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>slxqwstrb</name>
        <width type="text">128/8</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>slxqwdata</name>
        <width type="text">128</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>slxqaddr</name>
        <width type="text">32</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>slxqburden</name>
        <width type="text">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>slxydready</name>
        <width type="dec">2</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>slxyvalid</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>slxylast</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>slxywreply</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>slxyresp</name>
        <width type="text">2</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>slxyrdata</name>
        <width type="text">128</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>slxyburden</name>
        <width type="text">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
    </ip_instance>
    <ip_instance>
      <library_name>matrix_lsu</library_name>
      <name>i_dca_matrix_qgemm_mw_mlsu</name>
      <parameter>
        <id>BW_AXI_DATA</id>
        <value type="text">128</value>
      </parameter>
      <parameter>
        <id>LSU_PARA</id>
        <value type="text">MAKE_LSU_READ_ONLY(0)</value>
      </parameter>
      <parameter>
        <id>BW_TENSOR_SCALAR</id>
        <value type="text">32</value>
      </parameter>
      <parameter>
        <id>MATRIX_NUM_COL</id>
        <value type="text">16</value>
      </parameter>
      <hdl_name>ERVP_MATRIX_LSU</hdl_name>
      <signal>
        <name>clk</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>rstnn</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>rinst_wvalid</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rinst_wdata</name>
        <width type="text">`BW_DCA_MATRIX_LSU_INST</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rinst_wready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rinst_decode_finish</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rinst_execute_finish</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rinst_busy</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rload_tensor_row_wvalid</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rload_tensor_row_wlast</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rload_tensor_row_wdata</name>
        <width type="text">32*16</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rload_tensor_row_wready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rstore_tensor_row_rvalid</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rstore_tensor_row_rlast</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rstore_tensor_row_rready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rstore_tensor_row_rdata</name>
        <width type="text">32*16</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>slxqdready</name>
        <width type="dec">2</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>slxqvalid</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>slxqlast</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>slxqwrite</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>slxqlen</name>
        <width type="text">8</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>slxqsize</name>
        <width type="text">3</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>slxqburst</name>
        <width type="text">2</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>slxqwstrb</name>
        <width type="text">128/8</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>slxqwdata</name>
        <width type="text">128</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>slxqaddr</name>
        <width type="text">32</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>slxqburden</name>
        <width type="text">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>slxydready</name>
        <width type="dec">2</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>slxyvalid</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>slxylast</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>slxywreply</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>slxyresp</name>
        <width type="text">2</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>slxyrdata</name>
        <width type="text">128</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>slxyburden</name>
        <width type="text">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
    </ip_instance>
    <ip_instance>
      <library_name>matrix_lsu</library_name>
      <name>i_dca_matrix_qgemm_mo_mlsu</name>
      <parameter>
        <id>BW_AXI_DATA</id>
        <value type="text">128</value>
      </parameter>
      <parameter>
        <id>LSU_PARA</id>
        <value type="text">MAKE_LSU_WRITE_ONLY(0)</value>
      </parameter>
      <parameter>
        <id>BW_TENSOR_SCALAR</id>
        <value type="text">32</value>
      </parameter>
      <parameter>
        <id>MATRIX_NUM_COL</id>
        <value type="text">16</value>
      </parameter>
      <hdl_name>ERVP_MATRIX_LSU</hdl_name>
      <signal>
        <name>clk</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>rstnn</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>rinst_wvalid</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rinst_wdata</name>
        <width type="text">`BW_DCA_MATRIX_LSU_INST</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rinst_wready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rinst_decode_finish</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rinst_execute_finish</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rinst_busy</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rload_tensor_row_wvalid</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rload_tensor_row_wlast</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rload_tensor_row_wdata</name>
        <width type="text">32*16</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rload_tensor_row_wready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rstore_tensor_row_rvalid</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rstore_tensor_row_rlast</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rstore_tensor_row_rready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rstore_tensor_row_rdata</name>
        <width type="text">32*16</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>slxqdready</name>
        <width type="dec">2</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>slxqvalid</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>slxqlast</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>slxqwrite</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>slxqlen</name>
        <width type="text">8</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>slxqsize</name>
        <width type="text">3</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>slxqburst</name>
        <width type="text">2</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>slxqwstrb</name>
        <width type="text">128/8</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>slxqwdata</name>
        <width type="text">128</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>slxqaddr</name>
        <width type="text">32</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>slxqburden</name>
        <width type="text">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>slxydready</name>
        <width type="dec">2</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>slxyvalid</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>slxylast</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>slxywreply</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>slxyresp</name>
        <width type="text">2</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>slxyrdata</name>
        <width type="text">128</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>slxyburden</name>
        <width type="text">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
    </ip_instance>
    <ip_instance>
      <name>i_inter_router_fifo00</name>
      <library_name>inter_router_fifo</library_name>
      <parameter>
        <id>BW_FNI_PHIT</id>
        <value type="text">BW_FNI_PHIT</value>
      </parameter>
      <parameter>
        <id>BW_BNI_PHIT</id>
        <value type="text">BW_BNI_PHIT</value>
      </parameter>
      <hdl_name>MUNOC_INTER_ROUTER_FIFO</hdl_name>
      <signal>
        <name>clk</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>rstnn</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>rfni_link</name>
        <width type="text">`BW_FNI_LINK(BW_FNI_PHIT)</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rfni_ready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rbni_link</name>
        <width type="text">`BW_BNI_LINK(BW_BNI_PHIT)</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rbni_ready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>sfni_link</name>
        <width type="text">`BW_FNI_LINK(BW_FNI_PHIT)</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>sfni_ready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>sbni_link</name>
        <width type="text">`BW_BNI_LINK(BW_BNI_PHIT)</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>sbni_ready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
    </ip_instance>
    <ip_instance>
      <name>i_snim_i_system_sram_no_name</name>
      <parameter>
        <id>NODE_ID</id>
        <value type="text">`NODE_ID_I_SNIM_I_SYSTEM_SRAM_NO_NAME</value>
      </parameter>
      <parameter>
        <id>BW_FNI_PHIT</id>
        <value type="text">BW_FNI_PHIT</value>
      </parameter>
      <parameter>
        <id>BW_BNI_PHIT</id>
        <value type="text">BW_BNI_PHIT</value>
      </parameter>
      <parameter>
        <id>BW_PLATFORM_ADDR</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>BW_NODE_DATA</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>NAME</id>
        <value type="text">&quot;i_system_sram_no_name&quot;</value>
      </parameter>
      <parameter>
        <id>BW_AXI_SLAVE_TID</id>
        <value type="text">`REQUIRED_BW_OF_SLAVE_TID</value>
      </parameter>
      <library_name>sni_axi_synch</library_name>
      <domain>gclk_noc</domain>
      <hdl_name>MUNOC_AXI_SLAVE_NETWORK_INTERFACE_MODULE</hdl_name>
      <signal>
        <name>clk</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>rstnn</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>comm_disable</name>
        <width type="dec">1</width>
        <port>input</port>
        <comm_type>comm_disable_#</comm_type>
      </signal>
      <signal>
        <name>sxawready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>sxawvalid</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>sxawaddr</name>
        <width type="text">32</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>sxawid</name>
        <width type="text">`REQUIRED_BW_OF_SLAVE_TID</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>sxawlen</name>
        <width type="text">8</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>sxawsize</name>
        <width type="text">3</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>sxawburst</name>
        <width type="text">2</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>sxwready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>sxwvalid</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>sxwid</name>
        <width type="text">`REQUIRED_BW_OF_SLAVE_TID</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>sxwdata</name>
        <width type="text">32</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>sxwstrb</name>
        <width type="text">32/8</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>sxwlast</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>sxbready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>sxbvalid</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>sxbid</name>
        <width type="text">`REQUIRED_BW_OF_SLAVE_TID</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>sxbresp</name>
        <width type="text">2</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>sxarready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>sxarvalid</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>sxaraddr</name>
        <width type="text">32</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>sxarid</name>
        <width type="text">`REQUIRED_BW_OF_SLAVE_TID</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>sxarlen</name>
        <width type="text">8</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>sxarsize</name>
        <width type="text">3</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>sxarburst</name>
        <width type="text">2</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>sxrready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>sxrvalid</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>sxrid</name>
        <width type="text">`REQUIRED_BW_OF_SLAVE_TID</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>sxrdata</name>
        <width type="text">32</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>sxrlast</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>sxrresp</name>
        <width type="text">2</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rfni_link</name>
        <width type="text">`BW_FNI_LINK(BW_FNI_PHIT)</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rfni_ready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rbni_link</name>
        <width type="text">`BW_BNI_LINK(BW_BNI_PHIT)</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rbni_ready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>svri_rlink</name>
        <width type="text">`BW_SVRING_LINK</width>
        <port>input</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>svri_rack</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>svri_slink</name>
        <width type="text">`BW_SVRING_LINK</width>
        <port>output</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>svri_sack</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
    </ip_instance>
    <ip_instance>
      <name>i_snim_common_peri_group_no_name</name>
      <parameter>
        <id>NODE_ID</id>
        <value type="text">`NODE_ID_I_SNIM_COMMON_PERI_GROUP_NO_NAME</value>
      </parameter>
      <parameter>
        <id>BW_FNI_PHIT</id>
        <value type="text">BW_FNI_PHIT</value>
      </parameter>
      <parameter>
        <id>BW_BNI_PHIT</id>
        <value type="text">BW_BNI_PHIT</value>
      </parameter>
      <parameter>
        <id>BW_PLATFORM_ADDR</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>BW_NODE_DATA</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>NAME</id>
        <value type="text">&quot;common_peri_group_no_name&quot;</value>
      </parameter>
      <library_name>sni_apb_asynch</library_name>
      <domain>clk_system</domain>
      <hdl_name>MUNOC_APB_SLAVE_NETWORK_INTERFACE_MODULE_ASYNCH</hdl_name>
      <signal>
        <name>clk_network</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>rstnn_network</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>clk_slave</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>rstnn_slave</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>comm_disable</name>
        <width type="dec">1</width>
        <port>input</port>
        <comm_type>not_used</comm_type>
      </signal>
      <signal>
        <name>spsel</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>spenable</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>spwrite</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>spaddr</name>
        <width type="text">32</width>
        <port>output</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>spwdata</name>
        <width type="text">32</width>
        <port>output</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>spready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>sprdata</name>
        <width type="text">32</width>
        <port>input</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>spslverr</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>rfni_link</name>
        <width type="text">`BW_FNI_LINK(BW_FNI_PHIT)</width>
        <port>input</port>
        <sync>clk_network</sync>
        <init>rstnn_network</init>
      </signal>
      <signal>
        <name>rfni_ready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_network</sync>
        <init>rstnn_network</init>
      </signal>
      <signal>
        <name>rbni_link</name>
        <width type="text">`BW_BNI_LINK(BW_BNI_PHIT)</width>
        <port>output</port>
        <sync>clk_network</sync>
        <init>rstnn_network</init>
      </signal>
      <signal>
        <name>rbni_ready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_network</sync>
        <init>rstnn_network</init>
      </signal>
      <signal>
        <name>svri_rlink</name>
        <width type="text">`BW_SVRING_LINK</width>
        <port>input</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>svri_rack</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>svri_slink</name>
        <width type="text">`BW_SVRING_LINK</width>
        <port>output</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>svri_sack</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
    </ip_instance>
    <ip_instance>
      <name>i_snim_external_peri_group_no_name</name>
      <parameter>
        <id>NODE_ID</id>
        <value type="text">`NODE_ID_I_SNIM_EXTERNAL_PERI_GROUP_NO_NAME</value>
      </parameter>
      <parameter>
        <id>BW_FNI_PHIT</id>
        <value type="text">BW_FNI_PHIT</value>
      </parameter>
      <parameter>
        <id>BW_BNI_PHIT</id>
        <value type="text">BW_BNI_PHIT</value>
      </parameter>
      <parameter>
        <id>BW_PLATFORM_ADDR</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>BW_NODE_DATA</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>NAME</id>
        <value type="text">&quot;external_peri_group_no_name&quot;</value>
      </parameter>
      <library_name>sni_apb_asynch</library_name>
      <domain>gclk_system_external</domain>
      <hdl_name>MUNOC_APB_SLAVE_NETWORK_INTERFACE_MODULE_ASYNCH</hdl_name>
      <signal>
        <name>clk_network</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>rstnn_network</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>clk_slave</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>rstnn_slave</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>comm_disable</name>
        <width type="dec">1</width>
        <port>input</port>
        <comm_type>not_used</comm_type>
      </signal>
      <signal>
        <name>spsel</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>spenable</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>spwrite</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>spaddr</name>
        <width type="text">32</width>
        <port>output</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>spwdata</name>
        <width type="text">32</width>
        <port>output</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>spready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>sprdata</name>
        <width type="text">32</width>
        <port>input</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>spslverr</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>rfni_link</name>
        <width type="text">`BW_FNI_LINK(BW_FNI_PHIT)</width>
        <port>input</port>
        <sync>clk_network</sync>
        <init>rstnn_network</init>
      </signal>
      <signal>
        <name>rfni_ready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_network</sync>
        <init>rstnn_network</init>
      </signal>
      <signal>
        <name>rbni_link</name>
        <width type="text">`BW_BNI_LINK(BW_BNI_PHIT)</width>
        <port>output</port>
        <sync>clk_network</sync>
        <init>rstnn_network</init>
      </signal>
      <signal>
        <name>rbni_ready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_network</sync>
        <init>rstnn_network</init>
      </signal>
      <signal>
        <name>svri_rlink</name>
        <width type="text">`BW_SVRING_LINK</width>
        <port>input</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>svri_rack</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>svri_slink</name>
        <width type="text">`BW_SVRING_LINK</width>
        <port>output</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>svri_sack</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
    </ip_instance>
    <ip_instance>
      <name>i_snim_platform_controller_no_name</name>
      <parameter>
        <id>NODE_ID</id>
        <value type="text">`NODE_ID_I_SNIM_PLATFORM_CONTROLLER_NO_NAME</value>
      </parameter>
      <parameter>
        <id>BW_FNI_PHIT</id>
        <value type="text">BW_FNI_PHIT</value>
      </parameter>
      <parameter>
        <id>BW_BNI_PHIT</id>
        <value type="text">BW_BNI_PHIT</value>
      </parameter>
      <parameter>
        <id>BW_PLATFORM_ADDR</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>BW_NODE_DATA</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>NAME</id>
        <value type="text">&quot;platform_controller_no_name&quot;</value>
      </parameter>
      <library_name>sni_apb_asynch</library_name>
      <domain>clk_system</domain>
      <hdl_name>MUNOC_APB_SLAVE_NETWORK_INTERFACE_MODULE_ASYNCH</hdl_name>
      <signal>
        <name>clk_network</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>rstnn_network</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>clk_slave</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>rstnn_slave</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>comm_disable</name>
        <width type="dec">1</width>
        <port>input</port>
        <comm_type>not_used</comm_type>
      </signal>
      <signal>
        <name>spsel</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>spenable</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>spwrite</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>spaddr</name>
        <width type="text">32</width>
        <port>output</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>spwdata</name>
        <width type="text">32</width>
        <port>output</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>spready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>sprdata</name>
        <width type="text">32</width>
        <port>input</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>spslverr</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>rfni_link</name>
        <width type="text">`BW_FNI_LINK(BW_FNI_PHIT)</width>
        <port>input</port>
        <sync>clk_network</sync>
        <init>rstnn_network</init>
      </signal>
      <signal>
        <name>rfni_ready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_network</sync>
        <init>rstnn_network</init>
      </signal>
      <signal>
        <name>rbni_link</name>
        <width type="text">`BW_BNI_LINK(BW_BNI_PHIT)</width>
        <port>output</port>
        <sync>clk_network</sync>
        <init>rstnn_network</init>
      </signal>
      <signal>
        <name>rbni_ready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_network</sync>
        <init>rstnn_network</init>
      </signal>
      <signal>
        <name>svri_rlink</name>
        <width type="text">`BW_SVRING_LINK</width>
        <port>input</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>svri_rack</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>svri_slink</name>
        <width type="text">`BW_SVRING_LINK</width>
        <port>output</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>svri_sack</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
    </ip_instance>
    <ip_instance>
      <name>i_snim_i_dca_matrix_qgemm_control_mmiox1_interface_mmio</name>
      <parameter>
        <id>NODE_ID</id>
        <value type="text">`NODE_ID_I_SNIM_I_DCA_MATRIX_QGEMM_CONTROL_MMIOX1_INTERFACE_MMIO</value>
      </parameter>
      <parameter>
        <id>BW_FNI_PHIT</id>
        <value type="text">BW_FNI_PHIT</value>
      </parameter>
      <parameter>
        <id>BW_BNI_PHIT</id>
        <value type="text">BW_BNI_PHIT</value>
      </parameter>
      <parameter>
        <id>BW_PLATFORM_ADDR</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>BW_NODE_DATA</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>NAME</id>
        <value type="text">&quot;i_dca_matrix_qgemm_control_mmiox1_interface_mmio&quot;</value>
      </parameter>
      <library_name>sni_apb_asynch</library_name>
      <domain>gclk_system</domain>
      <hdl_name>MUNOC_APB_SLAVE_NETWORK_INTERFACE_MODULE_ASYNCH</hdl_name>
      <signal>
        <name>clk_network</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>rstnn_network</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>clk_slave</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>rstnn_slave</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>comm_disable</name>
        <width type="dec">1</width>
        <port>input</port>
        <comm_type>not_used</comm_type>
      </signal>
      <signal>
        <name>spsel</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>spenable</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>spwrite</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>spaddr</name>
        <width type="text">32</width>
        <port>output</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>spwdata</name>
        <width type="text">32</width>
        <port>output</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>spready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>sprdata</name>
        <width type="text">32</width>
        <port>input</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>spslverr</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>rfni_link</name>
        <width type="text">`BW_FNI_LINK(BW_FNI_PHIT)</width>
        <port>input</port>
        <sync>clk_network</sync>
        <init>rstnn_network</init>
      </signal>
      <signal>
        <name>rfni_ready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_network</sync>
        <init>rstnn_network</init>
      </signal>
      <signal>
        <name>rbni_link</name>
        <width type="text">`BW_BNI_LINK(BW_BNI_PHIT)</width>
        <port>output</port>
        <sync>clk_network</sync>
        <init>rstnn_network</init>
      </signal>
      <signal>
        <name>rbni_ready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_network</sync>
        <init>rstnn_network</init>
      </signal>
      <signal>
        <name>svri_rlink</name>
        <width type="text">`BW_SVRING_LINK</width>
        <port>input</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>svri_rack</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>svri_slink</name>
        <width type="text">`BW_SVRING_LINK</width>
        <port>output</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>svri_sack</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
    </ip_instance>
    <ip_instance>
      <name>i_mnim_i_main_core_inst</name>
      <parameter>
        <id>NODE_ID</id>
        <value type="text">`NODE_ID_I_MNIM_I_MAIN_CORE_INST</value>
      </parameter>
      <parameter>
        <id>BW_FNI_PHIT</id>
        <value type="text">BW_FNI_PHIT</value>
      </parameter>
      <parameter>
        <id>BW_BNI_PHIT</id>
        <value type="text">BW_BNI_PHIT</value>
      </parameter>
      <parameter>
        <id>BW_PLATFORM_ADDR</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>BW_NODE_DATA</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>NAME</id>
        <value type="text">&quot;i_main_core_inst&quot;</value>
      </parameter>
      <parameter>
        <id>BW_AXI_MASTER_TID</id>
        <value type="dec">4</value>
      </parameter>
      <library_name>mni_axi_asynch</library_name>
      <domain>gclk_process_000</domain>
      <hdl_name>MUNOC_AXI_MASTER_NETWORK_INTERFACE_MODULE_ASYNCH</hdl_name>
      <signal>
        <name>clk_network</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>rstnn_network</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>clk_master</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>rstnn_master</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>comm_disable</name>
        <width type="dec">1</width>
        <port>input</port>
        <comm_type>comm_disable_#</comm_type>
      </signal>
      <signal>
        <name>local_allows_holds</name>
        <width type="dec">1</width>
        <port>output</port>
      </signal>
      <signal>
        <name>rxawready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxawvalid</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxawaddr</name>
        <width type="text">32</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxawid</name>
        <width type="text">4</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxawlen</name>
        <width type="text">8</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxawsize</name>
        <width type="text">3</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxawburst</name>
        <width type="text">2</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxwready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxwvalid</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxwid</name>
        <width type="text">4</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxwdata</name>
        <width type="text">32</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxwstrb</name>
        <width type="text">32/8</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxwlast</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxbready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxbvalid</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxbid</name>
        <width type="text">4</width>
        <port>output</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxbresp</name>
        <width type="text">2</width>
        <port>output</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxarready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxarvalid</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxaraddr</name>
        <width type="text">32</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxarid</name>
        <width type="text">4</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxarlen</name>
        <width type="text">8</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxarsize</name>
        <width type="text">3</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxarburst</name>
        <width type="text">2</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxrready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxrvalid</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxrid</name>
        <width type="text">4</width>
        <port>output</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxrdata</name>
        <width type="text">32</width>
        <port>output</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxrlast</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxrresp</name>
        <width type="text">2</width>
        <port>output</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>sfni_link</name>
        <width type="text">`BW_FNI_LINK(BW_FNI_PHIT)</width>
        <port>output</port>
        <sync>clk_network</sync>
        <init>rstnn_network</init>
      </signal>
      <signal>
        <name>sfni_ready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_network</sync>
        <init>rstnn_network</init>
      </signal>
      <signal>
        <name>sbni_link</name>
        <width type="text">`BW_BNI_LINK(BW_BNI_PHIT)</width>
        <port>input</port>
        <sync>clk_network</sync>
        <init>rstnn_network</init>
      </signal>
      <signal>
        <name>sbni_ready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_network</sync>
        <init>rstnn_network</init>
      </signal>
      <signal>
        <name>svri_rlink</name>
        <width type="text">`BW_SVRING_LINK</width>
        <port>input</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>svri_rack</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>svri_slink</name>
        <width type="text">`BW_SVRING_LINK</width>
        <port>output</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>svri_sack</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>local_spsel</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>local_spenable</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>local_spwrite</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>local_spaddr</name>
        <width type="text">32</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>local_spwdata</name>
        <width type="text">32</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>local_spready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>local_sprdata</name>
        <width type="text">32</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>local_spslverr</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
    </ip_instance>
    <ip_instance>
      <name>i_mnim_i_main_core_data_c</name>
      <parameter>
        <id>NODE_ID</id>
        <value type="text">`NODE_ID_I_MNIM_I_MAIN_CORE_DATA_C</value>
      </parameter>
      <parameter>
        <id>BW_FNI_PHIT</id>
        <value type="text">BW_FNI_PHIT</value>
      </parameter>
      <parameter>
        <id>BW_BNI_PHIT</id>
        <value type="text">BW_BNI_PHIT</value>
      </parameter>
      <parameter>
        <id>BW_PLATFORM_ADDR</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>BW_NODE_DATA</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>NAME</id>
        <value type="text">&quot;i_main_core_data_c&quot;</value>
      </parameter>
      <parameter>
        <id>BW_AXI_MASTER_TID</id>
        <value type="dec">4</value>
      </parameter>
      <library_name>mni_axi_asynch</library_name>
      <domain>gclk_process_000</domain>
      <hdl_name>MUNOC_AXI_MASTER_NETWORK_INTERFACE_MODULE_ASYNCH</hdl_name>
      <signal>
        <name>clk_network</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>rstnn_network</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>clk_master</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>rstnn_master</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>comm_disable</name>
        <width type="dec">1</width>
        <port>input</port>
        <comm_type>comm_disable_#</comm_type>
      </signal>
      <signal>
        <name>local_allows_holds</name>
        <width type="dec">1</width>
        <port>output</port>
      </signal>
      <signal>
        <name>rxawready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxawvalid</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxawaddr</name>
        <width type="text">32</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxawid</name>
        <width type="text">4</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxawlen</name>
        <width type="text">8</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxawsize</name>
        <width type="text">3</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxawburst</name>
        <width type="text">2</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxwready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxwvalid</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxwid</name>
        <width type="text">4</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxwdata</name>
        <width type="text">32</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxwstrb</name>
        <width type="text">32/8</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxwlast</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxbready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxbvalid</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxbid</name>
        <width type="text">4</width>
        <port>output</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxbresp</name>
        <width type="text">2</width>
        <port>output</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxarready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxarvalid</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxaraddr</name>
        <width type="text">32</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxarid</name>
        <width type="text">4</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxarlen</name>
        <width type="text">8</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxarsize</name>
        <width type="text">3</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxarburst</name>
        <width type="text">2</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxrready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxrvalid</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxrid</name>
        <width type="text">4</width>
        <port>output</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxrdata</name>
        <width type="text">32</width>
        <port>output</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxrlast</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxrresp</name>
        <width type="text">2</width>
        <port>output</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>sfni_link</name>
        <width type="text">`BW_FNI_LINK(BW_FNI_PHIT)</width>
        <port>output</port>
        <sync>clk_network</sync>
        <init>rstnn_network</init>
      </signal>
      <signal>
        <name>sfni_ready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_network</sync>
        <init>rstnn_network</init>
      </signal>
      <signal>
        <name>sbni_link</name>
        <width type="text">`BW_BNI_LINK(BW_BNI_PHIT)</width>
        <port>input</port>
        <sync>clk_network</sync>
        <init>rstnn_network</init>
      </signal>
      <signal>
        <name>sbni_ready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_network</sync>
        <init>rstnn_network</init>
      </signal>
      <signal>
        <name>svri_rlink</name>
        <width type="text">`BW_SVRING_LINK</width>
        <port>input</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>svri_rack</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>svri_slink</name>
        <width type="text">`BW_SVRING_LINK</width>
        <port>output</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>svri_sack</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>local_spsel</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>local_spenable</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>local_spwrite</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>local_spaddr</name>
        <width type="text">32</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>local_spwdata</name>
        <width type="text">32</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>local_spready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>local_sprdata</name>
        <width type="text">32</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>local_spslverr</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
    </ip_instance>
    <ip_instance>
      <name>i_mnim_i_main_core_data_uc</name>
      <parameter>
        <id>NODE_ID</id>
        <value type="text">`NODE_ID_I_MNIM_I_MAIN_CORE_DATA_UC</value>
      </parameter>
      <parameter>
        <id>BW_FNI_PHIT</id>
        <value type="text">BW_FNI_PHIT</value>
      </parameter>
      <parameter>
        <id>BW_BNI_PHIT</id>
        <value type="text">BW_BNI_PHIT</value>
      </parameter>
      <parameter>
        <id>BW_PLATFORM_ADDR</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>BW_NODE_DATA</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>LOCAL_ENABLE</id>
        <value type="dec">1</value>
      </parameter>
      <parameter>
        <id>LOCAL_UPPER_ADDR</id>
        <value type="text">4'h F</value>
      </parameter>
      <parameter>
        <id>NAME</id>
        <value type="text">&quot;i_main_core_data_uc&quot;</value>
      </parameter>
      <parameter>
        <id>BW_AXI_MASTER_TID</id>
        <value type="dec">4</value>
      </parameter>
      <library_name>mni_axi_asynch</library_name>
      <domain>gclk_process_000</domain>
      <hdl_name>MUNOC_AXI_MASTER_NETWORK_INTERFACE_MODULE_ASYNCH</hdl_name>
      <signal>
        <name>clk_network</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>rstnn_network</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>clk_master</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>rstnn_master</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>comm_disable</name>
        <width type="dec">1</width>
        <port>input</port>
        <comm_type>comm_disable_#</comm_type>
      </signal>
      <signal>
        <name>local_allows_holds</name>
        <width type="dec">1</width>
        <port>output</port>
      </signal>
      <signal>
        <name>rxawready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxawvalid</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxawaddr</name>
        <width type="text">32</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxawid</name>
        <width type="text">4</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxawlen</name>
        <width type="text">8</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxawsize</name>
        <width type="text">3</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxawburst</name>
        <width type="text">2</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxwready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxwvalid</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxwid</name>
        <width type="text">4</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxwdata</name>
        <width type="text">32</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxwstrb</name>
        <width type="text">32/8</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxwlast</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxbready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxbvalid</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxbid</name>
        <width type="text">4</width>
        <port>output</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxbresp</name>
        <width type="text">2</width>
        <port>output</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxarready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxarvalid</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxaraddr</name>
        <width type="text">32</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxarid</name>
        <width type="text">4</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxarlen</name>
        <width type="text">8</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxarsize</name>
        <width type="text">3</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxarburst</name>
        <width type="text">2</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxrready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxrvalid</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxrid</name>
        <width type="text">4</width>
        <port>output</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxrdata</name>
        <width type="text">32</width>
        <port>output</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxrlast</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rxrresp</name>
        <width type="text">2</width>
        <port>output</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>sfni_link</name>
        <width type="text">`BW_FNI_LINK(BW_FNI_PHIT)</width>
        <port>output</port>
        <sync>clk_network</sync>
        <init>rstnn_network</init>
      </signal>
      <signal>
        <name>sfni_ready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_network</sync>
        <init>rstnn_network</init>
      </signal>
      <signal>
        <name>sbni_link</name>
        <width type="text">`BW_BNI_LINK(BW_BNI_PHIT)</width>
        <port>input</port>
        <sync>clk_network</sync>
        <init>rstnn_network</init>
      </signal>
      <signal>
        <name>sbni_ready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_network</sync>
        <init>rstnn_network</init>
      </signal>
      <signal>
        <name>svri_rlink</name>
        <width type="text">`BW_SVRING_LINK</width>
        <port>input</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>svri_rack</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>svri_slink</name>
        <width type="text">`BW_SVRING_LINK</width>
        <port>output</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>svri_sack</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>local_spsel</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>local_spenable</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>local_spwrite</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>local_spaddr</name>
        <width type="text">32</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>local_spwdata</name>
        <width type="text">32</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>local_spready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>local_sprdata</name>
        <width type="text">32</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>local_spslverr</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
    </ip_instance>
    <ip_instance>
      <name>i_mnim_i_vta00_data</name>
      <parameter>
        <id>NODE_ID</id>
        <value type="text">`NODE_ID_I_MNIM_I_VTA00_DATA</value>
      </parameter>
      <parameter>
        <id>BW_FNI_PHIT</id>
        <value type="text">BW_FNI_PHIT</value>
      </parameter>
      <parameter>
        <id>BW_BNI_PHIT</id>
        <value type="text">BW_BNI_PHIT</value>
      </parameter>
      <parameter>
        <id>BW_PLATFORM_ADDR</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>BW_NODE_DATA</id>
        <value type="dec">64</value>
      </parameter>
      <parameter>
        <id>NAME</id>
        <value type="text">&quot;i_vta00_data&quot;</value>
      </parameter>
      <parameter>
        <id>BW_AXI_MASTER_TID</id>
        <value type="dec">4</value>
      </parameter>
      <library_name>mni_axi4_asynch</library_name>
      <domain>gclk_vta</domain>
      <hdl_name>MUNOC_AXI4_MASTER_NETWORK_INTERFACE_MODULE_ASYNCH</hdl_name>
      <signal>
        <name>clk_network</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>rstnn_network</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>clk_master</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>rstnn_master</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>comm_disable</name>
        <width type="dec">1</width>
        <port>input</port>
        <comm_type>comm_disable_#</comm_type>
      </signal>
      <signal>
        <name>local_allows_holds</name>
        <width type="dec">1</width>
        <port>output</port>
      </signal>
      <signal>
        <name>rx4awready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rx4awvalid</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rx4awaddr</name>
        <width type="text">32</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rx4awid</name>
        <width type="text">4</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rx4awlen</name>
        <width type="text">8</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rx4awsize</name>
        <width type="text">3</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rx4awburst</name>
        <width type="text">2</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rx4wready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rx4wvalid</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rx4wdata</name>
        <width type="text">64</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rx4wstrb</name>
        <width type="text">64/8</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rx4wlast</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rx4bready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rx4bvalid</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rx4bid</name>
        <width type="text">4</width>
        <port>output</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rx4bresp</name>
        <width type="text">2</width>
        <port>output</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rx4arready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rx4arvalid</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rx4araddr</name>
        <width type="text">32</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rx4arid</name>
        <width type="text">4</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rx4arlen</name>
        <width type="text">8</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rx4arsize</name>
        <width type="text">3</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rx4arburst</name>
        <width type="text">2</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rx4rready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rx4rvalid</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rx4rid</name>
        <width type="text">4</width>
        <port>output</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rx4rdata</name>
        <width type="text">64</width>
        <port>output</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rx4rlast</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rx4rresp</name>
        <width type="text">2</width>
        <port>output</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>sfni_link</name>
        <width type="text">`BW_FNI_LINK(BW_FNI_PHIT)</width>
        <port>output</port>
        <sync>clk_network</sync>
        <init>rstnn_network</init>
      </signal>
      <signal>
        <name>sfni_ready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_network</sync>
        <init>rstnn_network</init>
      </signal>
      <signal>
        <name>sbni_link</name>
        <width type="text">`BW_BNI_LINK(BW_BNI_PHIT)</width>
        <port>input</port>
        <sync>clk_network</sync>
        <init>rstnn_network</init>
      </signal>
      <signal>
        <name>sbni_ready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_network</sync>
        <init>rstnn_network</init>
      </signal>
      <signal>
        <name>svri_rlink</name>
        <width type="text">`BW_SVRING_LINK</width>
        <port>input</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>svri_rack</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>svri_slink</name>
        <width type="text">`BW_SVRING_LINK</width>
        <port>output</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>svri_sack</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>local_spsel</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>local_spenable</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>local_spwrite</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>local_spaddr</name>
        <width type="text">32</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>local_spwdata</name>
        <width type="text">64</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>local_spready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>local_sprdata</name>
        <width type="text">64</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>local_spslverr</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
    </ip_instance>
    <ip_instance>
      <name>i_mnim_platform_controller_master</name>
      <parameter>
        <id>NODE_ID</id>
        <value type="text">`NODE_ID_I_MNIM_PLATFORM_CONTROLLER_MASTER</value>
      </parameter>
      <parameter>
        <id>BW_FNI_PHIT</id>
        <value type="text">BW_FNI_PHIT</value>
      </parameter>
      <parameter>
        <id>BW_BNI_PHIT</id>
        <value type="text">BW_BNI_PHIT</value>
      </parameter>
      <parameter>
        <id>BW_PLATFORM_ADDR</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>BW_NODE_DATA</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>NAME</id>
        <value type="text">&quot;platform_controller_master&quot;</value>
      </parameter>
      <library_name>mni_ahbm_asynch</library_name>
      <domain>clk_system</domain>
      <hdl_name>MUNOC_AHB_MASTER_NETWORK_INTERFACE_MODULE_ASYNCH</hdl_name>
      <signal>
        <name>clk_network</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>rstnn_network</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>clk_master</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>rstnn_master</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>comm_disable</name>
        <width type="dec">1</width>
        <port>input</port>
        <comm_type>not_used</comm_type>
      </signal>
      <signal>
        <name>rhready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rhaddr</name>
        <width type="text">32</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rhburst</name>
        <width type="text">3</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rhmasterlock</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rhprot</name>
        <width type="text">4</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rhsize</name>
        <width type="text">3</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rhtrans</name>
        <width type="text">2</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rhwrite</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rhwdata</name>
        <width type="text">32</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rhrdata</name>
        <width type="text">32</width>
        <port>output</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rhresp</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>sfni_link</name>
        <width type="text">`BW_FNI_LINK(BW_FNI_PHIT)</width>
        <port>output</port>
        <sync>clk_network</sync>
        <init>rstnn_network</init>
      </signal>
      <signal>
        <name>sfni_ready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_network</sync>
        <init>rstnn_network</init>
      </signal>
      <signal>
        <name>sbni_link</name>
        <width type="text">`BW_BNI_LINK(BW_BNI_PHIT)</width>
        <port>input</port>
        <sync>clk_network</sync>
        <init>rstnn_network</init>
      </signal>
      <signal>
        <name>sbni_ready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_network</sync>
        <init>rstnn_network</init>
      </signal>
      <signal>
        <name>svri_rlink</name>
        <width type="text">`BW_SVRING_LINK</width>
        <port>input</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>svri_rack</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>svri_slink</name>
        <width type="text">`BW_SVRING_LINK</width>
        <port>output</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>svri_sack</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
    </ip_instance>
    <ip_instance>
      <name>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part</name>
      <parameter>
        <id>NODE_ID</id>
        <value type="text">`NODE_ID_I_MNIM_I_DCA_MATRIX_QGEMM_MX_MLSU_NOC_PART</value>
      </parameter>
      <parameter>
        <id>BW_FNI_PHIT</id>
        <value type="text">BW_FNI_PHIT</value>
      </parameter>
      <parameter>
        <id>BW_BNI_PHIT</id>
        <value type="text">BW_BNI_PHIT</value>
      </parameter>
      <parameter>
        <id>BW_PLATFORM_ADDR</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>BW_NODE_DATA</id>
        <value type="dec">128</value>
      </parameter>
      <parameter>
        <id>NAME</id>
        <value type="text">&quot;i_dca_matrix_qgemm_mx_mlsu_noc_part&quot;</value>
      </parameter>
      <parameter>
        <id>HAS_BURDEN</id>
        <value type="dec">1</value>
      </parameter>
      <parameter>
        <id>BW_BURDEN</id>
        <value type="dec">1</value>
      </parameter>
      <library_name>mni_xmi_asynch</library_name>
      <domain>clk_dca_core</domain>
      <hdl_name>MUNOC_XMI_MASTER_NETWORK_INTERFACE_MODULE_ASYNCH</hdl_name>
      <signal>
        <name>clk_network</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>rstnn_network</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>clk_master</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>rstnn_master</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>comm_disable</name>
        <width type="dec">1</width>
        <port>input</port>
        <comm_type>comm_disable_#</comm_type>
      </signal>
      <signal>
        <name>rlxqdready</name>
        <width type="dec">2</width>
        <port>output</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rlxqvalid</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rlxqlast</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rlxqwrite</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rlxqlen</name>
        <width type="text">8</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rlxqsize</name>
        <width type="text">3</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rlxqburst</name>
        <width type="text">2</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rlxqwstrb</name>
        <width type="text">128/8</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rlxqwdata</name>
        <width type="text">128</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rlxqaddr</name>
        <width type="text">32</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rlxqburden</name>
        <width type="text">1</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rlxydready</name>
        <width type="dec">2</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rlxyvalid</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rlxylast</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rlxywreply</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rlxyresp</name>
        <width type="text">2</width>
        <port>output</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rlxyrdata</name>
        <width type="text">128</width>
        <port>output</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rlxyburden</name>
        <width type="text">1</width>
        <port>output</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>sfni_link</name>
        <width type="text">`BW_FNI_LINK(BW_FNI_PHIT)</width>
        <port>output</port>
        <sync>clk_network</sync>
        <init>rstnn_network</init>
      </signal>
      <signal>
        <name>sfni_ready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_network</sync>
        <init>rstnn_network</init>
      </signal>
      <signal>
        <name>sbni_link</name>
        <width type="text">`BW_BNI_LINK(BW_BNI_PHIT)</width>
        <port>input</port>
        <sync>clk_network</sync>
        <init>rstnn_network</init>
      </signal>
      <signal>
        <name>sbni_ready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_network</sync>
        <init>rstnn_network</init>
      </signal>
      <signal>
        <name>svri_rlink</name>
        <width type="text">`BW_SVRING_LINK</width>
        <port>input</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>svri_rack</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>svri_slink</name>
        <width type="text">`BW_SVRING_LINK</width>
        <port>output</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>svri_sack</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
    </ip_instance>
    <ip_instance>
      <name>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part</name>
      <parameter>
        <id>NODE_ID</id>
        <value type="text">`NODE_ID_I_MNIM_I_DCA_MATRIX_QGEMM_MW_MLSU_NOC_PART</value>
      </parameter>
      <parameter>
        <id>BW_FNI_PHIT</id>
        <value type="text">BW_FNI_PHIT</value>
      </parameter>
      <parameter>
        <id>BW_BNI_PHIT</id>
        <value type="text">BW_BNI_PHIT</value>
      </parameter>
      <parameter>
        <id>BW_PLATFORM_ADDR</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>BW_NODE_DATA</id>
        <value type="dec">128</value>
      </parameter>
      <parameter>
        <id>NAME</id>
        <value type="text">&quot;i_dca_matrix_qgemm_mw_mlsu_noc_part&quot;</value>
      </parameter>
      <parameter>
        <id>HAS_BURDEN</id>
        <value type="dec">1</value>
      </parameter>
      <parameter>
        <id>BW_BURDEN</id>
        <value type="dec">1</value>
      </parameter>
      <library_name>mni_xmi_asynch</library_name>
      <domain>clk_dca_core</domain>
      <hdl_name>MUNOC_XMI_MASTER_NETWORK_INTERFACE_MODULE_ASYNCH</hdl_name>
      <signal>
        <name>clk_network</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>rstnn_network</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>clk_master</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>rstnn_master</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>comm_disable</name>
        <width type="dec">1</width>
        <port>input</port>
        <comm_type>comm_disable_#</comm_type>
      </signal>
      <signal>
        <name>rlxqdready</name>
        <width type="dec">2</width>
        <port>output</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rlxqvalid</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rlxqlast</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rlxqwrite</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rlxqlen</name>
        <width type="text">8</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rlxqsize</name>
        <width type="text">3</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rlxqburst</name>
        <width type="text">2</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rlxqwstrb</name>
        <width type="text">128/8</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rlxqwdata</name>
        <width type="text">128</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rlxqaddr</name>
        <width type="text">32</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rlxqburden</name>
        <width type="text">1</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rlxydready</name>
        <width type="dec">2</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rlxyvalid</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rlxylast</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rlxywreply</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rlxyresp</name>
        <width type="text">2</width>
        <port>output</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rlxyrdata</name>
        <width type="text">128</width>
        <port>output</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rlxyburden</name>
        <width type="text">1</width>
        <port>output</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>sfni_link</name>
        <width type="text">`BW_FNI_LINK(BW_FNI_PHIT)</width>
        <port>output</port>
        <sync>clk_network</sync>
        <init>rstnn_network</init>
      </signal>
      <signal>
        <name>sfni_ready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_network</sync>
        <init>rstnn_network</init>
      </signal>
      <signal>
        <name>sbni_link</name>
        <width type="text">`BW_BNI_LINK(BW_BNI_PHIT)</width>
        <port>input</port>
        <sync>clk_network</sync>
        <init>rstnn_network</init>
      </signal>
      <signal>
        <name>sbni_ready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_network</sync>
        <init>rstnn_network</init>
      </signal>
      <signal>
        <name>svri_rlink</name>
        <width type="text">`BW_SVRING_LINK</width>
        <port>input</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>svri_rack</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>svri_slink</name>
        <width type="text">`BW_SVRING_LINK</width>
        <port>output</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>svri_sack</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
    </ip_instance>
    <ip_instance>
      <name>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part</name>
      <parameter>
        <id>NODE_ID</id>
        <value type="text">`NODE_ID_I_MNIM_I_DCA_MATRIX_QGEMM_MO_MLSU_NOC_PART</value>
      </parameter>
      <parameter>
        <id>BW_FNI_PHIT</id>
        <value type="text">BW_FNI_PHIT</value>
      </parameter>
      <parameter>
        <id>BW_BNI_PHIT</id>
        <value type="text">BW_BNI_PHIT</value>
      </parameter>
      <parameter>
        <id>BW_PLATFORM_ADDR</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>BW_NODE_DATA</id>
        <value type="dec">128</value>
      </parameter>
      <parameter>
        <id>NAME</id>
        <value type="text">&quot;i_dca_matrix_qgemm_mo_mlsu_noc_part&quot;</value>
      </parameter>
      <parameter>
        <id>HAS_BURDEN</id>
        <value type="dec">1</value>
      </parameter>
      <parameter>
        <id>BW_BURDEN</id>
        <value type="dec">1</value>
      </parameter>
      <library_name>mni_xmi_asynch</library_name>
      <domain>clk_dca_core</domain>
      <hdl_name>MUNOC_XMI_MASTER_NETWORK_INTERFACE_MODULE_ASYNCH</hdl_name>
      <signal>
        <name>clk_network</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>rstnn_network</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>clk_master</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>rstnn_master</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>comm_disable</name>
        <width type="dec">1</width>
        <port>input</port>
        <comm_type>comm_disable_#</comm_type>
      </signal>
      <signal>
        <name>rlxqdready</name>
        <width type="dec">2</width>
        <port>output</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rlxqvalid</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rlxqlast</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rlxqwrite</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rlxqlen</name>
        <width type="text">8</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rlxqsize</name>
        <width type="text">3</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rlxqburst</name>
        <width type="text">2</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rlxqwstrb</name>
        <width type="text">128/8</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rlxqwdata</name>
        <width type="text">128</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rlxqaddr</name>
        <width type="text">32</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rlxqburden</name>
        <width type="text">1</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rlxydready</name>
        <width type="dec">2</width>
        <port>input</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rlxyvalid</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rlxylast</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rlxywreply</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rlxyresp</name>
        <width type="text">2</width>
        <port>output</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rlxyrdata</name>
        <width type="text">128</width>
        <port>output</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>rlxyburden</name>
        <width type="text">1</width>
        <port>output</port>
        <sync>clk_master</sync>
        <init>rstnn_master</init>
      </signal>
      <signal>
        <name>sfni_link</name>
        <width type="text">`BW_FNI_LINK(BW_FNI_PHIT)</width>
        <port>output</port>
        <sync>clk_network</sync>
        <init>rstnn_network</init>
      </signal>
      <signal>
        <name>sfni_ready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_network</sync>
        <init>rstnn_network</init>
      </signal>
      <signal>
        <name>sbni_link</name>
        <width type="text">`BW_BNI_LINK(BW_BNI_PHIT)</width>
        <port>input</port>
        <sync>clk_network</sync>
        <init>rstnn_network</init>
      </signal>
      <signal>
        <name>sbni_ready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_network</sync>
        <init>rstnn_network</init>
      </signal>
      <signal>
        <name>svri_rlink</name>
        <width type="text">`BW_SVRING_LINK</width>
        <port>input</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>svri_rack</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>svri_slink</name>
        <width type="text">`BW_SVRING_LINK</width>
        <port>output</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>svri_sack</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
    </ip_instance>
    <ip_instance>
      <name>i_snim_i_dca_matrix_qgemm_mq2vta</name>
      <parameter>
        <id>NODE_ID</id>
        <value type="text">`NODE_ID_I_SNIM_I_DCA_MATRIX_QGEMM_MQ2VTA</value>
      </parameter>
      <parameter>
        <id>BW_FNI_PHIT</id>
        <value type="text">BW_FNI_PHIT</value>
      </parameter>
      <parameter>
        <id>BW_BNI_PHIT</id>
        <value type="text">BW_BNI_PHIT</value>
      </parameter>
      <parameter>
        <id>BW_PLATFORM_ADDR</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>BW_NODE_DATA</id>
        <value type="dec">128</value>
      </parameter>
      <parameter>
        <id>NAME</id>
        <value type="text">&quot;i_dca_matrix_qgemm_mq2vta&quot;</value>
      </parameter>
      <parameter>
        <id>BW_AXI_SLAVE_TID</id>
        <value type="dec">4</value>
      </parameter>
      <library_name>sni_axi_asynch</library_name>
      <domain>clk_dca_core</domain>
      <hdl_name>MUNOC_AXI_SLAVE_NETWORK_INTERFACE_MODULE_ASYNCH</hdl_name>
      <signal>
        <name>clk_network</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>rstnn_network</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>clk_slave</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>rstnn_slave</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>comm_disable</name>
        <width type="dec">1</width>
        <port>input</port>
        <comm_type>not_used</comm_type>
      </signal>
      <signal>
        <name>sxawready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>sxawvalid</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>sxawaddr</name>
        <width type="text">32</width>
        <port>output</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>sxawid</name>
        <width type="text">4</width>
        <port>output</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>sxawlen</name>
        <width type="text">8</width>
        <port>output</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>sxawsize</name>
        <width type="text">3</width>
        <port>output</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>sxawburst</name>
        <width type="text">2</width>
        <port>output</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>sxwready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>sxwvalid</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>sxwid</name>
        <width type="text">4</width>
        <port>output</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>sxwdata</name>
        <width type="text">128</width>
        <port>output</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>sxwstrb</name>
        <width type="text">128/8</width>
        <port>output</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>sxwlast</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>sxbready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>sxbvalid</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>sxbid</name>
        <width type="text">4</width>
        <port>input</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>sxbresp</name>
        <width type="text">2</width>
        <port>input</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>sxarready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>sxarvalid</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>sxaraddr</name>
        <width type="text">32</width>
        <port>output</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>sxarid</name>
        <width type="text">4</width>
        <port>output</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>sxarlen</name>
        <width type="text">8</width>
        <port>output</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>sxarsize</name>
        <width type="text">3</width>
        <port>output</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>sxarburst</name>
        <width type="text">2</width>
        <port>output</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>sxrready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>sxrvalid</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>sxrid</name>
        <width type="text">4</width>
        <port>input</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>sxrdata</name>
        <width type="text">128</width>
        <port>input</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>sxrlast</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>sxrresp</name>
        <width type="text">2</width>
        <port>input</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>rfni_link</name>
        <width type="text">`BW_FNI_LINK(BW_FNI_PHIT)</width>
        <port>input</port>
        <sync>clk_network</sync>
        <init>rstnn_network</init>
      </signal>
      <signal>
        <name>rfni_ready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_network</sync>
        <init>rstnn_network</init>
      </signal>
      <signal>
        <name>rbni_link</name>
        <width type="text">`BW_BNI_LINK(BW_BNI_PHIT)</width>
        <port>output</port>
        <sync>clk_network</sync>
        <init>rstnn_network</init>
      </signal>
      <signal>
        <name>rbni_ready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_network</sync>
        <init>rstnn_network</init>
      </signal>
      <signal>
        <name>svri_rlink</name>
        <width type="text">`BW_SVRING_LINK</width>
        <port>input</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>svri_rack</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>svri_slink</name>
        <width type="text">`BW_SVRING_LINK</width>
        <port>output</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>svri_sack</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
    </ip_instance>
    <ip_instance>
      <name>i_snim_i_system_ddr_no_name</name>
      <parameter>
        <id>NODE_ID</id>
        <value type="text">`NODE_ID_I_SNIM_I_SYSTEM_DDR_NO_NAME</value>
      </parameter>
      <parameter>
        <id>BW_FNI_PHIT</id>
        <value type="text">BW_FNI_PHIT</value>
      </parameter>
      <parameter>
        <id>BW_BNI_PHIT</id>
        <value type="text">BW_BNI_PHIT</value>
      </parameter>
      <parameter>
        <id>BW_PLATFORM_ADDR</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>BW_NODE_DATA</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>NAME</id>
        <value type="text">&quot;i_system_ddr_no_name&quot;</value>
      </parameter>
      <parameter>
        <id>BW_AXI_SLAVE_TID</id>
        <value type="dec">16</value>
      </parameter>
      <library_name>sni_axi_synch</library_name>
      <domain>clk_dram_if</domain>
      <hdl_name>MUNOC_AXI_SLAVE_NETWORK_INTERFACE_MODULE</hdl_name>
      <signal>
        <name>clk</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>rstnn</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>comm_disable</name>
        <width type="dec">1</width>
        <port>input</port>
        <comm_type>comm_disable_#</comm_type>
      </signal>
      <signal>
        <name>sxawready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>sxawvalid</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>sxawaddr</name>
        <width type="text">32</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>sxawid</name>
        <width type="text">16</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>sxawlen</name>
        <width type="text">8</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>sxawsize</name>
        <width type="text">3</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>sxawburst</name>
        <width type="text">2</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>sxwready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>sxwvalid</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>sxwid</name>
        <width type="text">16</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>sxwdata</name>
        <width type="text">32</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>sxwstrb</name>
        <width type="text">32/8</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>sxwlast</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>sxbready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>sxbvalid</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>sxbid</name>
        <width type="text">16</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>sxbresp</name>
        <width type="text">2</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>sxarready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>sxarvalid</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>sxaraddr</name>
        <width type="text">32</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>sxarid</name>
        <width type="text">16</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>sxarlen</name>
        <width type="text">8</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>sxarsize</name>
        <width type="text">3</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>sxarburst</name>
        <width type="text">2</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>sxrready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>sxrvalid</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>sxrid</name>
        <width type="text">16</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>sxrdata</name>
        <width type="text">32</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>sxrlast</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>sxrresp</name>
        <width type="text">2</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rfni_link</name>
        <width type="text">`BW_FNI_LINK(BW_FNI_PHIT)</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rfni_ready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rbni_link</name>
        <width type="text">`BW_BNI_LINK(BW_BNI_PHIT)</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rbni_ready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>svri_rlink</name>
        <width type="text">`BW_SVRING_LINK</width>
        <port>input</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>svri_rack</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>svri_slink</name>
        <width type="text">`BW_SVRING_LINK</width>
        <port>output</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>svri_sack</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
    </ip_instance>
    <ip_instance>
      <name>i_snim_i_vta00_config</name>
      <parameter>
        <id>NODE_ID</id>
        <value type="text">`NODE_ID_I_SNIM_I_VTA00_CONFIG</value>
      </parameter>
      <parameter>
        <id>BW_FNI_PHIT</id>
        <value type="text">BW_FNI_PHIT</value>
      </parameter>
      <parameter>
        <id>BW_BNI_PHIT</id>
        <value type="text">BW_BNI_PHIT</value>
      </parameter>
      <parameter>
        <id>BW_PLATFORM_ADDR</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>BW_NODE_DATA</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>NAME</id>
        <value type="text">&quot;i_vta00_config&quot;</value>
      </parameter>
      <library_name>sni_axi4l_asynch</library_name>
      <domain>gclk_vta</domain>
      <hdl_name>MUNOC_AXI4L_SLAVE_NETWORK_INTERFACE_MODULE_ASYNCH</hdl_name>
      <signal>
        <name>clk_network</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>rstnn_network</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>clk_slave</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>rstnn_slave</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>comm_disable</name>
        <width type="dec">1</width>
        <port>input</port>
        <comm_type>not_used</comm_type>
      </signal>
      <signal>
        <name>sx4lawready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>sx4lawvalid</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>sx4lawaddr</name>
        <width type="text">32</width>
        <port>output</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>sx4lwready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>sx4lwvalid</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>sx4lwdata</name>
        <width type="text">32</width>
        <port>output</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>sx4lwstrb</name>
        <width type="text">32/8</width>
        <port>output</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>sx4lbready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>sx4lbvalid</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>sx4lbresp</name>
        <width type="text">2</width>
        <port>input</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>sx4larready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>sx4larvalid</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>sx4laraddr</name>
        <width type="text">32</width>
        <port>output</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>sx4lrready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>sx4lrvalid</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>sx4lrdata</name>
        <width type="text">32</width>
        <port>input</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>sx4lrresp</name>
        <width type="text">2</width>
        <port>input</port>
        <sync>clk_slave</sync>
        <init>rstnn_slave</init>
      </signal>
      <signal>
        <name>rfni_link</name>
        <width type="text">`BW_FNI_LINK(BW_FNI_PHIT)</width>
        <port>input</port>
        <sync>clk_network</sync>
        <init>rstnn_network</init>
      </signal>
      <signal>
        <name>rfni_ready</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>clk_network</sync>
        <init>rstnn_network</init>
      </signal>
      <signal>
        <name>rbni_link</name>
        <width type="text">`BW_BNI_LINK(BW_BNI_PHIT)</width>
        <port>output</port>
        <sync>clk_network</sync>
        <init>rstnn_network</init>
      </signal>
      <signal>
        <name>rbni_ready</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>clk_network</sync>
        <init>rstnn_network</init>
      </signal>
      <signal>
        <name>svri_rlink</name>
        <width type="text">`BW_SVRING_LINK</width>
        <port>input</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>svri_rack</name>
        <width type="dec">1</width>
        <port>output</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>svri_slink</name>
        <width type="text">`BW_SVRING_LINK</width>
        <port>output</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
      <signal>
        <name>svri_sack</name>
        <width type="dec">1</width>
        <port>input</port>
        <sync>None</sync>
        <init>None</init>
      </signal>
    </ip_instance>
    <ip_instance>
      <name>i_system_router</name>
      <library_name>router</library_name>
      <parameter>
        <id>BW_FNI_PHIT</id>
        <value type="text">BW_FNI_PHIT</value>
      </parameter>
      <parameter>
        <id>BW_BNI_PHIT</id>
        <value type="text">BW_BNI_PHIT</value>
      </parameter>
      <parameter>
        <id>NUM_MASTER</id>
        <value type="dec">1</value>
      </parameter>
      <parameter>
        <id>NUM_SLAVE</id>
        <value type="dec">6</value>
      </parameter>
      <parameter>
        <id>ROUTER_ID</id>
        <value type="text">`ROUTER_ID_I_SYSTEM_ROUTER</value>
      </parameter>
      <routing_table>
        <request_routing_info>
          <target>i_snim_i_system_sram_no_name</target>
          <port>0</port>
        </request_routing_info>
        <request_routing_info>
          <target>i_snim_common_peri_group_no_name</target>
          <port>1</port>
        </request_routing_info>
        <request_routing_info>
          <target>i_snim_external_peri_group_no_name</target>
          <port>2</port>
        </request_routing_info>
        <request_routing_info>
          <target>i_snim_platform_controller_no_name</target>
          <port>3</port>
        </request_routing_info>
        <request_routing_info>
          <target>default_slave</target>
          <port>4</port>
        </request_routing_info>
        <request_routing_info>
          <target>i_snim_i_dca_matrix_qgemm_control_mmiox1_interface_mmio</target>
          <port>5</port>
        </request_routing_info>
        <response_routing_info>
          <target>i_mnim_i_main_core_inst</target>
          <port>0</port>
        </response_routing_info>
        <response_routing_info>
          <target>i_mnim_i_main_core_data_c</target>
          <port>0</port>
        </response_routing_info>
        <response_routing_info>
          <target>i_mnim_i_main_core_data_uc</target>
          <port>0</port>
        </response_routing_info>
        <response_routing_info>
          <target>i_mnim_i_vta00_data</target>
          <port>0</port>
        </response_routing_info>
        <response_routing_info>
          <target>i_mnim_platform_controller_master</target>
          <port>0</port>
        </response_routing_info>
        <response_routing_info>
          <target>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part</target>
          <port>0</port>
        </response_routing_info>
        <response_routing_info>
          <target>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part</target>
          <port>0</port>
        </response_routing_info>
        <response_routing_info>
          <target>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part</target>
          <port>0</port>
        </response_routing_info>
      </routing_table>
      <hdl_name>MUNOC_NETWORK_DUAL_ROUTER</hdl_name>
      <signal>
        <name>clk</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>rstnn</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>rfni_link_list</name>
        <width type="text">(`BW_FNI_LINK(BW_FNI_PHIT))*(1)</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rfni_ready_list</name>
        <width type="text">(1)*(1)</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rbni_link_list</name>
        <width type="text">(`BW_BNI_LINK(BW_BNI_PHIT))*(1)</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rbni_ready_list</name>
        <width type="text">(1)*(1)</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>sfni_link_list</name>
        <width type="text">(`BW_FNI_LINK(BW_FNI_PHIT))*(6)</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>sfni_ready_list</name>
        <width type="text">(1)*(6)</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>sbni_link_list</name>
        <width type="text">(`BW_BNI_LINK(BW_BNI_PHIT))*(6)</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>sbni_ready_list</name>
        <width type="text">(1)*(6)</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
    </ip_instance>
    <ip_instance>
      <name>i_user_router</name>
      <library_name>router</library_name>
      <parameter>
        <id>BW_FNI_PHIT</id>
        <value type="text">BW_FNI_PHIT</value>
      </parameter>
      <parameter>
        <id>BW_BNI_PHIT</id>
        <value type="text">BW_BNI_PHIT</value>
      </parameter>
      <parameter>
        <id>NUM_MASTER</id>
        <value type="dec">8</value>
      </parameter>
      <parameter>
        <id>NUM_SLAVE</id>
        <value type="dec">4</value>
      </parameter>
      <parameter>
        <id>ROUTER_ID</id>
        <value type="text">`ROUTER_ID_I_USER_ROUTER</value>
      </parameter>
      <routing_table>
        <response_routing_info>
          <target>i_mnim_i_main_core_inst</target>
          <port>0</port>
        </response_routing_info>
        <response_routing_info>
          <target>i_mnim_i_main_core_data_c</target>
          <port>1</port>
        </response_routing_info>
        <response_routing_info>
          <target>i_mnim_i_main_core_data_uc</target>
          <port>2</port>
        </response_routing_info>
        <response_routing_info>
          <target>i_mnim_i_vta00_data</target>
          <port>3</port>
        </response_routing_info>
        <response_routing_info>
          <target>i_mnim_platform_controller_master</target>
          <port>4</port>
        </response_routing_info>
        <response_routing_info>
          <target>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part</target>
          <port>5</port>
        </response_routing_info>
        <response_routing_info>
          <target>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part</target>
          <port>6</port>
        </response_routing_info>
        <response_routing_info>
          <target>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part</target>
          <port>7</port>
        </response_routing_info>
        <request_routing_info>
          <target>i_snim_i_dca_matrix_qgemm_mq2vta</target>
          <port>0</port>
        </request_routing_info>
        <request_routing_info>
          <target>i_snim_i_system_ddr_no_name</target>
          <port>1</port>
        </request_routing_info>
        <request_routing_info>
          <target>i_snim_i_vta00_config</target>
          <port>2</port>
        </request_routing_info>
        <request_routing_info>
          <target>i_snim_i_system_sram_no_name</target>
          <port>3</port>
        </request_routing_info>
        <request_routing_info>
          <target>i_snim_common_peri_group_no_name</target>
          <port>3</port>
        </request_routing_info>
        <request_routing_info>
          <target>i_snim_external_peri_group_no_name</target>
          <port>3</port>
        </request_routing_info>
        <request_routing_info>
          <target>i_snim_platform_controller_no_name</target>
          <port>3</port>
        </request_routing_info>
        <request_routing_info>
          <target>default_slave</target>
          <port>3</port>
        </request_routing_info>
        <request_routing_info>
          <target>i_snim_i_dca_matrix_qgemm_control_mmiox1_interface_mmio</target>
          <port>3</port>
        </request_routing_info>
      </routing_table>
      <hdl_name>MUNOC_NETWORK_DUAL_ROUTER</hdl_name>
      <signal>
        <name>clk</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>rstnn</name>
        <width type="dec">1</width>
        <port>input</port>
      </signal>
      <signal>
        <name>rfni_link_list</name>
        <width type="text">(`BW_FNI_LINK(BW_FNI_PHIT))*(8)</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rfni_ready_list</name>
        <width type="text">(1)*(8)</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rbni_link_list</name>
        <width type="text">(`BW_BNI_LINK(BW_BNI_PHIT))*(8)</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>rbni_ready_list</name>
        <width type="text">(1)*(8)</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>sfni_link_list</name>
        <width type="text">(`BW_FNI_LINK(BW_FNI_PHIT))*(4)</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>sfni_ready_list</name>
        <width type="text">(1)*(4)</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>sbni_link_list</name>
        <width type="text">(`BW_BNI_LINK(BW_BNI_PHIT))*(4)</width>
        <port>input</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
      <signal>
        <name>sbni_ready_list</name>
        <width type="text">(1)*(4)</width>
        <port>output</port>
        <sync>clk</sync>
        <init>rstnn</init>
      </signal>
    </ip_instance>
    <clock_info>
      <define>
        <name>clk_system</name>
        <value type="dec">100000000</value>
      </define>
      <define>
        <name>clk_dca_core</name>
        <value type="equal">clk_system</value>
      </define>
      <define>
        <name>clk_core</name>
        <value type="equal">clk_system</value>
      </define>
      <define>
        <name>clk_system_external</name>
        <value type="equal">clk_system</value>
      </define>
      <define>
        <name>clk_system_debug</name>
        <value type="equal">clk_system</value>
      </define>
      <define>
        <name>clk_local_access</name>
        <value type="equal">clk_core</value>
      </define>
      <define>
        <name>clk_process_000</name>
        <value type="equal">clk_core</value>
      </define>
      <define>
        <name>clk_dram_if</name>
        <value type="text">from_ip</value>
      </define>
      <define>
        <name>clk_dram_sys</name>
        <value type="text">imp_dependent</value>
      </define>
      <define>
        <name>clk_dram_ref</name>
        <value type="text">imp_dependent</value>
      </define>
      <define>
        <name>clk_vta</name>
        <value type="equal">clk_core</value>
      </define>
      <define>
        <name>clk_noc</name>
        <value type="equal">clk_dram_if</value>
      </define>
      <define>
        <name>gclk_system</name>
        <value type="equal">clk_system</value>
      </define>
      <define>
        <name>gclk_dca_core</name>
        <value type="equal">clk_dca_core</value>
      </define>
      <define>
        <name>gclk_core</name>
        <value type="equal">clk_core</value>
      </define>
      <define>
        <name>gclk_system_external</name>
        <value type="equal">clk_system_external</value>
      </define>
      <define>
        <name>gclk_system_debug</name>
        <value type="equal">clk_system_debug</value>
      </define>
      <define>
        <name>gclk_local_access</name>
        <value type="equal">clk_local_access</value>
      </define>
      <define>
        <name>gclk_process_000</name>
        <value type="equal">clk_process_000</value>
      </define>
      <define>
        <name>gclk_vta</name>
        <value type="equal">clk_vta</value>
      </define>
      <define>
        <name>gclk_noc</name>
        <value type="equal">clk_noc</value>
      </define>
    </clock_info>
    <sim_define>
            
      <record_top>&quot;depth=20&quot;,i_platform.i_rtl.i_dca_matrix_qgemm</record_top>
          
    </sim_define>
    <signal>
      <name>clk_system</name>
      <width type="dec">1</width>
      <comm_type>clk_system</comm_type>
      <port>output</port>
    </signal>
    <signal>
      <name>clk_dca_core</name>
      <width type="dec">1</width>
      <comm_type>clk_dca_core</comm_type>
      <port>output</port>
    </signal>
    <signal>
      <name>clk_core</name>
      <width type="dec">1</width>
      <comm_type>clk_core</comm_type>
      <port>output</port>
    </signal>
    <signal>
      <name>clk_system_external</name>
      <width type="dec">1</width>
      <comm_type>clk_system_external</comm_type>
      <port>output</port>
    </signal>
    <signal>
      <name>clk_system_debug</name>
      <width type="dec">1</width>
      <comm_type>clk_system_debug</comm_type>
      <port>output</port>
    </signal>
    <signal>
      <name>clk_local_access</name>
      <width type="dec">1</width>
      <comm_type>clk_local_access</comm_type>
      <port>output</port>
    </signal>
    <signal>
      <name>clk_process_000</name>
      <width type="dec">1</width>
      <comm_type>clk_process_000</comm_type>
      <port>output</port>
    </signal>
    <signal>
      <name>clk_dram_if</name>
      <width type="dec">1</width>
      <comm_type>clk_dram_if</comm_type>
      <port>output</port>
    </signal>
    <signal>
      <name>clk_dram_sys</name>
      <width type="dec">1</width>
      <comm_type>clk_dram_sys</comm_type>
      <port>output</port>
    </signal>
    <signal>
      <name>clk_dram_ref</name>
      <width type="dec">1</width>
      <comm_type>clk_dram_ref</comm_type>
      <port>output</port>
    </signal>
    <signal>
      <name>clk_vta</name>
      <width type="dec">1</width>
      <comm_type>clk_vta</comm_type>
      <port>output</port>
    </signal>
    <signal>
      <name>clk_noc</name>
      <width type="dec">1</width>
      <comm_type>clk_noc</comm_type>
      <port>output</port>
    </signal>
    <signal>
      <name>gclk_system</name>
      <width type="dec">1</width>
      <comm_type>gclk_system</comm_type>
      <port>output</port>
    </signal>
    <signal>
      <name>gclk_dca_core</name>
      <width type="dec">1</width>
      <comm_type>gclk_dca_core</comm_type>
      <port>output</port>
    </signal>
    <signal>
      <name>gclk_core</name>
      <width type="dec">1</width>
      <comm_type>gclk_core</comm_type>
      <port>output</port>
    </signal>
    <signal>
      <name>gclk_system_external</name>
      <width type="dec">1</width>
      <comm_type>gclk_system_external</comm_type>
      <port>output</port>
    </signal>
    <signal>
      <name>gclk_system_debug</name>
      <width type="dec">1</width>
      <comm_type>gclk_system_debug</comm_type>
      <port>output</port>
    </signal>
    <signal>
      <name>gclk_local_access</name>
      <width type="dec">1</width>
      <comm_type>gclk_local_access</comm_type>
      <port>output</port>
    </signal>
    <signal>
      <name>gclk_process_000</name>
      <width type="dec">1</width>
      <comm_type>gclk_process_000</comm_type>
      <port>output</port>
    </signal>
    <signal>
      <name>gclk_vta</name>
      <width type="dec">1</width>
      <comm_type>gclk_vta</comm_type>
      <port>output</port>
    </signal>
    <signal>
      <name>gclk_noc</name>
      <width type="dec">1</width>
      <comm_type>gclk_noc</comm_type>
      <port>output</port>
    </signal>
    <signal>
      <name>tick_1us</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>tick_62d5ms</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>tick_gpio</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>autoname_104</name>
      <width type="dec">1</width>
      <comm_type>tick_timer</comm_type>
    </signal>
    <signal>
      <name>spi_common_sclk</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>spi_common_sdq0</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>external_rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>external_rstnn</comm_type>
    </signal>
    <signal>
      <name>global_rstnn</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>global_rstpp</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>rstnn_seqeunce</name>
      <width type="dec">7</width>
      <port>output</port>
    </signal>
    <signal>
      <name>rstpp_seqeunce</name>
      <width type="dec">7</width>
      <port>output</port>
    </signal>
    <signal>
      <name>rstnn_user</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>rstpp_user</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>rstnn_noc</name>
      <width type="dec">1</width>
      <comm_type>rstnn_noc</comm_type>
    </signal>
    <signal>
      <name>led_list</name>
      <width type="text">(1)*(1)</width>
      <port>output</port>
    </signal>
    <signal>
      <name>i_system_ddr_clk_ref</name>
      <width type="dec">1</width>
      <port>output</port>
      <comm_type>clk_dram_ref</comm_type>
    </signal>
    <signal>
      <name>i_system_ddr_clk_sys</name>
      <width type="dec">1</width>
      <port>output</port>
      <comm_type>clk_dram_sys</comm_type>
    </signal>
    <signal>
      <name>i_system_ddr_rstnn_sys</name>
      <width type="dec">1</width>
      <port>output</port>
      <comm_type>global_rstnn</comm_type>
    </signal>
    <signal>
      <name>i_system_ddr_clk_dram_if</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>clk_dram_if</comm_type>
    </signal>
    <signal>
      <name>i_system_ddr_rstnn_dram_if</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>i_system_ddr_initialized</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>init</comm_type>
    </signal>
    <signal>
      <name>i_pll0_external_rstnn</name>
      <width type="dec">1</width>
      <port>output</port>
      <comm_type>global_rstnn</comm_type>
    </signal>
    <signal>
      <name>i_pll0_clk_system</name>
      <port>input</port>
      <width type="dec">1</width>
      <comm_type>clk_system</comm_type>
    </signal>
    <signal>
      <name>i_pll0_clk_dram_sys</name>
      <port>input</port>
      <width type="dec">1</width>
      <comm_type>clk_dram_sys</comm_type>
    </signal>
    <signal>
      <name>i_pll0_clk_dram_ref</name>
      <port>input</port>
      <width type="dec">1</width>
      <comm_type>clk_dram_ref</comm_type>
    </signal>
    <signal>
      <name>i_system_sram_clk</name>
      <width type="dec">1</width>
      <port>output</port>
      <comm_type>clk_network</comm_type>
    </signal>
    <signal>
      <name>i_system_sram_rstnn</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>pjtag_rtck</name>
      <width type="dec">1</width>
      <port>input</port>
      <sync>None</sync>
      <init>None</init>
    </signal>
    <signal>
      <name>pjtag_rtrstnn</name>
      <width type="dec">1</width>
      <port>input</port>
      <sync>None</sync>
      <init>None</init>
    </signal>
    <signal>
      <name>pjtag_rtms</name>
      <width type="dec">1</width>
      <port>input</port>
      <sync>None</sync>
      <init>None</init>
    </signal>
    <signal>
      <name>pjtag_rtdi</name>
      <width type="dec">1</width>
      <port>input</port>
      <sync>None</sync>
      <init>None</init>
    </signal>
    <signal>
      <name>pjtag_rtdo</name>
      <width type="dec">1</width>
      <port>output</port>
      <sync>None</sync>
      <init>None</init>
    </signal>
    <signal>
      <name>printf_tx</name>
      <width type="dec">1</width>
      <port>output</port>
      <sync>None</sync>
      <init>None</init>
    </signal>
    <signal>
      <name>printf_rx</name>
      <width type="dec">1</width>
      <port>input</port>
      <sync>None</sync>
      <init>None</init>
    </signal>
    <signal>
      <name>i_system_ddr_sxawready</name>
      <width type="dec">1</width>
      <port>input</port>
      <sync>clk_dram_if</sync>
      <init>rstnn_dram_if</init>
    </signal>
    <signal>
      <name>i_system_ddr_sxawvalid</name>
      <width type="dec">1</width>
      <port>output</port>
      <sync>clk_dram_if</sync>
      <init>rstnn_dram_if</init>
    </signal>
    <signal>
      <name>i_system_ddr_sxawaddr</name>
      <width type="text">32</width>
      <port>output</port>
      <sync>clk_dram_if</sync>
      <init>rstnn_dram_if</init>
    </signal>
    <signal>
      <name>i_system_ddr_sxawid</name>
      <width type="text">16</width>
      <port>output</port>
      <sync>clk_dram_if</sync>
      <init>rstnn_dram_if</init>
    </signal>
    <signal>
      <name>i_system_ddr_sxawlen</name>
      <width type="text">8</width>
      <port>output</port>
      <sync>clk_dram_if</sync>
      <init>rstnn_dram_if</init>
    </signal>
    <signal>
      <name>i_system_ddr_sxawsize</name>
      <width type="text">3</width>
      <port>output</port>
      <sync>clk_dram_if</sync>
      <init>rstnn_dram_if</init>
    </signal>
    <signal>
      <name>i_system_ddr_sxawburst</name>
      <width type="text">2</width>
      <port>output</port>
      <sync>clk_dram_if</sync>
      <init>rstnn_dram_if</init>
    </signal>
    <signal>
      <name>i_system_ddr_sxwready</name>
      <width type="dec">1</width>
      <port>input</port>
      <sync>clk_dram_if</sync>
      <init>rstnn_dram_if</init>
    </signal>
    <signal>
      <name>i_system_ddr_sxwvalid</name>
      <width type="dec">1</width>
      <port>output</port>
      <sync>clk_dram_if</sync>
      <init>rstnn_dram_if</init>
    </signal>
    <signal>
      <name>i_system_ddr_sxwid</name>
      <width type="text">16</width>
      <port>output</port>
      <sync>clk_dram_if</sync>
      <init>rstnn_dram_if</init>
    </signal>
    <signal>
      <name>i_system_ddr_sxwdata</name>
      <width type="text">32</width>
      <port>output</port>
      <sync>clk_dram_if</sync>
      <init>rstnn_dram_if</init>
    </signal>
    <signal>
      <name>i_system_ddr_sxwstrb</name>
      <width type="text">32/8</width>
      <port>output</port>
      <sync>clk_dram_if</sync>
      <init>rstnn_dram_if</init>
    </signal>
    <signal>
      <name>i_system_ddr_sxwlast</name>
      <width type="dec">1</width>
      <port>output</port>
      <sync>clk_dram_if</sync>
      <init>rstnn_dram_if</init>
    </signal>
    <signal>
      <name>i_system_ddr_sxbready</name>
      <width type="dec">1</width>
      <port>output</port>
      <sync>clk_dram_if</sync>
      <init>rstnn_dram_if</init>
    </signal>
    <signal>
      <name>i_system_ddr_sxbvalid</name>
      <width type="dec">1</width>
      <port>input</port>
      <sync>clk_dram_if</sync>
      <init>rstnn_dram_if</init>
    </signal>
    <signal>
      <name>i_system_ddr_sxbid</name>
      <width type="text">16</width>
      <port>input</port>
      <sync>clk_dram_if</sync>
      <init>rstnn_dram_if</init>
    </signal>
    <signal>
      <name>i_system_ddr_sxbresp</name>
      <width type="text">2</width>
      <port>input</port>
      <sync>clk_dram_if</sync>
      <init>rstnn_dram_if</init>
    </signal>
    <signal>
      <name>i_system_ddr_sxarready</name>
      <width type="dec">1</width>
      <port>input</port>
      <sync>clk_dram_if</sync>
      <init>rstnn_dram_if</init>
    </signal>
    <signal>
      <name>i_system_ddr_sxarvalid</name>
      <width type="dec">1</width>
      <port>output</port>
      <sync>clk_dram_if</sync>
      <init>rstnn_dram_if</init>
    </signal>
    <signal>
      <name>i_system_ddr_sxaraddr</name>
      <width type="text">32</width>
      <port>output</port>
      <sync>clk_dram_if</sync>
      <init>rstnn_dram_if</init>
    </signal>
    <signal>
      <name>i_system_ddr_sxarid</name>
      <width type="text">16</width>
      <port>output</port>
      <sync>clk_dram_if</sync>
      <init>rstnn_dram_if</init>
    </signal>
    <signal>
      <name>i_system_ddr_sxarlen</name>
      <width type="text">8</width>
      <port>output</port>
      <sync>clk_dram_if</sync>
      <init>rstnn_dram_if</init>
    </signal>
    <signal>
      <name>i_system_ddr_sxarsize</name>
      <width type="text">3</width>
      <port>output</port>
      <sync>clk_dram_if</sync>
      <init>rstnn_dram_if</init>
    </signal>
    <signal>
      <name>i_system_ddr_sxarburst</name>
      <width type="text">2</width>
      <port>output</port>
      <sync>clk_dram_if</sync>
      <init>rstnn_dram_if</init>
    </signal>
    <signal>
      <name>i_system_ddr_sxrready</name>
      <width type="dec">1</width>
      <port>output</port>
      <sync>clk_dram_if</sync>
      <init>rstnn_dram_if</init>
    </signal>
    <signal>
      <name>i_system_ddr_sxrvalid</name>
      <width type="dec">1</width>
      <port>input</port>
      <sync>clk_dram_if</sync>
      <init>rstnn_dram_if</init>
    </signal>
    <signal>
      <name>i_system_ddr_sxrid</name>
      <width type="text">16</width>
      <port>input</port>
      <sync>clk_dram_if</sync>
      <init>rstnn_dram_if</init>
    </signal>
    <signal>
      <name>i_system_ddr_sxrdata</name>
      <width type="text">32</width>
      <port>input</port>
      <sync>clk_dram_if</sync>
      <init>rstnn_dram_if</init>
    </signal>
    <signal>
      <name>i_system_ddr_sxrlast</name>
      <width type="dec">1</width>
      <port>input</port>
      <sync>clk_dram_if</sync>
      <init>rstnn_dram_if</init>
    </signal>
    <signal>
      <name>i_system_ddr_sxrresp</name>
      <width type="text">2</width>
      <port>input</port>
      <sync>clk_dram_if</sync>
      <init>rstnn_dram_if</init>
    </signal>
    <signal>
      <name>i_system_sram_sxawready</name>
      <width type="dec">1</width>
      <port>input</port>
      <sync>clk</sync>
      <init>rstnn</init>
    </signal>
    <signal>
      <name>i_system_sram_sxawvalid</name>
      <width type="dec">1</width>
      <port>output</port>
      <sync>clk</sync>
      <init>rstnn</init>
    </signal>
    <signal>
      <name>i_system_sram_sxawaddr</name>
      <width type="text">32</width>
      <port>output</port>
      <sync>clk</sync>
      <init>rstnn</init>
    </signal>
    <signal>
      <name>i_system_sram_sxawid</name>
      <width type="text">`REQUIRED_BW_OF_SLAVE_TID</width>
      <port>output</port>
      <sync>clk</sync>
      <init>rstnn</init>
    </signal>
    <signal>
      <name>i_system_sram_sxawlen</name>
      <width type="text">8</width>
      <port>output</port>
      <sync>clk</sync>
      <init>rstnn</init>
    </signal>
    <signal>
      <name>i_system_sram_sxawsize</name>
      <width type="text">3</width>
      <port>output</port>
      <sync>clk</sync>
      <init>rstnn</init>
    </signal>
    <signal>
      <name>i_system_sram_sxawburst</name>
      <width type="text">2</width>
      <port>output</port>
      <sync>clk</sync>
      <init>rstnn</init>
    </signal>
    <signal>
      <name>i_system_sram_sxwready</name>
      <width type="dec">1</width>
      <port>input</port>
      <sync>clk</sync>
      <init>rstnn</init>
    </signal>
    <signal>
      <name>i_system_sram_sxwvalid</name>
      <width type="dec">1</width>
      <port>output</port>
      <sync>clk</sync>
      <init>rstnn</init>
    </signal>
    <signal>
      <name>i_system_sram_sxwid</name>
      <width type="text">`REQUIRED_BW_OF_SLAVE_TID</width>
      <port>output</port>
      <sync>clk</sync>
      <init>rstnn</init>
    </signal>
    <signal>
      <name>i_system_sram_sxwdata</name>
      <width type="text">32</width>
      <port>output</port>
      <sync>clk</sync>
      <init>rstnn</init>
    </signal>
    <signal>
      <name>i_system_sram_sxwstrb</name>
      <width type="text">32/8</width>
      <port>output</port>
      <sync>clk</sync>
      <init>rstnn</init>
    </signal>
    <signal>
      <name>i_system_sram_sxwlast</name>
      <width type="dec">1</width>
      <port>output</port>
      <sync>clk</sync>
      <init>rstnn</init>
    </signal>
    <signal>
      <name>i_system_sram_sxbready</name>
      <width type="dec">1</width>
      <port>output</port>
      <sync>clk</sync>
      <init>rstnn</init>
    </signal>
    <signal>
      <name>i_system_sram_sxbvalid</name>
      <width type="dec">1</width>
      <port>input</port>
      <sync>clk</sync>
      <init>rstnn</init>
    </signal>
    <signal>
      <name>i_system_sram_sxbid</name>
      <width type="text">`REQUIRED_BW_OF_SLAVE_TID</width>
      <port>input</port>
      <sync>clk</sync>
      <init>rstnn</init>
    </signal>
    <signal>
      <name>i_system_sram_sxbresp</name>
      <width type="text">2</width>
      <port>input</port>
      <sync>clk</sync>
      <init>rstnn</init>
    </signal>
    <signal>
      <name>i_system_sram_sxarready</name>
      <width type="dec">1</width>
      <port>input</port>
      <sync>clk</sync>
      <init>rstnn</init>
    </signal>
    <signal>
      <name>i_system_sram_sxarvalid</name>
      <width type="dec">1</width>
      <port>output</port>
      <sync>clk</sync>
      <init>rstnn</init>
    </signal>
    <signal>
      <name>i_system_sram_sxaraddr</name>
      <width type="text">32</width>
      <port>output</port>
      <sync>clk</sync>
      <init>rstnn</init>
    </signal>
    <signal>
      <name>i_system_sram_sxarid</name>
      <width type="text">`REQUIRED_BW_OF_SLAVE_TID</width>
      <port>output</port>
      <sync>clk</sync>
      <init>rstnn</init>
    </signal>
    <signal>
      <name>i_system_sram_sxarlen</name>
      <width type="text">8</width>
      <port>output</port>
      <sync>clk</sync>
      <init>rstnn</init>
    </signal>
    <signal>
      <name>i_system_sram_sxarsize</name>
      <width type="text">3</width>
      <port>output</port>
      <sync>clk</sync>
      <init>rstnn</init>
    </signal>
    <signal>
      <name>i_system_sram_sxarburst</name>
      <width type="text">2</width>
      <port>output</port>
      <sync>clk</sync>
      <init>rstnn</init>
    </signal>
    <signal>
      <name>i_system_sram_sxrready</name>
      <width type="dec">1</width>
      <port>output</port>
      <sync>clk</sync>
      <init>rstnn</init>
    </signal>
    <signal>
      <name>i_system_sram_sxrvalid</name>
      <width type="dec">1</width>
      <port>input</port>
      <sync>clk</sync>
      <init>rstnn</init>
    </signal>
    <signal>
      <name>i_system_sram_sxrid</name>
      <width type="text">`REQUIRED_BW_OF_SLAVE_TID</width>
      <port>input</port>
      <sync>clk</sync>
      <init>rstnn</init>
    </signal>
    <signal>
      <name>i_system_sram_sxrdata</name>
      <width type="text">32</width>
      <port>input</port>
      <sync>clk</sync>
      <init>rstnn</init>
    </signal>
    <signal>
      <name>i_system_sram_sxrlast</name>
      <width type="dec">1</width>
      <port>input</port>
      <sync>clk</sync>
      <init>rstnn</init>
    </signal>
    <signal>
      <name>i_system_sram_sxrresp</name>
      <width type="text">2</width>
      <port>input</port>
      <sync>clk</sync>
      <init>rstnn</init>
    </signal>
    <signal>
      <name>i_main_core_clk</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_main_core_rstnn</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_main_core_interrupt_vector</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_main_core_interrupt_out</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_main_core_inst_sxawready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_main_core_inst_sxawvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_main_core_inst_sxawaddr</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_main_core_inst_sxawid</name>
      <width type="text">4</width>
    </signal>
    <signal>
      <name>i_main_core_inst_sxawlen</name>
      <width type="text">8</width>
    </signal>
    <signal>
      <name>i_main_core_inst_sxawsize</name>
      <width type="text">3</width>
    </signal>
    <signal>
      <name>i_main_core_inst_sxawburst</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_main_core_inst_sxwready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_main_core_inst_sxwvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_main_core_inst_sxwid</name>
      <width type="text">4</width>
    </signal>
    <signal>
      <name>i_main_core_inst_sxwdata</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_main_core_inst_sxwstrb</name>
      <width type="text">32/8</width>
    </signal>
    <signal>
      <name>i_main_core_inst_sxwlast</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_main_core_inst_sxbready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_main_core_inst_sxbvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_main_core_inst_sxbid</name>
      <width type="text">4</width>
    </signal>
    <signal>
      <name>i_main_core_inst_sxbresp</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_main_core_inst_sxarready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_main_core_inst_sxarvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_main_core_inst_sxaraddr</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_main_core_inst_sxarid</name>
      <width type="text">4</width>
    </signal>
    <signal>
      <name>i_main_core_inst_sxarlen</name>
      <width type="text">8</width>
    </signal>
    <signal>
      <name>i_main_core_inst_sxarsize</name>
      <width type="text">3</width>
    </signal>
    <signal>
      <name>i_main_core_inst_sxarburst</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_main_core_inst_sxrready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_main_core_inst_sxrvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_main_core_inst_sxrid</name>
      <width type="text">4</width>
    </signal>
    <signal>
      <name>i_main_core_inst_sxrdata</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_main_core_inst_sxrlast</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_main_core_inst_sxrresp</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_main_core_data_c_sxawready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_main_core_data_c_sxawvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_main_core_data_c_sxawaddr</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_main_core_data_c_sxawid</name>
      <width type="text">4</width>
    </signal>
    <signal>
      <name>i_main_core_data_c_sxawlen</name>
      <width type="text">8</width>
    </signal>
    <signal>
      <name>i_main_core_data_c_sxawsize</name>
      <width type="text">3</width>
    </signal>
    <signal>
      <name>i_main_core_data_c_sxawburst</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_main_core_data_c_sxwready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_main_core_data_c_sxwvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_main_core_data_c_sxwid</name>
      <width type="text">4</width>
    </signal>
    <signal>
      <name>i_main_core_data_c_sxwdata</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_main_core_data_c_sxwstrb</name>
      <width type="text">32/8</width>
    </signal>
    <signal>
      <name>i_main_core_data_c_sxwlast</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_main_core_data_c_sxbready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_main_core_data_c_sxbvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_main_core_data_c_sxbid</name>
      <width type="text">4</width>
    </signal>
    <signal>
      <name>i_main_core_data_c_sxbresp</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_main_core_data_c_sxarready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_main_core_data_c_sxarvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_main_core_data_c_sxaraddr</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_main_core_data_c_sxarid</name>
      <width type="text">4</width>
    </signal>
    <signal>
      <name>i_main_core_data_c_sxarlen</name>
      <width type="text">8</width>
    </signal>
    <signal>
      <name>i_main_core_data_c_sxarsize</name>
      <width type="text">3</width>
    </signal>
    <signal>
      <name>i_main_core_data_c_sxarburst</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_main_core_data_c_sxrready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_main_core_data_c_sxrvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_main_core_data_c_sxrid</name>
      <width type="text">4</width>
    </signal>
    <signal>
      <name>i_main_core_data_c_sxrdata</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_main_core_data_c_sxrlast</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_main_core_data_c_sxrresp</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_main_core_data_uc_sxawready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_main_core_data_uc_sxawvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_main_core_data_uc_sxawaddr</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_main_core_data_uc_sxawid</name>
      <width type="text">4</width>
    </signal>
    <signal>
      <name>i_main_core_data_uc_sxawlen</name>
      <width type="text">8</width>
    </signal>
    <signal>
      <name>i_main_core_data_uc_sxawsize</name>
      <width type="text">3</width>
    </signal>
    <signal>
      <name>i_main_core_data_uc_sxawburst</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_main_core_data_uc_sxwready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_main_core_data_uc_sxwvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_main_core_data_uc_sxwid</name>
      <width type="text">4</width>
    </signal>
    <signal>
      <name>i_main_core_data_uc_sxwdata</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_main_core_data_uc_sxwstrb</name>
      <width type="text">32/8</width>
    </signal>
    <signal>
      <name>i_main_core_data_uc_sxwlast</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_main_core_data_uc_sxbready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_main_core_data_uc_sxbvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_main_core_data_uc_sxbid</name>
      <width type="text">4</width>
    </signal>
    <signal>
      <name>i_main_core_data_uc_sxbresp</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_main_core_data_uc_sxarready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_main_core_data_uc_sxarvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_main_core_data_uc_sxaraddr</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_main_core_data_uc_sxarid</name>
      <width type="text">4</width>
    </signal>
    <signal>
      <name>i_main_core_data_uc_sxarlen</name>
      <width type="text">8</width>
    </signal>
    <signal>
      <name>i_main_core_data_uc_sxarsize</name>
      <width type="text">3</width>
    </signal>
    <signal>
      <name>i_main_core_data_uc_sxarburst</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_main_core_data_uc_sxrready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_main_core_data_uc_sxrvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_main_core_data_uc_sxrid</name>
      <width type="text">4</width>
    </signal>
    <signal>
      <name>i_main_core_data_uc_sxrdata</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_main_core_data_uc_sxrlast</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_main_core_data_uc_sxrresp</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_main_core_spc</name>
      <width type="dec">32</width>
    </signal>
    <signal>
      <name>i_main_core_sinst</name>
      <width type="dec">32</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_clk</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_rstnn</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_control_rmx_core_config</name>
      <width type="text">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_control_rmx_core_status</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_control_rmx_clear_request</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_control_rmx_clear_finish</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_control_rmx_log_fifo_wready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_control_rmx_log_fifo_wrequest</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_control_rmx_log_fifo_wdata</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_control_rmx_inst_fifo_rready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_control_rmx_inst_fifo_rdata</name>
      <width type="text">512</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_control_rmx_inst_fifo_rrequest</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_control_rmx_operation_finish</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_control_rmx_input_fifo_rready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_control_rmx_input_fifo_rdata</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_control_rmx_input_fifo_rrequest</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_control_rmx_output_fifo_wready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_control_rmx_output_fifo_wrequest</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_control_rmx_output_fifo_wdata</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mx_sinst_wvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mx_sinst_wdata</name>
      <width type="text">`BW_DCA_MATRIX_LSU_INST</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mx_sinst_wready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mx_sinst_decode_finish</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mx_sinst_execute_finish</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mx_sinst_busy</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mx_sload_tensor_row_wvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mx_sload_tensor_row_wlast</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mx_sload_tensor_row_wdata</name>
      <width type="text">32*16</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mx_sload_tensor_row_wready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mx_sstore_tensor_row_rvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mx_sstore_tensor_row_rlast</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mx_sstore_tensor_row_rready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mx_sstore_tensor_row_rdata</name>
      <width type="text">32*16</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mw_sinst_wvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mw_sinst_wdata</name>
      <width type="text">`BW_DCA_MATRIX_LSU_INST</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mw_sinst_wready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mw_sinst_decode_finish</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mw_sinst_execute_finish</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mw_sinst_busy</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mw_sload_tensor_row_wvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mw_sload_tensor_row_wlast</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mw_sload_tensor_row_wdata</name>
      <width type="text">32*16</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mw_sload_tensor_row_wready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mw_sstore_tensor_row_rvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mw_sstore_tensor_row_rlast</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mw_sstore_tensor_row_rready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mw_sstore_tensor_row_rdata</name>
      <width type="text">32*16</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mo_sinst_wvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mo_sinst_wdata</name>
      <width type="text">`BW_DCA_MATRIX_LSU_INST</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mo_sinst_wready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mo_sinst_decode_finish</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mo_sinst_execute_finish</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mo_sinst_busy</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mo_sload_tensor_row_wvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mo_sload_tensor_row_wlast</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mo_sload_tensor_row_wdata</name>
      <width type="text">32*16</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mo_sload_tensor_row_wready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mo_sstore_tensor_row_rvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mo_sstore_tensor_row_rlast</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mo_sstore_tensor_row_rready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mo_sstore_tensor_row_rdata</name>
      <width type="text">32*16</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mq2vta_rxawready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mq2vta_rxawvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mq2vta_rxawaddr</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mq2vta_rxawid</name>
      <width type="text">4</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mq2vta_rxawlen</name>
      <width type="text">8</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mq2vta_rxawsize</name>
      <width type="text">3</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mq2vta_rxawburst</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mq2vta_rxwready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mq2vta_rxwvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mq2vta_rxwid</name>
      <width type="text">4</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mq2vta_rxwdata</name>
      <width type="text">128</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mq2vta_rxwstrb</name>
      <width type="text">128/8</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mq2vta_rxwlast</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mq2vta_rxbready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mq2vta_rxbvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mq2vta_rxbid</name>
      <width type="text">4</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mq2vta_rxbresp</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mq2vta_rxarready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mq2vta_rxarvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mq2vta_rxaraddr</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mq2vta_rxarid</name>
      <width type="text">4</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mq2vta_rxarlen</name>
      <width type="text">8</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mq2vta_rxarsize</name>
      <width type="text">3</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mq2vta_rxarburst</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mq2vta_rxrready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mq2vta_rxrvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mq2vta_rxrid</name>
      <width type="text">4</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mq2vta_rxrdata</name>
      <width type="text">128</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mq2vta_rxrlast</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mq2vta_rxrresp</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_led_clk</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_led_tick_62d5ms</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_led_rstnn</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_led_app_finished</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_led_led_list</name>
      <width type="text">(1)*(1)</width>
    </signal>
    <signal>
      <name>i_vta00_clk</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_vta00_rstnn</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_vta00_data_sx4awready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_vta00_data_sx4awvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_vta00_data_sx4awaddr</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_vta00_data_sx4awid</name>
      <width type="text">4</width>
    </signal>
    <signal>
      <name>i_vta00_data_sx4awlen</name>
      <width type="text">8</width>
    </signal>
    <signal>
      <name>i_vta00_data_sx4awsize</name>
      <width type="text">3</width>
    </signal>
    <signal>
      <name>i_vta00_data_sx4awburst</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_vta00_data_sx4wready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_vta00_data_sx4wvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_vta00_data_sx4wdata</name>
      <width type="text">64</width>
    </signal>
    <signal>
      <name>i_vta00_data_sx4wstrb</name>
      <width type="text">64/8</width>
    </signal>
    <signal>
      <name>i_vta00_data_sx4wlast</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_vta00_data_sx4bready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_vta00_data_sx4bvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_vta00_data_sx4bid</name>
      <width type="text">4</width>
    </signal>
    <signal>
      <name>i_vta00_data_sx4bresp</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_vta00_data_sx4arready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_vta00_data_sx4arvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_vta00_data_sx4araddr</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_vta00_data_sx4arid</name>
      <width type="text">4</width>
    </signal>
    <signal>
      <name>i_vta00_data_sx4arlen</name>
      <width type="text">8</width>
    </signal>
    <signal>
      <name>i_vta00_data_sx4arsize</name>
      <width type="text">3</width>
    </signal>
    <signal>
      <name>i_vta00_data_sx4arburst</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_vta00_data_sx4rready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_vta00_data_sx4rvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_vta00_data_sx4rid</name>
      <width type="text">4</width>
    </signal>
    <signal>
      <name>i_vta00_data_sx4rdata</name>
      <width type="text">64</width>
    </signal>
    <signal>
      <name>i_vta00_data_sx4rlast</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_vta00_data_sx4rresp</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_vta00_config_rx4lawready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_vta00_config_rx4lawvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_vta00_config_rx4lawaddr</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_vta00_config_rx4lwready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_vta00_config_rx4lwvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_vta00_config_rx4lwdata</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_vta00_config_rx4lwstrb</name>
      <width type="text">32/8</width>
    </signal>
    <signal>
      <name>i_vta00_config_rx4lbready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_vta00_config_rx4lbvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_vta00_config_rx4lbresp</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_vta00_config_rx4larready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_vta00_config_rx4larvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_vta00_config_rx4laraddr</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_vta00_config_rx4lrready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_vta00_config_rx4lrvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_vta00_config_rx4lrdata</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_vta00_config_rx4lrresp</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>common_peri_group_clk</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>common_peri_group_rstnn</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>common_peri_group_lock_status_list</name>
      <width type="text">1</width>
    </signal>
    <signal>
      <name>common_peri_group_real_clock</name>
      <width type="dec">64</width>
    </signal>
    <signal>
      <name>common_peri_group_global_tag_list</name>
      <width type="text">1</width>
    </signal>
    <signal>
      <name>common_peri_group_system_tick_config</name>
      <width type="dec">11</width>
    </signal>
    <signal>
      <name>common_peri_group_core_tick_config</name>
      <width type="dec">11</width>
    </signal>
    <signal>
      <name>common_peri_group_rpsel</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>common_peri_group_rpenable</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>common_peri_group_rpwrite</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>common_peri_group_rpaddr</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>common_peri_group_rpwdata</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>common_peri_group_rpready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>common_peri_group_rprdata</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>common_peri_group_rpslverr</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>autoname_103_clk</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>autoname_103_rstnn</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>autoname_103_tick_config</name>
      <width type="dec">11</width>
    </signal>
    <signal>
      <name>autoname_103_tick_1us</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>autoname_103_tick_62d5ms</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>autoname_105_clk</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>autoname_105_rstnn</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>autoname_105_tick_1us</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>autoname_105_real_clock</name>
      <width type="dec">64</width>
    </signal>
    <signal>
      <name>external_peri_group_clk</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>external_peri_group_rstnn</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>external_peri_group_tick_1us</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>external_peri_group_tick_gpio</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>external_peri_group_uart_interrupts</name>
      <width type="dec">32</width>
    </signal>
    <signal>
      <name>external_peri_group_spi_interrupt</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>external_peri_group_i2c_interrupts</name>
      <width type="dec">32</width>
    </signal>
    <signal>
      <name>external_peri_group_gpio_interrupts</name>
      <width type="dec">32</width>
    </signal>
    <signal>
      <name>external_peri_group_wifi_interrupt</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>external_peri_group_spi_common_sclk</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>external_peri_group_spi_common_sdq0</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>external_peri_group_rpsel</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>external_peri_group_rpenable</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>external_peri_group_rpwrite</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>external_peri_group_rpaddr</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>external_peri_group_rpwdata</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>external_peri_group_rpready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>external_peri_group_rprdata</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>external_peri_group_rpslverr</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>external_peri_group_uart_stx_list</name>
      <width type="text">(1)*(1)</width>
    </signal>
    <signal>
      <name>external_peri_group_uart_srx_list</name>
      <width type="text">(1)*(1)</width>
    </signal>
    <signal>
      <name>external_peri_group_oled_sdcsel_oe</name>
      <width type="text">1</width>
    </signal>
    <signal>
      <name>external_peri_group_oled_sdcsel_oval</name>
      <width type="text">1</width>
    </signal>
    <signal>
      <name>external_peri_group_oled_sdcsel_ival</name>
      <width type="text">1</width>
    </signal>
    <signal>
      <name>external_peri_group_oled_srstnn_oe</name>
      <width type="text">1</width>
    </signal>
    <signal>
      <name>external_peri_group_oled_srstnn_oval</name>
      <width type="text">1</width>
    </signal>
    <signal>
      <name>external_peri_group_oled_srstnn_ival</name>
      <width type="text">1</width>
    </signal>
    <signal>
      <name>external_peri_group_oled_svbat_oe</name>
      <width type="text">1</width>
    </signal>
    <signal>
      <name>external_peri_group_oled_svbat_oval</name>
      <width type="text">1</width>
    </signal>
    <signal>
      <name>external_peri_group_oled_svbat_ival</name>
      <width type="text">1</width>
    </signal>
    <signal>
      <name>external_peri_group_oled_svdd_oe</name>
      <width type="text">1</width>
    </signal>
    <signal>
      <name>external_peri_group_oled_svdd_oval</name>
      <width type="text">1</width>
    </signal>
    <signal>
      <name>external_peri_group_oled_svdd_ival</name>
      <width type="text">1</width>
    </signal>
    <signal>
      <name>external_peri_group_wifi_sitr</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>external_peri_group_wifi_srstnn</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>external_peri_group_wifi_swp</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>external_peri_group_wifi_shibernate</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>core_peri_group_clk</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>core_peri_group_rstnn</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>core_peri_group_tick_1us</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>core_peri_group_delay_notice</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>core_peri_group_plic_interrupt</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>core_peri_group_lock_status_list</name>
      <width type="text">1</width>
    </signal>
    <signal>
      <name>core_peri_group_global_tag_list</name>
      <width type="text">1</width>
    </signal>
    <signal>
      <name>core_peri_group_core_interrupt_vector</name>
      <width type="dec">32</width>
    </signal>
    <signal>
      <name>core_peri_group_allows_holds</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>core_peri_group_rpsel</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>core_peri_group_rpenable</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>core_peri_group_rpwrite</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>core_peri_group_rpaddr</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>core_peri_group_rpwdata</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>core_peri_group_rpready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>core_peri_group_rprdata</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>core_peri_group_rpslverr</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>core_peri_group_tcu_spsel</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>core_peri_group_tcu_spenable</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>core_peri_group_tcu_spwrite</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>core_peri_group_tcu_spaddr</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>core_peri_group_tcu_spwdata</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>core_peri_group_tcu_spready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>core_peri_group_tcu_sprdata</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>core_peri_group_tcu_spslverr</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>core_peri_group_florian_spsel</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>core_peri_group_florian_spenable</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>core_peri_group_florian_spwrite</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>core_peri_group_florian_spaddr</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>core_peri_group_florian_spwdata</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>core_peri_group_florian_spready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>core_peri_group_florian_sprdata</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>core_peri_group_florian_spslverr</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>platform_controller_clk</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>platform_controller_external_rstnn</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>platform_controller_global_rstnn</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>platform_controller_global_rstpp</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>platform_controller_rstnn_seqeunce</name>
      <width type="text">7</width>
    </signal>
    <signal>
      <name>platform_controller_rstpp_seqeunce</name>
      <width type="text">7</width>
    </signal>
    <signal>
      <name>platform_controller_boot_mode</name>
      <width type="text">`BW_BOOT_MODE</width>
    </signal>
    <signal>
      <name>platform_controller_jtag_select</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>platform_controller_initialized</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>platform_controller_app_finished</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>platform_controller_rstnn</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>platform_controller_shready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>platform_controller_shaddr</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>platform_controller_shburst</name>
      <width type="text">3</width>
    </signal>
    <signal>
      <name>platform_controller_shmasterlock</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>platform_controller_shprot</name>
      <width type="text">4</width>
    </signal>
    <signal>
      <name>platform_controller_shsize</name>
      <width type="text">3</width>
    </signal>
    <signal>
      <name>platform_controller_shtrans</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>platform_controller_shwrite</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>platform_controller_shwdata</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>platform_controller_shrdata</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>platform_controller_shresp</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>platform_controller_rpsel</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>platform_controller_rpenable</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>platform_controller_rpwrite</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>platform_controller_rpaddr</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>platform_controller_rpwdata</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>platform_controller_rpready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>platform_controller_rprdata</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>platform_controller_rpslverr</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>platform_controller_pjtag_rtck</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>platform_controller_pjtag_rtrstnn</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>platform_controller_pjtag_rtms</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>platform_controller_pjtag_rtdi</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>platform_controller_pjtag_rtdo</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>platform_controller_noc_debug_spsel</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>platform_controller_noc_debug_spenable</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>platform_controller_noc_debug_spwrite</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>platform_controller_noc_debug_spaddr</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>platform_controller_noc_debug_spwdata</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>platform_controller_noc_debug_spready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>platform_controller_noc_debug_sprdata</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>platform_controller_noc_debug_spslverr</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>platform_controller_rpc_list</name>
      <width type="text">(32)*(1)</width>
    </signal>
    <signal>
      <name>platform_controller_rinst_list</name>
      <width type="text">(32)*(1)</width>
    </signal>
    <signal>
      <name>default_slave_clk_network</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>default_slave_rstnn_network</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>default_slave_clk_debug</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>default_slave_rstnn_debug</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>default_slave_comm_disable</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>default_slave_rfni_link</name>
      <width type="text">`BW_FNI_LINK(BW_FNI_PHIT)</width>
    </signal>
    <signal>
      <name>default_slave_rfni_ready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>default_slave_rbni_link</name>
      <width type="text">`BW_BNI_LINK(BW_BNI_PHIT)</width>
    </signal>
    <signal>
      <name>default_slave_rbni_ready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>default_slave_debug_rpsel</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>default_slave_debug_rpenable</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>default_slave_debug_rpwrite</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>default_slave_debug_rpaddr</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>default_slave_debug_rpwdata</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>default_slave_debug_rpready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>default_slave_debug_rprdata</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>default_slave_debug_rpslverr</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>default_slave_svri_rlink</name>
      <width type="text">`BW_SVRING_LINK</width>
    </signal>
    <signal>
      <name>default_slave_svri_rack</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>default_slave_svri_slink</name>
      <width type="text">`BW_SVRING_LINK</width>
    </signal>
    <signal>
      <name>default_slave_svri_sack</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_control_mmiox1_interface_clk_mmio</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_control_mmiox1_interface_rstnn_mmio</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_control_mmiox1_interface_interrupt_list</name>
      <width type="dec">32</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_control_mmiox1_interface_clk_acc</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_control_mmiox1_interface_rstnn_acc</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_control_mmiox1_interface_mmio_rpsel</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_control_mmiox1_interface_mmio_rpenable</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_control_mmiox1_interface_mmio_rpwrite</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_control_mmiox1_interface_mmio_rpaddr</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_control_mmiox1_interface_mmio_rpwdata</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_control_mmiox1_interface_mmio_rpready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_control_mmiox1_interface_mmio_rprdata</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_control_mmiox1_interface_mmio_rpslverr</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_control_mmiox1_interface_smx_core_config</name>
      <width type="text">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_control_mmiox1_interface_smx_core_status</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_control_mmiox1_interface_smx_clear_request</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_control_mmiox1_interface_smx_clear_finish</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_control_mmiox1_interface_smx_log_fifo_wready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_control_mmiox1_interface_smx_log_fifo_wrequest</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_control_mmiox1_interface_smx_log_fifo_wdata</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_control_mmiox1_interface_smx_inst_fifo_rready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_control_mmiox1_interface_smx_inst_fifo_rdata</name>
      <width type="text">512</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_control_mmiox1_interface_smx_inst_fifo_rrequest</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_control_mmiox1_interface_smx_operation_finish</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_control_mmiox1_interface_smx_input_fifo_rready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_control_mmiox1_interface_smx_input_fifo_rdata</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_control_mmiox1_interface_smx_input_fifo_rrequest</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_control_mmiox1_interface_smx_output_fifo_wready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_control_mmiox1_interface_smx_output_fifo_wrequest</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_control_mmiox1_interface_smx_output_fifo_wdata</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mx_mlsu_clk</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mx_mlsu_rstnn</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mx_mlsu_rinst_wvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mx_mlsu_rinst_wdata</name>
      <width type="text">`BW_DCA_MATRIX_LSU_INST</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mx_mlsu_rinst_wready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mx_mlsu_rinst_decode_finish</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mx_mlsu_rinst_execute_finish</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mx_mlsu_rinst_busy</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mx_mlsu_rload_tensor_row_wvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mx_mlsu_rload_tensor_row_wlast</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mx_mlsu_rload_tensor_row_wdata</name>
      <width type="text">32*16</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mx_mlsu_rload_tensor_row_wready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mx_mlsu_rstore_tensor_row_rvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mx_mlsu_rstore_tensor_row_rlast</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mx_mlsu_rstore_tensor_row_rready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mx_mlsu_rstore_tensor_row_rdata</name>
      <width type="text">32*16</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mx_mlsu_slxqdready</name>
      <width type="dec">2</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mx_mlsu_slxqvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mx_mlsu_slxqlast</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mx_mlsu_slxqwrite</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mx_mlsu_slxqlen</name>
      <width type="text">8</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mx_mlsu_slxqsize</name>
      <width type="text">3</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mx_mlsu_slxqburst</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mx_mlsu_slxqwstrb</name>
      <width type="text">128/8</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mx_mlsu_slxqwdata</name>
      <width type="text">128</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mx_mlsu_slxqaddr</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mx_mlsu_slxqburden</name>
      <width type="text">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mx_mlsu_slxydready</name>
      <width type="dec">2</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mx_mlsu_slxyvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mx_mlsu_slxylast</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mx_mlsu_slxywreply</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mx_mlsu_slxyresp</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mx_mlsu_slxyrdata</name>
      <width type="text">128</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mx_mlsu_slxyburden</name>
      <width type="text">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mw_mlsu_clk</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mw_mlsu_rstnn</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mw_mlsu_rinst_wvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mw_mlsu_rinst_wdata</name>
      <width type="text">`BW_DCA_MATRIX_LSU_INST</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mw_mlsu_rinst_wready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mw_mlsu_rinst_decode_finish</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mw_mlsu_rinst_execute_finish</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mw_mlsu_rinst_busy</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mw_mlsu_rload_tensor_row_wvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mw_mlsu_rload_tensor_row_wlast</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mw_mlsu_rload_tensor_row_wdata</name>
      <width type="text">32*16</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mw_mlsu_rload_tensor_row_wready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mw_mlsu_rstore_tensor_row_rvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mw_mlsu_rstore_tensor_row_rlast</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mw_mlsu_rstore_tensor_row_rready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mw_mlsu_rstore_tensor_row_rdata</name>
      <width type="text">32*16</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mw_mlsu_slxqdready</name>
      <width type="dec">2</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mw_mlsu_slxqvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mw_mlsu_slxqlast</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mw_mlsu_slxqwrite</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mw_mlsu_slxqlen</name>
      <width type="text">8</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mw_mlsu_slxqsize</name>
      <width type="text">3</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mw_mlsu_slxqburst</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mw_mlsu_slxqwstrb</name>
      <width type="text">128/8</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mw_mlsu_slxqwdata</name>
      <width type="text">128</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mw_mlsu_slxqaddr</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mw_mlsu_slxqburden</name>
      <width type="text">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mw_mlsu_slxydready</name>
      <width type="dec">2</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mw_mlsu_slxyvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mw_mlsu_slxylast</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mw_mlsu_slxywreply</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mw_mlsu_slxyresp</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mw_mlsu_slxyrdata</name>
      <width type="text">128</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mw_mlsu_slxyburden</name>
      <width type="text">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mo_mlsu_clk</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mo_mlsu_rstnn</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mo_mlsu_rinst_wvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mo_mlsu_rinst_wdata</name>
      <width type="text">`BW_DCA_MATRIX_LSU_INST</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mo_mlsu_rinst_wready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mo_mlsu_rinst_decode_finish</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mo_mlsu_rinst_execute_finish</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mo_mlsu_rinst_busy</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mo_mlsu_rload_tensor_row_wvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mo_mlsu_rload_tensor_row_wlast</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mo_mlsu_rload_tensor_row_wdata</name>
      <width type="text">32*16</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mo_mlsu_rload_tensor_row_wready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mo_mlsu_rstore_tensor_row_rvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mo_mlsu_rstore_tensor_row_rlast</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mo_mlsu_rstore_tensor_row_rready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mo_mlsu_rstore_tensor_row_rdata</name>
      <width type="text">32*16</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mo_mlsu_slxqdready</name>
      <width type="dec">2</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mo_mlsu_slxqvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mo_mlsu_slxqlast</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mo_mlsu_slxqwrite</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mo_mlsu_slxqlen</name>
      <width type="text">8</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mo_mlsu_slxqsize</name>
      <width type="text">3</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mo_mlsu_slxqburst</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mo_mlsu_slxqwstrb</name>
      <width type="text">128/8</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mo_mlsu_slxqwdata</name>
      <width type="text">128</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mo_mlsu_slxqaddr</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mo_mlsu_slxqburden</name>
      <width type="text">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mo_mlsu_slxydready</name>
      <width type="dec">2</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mo_mlsu_slxyvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mo_mlsu_slxylast</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mo_mlsu_slxywreply</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mo_mlsu_slxyresp</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mo_mlsu_slxyrdata</name>
      <width type="text">128</width>
    </signal>
    <signal>
      <name>i_dca_matrix_qgemm_mo_mlsu_slxyburden</name>
      <width type="text">1</width>
    </signal>
    <signal>
      <name>i_inter_router_fifo00_clk</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_inter_router_fifo00_rstnn</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_inter_router_fifo00_rfni_link</name>
      <width type="text">`BW_FNI_LINK(BW_FNI_PHIT)</width>
    </signal>
    <signal>
      <name>i_inter_router_fifo00_rfni_ready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_inter_router_fifo00_rbni_link</name>
      <width type="text">`BW_BNI_LINK(BW_BNI_PHIT)</width>
    </signal>
    <signal>
      <name>i_inter_router_fifo00_rbni_ready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_inter_router_fifo00_sfni_link</name>
      <width type="text">`BW_FNI_LINK(BW_FNI_PHIT)</width>
    </signal>
    <signal>
      <name>i_inter_router_fifo00_sfni_ready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_inter_router_fifo00_sbni_link</name>
      <width type="text">`BW_BNI_LINK(BW_BNI_PHIT)</width>
    </signal>
    <signal>
      <name>i_inter_router_fifo00_sbni_ready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_system_sram_no_name_clk</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_system_sram_no_name_rstnn</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_system_sram_no_name_comm_disable</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_system_sram_no_name_sxawready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_system_sram_no_name_sxawvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_system_sram_no_name_sxawaddr</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_snim_i_system_sram_no_name_sxawid</name>
      <width type="text">`REQUIRED_BW_OF_SLAVE_TID</width>
    </signal>
    <signal>
      <name>i_snim_i_system_sram_no_name_sxawlen</name>
      <width type="text">8</width>
    </signal>
    <signal>
      <name>i_snim_i_system_sram_no_name_sxawsize</name>
      <width type="text">3</width>
    </signal>
    <signal>
      <name>i_snim_i_system_sram_no_name_sxawburst</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_snim_i_system_sram_no_name_sxwready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_system_sram_no_name_sxwvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_system_sram_no_name_sxwid</name>
      <width type="text">`REQUIRED_BW_OF_SLAVE_TID</width>
    </signal>
    <signal>
      <name>i_snim_i_system_sram_no_name_sxwdata</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_snim_i_system_sram_no_name_sxwstrb</name>
      <width type="text">32/8</width>
    </signal>
    <signal>
      <name>i_snim_i_system_sram_no_name_sxwlast</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_system_sram_no_name_sxbready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_system_sram_no_name_sxbvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_system_sram_no_name_sxbid</name>
      <width type="text">`REQUIRED_BW_OF_SLAVE_TID</width>
    </signal>
    <signal>
      <name>i_snim_i_system_sram_no_name_sxbresp</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_snim_i_system_sram_no_name_sxarready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_system_sram_no_name_sxarvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_system_sram_no_name_sxaraddr</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_snim_i_system_sram_no_name_sxarid</name>
      <width type="text">`REQUIRED_BW_OF_SLAVE_TID</width>
    </signal>
    <signal>
      <name>i_snim_i_system_sram_no_name_sxarlen</name>
      <width type="text">8</width>
    </signal>
    <signal>
      <name>i_snim_i_system_sram_no_name_sxarsize</name>
      <width type="text">3</width>
    </signal>
    <signal>
      <name>i_snim_i_system_sram_no_name_sxarburst</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_snim_i_system_sram_no_name_sxrready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_system_sram_no_name_sxrvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_system_sram_no_name_sxrid</name>
      <width type="text">`REQUIRED_BW_OF_SLAVE_TID</width>
    </signal>
    <signal>
      <name>i_snim_i_system_sram_no_name_sxrdata</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_snim_i_system_sram_no_name_sxrlast</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_system_sram_no_name_sxrresp</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_snim_i_system_sram_no_name_rfni_link</name>
      <width type="text">`BW_FNI_LINK(BW_FNI_PHIT)</width>
    </signal>
    <signal>
      <name>i_snim_i_system_sram_no_name_rfni_ready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_system_sram_no_name_rbni_link</name>
      <width type="text">`BW_BNI_LINK(BW_BNI_PHIT)</width>
    </signal>
    <signal>
      <name>i_snim_i_system_sram_no_name_rbni_ready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_system_sram_no_name_svri_rlink</name>
      <width type="text">`BW_SVRING_LINK</width>
    </signal>
    <signal>
      <name>i_snim_i_system_sram_no_name_svri_rack</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_system_sram_no_name_svri_slink</name>
      <width type="text">`BW_SVRING_LINK</width>
    </signal>
    <signal>
      <name>i_snim_i_system_sram_no_name_svri_sack</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_common_peri_group_no_name_clk_network</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_common_peri_group_no_name_rstnn_network</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_common_peri_group_no_name_clk_slave</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_common_peri_group_no_name_rstnn_slave</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_common_peri_group_no_name_comm_disable</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_common_peri_group_no_name_spsel</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_common_peri_group_no_name_spenable</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_common_peri_group_no_name_spwrite</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_common_peri_group_no_name_spaddr</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_snim_common_peri_group_no_name_spwdata</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_snim_common_peri_group_no_name_spready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_common_peri_group_no_name_sprdata</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_snim_common_peri_group_no_name_spslverr</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_common_peri_group_no_name_rfni_link</name>
      <width type="text">`BW_FNI_LINK(BW_FNI_PHIT)</width>
    </signal>
    <signal>
      <name>i_snim_common_peri_group_no_name_rfni_ready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_common_peri_group_no_name_rbni_link</name>
      <width type="text">`BW_BNI_LINK(BW_BNI_PHIT)</width>
    </signal>
    <signal>
      <name>i_snim_common_peri_group_no_name_rbni_ready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_common_peri_group_no_name_svri_rlink</name>
      <width type="text">`BW_SVRING_LINK</width>
    </signal>
    <signal>
      <name>i_snim_common_peri_group_no_name_svri_rack</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_common_peri_group_no_name_svri_slink</name>
      <width type="text">`BW_SVRING_LINK</width>
    </signal>
    <signal>
      <name>i_snim_common_peri_group_no_name_svri_sack</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_external_peri_group_no_name_clk_network</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_external_peri_group_no_name_rstnn_network</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_external_peri_group_no_name_clk_slave</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_external_peri_group_no_name_rstnn_slave</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_external_peri_group_no_name_comm_disable</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_external_peri_group_no_name_spsel</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_external_peri_group_no_name_spenable</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_external_peri_group_no_name_spwrite</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_external_peri_group_no_name_spaddr</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_snim_external_peri_group_no_name_spwdata</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_snim_external_peri_group_no_name_spready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_external_peri_group_no_name_sprdata</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_snim_external_peri_group_no_name_spslverr</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_external_peri_group_no_name_rfni_link</name>
      <width type="text">`BW_FNI_LINK(BW_FNI_PHIT)</width>
    </signal>
    <signal>
      <name>i_snim_external_peri_group_no_name_rfni_ready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_external_peri_group_no_name_rbni_link</name>
      <width type="text">`BW_BNI_LINK(BW_BNI_PHIT)</width>
    </signal>
    <signal>
      <name>i_snim_external_peri_group_no_name_rbni_ready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_external_peri_group_no_name_svri_rlink</name>
      <width type="text">`BW_SVRING_LINK</width>
    </signal>
    <signal>
      <name>i_snim_external_peri_group_no_name_svri_rack</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_external_peri_group_no_name_svri_slink</name>
      <width type="text">`BW_SVRING_LINK</width>
    </signal>
    <signal>
      <name>i_snim_external_peri_group_no_name_svri_sack</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_platform_controller_no_name_clk_network</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_platform_controller_no_name_rstnn_network</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_platform_controller_no_name_clk_slave</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_platform_controller_no_name_rstnn_slave</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_platform_controller_no_name_comm_disable</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_platform_controller_no_name_spsel</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_platform_controller_no_name_spenable</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_platform_controller_no_name_spwrite</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_platform_controller_no_name_spaddr</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_snim_platform_controller_no_name_spwdata</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_snim_platform_controller_no_name_spready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_platform_controller_no_name_sprdata</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_snim_platform_controller_no_name_spslverr</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_platform_controller_no_name_rfni_link</name>
      <width type="text">`BW_FNI_LINK(BW_FNI_PHIT)</width>
    </signal>
    <signal>
      <name>i_snim_platform_controller_no_name_rfni_ready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_platform_controller_no_name_rbni_link</name>
      <width type="text">`BW_BNI_LINK(BW_BNI_PHIT)</width>
    </signal>
    <signal>
      <name>i_snim_platform_controller_no_name_rbni_ready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_platform_controller_no_name_svri_rlink</name>
      <width type="text">`BW_SVRING_LINK</width>
    </signal>
    <signal>
      <name>i_snim_platform_controller_no_name_svri_rack</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_platform_controller_no_name_svri_slink</name>
      <width type="text">`BW_SVRING_LINK</width>
    </signal>
    <signal>
      <name>i_snim_platform_controller_no_name_svri_sack</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_dca_matrix_qgemm_control_mmiox1_interface_mmio_clk_network</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_dca_matrix_qgemm_control_mmiox1_interface_mmio_rstnn_network</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_dca_matrix_qgemm_control_mmiox1_interface_mmio_clk_slave</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_dca_matrix_qgemm_control_mmiox1_interface_mmio_rstnn_slave</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_dca_matrix_qgemm_control_mmiox1_interface_mmio_comm_disable</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_dca_matrix_qgemm_control_mmiox1_interface_mmio_spsel</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_dca_matrix_qgemm_control_mmiox1_interface_mmio_spenable</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_dca_matrix_qgemm_control_mmiox1_interface_mmio_spwrite</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_dca_matrix_qgemm_control_mmiox1_interface_mmio_spaddr</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_snim_i_dca_matrix_qgemm_control_mmiox1_interface_mmio_spwdata</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_snim_i_dca_matrix_qgemm_control_mmiox1_interface_mmio_spready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_dca_matrix_qgemm_control_mmiox1_interface_mmio_sprdata</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_snim_i_dca_matrix_qgemm_control_mmiox1_interface_mmio_spslverr</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_dca_matrix_qgemm_control_mmiox1_interface_mmio_rfni_link</name>
      <width type="text">`BW_FNI_LINK(BW_FNI_PHIT)</width>
    </signal>
    <signal>
      <name>i_snim_i_dca_matrix_qgemm_control_mmiox1_interface_mmio_rfni_ready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_dca_matrix_qgemm_control_mmiox1_interface_mmio_rbni_link</name>
      <width type="text">`BW_BNI_LINK(BW_BNI_PHIT)</width>
    </signal>
    <signal>
      <name>i_snim_i_dca_matrix_qgemm_control_mmiox1_interface_mmio_rbni_ready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_dca_matrix_qgemm_control_mmiox1_interface_mmio_svri_rlink</name>
      <width type="text">`BW_SVRING_LINK</width>
    </signal>
    <signal>
      <name>i_snim_i_dca_matrix_qgemm_control_mmiox1_interface_mmio_svri_rack</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_dca_matrix_qgemm_control_mmiox1_interface_mmio_svri_slink</name>
      <width type="text">`BW_SVRING_LINK</width>
    </signal>
    <signal>
      <name>i_snim_i_dca_matrix_qgemm_control_mmiox1_interface_mmio_svri_sack</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_inst_clk_network</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_inst_rstnn_network</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_inst_clk_master</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_inst_rstnn_master</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_inst_comm_disable</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_inst_local_allows_holds</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_inst_rxawready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_inst_rxawvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_inst_rxawaddr</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_inst_rxawid</name>
      <width type="text">4</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_inst_rxawlen</name>
      <width type="text">8</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_inst_rxawsize</name>
      <width type="text">3</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_inst_rxawburst</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_inst_rxwready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_inst_rxwvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_inst_rxwid</name>
      <width type="text">4</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_inst_rxwdata</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_inst_rxwstrb</name>
      <width type="text">32/8</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_inst_rxwlast</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_inst_rxbready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_inst_rxbvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_inst_rxbid</name>
      <width type="text">4</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_inst_rxbresp</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_inst_rxarready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_inst_rxarvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_inst_rxaraddr</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_inst_rxarid</name>
      <width type="text">4</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_inst_rxarlen</name>
      <width type="text">8</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_inst_rxarsize</name>
      <width type="text">3</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_inst_rxarburst</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_inst_rxrready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_inst_rxrvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_inst_rxrid</name>
      <width type="text">4</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_inst_rxrdata</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_inst_rxrlast</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_inst_rxrresp</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_inst_sfni_link</name>
      <width type="text">`BW_FNI_LINK(BW_FNI_PHIT)</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_inst_sfni_ready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_inst_sbni_link</name>
      <width type="text">`BW_BNI_LINK(BW_BNI_PHIT)</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_inst_sbni_ready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_inst_svri_rlink</name>
      <width type="text">`BW_SVRING_LINK</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_inst_svri_rack</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_inst_svri_slink</name>
      <width type="text">`BW_SVRING_LINK</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_inst_svri_sack</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_inst_local_spsel</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_inst_local_spenable</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_inst_local_spwrite</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_inst_local_spaddr</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_inst_local_spwdata</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_inst_local_spready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_inst_local_sprdata</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_inst_local_spslverr</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_c_clk_network</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_c_rstnn_network</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_c_clk_master</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_c_rstnn_master</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_c_comm_disable</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_c_local_allows_holds</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_c_rxawready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_c_rxawvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_c_rxawaddr</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_c_rxawid</name>
      <width type="text">4</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_c_rxawlen</name>
      <width type="text">8</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_c_rxawsize</name>
      <width type="text">3</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_c_rxawburst</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_c_rxwready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_c_rxwvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_c_rxwid</name>
      <width type="text">4</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_c_rxwdata</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_c_rxwstrb</name>
      <width type="text">32/8</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_c_rxwlast</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_c_rxbready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_c_rxbvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_c_rxbid</name>
      <width type="text">4</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_c_rxbresp</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_c_rxarready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_c_rxarvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_c_rxaraddr</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_c_rxarid</name>
      <width type="text">4</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_c_rxarlen</name>
      <width type="text">8</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_c_rxarsize</name>
      <width type="text">3</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_c_rxarburst</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_c_rxrready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_c_rxrvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_c_rxrid</name>
      <width type="text">4</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_c_rxrdata</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_c_rxrlast</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_c_rxrresp</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_c_sfni_link</name>
      <width type="text">`BW_FNI_LINK(BW_FNI_PHIT)</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_c_sfni_ready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_c_sbni_link</name>
      <width type="text">`BW_BNI_LINK(BW_BNI_PHIT)</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_c_sbni_ready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_c_svri_rlink</name>
      <width type="text">`BW_SVRING_LINK</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_c_svri_rack</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_c_svri_slink</name>
      <width type="text">`BW_SVRING_LINK</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_c_svri_sack</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_c_local_spsel</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_c_local_spenable</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_c_local_spwrite</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_c_local_spaddr</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_c_local_spwdata</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_c_local_spready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_c_local_sprdata</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_c_local_spslverr</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_uc_clk_network</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_uc_rstnn_network</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_uc_clk_master</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_uc_rstnn_master</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_uc_comm_disable</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_uc_local_allows_holds</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_uc_rxawready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_uc_rxawvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_uc_rxawaddr</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_uc_rxawid</name>
      <width type="text">4</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_uc_rxawlen</name>
      <width type="text">8</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_uc_rxawsize</name>
      <width type="text">3</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_uc_rxawburst</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_uc_rxwready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_uc_rxwvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_uc_rxwid</name>
      <width type="text">4</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_uc_rxwdata</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_uc_rxwstrb</name>
      <width type="text">32/8</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_uc_rxwlast</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_uc_rxbready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_uc_rxbvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_uc_rxbid</name>
      <width type="text">4</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_uc_rxbresp</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_uc_rxarready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_uc_rxarvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_uc_rxaraddr</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_uc_rxarid</name>
      <width type="text">4</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_uc_rxarlen</name>
      <width type="text">8</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_uc_rxarsize</name>
      <width type="text">3</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_uc_rxarburst</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_uc_rxrready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_uc_rxrvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_uc_rxrid</name>
      <width type="text">4</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_uc_rxrdata</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_uc_rxrlast</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_uc_rxrresp</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_uc_sfni_link</name>
      <width type="text">`BW_FNI_LINK(BW_FNI_PHIT)</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_uc_sfni_ready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_uc_sbni_link</name>
      <width type="text">`BW_BNI_LINK(BW_BNI_PHIT)</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_uc_sbni_ready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_uc_svri_rlink</name>
      <width type="text">`BW_SVRING_LINK</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_uc_svri_rack</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_uc_svri_slink</name>
      <width type="text">`BW_SVRING_LINK</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_uc_svri_sack</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_uc_local_spsel</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_uc_local_spenable</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_uc_local_spwrite</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_uc_local_spaddr</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_uc_local_spwdata</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_uc_local_spready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_uc_local_sprdata</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_mnim_i_main_core_data_uc_local_spslverr</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_vta00_data_clk_network</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_vta00_data_rstnn_network</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_vta00_data_clk_master</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_vta00_data_rstnn_master</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_vta00_data_comm_disable</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_vta00_data_local_allows_holds</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_vta00_data_rx4awready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_vta00_data_rx4awvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_vta00_data_rx4awaddr</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_mnim_i_vta00_data_rx4awid</name>
      <width type="text">4</width>
    </signal>
    <signal>
      <name>i_mnim_i_vta00_data_rx4awlen</name>
      <width type="text">8</width>
    </signal>
    <signal>
      <name>i_mnim_i_vta00_data_rx4awsize</name>
      <width type="text">3</width>
    </signal>
    <signal>
      <name>i_mnim_i_vta00_data_rx4awburst</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_mnim_i_vta00_data_rx4wready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_vta00_data_rx4wvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_vta00_data_rx4wdata</name>
      <width type="text">64</width>
    </signal>
    <signal>
      <name>i_mnim_i_vta00_data_rx4wstrb</name>
      <width type="text">64/8</width>
    </signal>
    <signal>
      <name>i_mnim_i_vta00_data_rx4wlast</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_vta00_data_rx4bready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_vta00_data_rx4bvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_vta00_data_rx4bid</name>
      <width type="text">4</width>
    </signal>
    <signal>
      <name>i_mnim_i_vta00_data_rx4bresp</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_mnim_i_vta00_data_rx4arready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_vta00_data_rx4arvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_vta00_data_rx4araddr</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_mnim_i_vta00_data_rx4arid</name>
      <width type="text">4</width>
    </signal>
    <signal>
      <name>i_mnim_i_vta00_data_rx4arlen</name>
      <width type="text">8</width>
    </signal>
    <signal>
      <name>i_mnim_i_vta00_data_rx4arsize</name>
      <width type="text">3</width>
    </signal>
    <signal>
      <name>i_mnim_i_vta00_data_rx4arburst</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_mnim_i_vta00_data_rx4rready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_vta00_data_rx4rvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_vta00_data_rx4rid</name>
      <width type="text">4</width>
    </signal>
    <signal>
      <name>i_mnim_i_vta00_data_rx4rdata</name>
      <width type="text">64</width>
    </signal>
    <signal>
      <name>i_mnim_i_vta00_data_rx4rlast</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_vta00_data_rx4rresp</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_mnim_i_vta00_data_sfni_link</name>
      <width type="text">`BW_FNI_LINK(BW_FNI_PHIT)</width>
    </signal>
    <signal>
      <name>i_mnim_i_vta00_data_sfni_ready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_vta00_data_sbni_link</name>
      <width type="text">`BW_BNI_LINK(BW_BNI_PHIT)</width>
    </signal>
    <signal>
      <name>i_mnim_i_vta00_data_sbni_ready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_vta00_data_svri_rlink</name>
      <width type="text">`BW_SVRING_LINK</width>
    </signal>
    <signal>
      <name>i_mnim_i_vta00_data_svri_rack</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_vta00_data_svri_slink</name>
      <width type="text">`BW_SVRING_LINK</width>
    </signal>
    <signal>
      <name>i_mnim_i_vta00_data_svri_sack</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_vta00_data_local_spsel</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_vta00_data_local_spenable</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_vta00_data_local_spwrite</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_vta00_data_local_spaddr</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_mnim_i_vta00_data_local_spwdata</name>
      <width type="text">64</width>
    </signal>
    <signal>
      <name>i_mnim_i_vta00_data_local_spready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_vta00_data_local_sprdata</name>
      <width type="text">64</width>
    </signal>
    <signal>
      <name>i_mnim_i_vta00_data_local_spslverr</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_platform_controller_master_clk_network</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_platform_controller_master_rstnn_network</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_platform_controller_master_clk_master</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_platform_controller_master_rstnn_master</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_platform_controller_master_comm_disable</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_platform_controller_master_rhready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_platform_controller_master_rhaddr</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_mnim_platform_controller_master_rhburst</name>
      <width type="text">3</width>
    </signal>
    <signal>
      <name>i_mnim_platform_controller_master_rhmasterlock</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_platform_controller_master_rhprot</name>
      <width type="text">4</width>
    </signal>
    <signal>
      <name>i_mnim_platform_controller_master_rhsize</name>
      <width type="text">3</width>
    </signal>
    <signal>
      <name>i_mnim_platform_controller_master_rhtrans</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_mnim_platform_controller_master_rhwrite</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_platform_controller_master_rhwdata</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_mnim_platform_controller_master_rhrdata</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_mnim_platform_controller_master_rhresp</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_platform_controller_master_sfni_link</name>
      <width type="text">`BW_FNI_LINK(BW_FNI_PHIT)</width>
    </signal>
    <signal>
      <name>i_mnim_platform_controller_master_sfni_ready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_platform_controller_master_sbni_link</name>
      <width type="text">`BW_BNI_LINK(BW_BNI_PHIT)</width>
    </signal>
    <signal>
      <name>i_mnim_platform_controller_master_sbni_ready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_platform_controller_master_svri_rlink</name>
      <width type="text">`BW_SVRING_LINK</width>
    </signal>
    <signal>
      <name>i_mnim_platform_controller_master_svri_rack</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_platform_controller_master_svri_slink</name>
      <width type="text">`BW_SVRING_LINK</width>
    </signal>
    <signal>
      <name>i_mnim_platform_controller_master_svri_sack</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part_clk_network</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part_rstnn_network</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part_clk_master</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part_rstnn_master</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part_comm_disable</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part_rlxqdready</name>
      <width type="dec">2</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part_rlxqvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part_rlxqlast</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part_rlxqwrite</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part_rlxqlen</name>
      <width type="text">8</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part_rlxqsize</name>
      <width type="text">3</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part_rlxqburst</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part_rlxqwstrb</name>
      <width type="text">128/8</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part_rlxqwdata</name>
      <width type="text">128</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part_rlxqaddr</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part_rlxqburden</name>
      <width type="text">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part_rlxydready</name>
      <width type="dec">2</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part_rlxyvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part_rlxylast</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part_rlxywreply</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part_rlxyresp</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part_rlxyrdata</name>
      <width type="text">128</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part_rlxyburden</name>
      <width type="text">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part_sfni_link</name>
      <width type="text">`BW_FNI_LINK(BW_FNI_PHIT)</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part_sfni_ready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part_sbni_link</name>
      <width type="text">`BW_BNI_LINK(BW_BNI_PHIT)</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part_sbni_ready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part_svri_rlink</name>
      <width type="text">`BW_SVRING_LINK</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part_svri_rack</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part_svri_slink</name>
      <width type="text">`BW_SVRING_LINK</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part_svri_sack</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part_clk_network</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part_rstnn_network</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part_clk_master</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part_rstnn_master</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part_comm_disable</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part_rlxqdready</name>
      <width type="dec">2</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part_rlxqvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part_rlxqlast</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part_rlxqwrite</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part_rlxqlen</name>
      <width type="text">8</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part_rlxqsize</name>
      <width type="text">3</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part_rlxqburst</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part_rlxqwstrb</name>
      <width type="text">128/8</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part_rlxqwdata</name>
      <width type="text">128</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part_rlxqaddr</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part_rlxqburden</name>
      <width type="text">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part_rlxydready</name>
      <width type="dec">2</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part_rlxyvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part_rlxylast</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part_rlxywreply</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part_rlxyresp</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part_rlxyrdata</name>
      <width type="text">128</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part_rlxyburden</name>
      <width type="text">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part_sfni_link</name>
      <width type="text">`BW_FNI_LINK(BW_FNI_PHIT)</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part_sfni_ready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part_sbni_link</name>
      <width type="text">`BW_BNI_LINK(BW_BNI_PHIT)</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part_sbni_ready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part_svri_rlink</name>
      <width type="text">`BW_SVRING_LINK</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part_svri_rack</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part_svri_slink</name>
      <width type="text">`BW_SVRING_LINK</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part_svri_sack</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part_clk_network</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part_rstnn_network</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part_clk_master</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part_rstnn_master</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part_comm_disable</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part_rlxqdready</name>
      <width type="dec">2</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part_rlxqvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part_rlxqlast</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part_rlxqwrite</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part_rlxqlen</name>
      <width type="text">8</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part_rlxqsize</name>
      <width type="text">3</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part_rlxqburst</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part_rlxqwstrb</name>
      <width type="text">128/8</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part_rlxqwdata</name>
      <width type="text">128</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part_rlxqaddr</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part_rlxqburden</name>
      <width type="text">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part_rlxydready</name>
      <width type="dec">2</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part_rlxyvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part_rlxylast</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part_rlxywreply</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part_rlxyresp</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part_rlxyrdata</name>
      <width type="text">128</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part_rlxyburden</name>
      <width type="text">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part_sfni_link</name>
      <width type="text">`BW_FNI_LINK(BW_FNI_PHIT)</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part_sfni_ready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part_sbni_link</name>
      <width type="text">`BW_BNI_LINK(BW_BNI_PHIT)</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part_sbni_ready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part_svri_rlink</name>
      <width type="text">`BW_SVRING_LINK</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part_svri_rack</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part_svri_slink</name>
      <width type="text">`BW_SVRING_LINK</width>
    </signal>
    <signal>
      <name>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part_svri_sack</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_dca_matrix_qgemm_mq2vta_clk_network</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_dca_matrix_qgemm_mq2vta_rstnn_network</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_dca_matrix_qgemm_mq2vta_clk_slave</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_dca_matrix_qgemm_mq2vta_rstnn_slave</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_dca_matrix_qgemm_mq2vta_comm_disable</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_dca_matrix_qgemm_mq2vta_sxawready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_dca_matrix_qgemm_mq2vta_sxawvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_dca_matrix_qgemm_mq2vta_sxawaddr</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_snim_i_dca_matrix_qgemm_mq2vta_sxawid</name>
      <width type="text">4</width>
    </signal>
    <signal>
      <name>i_snim_i_dca_matrix_qgemm_mq2vta_sxawlen</name>
      <width type="text">8</width>
    </signal>
    <signal>
      <name>i_snim_i_dca_matrix_qgemm_mq2vta_sxawsize</name>
      <width type="text">3</width>
    </signal>
    <signal>
      <name>i_snim_i_dca_matrix_qgemm_mq2vta_sxawburst</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_snim_i_dca_matrix_qgemm_mq2vta_sxwready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_dca_matrix_qgemm_mq2vta_sxwvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_dca_matrix_qgemm_mq2vta_sxwid</name>
      <width type="text">4</width>
    </signal>
    <signal>
      <name>i_snim_i_dca_matrix_qgemm_mq2vta_sxwdata</name>
      <width type="text">128</width>
    </signal>
    <signal>
      <name>i_snim_i_dca_matrix_qgemm_mq2vta_sxwstrb</name>
      <width type="text">128/8</width>
    </signal>
    <signal>
      <name>i_snim_i_dca_matrix_qgemm_mq2vta_sxwlast</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_dca_matrix_qgemm_mq2vta_sxbready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_dca_matrix_qgemm_mq2vta_sxbvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_dca_matrix_qgemm_mq2vta_sxbid</name>
      <width type="text">4</width>
    </signal>
    <signal>
      <name>i_snim_i_dca_matrix_qgemm_mq2vta_sxbresp</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_snim_i_dca_matrix_qgemm_mq2vta_sxarready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_dca_matrix_qgemm_mq2vta_sxarvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_dca_matrix_qgemm_mq2vta_sxaraddr</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_snim_i_dca_matrix_qgemm_mq2vta_sxarid</name>
      <width type="text">4</width>
    </signal>
    <signal>
      <name>i_snim_i_dca_matrix_qgemm_mq2vta_sxarlen</name>
      <width type="text">8</width>
    </signal>
    <signal>
      <name>i_snim_i_dca_matrix_qgemm_mq2vta_sxarsize</name>
      <width type="text">3</width>
    </signal>
    <signal>
      <name>i_snim_i_dca_matrix_qgemm_mq2vta_sxarburst</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_snim_i_dca_matrix_qgemm_mq2vta_sxrready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_dca_matrix_qgemm_mq2vta_sxrvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_dca_matrix_qgemm_mq2vta_sxrid</name>
      <width type="text">4</width>
    </signal>
    <signal>
      <name>i_snim_i_dca_matrix_qgemm_mq2vta_sxrdata</name>
      <width type="text">128</width>
    </signal>
    <signal>
      <name>i_snim_i_dca_matrix_qgemm_mq2vta_sxrlast</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_dca_matrix_qgemm_mq2vta_sxrresp</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_snim_i_dca_matrix_qgemm_mq2vta_rfni_link</name>
      <width type="text">`BW_FNI_LINK(BW_FNI_PHIT)</width>
    </signal>
    <signal>
      <name>i_snim_i_dca_matrix_qgemm_mq2vta_rfni_ready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_dca_matrix_qgemm_mq2vta_rbni_link</name>
      <width type="text">`BW_BNI_LINK(BW_BNI_PHIT)</width>
    </signal>
    <signal>
      <name>i_snim_i_dca_matrix_qgemm_mq2vta_rbni_ready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_dca_matrix_qgemm_mq2vta_svri_rlink</name>
      <width type="text">`BW_SVRING_LINK</width>
    </signal>
    <signal>
      <name>i_snim_i_dca_matrix_qgemm_mq2vta_svri_rack</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_dca_matrix_qgemm_mq2vta_svri_slink</name>
      <width type="text">`BW_SVRING_LINK</width>
    </signal>
    <signal>
      <name>i_snim_i_dca_matrix_qgemm_mq2vta_svri_sack</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_system_ddr_no_name_clk</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_system_ddr_no_name_rstnn</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_system_ddr_no_name_comm_disable</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_system_ddr_no_name_sxawready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_system_ddr_no_name_sxawvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_system_ddr_no_name_sxawaddr</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_snim_i_system_ddr_no_name_sxawid</name>
      <width type="text">16</width>
    </signal>
    <signal>
      <name>i_snim_i_system_ddr_no_name_sxawlen</name>
      <width type="text">8</width>
    </signal>
    <signal>
      <name>i_snim_i_system_ddr_no_name_sxawsize</name>
      <width type="text">3</width>
    </signal>
    <signal>
      <name>i_snim_i_system_ddr_no_name_sxawburst</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_snim_i_system_ddr_no_name_sxwready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_system_ddr_no_name_sxwvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_system_ddr_no_name_sxwid</name>
      <width type="text">16</width>
    </signal>
    <signal>
      <name>i_snim_i_system_ddr_no_name_sxwdata</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_snim_i_system_ddr_no_name_sxwstrb</name>
      <width type="text">32/8</width>
    </signal>
    <signal>
      <name>i_snim_i_system_ddr_no_name_sxwlast</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_system_ddr_no_name_sxbready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_system_ddr_no_name_sxbvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_system_ddr_no_name_sxbid</name>
      <width type="text">16</width>
    </signal>
    <signal>
      <name>i_snim_i_system_ddr_no_name_sxbresp</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_snim_i_system_ddr_no_name_sxarready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_system_ddr_no_name_sxarvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_system_ddr_no_name_sxaraddr</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_snim_i_system_ddr_no_name_sxarid</name>
      <width type="text">16</width>
    </signal>
    <signal>
      <name>i_snim_i_system_ddr_no_name_sxarlen</name>
      <width type="text">8</width>
    </signal>
    <signal>
      <name>i_snim_i_system_ddr_no_name_sxarsize</name>
      <width type="text">3</width>
    </signal>
    <signal>
      <name>i_snim_i_system_ddr_no_name_sxarburst</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_snim_i_system_ddr_no_name_sxrready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_system_ddr_no_name_sxrvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_system_ddr_no_name_sxrid</name>
      <width type="text">16</width>
    </signal>
    <signal>
      <name>i_snim_i_system_ddr_no_name_sxrdata</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_snim_i_system_ddr_no_name_sxrlast</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_system_ddr_no_name_sxrresp</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_snim_i_system_ddr_no_name_rfni_link</name>
      <width type="text">`BW_FNI_LINK(BW_FNI_PHIT)</width>
    </signal>
    <signal>
      <name>i_snim_i_system_ddr_no_name_rfni_ready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_system_ddr_no_name_rbni_link</name>
      <width type="text">`BW_BNI_LINK(BW_BNI_PHIT)</width>
    </signal>
    <signal>
      <name>i_snim_i_system_ddr_no_name_rbni_ready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_system_ddr_no_name_svri_rlink</name>
      <width type="text">`BW_SVRING_LINK</width>
    </signal>
    <signal>
      <name>i_snim_i_system_ddr_no_name_svri_rack</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_system_ddr_no_name_svri_slink</name>
      <width type="text">`BW_SVRING_LINK</width>
    </signal>
    <signal>
      <name>i_snim_i_system_ddr_no_name_svri_sack</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_vta00_config_clk_network</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_vta00_config_rstnn_network</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_vta00_config_clk_slave</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_vta00_config_rstnn_slave</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_vta00_config_comm_disable</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_vta00_config_sx4lawready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_vta00_config_sx4lawvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_vta00_config_sx4lawaddr</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_snim_i_vta00_config_sx4lwready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_vta00_config_sx4lwvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_vta00_config_sx4lwdata</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_snim_i_vta00_config_sx4lwstrb</name>
      <width type="text">32/8</width>
    </signal>
    <signal>
      <name>i_snim_i_vta00_config_sx4lbready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_vta00_config_sx4lbvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_vta00_config_sx4lbresp</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_snim_i_vta00_config_sx4larready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_vta00_config_sx4larvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_vta00_config_sx4laraddr</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_snim_i_vta00_config_sx4lrready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_vta00_config_sx4lrvalid</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_vta00_config_sx4lrdata</name>
      <width type="text">32</width>
    </signal>
    <signal>
      <name>i_snim_i_vta00_config_sx4lrresp</name>
      <width type="text">2</width>
    </signal>
    <signal>
      <name>i_snim_i_vta00_config_rfni_link</name>
      <width type="text">`BW_FNI_LINK(BW_FNI_PHIT)</width>
    </signal>
    <signal>
      <name>i_snim_i_vta00_config_rfni_ready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_vta00_config_rbni_link</name>
      <width type="text">`BW_BNI_LINK(BW_BNI_PHIT)</width>
    </signal>
    <signal>
      <name>i_snim_i_vta00_config_rbni_ready</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_vta00_config_svri_rlink</name>
      <width type="text">`BW_SVRING_LINK</width>
    </signal>
    <signal>
      <name>i_snim_i_vta00_config_svri_rack</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_snim_i_vta00_config_svri_slink</name>
      <width type="text">`BW_SVRING_LINK</width>
    </signal>
    <signal>
      <name>i_snim_i_vta00_config_svri_sack</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_system_router_clk</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_system_router_rstnn</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_system_router_rfni_link_list</name>
      <width type="text">(`BW_FNI_LINK(BW_FNI_PHIT))*(1)</width>
    </signal>
    <signal>
      <name>i_system_router_rfni_ready_list</name>
      <width type="text">(1)*(1)</width>
    </signal>
    <signal>
      <name>i_system_router_rbni_link_list</name>
      <width type="text">(`BW_BNI_LINK(BW_BNI_PHIT))*(1)</width>
    </signal>
    <signal>
      <name>i_system_router_rbni_ready_list</name>
      <width type="text">(1)*(1)</width>
    </signal>
    <signal>
      <name>i_system_router_sfni_link_list</name>
      <width type="text">(`BW_FNI_LINK(BW_FNI_PHIT))*(6)</width>
    </signal>
    <signal>
      <name>i_system_router_sfni_ready_list</name>
      <width type="text">(1)*(6)</width>
    </signal>
    <signal>
      <name>i_system_router_sbni_link_list</name>
      <width type="text">(`BW_BNI_LINK(BW_BNI_PHIT))*(6)</width>
    </signal>
    <signal>
      <name>i_system_router_sbni_ready_list</name>
      <width type="text">(1)*(6)</width>
    </signal>
    <signal>
      <name>i_user_router_clk</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_user_router_rstnn</name>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>i_user_router_rfni_link_list</name>
      <width type="text">(`BW_FNI_LINK(BW_FNI_PHIT))*(8)</width>
    </signal>
    <signal>
      <name>i_user_router_rfni_ready_list</name>
      <width type="text">(1)*(8)</width>
    </signal>
    <signal>
      <name>i_user_router_rbni_link_list</name>
      <width type="text">(`BW_BNI_LINK(BW_BNI_PHIT))*(8)</width>
    </signal>
    <signal>
      <name>i_user_router_rbni_ready_list</name>
      <width type="text">(1)*(8)</width>
    </signal>
    <signal>
      <name>i_user_router_sfni_link_list</name>
      <width type="text">(`BW_FNI_LINK(BW_FNI_PHIT))*(4)</width>
    </signal>
    <signal>
      <name>i_user_router_sfni_ready_list</name>
      <width type="text">(1)*(4)</width>
    </signal>
    <signal>
      <name>i_user_router_sbni_link_list</name>
      <width type="text">(`BW_BNI_LINK(BW_BNI_PHIT))*(4)</width>
    </signal>
    <signal>
      <name>i_user_router_sbni_ready_list</name>
      <width type="text">(1)*(4)</width>
    </signal>
    <connect>
      <input>clk_system</input>
      <output>clk_dca_core</output>
    </connect>
    <connect>
      <input>clk_system</input>
      <output>clk_core</output>
    </connect>
    <connect>
      <input>clk_system</input>
      <output>clk_system_external</output>
    </connect>
    <connect>
      <input>clk_system</input>
      <output>clk_system_debug</output>
    </connect>
    <connect>
      <input>clk_core</input>
      <output>clk_local_access</output>
    </connect>
    <connect>
      <input>clk_core</input>
      <output>clk_process_000</output>
    </connect>
    <connect>
      <input>clk_core</input>
      <output>clk_vta</output>
    </connect>
    <connect>
      <input>clk_dram_if</input>
      <output>clk_noc</output>
    </connect>
    <connect>
      <input>clk_system</input>
      <output>gclk_system</output>
    </connect>
    <connect>
      <input>clk_dca_core</input>
      <output>gclk_dca_core</output>
    </connect>
    <connect>
      <input>clk_core</input>
      <output>gclk_core</output>
    </connect>
    <connect>
      <input>clk_system_external</input>
      <output>gclk_system_external</output>
    </connect>
    <connect>
      <input>clk_system_debug</input>
      <output>gclk_system_debug</output>
    </connect>
    <connect>
      <input>clk_local_access</input>
      <output>gclk_local_access</output>
    </connect>
    <connect>
      <input>clk_process_000</input>
      <output>gclk_process_000</output>
    </connect>
    <connect>
      <input>clk_vta</input>
      <output>gclk_vta</output>
    </connect>
    <connect>
      <input>clk_noc</input>
      <output>gclk_noc</output>
    </connect>
    <connect>
      <input>autoname_103_tick_1us</input>
      <output>tick_1us</output>
    </connect>
    <connect>
      <input>autoname_103_tick_62d5ms</input>
      <output>tick_62d5ms</output>
    </connect>
    <connect>
      <input>external_peri_group_tick_gpio</input>
      <output>tick_gpio</output>
    </connect>
    <connect>
      <input>tick_1us</input>
      <output>autoname_104</output>
    </connect>
    <connect>
      <input>external_peri_group_spi_common_sclk</input>
      <output>spi_common_sclk</output>
    </connect>
    <connect>
      <input>external_peri_group_spi_common_sdq0</input>
      <output>spi_common_sdq0</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_clk</input>
      <output>i_dca_matrix_qgemm_control_mmiox1_interface_clk_acc</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_rstnn</input>
      <output>i_dca_matrix_qgemm_control_mmiox1_interface_rstnn_acc</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_clk</input>
      <output>i_dca_matrix_qgemm_mx_mlsu_clk</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_rstnn</input>
      <output>i_dca_matrix_qgemm_mx_mlsu_rstnn</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_clk</input>
      <output>i_dca_matrix_qgemm_mw_mlsu_clk</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_rstnn</input>
      <output>i_dca_matrix_qgemm_mw_mlsu_rstnn</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_clk</input>
      <output>i_dca_matrix_qgemm_mo_mlsu_clk</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_rstnn</input>
      <output>i_dca_matrix_qgemm_mo_mlsu_rstnn</output>
    </connect>
    <connect>
      <input>platform_controller_global_rstnn</input>
      <output>global_rstnn</output>
    </connect>
    <connect>
      <input>platform_controller_global_rstpp</input>
      <output>global_rstpp</output>
    </connect>
    <connect>
      <input>platform_controller_rstnn_seqeunce</input>
      <output>rstnn_seqeunce</output>
    </connect>
    <connect>
      <input>platform_controller_rstpp_seqeunce</input>
      <output>rstpp_seqeunce</output>
    </connect>
    <connect>
      <input>rstnn_seqeunce[1]</input>
      <output>i_led_rstnn</output>
    </connect>
    <connect>
      <input>rstnn_seqeunce[1]</input>
      <output>i_system_ddr_rstnn_dram_if</output>
    </connect>
    <connect>
      <input>rstnn_seqeunce[1]</input>
      <output>i_system_sram_rstnn</output>
    </connect>
    <connect>
      <input>rstnn_seqeunce[1]</input>
      <output>common_peri_group_rstnn</output>
    </connect>
    <connect>
      <input>rstnn_seqeunce[2]</input>
      <output>autoname_103_rstnn</output>
    </connect>
    <connect>
      <input>rstnn_seqeunce[2]</input>
      <output>autoname_105_rstnn</output>
    </connect>
    <connect>
      <input>rstnn_seqeunce[2]</input>
      <output>external_peri_group_rstnn</output>
    </connect>
    <connect>
      <input>rstnn_seqeunce[2]</input>
      <output>core_peri_group_rstnn</output>
    </connect>
    <connect>
      <input>rstnn_seqeunce[3]</input>
      <output>platform_controller_rstnn</output>
    </connect>
    <connect>
      <input>rstnn_seqeunce[3]</input>
      <output>default_slave_rstnn_network</output>
    </connect>
    <connect>
      <input>rstnn_seqeunce[3]</input>
      <output>default_slave_rstnn_debug</output>
    </connect>
    <connect>
      <input>rstnn_seqeunce[4]</input>
      <output>i_dca_matrix_qgemm_rstnn</output>
    </connect>
    <connect>
      <input>rstnn_seqeunce[4]</input>
      <output>i_dca_matrix_qgemm_control_mmiox1_interface_rstnn_mmio</output>
    </connect>
    <connect>
      <input>rstnn_seqeunce[5]</input>
      <output>i_main_core_rstnn</output>
    </connect>
    <connect>
      <input>rstnn_seqeunce[6]</input>
      <output>i_vta00_rstnn</output>
    </connect>
    <connect>
      <input>rstnn_seqeunce[3]</input>
      <output>rstnn_user</output>
    </connect>
    <connect>
      <input>rstpp_seqeunce[3]</input>
      <output>rstpp_user</output>
    </connect>
    <connect>
      <input>clk_dca_core</input>
      <output>i_dca_matrix_qgemm_clk</output>
    </connect>
    <connect>
      <input>gclk_system_external</input>
      <output>i_led_clk</output>
    </connect>
    <connect>
      <input>gclk_system_external</input>
      <output>external_peri_group_clk</output>
    </connect>
    <connect>
      <input>i_pll0_clk_dram_ref</input>
      <output>clk_dram_ref</output>
    </connect>
    <connect>
      <input>clk_dram_ref</input>
      <output>i_system_ddr_clk_ref</output>
    </connect>
    <connect>
      <input>i_pll0_clk_dram_sys</input>
      <output>clk_dram_sys</output>
    </connect>
    <connect>
      <input>clk_dram_sys</input>
      <output>i_system_ddr_clk_sys</output>
    </connect>
    <connect>
      <input>i_system_ddr_clk_dram_if</input>
      <output>clk_dram_if</output>
    </connect>
    <connect>
      <input>gclk_vta</input>
      <output>i_vta00_clk</output>
    </connect>
    <connect>
      <input>i_pll0_clk_system</input>
      <output>clk_system</output>
    </connect>
    <connect>
      <input>clk_system</input>
      <output>common_peri_group_clk</output>
    </connect>
    <connect>
      <input>clk_system</input>
      <output>autoname_103_clk</output>
    </connect>
    <connect>
      <input>clk_system</input>
      <output>autoname_105_clk</output>
    </connect>
    <connect>
      <input>clk_system</input>
      <output>platform_controller_clk</output>
    </connect>
    <connect>
      <input>gclk_local_access</input>
      <output>core_peri_group_clk</output>
    </connect>
    <connect>
      <input>gclk_system_debug</input>
      <output>default_slave_clk_debug</output>
    </connect>
    <connect>
      <input>gclk_system</input>
      <output>i_dca_matrix_qgemm_control_mmiox1_interface_clk_mmio</output>
    </connect>
    <connect>
      <input>gclk_process_000</input>
      <output>i_main_core_clk</output>
    </connect>
    <connect>
      <input>rstnn_seqeunce[1]</input>
      <output>rstnn_noc</output>
    </connect>
    <connect>
      <input>rstnn_noc</input>
      <output>i_system_router_rstnn</output>
    </connect>
    <connect>
      <input>rstnn_noc</input>
      <output>i_user_router_rstnn</output>
    </connect>
    <connect>
      <input>gclk_noc</input>
      <output>i_system_router_clk</output>
    </connect>
    <connect>
      <input>gclk_noc</input>
      <output>i_user_router_clk</output>
    </connect>
    <connect>
      <input>gclk_noc</input>
      <output>i_system_sram_clk</output>
    </connect>
    <connect>
      <input>gclk_noc</input>
      <output>default_slave_clk_network</output>
    </connect>
    <connect>
      <input>gclk_noc</input>
      <output>i_inter_router_fifo00_clk</output>
    </connect>
    <connect>
      <input>rstnn_noc</input>
      <output>i_inter_router_fifo00_rstnn</output>
    </connect>
    <connect>
      <input>gclk_noc</input>
      <output>i_snim_i_system_sram_no_name_clk</output>
    </connect>
    <connect>
      <input>rstnn_noc</input>
      <output>i_snim_i_system_sram_no_name_rstnn</output>
    </connect>
    <connect>
      <input>gclk_noc</input>
      <output>i_snim_common_peri_group_no_name_clk_network</output>
    </connect>
    <connect>
      <input>rstnn_noc</input>
      <output>i_snim_common_peri_group_no_name_rstnn_network</output>
    </connect>
    <connect>
      <input>clk_system</input>
      <output>i_snim_common_peri_group_no_name_clk_slave</output>
    </connect>
    <connect>
      <input>rstnn_seqeunce[1]</input>
      <output>i_snim_common_peri_group_no_name_rstnn_slave</output>
    </connect>
    <connect>
      <input>gclk_noc</input>
      <output>i_snim_external_peri_group_no_name_clk_network</output>
    </connect>
    <connect>
      <input>rstnn_noc</input>
      <output>i_snim_external_peri_group_no_name_rstnn_network</output>
    </connect>
    <connect>
      <input>gclk_system_external</input>
      <output>i_snim_external_peri_group_no_name_clk_slave</output>
    </connect>
    <connect>
      <input>rstnn_seqeunce[2]</input>
      <output>i_snim_external_peri_group_no_name_rstnn_slave</output>
    </connect>
    <connect>
      <input>gclk_noc</input>
      <output>i_snim_platform_controller_no_name_clk_network</output>
    </connect>
    <connect>
      <input>rstnn_noc</input>
      <output>i_snim_platform_controller_no_name_rstnn_network</output>
    </connect>
    <connect>
      <input>clk_system</input>
      <output>i_snim_platform_controller_no_name_clk_slave</output>
    </connect>
    <connect>
      <input>rstnn_seqeunce[3]</input>
      <output>i_snim_platform_controller_no_name_rstnn_slave</output>
    </connect>
    <connect>
      <input>gclk_noc</input>
      <output>i_snim_i_dca_matrix_qgemm_control_mmiox1_interface_mmio_clk_network</output>
    </connect>
    <connect>
      <input>rstnn_noc</input>
      <output>i_snim_i_dca_matrix_qgemm_control_mmiox1_interface_mmio_rstnn_network</output>
    </connect>
    <connect>
      <input>gclk_system</input>
      <output>i_snim_i_dca_matrix_qgemm_control_mmiox1_interface_mmio_clk_slave</output>
    </connect>
    <connect>
      <input>rstnn_seqeunce[4]</input>
      <output>i_snim_i_dca_matrix_qgemm_control_mmiox1_interface_mmio_rstnn_slave</output>
    </connect>
    <connect>
      <input>gclk_noc</input>
      <output>i_mnim_i_main_core_inst_clk_network</output>
    </connect>
    <connect>
      <input>rstnn_noc</input>
      <output>i_mnim_i_main_core_inst_rstnn_network</output>
    </connect>
    <connect>
      <input>gclk_process_000</input>
      <output>i_mnim_i_main_core_inst_clk_master</output>
    </connect>
    <connect>
      <input>rstnn_seqeunce[5]</input>
      <output>i_mnim_i_main_core_inst_rstnn_master</output>
    </connect>
    <connect>
      <input>gclk_noc</input>
      <output>i_mnim_i_main_core_data_c_clk_network</output>
    </connect>
    <connect>
      <input>rstnn_noc</input>
      <output>i_mnim_i_main_core_data_c_rstnn_network</output>
    </connect>
    <connect>
      <input>gclk_process_000</input>
      <output>i_mnim_i_main_core_data_c_clk_master</output>
    </connect>
    <connect>
      <input>rstnn_seqeunce[5]</input>
      <output>i_mnim_i_main_core_data_c_rstnn_master</output>
    </connect>
    <connect>
      <input>gclk_noc</input>
      <output>i_mnim_i_main_core_data_uc_clk_network</output>
    </connect>
    <connect>
      <input>rstnn_noc</input>
      <output>i_mnim_i_main_core_data_uc_rstnn_network</output>
    </connect>
    <connect>
      <input>gclk_process_000</input>
      <output>i_mnim_i_main_core_data_uc_clk_master</output>
    </connect>
    <connect>
      <input>rstnn_seqeunce[5]</input>
      <output>i_mnim_i_main_core_data_uc_rstnn_master</output>
    </connect>
    <connect>
      <input>gclk_noc</input>
      <output>i_mnim_i_vta00_data_clk_network</output>
    </connect>
    <connect>
      <input>rstnn_noc</input>
      <output>i_mnim_i_vta00_data_rstnn_network</output>
    </connect>
    <connect>
      <input>gclk_vta</input>
      <output>i_mnim_i_vta00_data_clk_master</output>
    </connect>
    <connect>
      <input>rstnn_seqeunce[6]</input>
      <output>i_mnim_i_vta00_data_rstnn_master</output>
    </connect>
    <connect>
      <input>gclk_noc</input>
      <output>i_mnim_platform_controller_master_clk_network</output>
    </connect>
    <connect>
      <input>rstnn_noc</input>
      <output>i_mnim_platform_controller_master_rstnn_network</output>
    </connect>
    <connect>
      <input>clk_system</input>
      <output>i_mnim_platform_controller_master_clk_master</output>
    </connect>
    <connect>
      <input>rstnn_seqeunce[3]</input>
      <output>i_mnim_platform_controller_master_rstnn_master</output>
    </connect>
    <connect>
      <input>gclk_noc</input>
      <output>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part_clk_network</output>
    </connect>
    <connect>
      <input>rstnn_noc</input>
      <output>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part_rstnn_network</output>
    </connect>
    <connect>
      <input>clk_dca_core</input>
      <output>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part_clk_master</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_rstnn</input>
      <output>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part_rstnn_master</output>
    </connect>
    <connect>
      <input>gclk_noc</input>
      <output>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part_clk_network</output>
    </connect>
    <connect>
      <input>rstnn_noc</input>
      <output>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part_rstnn_network</output>
    </connect>
    <connect>
      <input>clk_dca_core</input>
      <output>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part_clk_master</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_rstnn</input>
      <output>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part_rstnn_master</output>
    </connect>
    <connect>
      <input>gclk_noc</input>
      <output>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part_clk_network</output>
    </connect>
    <connect>
      <input>rstnn_noc</input>
      <output>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part_rstnn_network</output>
    </connect>
    <connect>
      <input>clk_dca_core</input>
      <output>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part_clk_master</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_rstnn</input>
      <output>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part_rstnn_master</output>
    </connect>
    <connect>
      <input>gclk_noc</input>
      <output>i_snim_i_dca_matrix_qgemm_mq2vta_clk_network</output>
    </connect>
    <connect>
      <input>rstnn_noc</input>
      <output>i_snim_i_dca_matrix_qgemm_mq2vta_rstnn_network</output>
    </connect>
    <connect>
      <input>clk_dca_core</input>
      <output>i_snim_i_dca_matrix_qgemm_mq2vta_clk_slave</output>
    </connect>
    <connect>
      <input>rstnn_seqeunce[4]</input>
      <output>i_snim_i_dca_matrix_qgemm_mq2vta_rstnn_slave</output>
    </connect>
    <connect>
      <input>gclk_noc</input>
      <output>i_snim_i_system_ddr_no_name_clk</output>
    </connect>
    <connect>
      <input>rstnn_noc</input>
      <output>i_snim_i_system_ddr_no_name_rstnn</output>
    </connect>
    <connect>
      <input>gclk_noc</input>
      <output>i_snim_i_vta00_config_clk_network</output>
    </connect>
    <connect>
      <input>rstnn_noc</input>
      <output>i_snim_i_vta00_config_rstnn_network</output>
    </connect>
    <connect>
      <input>gclk_vta</input>
      <output>i_snim_i_vta00_config_clk_slave</output>
    </connect>
    <connect>
      <input>rstnn_seqeunce[6]</input>
      <output>i_snim_i_vta00_config_rstnn_slave</output>
    </connect>
    <connect>
      <input>autoname_103_tick_62d5ms</input>
      <output>i_led_tick_62d5ms</output>
    </connect>
    <connect>
      <input>platform_controller_app_finished</input>
      <output>i_led_app_finished</output>
    </connect>
    <connect>
      <input>platform_controller_global_rstnn</input>
      <output>i_system_ddr_rstnn_sys</output>
    </connect>
    <connect>
      <input>platform_controller_global_rstnn</input>
      <output>i_pll0_external_rstnn</output>
    </connect>
    <connect>
      <input>i_system_ddr_initialized</input>
      <output>platform_controller_initialized</output>
    </connect>
    <connect>
      <input>common_peri_group_lock_status_list</input>
      <output>core_peri_group_lock_status_list</output>
    </connect>
    <connect>
      <input>autoname_105_real_clock</input>
      <output>common_peri_group_real_clock</output>
    </connect>
    <connect>
      <input>common_peri_group_global_tag_list</input>
      <output>core_peri_group_global_tag_list</output>
    </connect>
    <connect>
      <input>common_peri_group_system_tick_config</input>
      <output>autoname_103_tick_config</output>
    </connect>
    <connect>
      <input>autoname_103_tick_1us</input>
      <output>autoname_105_tick_1us</output>
    </connect>
    <connect>
      <input>autoname_103_tick_1us</input>
      <output>external_peri_group_tick_1us</output>
    </connect>
    <connect>
      <input>autoname_104</input>
      <output>core_peri_group_tick_1us</output>
    </connect>
    <connect>
      <input>external_rstnn</input>
      <output>platform_controller_external_rstnn</output>
    </connect>
    <connect>
      <input>`JTAG_SELECT_NOC</input>
      <output>platform_controller_jtag_select</output>
    </connect>
    <connect>
      <input>core_peri_group_core_interrupt_vector</input>
      <output>i_main_core_interrupt_vector</output>
    </connect>
    <connect>
      <input>i_mnim_i_main_core_data_uc_local_allows_holds</input>
      <output>core_peri_group_allows_holds</output>
    </connect>
    <connect>
      <input>0</input>
      <output>default_slave_comm_disable</output>
    </connect>
    <connect>
      <input>0</input>
      <output>i_snim_common_peri_group_no_name_comm_disable</output>
    </connect>
    <connect>
      <input>0</input>
      <output>i_snim_external_peri_group_no_name_comm_disable</output>
    </connect>
    <connect>
      <input>0</input>
      <output>i_snim_platform_controller_no_name_comm_disable</output>
    </connect>
    <connect>
      <input>0</input>
      <output>i_snim_i_dca_matrix_qgemm_control_mmiox1_interface_mmio_comm_disable</output>
    </connect>
    <connect>
      <input>0</input>
      <output>i_mnim_platform_controller_master_comm_disable</output>
    </connect>
    <connect>
      <input>0</input>
      <output>i_snim_i_dca_matrix_qgemm_mq2vta_comm_disable</output>
    </connect>
    <connect>
      <input>0</input>
      <output>i_snim_i_vta00_config_comm_disable</output>
    </connect>
    <connect>
      <input>0</input>
      <output>core_peri_group_plic_interrupt</output>
    </connect>
    <connect>
      <input>0</input>
      <output>platform_controller_boot_mode</output>
    </connect>
    <connect>
      <input>0</input>
      <output>i_snim_i_system_sram_no_name_comm_disable</output>
    </connect>
    <connect>
      <input>0</input>
      <output>i_mnim_i_main_core_inst_comm_disable</output>
    </connect>
    <connect>
      <input>0</input>
      <output>i_mnim_i_main_core_data_c_comm_disable</output>
    </connect>
    <connect>
      <input>0</input>
      <output>i_mnim_i_main_core_data_uc_comm_disable</output>
    </connect>
    <connect>
      <input>0</input>
      <output>i_mnim_i_vta00_data_comm_disable</output>
    </connect>
    <connect>
      <input>0</input>
      <output>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part_comm_disable</output>
    </connect>
    <connect>
      <input>0</input>
      <output>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part_comm_disable</output>
    </connect>
    <connect>
      <input>0</input>
      <output>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part_comm_disable</output>
    </connect>
    <connect>
      <input>0</input>
      <output>i_snim_i_system_ddr_no_name_comm_disable</output>
    </connect>
    <connect>
      <input>i_led_led_list[1*(0+1)-1 -:1]</input>
      <output>led_list[1*(0+1)-1 -:1]</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_control_mmiox1_interface_smx_core_config</input>
      <output>i_dca_matrix_qgemm_control_rmx_core_config</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_control_rmx_core_status</input>
      <output>i_dca_matrix_qgemm_control_mmiox1_interface_smx_core_status</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_control_mmiox1_interface_smx_clear_request</input>
      <output>i_dca_matrix_qgemm_control_rmx_clear_request</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_control_rmx_clear_finish</input>
      <output>i_dca_matrix_qgemm_control_mmiox1_interface_smx_clear_finish</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_control_mmiox1_interface_smx_log_fifo_wready</input>
      <output>i_dca_matrix_qgemm_control_rmx_log_fifo_wready</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_control_rmx_log_fifo_wrequest</input>
      <output>i_dca_matrix_qgemm_control_mmiox1_interface_smx_log_fifo_wrequest</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_control_rmx_log_fifo_wdata</input>
      <output>i_dca_matrix_qgemm_control_mmiox1_interface_smx_log_fifo_wdata</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_control_mmiox1_interface_smx_inst_fifo_rready</input>
      <output>i_dca_matrix_qgemm_control_rmx_inst_fifo_rready</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_control_mmiox1_interface_smx_inst_fifo_rdata</input>
      <output>i_dca_matrix_qgemm_control_rmx_inst_fifo_rdata</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_control_rmx_inst_fifo_rrequest</input>
      <output>i_dca_matrix_qgemm_control_mmiox1_interface_smx_inst_fifo_rrequest</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_control_rmx_operation_finish</input>
      <output>i_dca_matrix_qgemm_control_mmiox1_interface_smx_operation_finish</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_control_mmiox1_interface_smx_input_fifo_rready</input>
      <output>i_dca_matrix_qgemm_control_rmx_input_fifo_rready</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_control_mmiox1_interface_smx_input_fifo_rdata</input>
      <output>i_dca_matrix_qgemm_control_rmx_input_fifo_rdata</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_control_rmx_input_fifo_rrequest</input>
      <output>i_dca_matrix_qgemm_control_mmiox1_interface_smx_input_fifo_rrequest</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_control_mmiox1_interface_smx_output_fifo_wready</input>
      <output>i_dca_matrix_qgemm_control_rmx_output_fifo_wready</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_control_rmx_output_fifo_wrequest</input>
      <output>i_dca_matrix_qgemm_control_mmiox1_interface_smx_output_fifo_wrequest</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_control_rmx_output_fifo_wdata</input>
      <output>i_dca_matrix_qgemm_control_mmiox1_interface_smx_output_fifo_wdata</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mx_sinst_wvalid</input>
      <output>i_dca_matrix_qgemm_mx_mlsu_rinst_wvalid</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mx_sinst_wdata</input>
      <output>i_dca_matrix_qgemm_mx_mlsu_rinst_wdata</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mx_mlsu_rinst_wready</input>
      <output>i_dca_matrix_qgemm_mx_sinst_wready</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mx_mlsu_rinst_decode_finish</input>
      <output>i_dca_matrix_qgemm_mx_sinst_decode_finish</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mx_mlsu_rinst_execute_finish</input>
      <output>i_dca_matrix_qgemm_mx_sinst_execute_finish</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mx_mlsu_rinst_busy</input>
      <output>i_dca_matrix_qgemm_mx_sinst_busy</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mx_mlsu_rload_tensor_row_wvalid</input>
      <output>i_dca_matrix_qgemm_mx_sload_tensor_row_wvalid</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mx_mlsu_rload_tensor_row_wlast</input>
      <output>i_dca_matrix_qgemm_mx_sload_tensor_row_wlast</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mx_mlsu_rload_tensor_row_wdata</input>
      <output>i_dca_matrix_qgemm_mx_sload_tensor_row_wdata</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mx_sload_tensor_row_wready</input>
      <output>i_dca_matrix_qgemm_mx_mlsu_rload_tensor_row_wready</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mx_mlsu_rstore_tensor_row_rvalid</input>
      <output>i_dca_matrix_qgemm_mx_sstore_tensor_row_rvalid</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mx_mlsu_rstore_tensor_row_rlast</input>
      <output>i_dca_matrix_qgemm_mx_sstore_tensor_row_rlast</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mx_sstore_tensor_row_rready</input>
      <output>i_dca_matrix_qgemm_mx_mlsu_rstore_tensor_row_rready</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mx_sstore_tensor_row_rdata</input>
      <output>i_dca_matrix_qgemm_mx_mlsu_rstore_tensor_row_rdata</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mw_sinst_wvalid</input>
      <output>i_dca_matrix_qgemm_mw_mlsu_rinst_wvalid</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mw_sinst_wdata</input>
      <output>i_dca_matrix_qgemm_mw_mlsu_rinst_wdata</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mw_mlsu_rinst_wready</input>
      <output>i_dca_matrix_qgemm_mw_sinst_wready</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mw_mlsu_rinst_decode_finish</input>
      <output>i_dca_matrix_qgemm_mw_sinst_decode_finish</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mw_mlsu_rinst_execute_finish</input>
      <output>i_dca_matrix_qgemm_mw_sinst_execute_finish</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mw_mlsu_rinst_busy</input>
      <output>i_dca_matrix_qgemm_mw_sinst_busy</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mw_mlsu_rload_tensor_row_wvalid</input>
      <output>i_dca_matrix_qgemm_mw_sload_tensor_row_wvalid</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mw_mlsu_rload_tensor_row_wlast</input>
      <output>i_dca_matrix_qgemm_mw_sload_tensor_row_wlast</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mw_mlsu_rload_tensor_row_wdata</input>
      <output>i_dca_matrix_qgemm_mw_sload_tensor_row_wdata</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mw_sload_tensor_row_wready</input>
      <output>i_dca_matrix_qgemm_mw_mlsu_rload_tensor_row_wready</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mw_mlsu_rstore_tensor_row_rvalid</input>
      <output>i_dca_matrix_qgemm_mw_sstore_tensor_row_rvalid</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mw_mlsu_rstore_tensor_row_rlast</input>
      <output>i_dca_matrix_qgemm_mw_sstore_tensor_row_rlast</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mw_sstore_tensor_row_rready</input>
      <output>i_dca_matrix_qgemm_mw_mlsu_rstore_tensor_row_rready</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mw_sstore_tensor_row_rdata</input>
      <output>i_dca_matrix_qgemm_mw_mlsu_rstore_tensor_row_rdata</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mo_sinst_wvalid</input>
      <output>i_dca_matrix_qgemm_mo_mlsu_rinst_wvalid</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mo_sinst_wdata</input>
      <output>i_dca_matrix_qgemm_mo_mlsu_rinst_wdata</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mo_mlsu_rinst_wready</input>
      <output>i_dca_matrix_qgemm_mo_sinst_wready</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mo_mlsu_rinst_decode_finish</input>
      <output>i_dca_matrix_qgemm_mo_sinst_decode_finish</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mo_mlsu_rinst_execute_finish</input>
      <output>i_dca_matrix_qgemm_mo_sinst_execute_finish</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mo_mlsu_rinst_busy</input>
      <output>i_dca_matrix_qgemm_mo_sinst_busy</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mo_mlsu_rload_tensor_row_wvalid</input>
      <output>i_dca_matrix_qgemm_mo_sload_tensor_row_wvalid</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mo_mlsu_rload_tensor_row_wlast</input>
      <output>i_dca_matrix_qgemm_mo_sload_tensor_row_wlast</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mo_mlsu_rload_tensor_row_wdata</input>
      <output>i_dca_matrix_qgemm_mo_sload_tensor_row_wdata</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mo_sload_tensor_row_wready</input>
      <output>i_dca_matrix_qgemm_mo_mlsu_rload_tensor_row_wready</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mo_mlsu_rstore_tensor_row_rvalid</input>
      <output>i_dca_matrix_qgemm_mo_sstore_tensor_row_rvalid</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mo_mlsu_rstore_tensor_row_rlast</input>
      <output>i_dca_matrix_qgemm_mo_sstore_tensor_row_rlast</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mo_sstore_tensor_row_rready</input>
      <output>i_dca_matrix_qgemm_mo_mlsu_rstore_tensor_row_rready</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mo_sstore_tensor_row_rdata</input>
      <output>i_dca_matrix_qgemm_mo_mlsu_rstore_tensor_row_rdata</output>
    </connect>
    <connect>
      <input>i_system_sram_sxawready</input>
      <output>i_snim_i_system_sram_no_name_sxawready</output>
    </connect>
    <connect>
      <input>i_snim_i_system_sram_no_name_sxawvalid</input>
      <output>i_system_sram_sxawvalid</output>
    </connect>
    <connect>
      <input>i_snim_i_system_sram_no_name_sxawaddr</input>
      <output>i_system_sram_sxawaddr</output>
    </connect>
    <connect>
      <input>i_snim_i_system_sram_no_name_sxawid</input>
      <output>i_system_sram_sxawid</output>
    </connect>
    <connect>
      <input>i_snim_i_system_sram_no_name_sxawlen</input>
      <output>i_system_sram_sxawlen</output>
    </connect>
    <connect>
      <input>i_snim_i_system_sram_no_name_sxawsize</input>
      <output>i_system_sram_sxawsize</output>
    </connect>
    <connect>
      <input>i_snim_i_system_sram_no_name_sxawburst</input>
      <output>i_system_sram_sxawburst</output>
    </connect>
    <connect>
      <input>i_system_sram_sxwready</input>
      <output>i_snim_i_system_sram_no_name_sxwready</output>
    </connect>
    <connect>
      <input>i_snim_i_system_sram_no_name_sxwvalid</input>
      <output>i_system_sram_sxwvalid</output>
    </connect>
    <connect>
      <input>i_snim_i_system_sram_no_name_sxwid</input>
      <output>i_system_sram_sxwid</output>
    </connect>
    <connect>
      <input>i_snim_i_system_sram_no_name_sxwdata</input>
      <output>i_system_sram_sxwdata</output>
    </connect>
    <connect>
      <input>i_snim_i_system_sram_no_name_sxwstrb</input>
      <output>i_system_sram_sxwstrb</output>
    </connect>
    <connect>
      <input>i_snim_i_system_sram_no_name_sxwlast</input>
      <output>i_system_sram_sxwlast</output>
    </connect>
    <connect>
      <input>i_snim_i_system_sram_no_name_sxbready</input>
      <output>i_system_sram_sxbready</output>
    </connect>
    <connect>
      <input>i_system_sram_sxbvalid</input>
      <output>i_snim_i_system_sram_no_name_sxbvalid</output>
    </connect>
    <connect>
      <input>i_system_sram_sxbid</input>
      <output>i_snim_i_system_sram_no_name_sxbid</output>
    </connect>
    <connect>
      <input>i_system_sram_sxbresp</input>
      <output>i_snim_i_system_sram_no_name_sxbresp</output>
    </connect>
    <connect>
      <input>i_system_sram_sxarready</input>
      <output>i_snim_i_system_sram_no_name_sxarready</output>
    </connect>
    <connect>
      <input>i_snim_i_system_sram_no_name_sxarvalid</input>
      <output>i_system_sram_sxarvalid</output>
    </connect>
    <connect>
      <input>i_snim_i_system_sram_no_name_sxaraddr</input>
      <output>i_system_sram_sxaraddr</output>
    </connect>
    <connect>
      <input>i_snim_i_system_sram_no_name_sxarid</input>
      <output>i_system_sram_sxarid</output>
    </connect>
    <connect>
      <input>i_snim_i_system_sram_no_name_sxarlen</input>
      <output>i_system_sram_sxarlen</output>
    </connect>
    <connect>
      <input>i_snim_i_system_sram_no_name_sxarsize</input>
      <output>i_system_sram_sxarsize</output>
    </connect>
    <connect>
      <input>i_snim_i_system_sram_no_name_sxarburst</input>
      <output>i_system_sram_sxarburst</output>
    </connect>
    <connect>
      <input>i_snim_i_system_sram_no_name_sxrready</input>
      <output>i_system_sram_sxrready</output>
    </connect>
    <connect>
      <input>i_system_sram_sxrvalid</input>
      <output>i_snim_i_system_sram_no_name_sxrvalid</output>
    </connect>
    <connect>
      <input>i_system_sram_sxrid</input>
      <output>i_snim_i_system_sram_no_name_sxrid</output>
    </connect>
    <connect>
      <input>i_system_sram_sxrdata</input>
      <output>i_snim_i_system_sram_no_name_sxrdata</output>
    </connect>
    <connect>
      <input>i_system_sram_sxrlast</input>
      <output>i_snim_i_system_sram_no_name_sxrlast</output>
    </connect>
    <connect>
      <input>i_system_sram_sxrresp</input>
      <output>i_snim_i_system_sram_no_name_sxrresp</output>
    </connect>
    <connect>
      <input>i_snim_common_peri_group_no_name_spsel</input>
      <output>common_peri_group_rpsel</output>
    </connect>
    <connect>
      <input>i_snim_common_peri_group_no_name_spenable</input>
      <output>common_peri_group_rpenable</output>
    </connect>
    <connect>
      <input>i_snim_common_peri_group_no_name_spwrite</input>
      <output>common_peri_group_rpwrite</output>
    </connect>
    <connect>
      <input>i_snim_common_peri_group_no_name_spaddr</input>
      <output>common_peri_group_rpaddr</output>
    </connect>
    <connect>
      <input>i_snim_common_peri_group_no_name_spwdata</input>
      <output>common_peri_group_rpwdata</output>
    </connect>
    <connect>
      <input>common_peri_group_rpready</input>
      <output>i_snim_common_peri_group_no_name_spready</output>
    </connect>
    <connect>
      <input>common_peri_group_rprdata</input>
      <output>i_snim_common_peri_group_no_name_sprdata</output>
    </connect>
    <connect>
      <input>common_peri_group_rpslverr</input>
      <output>i_snim_common_peri_group_no_name_spslverr</output>
    </connect>
    <connect>
      <input>i_snim_external_peri_group_no_name_spsel</input>
      <output>external_peri_group_rpsel</output>
    </connect>
    <connect>
      <input>i_snim_external_peri_group_no_name_spenable</input>
      <output>external_peri_group_rpenable</output>
    </connect>
    <connect>
      <input>i_snim_external_peri_group_no_name_spwrite</input>
      <output>external_peri_group_rpwrite</output>
    </connect>
    <connect>
      <input>i_snim_external_peri_group_no_name_spaddr</input>
      <output>external_peri_group_rpaddr</output>
    </connect>
    <connect>
      <input>i_snim_external_peri_group_no_name_spwdata</input>
      <output>external_peri_group_rpwdata</output>
    </connect>
    <connect>
      <input>external_peri_group_rpready</input>
      <output>i_snim_external_peri_group_no_name_spready</output>
    </connect>
    <connect>
      <input>external_peri_group_rprdata</input>
      <output>i_snim_external_peri_group_no_name_sprdata</output>
    </connect>
    <connect>
      <input>external_peri_group_rpslverr</input>
      <output>i_snim_external_peri_group_no_name_spslverr</output>
    </connect>
    <connect>
      <input>i_snim_platform_controller_no_name_spsel</input>
      <output>platform_controller_rpsel</output>
    </connect>
    <connect>
      <input>i_snim_platform_controller_no_name_spenable</input>
      <output>platform_controller_rpenable</output>
    </connect>
    <connect>
      <input>i_snim_platform_controller_no_name_spwrite</input>
      <output>platform_controller_rpwrite</output>
    </connect>
    <connect>
      <input>i_snim_platform_controller_no_name_spaddr</input>
      <output>platform_controller_rpaddr</output>
    </connect>
    <connect>
      <input>i_snim_platform_controller_no_name_spwdata</input>
      <output>platform_controller_rpwdata</output>
    </connect>
    <connect>
      <input>platform_controller_rpready</input>
      <output>i_snim_platform_controller_no_name_spready</output>
    </connect>
    <connect>
      <input>platform_controller_rprdata</input>
      <output>i_snim_platform_controller_no_name_sprdata</output>
    </connect>
    <connect>
      <input>platform_controller_rpslverr</input>
      <output>i_snim_platform_controller_no_name_spslverr</output>
    </connect>
    <connect>
      <input>i_snim_i_dca_matrix_qgemm_control_mmiox1_interface_mmio_spsel</input>
      <output>i_dca_matrix_qgemm_control_mmiox1_interface_mmio_rpsel</output>
    </connect>
    <connect>
      <input>i_snim_i_dca_matrix_qgemm_control_mmiox1_interface_mmio_spenable</input>
      <output>i_dca_matrix_qgemm_control_mmiox1_interface_mmio_rpenable</output>
    </connect>
    <connect>
      <input>i_snim_i_dca_matrix_qgemm_control_mmiox1_interface_mmio_spwrite</input>
      <output>i_dca_matrix_qgemm_control_mmiox1_interface_mmio_rpwrite</output>
    </connect>
    <connect>
      <input>i_snim_i_dca_matrix_qgemm_control_mmiox1_interface_mmio_spaddr</input>
      <output>i_dca_matrix_qgemm_control_mmiox1_interface_mmio_rpaddr</output>
    </connect>
    <connect>
      <input>i_snim_i_dca_matrix_qgemm_control_mmiox1_interface_mmio_spwdata</input>
      <output>i_dca_matrix_qgemm_control_mmiox1_interface_mmio_rpwdata</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_control_mmiox1_interface_mmio_rpready</input>
      <output>i_snim_i_dca_matrix_qgemm_control_mmiox1_interface_mmio_spready</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_control_mmiox1_interface_mmio_rprdata</input>
      <output>i_snim_i_dca_matrix_qgemm_control_mmiox1_interface_mmio_sprdata</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_control_mmiox1_interface_mmio_rpslverr</input>
      <output>i_snim_i_dca_matrix_qgemm_control_mmiox1_interface_mmio_spslverr</output>
    </connect>
    <connect>
      <input>i_mnim_i_main_core_inst_rxawready</input>
      <output>i_main_core_inst_sxawready</output>
    </connect>
    <connect>
      <input>i_main_core_inst_sxawvalid</input>
      <output>i_mnim_i_main_core_inst_rxawvalid</output>
    </connect>
    <connect>
      <input>i_main_core_inst_sxawaddr</input>
      <output>i_mnim_i_main_core_inst_rxawaddr</output>
    </connect>
    <connect>
      <input>i_main_core_inst_sxawid</input>
      <output>i_mnim_i_main_core_inst_rxawid</output>
    </connect>
    <connect>
      <input>i_main_core_inst_sxawlen</input>
      <output>i_mnim_i_main_core_inst_rxawlen</output>
    </connect>
    <connect>
      <input>i_main_core_inst_sxawsize</input>
      <output>i_mnim_i_main_core_inst_rxawsize</output>
    </connect>
    <connect>
      <input>i_main_core_inst_sxawburst</input>
      <output>i_mnim_i_main_core_inst_rxawburst</output>
    </connect>
    <connect>
      <input>i_mnim_i_main_core_inst_rxwready</input>
      <output>i_main_core_inst_sxwready</output>
    </connect>
    <connect>
      <input>i_main_core_inst_sxwvalid</input>
      <output>i_mnim_i_main_core_inst_rxwvalid</output>
    </connect>
    <connect>
      <input>i_main_core_inst_sxwid</input>
      <output>i_mnim_i_main_core_inst_rxwid</output>
    </connect>
    <connect>
      <input>i_main_core_inst_sxwdata</input>
      <output>i_mnim_i_main_core_inst_rxwdata</output>
    </connect>
    <connect>
      <input>i_main_core_inst_sxwstrb</input>
      <output>i_mnim_i_main_core_inst_rxwstrb</output>
    </connect>
    <connect>
      <input>i_main_core_inst_sxwlast</input>
      <output>i_mnim_i_main_core_inst_rxwlast</output>
    </connect>
    <connect>
      <input>i_main_core_inst_sxbready</input>
      <output>i_mnim_i_main_core_inst_rxbready</output>
    </connect>
    <connect>
      <input>i_mnim_i_main_core_inst_rxbvalid</input>
      <output>i_main_core_inst_sxbvalid</output>
    </connect>
    <connect>
      <input>i_mnim_i_main_core_inst_rxbid</input>
      <output>i_main_core_inst_sxbid</output>
    </connect>
    <connect>
      <input>i_mnim_i_main_core_inst_rxbresp</input>
      <output>i_main_core_inst_sxbresp</output>
    </connect>
    <connect>
      <input>i_mnim_i_main_core_inst_rxarready</input>
      <output>i_main_core_inst_sxarready</output>
    </connect>
    <connect>
      <input>i_main_core_inst_sxarvalid</input>
      <output>i_mnim_i_main_core_inst_rxarvalid</output>
    </connect>
    <connect>
      <input>i_main_core_inst_sxaraddr</input>
      <output>i_mnim_i_main_core_inst_rxaraddr</output>
    </connect>
    <connect>
      <input>i_main_core_inst_sxarid</input>
      <output>i_mnim_i_main_core_inst_rxarid</output>
    </connect>
    <connect>
      <input>i_main_core_inst_sxarlen</input>
      <output>i_mnim_i_main_core_inst_rxarlen</output>
    </connect>
    <connect>
      <input>i_main_core_inst_sxarsize</input>
      <output>i_mnim_i_main_core_inst_rxarsize</output>
    </connect>
    <connect>
      <input>i_main_core_inst_sxarburst</input>
      <output>i_mnim_i_main_core_inst_rxarburst</output>
    </connect>
    <connect>
      <input>i_main_core_inst_sxrready</input>
      <output>i_mnim_i_main_core_inst_rxrready</output>
    </connect>
    <connect>
      <input>i_mnim_i_main_core_inst_rxrvalid</input>
      <output>i_main_core_inst_sxrvalid</output>
    </connect>
    <connect>
      <input>i_mnim_i_main_core_inst_rxrid</input>
      <output>i_main_core_inst_sxrid</output>
    </connect>
    <connect>
      <input>i_mnim_i_main_core_inst_rxrdata</input>
      <output>i_main_core_inst_sxrdata</output>
    </connect>
    <connect>
      <input>i_mnim_i_main_core_inst_rxrlast</input>
      <output>i_main_core_inst_sxrlast</output>
    </connect>
    <connect>
      <input>i_mnim_i_main_core_inst_rxrresp</input>
      <output>i_main_core_inst_sxrresp</output>
    </connect>
    <connect>
      <input>i_mnim_i_main_core_data_c_rxawready</input>
      <output>i_main_core_data_c_sxawready</output>
    </connect>
    <connect>
      <input>i_main_core_data_c_sxawvalid</input>
      <output>i_mnim_i_main_core_data_c_rxawvalid</output>
    </connect>
    <connect>
      <input>i_main_core_data_c_sxawaddr</input>
      <output>i_mnim_i_main_core_data_c_rxawaddr</output>
    </connect>
    <connect>
      <input>i_main_core_data_c_sxawid</input>
      <output>i_mnim_i_main_core_data_c_rxawid</output>
    </connect>
    <connect>
      <input>i_main_core_data_c_sxawlen</input>
      <output>i_mnim_i_main_core_data_c_rxawlen</output>
    </connect>
    <connect>
      <input>i_main_core_data_c_sxawsize</input>
      <output>i_mnim_i_main_core_data_c_rxawsize</output>
    </connect>
    <connect>
      <input>i_main_core_data_c_sxawburst</input>
      <output>i_mnim_i_main_core_data_c_rxawburst</output>
    </connect>
    <connect>
      <input>i_mnim_i_main_core_data_c_rxwready</input>
      <output>i_main_core_data_c_sxwready</output>
    </connect>
    <connect>
      <input>i_main_core_data_c_sxwvalid</input>
      <output>i_mnim_i_main_core_data_c_rxwvalid</output>
    </connect>
    <connect>
      <input>i_main_core_data_c_sxwid</input>
      <output>i_mnim_i_main_core_data_c_rxwid</output>
    </connect>
    <connect>
      <input>i_main_core_data_c_sxwdata</input>
      <output>i_mnim_i_main_core_data_c_rxwdata</output>
    </connect>
    <connect>
      <input>i_main_core_data_c_sxwstrb</input>
      <output>i_mnim_i_main_core_data_c_rxwstrb</output>
    </connect>
    <connect>
      <input>i_main_core_data_c_sxwlast</input>
      <output>i_mnim_i_main_core_data_c_rxwlast</output>
    </connect>
    <connect>
      <input>i_main_core_data_c_sxbready</input>
      <output>i_mnim_i_main_core_data_c_rxbready</output>
    </connect>
    <connect>
      <input>i_mnim_i_main_core_data_c_rxbvalid</input>
      <output>i_main_core_data_c_sxbvalid</output>
    </connect>
    <connect>
      <input>i_mnim_i_main_core_data_c_rxbid</input>
      <output>i_main_core_data_c_sxbid</output>
    </connect>
    <connect>
      <input>i_mnim_i_main_core_data_c_rxbresp</input>
      <output>i_main_core_data_c_sxbresp</output>
    </connect>
    <connect>
      <input>i_mnim_i_main_core_data_c_rxarready</input>
      <output>i_main_core_data_c_sxarready</output>
    </connect>
    <connect>
      <input>i_main_core_data_c_sxarvalid</input>
      <output>i_mnim_i_main_core_data_c_rxarvalid</output>
    </connect>
    <connect>
      <input>i_main_core_data_c_sxaraddr</input>
      <output>i_mnim_i_main_core_data_c_rxaraddr</output>
    </connect>
    <connect>
      <input>i_main_core_data_c_sxarid</input>
      <output>i_mnim_i_main_core_data_c_rxarid</output>
    </connect>
    <connect>
      <input>i_main_core_data_c_sxarlen</input>
      <output>i_mnim_i_main_core_data_c_rxarlen</output>
    </connect>
    <connect>
      <input>i_main_core_data_c_sxarsize</input>
      <output>i_mnim_i_main_core_data_c_rxarsize</output>
    </connect>
    <connect>
      <input>i_main_core_data_c_sxarburst</input>
      <output>i_mnim_i_main_core_data_c_rxarburst</output>
    </connect>
    <connect>
      <input>i_main_core_data_c_sxrready</input>
      <output>i_mnim_i_main_core_data_c_rxrready</output>
    </connect>
    <connect>
      <input>i_mnim_i_main_core_data_c_rxrvalid</input>
      <output>i_main_core_data_c_sxrvalid</output>
    </connect>
    <connect>
      <input>i_mnim_i_main_core_data_c_rxrid</input>
      <output>i_main_core_data_c_sxrid</output>
    </connect>
    <connect>
      <input>i_mnim_i_main_core_data_c_rxrdata</input>
      <output>i_main_core_data_c_sxrdata</output>
    </connect>
    <connect>
      <input>i_mnim_i_main_core_data_c_rxrlast</input>
      <output>i_main_core_data_c_sxrlast</output>
    </connect>
    <connect>
      <input>i_mnim_i_main_core_data_c_rxrresp</input>
      <output>i_main_core_data_c_sxrresp</output>
    </connect>
    <connect>
      <input>i_mnim_i_main_core_data_uc_rxawready</input>
      <output>i_main_core_data_uc_sxawready</output>
    </connect>
    <connect>
      <input>i_main_core_data_uc_sxawvalid</input>
      <output>i_mnim_i_main_core_data_uc_rxawvalid</output>
    </connect>
    <connect>
      <input>i_main_core_data_uc_sxawaddr</input>
      <output>i_mnim_i_main_core_data_uc_rxawaddr</output>
    </connect>
    <connect>
      <input>i_main_core_data_uc_sxawid</input>
      <output>i_mnim_i_main_core_data_uc_rxawid</output>
    </connect>
    <connect>
      <input>i_main_core_data_uc_sxawlen</input>
      <output>i_mnim_i_main_core_data_uc_rxawlen</output>
    </connect>
    <connect>
      <input>i_main_core_data_uc_sxawsize</input>
      <output>i_mnim_i_main_core_data_uc_rxawsize</output>
    </connect>
    <connect>
      <input>i_main_core_data_uc_sxawburst</input>
      <output>i_mnim_i_main_core_data_uc_rxawburst</output>
    </connect>
    <connect>
      <input>i_mnim_i_main_core_data_uc_rxwready</input>
      <output>i_main_core_data_uc_sxwready</output>
    </connect>
    <connect>
      <input>i_main_core_data_uc_sxwvalid</input>
      <output>i_mnim_i_main_core_data_uc_rxwvalid</output>
    </connect>
    <connect>
      <input>i_main_core_data_uc_sxwid</input>
      <output>i_mnim_i_main_core_data_uc_rxwid</output>
    </connect>
    <connect>
      <input>i_main_core_data_uc_sxwdata</input>
      <output>i_mnim_i_main_core_data_uc_rxwdata</output>
    </connect>
    <connect>
      <input>i_main_core_data_uc_sxwstrb</input>
      <output>i_mnim_i_main_core_data_uc_rxwstrb</output>
    </connect>
    <connect>
      <input>i_main_core_data_uc_sxwlast</input>
      <output>i_mnim_i_main_core_data_uc_rxwlast</output>
    </connect>
    <connect>
      <input>i_main_core_data_uc_sxbready</input>
      <output>i_mnim_i_main_core_data_uc_rxbready</output>
    </connect>
    <connect>
      <input>i_mnim_i_main_core_data_uc_rxbvalid</input>
      <output>i_main_core_data_uc_sxbvalid</output>
    </connect>
    <connect>
      <input>i_mnim_i_main_core_data_uc_rxbid</input>
      <output>i_main_core_data_uc_sxbid</output>
    </connect>
    <connect>
      <input>i_mnim_i_main_core_data_uc_rxbresp</input>
      <output>i_main_core_data_uc_sxbresp</output>
    </connect>
    <connect>
      <input>i_mnim_i_main_core_data_uc_rxarready</input>
      <output>i_main_core_data_uc_sxarready</output>
    </connect>
    <connect>
      <input>i_main_core_data_uc_sxarvalid</input>
      <output>i_mnim_i_main_core_data_uc_rxarvalid</output>
    </connect>
    <connect>
      <input>i_main_core_data_uc_sxaraddr</input>
      <output>i_mnim_i_main_core_data_uc_rxaraddr</output>
    </connect>
    <connect>
      <input>i_main_core_data_uc_sxarid</input>
      <output>i_mnim_i_main_core_data_uc_rxarid</output>
    </connect>
    <connect>
      <input>i_main_core_data_uc_sxarlen</input>
      <output>i_mnim_i_main_core_data_uc_rxarlen</output>
    </connect>
    <connect>
      <input>i_main_core_data_uc_sxarsize</input>
      <output>i_mnim_i_main_core_data_uc_rxarsize</output>
    </connect>
    <connect>
      <input>i_main_core_data_uc_sxarburst</input>
      <output>i_mnim_i_main_core_data_uc_rxarburst</output>
    </connect>
    <connect>
      <input>i_main_core_data_uc_sxrready</input>
      <output>i_mnim_i_main_core_data_uc_rxrready</output>
    </connect>
    <connect>
      <input>i_mnim_i_main_core_data_uc_rxrvalid</input>
      <output>i_main_core_data_uc_sxrvalid</output>
    </connect>
    <connect>
      <input>i_mnim_i_main_core_data_uc_rxrid</input>
      <output>i_main_core_data_uc_sxrid</output>
    </connect>
    <connect>
      <input>i_mnim_i_main_core_data_uc_rxrdata</input>
      <output>i_main_core_data_uc_sxrdata</output>
    </connect>
    <connect>
      <input>i_mnim_i_main_core_data_uc_rxrlast</input>
      <output>i_main_core_data_uc_sxrlast</output>
    </connect>
    <connect>
      <input>i_mnim_i_main_core_data_uc_rxrresp</input>
      <output>i_main_core_data_uc_sxrresp</output>
    </connect>
    <connect>
      <input>i_mnim_i_vta00_data_rx4awready</input>
      <output>i_vta00_data_sx4awready</output>
    </connect>
    <connect>
      <input>i_vta00_data_sx4awvalid</input>
      <output>i_mnim_i_vta00_data_rx4awvalid</output>
    </connect>
    <connect>
      <input>i_vta00_data_sx4awaddr</input>
      <output>i_mnim_i_vta00_data_rx4awaddr</output>
    </connect>
    <connect>
      <input>i_vta00_data_sx4awid</input>
      <output>i_mnim_i_vta00_data_rx4awid</output>
    </connect>
    <connect>
      <input>i_vta00_data_sx4awlen</input>
      <output>i_mnim_i_vta00_data_rx4awlen</output>
    </connect>
    <connect>
      <input>i_vta00_data_sx4awsize</input>
      <output>i_mnim_i_vta00_data_rx4awsize</output>
    </connect>
    <connect>
      <input>i_vta00_data_sx4awburst</input>
      <output>i_mnim_i_vta00_data_rx4awburst</output>
    </connect>
    <connect>
      <input>i_mnim_i_vta00_data_rx4wready</input>
      <output>i_vta00_data_sx4wready</output>
    </connect>
    <connect>
      <input>i_vta00_data_sx4wvalid</input>
      <output>i_mnim_i_vta00_data_rx4wvalid</output>
    </connect>
    <connect>
      <input>i_vta00_data_sx4wdata</input>
      <output>i_mnim_i_vta00_data_rx4wdata</output>
    </connect>
    <connect>
      <input>i_vta00_data_sx4wstrb</input>
      <output>i_mnim_i_vta00_data_rx4wstrb</output>
    </connect>
    <connect>
      <input>i_vta00_data_sx4wlast</input>
      <output>i_mnim_i_vta00_data_rx4wlast</output>
    </connect>
    <connect>
      <input>i_vta00_data_sx4bready</input>
      <output>i_mnim_i_vta00_data_rx4bready</output>
    </connect>
    <connect>
      <input>i_mnim_i_vta00_data_rx4bvalid</input>
      <output>i_vta00_data_sx4bvalid</output>
    </connect>
    <connect>
      <input>i_mnim_i_vta00_data_rx4bid</input>
      <output>i_vta00_data_sx4bid</output>
    </connect>
    <connect>
      <input>i_mnim_i_vta00_data_rx4bresp</input>
      <output>i_vta00_data_sx4bresp</output>
    </connect>
    <connect>
      <input>i_mnim_i_vta00_data_rx4arready</input>
      <output>i_vta00_data_sx4arready</output>
    </connect>
    <connect>
      <input>i_vta00_data_sx4arvalid</input>
      <output>i_mnim_i_vta00_data_rx4arvalid</output>
    </connect>
    <connect>
      <input>i_vta00_data_sx4araddr</input>
      <output>i_mnim_i_vta00_data_rx4araddr</output>
    </connect>
    <connect>
      <input>i_vta00_data_sx4arid</input>
      <output>i_mnim_i_vta00_data_rx4arid</output>
    </connect>
    <connect>
      <input>i_vta00_data_sx4arlen</input>
      <output>i_mnim_i_vta00_data_rx4arlen</output>
    </connect>
    <connect>
      <input>i_vta00_data_sx4arsize</input>
      <output>i_mnim_i_vta00_data_rx4arsize</output>
    </connect>
    <connect>
      <input>i_vta00_data_sx4arburst</input>
      <output>i_mnim_i_vta00_data_rx4arburst</output>
    </connect>
    <connect>
      <input>i_vta00_data_sx4rready</input>
      <output>i_mnim_i_vta00_data_rx4rready</output>
    </connect>
    <connect>
      <input>i_mnim_i_vta00_data_rx4rvalid</input>
      <output>i_vta00_data_sx4rvalid</output>
    </connect>
    <connect>
      <input>i_mnim_i_vta00_data_rx4rid</input>
      <output>i_vta00_data_sx4rid</output>
    </connect>
    <connect>
      <input>i_mnim_i_vta00_data_rx4rdata</input>
      <output>i_vta00_data_sx4rdata</output>
    </connect>
    <connect>
      <input>i_mnim_i_vta00_data_rx4rlast</input>
      <output>i_vta00_data_sx4rlast</output>
    </connect>
    <connect>
      <input>i_mnim_i_vta00_data_rx4rresp</input>
      <output>i_vta00_data_sx4rresp</output>
    </connect>
    <connect>
      <input>i_mnim_platform_controller_master_rhready</input>
      <output>platform_controller_shready</output>
    </connect>
    <connect>
      <input>platform_controller_shaddr</input>
      <output>i_mnim_platform_controller_master_rhaddr</output>
    </connect>
    <connect>
      <input>platform_controller_shburst</input>
      <output>i_mnim_platform_controller_master_rhburst</output>
    </connect>
    <connect>
      <input>platform_controller_shmasterlock</input>
      <output>i_mnim_platform_controller_master_rhmasterlock</output>
    </connect>
    <connect>
      <input>platform_controller_shprot</input>
      <output>i_mnim_platform_controller_master_rhprot</output>
    </connect>
    <connect>
      <input>platform_controller_shsize</input>
      <output>i_mnim_platform_controller_master_rhsize</output>
    </connect>
    <connect>
      <input>platform_controller_shtrans</input>
      <output>i_mnim_platform_controller_master_rhtrans</output>
    </connect>
    <connect>
      <input>platform_controller_shwrite</input>
      <output>i_mnim_platform_controller_master_rhwrite</output>
    </connect>
    <connect>
      <input>platform_controller_shwdata</input>
      <output>i_mnim_platform_controller_master_rhwdata</output>
    </connect>
    <connect>
      <input>i_mnim_platform_controller_master_rhrdata</input>
      <output>platform_controller_shrdata</output>
    </connect>
    <connect>
      <input>i_mnim_platform_controller_master_rhresp</input>
      <output>platform_controller_shresp</output>
    </connect>
    <connect>
      <input>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part_rlxqdready</input>
      <output>i_dca_matrix_qgemm_mx_mlsu_slxqdready</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mx_mlsu_slxqvalid</input>
      <output>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part_rlxqvalid</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mx_mlsu_slxqlast</input>
      <output>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part_rlxqlast</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mx_mlsu_slxqwrite</input>
      <output>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part_rlxqwrite</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mx_mlsu_slxqlen</input>
      <output>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part_rlxqlen</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mx_mlsu_slxqsize</input>
      <output>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part_rlxqsize</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mx_mlsu_slxqburst</input>
      <output>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part_rlxqburst</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mx_mlsu_slxqwstrb</input>
      <output>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part_rlxqwstrb</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mx_mlsu_slxqwdata</input>
      <output>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part_rlxqwdata</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mx_mlsu_slxqaddr</input>
      <output>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part_rlxqaddr</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mx_mlsu_slxqburden</input>
      <output>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part_rlxqburden</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mx_mlsu_slxydready</input>
      <output>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part_rlxydready</output>
    </connect>
    <connect>
      <input>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part_rlxyvalid</input>
      <output>i_dca_matrix_qgemm_mx_mlsu_slxyvalid</output>
    </connect>
    <connect>
      <input>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part_rlxylast</input>
      <output>i_dca_matrix_qgemm_mx_mlsu_slxylast</output>
    </connect>
    <connect>
      <input>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part_rlxywreply</input>
      <output>i_dca_matrix_qgemm_mx_mlsu_slxywreply</output>
    </connect>
    <connect>
      <input>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part_rlxyresp</input>
      <output>i_dca_matrix_qgemm_mx_mlsu_slxyresp</output>
    </connect>
    <connect>
      <input>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part_rlxyrdata</input>
      <output>i_dca_matrix_qgemm_mx_mlsu_slxyrdata</output>
    </connect>
    <connect>
      <input>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part_rlxyburden</input>
      <output>i_dca_matrix_qgemm_mx_mlsu_slxyburden</output>
    </connect>
    <connect>
      <input>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part_rlxqdready</input>
      <output>i_dca_matrix_qgemm_mw_mlsu_slxqdready</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mw_mlsu_slxqvalid</input>
      <output>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part_rlxqvalid</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mw_mlsu_slxqlast</input>
      <output>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part_rlxqlast</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mw_mlsu_slxqwrite</input>
      <output>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part_rlxqwrite</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mw_mlsu_slxqlen</input>
      <output>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part_rlxqlen</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mw_mlsu_slxqsize</input>
      <output>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part_rlxqsize</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mw_mlsu_slxqburst</input>
      <output>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part_rlxqburst</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mw_mlsu_slxqwstrb</input>
      <output>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part_rlxqwstrb</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mw_mlsu_slxqwdata</input>
      <output>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part_rlxqwdata</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mw_mlsu_slxqaddr</input>
      <output>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part_rlxqaddr</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mw_mlsu_slxqburden</input>
      <output>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part_rlxqburden</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mw_mlsu_slxydready</input>
      <output>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part_rlxydready</output>
    </connect>
    <connect>
      <input>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part_rlxyvalid</input>
      <output>i_dca_matrix_qgemm_mw_mlsu_slxyvalid</output>
    </connect>
    <connect>
      <input>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part_rlxylast</input>
      <output>i_dca_matrix_qgemm_mw_mlsu_slxylast</output>
    </connect>
    <connect>
      <input>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part_rlxywreply</input>
      <output>i_dca_matrix_qgemm_mw_mlsu_slxywreply</output>
    </connect>
    <connect>
      <input>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part_rlxyresp</input>
      <output>i_dca_matrix_qgemm_mw_mlsu_slxyresp</output>
    </connect>
    <connect>
      <input>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part_rlxyrdata</input>
      <output>i_dca_matrix_qgemm_mw_mlsu_slxyrdata</output>
    </connect>
    <connect>
      <input>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part_rlxyburden</input>
      <output>i_dca_matrix_qgemm_mw_mlsu_slxyburden</output>
    </connect>
    <connect>
      <input>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part_rlxqdready</input>
      <output>i_dca_matrix_qgemm_mo_mlsu_slxqdready</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mo_mlsu_slxqvalid</input>
      <output>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part_rlxqvalid</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mo_mlsu_slxqlast</input>
      <output>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part_rlxqlast</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mo_mlsu_slxqwrite</input>
      <output>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part_rlxqwrite</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mo_mlsu_slxqlen</input>
      <output>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part_rlxqlen</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mo_mlsu_slxqsize</input>
      <output>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part_rlxqsize</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mo_mlsu_slxqburst</input>
      <output>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part_rlxqburst</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mo_mlsu_slxqwstrb</input>
      <output>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part_rlxqwstrb</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mo_mlsu_slxqwdata</input>
      <output>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part_rlxqwdata</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mo_mlsu_slxqaddr</input>
      <output>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part_rlxqaddr</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mo_mlsu_slxqburden</input>
      <output>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part_rlxqburden</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mo_mlsu_slxydready</input>
      <output>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part_rlxydready</output>
    </connect>
    <connect>
      <input>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part_rlxyvalid</input>
      <output>i_dca_matrix_qgemm_mo_mlsu_slxyvalid</output>
    </connect>
    <connect>
      <input>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part_rlxylast</input>
      <output>i_dca_matrix_qgemm_mo_mlsu_slxylast</output>
    </connect>
    <connect>
      <input>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part_rlxywreply</input>
      <output>i_dca_matrix_qgemm_mo_mlsu_slxywreply</output>
    </connect>
    <connect>
      <input>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part_rlxyresp</input>
      <output>i_dca_matrix_qgemm_mo_mlsu_slxyresp</output>
    </connect>
    <connect>
      <input>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part_rlxyrdata</input>
      <output>i_dca_matrix_qgemm_mo_mlsu_slxyrdata</output>
    </connect>
    <connect>
      <input>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part_rlxyburden</input>
      <output>i_dca_matrix_qgemm_mo_mlsu_slxyburden</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mq2vta_rxawready</input>
      <output>i_snim_i_dca_matrix_qgemm_mq2vta_sxawready</output>
    </connect>
    <connect>
      <input>i_snim_i_dca_matrix_qgemm_mq2vta_sxawvalid</input>
      <output>i_dca_matrix_qgemm_mq2vta_rxawvalid</output>
    </connect>
    <connect>
      <input>i_snim_i_dca_matrix_qgemm_mq2vta_sxawaddr</input>
      <output>i_dca_matrix_qgemm_mq2vta_rxawaddr</output>
    </connect>
    <connect>
      <input>i_snim_i_dca_matrix_qgemm_mq2vta_sxawid</input>
      <output>i_dca_matrix_qgemm_mq2vta_rxawid</output>
    </connect>
    <connect>
      <input>i_snim_i_dca_matrix_qgemm_mq2vta_sxawlen</input>
      <output>i_dca_matrix_qgemm_mq2vta_rxawlen</output>
    </connect>
    <connect>
      <input>i_snim_i_dca_matrix_qgemm_mq2vta_sxawsize</input>
      <output>i_dca_matrix_qgemm_mq2vta_rxawsize</output>
    </connect>
    <connect>
      <input>i_snim_i_dca_matrix_qgemm_mq2vta_sxawburst</input>
      <output>i_dca_matrix_qgemm_mq2vta_rxawburst</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mq2vta_rxwready</input>
      <output>i_snim_i_dca_matrix_qgemm_mq2vta_sxwready</output>
    </connect>
    <connect>
      <input>i_snim_i_dca_matrix_qgemm_mq2vta_sxwvalid</input>
      <output>i_dca_matrix_qgemm_mq2vta_rxwvalid</output>
    </connect>
    <connect>
      <input>i_snim_i_dca_matrix_qgemm_mq2vta_sxwid</input>
      <output>i_dca_matrix_qgemm_mq2vta_rxwid</output>
    </connect>
    <connect>
      <input>i_snim_i_dca_matrix_qgemm_mq2vta_sxwdata</input>
      <output>i_dca_matrix_qgemm_mq2vta_rxwdata</output>
    </connect>
    <connect>
      <input>i_snim_i_dca_matrix_qgemm_mq2vta_sxwstrb</input>
      <output>i_dca_matrix_qgemm_mq2vta_rxwstrb</output>
    </connect>
    <connect>
      <input>i_snim_i_dca_matrix_qgemm_mq2vta_sxwlast</input>
      <output>i_dca_matrix_qgemm_mq2vta_rxwlast</output>
    </connect>
    <connect>
      <input>i_snim_i_dca_matrix_qgemm_mq2vta_sxbready</input>
      <output>i_dca_matrix_qgemm_mq2vta_rxbready</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mq2vta_rxbvalid</input>
      <output>i_snim_i_dca_matrix_qgemm_mq2vta_sxbvalid</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mq2vta_rxbid</input>
      <output>i_snim_i_dca_matrix_qgemm_mq2vta_sxbid</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mq2vta_rxbresp</input>
      <output>i_snim_i_dca_matrix_qgemm_mq2vta_sxbresp</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mq2vta_rxarready</input>
      <output>i_snim_i_dca_matrix_qgemm_mq2vta_sxarready</output>
    </connect>
    <connect>
      <input>i_snim_i_dca_matrix_qgemm_mq2vta_sxarvalid</input>
      <output>i_dca_matrix_qgemm_mq2vta_rxarvalid</output>
    </connect>
    <connect>
      <input>i_snim_i_dca_matrix_qgemm_mq2vta_sxaraddr</input>
      <output>i_dca_matrix_qgemm_mq2vta_rxaraddr</output>
    </connect>
    <connect>
      <input>i_snim_i_dca_matrix_qgemm_mq2vta_sxarid</input>
      <output>i_dca_matrix_qgemm_mq2vta_rxarid</output>
    </connect>
    <connect>
      <input>i_snim_i_dca_matrix_qgemm_mq2vta_sxarlen</input>
      <output>i_dca_matrix_qgemm_mq2vta_rxarlen</output>
    </connect>
    <connect>
      <input>i_snim_i_dca_matrix_qgemm_mq2vta_sxarsize</input>
      <output>i_dca_matrix_qgemm_mq2vta_rxarsize</output>
    </connect>
    <connect>
      <input>i_snim_i_dca_matrix_qgemm_mq2vta_sxarburst</input>
      <output>i_dca_matrix_qgemm_mq2vta_rxarburst</output>
    </connect>
    <connect>
      <input>i_snim_i_dca_matrix_qgemm_mq2vta_sxrready</input>
      <output>i_dca_matrix_qgemm_mq2vta_rxrready</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mq2vta_rxrvalid</input>
      <output>i_snim_i_dca_matrix_qgemm_mq2vta_sxrvalid</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mq2vta_rxrid</input>
      <output>i_snim_i_dca_matrix_qgemm_mq2vta_sxrid</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mq2vta_rxrdata</input>
      <output>i_snim_i_dca_matrix_qgemm_mq2vta_sxrdata</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mq2vta_rxrlast</input>
      <output>i_snim_i_dca_matrix_qgemm_mq2vta_sxrlast</output>
    </connect>
    <connect>
      <input>i_dca_matrix_qgemm_mq2vta_rxrresp</input>
      <output>i_snim_i_dca_matrix_qgemm_mq2vta_sxrresp</output>
    </connect>
    <connect>
      <input>i_system_ddr_sxawready</input>
      <output>i_snim_i_system_ddr_no_name_sxawready</output>
    </connect>
    <connect>
      <input>i_snim_i_system_ddr_no_name_sxawvalid</input>
      <output>i_system_ddr_sxawvalid</output>
    </connect>
    <connect>
      <input>i_snim_i_system_ddr_no_name_sxawaddr</input>
      <output>i_system_ddr_sxawaddr</output>
    </connect>
    <connect>
      <input>i_snim_i_system_ddr_no_name_sxawid</input>
      <output>i_system_ddr_sxawid</output>
    </connect>
    <connect>
      <input>i_snim_i_system_ddr_no_name_sxawlen</input>
      <output>i_system_ddr_sxawlen</output>
    </connect>
    <connect>
      <input>i_snim_i_system_ddr_no_name_sxawsize</input>
      <output>i_system_ddr_sxawsize</output>
    </connect>
    <connect>
      <input>i_snim_i_system_ddr_no_name_sxawburst</input>
      <output>i_system_ddr_sxawburst</output>
    </connect>
    <connect>
      <input>i_system_ddr_sxwready</input>
      <output>i_snim_i_system_ddr_no_name_sxwready</output>
    </connect>
    <connect>
      <input>i_snim_i_system_ddr_no_name_sxwvalid</input>
      <output>i_system_ddr_sxwvalid</output>
    </connect>
    <connect>
      <input>i_snim_i_system_ddr_no_name_sxwid</input>
      <output>i_system_ddr_sxwid</output>
    </connect>
    <connect>
      <input>i_snim_i_system_ddr_no_name_sxwdata</input>
      <output>i_system_ddr_sxwdata</output>
    </connect>
    <connect>
      <input>i_snim_i_system_ddr_no_name_sxwstrb</input>
      <output>i_system_ddr_sxwstrb</output>
    </connect>
    <connect>
      <input>i_snim_i_system_ddr_no_name_sxwlast</input>
      <output>i_system_ddr_sxwlast</output>
    </connect>
    <connect>
      <input>i_snim_i_system_ddr_no_name_sxbready</input>
      <output>i_system_ddr_sxbready</output>
    </connect>
    <connect>
      <input>i_system_ddr_sxbvalid</input>
      <output>i_snim_i_system_ddr_no_name_sxbvalid</output>
    </connect>
    <connect>
      <input>i_system_ddr_sxbid</input>
      <output>i_snim_i_system_ddr_no_name_sxbid</output>
    </connect>
    <connect>
      <input>i_system_ddr_sxbresp</input>
      <output>i_snim_i_system_ddr_no_name_sxbresp</output>
    </connect>
    <connect>
      <input>i_system_ddr_sxarready</input>
      <output>i_snim_i_system_ddr_no_name_sxarready</output>
    </connect>
    <connect>
      <input>i_snim_i_system_ddr_no_name_sxarvalid</input>
      <output>i_system_ddr_sxarvalid</output>
    </connect>
    <connect>
      <input>i_snim_i_system_ddr_no_name_sxaraddr</input>
      <output>i_system_ddr_sxaraddr</output>
    </connect>
    <connect>
      <input>i_snim_i_system_ddr_no_name_sxarid</input>
      <output>i_system_ddr_sxarid</output>
    </connect>
    <connect>
      <input>i_snim_i_system_ddr_no_name_sxarlen</input>
      <output>i_system_ddr_sxarlen</output>
    </connect>
    <connect>
      <input>i_snim_i_system_ddr_no_name_sxarsize</input>
      <output>i_system_ddr_sxarsize</output>
    </connect>
    <connect>
      <input>i_snim_i_system_ddr_no_name_sxarburst</input>
      <output>i_system_ddr_sxarburst</output>
    </connect>
    <connect>
      <input>i_snim_i_system_ddr_no_name_sxrready</input>
      <output>i_system_ddr_sxrready</output>
    </connect>
    <connect>
      <input>i_system_ddr_sxrvalid</input>
      <output>i_snim_i_system_ddr_no_name_sxrvalid</output>
    </connect>
    <connect>
      <input>i_system_ddr_sxrid</input>
      <output>i_snim_i_system_ddr_no_name_sxrid</output>
    </connect>
    <connect>
      <input>i_system_ddr_sxrdata</input>
      <output>i_snim_i_system_ddr_no_name_sxrdata</output>
    </connect>
    <connect>
      <input>i_system_ddr_sxrlast</input>
      <output>i_snim_i_system_ddr_no_name_sxrlast</output>
    </connect>
    <connect>
      <input>i_system_ddr_sxrresp</input>
      <output>i_snim_i_system_ddr_no_name_sxrresp</output>
    </connect>
    <connect>
      <input>i_vta00_config_rx4lawready</input>
      <output>i_snim_i_vta00_config_sx4lawready</output>
    </connect>
    <connect>
      <input>i_snim_i_vta00_config_sx4lawvalid</input>
      <output>i_vta00_config_rx4lawvalid</output>
    </connect>
    <connect>
      <input>i_snim_i_vta00_config_sx4lawaddr</input>
      <output>i_vta00_config_rx4lawaddr</output>
    </connect>
    <connect>
      <input>i_vta00_config_rx4lwready</input>
      <output>i_snim_i_vta00_config_sx4lwready</output>
    </connect>
    <connect>
      <input>i_snim_i_vta00_config_sx4lwvalid</input>
      <output>i_vta00_config_rx4lwvalid</output>
    </connect>
    <connect>
      <input>i_snim_i_vta00_config_sx4lwdata</input>
      <output>i_vta00_config_rx4lwdata</output>
    </connect>
    <connect>
      <input>i_snim_i_vta00_config_sx4lwstrb</input>
      <output>i_vta00_config_rx4lwstrb</output>
    </connect>
    <connect>
      <input>i_snim_i_vta00_config_sx4lbready</input>
      <output>i_vta00_config_rx4lbready</output>
    </connect>
    <connect>
      <input>i_vta00_config_rx4lbvalid</input>
      <output>i_snim_i_vta00_config_sx4lbvalid</output>
    </connect>
    <connect>
      <input>i_vta00_config_rx4lbresp</input>
      <output>i_snim_i_vta00_config_sx4lbresp</output>
    </connect>
    <connect>
      <input>i_vta00_config_rx4larready</input>
      <output>i_snim_i_vta00_config_sx4larready</output>
    </connect>
    <connect>
      <input>i_snim_i_vta00_config_sx4larvalid</input>
      <output>i_vta00_config_rx4larvalid</output>
    </connect>
    <connect>
      <input>i_snim_i_vta00_config_sx4laraddr</input>
      <output>i_vta00_config_rx4laraddr</output>
    </connect>
    <connect>
      <input>i_snim_i_vta00_config_sx4lrready</input>
      <output>i_vta00_config_rx4lrready</output>
    </connect>
    <connect>
      <input>i_vta00_config_rx4lrvalid</input>
      <output>i_snim_i_vta00_config_sx4lrvalid</output>
    </connect>
    <connect>
      <input>i_vta00_config_rx4lrdata</input>
      <output>i_snim_i_vta00_config_sx4lrdata</output>
    </connect>
    <connect>
      <input>i_vta00_config_rx4lrresp</input>
      <output>i_snim_i_vta00_config_sx4lrresp</output>
    </connect>
    <connect>
      <input>i_inter_router_fifo00_sfni_link</input>
      <output>i_system_router_rfni_link_list[`BW_FNI_LINK(BW_FNI_PHIT)*(0+1)-1 -:`BW_FNI_LINK(BW_FNI_PHIT)]</output>
    </connect>
    <connect>
      <input>i_system_router_rfni_ready_list[1*(0+1)-1 -:1]</input>
      <output>i_inter_router_fifo00_sfni_ready</output>
    </connect>
    <connect>
      <input>i_system_router_rbni_link_list[`BW_BNI_LINK(BW_BNI_PHIT)*(0+1)-1 -:`BW_BNI_LINK(BW_BNI_PHIT)]</input>
      <output>i_inter_router_fifo00_sbni_link</output>
    </connect>
    <connect>
      <input>i_inter_router_fifo00_sbni_ready</input>
      <output>i_system_router_rbni_ready_list[1*(0+1)-1 -:1]</output>
    </connect>
    <connect>
      <input>i_system_router_sfni_link_list[`BW_FNI_LINK(BW_FNI_PHIT)*(0+1)-1 -:`BW_FNI_LINK(BW_FNI_PHIT)]</input>
      <output>i_snim_i_system_sram_no_name_rfni_link</output>
    </connect>
    <connect>
      <input>i_snim_i_system_sram_no_name_rfni_ready</input>
      <output>i_system_router_sfni_ready_list[1*(0+1)-1 -:1]</output>
    </connect>
    <connect>
      <input>i_snim_i_system_sram_no_name_rbni_link</input>
      <output>i_system_router_sbni_link_list[`BW_BNI_LINK(BW_BNI_PHIT)*(0+1)-1 -:`BW_BNI_LINK(BW_BNI_PHIT)]</output>
    </connect>
    <connect>
      <input>i_system_router_sbni_ready_list[1*(0+1)-1 -:1]</input>
      <output>i_snim_i_system_sram_no_name_rbni_ready</output>
    </connect>
    <connect>
      <input>i_system_router_sfni_link_list[`BW_FNI_LINK(BW_FNI_PHIT)*(1+1)-1 -:`BW_FNI_LINK(BW_FNI_PHIT)]</input>
      <output>i_snim_common_peri_group_no_name_rfni_link</output>
    </connect>
    <connect>
      <input>i_snim_common_peri_group_no_name_rfni_ready</input>
      <output>i_system_router_sfni_ready_list[1*(1+1)-1 -:1]</output>
    </connect>
    <connect>
      <input>i_snim_common_peri_group_no_name_rbni_link</input>
      <output>i_system_router_sbni_link_list[`BW_BNI_LINK(BW_BNI_PHIT)*(1+1)-1 -:`BW_BNI_LINK(BW_BNI_PHIT)]</output>
    </connect>
    <connect>
      <input>i_system_router_sbni_ready_list[1*(1+1)-1 -:1]</input>
      <output>i_snim_common_peri_group_no_name_rbni_ready</output>
    </connect>
    <connect>
      <input>i_system_router_sfni_link_list[`BW_FNI_LINK(BW_FNI_PHIT)*(2+1)-1 -:`BW_FNI_LINK(BW_FNI_PHIT)]</input>
      <output>i_snim_external_peri_group_no_name_rfni_link</output>
    </connect>
    <connect>
      <input>i_snim_external_peri_group_no_name_rfni_ready</input>
      <output>i_system_router_sfni_ready_list[1*(2+1)-1 -:1]</output>
    </connect>
    <connect>
      <input>i_snim_external_peri_group_no_name_rbni_link</input>
      <output>i_system_router_sbni_link_list[`BW_BNI_LINK(BW_BNI_PHIT)*(2+1)-1 -:`BW_BNI_LINK(BW_BNI_PHIT)]</output>
    </connect>
    <connect>
      <input>i_system_router_sbni_ready_list[1*(2+1)-1 -:1]</input>
      <output>i_snim_external_peri_group_no_name_rbni_ready</output>
    </connect>
    <connect>
      <input>i_system_router_sfni_link_list[`BW_FNI_LINK(BW_FNI_PHIT)*(3+1)-1 -:`BW_FNI_LINK(BW_FNI_PHIT)]</input>
      <output>i_snim_platform_controller_no_name_rfni_link</output>
    </connect>
    <connect>
      <input>i_snim_platform_controller_no_name_rfni_ready</input>
      <output>i_system_router_sfni_ready_list[1*(3+1)-1 -:1]</output>
    </connect>
    <connect>
      <input>i_snim_platform_controller_no_name_rbni_link</input>
      <output>i_system_router_sbni_link_list[`BW_BNI_LINK(BW_BNI_PHIT)*(3+1)-1 -:`BW_BNI_LINK(BW_BNI_PHIT)]</output>
    </connect>
    <connect>
      <input>i_system_router_sbni_ready_list[1*(3+1)-1 -:1]</input>
      <output>i_snim_platform_controller_no_name_rbni_ready</output>
    </connect>
    <connect>
      <input>i_system_router_sfni_link_list[`BW_FNI_LINK(BW_FNI_PHIT)*(4+1)-1 -:`BW_FNI_LINK(BW_FNI_PHIT)]</input>
      <output>default_slave_rfni_link</output>
    </connect>
    <connect>
      <input>default_slave_rfni_ready</input>
      <output>i_system_router_sfni_ready_list[1*(4+1)-1 -:1]</output>
    </connect>
    <connect>
      <input>default_slave_rbni_link</input>
      <output>i_system_router_sbni_link_list[`BW_BNI_LINK(BW_BNI_PHIT)*(4+1)-1 -:`BW_BNI_LINK(BW_BNI_PHIT)]</output>
    </connect>
    <connect>
      <input>i_system_router_sbni_ready_list[1*(4+1)-1 -:1]</input>
      <output>default_slave_rbni_ready</output>
    </connect>
    <connect>
      <input>i_system_router_sfni_link_list[`BW_FNI_LINK(BW_FNI_PHIT)*(5+1)-1 -:`BW_FNI_LINK(BW_FNI_PHIT)]</input>
      <output>i_snim_i_dca_matrix_qgemm_control_mmiox1_interface_mmio_rfni_link</output>
    </connect>
    <connect>
      <input>i_snim_i_dca_matrix_qgemm_control_mmiox1_interface_mmio_rfni_ready</input>
      <output>i_system_router_sfni_ready_list[1*(5+1)-1 -:1]</output>
    </connect>
    <connect>
      <input>i_snim_i_dca_matrix_qgemm_control_mmiox1_interface_mmio_rbni_link</input>
      <output>i_system_router_sbni_link_list[`BW_BNI_LINK(BW_BNI_PHIT)*(5+1)-1 -:`BW_BNI_LINK(BW_BNI_PHIT)]</output>
    </connect>
    <connect>
      <input>i_system_router_sbni_ready_list[1*(5+1)-1 -:1]</input>
      <output>i_snim_i_dca_matrix_qgemm_control_mmiox1_interface_mmio_rbni_ready</output>
    </connect>
    <connect>
      <input>i_mnim_i_main_core_inst_sfni_link</input>
      <output>i_user_router_rfni_link_list[`BW_FNI_LINK(BW_FNI_PHIT)*(0+1)-1 -:`BW_FNI_LINK(BW_FNI_PHIT)]</output>
    </connect>
    <connect>
      <input>i_user_router_rfni_ready_list[1*(0+1)-1 -:1]</input>
      <output>i_mnim_i_main_core_inst_sfni_ready</output>
    </connect>
    <connect>
      <input>i_user_router_rbni_link_list[`BW_BNI_LINK(BW_BNI_PHIT)*(0+1)-1 -:`BW_BNI_LINK(BW_BNI_PHIT)]</input>
      <output>i_mnim_i_main_core_inst_sbni_link</output>
    </connect>
    <connect>
      <input>i_mnim_i_main_core_inst_sbni_ready</input>
      <output>i_user_router_rbni_ready_list[1*(0+1)-1 -:1]</output>
    </connect>
    <connect>
      <input>i_mnim_i_main_core_data_c_sfni_link</input>
      <output>i_user_router_rfni_link_list[`BW_FNI_LINK(BW_FNI_PHIT)*(1+1)-1 -:`BW_FNI_LINK(BW_FNI_PHIT)]</output>
    </connect>
    <connect>
      <input>i_user_router_rfni_ready_list[1*(1+1)-1 -:1]</input>
      <output>i_mnim_i_main_core_data_c_sfni_ready</output>
    </connect>
    <connect>
      <input>i_user_router_rbni_link_list[`BW_BNI_LINK(BW_BNI_PHIT)*(1+1)-1 -:`BW_BNI_LINK(BW_BNI_PHIT)]</input>
      <output>i_mnim_i_main_core_data_c_sbni_link</output>
    </connect>
    <connect>
      <input>i_mnim_i_main_core_data_c_sbni_ready</input>
      <output>i_user_router_rbni_ready_list[1*(1+1)-1 -:1]</output>
    </connect>
    <connect>
      <input>i_mnim_i_main_core_data_uc_sfni_link</input>
      <output>i_user_router_rfni_link_list[`BW_FNI_LINK(BW_FNI_PHIT)*(2+1)-1 -:`BW_FNI_LINK(BW_FNI_PHIT)]</output>
    </connect>
    <connect>
      <input>i_user_router_rfni_ready_list[1*(2+1)-1 -:1]</input>
      <output>i_mnim_i_main_core_data_uc_sfni_ready</output>
    </connect>
    <connect>
      <input>i_user_router_rbni_link_list[`BW_BNI_LINK(BW_BNI_PHIT)*(2+1)-1 -:`BW_BNI_LINK(BW_BNI_PHIT)]</input>
      <output>i_mnim_i_main_core_data_uc_sbni_link</output>
    </connect>
    <connect>
      <input>i_mnim_i_main_core_data_uc_sbni_ready</input>
      <output>i_user_router_rbni_ready_list[1*(2+1)-1 -:1]</output>
    </connect>
    <connect>
      <input>i_mnim_i_vta00_data_sfni_link</input>
      <output>i_user_router_rfni_link_list[`BW_FNI_LINK(BW_FNI_PHIT)*(3+1)-1 -:`BW_FNI_LINK(BW_FNI_PHIT)]</output>
    </connect>
    <connect>
      <input>i_user_router_rfni_ready_list[1*(3+1)-1 -:1]</input>
      <output>i_mnim_i_vta00_data_sfni_ready</output>
    </connect>
    <connect>
      <input>i_user_router_rbni_link_list[`BW_BNI_LINK(BW_BNI_PHIT)*(3+1)-1 -:`BW_BNI_LINK(BW_BNI_PHIT)]</input>
      <output>i_mnim_i_vta00_data_sbni_link</output>
    </connect>
    <connect>
      <input>i_mnim_i_vta00_data_sbni_ready</input>
      <output>i_user_router_rbni_ready_list[1*(3+1)-1 -:1]</output>
    </connect>
    <connect>
      <input>i_mnim_platform_controller_master_sfni_link</input>
      <output>i_user_router_rfni_link_list[`BW_FNI_LINK(BW_FNI_PHIT)*(4+1)-1 -:`BW_FNI_LINK(BW_FNI_PHIT)]</output>
    </connect>
    <connect>
      <input>i_user_router_rfni_ready_list[1*(4+1)-1 -:1]</input>
      <output>i_mnim_platform_controller_master_sfni_ready</output>
    </connect>
    <connect>
      <input>i_user_router_rbni_link_list[`BW_BNI_LINK(BW_BNI_PHIT)*(4+1)-1 -:`BW_BNI_LINK(BW_BNI_PHIT)]</input>
      <output>i_mnim_platform_controller_master_sbni_link</output>
    </connect>
    <connect>
      <input>i_mnim_platform_controller_master_sbni_ready</input>
      <output>i_user_router_rbni_ready_list[1*(4+1)-1 -:1]</output>
    </connect>
    <connect>
      <input>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part_sfni_link</input>
      <output>i_user_router_rfni_link_list[`BW_FNI_LINK(BW_FNI_PHIT)*(5+1)-1 -:`BW_FNI_LINK(BW_FNI_PHIT)]</output>
    </connect>
    <connect>
      <input>i_user_router_rfni_ready_list[1*(5+1)-1 -:1]</input>
      <output>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part_sfni_ready</output>
    </connect>
    <connect>
      <input>i_user_router_rbni_link_list[`BW_BNI_LINK(BW_BNI_PHIT)*(5+1)-1 -:`BW_BNI_LINK(BW_BNI_PHIT)]</input>
      <output>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part_sbni_link</output>
    </connect>
    <connect>
      <input>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part_sbni_ready</input>
      <output>i_user_router_rbni_ready_list[1*(5+1)-1 -:1]</output>
    </connect>
    <connect>
      <input>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part_sfni_link</input>
      <output>i_user_router_rfni_link_list[`BW_FNI_LINK(BW_FNI_PHIT)*(6+1)-1 -:`BW_FNI_LINK(BW_FNI_PHIT)]</output>
    </connect>
    <connect>
      <input>i_user_router_rfni_ready_list[1*(6+1)-1 -:1]</input>
      <output>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part_sfni_ready</output>
    </connect>
    <connect>
      <input>i_user_router_rbni_link_list[`BW_BNI_LINK(BW_BNI_PHIT)*(6+1)-1 -:`BW_BNI_LINK(BW_BNI_PHIT)]</input>
      <output>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part_sbni_link</output>
    </connect>
    <connect>
      <input>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part_sbni_ready</input>
      <output>i_user_router_rbni_ready_list[1*(6+1)-1 -:1]</output>
    </connect>
    <connect>
      <input>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part_sfni_link</input>
      <output>i_user_router_rfni_link_list[`BW_FNI_LINK(BW_FNI_PHIT)*(7+1)-1 -:`BW_FNI_LINK(BW_FNI_PHIT)]</output>
    </connect>
    <connect>
      <input>i_user_router_rfni_ready_list[1*(7+1)-1 -:1]</input>
      <output>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part_sfni_ready</output>
    </connect>
    <connect>
      <input>i_user_router_rbni_link_list[`BW_BNI_LINK(BW_BNI_PHIT)*(7+1)-1 -:`BW_BNI_LINK(BW_BNI_PHIT)]</input>
      <output>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part_sbni_link</output>
    </connect>
    <connect>
      <input>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part_sbni_ready</input>
      <output>i_user_router_rbni_ready_list[1*(7+1)-1 -:1]</output>
    </connect>
    <connect>
      <input>i_user_router_sfni_link_list[`BW_FNI_LINK(BW_FNI_PHIT)*(0+1)-1 -:`BW_FNI_LINK(BW_FNI_PHIT)]</input>
      <output>i_snim_i_dca_matrix_qgemm_mq2vta_rfni_link</output>
    </connect>
    <connect>
      <input>i_snim_i_dca_matrix_qgemm_mq2vta_rfni_ready</input>
      <output>i_user_router_sfni_ready_list[1*(0+1)-1 -:1]</output>
    </connect>
    <connect>
      <input>i_snim_i_dca_matrix_qgemm_mq2vta_rbni_link</input>
      <output>i_user_router_sbni_link_list[`BW_BNI_LINK(BW_BNI_PHIT)*(0+1)-1 -:`BW_BNI_LINK(BW_BNI_PHIT)]</output>
    </connect>
    <connect>
      <input>i_user_router_sbni_ready_list[1*(0+1)-1 -:1]</input>
      <output>i_snim_i_dca_matrix_qgemm_mq2vta_rbni_ready</output>
    </connect>
    <connect>
      <input>i_user_router_sfni_link_list[`BW_FNI_LINK(BW_FNI_PHIT)*(1+1)-1 -:`BW_FNI_LINK(BW_FNI_PHIT)]</input>
      <output>i_snim_i_system_ddr_no_name_rfni_link</output>
    </connect>
    <connect>
      <input>i_snim_i_system_ddr_no_name_rfni_ready</input>
      <output>i_user_router_sfni_ready_list[1*(1+1)-1 -:1]</output>
    </connect>
    <connect>
      <input>i_snim_i_system_ddr_no_name_rbni_link</input>
      <output>i_user_router_sbni_link_list[`BW_BNI_LINK(BW_BNI_PHIT)*(1+1)-1 -:`BW_BNI_LINK(BW_BNI_PHIT)]</output>
    </connect>
    <connect>
      <input>i_user_router_sbni_ready_list[1*(1+1)-1 -:1]</input>
      <output>i_snim_i_system_ddr_no_name_rbni_ready</output>
    </connect>
    <connect>
      <input>i_user_router_sfni_link_list[`BW_FNI_LINK(BW_FNI_PHIT)*(2+1)-1 -:`BW_FNI_LINK(BW_FNI_PHIT)]</input>
      <output>i_snim_i_vta00_config_rfni_link</output>
    </connect>
    <connect>
      <input>i_snim_i_vta00_config_rfni_ready</input>
      <output>i_user_router_sfni_ready_list[1*(2+1)-1 -:1]</output>
    </connect>
    <connect>
      <input>i_snim_i_vta00_config_rbni_link</input>
      <output>i_user_router_sbni_link_list[`BW_BNI_LINK(BW_BNI_PHIT)*(2+1)-1 -:`BW_BNI_LINK(BW_BNI_PHIT)]</output>
    </connect>
    <connect>
      <input>i_user_router_sbni_ready_list[1*(2+1)-1 -:1]</input>
      <output>i_snim_i_vta00_config_rbni_ready</output>
    </connect>
    <connect>
      <input>i_user_router_sfni_link_list[`BW_FNI_LINK(BW_FNI_PHIT)*(3+1)-1 -:`BW_FNI_LINK(BW_FNI_PHIT)]</input>
      <output>i_inter_router_fifo00_rfni_link</output>
    </connect>
    <connect>
      <input>i_inter_router_fifo00_rfni_ready</input>
      <output>i_user_router_sfni_ready_list[1*(3+1)-1 -:1]</output>
    </connect>
    <connect>
      <input>i_inter_router_fifo00_rbni_link</input>
      <output>i_user_router_sbni_link_list[`BW_BNI_LINK(BW_BNI_PHIT)*(3+1)-1 -:`BW_BNI_LINK(BW_BNI_PHIT)]</output>
    </connect>
    <connect>
      <input>i_user_router_sbni_ready_list[1*(3+1)-1 -:1]</input>
      <output>i_inter_router_fifo00_rbni_ready</output>
    </connect>
    <connect>
      <input>i_main_core_spc</input>
      <output>platform_controller_rpc_list[32*(0+1)-1 -:32]</output>
    </connect>
    <connect>
      <input>i_main_core_sinst</input>
      <output>platform_controller_rinst_list[32*(0+1)-1 -:32]</output>
    </connect>
    <connect>
      <input>platform_controller_noc_debug_spsel</input>
      <output>default_slave_debug_rpsel</output>
    </connect>
    <connect>
      <input>platform_controller_noc_debug_spenable</input>
      <output>default_slave_debug_rpenable</output>
    </connect>
    <connect>
      <input>platform_controller_noc_debug_spwrite</input>
      <output>default_slave_debug_rpwrite</output>
    </connect>
    <connect>
      <input>platform_controller_noc_debug_spaddr</input>
      <output>default_slave_debug_rpaddr</output>
    </connect>
    <connect>
      <input>platform_controller_noc_debug_spwdata</input>
      <output>default_slave_debug_rpwdata</output>
    </connect>
    <connect>
      <input>default_slave_debug_rpready</input>
      <output>platform_controller_noc_debug_spready</output>
    </connect>
    <connect>
      <input>default_slave_debug_rprdata</input>
      <output>platform_controller_noc_debug_sprdata</output>
    </connect>
    <connect>
      <input>default_slave_debug_rpslverr</input>
      <output>platform_controller_noc_debug_spslverr</output>
    </connect>
    <connect>
      <input>i_mnim_i_main_core_data_uc_local_spsel</input>
      <output>core_peri_group_rpsel</output>
    </connect>
    <connect>
      <input>i_mnim_i_main_core_data_uc_local_spenable</input>
      <output>core_peri_group_rpenable</output>
    </connect>
    <connect>
      <input>i_mnim_i_main_core_data_uc_local_spwrite</input>
      <output>core_peri_group_rpwrite</output>
    </connect>
    <connect>
      <input>i_mnim_i_main_core_data_uc_local_spaddr</input>
      <output>core_peri_group_rpaddr</output>
    </connect>
    <connect>
      <input>i_mnim_i_main_core_data_uc_local_spwdata</input>
      <output>core_peri_group_rpwdata</output>
    </connect>
    <connect>
      <input>core_peri_group_rpready</input>
      <output>i_mnim_i_main_core_data_uc_local_spready</output>
    </connect>
    <connect>
      <input>core_peri_group_rprdata</input>
      <output>i_mnim_i_main_core_data_uc_local_sprdata</output>
    </connect>
    <connect>
      <input>core_peri_group_rpslverr</input>
      <output>i_mnim_i_main_core_data_uc_local_spslverr</output>
    </connect>
    <connect>
      <input>pjtag_rtck</input>
      <output>platform_controller_pjtag_rtck</output>
    </connect>
    <connect>
      <input>pjtag_rtrstnn</input>
      <output>platform_controller_pjtag_rtrstnn</output>
    </connect>
    <connect>
      <input>pjtag_rtms</input>
      <output>platform_controller_pjtag_rtms</output>
    </connect>
    <connect>
      <input>pjtag_rtdi</input>
      <output>platform_controller_pjtag_rtdi</output>
    </connect>
    <connect>
      <input>platform_controller_pjtag_rtdo</input>
      <output>pjtag_rtdo</output>
    </connect>
    <connect>
      <input>0</input>
      <output>external_peri_group_oled_sdcsel_ival</output>
    </connect>
    <connect>
      <input>0</input>
      <output>external_peri_group_oled_srstnn_ival</output>
    </connect>
    <connect>
      <input>0</input>
      <output>external_peri_group_oled_svbat_ival</output>
    </connect>
    <connect>
      <input>0</input>
      <output>external_peri_group_oled_svdd_ival</output>
    </connect>
    <connect>
      <input>0</input>
      <output>external_peri_group_wifi_sitr</output>
    </connect>
    <connect>
      <input>0</input>
      <output>i_mnim_i_main_core_inst_local_spready</output>
    </connect>
    <connect>
      <input>0</input>
      <output>i_mnim_i_main_core_inst_local_sprdata</output>
    </connect>
    <connect>
      <input>0</input>
      <output>i_mnim_i_main_core_inst_local_spslverr</output>
    </connect>
    <connect>
      <input>0</input>
      <output>i_mnim_i_main_core_data_c_local_spready</output>
    </connect>
    <connect>
      <input>0</input>
      <output>i_mnim_i_main_core_data_c_local_sprdata</output>
    </connect>
    <connect>
      <input>0</input>
      <output>i_mnim_i_main_core_data_c_local_spslverr</output>
    </connect>
    <connect>
      <input>0</input>
      <output>i_mnim_i_vta00_data_local_spready</output>
    </connect>
    <connect>
      <input>0</input>
      <output>i_mnim_i_vta00_data_local_sprdata</output>
    </connect>
    <connect>
      <input>0</input>
      <output>i_mnim_i_vta00_data_local_spslverr</output>
    </connect>
    <connect>
      <input>0</input>
      <output>default_slave_svri_rlink</output>
    </connect>
    <connect>
      <input>0</input>
      <output>default_slave_svri_sack</output>
    </connect>
    <connect>
      <input>0</input>
      <output>i_snim_i_system_sram_no_name_svri_rlink</output>
    </connect>
    <connect>
      <input>0</input>
      <output>i_snim_i_system_sram_no_name_svri_sack</output>
    </connect>
    <connect>
      <input>0</input>
      <output>i_snim_common_peri_group_no_name_svri_rlink</output>
    </connect>
    <connect>
      <input>0</input>
      <output>i_snim_common_peri_group_no_name_svri_sack</output>
    </connect>
    <connect>
      <input>0</input>
      <output>i_snim_external_peri_group_no_name_svri_rlink</output>
    </connect>
    <connect>
      <input>0</input>
      <output>i_snim_external_peri_group_no_name_svri_sack</output>
    </connect>
    <connect>
      <input>0</input>
      <output>i_snim_platform_controller_no_name_svri_rlink</output>
    </connect>
    <connect>
      <input>0</input>
      <output>i_snim_platform_controller_no_name_svri_sack</output>
    </connect>
    <connect>
      <input>0</input>
      <output>i_snim_i_dca_matrix_qgemm_control_mmiox1_interface_mmio_svri_rlink</output>
    </connect>
    <connect>
      <input>0</input>
      <output>i_snim_i_dca_matrix_qgemm_control_mmiox1_interface_mmio_svri_sack</output>
    </connect>
    <connect>
      <input>0</input>
      <output>i_mnim_i_main_core_inst_svri_rlink</output>
    </connect>
    <connect>
      <input>0</input>
      <output>i_mnim_i_main_core_inst_svri_sack</output>
    </connect>
    <connect>
      <input>0</input>
      <output>i_mnim_i_main_core_data_c_svri_rlink</output>
    </connect>
    <connect>
      <input>0</input>
      <output>i_mnim_i_main_core_data_c_svri_sack</output>
    </connect>
    <connect>
      <input>0</input>
      <output>i_mnim_i_main_core_data_uc_svri_rlink</output>
    </connect>
    <connect>
      <input>0</input>
      <output>i_mnim_i_main_core_data_uc_svri_sack</output>
    </connect>
    <connect>
      <input>0</input>
      <output>i_mnim_i_vta00_data_svri_rlink</output>
    </connect>
    <connect>
      <input>0</input>
      <output>i_mnim_i_vta00_data_svri_sack</output>
    </connect>
    <connect>
      <input>0</input>
      <output>i_mnim_platform_controller_master_svri_rlink</output>
    </connect>
    <connect>
      <input>0</input>
      <output>i_mnim_platform_controller_master_svri_sack</output>
    </connect>
    <connect>
      <input>0</input>
      <output>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part_svri_rlink</output>
    </connect>
    <connect>
      <input>0</input>
      <output>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part_svri_sack</output>
    </connect>
    <connect>
      <input>0</input>
      <output>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part_svri_rlink</output>
    </connect>
    <connect>
      <input>0</input>
      <output>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part_svri_sack</output>
    </connect>
    <connect>
      <input>0</input>
      <output>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part_svri_rlink</output>
    </connect>
    <connect>
      <input>0</input>
      <output>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part_svri_sack</output>
    </connect>
    <connect>
      <input>0</input>
      <output>i_snim_i_dca_matrix_qgemm_mq2vta_svri_rlink</output>
    </connect>
    <connect>
      <input>0</input>
      <output>i_snim_i_dca_matrix_qgemm_mq2vta_svri_sack</output>
    </connect>
    <connect>
      <input>0</input>
      <output>i_snim_i_system_ddr_no_name_svri_rlink</output>
    </connect>
    <connect>
      <input>0</input>
      <output>i_snim_i_system_ddr_no_name_svri_sack</output>
    </connect>
    <connect>
      <input>0</input>
      <output>i_snim_i_vta00_config_svri_rlink</output>
    </connect>
    <connect>
      <input>0</input>
      <output>i_snim_i_vta00_config_svri_sack</output>
    </connect>
    <connect>
      <input>0</input>
      <output>core_peri_group_tcu_spready</output>
    </connect>
    <connect>
      <input>0</input>
      <output>core_peri_group_tcu_sprdata</output>
    </connect>
    <connect>
      <input>0</input>
      <output>core_peri_group_tcu_spslverr</output>
    </connect>
    <connect>
      <input>0</input>
      <output>core_peri_group_florian_spready</output>
    </connect>
    <connect>
      <input>0</input>
      <output>core_peri_group_florian_sprdata</output>
    </connect>
    <connect>
      <input>0</input>
      <output>core_peri_group_florian_spslverr</output>
    </connect>
    <connect>
      <input>external_peri_group_uart_stx_list[1*(`UART_INDEX_FOR_UART_PRINTF+1)-1 -:1]</input>
      <output>printf_tx</output>
    </connect>
    <connect>
      <input>printf_rx</input>
      <output>external_peri_group_uart_srx_list[1*(`UART_INDEX_FOR_UART_PRINTF+1)-1 -:1]</output>
    </connect>
    <include_header>ervp_platform_controller_memorymap_offset</include_header>
    <include_header>ervp_external_peri_group_memorymap_offset</include_header>
    <include_header>memorymap_info</include_header>
    <include_header>dca_matrix_lsu_inst</include_header>
    <include_header>ervp_global</include_header>
    <include_header>platform_info</include_header>
    <include_header>munoc_network_include</include_header>
    <include_util>dca_lsu_util</include_util>
    <dca/>
    <reset_property>
      <id>rstnn_seqeunce</id>
      <type>asynch</type>
      <type>negative</type>
    </reset_property>
    <reset_property>
      <id>rstpp_seqeunce</id>
      <type>asynch</type>
      <type>positive</type>
    </reset_property>
    <reset_property>
      <type>asynch</type>
      <type>negative</type>
      <id>rstnn_noc</id>
    </reset_property>
    <noc>
      <name>qgemm_basic_network_0</name>
      <comm_type>memory</comm_type>
      <memorymap_table>
        <memorymap>
          <target>i_snim_i_system_ddr_no_name</target>
          <baseaddr type="hex">0x0</baseaddr>
          <size type="hex">0x40000000</size>
        </memorymap>
        <memorymap>
          <target>i_snim_i_vta00_config</target>
          <baseaddr type="hex">0xc0000000</baseaddr>
          <size type="hex">0x10000</size>
        </memorymap>
        <memorymap>
          <target>i_snim_i_dca_matrix_qgemm_mq2vta</target>
          <baseaddr type="hex">0xc0010000</baseaddr>
          <size type="hex">0x8000</size>
        </memorymap>
        <memorymap>
          <target>default_slave</target>
          <baseaddr type="hex">0xc0018000</baseaddr>
          <size type="hex">0x1000</size>
        </memorymap>
        <memorymap>
          <target>i_snim_i_system_sram_no_name</target>
          <baseaddr type="hex">0xe0000000</baseaddr>
          <size type="hex">0x10000</size>
        </memorymap>
        <memorymap>
          <target>i_snim_platform_controller_no_name</target>
          <baseaddr type="hex">0xe1000000</baseaddr>
          <size type="hex">0x40000</size>
        </memorymap>
        <memorymap>
          <target>i_snim_common_peri_group_no_name</target>
          <baseaddr type="hex">0xe2000000</baseaddr>
          <size type="hex">0x10000</size>
        </memorymap>
        <memorymap>
          <target>i_snim_external_peri_group_no_name</target>
          <baseaddr type="hex">0xe2010000</baseaddr>
          <size type="hex">0x10000</size>
        </memorymap>
        <memorymap>
          <target>i_snim_i_dca_matrix_qgemm_control_mmiox1_interface_mmio</target>
          <baseaddr type="hex">0xe2020000</baseaddr>
          <size type="hex">0x1000</size>
        </memorymap>
        <memorymap>
          <target>core_peri_group/no_name</target>
          <baseaddr type="hex">0xf0000000</baseaddr>
          <size type="hex">0x8000</size>
        </memorymap>
      </memorymap_table>
      <routing_table>
        <router>
          <name>i_system_router</name>
          <request_routing_info>
            <target>i_snim_i_system_sram_no_name</target>
            <port>0</port>
          </request_routing_info>
          <request_routing_info>
            <target>i_snim_common_peri_group_no_name</target>
            <port>1</port>
          </request_routing_info>
          <request_routing_info>
            <target>i_snim_external_peri_group_no_name</target>
            <port>2</port>
          </request_routing_info>
          <request_routing_info>
            <target>i_snim_platform_controller_no_name</target>
            <port>3</port>
          </request_routing_info>
          <request_routing_info>
            <target>default_slave</target>
            <port>4</port>
          </request_routing_info>
          <request_routing_info>
            <target>i_snim_i_dca_matrix_qgemm_control_mmiox1_interface_mmio</target>
            <port>5</port>
          </request_routing_info>
          <response_routing_info>
            <target>i_mnim_i_main_core_inst</target>
            <port>0</port>
          </response_routing_info>
          <response_routing_info>
            <target>i_mnim_i_main_core_data_c</target>
            <port>0</port>
          </response_routing_info>
          <response_routing_info>
            <target>i_mnim_i_main_core_data_uc</target>
            <port>0</port>
          </response_routing_info>
          <response_routing_info>
            <target>i_mnim_i_vta00_data</target>
            <port>0</port>
          </response_routing_info>
          <response_routing_info>
            <target>i_mnim_platform_controller_master</target>
            <port>0</port>
          </response_routing_info>
          <response_routing_info>
            <target>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part</target>
            <port>0</port>
          </response_routing_info>
          <response_routing_info>
            <target>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part</target>
            <port>0</port>
          </response_routing_info>
          <response_routing_info>
            <target>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part</target>
            <port>0</port>
          </response_routing_info>
        </router>
        <router>
          <name>i_user_router</name>
          <request_routing_info>
            <target>i_snim_i_dca_matrix_qgemm_mq2vta</target>
            <port>0</port>
          </request_routing_info>
          <request_routing_info>
            <target>i_snim_i_system_ddr_no_name</target>
            <port>1</port>
          </request_routing_info>
          <request_routing_info>
            <target>i_snim_i_vta00_config</target>
            <port>2</port>
          </request_routing_info>
          <request_routing_info>
            <target>i_snim_i_system_sram_no_name</target>
            <port>3</port>
          </request_routing_info>
          <request_routing_info>
            <target>i_snim_common_peri_group_no_name</target>
            <port>3</port>
          </request_routing_info>
          <request_routing_info>
            <target>i_snim_external_peri_group_no_name</target>
            <port>3</port>
          </request_routing_info>
          <request_routing_info>
            <target>i_snim_platform_controller_no_name</target>
            <port>3</port>
          </request_routing_info>
          <request_routing_info>
            <target>default_slave</target>
            <port>3</port>
          </request_routing_info>
          <request_routing_info>
            <target>i_snim_i_dca_matrix_qgemm_control_mmiox1_interface_mmio</target>
            <port>3</port>
          </request_routing_info>
          <response_routing_info>
            <target>i_mnim_i_main_core_inst</target>
            <port>0</port>
          </response_routing_info>
          <response_routing_info>
            <target>i_mnim_i_main_core_data_c</target>
            <port>1</port>
          </response_routing_info>
          <response_routing_info>
            <target>i_mnim_i_main_core_data_uc</target>
            <port>2</port>
          </response_routing_info>
          <response_routing_info>
            <target>i_mnim_i_vta00_data</target>
            <port>3</port>
          </response_routing_info>
          <response_routing_info>
            <target>i_mnim_platform_controller_master</target>
            <port>4</port>
          </response_routing_info>
          <response_routing_info>
            <target>i_mnim_i_dca_matrix_qgemm_mx_mlsu_noc_part</target>
            <port>5</port>
          </response_routing_info>
          <response_routing_info>
            <target>i_mnim_i_dca_matrix_qgemm_mw_mlsu_noc_part</target>
            <port>6</port>
          </response_routing_info>
          <response_routing_info>
            <target>i_mnim_i_dca_matrix_qgemm_mo_mlsu_noc_part</target>
            <port>7</port>
          </response_routing_info>
        </router>
      </routing_table>
    </noc>
    <def_parameter>
      <name>BW_FNI_PHIT</name>
      <value type="text">`MAX_BW_FNI_PHIT</value>
    </def_parameter>
    <def_parameter>
      <name>BW_BNI_PHIT</name>
      <value type="text">`MAX_BW_BNI_PHIT</value>
    </def_parameter>
    <sw_define/>
    <imp_dependent>
      <dec_ip>
        <name>qgemm_basic_slow_dram_00</name>
        <library_name>slow_dram</library_name>
      </dec_ip>
      <dec_ip>
        <name>qgemm_basic_clock_pll_0_01</name>
        <library_name>clock_pll_0</library_name>
        <clock_info>
          <define>
            <name>clk_system</name>
            <value type="dec">100000000</value>
          </define>
          <define>
            <name>clk_dram_sys</name>
            <value type="text">imp_dependent</value>
          </define>
          <define>
            <name>clk_dram_ref</name>
            <value type="text">imp_dependent</value>
          </define>
        </clock_info>
      </dec_ip>
      <dec_ip>
        <name>qgemm_basic_sram_axi_02</name>
        <library_name>sram_axi</library_name>
        <parameter>
          <id>CAPACITY</id>
          <value type="dec">65536</value>
        </parameter>
        <parameter>
          <id>CELL_SIZE</id>
          <value type="dec">65536</value>
        </parameter>
        <parameter>
          <id>BW_ADDR</id>
          <value type="dec">32</value>
        </parameter>
        <parameter>
          <id>BW_DATA</id>
          <value type="dec">32</value>
        </parameter>
        <parameter>
          <id>BW_AXI_TID</id>
          <value type="text">`REQUIRED_BW_OF_SLAVE_TID</value>
        </parameter>
        <parameter>
          <id>CELL_WIDTH</id>
          <value type="dec">32</value>
        </parameter>
      </dec_ip>
    </imp_dependent>
    <header_file>
      <name>munoc_config</name>
      <define>
        <name>NUM_SLAVE</name>
        <value type="dec">9</value>
      </define>
      <define>
        <name>NUM_MASTER</name>
        <value type="dec">8</value>
      </define>
      <define>
        <name>BW_SLAVE_NODE_ID</name>
        <value type="dec">4</value>
      </define>
      <define>
        <name>BW_MASTER_NODE_ID</name>
        <value type="dec">4</value>
      </define>
      <define>
        <name>BW_LONGEST_AXI_TID</name>
        <value type="dec">4</value>
      </define>
      <define>
        <name>BW_SHORTEST_MASTER_DATA</name>
        <value type="dec">32</value>
      </define>
      <define>
        <name>BW_LONGEST_MASTER_DATA</name>
        <value type="dec">128</value>
      </define>
      <define>
        <name>MUNOC_USE_SINGLE_DATA_WIDTH</name>
        <value type="bool">False</value>
      </define>
    </header_file>
    <header_file>
      <name>munoc_node_id</name>
      <define>
        <name>NODE_ID_CORE_PERI_GROUP_NO_NAME</name>
        <value type="dec">1</value>
      </define>
      <define>
        <name>NODE_ID_I_SNIM_I_SYSTEM_SRAM_NO_NAME</name>
        <value type="dec">6</value>
      </define>
      <define>
        <name>NODE_ID_I_SNIM_COMMON_PERI_GROUP_NO_NAME</name>
        <value type="dec">0</value>
      </define>
      <define>
        <name>NODE_ID_I_SNIM_EXTERNAL_PERI_GROUP_NO_NAME</name>
        <value type="dec">2</value>
      </define>
      <define>
        <name>NODE_ID_I_SNIM_PLATFORM_CONTROLLER_NO_NAME</name>
        <value type="dec">8</value>
      </define>
      <define>
        <name>NODE_ID_DEFAULT_SLAVE</name>
        <value type="dec">15</value>
      </define>
      <define>
        <name>NODE_ID_I_SNIM_I_DCA_MATRIX_QGEMM_CONTROL_MMIOX1_INTERFACE_MMIO</name>
        <value type="dec">4</value>
      </define>
      <define>
        <name>NODE_ID_I_MNIM_I_MAIN_CORE_INST</name>
        <value type="dec">5</value>
      </define>
      <define>
        <name>NODE_ID_I_MNIM_I_MAIN_CORE_DATA_C</name>
        <value type="dec">3</value>
      </define>
      <define>
        <name>NODE_ID_I_MNIM_I_MAIN_CORE_DATA_UC</name>
        <value type="dec">4</value>
      </define>
      <define>
        <name>NODE_ID_I_MNIM_I_VTA00_DATA</name>
        <value type="dec">6</value>
      </define>
      <define>
        <name>NODE_ID_I_MNIM_PLATFORM_CONTROLLER_MASTER</name>
        <value type="dec">7</value>
      </define>
      <define>
        <name>NODE_ID_I_MNIM_I_DCA_MATRIX_QGEMM_MX_MLSU_NOC_PART</name>
        <value type="dec">2</value>
      </define>
      <define>
        <name>NODE_ID_I_MNIM_I_DCA_MATRIX_QGEMM_MW_MLSU_NOC_PART</name>
        <value type="dec">1</value>
      </define>
      <define>
        <name>NODE_ID_I_MNIM_I_DCA_MATRIX_QGEMM_MO_MLSU_NOC_PART</name>
        <value type="dec">0</value>
      </define>
      <define>
        <name>NODE_ID_I_SNIM_I_DCA_MATRIX_QGEMM_MQ2VTA</name>
        <value type="dec">3</value>
      </define>
      <define>
        <name>NODE_ID_I_SNIM_I_SYSTEM_DDR_NO_NAME</name>
        <value type="dec">5</value>
      </define>
      <define>
        <name>NODE_ID_I_SNIM_I_VTA00_CONFIG</name>
        <value type="dec">7</value>
      </define>
    </header_file>
    <header_file>
      <name>munoc_router_id</name>
      <define>
        <name>ROUTER_ID_I_SYSTEM_ROUTER</name>
        <value type="dec">0</value>
      </define>
      <define>
        <name>ROUTER_ID_I_USER_ROUTER</name>
        <value type="dec">1</value>
      </define>
    </header_file>
    <header_file>
      <name>munoc_process_id</name>
      <define>
        <name>PROCESS_ID_I_MNIM_I_MAIN_CORE_INST</name>
        <value type="dec">0</value>
      </define>
      <define>
        <name>PROCESS_ID_I_MNIM_I_MAIN_CORE_DATA_C</name>
        <value type="dec">0</value>
      </define>
      <define>
        <name>PROCESS_ID_I_MNIM_I_MAIN_CORE_DATA_UC</name>
        <value type="dec">0</value>
      </define>
    </header_file>
  </def_ip>
</rvx>
