--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf
constraints.ucf -ucf constraint_clk.ucf -ucf constraint_pushbtn.ucf -ucf
constraint_led.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc3s50a,tq144,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "SYS_CLK/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "SYS_CLK/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: SYS_CLK/DCM_SP_INST/CLKIN
  Logical resource: SYS_CLK/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: SYS_CLK/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: SYS_CLK/DCM_SP_INST/CLKIN
  Logical resource: SYS_CLK/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: SYS_CLK/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 36.001ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.999ns (250.063MHz) (Tdcmpc)
  Physical resource: SYS_CLK/DCM_SP_INST/CLKIN
  Logical resource: SYS_CLK/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: SYS_CLK/CLKIN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "SYS_CLK/CLK0_BUF" derived from  NET 
"SYS_CLK/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;  duty cycle corrected to 40 nS  
HIGH 20 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2100 paths analyzed, 383 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.113ns.
--------------------------------------------------------------------------------

Paths for end point V2/curr_rxbuf_6 (SLICE_X16Y8.G1), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     31.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               V2/curr_timeoutcount_5 (FF)
  Destination:          V2/curr_rxbuf_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.054ns (Levels of Logic = 4)
  Clock Path Skew:      -0.059ns (0.261 - 0.320)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: V2/curr_timeoutcount_5 to V2/curr_rxbuf_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y26.XQ      Tcko                  0.631   V2/curr_timeoutcount<5>
                                                       V2/curr_timeoutcount_5
    SLICE_X18Y27.F1      net (fanout=2)        1.035   V2/curr_timeoutcount<5>
    SLICE_X18Y27.X       Tilo                  0.692   V2/curr_state_cmp_eq000037
                                                       V2/curr_state_cmp_eq000037
    SLICE_X20Y28.F4      net (fanout=1)        0.660   V2/curr_state_cmp_eq000037
    SLICE_X20Y28.X       Tilo                  0.692   V2/curr_state_cmp_eq0000
                                                       V2/curr_state_cmp_eq000064
    SLICE_X17Y13.G4      net (fanout=10)       1.462   V2/curr_state_cmp_eq0000
    SLICE_X17Y13.Y       Tilo                  0.648   V2/curr_rxbuf<7>
                                                       V2/next_rxbuf_0_mux000011
    SLICE_X16Y8.G1       net (fanout=8)        1.417   V2/N2
    SLICE_X16Y8.CLK      Tgck                  0.817   V2/curr_rxbuf<6>
                                                       V2/next_rxbuf_6_mux00001
                                                       V2/curr_rxbuf_6
    -------------------------------------------------  ---------------------------
    Total                                      8.054ns (3.480ns logic, 4.574ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.931ns (requirement - (data path - clock path skew + uncertainty))
  Source:               V2/curr_timeoutcount_9 (FF)
  Destination:          V2/curr_rxbuf_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.999ns (Levels of Logic = 4)
  Clock Path Skew:      -0.070ns (0.261 - 0.331)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: V2/curr_timeoutcount_9 to V2/curr_rxbuf_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y30.XQ      Tcko                  0.631   V2/curr_timeoutcount<9>
                                                       V2/curr_timeoutcount_9
    SLICE_X20Y28.G2      net (fanout=2)        1.007   V2/curr_timeoutcount<9>
    SLICE_X20Y28.Y       Tilo                  0.707   V2/curr_state_cmp_eq0000
                                                       V2/curr_state_cmp_eq00008
    SLICE_X20Y28.F3      net (fanout=1)        0.618   V2/curr_state_cmp_eq00008/O
    SLICE_X20Y28.X       Tilo                  0.692   V2/curr_state_cmp_eq0000
                                                       V2/curr_state_cmp_eq000064
    SLICE_X17Y13.G4      net (fanout=10)       1.462   V2/curr_state_cmp_eq0000
    SLICE_X17Y13.Y       Tilo                  0.648   V2/curr_rxbuf<7>
                                                       V2/next_rxbuf_0_mux000011
    SLICE_X16Y8.G1       net (fanout=8)        1.417   V2/N2
    SLICE_X16Y8.CLK      Tgck                  0.817   V2/curr_rxbuf<6>
                                                       V2/next_rxbuf_6_mux00001
                                                       V2/curr_rxbuf_6
    -------------------------------------------------  ---------------------------
    Total                                      7.999ns (3.495ns logic, 4.504ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.272ns (requirement - (data path - clock path skew + uncertainty))
  Source:               V2/curr_timeoutcount_6 (FF)
  Destination:          V2/curr_rxbuf_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.658ns (Levels of Logic = 4)
  Clock Path Skew:      -0.070ns (0.261 - 0.331)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: V2/curr_timeoutcount_6 to V2/curr_rxbuf_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y31.YQ      Tcko                  0.676   V2/curr_timeoutcount<14>
                                                       V2/curr_timeoutcount_6
    SLICE_X18Y27.F4      net (fanout=2)        0.594   V2/curr_timeoutcount<6>
    SLICE_X18Y27.X       Tilo                  0.692   V2/curr_state_cmp_eq000037
                                                       V2/curr_state_cmp_eq000037
    SLICE_X20Y28.F4      net (fanout=1)        0.660   V2/curr_state_cmp_eq000037
    SLICE_X20Y28.X       Tilo                  0.692   V2/curr_state_cmp_eq0000
                                                       V2/curr_state_cmp_eq000064
    SLICE_X17Y13.G4      net (fanout=10)       1.462   V2/curr_state_cmp_eq0000
    SLICE_X17Y13.Y       Tilo                  0.648   V2/curr_rxbuf<7>
                                                       V2/next_rxbuf_0_mux000011
    SLICE_X16Y8.G1       net (fanout=8)        1.417   V2/N2
    SLICE_X16Y8.CLK      Tgck                  0.817   V2/curr_rxbuf<6>
                                                       V2/next_rxbuf_6_mux00001
                                                       V2/curr_rxbuf_6
    -------------------------------------------------  ---------------------------
    Total                                      7.658ns (3.525ns logic, 4.133ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Paths for end point V2/curr_rxbuf_0 (SLICE_X21Y5.G3), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     32.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               V2/curr_timeoutcount_5 (FF)
  Destination:          V2/curr_rxbuf_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.835ns (Levels of Logic = 4)
  Clock Path Skew:      -0.089ns (0.231 - 0.320)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: V2/curr_timeoutcount_5 to V2/curr_rxbuf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y26.XQ      Tcko                  0.631   V2/curr_timeoutcount<5>
                                                       V2/curr_timeoutcount_5
    SLICE_X18Y27.F1      net (fanout=2)        1.035   V2/curr_timeoutcount<5>
    SLICE_X18Y27.X       Tilo                  0.692   V2/curr_state_cmp_eq000037
                                                       V2/curr_state_cmp_eq000037
    SLICE_X20Y28.F4      net (fanout=1)        0.660   V2/curr_state_cmp_eq000037
    SLICE_X20Y28.X       Tilo                  0.692   V2/curr_state_cmp_eq0000
                                                       V2/curr_state_cmp_eq000064
    SLICE_X17Y21.G4      net (fanout=10)       0.885   V2/curr_state_cmp_eq0000
    SLICE_X17Y21.Y       Tilo                  0.648   V2/curr_bitcount<0>
                                                       V2/next_bitcount<0>21
    SLICE_X21Y5.G3       net (fanout=12)       1.865   V2/N20
    SLICE_X21Y5.CLK      Tgck                  0.727   V2/curr_rxbuf<1>
                                                       V2/next_rxbuf_0_mux00001
                                                       V2/curr_rxbuf_0
    -------------------------------------------------  ---------------------------
    Total                                      7.835ns (3.390ns logic, 4.445ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               V2/curr_timeoutcount_9 (FF)
  Destination:          V2/curr_rxbuf_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.780ns (Levels of Logic = 4)
  Clock Path Skew:      -0.100ns (0.231 - 0.331)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: V2/curr_timeoutcount_9 to V2/curr_rxbuf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y30.XQ      Tcko                  0.631   V2/curr_timeoutcount<9>
                                                       V2/curr_timeoutcount_9
    SLICE_X20Y28.G2      net (fanout=2)        1.007   V2/curr_timeoutcount<9>
    SLICE_X20Y28.Y       Tilo                  0.707   V2/curr_state_cmp_eq0000
                                                       V2/curr_state_cmp_eq00008
    SLICE_X20Y28.F3      net (fanout=1)        0.618   V2/curr_state_cmp_eq00008/O
    SLICE_X20Y28.X       Tilo                  0.692   V2/curr_state_cmp_eq0000
                                                       V2/curr_state_cmp_eq000064
    SLICE_X17Y21.G4      net (fanout=10)       0.885   V2/curr_state_cmp_eq0000
    SLICE_X17Y21.Y       Tilo                  0.648   V2/curr_bitcount<0>
                                                       V2/next_bitcount<0>21
    SLICE_X21Y5.G3       net (fanout=12)       1.865   V2/N20
    SLICE_X21Y5.CLK      Tgck                  0.727   V2/curr_rxbuf<1>
                                                       V2/next_rxbuf_0_mux00001
                                                       V2/curr_rxbuf_0
    -------------------------------------------------  ---------------------------
    Total                                      7.780ns (3.405ns logic, 4.375ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.461ns (requirement - (data path - clock path skew + uncertainty))
  Source:               V2/curr_timeoutcount_6 (FF)
  Destination:          V2/curr_rxbuf_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.439ns (Levels of Logic = 4)
  Clock Path Skew:      -0.100ns (0.231 - 0.331)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: V2/curr_timeoutcount_6 to V2/curr_rxbuf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y31.YQ      Tcko                  0.676   V2/curr_timeoutcount<14>
                                                       V2/curr_timeoutcount_6
    SLICE_X18Y27.F4      net (fanout=2)        0.594   V2/curr_timeoutcount<6>
    SLICE_X18Y27.X       Tilo                  0.692   V2/curr_state_cmp_eq000037
                                                       V2/curr_state_cmp_eq000037
    SLICE_X20Y28.F4      net (fanout=1)        0.660   V2/curr_state_cmp_eq000037
    SLICE_X20Y28.X       Tilo                  0.692   V2/curr_state_cmp_eq0000
                                                       V2/curr_state_cmp_eq000064
    SLICE_X17Y21.G4      net (fanout=10)       0.885   V2/curr_state_cmp_eq0000
    SLICE_X17Y21.Y       Tilo                  0.648   V2/curr_bitcount<0>
                                                       V2/next_bitcount<0>21
    SLICE_X21Y5.G3       net (fanout=12)       1.865   V2/N20
    SLICE_X21Y5.CLK      Tgck                  0.727   V2/curr_rxbuf<1>
                                                       V2/next_rxbuf_0_mux00001
                                                       V2/curr_rxbuf_0
    -------------------------------------------------  ---------------------------
    Total                                      7.439ns (3.435ns logic, 4.004ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------

Paths for end point V2/curr_rxbuf_1 (SLICE_X21Y5.F3), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     32.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               V2/curr_timeoutcount_5 (FF)
  Destination:          V2/curr_rxbuf_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.798ns (Levels of Logic = 4)
  Clock Path Skew:      -0.089ns (0.231 - 0.320)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: V2/curr_timeoutcount_5 to V2/curr_rxbuf_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y26.XQ      Tcko                  0.631   V2/curr_timeoutcount<5>
                                                       V2/curr_timeoutcount_5
    SLICE_X18Y27.F1      net (fanout=2)        1.035   V2/curr_timeoutcount<5>
    SLICE_X18Y27.X       Tilo                  0.692   V2/curr_state_cmp_eq000037
                                                       V2/curr_state_cmp_eq000037
    SLICE_X20Y28.F4      net (fanout=1)        0.660   V2/curr_state_cmp_eq000037
    SLICE_X20Y28.X       Tilo                  0.692   V2/curr_state_cmp_eq0000
                                                       V2/curr_state_cmp_eq000064
    SLICE_X17Y21.G4      net (fanout=10)       0.885   V2/curr_state_cmp_eq0000
    SLICE_X17Y21.Y       Tilo                  0.648   V2/curr_bitcount<0>
                                                       V2/next_bitcount<0>21
    SLICE_X21Y5.F3       net (fanout=12)       1.833   V2/N20
    SLICE_X21Y5.CLK      Tfck                  0.722   V2/curr_rxbuf<1>
                                                       V2/next_rxbuf_1_mux00001
                                                       V2/curr_rxbuf_1
    -------------------------------------------------  ---------------------------
    Total                                      7.798ns (3.385ns logic, 4.413ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               V2/curr_timeoutcount_9 (FF)
  Destination:          V2/curr_rxbuf_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.743ns (Levels of Logic = 4)
  Clock Path Skew:      -0.100ns (0.231 - 0.331)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: V2/curr_timeoutcount_9 to V2/curr_rxbuf_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y30.XQ      Tcko                  0.631   V2/curr_timeoutcount<9>
                                                       V2/curr_timeoutcount_9
    SLICE_X20Y28.G2      net (fanout=2)        1.007   V2/curr_timeoutcount<9>
    SLICE_X20Y28.Y       Tilo                  0.707   V2/curr_state_cmp_eq0000
                                                       V2/curr_state_cmp_eq00008
    SLICE_X20Y28.F3      net (fanout=1)        0.618   V2/curr_state_cmp_eq00008/O
    SLICE_X20Y28.X       Tilo                  0.692   V2/curr_state_cmp_eq0000
                                                       V2/curr_state_cmp_eq000064
    SLICE_X17Y21.G4      net (fanout=10)       0.885   V2/curr_state_cmp_eq0000
    SLICE_X17Y21.Y       Tilo                  0.648   V2/curr_bitcount<0>
                                                       V2/next_bitcount<0>21
    SLICE_X21Y5.F3       net (fanout=12)       1.833   V2/N20
    SLICE_X21Y5.CLK      Tfck                  0.722   V2/curr_rxbuf<1>
                                                       V2/next_rxbuf_1_mux00001
                                                       V2/curr_rxbuf_1
    -------------------------------------------------  ---------------------------
    Total                                      7.743ns (3.400ns logic, 4.343ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               V2/curr_timeoutcount_6 (FF)
  Destination:          V2/curr_rxbuf_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.402ns (Levels of Logic = 4)
  Clock Path Skew:      -0.100ns (0.231 - 0.331)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: V2/curr_timeoutcount_6 to V2/curr_rxbuf_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y31.YQ      Tcko                  0.676   V2/curr_timeoutcount<14>
                                                       V2/curr_timeoutcount_6
    SLICE_X18Y27.F4      net (fanout=2)        0.594   V2/curr_timeoutcount<6>
    SLICE_X18Y27.X       Tilo                  0.692   V2/curr_state_cmp_eq000037
                                                       V2/curr_state_cmp_eq000037
    SLICE_X20Y28.F4      net (fanout=1)        0.660   V2/curr_state_cmp_eq000037
    SLICE_X20Y28.X       Tilo                  0.692   V2/curr_state_cmp_eq0000
                                                       V2/curr_state_cmp_eq000064
    SLICE_X17Y21.G4      net (fanout=10)       0.885   V2/curr_state_cmp_eq0000
    SLICE_X17Y21.Y       Tilo                  0.648   V2/curr_bitcount<0>
                                                       V2/next_bitcount<0>21
    SLICE_X21Y5.F3       net (fanout=12)       1.833   V2/N20
    SLICE_X21Y5.CLK      Tfck                  0.722   V2/curr_rxbuf<1>
                                                       V2/next_rxbuf_1_mux00001
                                                       V2/curr_rxbuf_1
    -------------------------------------------------  ---------------------------
    Total                                      7.402ns (3.430ns logic, 3.972ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "SYS_CLK/CLK0_BUF" derived from
 NET "SYS_CLK/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
 duty cycle corrected to 40 nS  HIGH 20 nS 

--------------------------------------------------------------------------------

Paths for end point S2/curr_data_sent (SLICE_X10Y9.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.107ns (requirement - (clock path skew + uncertainty - data path))
  Source:               S2/curr_state_FSM_FFd1 (FF)
  Destination:          S2/curr_data_sent (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.113ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.024 - 0.018)
  Source Clock:         CLK0 rising at 40.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: S2/curr_state_FSM_FFd1 to S2/curr_data_sent
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y11.YQ      Tcko                  0.541   S2/curr_state_FSM_FFd2
                                                       S2/curr_state_FSM_FFd1
    SLICE_X10Y9.BY       net (fanout=4)        0.399   S2/curr_state_FSM_FFd1
    SLICE_X10Y9.CLK      Tckdi       (-Th)    -0.173   S2/curr_data_sent
                                                       S2/curr_data_sent
    -------------------------------------------------  ---------------------------
    Total                                      1.113ns (0.714ns logic, 0.399ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------

Paths for end point S2/curr_data_to_send_0 (SLICE_X5Y14.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.240ns (requirement - (clock path skew + uncertainty - data path))
  Source:               S2/curr_data_to_send_0 (FF)
  Destination:          S2/curr_data_to_send_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.240ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0 rising at 40.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: S2/curr_data_to_send_0 to S2/curr_data_to_send_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y14.YQ       Tcko                  0.464   S2/curr_data_to_send<1>
                                                       S2/curr_data_to_send_0
    SLICE_X5Y14.G4       net (fanout=2)        0.306   S2/curr_data_to_send<0>
    SLICE_X5Y14.CLK      Tckg        (-Th)    -0.470   S2/curr_data_to_send<1>
                                                       S2/next_data_to_send<0>1
                                                       S2/curr_data_to_send_0
    -------------------------------------------------  ---------------------------
    Total                                      1.240ns (0.934ns logic, 0.306ns route)
                                                       (75.3% logic, 24.7% route)

--------------------------------------------------------------------------------

Paths for end point FSM_TEST/curr_cmd_buf_3 (SLICE_X11Y11.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.242ns (requirement - (clock path skew + uncertainty - data path))
  Source:               FSM_TEST/curr_cmd_buf_3 (FF)
  Destination:          FSM_TEST/curr_cmd_buf_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.242ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0 rising at 40.000ns
  Destination Clock:    CLK0 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: FSM_TEST/curr_cmd_buf_3 to FSM_TEST/curr_cmd_buf_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y11.YQ      Tcko                  0.464   FSM_TEST/curr_cmd_buf<3>
                                                       FSM_TEST/curr_cmd_buf_3
    SLICE_X11Y11.G4      net (fanout=3)        0.308   FSM_TEST/curr_cmd_buf<3>
    SLICE_X11Y11.CLK     Tckg        (-Th)    -0.470   FSM_TEST/curr_cmd_buf<3>
                                                       FSM_TEST/next_cmd_buf<3>11
                                                       FSM_TEST/curr_cmd_buf_3
    -------------------------------------------------  ---------------------------
    Total                                      1.242ns (0.934ns logic, 0.308ns route)
                                                       (75.2% logic, 24.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "SYS_CLK/CLK0_BUF" derived from
 NET "SYS_CLK/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
 duty cycle corrected to 40 nS  HIGH 20 nS 

--------------------------------------------------------------------------------
Slack: 36.001ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.999ns (250.063MHz) (Tdcmpco)
  Physical resource: SYS_CLK/DCM_SP_INST/CLK0
  Logical resource: SYS_CLK/DCM_SP_INST/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: SYS_CLK/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 38.398ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.801ns (Tcl)
  Physical resource: V2/curr_timeoutcount<5>/CLK
  Logical resource: V2/curr_timeoutcount_5/CK
  Location pin: SLICE_X18Y26.CLK
  Clock network: CLK0
--------------------------------------------------------------------------------
Slack: 38.398ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.801ns (Tch)
  Physical resource: V2/curr_timeoutcount<5>/CLK
  Logical resource: V2/curr_timeoutcount_5/CK
  Location pin: SLICE_X18Y26.CLK
  Clock network: CLK0
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for SYS_CLK/CLKIN_IBUFG
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|SYS_CLK/CLKIN_IBUFG            |     40.000ns|     10.000ns|      8.113ns|            0|            0|            0|         2100|
| SYS_CLK/CLK0_BUF              |     40.000ns|      8.113ns|          N/A|            0|            0|         2100|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.113|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2100 paths, 0 nets, and 752 connections

Design statistics:
   Minimum period:  10.000ns{1}   (Maximum frequency: 100.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Jun 23 04:05:30 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4524 MB



