Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sat Apr 14 22:53:53 2018
| Host         : DESKTOP-RI3VCCC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file stopwatch_control_sets_placed.rpt
| Design       : stopwatch
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    63 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               4 |            4 |
| No           | Yes                   | No                     |              36 |           12 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------+---------------+----------------------+------------------+----------------+
|      Clock Signal     | Enable Signal |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+-----------------------+---------------+----------------------+------------------+----------------+
|  s_reg[3]_LDC_i_1_n_0 |               | s_reg[3]_LDC_i_2_n_0 |                1 |              1 |
|  cf1/clk1             |               | s_reg[3]_LDC_i_1_n_0 |                1 |              1 |
|  cf1/clk1             |               | s_reg[0]_LDC_i_1_n_0 |                1 |              1 |
|  cf1/clk1             |               | s_reg[1]_LDC_i_1_n_0 |                1 |              1 |
|  cf1/clk1             |               | s_reg[2]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG        |               |                      |                1 |              1 |
|  s_reg[0]_LDC_i_1_n_0 |               | s_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  s_reg[1]_LDC_i_1_n_0 |               | s_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  s_reg[2]_LDC_i_1_n_0 |               | s_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG        |               | cf1/clear            |                8 |             32 |
+-----------------------+---------------+----------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     9 |
| 16+    |                     1 |
+--------+-----------------------+


