/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Fri Feb 20 00:05:25 2015
 *                 Full Compile MD5 Checksum  f4a546a20d0bd1f244e0d6a139e85ce0
 *                     (minus title and desc)
 *                 MD5 Checksum               a9d9eeea3a1c30a122d08de69d07786c
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15715
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_BLD_BL_CPU_DMA_0_H__
#define BCHP_BLD_BL_CPU_DMA_0_H__

/***************************************************************************
 *BLD_BL_CPU_DMA_0
 ***************************************************************************/
#define BCHP_BLD_BL_CPU_DMA_0_CH0_SD_ADDR        0x0012c400 /* [RW] DMA 0 SDRAM address */
#define BCHP_BLD_BL_CPU_DMA_0_CH0_LCL_ADDR       0x0012c404 /* [RW] DMA 0 Local Memory Address */
#define BCHP_BLD_BL_CPU_DMA_0_CH0_LEN            0x0012c408 /* [RW] DMA 0 Length */
#define BCHP_BLD_BL_CPU_DMA_0_CH1_SD_ADDR        0x0012c410 /* [RW] DMA 1 SDRAM address */
#define BCHP_BLD_BL_CPU_DMA_0_CH1_LCL_ADDR       0x0012c414 /* [RW] DMA 1 Local Memory Address */
#define BCHP_BLD_BL_CPU_DMA_0_CH1_LEN            0x0012c418 /* [RW] DMA 1 Length */
#define BCHP_BLD_BL_CPU_DMA_0_CH2_SD_ADDR        0x0012c420 /* [RW] DMA 2 SDRAM address */
#define BCHP_BLD_BL_CPU_DMA_0_CH2_LCL_ADDR       0x0012c424 /* [RW] DMA 2 Local Memory Address */
#define BCHP_BLD_BL_CPU_DMA_0_CH2_LEN            0x0012c428 /* [RW] DMA 2 Length */
#define BCHP_BLD_BL_CPU_DMA_0_CH3_SD_ADDR        0x0012c430 /* [RW] DMA 3 SDRAM address */
#define BCHP_BLD_BL_CPU_DMA_0_CH3_LCL_ADDR       0x0012c434 /* [RW] DMA 3 Local Memory Address */
#define BCHP_BLD_BL_CPU_DMA_0_CH3_LEN            0x0012c438 /* [RW] DMA 3 Length */
#define BCHP_BLD_BL_CPU_DMA_0_STATUS             0x0012c440 /* [RO] REG_DMA_STATUS */

#endif /* #ifndef BCHP_BLD_BL_CPU_DMA_0_H__ */

/* End of File */
