============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.10-p004_1
  Generated on:           May 15 2024  11:17:12 pm
  Module:                 ORCA_TOP
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (0 ps) Setup Check with Pin I_RISC_CORE/R_31/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/R_31/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     313                  
       Uncertainty:-     100                  
     Required Time:=    1987                  
      Launch Clock:-       0                  
         Data Path:-    1987                  
             Slack:=       0                  

#---------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                 
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                
#---------------------------------------------------------------------------------------------------------
      0       0   200     16    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_0_/CLK 
    456     456    77      2  1.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_0_/Q   
     44     500    49      4  4.5  INVX2_LVT     PD_RISC_CORE I_RISC_CORE/g211/Y                          
     56     556    45      3  1.7  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g13/Y                           
     68     624    68      2  1.0  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g51221/Y                        
     93     717    30      1  0.4  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g51220/Y                        
     62     779    63      1  0.6  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g51216/Y                        
     88     867    50      3  1.9  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g52114/Y                        
     70     938    37      3  1.8  NBUFFX2_LVT   PD_RISC_CORE I_RISC_CORE/fopt1702/Y                      
     70    1008    40      1  1.2  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g51629/Y                        
    170    1178    72      6  2.9  XNOR2X1_LVT   PD_RISC_CORE I_RISC_CORE/g1192/Y                         
    178    1356    67      1  0.6  AND4X1_LVT    PD_RISC_CORE I_RISC_CORE/g52164/Y                        
     92    1448   101      2  1.3  NAND4X0_LVT   PD_RISC_CORE I_RISC_CORE/g1167/Y                         
     87    1535    36      1  0.6  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g51924/Y                        
     58    1593    73      2  1.1  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g51923/Y                        
     83    1676    82      1  0.6  NAND4X0_LVT   PD_RISC_CORE I_RISC_CORE/g51922/Y                        
     30    1706    40      1  0.5  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g51921/Y                        
     62    1768    58      1  0.6  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g51893/Y                        
     29    1797    32      1  0.6  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g3330/Y                         
     68    1864    79      1  0.6  NAND4X0_LVT   PD_RISC_CORE I_RISC_CORE/g3329/Y                         
     31    1896    40      1  0.6  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g1658/Y                         
     62    1957    79      1  0.6  NAND4X0_LVT   PD_RISC_CORE I_RISC_CORE/g1652/Y                         
     29    1987    39      1  0.5  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g1651/Y                         
      0    1987     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/R_31/D                          
#---------------------------------------------------------------------------------------------------------



Path 2: MET (5 ps) Setup Check with Pin I_RISC_CORE/I_ALU\/Lachd_Result_reg_15_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_7_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_ALU\/Lachd_Result_reg_15_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     308                  
       Uncertainty:-     100                  
     Required Time:=    1992                  
      Launch Clock:-       0                  
         Data Path:-    1987                  
             Slack:=       5                  

#---------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                 
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                
#---------------------------------------------------------------------------------------------------------
      0       0   200     16    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_7_/CLK 
    465     465    88      4  2.6  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_7_/Q   
    106     570    73     11  6.5  NBUFFX2_LVT   PD_RISC_CORE I_RISC_CORE/g52009/Y                        
     93     663    52      3  2.0  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g63/Y                           
     24     686    28      1  0.5  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g50129/Y                        
    129     816    51      3  1.6  OA21X1_LVT    PD_RISC_CORE I_RISC_CORE/g49919/Y                        
    122     938    52      3  1.5  AND3X1_LVT    PD_RISC_CORE I_RISC_CORE/g1400/Y                         
    144    1082    48      3  1.6  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g51762/Y                        
     84    1166    92      1  1.2  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g51761/Y                        
    213    1379    94      7  4.1  XNOR2X1_LVT   PD_RISC_CORE I_RISC_CORE/g52176/Y                        
    113    1491   102      2  1.5  NAND4X0_LVT   PD_RISC_CORE I_RISC_CORE/g51745/Y                        
     99    1590    77      5  2.9  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g3043/Y                         
    112    1702    48      2  1.2  AND3X1_LVT    PD_RISC_CORE I_RISC_CORE/g1076/Y                         
     89    1790    38      1  0.6  OA21X1_LVT    PD_RISC_CORE I_RISC_CORE/g1054/Y                         
     83    1874    39      1  0.5  OA21X1_LVT    PD_RISC_CORE I_RISC_CORE/g49018/Y                        
    113    1987    25      1  0.5  AOI21X1_LVT   PD_RISC_CORE I_RISC_CORE/g50692/Y                        
      0    1987     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_ALU\/Lachd_Result_reg_15_/D   
#---------------------------------------------------------------------------------------------------------



Path 3: MET (11 ps) Setup Check with Pin I_RISC_CORE/R_30/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_5_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/R_30/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     199                  
       Uncertainty:-     100                  
     Required Time:=    2101                  
      Launch Clock:-       0                  
         Data Path:-    2090                  
             Slack:=      11                  

#---------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                 
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                
#---------------------------------------------------------------------------------------------------------
      0       0   200     16    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_5_/CLK 
    458     458    79      2  2.0  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_5_/Q   
     44     502    50      4  4.4  INVX2_LVT     PD_RISC_CORE I_RISC_CORE/g1073/Y                         
     54     555    43     13  7.3  INVX4_LVT     PD_RISC_CORE I_RISC_CORE/g1072/Y                         
     80     635    48      5  2.5  OR2X2_LVT     PD_RISC_CORE I_RISC_CORE/g256/Y                          
     81     716    41      2  1.2  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g52087/Y                        
     36     752    42      1  0.5  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g49925/Y                        
    118     871    48      2  1.2  OA21X1_LVT    PD_RISC_CORE I_RISC_CORE/g165/Y                          
     50     920    36      1  0.7  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g1469/Y                         
     89    1010    27      1  0.6  NOR2X0_LVT    PD_RISC_CORE I_RISC_CORE/g1462/Y                         
     53    1063    87      1  0.6  NAND4X0_LVT   PD_RISC_CORE I_RISC_CORE/g1461/Y                         
     68    1131    79      2  1.0  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g1460/Y                         
    139    1270    50      2  1.5  OA21X1_LVT    PD_RISC_CORE I_RISC_CORE/g49440/Y                        
    124    1394    49      2  1.4  OA21X1_LVT    PD_RISC_CORE I_RISC_CORE/g52036/Y                        
     56    1451    45      2  1.1  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g52035/Y                        
     25    1476    26      1  0.5  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/fopt50952/Y                     
    109    1585    46      1  1.0  OA21X1_LVT    PD_RISC_CORE I_RISC_CORE/g49367/Y                        
    160    1744    63      1  0.5  MUX21X1_LVT   PD_RISC_CORE I_RISC_CORE/g52171/Y                        
    223    1967    33      1  0.7  AOI221X1_LVT  PD_RISC_CORE I_RISC_CORE/g49039/Y                        
     59    2026    76      1  0.8  NAND4X0_LVT   PD_RISC_CORE I_RISC_CORE/g49023/Y                        
     64    2090    46      2  1.0  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g49021/Y                        
      0    2090     -      2    -  SDFFASX1_LVT  PD_RISC_CORE I_RISC_CORE/R_30/D                          
#---------------------------------------------------------------------------------------------------------



Path 4: MET (24 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     310                  
       Uncertainty:-     100                  
     Required Time:=    1990                  
      Launch Clock:-       0                  
         Data Path:-    1966                  
             Slack:=      24                  

#--------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                         Timing Point                       
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                           
#--------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK    
    489     489   124      9  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q      
     83     572    90     12  5.6  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g50443/Y                                   
    104     677    76      1  0.7  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g52209/Y                                   
     93     770    51      2  1.9  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g30596/Y                                   
    218     988   106     11  5.5  MUX21X1_LVT   PD_RISC_CORE I_RISC_CORE/g2/Y                                       
    104    1092    68      1  0.5  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g50014/Y                                   
    113    1204    48      2  1.2  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g52123/Y                                   
     51    1255    59      1  0.6  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g52122/Y                                   
    117    1372    58      8  4.3  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g52121/Y                                   
    132    1504   162      4  2.8  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g52120/Y                                   
    135    1638    37      3  1.6  NOR2X0_LVT    PD_RISC_CORE I_RISC_CORE/g49640/Y                                   
    121    1760    44      3  1.7  NOR2X0_LVT    PD_RISC_CORE I_RISC_CORE/g49600/Y                                   
     67    1827    31      1  0.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g49556/Y                                   
    139    1966    30      1  0.5  OAI222X1_LVT  PD_RISC_CORE I_RISC_CORE/g49488/Y                                   
      0    1966     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/D 
#--------------------------------------------------------------------------------------------------------------------



Path 5: MET (28 ps) Setup Check with Pin I_RISC_CORE/I_ALU\/Lachd_Result_reg_12_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_ALU\/Lachd_Result_reg_12_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     309                  
       Uncertainty:-     100                  
     Required Time:=    1991                  
      Launch Clock:-       0                  
         Data Path:-    1963                  
             Slack:=      28                  

#---------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                 
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                
#---------------------------------------------------------------------------------------------------------
      0       0   200     16    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/CLK 
    463     463    86      3  2.5  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/Q   
    100     563    60      4  2.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g122/Y                          
     96     659    62      5  2.8  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g51128/Y                        
     82     741    42      2  1.3  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g3421/Y                         
     27     768    27      2  1.0  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g3420/Y                         
     55     823    63      1  0.6  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g3414/Y                         
     66     889    73      2  1.1  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g3410/Y                         
     77     966    59      1  0.6  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g1453/Y                         
     73    1039    70      2  1.0  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g51804/Y                        
    155    1194    53      4  2.4  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g51808/Y                        
    128    1322    51      3  1.7  OA21X1_LVT    PD_RISC_CORE I_RISC_CORE/g52064/Y                        
     80    1402    88      3  1.6  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g653/Y                          
     86    1488    95      2  1.2  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g597/Y                          
    113    1601    86      2  1.1  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g589/Y                          
     34    1635    44      1  0.7  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g588/Y                          
     81    1716    30      1  0.4  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g583/Y                          
     61    1777    63      1  0.6  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g1663/Y                         
     95    1872    41      1  0.7  OA21X1_LVT    PD_RISC_CORE I_RISC_CORE/g50788/Y                        
     91    1963    27      1  0.5  NOR2X0_LVT    PD_RISC_CORE I_RISC_CORE/g50787/Y                        
      0    1963     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_ALU\/Lachd_Result_reg_12_/D   
#---------------------------------------------------------------------------------------------------------



Path 6: MET (41 ps) Setup Check with Pin I_RISC_CORE/R_34/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_5_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/R_34/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     169                  
       Uncertainty:-     100                  
     Required Time:=    2131                  
      Launch Clock:-       0                  
         Data Path:-    2090                  
             Slack:=      41                  

#---------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                 
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                
#---------------------------------------------------------------------------------------------------------
      0       0   200     16    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_5_/CLK 
    458     458    79      2  2.0  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_5_/Q   
     44     502    50      4  4.4  INVX2_LVT     PD_RISC_CORE I_RISC_CORE/g1073/Y                         
     54     555    43     13  7.3  INVX4_LVT     PD_RISC_CORE I_RISC_CORE/g1072/Y                         
     80     635    48      5  2.5  OR2X2_LVT     PD_RISC_CORE I_RISC_CORE/g256/Y                          
     81     716    41      2  1.2  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g52087/Y                        
     36     752    42      1  0.5  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g49925/Y                        
    118     871    48      2  1.2  OA21X1_LVT    PD_RISC_CORE I_RISC_CORE/g165/Y                          
     50     920    36      1  0.7  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g1469/Y                         
     89    1010    27      1  0.6  NOR2X0_LVT    PD_RISC_CORE I_RISC_CORE/g1462/Y                         
     53    1063    87      1  0.6  NAND4X0_LVT   PD_RISC_CORE I_RISC_CORE/g1461/Y                         
     68    1131    79      2  1.0  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g1460/Y                         
    139    1270    50      2  1.5  OA21X1_LVT    PD_RISC_CORE I_RISC_CORE/g49440/Y                        
    124    1394    49      2  1.4  OA21X1_LVT    PD_RISC_CORE I_RISC_CORE/g52036/Y                        
     56    1451    45      2  1.1  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g52035/Y                        
     25    1476    26      1  0.5  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/fopt50952/Y                     
    109    1585    46      1  1.0  OA21X1_LVT    PD_RISC_CORE I_RISC_CORE/g49367/Y                        
    160    1744    63      1  0.5  MUX21X1_LVT   PD_RISC_CORE I_RISC_CORE/g52171/Y                        
    223    1967    33      1  0.7  AOI221X1_LVT  PD_RISC_CORE I_RISC_CORE/g49039/Y                        
     59    2026    76      1  0.8  NAND4X0_LVT   PD_RISC_CORE I_RISC_CORE/g49023/Y                        
     64    2090    46      2  1.0  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g49021/Y                        
      0    2090     -      2    -  SDFFX1_LVT    PD_RISC_CORE I_RISC_CORE/R_34/D                          
#---------------------------------------------------------------------------------------------------------



Path 7: MET (43 ps) Setup Check with Pin I_RISC_CORE/I_ALU\/Lachd_Result_reg_0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_3_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_ALU\/Lachd_Result_reg_0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     316                  
       Uncertainty:-     100                  
     Required Time:=    1984                  
      Launch Clock:-       0                  
         Data Path:-    1941                  
             Slack:=      43                  

#---------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                 
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                
#---------------------------------------------------------------------------------------------------------
      0       0   200     16    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_3_/CLK 
    489     489   124      7  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_3_/Q   
     43     532    62      6  3.1  INVX2_LVT     PD_RISC_CORE I_RISC_CORE/g51722/Y                        
     96     628    86      2  1.1  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g51850/Y                        
    106     734   125      5  2.7  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g749/Y                          
    117     850    80      2  1.0  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g51852/Y                        
     73     923    65      3  1.6  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g51840/Y                        
     75     998    61      3  1.7  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g51839/Y                        
    111    1109    55      3  1.7  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g51838/Y                        
     73    1182    71      1  0.6  NAND4X0_LVT   PD_RISC_CORE I_RISC_CORE/g51784/Y                        
     73    1255    58      1  0.5  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g51783/Y                        
     87    1343    65      4  2.4  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g52143/Y                        
     73    1416    82      1  1.4  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g49313/Y                        
    149    1565    69      2  1.3  XOR3X1_LVT    PD_RISC_CORE I_RISC_CORE/g52138/Y                        
     77    1642    31      1  0.5  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g1728/Y                         
     93    1735    47      2  1.1  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g1688/Y                         
     60    1794    72      1  0.5  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g52212/Y                        
    147    1941    44      1  0.5  OA21X1_LVT    PD_RISC_CORE I_RISC_CORE/g52211/Y                        
      0    1941     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_ALU\/Lachd_Result_reg_0_/D    
#---------------------------------------------------------------------------------------------------------



Path 8: MET (73 ps) Setup Check with Pin I_RISC_CORE/I_ALU\/Lachd_Result_reg_9_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_ALU\/Lachd_Result_reg_9_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     308                  
       Uncertainty:-     100                  
     Required Time:=    1992                  
      Launch Clock:-       0                  
         Data Path:-    1919                  
             Slack:=      73                  

#---------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                 
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                
#---------------------------------------------------------------------------------------------------------
      0       0   200     16    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/CLK 
    463     463    86      3  2.5  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/Q   
    100     563    60      4  2.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g122/Y                          
     96     659    62      5  2.8  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g51128/Y                        
     82     741    42      2  1.3  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g3421/Y                         
     27     768    27      2  1.0  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g3420/Y                         
     55     823    63      1  0.6  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g3414/Y                         
     66     889    73      2  1.1  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g3410/Y                         
     77     966    59      1  0.6  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g1453/Y                         
     73    1039    70      2  1.0  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g51804/Y                        
     92    1131    32      3  1.5  NBUFFX2_LVT   PD_RISC_CORE I_RISC_CORE/g51803/Y                        
    191    1322    60      3  1.5  AO221X1_LVT   PD_RISC_CORE I_RISC_CORE/g51799/Y                        
     99    1420    42      2  1.1  AO22X1_LVT    PD_RISC_CORE I_RISC_CORE/g52045/Y                        
     94    1514   112      3  1.7  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g52153/Y                        
    113    1627    42      1  0.5  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g3365/Y                         
     97    1724    47      2  1.1  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g3347/Y                         
     85    1809    39      1  0.6  AND3X1_LVT    PD_RISC_CORE I_RISC_CORE/g52187/Y                        
    110    1919    25      1  0.5  AOI21X1_LVT   PD_RISC_CORE I_RISC_CORE/g49062/Y                        
      0    1919     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_ALU\/Lachd_Result_reg_9_/D    
#---------------------------------------------------------------------------------------------------------



Path 9: MET (87 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/Crnt_Stack_reg_1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/Crnt_Stack_reg_1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     310                  
       Uncertainty:-     100                  
     Required Time:=    1990                  
      Launch Clock:-       0                  
         Data Path:-    1904                  
             Slack:=      87                  

#-----------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                           Timing Point                        
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                              
#-----------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK       
    489     489   124      9  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q         
     83     572    90     12  5.6  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g50443/Y                                      
    104     677    76      1  0.7  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g52209/Y                                      
     93     770    51      2  1.9  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g30596/Y                                      
    218     988   106     11  5.5  MUX21X1_LVT   PD_RISC_CORE I_RISC_CORE/g2/Y                                          
    104    1092    68      1  0.5  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g50014/Y                                      
    113    1204    48      2  1.2  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g52123/Y                                      
     51    1255    59      1  0.6  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g52122/Y                                      
    117    1372    58      8  4.3  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g52121/Y                                      
    132    1504   162      4  2.8  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g52120/Y                                      
    135    1638    37      3  1.6  NOR2X0_LVT    PD_RISC_CORE I_RISC_CORE/g49640/Y                                      
    121    1760    44      3  1.7  NOR2X0_LVT    PD_RISC_CORE I_RISC_CORE/g49600/Y                                      
    144    1904    30      1  0.5  OAI222X1_LVT  PD_RISC_CORE I_RISC_CORE/g49521/Y                                      
      0    1904     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/Crnt_Stack_reg_1_/D 
#-----------------------------------------------------------------------------------------------------------------------



Path 10: MET (92 ps) Setup Check with Pin I_RISC_CORE/I_ALU\/Lachd_Result_reg_10_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_ALU\/Lachd_Result_reg_10_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     315                  
       Uncertainty:-     100                  
     Required Time:=    1985                  
      Launch Clock:-       0                  
         Data Path:-    1892                  
             Slack:=      92                  

#---------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                 
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                
#---------------------------------------------------------------------------------------------------------
      0       0   200     16    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/CLK 
    463     463    86      3  2.5  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/Q   
    100     563    60      4  2.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g122/Y                          
     96     659    62      5  2.8  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g51128/Y                        
     82     741    42      2  1.3  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g3421/Y                         
     27     768    27      2  1.0  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g3420/Y                         
     55     823    63      1  0.6  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g3414/Y                         
     66     889    73      2  1.1  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g3410/Y                         
     77     966    59      1  0.6  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g1453/Y                         
     73    1039    70      2  1.0  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g51804/Y                        
    155    1194    53      4  2.4  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g51808/Y                        
    128    1322    51      3  1.7  OA21X1_LVT    PD_RISC_CORE I_RISC_CORE/g52064/Y                        
     86    1408    91      2  1.2  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g1098/Y                         
     56    1464    68      1  0.5  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g51473/Y                        
     82    1546    65      1  0.6  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g1040/Y                         
     42    1588    46      1  0.5  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g2181/Y                         
    162    1750    37      2  1.1  AOI21X1_LVT   PD_RISC_CORE I_RISC_CORE/g2156/Y                         
     35    1786    35      1  0.5  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g2637/Y                         
    106    1892    42      1  0.5  OA21X1_LVT    PD_RISC_CORE I_RISC_CORE/g49069/Y                        
      0    1892     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_ALU\/Lachd_Result_reg_10_/D   
#---------------------------------------------------------------------------------------------------------



Path 11: MET (93 ps) Setup Check with Pin I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     317                  
       Uncertainty:-     100                  
     Required Time:=    1983                  
      Launch Clock:-       0                  
         Data Path:-    1891                  
             Slack:=      93                  

#----------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                          Timing Point                        
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                             
#----------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK      
    489     489   124      9  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q        
     83     572    90     12  5.6  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g50443/Y                                     
    104     677    76      1  0.7  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g52209/Y                                     
     93     770    51      2  1.9  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g30596/Y                                     
    218     988   106     11  5.5  MUX21X1_LVT   PD_RISC_CORE I_RISC_CORE/g2/Y                                         
    112    1099    37      1  0.5  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g50150/Y                                     
    121    1220    44      2  1.1  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g52123/Y                                     
     64    1284    66      1  0.5  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g49842/Y                                     
     74    1359    41      1  0.7  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g49775/Y                                     
     54    1412    65      1  0.5  NAND4X0_LVT   PD_RISC_CORE I_RISC_CORE/g49730/Y                                     
    134    1546    40      1  0.5  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g49636/Y                                     
     84    1630   100      2  1.4  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g49601/Y                                     
     65    1695    70      8  4.0  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g49579/Y                                     
    196    1891    46      1  0.5  AO222X1_LVT   PD_RISC_CORE I_RISC_CORE/g49438/Y                                     
      0    1891     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/D 
#----------------------------------------------------------------------------------------------------------------------



Path 12: MET (93 ps) Setup Check with Pin I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     317                  
       Uncertainty:-     100                  
     Required Time:=    1983                  
      Launch Clock:-       0                  
         Data Path:-    1891                  
             Slack:=      93                  

#----------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                          Timing Point                        
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                             
#----------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK      
    489     489   124      9  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q        
     83     572    90     12  5.6  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g50443/Y                                     
    104     677    76      1  0.7  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g52209/Y                                     
     93     770    51      2  1.9  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g30596/Y                                     
    218     988   106     11  5.5  MUX21X1_LVT   PD_RISC_CORE I_RISC_CORE/g2/Y                                         
    112    1099    37      1  0.5  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g50150/Y                                     
    121    1220    44      2  1.1  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g52123/Y                                     
     64    1284    66      1  0.5  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g49842/Y                                     
     74    1359    41      1  0.7  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g49775/Y                                     
     54    1412    65      1  0.5  NAND4X0_LVT   PD_RISC_CORE I_RISC_CORE/g49730/Y                                     
    134    1546    40      1  0.5  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g49636/Y                                     
     84    1630   100      2  1.4  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g49601/Y                                     
     65    1695    70      8  4.0  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g49579/Y                                     
    196    1891    46      1  0.5  AO222X1_LVT   PD_RISC_CORE I_RISC_CORE/g49493/Y                                     
      0    1891     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/D 
#----------------------------------------------------------------------------------------------------------------------



Path 13: MET (93 ps) Setup Check with Pin I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     317                  
       Uncertainty:-     100                  
     Required Time:=    1983                  
      Launch Clock:-       0                  
         Data Path:-    1891                  
             Slack:=      93                  

#----------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                          Timing Point                        
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                             
#----------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK      
    489     489   124      9  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q        
     83     572    90     12  5.6  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g50443/Y                                     
    104     677    76      1  0.7  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g52209/Y                                     
     93     770    51      2  1.9  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g30596/Y                                     
    218     988   106     11  5.5  MUX21X1_LVT   PD_RISC_CORE I_RISC_CORE/g2/Y                                         
    112    1099    37      1  0.5  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g50150/Y                                     
    121    1220    44      2  1.1  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g52123/Y                                     
     64    1284    66      1  0.5  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g49842/Y                                     
     74    1359    41      1  0.7  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g49775/Y                                     
     54    1412    65      1  0.5  NAND4X0_LVT   PD_RISC_CORE I_RISC_CORE/g49730/Y                                     
    134    1546    40      1  0.5  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g49636/Y                                     
     84    1630   100      2  1.4  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g49601/Y                                     
     65    1695    70      8  4.0  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g49579/Y                                     
    196    1891    46      1  0.5  AO222X1_LVT   PD_RISC_CORE I_RISC_CORE/g49490/Y                                     
      0    1891     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/D 
#----------------------------------------------------------------------------------------------------------------------



Path 14: MET (93 ps) Setup Check with Pin I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     317                  
       Uncertainty:-     100                  
     Required Time:=    1983                  
      Launch Clock:-       0                  
         Data Path:-    1891                  
             Slack:=      93                  

#----------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                          Timing Point                        
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                             
#----------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK      
    489     489   124      9  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q        
     83     572    90     12  5.6  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g50443/Y                                     
    104     677    76      1  0.7  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g52209/Y                                     
     93     770    51      2  1.9  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g30596/Y                                     
    218     988   106     11  5.5  MUX21X1_LVT   PD_RISC_CORE I_RISC_CORE/g2/Y                                         
    112    1099    37      1  0.5  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g50150/Y                                     
    121    1220    44      2  1.1  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g52123/Y                                     
     64    1284    66      1  0.5  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g49842/Y                                     
     74    1359    41      1  0.7  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g49775/Y                                     
     54    1412    65      1  0.5  NAND4X0_LVT   PD_RISC_CORE I_RISC_CORE/g49730/Y                                     
    134    1546    40      1  0.5  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g49636/Y                                     
     84    1630   100      2  1.4  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g49601/Y                                     
     65    1695    70      8  4.0  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g49579/Y                                     
    196    1891    46      1  0.5  AO222X1_LVT   PD_RISC_CORE I_RISC_CORE/g49495/Y                                     
      0    1891     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/D 
#----------------------------------------------------------------------------------------------------------------------



Path 15: MET (93 ps) Setup Check with Pin I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     317                  
       Uncertainty:-     100                  
     Required Time:=    1983                  
      Launch Clock:-       0                  
         Data Path:-    1891                  
             Slack:=      93                  

#----------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                          Timing Point                        
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                             
#----------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK      
    489     489   124      9  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q        
     83     572    90     12  5.6  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g50443/Y                                     
    104     677    76      1  0.7  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g52209/Y                                     
     93     770    51      2  1.9  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g30596/Y                                     
    218     988   106     11  5.5  MUX21X1_LVT   PD_RISC_CORE I_RISC_CORE/g2/Y                                         
    112    1099    37      1  0.5  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g50150/Y                                     
    121    1220    44      2  1.1  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g52123/Y                                     
     64    1284    66      1  0.5  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g49842/Y                                     
     74    1359    41      1  0.7  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g49775/Y                                     
     54    1412    65      1  0.5  NAND4X0_LVT   PD_RISC_CORE I_RISC_CORE/g49730/Y                                     
    134    1546    40      1  0.5  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g49636/Y                                     
     84    1630   100      2  1.4  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g49601/Y                                     
     65    1695    70      8  4.0  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g49579/Y                                     
    196    1891    46      1  0.5  AO222X1_LVT   PD_RISC_CORE I_RISC_CORE/g49492/Y                                     
      0    1891     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/D 
#----------------------------------------------------------------------------------------------------------------------



Path 16: MET (93 ps) Setup Check with Pin I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     317                  
       Uncertainty:-     100                  
     Required Time:=    1983                  
      Launch Clock:-       0                  
         Data Path:-    1891                  
             Slack:=      93                  

#----------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                          Timing Point                        
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                             
#----------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK      
    489     489   124      9  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q        
     83     572    90     12  5.6  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g50443/Y                                     
    104     677    76      1  0.7  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g52209/Y                                     
     93     770    51      2  1.9  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g30596/Y                                     
    218     988   106     11  5.5  MUX21X1_LVT   PD_RISC_CORE I_RISC_CORE/g2/Y                                         
    112    1099    37      1  0.5  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g50150/Y                                     
    121    1220    44      2  1.1  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g52123/Y                                     
     64    1284    66      1  0.5  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g49842/Y                                     
     74    1359    41      1  0.7  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g49775/Y                                     
     54    1412    65      1  0.5  NAND4X0_LVT   PD_RISC_CORE I_RISC_CORE/g49730/Y                                     
    134    1546    40      1  0.5  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g49636/Y                                     
     84    1630   100      2  1.4  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g49601/Y                                     
     65    1695    70      8  4.0  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g49579/Y                                     
    196    1891    46      1  0.5  AO222X1_LVT   PD_RISC_CORE I_RISC_CORE/g49494/Y                                     
      0    1891     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/D 
#----------------------------------------------------------------------------------------------------------------------



Path 17: MET (93 ps) Setup Check with Pin I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     317                  
       Uncertainty:-     100                  
     Required Time:=    1983                  
      Launch Clock:-       0                  
         Data Path:-    1891                  
             Slack:=      93                  

#----------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                          Timing Point                        
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                             
#----------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK      
    489     489   124      9  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q        
     83     572    90     12  5.6  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g50443/Y                                     
    104     677    76      1  0.7  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g52209/Y                                     
     93     770    51      2  1.9  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g30596/Y                                     
    218     988   106     11  5.5  MUX21X1_LVT   PD_RISC_CORE I_RISC_CORE/g2/Y                                         
    112    1099    37      1  0.5  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g50150/Y                                     
    121    1220    44      2  1.1  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g52123/Y                                     
     64    1284    66      1  0.5  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g49842/Y                                     
     74    1359    41      1  0.7  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g49775/Y                                     
     54    1412    65      1  0.5  NAND4X0_LVT   PD_RISC_CORE I_RISC_CORE/g49730/Y                                     
    134    1546    40      1  0.5  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g49636/Y                                     
     84    1630   100      2  1.4  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g49601/Y                                     
     65    1695    70      8  4.0  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g49579/Y                                     
    196    1891    46      1  0.5  AO222X1_LVT   PD_RISC_CORE I_RISC_CORE/g49491/Y                                     
      0    1891     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/D 
#----------------------------------------------------------------------------------------------------------------------



Path 18: MET (93 ps) Setup Check with Pin I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     317                  
       Uncertainty:-     100                  
     Required Time:=    1983                  
      Launch Clock:-       0                  
         Data Path:-    1891                  
             Slack:=      93                  

#----------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                          Timing Point                        
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                             
#----------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK      
    489     489   124      9  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q        
     83     572    90     12  5.6  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g50443/Y                                     
    104     677    76      1  0.7  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g52209/Y                                     
     93     770    51      2  1.9  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g30596/Y                                     
    218     988   106     11  5.5  MUX21X1_LVT   PD_RISC_CORE I_RISC_CORE/g2/Y                                         
    112    1099    37      1  0.5  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g50150/Y                                     
    121    1220    44      2  1.1  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g52123/Y                                     
     64    1284    66      1  0.5  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g49842/Y                                     
     74    1359    41      1  0.7  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g49775/Y                                     
     54    1412    65      1  0.5  NAND4X0_LVT   PD_RISC_CORE I_RISC_CORE/g49730/Y                                     
    134    1546    40      1  0.5  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g49636/Y                                     
     84    1630   100      2  1.4  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g49601/Y                                     
     65    1695    70      8  4.0  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g49579/Y                                     
    196    1891    46      1  0.5  AO222X1_LVT   PD_RISC_CORE I_RISC_CORE/g49487/Y                                     
      0    1891     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/D 
#----------------------------------------------------------------------------------------------------------------------



Path 19: MET (106 ps) Setup Check with Pin I_RISC_CORE/I_ALU\/Lachd_Result_reg_5_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_7_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_ALU\/Lachd_Result_reg_5_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     311                  
       Uncertainty:-     100                  
     Required Time:=    1989                  
      Launch Clock:-       0                  
         Data Path:-    1884                  
             Slack:=     106                  

#---------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                 
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                
#---------------------------------------------------------------------------------------------------------
      0       0   200     16    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_7_/CLK 
    514     514   163      9  7.2  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_7_/Q   
     44     559    77     14  6.8  INVX4_LVT     PD_RISC_CORE I_RISC_CORE/g44/Y                           
    149     707    44      2  1.1  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g72/Y                           
     68     775    76      1  0.5  NAND4X0_LVT   PD_RISC_CORE I_RISC_CORE/g51690/Y                        
    116     891    56      3  1.7  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g694/Y                          
     85     976    49      3  1.8  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g689/Y                          
     46    1023    57      1  0.4  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g687/Y                          
     95    1117    91      2  1.2  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g685/Y                          
     80    1197    35      1  0.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g49447/Y                        
     76    1274    39      1  0.6  OA21X1_LVT    PD_RISC_CORE I_RISC_CORE/g50770/Y                        
     96    1370    61      9  5.1  OR2X2_LVT     PD_RISC_CORE I_RISC_CORE/g2419/Y                         
     47    1417    46      1  0.5  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g2684/Y                         
    127    1544    43      2  1.0  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g2175/Y                         
     95    1639    44      1  0.4  AND3X1_LVT    PD_RISC_CORE I_RISC_CORE/g3372/Y                         
     83    1722    86      2  1.1  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g3359/Y                         
     71    1793    62      1  0.6  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g49141/Y                        
     90    1884    34      1  0.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g49112/Y                        
      0    1884     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_ALU\/Lachd_Result_reg_5_/D    
#---------------------------------------------------------------------------------------------------------



Path 20: MET (111 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     309                  
       Uncertainty:-     100                  
     Required Time:=    1991                  
      Launch Clock:-       0                  
         Data Path:-    1880                  
             Slack:=     111                  

#--------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                         Timing Point                       
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                           
#--------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK    
    489     489   124      9  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q      
     83     572    90     12  5.6  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g50443/Y                                   
    104     677    76      1  0.7  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g52209/Y                                   
     93     770    51      2  1.9  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g30596/Y                                   
    218     988   106     11  5.5  MUX21X1_LVT   PD_RISC_CORE I_RISC_CORE/g2/Y                                       
    104    1092    68      1  0.5  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g50014/Y                                   
    113    1204    48      2  1.2  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g52123/Y                                   
     51    1255    59      1  0.6  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g52122/Y                                   
    117    1372    58      8  4.3  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g52121/Y                                   
    132    1504   162      4  2.8  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g52120/Y                                   
    135    1638    37      3  1.6  NOR2X0_LVT    PD_RISC_CORE I_RISC_CORE/g49640/Y                                   
    105    1743    30      1  0.5  AOI21X1_LVT   PD_RISC_CORE I_RISC_CORE/g49609/Y                                   
    136    1880    28      1  0.5  OAI221X1_LVT  PD_RISC_CORE I_RISC_CORE/g49520/Y                                   
      0    1880     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_1_/D 
#--------------------------------------------------------------------------------------------------------------------



Path 21: MET (138 ps) Setup Check with Pin I_RISC_CORE/I_ALU\/Lachd_Result_reg_13_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_4_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_ALU\/Lachd_Result_reg_13_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     311                  
       Uncertainty:-     100                  
     Required Time:=    1989                  
      Launch Clock:-       0                  
         Data Path:-    1851                  
             Slack:=     138                  

#---------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                 
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                
#---------------------------------------------------------------------------------------------------------
      0       0   200     16    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_4_/CLK 
    465     465    88      3  2.6  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_4_/Q   
     47     512    55      8  4.8  INVX2_LVT     PD_RISC_CORE I_RISC_CORE/g52014/Y                        
     55     567    42      5  2.8  INVX2_LVT     PD_RISC_CORE I_RISC_CORE/fopt51816/Y                     
     90     656    49      2  1.1  AND3X1_LVT    PD_RISC_CORE I_RISC_CORE/g51129/Y                        
    102     758    50      2  1.2  AND3X1_LVT    PD_RISC_CORE I_RISC_CORE/g46/Y                           
    112     870    74      9  5.9  AND2X2_LVT    PD_RISC_CORE I_RISC_CORE/g3389/Y                         
     86     956    44      2  1.4  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g51668/Y                        
     33     989    33      3  1.7  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g919/Y                          
     82    1071    34      2  1.0  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g908/Y                          
    103    1174   138      4  2.3  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g599/Y                          
     65    1239    85      2  1.1  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g51664/Y                        
    133    1372    70      1  0.6  OA221X1_LVT   PD_RISC_CORE I_RISC_CORE/g616/Y                          
     85    1457    76      2  1.2  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g2663/Y                         
     85    1542    34      1  0.6  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g2649/Y                         
     44    1586    83      2  1.1  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g2182/Y                         
     90    1676    66      1  0.6  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g52180/Y                        
     76    1752    74      1  0.6  NAND4X0_LVT   PD_RISC_CORE I_RISC_CORE/g52179/Y                        
     99    1851    34      1  0.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g49029/Y                        
      0    1851     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_ALU\/Lachd_Result_reg_13_/D   
#---------------------------------------------------------------------------------------------------------



Path 22: MET (146 ps) Setup Check with Pin I_RISC_CORE/I_ALU\/Lachd_Result_reg_8_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_ALU\/Lachd_Result_reg_8_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     308                  
       Uncertainty:-     100                  
     Required Time:=    1992                  
      Launch Clock:-       0                  
         Data Path:-    1846                  
             Slack:=     146                  

#---------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                 
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                
#---------------------------------------------------------------------------------------------------------
      0       0   200     16    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/CLK 
    463     463    86      3  2.5  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/Q   
    100     563    60      4  2.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g122/Y                          
     96     659    62      5  2.8  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g51128/Y                        
     82     741    42      2  1.3  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g3421/Y                         
     27     768    27      2  1.0  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g3420/Y                         
     55     823    63      1  0.6  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g3414/Y                         
     66     889    73      2  1.1  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g3410/Y                         
     77     966    59      1  0.6  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g1453/Y                         
     73    1039    70      2  1.0  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g51804/Y                        
     92    1131    32      3  1.5  NBUFFX2_LVT   PD_RISC_CORE I_RISC_CORE/g51803/Y                        
    191    1322    60      3  1.5  AO221X1_LVT   PD_RISC_CORE I_RISC_CORE/g51799/Y                        
    105    1427   116      3  1.7  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g52152/Y                        
     62    1489    76      2  1.1  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g94/Y                           
     88    1576    65      1  0.6  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g2200/Y                         
     55    1632    61      1  0.6  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g3370/Y                         
     84    1716    98      2  1.1  NAND4X0_LVT   PD_RISC_CORE I_RISC_CORE/g3342/Y                         
    129    1846    26      1  0.5  AOI21X1_LVT   PD_RISC_CORE I_RISC_CORE/g49075/Y                        
      0    1846     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_ALU\/Lachd_Result_reg_8_/D    
#---------------------------------------------------------------------------------------------------------



Path 23: MET (149 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/Crnt_Stack_reg_0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/Crnt_Stack_reg_0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     317                  
       Uncertainty:-     100                  
     Required Time:=    1983                  
      Launch Clock:-       0                  
         Data Path:-    1834                  
             Slack:=     149                  

#-----------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                           Timing Point                        
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                              
#-----------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK       
    489     489   124      9  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q         
     83     572    90     12  5.6  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g50443/Y                                      
    104     677    76      1  0.7  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g52209/Y                                      
     93     770    51      2  1.9  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g30596/Y                                      
    218     988   106     11  5.5  MUX21X1_LVT   PD_RISC_CORE I_RISC_CORE/g2/Y                                          
    112    1099    37      1  0.5  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g50150/Y                                      
    121    1220    44      2  1.1  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g52123/Y                                      
     58    1279    65      1  0.6  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g52122/Y                                      
    113    1392    88      8  4.6  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g52121/Y                                      
     89    1481    99      4  2.8  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g52120/Y                                      
    152    1633    44      3  1.7  NOR2X0_LVT    PD_RISC_CORE I_RISC_CORE/g49640/Y                                      
    100    1734    33      3  1.6  NOR2X0_LVT    PD_RISC_CORE I_RISC_CORE/g49600/Y                                      
     59    1793    64      1  0.6  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g49558/Y                                      
     42    1834    46      1  0.5  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g49504/Y                                      
      0    1834     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/Crnt_Stack_reg_0_/D 
#-----------------------------------------------------------------------------------------------------------------------



Path 24: MET (158 ps) Setup Check with Pin I_RISC_CORE/I_ALU\/Lachd_Result_reg_11_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_ALU\/Lachd_Result_reg_11_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     308                  
       Uncertainty:-     100                  
     Required Time:=    1992                  
      Launch Clock:-       0                  
         Data Path:-    1834                  
             Slack:=     158                  

#---------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                 
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                
#---------------------------------------------------------------------------------------------------------
      0       0   200     16    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/CLK 
    406     406    64      3  2.5  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/Q   
     70     476    56      8  4.7  INVX2_LVT     PD_RISC_CORE I_RISC_CORE/fopt235/Y                       
     27     503    30      1  0.5  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/fopt51227/Y                     
     91     594   121      2  1.9  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g51226/Y                        
    290     883    92      3  2.6  XOR3X2_LVT    PD_RISC_CORE I_RISC_CORE/g460/Y                          
    248    1131    88      2  1.3  XOR3X2_LVT    PD_RISC_CORE I_RISC_CORE/g1270/Y                         
     80    1211    58      1  1.1  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g1269/Y                         
    226    1437    88      2  1.1  XOR3X2_LVT    PD_RISC_CORE I_RISC_CORE/g1756/Y                         
     92    1529    62      1  0.5  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g51306/Y                        
     79    1608    31      1  0.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g51305/Y                        
    112    1720    50      1  0.6  AND4X1_LVT    PD_RISC_CORE I_RISC_CORE/g52181/Y                        
    114    1834    25      1  0.5  AOI21X1_LVT   PD_RISC_CORE I_RISC_CORE/g30650/Y                        
      0    1834     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_ALU\/Lachd_Result_reg_11_/D   
#---------------------------------------------------------------------------------------------------------



Path 25: MET (160 ps) Setup Check with Pin I_RISC_CORE/I_ALU\/Lachd_Result_reg_6_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_ALU\/Lachd_Result_reg_6_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     311                  
       Uncertainty:-     100                  
     Required Time:=    1989                  
      Launch Clock:-       0                  
         Data Path:-    1829                  
             Slack:=     160                  

#---------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                 
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                
#---------------------------------------------------------------------------------------------------------
      0       0   200     16    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_1_/CLK 
    456     456    77      3  1.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_1_/Q   
     60     516    62      7  4.2  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/fopt221/Y                       
     63     579    47      3  1.6  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g125/Y                          
     83     662    85      3  1.6  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g196/Y                          
     67     729    47      1  0.5  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g52145/Y                        
    109     837    55      2  1.9  OA21X1_LVT    PD_RISC_CORE I_RISC_CORE/g51943/Y                        
    101     938    57      3  1.8  AO22X1_LVT    PD_RISC_CORE I_RISC_CORE/g51940/Y                        
     53     991    59      1  0.6  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g1454/Y                         
     76    1068    74      2  1.1  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g51804/Y                        
    123    1191    66      4  2.5  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g51808/Y                        
     38    1229    41      2  1.1  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/fopt1033/Y                      
     44    1273    32      1  0.6  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/fopt51291/Y                     
     86    1359    49      2  1.2  AO22X1_LVT    PD_RISC_CORE I_RISC_CORE/g998/Y                          
     26    1385    28      1  0.5  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g51307/Y                        
    219    1604    45      2  1.3  OAI221X1_LVT  PD_RISC_CORE I_RISC_CORE/g1369/Y                         
     55    1658    70      1  0.5  NAND4X0_LVT   PD_RISC_CORE I_RISC_CORE/g52183/Y                        
     93    1752    41      1  0.6  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g49142/Y                        
     77    1829    34      1  0.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g49115/Y                        
      0    1829     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_ALU\/Lachd_Result_reg_6_/D    
#---------------------------------------------------------------------------------------------------------



Path 26: MET (181 ps) Setup Check with Pin I_RISC_CORE/I_ALU\/Lachd_Result_reg_7_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_ALU\/Lachd_Result_reg_7_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     311                  
       Uncertainty:-     100                  
     Required Time:=    1989                  
      Launch Clock:-       0                  
         Data Path:-    1808                  
             Slack:=     181                  

#---------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                 
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                
#---------------------------------------------------------------------------------------------------------
      0       0   200     16    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/CLK 
    463     463    86      3  2.5  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/Q   
    100     563    60      4  2.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g122/Y                          
     96     659    62      5  2.8  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g51128/Y                        
     82     741    42      2  1.3  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g3421/Y                         
     27     768    27      2  1.0  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g3420/Y                         
     55     823    63      1  0.6  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g3414/Y                         
     66     889    73      2  1.1  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g3410/Y                         
     77     966    59      1  0.6  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g1453/Y                         
     73    1039    70      2  1.0  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g51804/Y                        
    155    1194    53      4  2.4  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g51808/Y                        
    128    1322    51      3  1.7  OA21X1_LVT    PD_RISC_CORE I_RISC_CORE/g52064/Y                        
     73    1395    69      4  2.2  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g52063/Y                        
    101    1496    40      1  0.6  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g1232/Y                         
     88    1584    49      2  1.1  AO22X1_LVT    PD_RISC_CORE I_RISC_CORE/g51926/Y                        
    106    1690    51      1  0.6  AND4X1_LVT    PD_RISC_CORE I_RISC_CORE/g1780/Y                         
     40    1730    42      1  0.6  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g49122/Y                        
     78    1808    34      1  0.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g49101/Y                        
      0    1808     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_ALU\/Lachd_Result_reg_7_/D    
#---------------------------------------------------------------------------------------------------------



Path 27: MET (266 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     320                  
       Uncertainty:-     100                  
     Required Time:=    1980                  
      Launch Clock:-       0                  
         Data Path:-    1714                  
             Slack:=     266                  

#--------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                         Timing Point                       
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                           
#--------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK    
    489     489   124      9  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q      
     83     572    90     12  5.6  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g50443/Y                                   
    104     677    76      1  0.7  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g52209/Y                                   
     93     770    51      2  1.9  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g30596/Y                                   
    218     988   106     11  5.5  MUX21X1_LVT   PD_RISC_CORE I_RISC_CORE/g2/Y                                       
    112    1099    37      1  0.5  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g50150/Y                                   
    121    1220    44      2  1.1  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g52123/Y                                   
     58    1279    65      1  0.6  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g52122/Y                                   
    113    1392    88      8  4.6  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g52121/Y                                   
    110    1502    29      2  1.0  AOI21X1_LVT   PD_RISC_CORE I_RISC_CORE/g49681/Y                                   
     79    1582   106      3  1.5  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g49639/Y                                   
     85    1667    42      1  0.6  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g49594/Y                                   
     47    1714    52      1  0.5  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g49560/Y                                   
      0    1714     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_0_/D 
#--------------------------------------------------------------------------------------------------------------------



Path 28: MET (290 ps) Setup Check with Pin I_RISC_CORE/I_ALU\/Lachd_Result_reg_1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_3_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_ALU\/Lachd_Result_reg_1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     311                  
       Uncertainty:-     100                  
     Required Time:=    1989                  
      Launch Clock:-       0                  
         Data Path:-    1699                  
             Slack:=     290                  

#---------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                 
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                
#---------------------------------------------------------------------------------------------------------
      0       0   200     16    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_3_/CLK 
    458     458    79      2  2.0  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_3_/Q   
     46     504    51      9  5.0  INVX2_LVT     PD_RISC_CORE I_RISC_CORE/g52098/Y                        
    118     622    49      2  1.1  AND3X1_LVT    PD_RISC_CORE I_RISC_CORE/g52167/Y                        
    104     726   124      5  2.8  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g749/Y                          
     72     798    90      2  0.9  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g51852/Y                        
    130     928   116      3  1.7  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g51840/Y                        
     54     982    65      3  1.6  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g51839/Y                        
    145    1127    48      3  1.6  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g51838/Y                        
     72    1199    79      1  0.6  NAND4X0_LVT   PD_RISC_CORE I_RISC_CORE/g51784/Y                        
     54    1253    64      1  0.5  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g51783/Y                        
    102    1356    52      4  2.2  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g52143/Y                        
     84    1439    34      4  2.3  NBUFFX2_LVT   PD_RISC_CORE I_RISC_CORE/g52146/Y                        
     70    1509    85      2  1.0  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g1372/Y                         
     90    1600    76      1  0.6  NAND2X0_RVT   PD_RISC_CORE I_RISC_CORE/g49285/Y                        
    100    1699    34      1  0.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g49252/Y                        
      0    1699     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_ALU\/Lachd_Result_reg_1_/D    
#---------------------------------------------------------------------------------------------------------



Path 29: MET (297 ps) Clock Gating Setup Check at cgic pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_PopDataOut_reg/latch/EN
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_PopDataOut_reg/latch/EN
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
  Gate Check Setup:-    1119                  
       Uncertainty:-     100                  
     Required Time:=    1181                  
      Launch Clock:-       0                  
         Data Path:-     884                  
             Slack:=     297                  

#-------------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                                  Timing Point                               
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                            
#-------------------------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK                     
    472     472    98      6  3.2  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/Q                       
    116     588    77      7  3.7  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g52129/Y                                                    
     39     627    45      2  1.1  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g50407/Y                                                    
     83     710    33      2  0.8  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g50162/Y                                                    
    105     815   134      4  2.2  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g49945/Y                                                    
     69     884    80      5  2.4  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g49905/Y                                                    
      0     884     -      5    -  CGLPPRX2_HVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_PopDataOut_reg/latch/EN 
#-------------------------------------------------------------------------------------------------------------------------------------



Path 30: MET (355 ps) Clock Gating Setup Check at cgic pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_7_/latch/EN
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_7_/latch/EN
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
  Gate Check Setup:-     306                  
       Uncertainty:-     100                  
     Required Time:=    1994                  
      Launch Clock:-       0                  
         Data Path:-    1638                  
             Slack:=     355                  

#---------------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                                   Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                              
#---------------------------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK                       
    489     489   124      9  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q                         
     83     572    90     12  5.6  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g50443/Y                                                      
    104     677    76      1  0.7  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g52209/Y                                                      
     93     770    51      2  1.9  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g30596/Y                                                      
    218     988   106     11  5.5  MUX21X1_LVT   PD_RISC_CORE I_RISC_CORE/g2/Y                                                          
    104    1092    68      1  0.5  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g50014/Y                                                      
    113    1204    48      2  1.2  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g52123/Y                                                      
     51    1255    59      1  0.6  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g52122/Y                                                      
    117    1372    58      8  4.3  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g52121/Y                                                      
    132    1504   162      4  2.8  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g52120/Y                                                      
    135    1638    37      3  1.6  NOR2X0_LVT    PD_RISC_CORE I_RISC_CORE/g49640/Y                                                      
      0    1638     -      3    -  CGLPPRX2_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_7_/latch/EN 
#---------------------------------------------------------------------------------------------------------------------------------------



Path 31: MET (369 ps) Clock Gating Setup Check at cgic pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_3_/latch/EN
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_3_/latch/EN
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
  Gate Check Setup:-     302                  
       Uncertainty:-     100                  
     Required Time:=    1998                  
      Launch Clock:-       0                  
         Data Path:-    1629                  
             Slack:=     369                  

#---------------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                                   Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                              
#---------------------------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK                       
    489     489   124      9  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q                         
     83     572    90     12  5.6  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g50443/Y                                                      
    104     677    76      1  0.7  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g52209/Y                                                      
     93     770    51      2  1.9  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g30596/Y                                                      
    218     988   106     11  5.5  MUX21X1_LVT   PD_RISC_CORE I_RISC_CORE/g2/Y                                                          
    104    1092    68      1  0.5  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g50014/Y                                                      
    113    1204    48      2  1.2  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g52123/Y                                                      
     51    1255    59      1  0.6  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g52122/Y                                                      
    117    1372    58      8  4.3  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g52121/Y                                                      
    132    1504   164      4  2.8  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g49685/Y                                                      
    125    1629    29      1  0.4  NOR2X0_LVT    PD_RISC_CORE I_RISC_CORE/g49631/Y                                                      
      0    1629     -      1    -  CGLPPRX2_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_3_/latch/EN 
#---------------------------------------------------------------------------------------------------------------------------------------



Path 32: MET (369 ps) Clock Gating Setup Check at cgic pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_0_/latch/EN
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_0_/latch/EN
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
  Gate Check Setup:-     302                  
       Uncertainty:-     100                  
     Required Time:=    1998                  
      Launch Clock:-       0                  
         Data Path:-    1629                  
             Slack:=     369                  

#---------------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                                   Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                              
#---------------------------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK                       
    489     489   124      9  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q                         
     83     572    90     12  5.6  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g50443/Y                                                      
    104     677    76      1  0.7  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g52209/Y                                                      
     93     770    51      2  1.9  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g30596/Y                                                      
    218     988   106     11  5.5  MUX21X1_LVT   PD_RISC_CORE I_RISC_CORE/g2/Y                                                          
    104    1092    68      1  0.5  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g50014/Y                                                      
    113    1204    48      2  1.2  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g52123/Y                                                      
     51    1255    59      1  0.6  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g52122/Y                                                      
    117    1372    58      8  4.3  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g52121/Y                                                      
    132    1504   164      4  2.8  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g49685/Y                                                      
    125    1629    29      1  0.4  NOR2X0_LVT    PD_RISC_CORE I_RISC_CORE/g49634/Y                                                      
      0    1629     -      1    -  CGLPPRX2_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_0_/latch/EN 
#---------------------------------------------------------------------------------------------------------------------------------------



Path 33: MET (370 ps) Clock Gating Setup Check at cgic pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_4_/latch/EN
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_4_/latch/EN
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
  Gate Check Setup:-     302                  
       Uncertainty:-     100                  
     Required Time:=    1998                  
      Launch Clock:-       0                  
         Data Path:-    1628                  
             Slack:=     370                  

#---------------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                                   Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                              
#---------------------------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK                       
    489     489   124      9  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q                         
     83     572    90     12  5.6  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g50443/Y                                                      
    104     677    76      1  0.7  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g52209/Y                                                      
     93     770    51      2  1.9  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g30596/Y                                                      
    218     988   106     11  5.5  MUX21X1_LVT   PD_RISC_CORE I_RISC_CORE/g2/Y                                                          
    104    1092    68      1  0.5  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g50014/Y                                                      
    113    1204    48      2  1.2  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g52123/Y                                                      
     51    1255    59      1  0.6  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g52122/Y                                                      
    117    1372    58      8  4.3  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g52121/Y                                                      
    132    1504   162      4  2.8  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g52120/Y                                                      
    125    1628    29      1  0.4  NOR2X0_LVT    PD_RISC_CORE I_RISC_CORE/g49633/Y                                                      
      0    1628     -      1    -  CGLPPRX2_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_4_/latch/EN 
#---------------------------------------------------------------------------------------------------------------------------------------



Path 34: MET (370 ps) Clock Gating Setup Check at cgic pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_2_/latch/EN
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_2_/latch/EN
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
  Gate Check Setup:-     301                  
       Uncertainty:-     100                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-    1629                  
             Slack:=     370                  

#---------------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                                   Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                              
#---------------------------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK                       
    489     489   124      9  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q                         
     83     572    90     12  5.6  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g50443/Y                                                      
    104     677    76      1  0.7  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g52209/Y                                                      
     93     770    51      2  1.9  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g30596/Y                                                      
    218     988   106     11  5.5  MUX21X1_LVT   PD_RISC_CORE I_RISC_CORE/g2/Y                                                          
    104    1092    68      1  0.5  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g50014/Y                                                      
    113    1204    48      2  1.2  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g52123/Y                                                      
     51    1255    59      1  0.6  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g52122/Y                                                      
    117    1372    58      8  4.3  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g52121/Y                                                      
    132    1504   164      4  2.8  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g49685/Y                                                      
    125    1629    27      1  0.4  NOR2X0_LVT    PD_RISC_CORE I_RISC_CORE/g49629/Y                                                      
      0    1629     -      1    -  CGLPPRX2_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_2_/latch/EN 
#---------------------------------------------------------------------------------------------------------------------------------------



Path 35: MET (370 ps) Clock Gating Setup Check at cgic pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_1_/latch/EN
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_1_/latch/EN
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
  Gate Check Setup:-     301                  
       Uncertainty:-     100                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-    1629                  
             Slack:=     370                  

#---------------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                                   Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                              
#---------------------------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK                       
    489     489   124      9  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q                         
     83     572    90     12  5.6  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g50443/Y                                                      
    104     677    76      1  0.7  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g52209/Y                                                      
     93     770    51      2  1.9  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g30596/Y                                                      
    218     988   106     11  5.5  MUX21X1_LVT   PD_RISC_CORE I_RISC_CORE/g2/Y                                                          
    104    1092    68      1  0.5  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g50014/Y                                                      
    113    1204    48      2  1.2  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g52123/Y                                                      
     51    1255    59      1  0.6  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g52122/Y                                                      
    117    1372    58      8  4.3  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g52121/Y                                                      
    132    1504   164      4  2.8  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g49685/Y                                                      
    125    1629    27      1  0.4  NOR2X0_LVT    PD_RISC_CORE I_RISC_CORE/g49630/Y                                                      
      0    1629     -      1    -  CGLPPRX2_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_1_/latch/EN 
#---------------------------------------------------------------------------------------------------------------------------------------



Path 36: MET (371 ps) Clock Gating Setup Check at cgic pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_6_/latch/EN
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_6_/latch/EN
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
  Gate Check Setup:-     301                  
       Uncertainty:-     100                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-    1628                  
             Slack:=     371                  

#---------------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                                   Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                              
#---------------------------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK                       
    489     489   124      9  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q                         
     83     572    90     12  5.6  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g50443/Y                                                      
    104     677    76      1  0.7  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g52209/Y                                                      
     93     770    51      2  1.9  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g30596/Y                                                      
    218     988   106     11  5.5  MUX21X1_LVT   PD_RISC_CORE I_RISC_CORE/g2/Y                                                          
    104    1092    68      1  0.5  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g50014/Y                                                      
    113    1204    48      2  1.2  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g52123/Y                                                      
     51    1255    59      1  0.6  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g52122/Y                                                      
    117    1372    58      8  4.3  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g52121/Y                                                      
    132    1504   162      4  2.8  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g52120/Y                                                      
    125    1628    27      1  0.4  NOR2X0_LVT    PD_RISC_CORE I_RISC_CORE/g49635/Y                                                      
      0    1628     -      1    -  CGLPPRX2_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_6_/latch/EN 
#---------------------------------------------------------------------------------------------------------------------------------------



Path 37: MET (371 ps) Clock Gating Setup Check at cgic pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_5_/latch/EN
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_5_/latch/EN
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
  Gate Check Setup:-     301                  
       Uncertainty:-     100                  
     Required Time:=    1999                  
      Launch Clock:-       0                  
         Data Path:-    1628                  
             Slack:=     371                  

#---------------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                                   Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                              
#---------------------------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK                       
    489     489   124      9  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q                         
     83     572    90     12  5.6  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g50443/Y                                                      
    104     677    76      1  0.7  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g52209/Y                                                      
     93     770    51      2  1.9  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g30596/Y                                                      
    218     988   106     11  5.5  MUX21X1_LVT   PD_RISC_CORE I_RISC_CORE/g2/Y                                                          
    104    1092    68      1  0.5  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g50014/Y                                                      
    113    1204    48      2  1.2  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g52123/Y                                                      
     51    1255    59      1  0.6  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g52122/Y                                                      
    117    1372    58      8  4.3  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g52121/Y                                                      
    132    1504   162      4  2.8  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g52120/Y                                                      
    125    1628    27      1  0.4  NOR2X0_LVT    PD_RISC_CORE I_RISC_CORE/g49632/Y                                                      
      0    1628     -      1    -  CGLPPRX2_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/clk_gate_Stack_Mem_reg_5_/latch/EN 
#---------------------------------------------------------------------------------------------------------------------------------------



Path 38: MET (399 ps) Clock Gating Setup Check at cgic pin I_RISC_CORE/I_DATA_PATH\/clk_gate_PSWL_Carry_reg/latch/EN
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/clk_gate_PSWL_Carry_reg/latch/EN
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
  Gate Check Setup:-    1092                  
       Uncertainty:-     100                  
     Required Time:=    1208                  
      Launch Clock:-       0                  
         Data Path:-     808                  
             Slack:=     399                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    409     409    67      5  2.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
    105     514    35      2  1.0  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g52131/Y                                               
     78     592   100      2  1.3  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g52130/Y                                               
     50     642    59      3  1.6  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g52133/Y                                               
     94     736    35      2  1.0  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g49941/Y                                               
     72     808    32      1  0.4  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g49864/Y                                               
      0     808     -      1    -  CGLPPRX2_HVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/clk_gate_PSWL_Carry_reg/latch/EN          
#--------------------------------------------------------------------------------------------------------------------------------



Path 39: MET (430 ps) Setup Check with Pin I_RISC_CORE/I_ALU\/Lachd_Result_reg_4_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_ALU\/Lachd_Result_reg_4_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     311                  
       Uncertainty:-     100                  
     Required Time:=    1989                  
      Launch Clock:-       0                  
         Data Path:-    1559                  
             Slack:=     430                  

#---------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                 
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                
#---------------------------------------------------------------------------------------------------------
      0       0   200     16    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_0_/CLK 
    456     456    77      2  1.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_0_/Q   
     44     500    49      4  4.5  INVX2_LVT     PD_RISC_CORE I_RISC_CORE/g211/Y                          
     56     556    45      3  1.7  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g13/Y                           
     68     624    68      2  1.0  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g51221/Y                        
     93     717    30      1  0.4  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g51220/Y                        
     62     779    63      1  0.6  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g51216/Y                        
     88     867    50      3  1.9  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g52114/Y                        
     70     938    37      3  1.8  NBUFFX2_LVT   PD_RISC_CORE I_RISC_CORE/fopt1702/Y                      
     70    1008    40      1  1.2  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g51629/Y                        
    170    1178    72      6  2.9  XNOR2X1_LVT   PD_RISC_CORE I_RISC_CORE/g1192/Y                         
    112    1291    39      2  1.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g1833/Y                         
     63    1354    70      1  0.6  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g49406/Y                        
     98    1452    89      2  1.2  NAND4X0_LVT   PD_RISC_CORE I_RISC_CORE/g1393/Y                         
    108    1559    34      1  0.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g49292/Y                        
      0    1559     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_ALU\/Lachd_Result_reg_4_/D    
#---------------------------------------------------------------------------------------------------------



Path 40: MET (470 ps) Clock Gating Setup Check at cgic pin I_RISC_CORE/I_ALU\/clk_gate_Lachd_Result_reg/latch/EN
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_ALU\/clk_gate_Lachd_Result_reg/latch/EN
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
  Gate Check Setup:-    1094                  
       Uncertainty:-     100                  
     Required Time:=    1206                  
      Launch Clock:-       0                  
         Data Path:-     736                  
             Slack:=     470                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    409     409    67      5  2.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
    105     514    35      2  1.0  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g52131/Y                                               
     78     592   100      2  1.3  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g52130/Y                                               
     50     642    59      3  1.6  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g52133/Y                                               
     94     736    35      2  1.0  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g49941/Y                                               
      0     736     -      2    -  CGLPPRX2_HVT  PD_RISC_CORE I_RISC_CORE/I_ALU\/clk_gate_Lachd_Result_reg/latch/EN              
#--------------------------------------------------------------------------------------------------------------------------------



Path 41: MET (479 ps) Setup Check with Pin I_RISC_CORE/I_ALU\/Lachd_Result_reg_3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_ALU\/Lachd_Result_reg_3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     315                  
       Uncertainty:-     100                  
     Required Time:=    1985                  
      Launch Clock:-       0                  
         Data Path:-    1505                  
             Slack:=     479                  

#---------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                 
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                
#---------------------------------------------------------------------------------------------------------
      0       0   200     16    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_1_/CLK 
    456     456    77      3  1.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_1_/Q   
     60     516    62      7  4.2  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/fopt221/Y                       
     63     579    47      3  1.6  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g125/Y                          
     83     662    85      3  1.6  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g196/Y                          
     67     729    47      1  0.5  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g52145/Y                        
    109     837    55      2  1.9  OA21X1_LVT    PD_RISC_CORE I_RISC_CORE/g51943/Y                        
    101     938    57      3  1.8  AO22X1_LVT    PD_RISC_CORE I_RISC_CORE/g51940/Y                        
     70    1008    34      1  1.2  NBUFFX2_LVT   PD_RISC_CORE I_RISC_CORE/fopt50546/Y                     
    139    1147    54      1  0.5  XNOR2X1_LVT   PD_RISC_CORE I_RISC_CORE/g49459/Y                        
     85    1233    90      2  1.1  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g569/Y                          
     97    1330    43      1  0.7  AND3X1_LVT    PD_RISC_CORE I_RISC_CORE/g561/Y                          
     54    1384    67      1  0.5  NAND4X0_LVT   PD_RISC_CORE I_RISC_CORE/g49370_dup/Y                    
    121    1505    43      1  0.5  OA21X1_LVT    PD_RISC_CORE I_RISC_CORE/g50798/Y                        
      0    1505     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_ALU\/Lachd_Result_reg_3_/D    
#---------------------------------------------------------------------------------------------------------



Path 42: MET (492 ps) Clock Gating Setup Check at cgic pin I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/clk_gate_TOS_int_reg/latch/EN
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/clk_gate_TOS_int_reg/latch/EN
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
  Gate Check Setup:-     317                  
       Uncertainty:-     100                  
     Required Time:=    1983                  
      Launch Clock:-       0                  
         Data Path:-    1491                  
             Slack:=     492                  

#---------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                                Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                        
#---------------------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK                 
    489     489   124      9  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q                   
     83     572    90     12  5.6  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g50443/Y                                                
    104     677    76      1  0.7  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g52209/Y                                                
     93     770    51      2  1.9  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g30596/Y                                                
    218     988   106     11  5.5  MUX21X1_LVT   PD_RISC_CORE I_RISC_CORE/g2/Y                                                    
    104    1092    68      1  0.5  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g50014/Y                                                
    113    1204    48      2  1.2  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g52123/Y                                                
     51    1255    59      1  0.6  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g52122/Y                                                
    117    1372    58      8  4.3  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g52121/Y                                                
     71    1442    59      3  1.7  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g52132/Y                                                
     49    1491    54      1  0.4  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g49668/Y                                                
      0    1491     -      1    -  CGLPPRX2_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/clk_gate_TOS_int_reg/latch/EN 
#---------------------------------------------------------------------------------------------------------------------------------



Path 43: MET (533 ps) Clock Gating Setup Check at cgic pin I_RISC_CORE/I_INSTRN_LAT\/clk_gate_Crnt_Instrn_2_reg/latch/EN
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_INSTRN_LAT\/clk_gate_Crnt_Instrn_2_reg/latch/EN
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
  Gate Check Setup:-    1107                  
       Uncertainty:-     100                  
     Required Time:=    1193                  
      Launch Clock:-       0                  
         Data Path:-     660                  
             Slack:=     533                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    409     409    67      5  2.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
    207     616   103     19 11.4  NAND3X2_LVT   PD_RISC_CORE I_RISC_CORE/g30598/Y                                               
     45     660    57      4  1.8  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g30316/Y                                               
      0     660     -      4    -  CGLPPRX2_HVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/clk_gate_Crnt_Instrn_2_reg/latch/EN      
#--------------------------------------------------------------------------------------------------------------------------------



Path 44: MET (568 ps) Setup Check with Pin I_RISC_CORE/I_ALU\/Lachd_Result_reg_2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_ALU\/Lachd_Result_reg_2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     311                  
       Uncertainty:-     100                  
     Required Time:=    1989                  
      Launch Clock:-       0                  
         Data Path:-    1421                  
             Slack:=     568                  

#---------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                 
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                
#---------------------------------------------------------------------------------------------------------
      0       0   200     16    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_0_/CLK 
    456     456    77      2  1.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_0_/Q   
     42     498    48      7  4.0  INVX2_LVT     PD_RISC_CORE I_RISC_CORE/fopt224/Y                       
     90     589   104     10  5.7  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g50338/Y                        
    103     692    48      3  1.6  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g50296/Y                        
    112     803    62      3  2.2  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g168/Y                          
    153     957    50      1  0.5  HADDX1_LVT    PD_RISC_CORE I_RISC_CORE/g50498/SO                       
    160    1117    29      1  0.5  AOI22X1_LVT   PD_RISC_CORE I_RISC_CORE/g49740/Y                        
     88    1205    45      1  0.5  OA221X1_LVT   PD_RISC_CORE I_RISC_CORE/g50905/Y                        
     79    1284    39      1  0.5  OA21X1_LVT    PD_RISC_CORE I_RISC_CORE/g49436/Y                        
     52    1336    53      2  1.2  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g49401/Y                        
     85    1421    34      1  0.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g49375/Y                        
      0    1421     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_ALU\/Lachd_Result_reg_2_/D    
#---------------------------------------------------------------------------------------------------------



Path 45: MET (591 ps) Clock Gating Setup Check at cgic pin I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/EN
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_5_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/EN
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
  Gate Check Setup:-     125                  
       Uncertainty:-     100                  
     Required Time:=    1825                  
      Launch Clock:-       0                  
         Data Path:-    1234                  
             Slack:=     591                  

#-------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                           Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                                 
#-------------------------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_5_/CLK                
    364     364    87      3  4.3  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_5_/Q                  
     79     442    87      3  1.8  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191589/Y                             
    180     622    33      1  0.5  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191555/Y                             
     78     700    91      3  1.6  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191551/Y                             
    125     826    59      6  3.4  AO21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191544/Y                             
    125     951   151      4  2.5  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191538/Y                             
     46     997    73      2  1.6  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191534/Y                             
    103    1100   101      2  1.3  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191524/Y                             
    134    1234    28      2  0.9  AOI21X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191505/Y                             
      0    1234     -      2    -  CGLNPRX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_1_reg_0_/latch/EN 
#-------------------------------------------------------------------------------------------------------------------------



Path 46: MET (722 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/PopDataOut_reg_2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/PopDataOut_reg_2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     315                  
       Uncertainty:-     100                  
     Required Time:=    1985                  
      Launch Clock:-       0                  
         Data Path:-    1263                  
             Slack:=     722                  

#------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                           Timing Point                         
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                               
#------------------------------------------------------------------------------------------------------------------------
      0       0   200      5    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_1_/CLK   
    340     340   108      5  2.6  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_1_/QN    
    113     453   125      7  3.8  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g50305/Y                                       
    151     604   122      3  1.8  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g50055/Y                                       
     36     641    58      2  1.0  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g50007/Y                                       
    134     774    38      1  0.5  AO22X1_LVT    PD_RISC_CORE I_RISC_CORE/g49887/Y                                       
     62     837    69      1  0.6  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g49816/Y                                       
    152     988    61     11  5.5  AOI21X1_LVT   PD_RISC_CORE I_RISC_CORE/g49735/Y                                       
    168    1156    53      1  0.6  AO221X1_LVT   PD_RISC_CORE I_RISC_CORE/g49611/Y                                       
    108    1263    42      1  0.5  OR3X1_LVT     PD_RISC_CORE I_RISC_CORE/g49550/Y                                       
      0    1263     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/PopDataOut_reg_2_/D 
#------------------------------------------------------------------------------------------------------------------------



Path 47: MET (722 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/PopDataOut_reg_1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/PopDataOut_reg_1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     315                  
       Uncertainty:-     100                  
     Required Time:=    1985                  
      Launch Clock:-       0                  
         Data Path:-    1263                  
             Slack:=     722                  

#------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                           Timing Point                         
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                               
#------------------------------------------------------------------------------------------------------------------------
      0       0   200      5    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_1_/CLK   
    340     340   108      5  2.6  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_1_/QN    
    113     453   125      7  3.8  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g50305/Y                                       
    151     604   122      3  1.8  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g50055/Y                                       
     36     641    58      2  1.0  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g50007/Y                                       
    134     774    38      1  0.5  AO22X1_LVT    PD_RISC_CORE I_RISC_CORE/g49887/Y                                       
     62     837    69      1  0.6  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g49816/Y                                       
    152     988    61     11  5.5  AOI21X1_LVT   PD_RISC_CORE I_RISC_CORE/g49735/Y                                       
    168    1156    53      1  0.6  AO221X1_LVT   PD_RISC_CORE I_RISC_CORE/g49614/Y                                       
    108    1263    42      1  0.5  OR3X1_LVT     PD_RISC_CORE I_RISC_CORE/g49549/Y                                       
      0    1263     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/PopDataOut_reg_1_/D 
#------------------------------------------------------------------------------------------------------------------------



Path 48: MET (722 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/PopDataOut_reg_0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/PopDataOut_reg_0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     315                  
       Uncertainty:-     100                  
     Required Time:=    1985                  
      Launch Clock:-       0                  
         Data Path:-    1263                  
             Slack:=     722                  

#------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                           Timing Point                         
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                               
#------------------------------------------------------------------------------------------------------------------------
      0       0   200      5    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_1_/CLK   
    340     340   108      5  2.6  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_1_/QN    
    113     453   125      7  3.8  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g50305/Y                                       
    151     604   122      3  1.8  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g50055/Y                                       
     36     641    58      2  1.0  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g50007/Y                                       
    134     774    38      1  0.5  AO22X1_LVT    PD_RISC_CORE I_RISC_CORE/g49887/Y                                       
     62     837    69      1  0.6  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g49816/Y                                       
    152     988    61     11  5.5  AOI21X1_LVT   PD_RISC_CORE I_RISC_CORE/g49735/Y                                       
    168    1156    53      1  0.6  AO221X1_LVT   PD_RISC_CORE I_RISC_CORE/g49584/Y                                       
    108    1263    42      1  0.5  OR3X1_LVT     PD_RISC_CORE I_RISC_CORE/g49545/Y                                       
      0    1263     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/PopDataOut_reg_0_/D 
#------------------------------------------------------------------------------------------------------------------------



Path 49: MET (722 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/PopDataOut_reg_3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/PopDataOut_reg_3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     315                  
       Uncertainty:-     100                  
     Required Time:=    1985                  
      Launch Clock:-       0                  
         Data Path:-    1263                  
             Slack:=     722                  

#------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                           Timing Point                         
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                               
#------------------------------------------------------------------------------------------------------------------------
      0       0   200      5    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_1_/CLK   
    340     340   108      5  2.6  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_1_/QN    
    113     453   125      7  3.8  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g50305/Y                                       
    151     604   122      3  1.8  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g50055/Y                                       
     36     641    58      2  1.0  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g50007/Y                                       
    134     774    38      1  0.5  AO22X1_LVT    PD_RISC_CORE I_RISC_CORE/g49887/Y                                       
     62     837    69      1  0.6  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g49816/Y                                       
    152     988    61     11  5.5  AOI21X1_LVT   PD_RISC_CORE I_RISC_CORE/g49735/Y                                       
    168    1156    53      1  0.6  AO221X1_LVT   PD_RISC_CORE I_RISC_CORE/g49589/Y                                       
    108    1263    42      1  0.5  OR3X1_LVT     PD_RISC_CORE I_RISC_CORE/g49544/Y                                       
      0    1263     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/PopDataOut_reg_3_/D 
#------------------------------------------------------------------------------------------------------------------------



Path 50: MET (722 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/PopDataOut_reg_2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/PopDataOut_reg_2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     315                  
       Uncertainty:-     100                  
     Required Time:=    1985                  
      Launch Clock:-       0                  
         Data Path:-    1263                  
             Slack:=     722                  

#------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                           Timing Point                         
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                               
#------------------------------------------------------------------------------------------------------------------------
      0       0   200      5    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_1_/CLK   
    340     340   108      5  2.6  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_1_/QN    
    113     453   125      7  3.8  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g50305/Y                                       
    151     604   122      3  1.8  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g50055/Y                                       
     36     641    58      2  1.0  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g50007/Y                                       
    134     774    38      1  0.5  AO22X1_LVT    PD_RISC_CORE I_RISC_CORE/g49887/Y                                       
     62     837    69      1  0.6  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g49816/Y                                       
    152     988    61     11  5.5  AOI21X1_LVT   PD_RISC_CORE I_RISC_CORE/g49735/Y                                       
    168    1156    53      1  0.6  AO221X1_LVT   PD_RISC_CORE I_RISC_CORE/g49595/Y                                       
    108    1263    42      1  0.5  OR3X1_LVT     PD_RISC_CORE I_RISC_CORE/g49542/Y                                       
      0    1263     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/PopDataOut_reg_2_/D 
#------------------------------------------------------------------------------------------------------------------------



Path 51: MET (722 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/PopDataOut_reg_1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/PopDataOut_reg_1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     315                  
       Uncertainty:-     100                  
     Required Time:=    1985                  
      Launch Clock:-       0                  
         Data Path:-    1263                  
             Slack:=     722                  

#------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                           Timing Point                         
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                               
#------------------------------------------------------------------------------------------------------------------------
      0       0   200      5    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_1_/CLK   
    340     340   108      5  2.6  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_1_/QN    
    113     453   125      7  3.8  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g50305/Y                                       
    151     604   122      3  1.8  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g50055/Y                                       
     36     641    58      2  1.0  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g50007/Y                                       
    134     774    38      1  0.5  AO22X1_LVT    PD_RISC_CORE I_RISC_CORE/g49887/Y                                       
     62     837    69      1  0.6  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g49816/Y                                       
    152     988    61     11  5.5  AOI21X1_LVT   PD_RISC_CORE I_RISC_CORE/g49735/Y                                       
    168    1156    53      1  0.6  AO221X1_LVT   PD_RISC_CORE I_RISC_CORE/g49608/Y                                       
    108    1263    42      1  0.5  OR3X1_LVT     PD_RISC_CORE I_RISC_CORE/g49539/Y                                       
      0    1263     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/PopDataOut_reg_1_/D 
#------------------------------------------------------------------------------------------------------------------------



Path 52: MET (722 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/PopDataOut_reg_0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/PopDataOut_reg_0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     315                  
       Uncertainty:-     100                  
     Required Time:=    1985                  
      Launch Clock:-       0                  
         Data Path:-    1263                  
             Slack:=     722                  

#------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                           Timing Point                         
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                               
#------------------------------------------------------------------------------------------------------------------------
      0       0   200      5    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_1_/CLK   
    340     340   108      5  2.6  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_1_/QN    
    113     453   125      7  3.8  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g50305/Y                                       
    151     604   122      3  1.8  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g50055/Y                                       
     36     641    58      2  1.0  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g50007/Y                                       
    134     774    38      1  0.5  AO22X1_LVT    PD_RISC_CORE I_RISC_CORE/g49887/Y                                       
     62     837    69      1  0.6  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g49816/Y                                       
    152     988    61     11  5.5  AOI21X1_LVT   PD_RISC_CORE I_RISC_CORE/g49735/Y                                       
    168    1156    53      1  0.6  AO221X1_LVT   PD_RISC_CORE I_RISC_CORE/g49583/Y                                       
    108    1263    42      1  0.5  OR3X1_LVT     PD_RISC_CORE I_RISC_CORE/g49546/Y                                       
      0    1263     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/PopDataOut_reg_0_/D 
#------------------------------------------------------------------------------------------------------------------------



Path 53: MET (722 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/PopDataOut_reg_3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/PopDataOut_reg_3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     315                  
       Uncertainty:-     100                  
     Required Time:=    1985                  
      Launch Clock:-       0                  
         Data Path:-    1263                  
             Slack:=     722                  

#------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                           Timing Point                         
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                               
#------------------------------------------------------------------------------------------------------------------------
      0       0   200      5    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_1_/CLK   
    340     340   108      5  2.6  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_1_/QN    
    113     453   125      7  3.8  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g50305/Y                                       
    151     604   122      3  1.8  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g50055/Y                                       
     36     641    58      2  1.0  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g50007/Y                                       
    134     774    38      1  0.5  AO22X1_LVT    PD_RISC_CORE I_RISC_CORE/g49887/Y                                       
     62     837    69      1  0.6  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g49816/Y                                       
    152     988    61     11  5.5  AOI21X1_LVT   PD_RISC_CORE I_RISC_CORE/g49735/Y                                       
    168    1156    53      1  0.6  AO221X1_LVT   PD_RISC_CORE I_RISC_CORE/g49593/Y                                       
    108    1263    42      1  0.5  OR3X1_LVT     PD_RISC_CORE I_RISC_CORE/g49543/Y                                       
      0    1263     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/PopDataOut_reg_3_/D 
#------------------------------------------------------------------------------------------------------------------------



Path 54: MET (722 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/PopDataOut_reg_2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/PopDataOut_reg_2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     315                  
       Uncertainty:-     100                  
     Required Time:=    1985                  
      Launch Clock:-       0                  
         Data Path:-    1263                  
             Slack:=     722                  

#------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                           Timing Point                         
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                               
#------------------------------------------------------------------------------------------------------------------------
      0       0   200      5    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_1_/CLK   
    340     340   108      5  2.6  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_1_/QN    
    113     453   125      7  3.8  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g50305/Y                                       
    151     604   122      3  1.8  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g50055/Y                                       
     36     641    58      2  1.0  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g50007/Y                                       
    134     774    38      1  0.5  AO22X1_LVT    PD_RISC_CORE I_RISC_CORE/g49887/Y                                       
     62     837    69      1  0.6  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g49816/Y                                       
    152     988    61     11  5.5  AOI21X1_LVT   PD_RISC_CORE I_RISC_CORE/g49735/Y                                       
    168    1156    53      1  0.6  AO221X1_LVT   PD_RISC_CORE I_RISC_CORE/g49607/Y                                       
    108    1263    42      1  0.5  OR3X1_LVT     PD_RISC_CORE I_RISC_CORE/g49551/Y                                       
      0    1263     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/PopDataOut_reg_2_/D 
#------------------------------------------------------------------------------------------------------------------------



Path 55: MET (722 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/PopDataOut_reg_1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/PopDataOut_reg_1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     315                  
       Uncertainty:-     100                  
     Required Time:=    1985                  
      Launch Clock:-       0                  
         Data Path:-    1263                  
             Slack:=     722                  

#------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                           Timing Point                         
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                               
#------------------------------------------------------------------------------------------------------------------------
      0       0   200      5    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_1_/CLK   
    340     340   108      5  2.6  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_1_/QN    
    113     453   125      7  3.8  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g50305/Y                                       
    151     604   122      3  1.8  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g50055/Y                                       
     36     641    58      2  1.0  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g50007/Y                                       
    134     774    38      1  0.5  AO22X1_LVT    PD_RISC_CORE I_RISC_CORE/g49887/Y                                       
     62     837    69      1  0.6  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g49816/Y                                       
    152     988    61     11  5.5  AOI21X1_LVT   PD_RISC_CORE I_RISC_CORE/g49735/Y                                       
    168    1156    53      1  0.6  AO221X1_LVT   PD_RISC_CORE I_RISC_CORE/g49613/Y                                       
    108    1263    42      1  0.5  OR3X1_LVT     PD_RISC_CORE I_RISC_CORE/g49548/Y                                       
      0    1263     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/PopDataOut_reg_1_/D 
#------------------------------------------------------------------------------------------------------------------------



Path 56: MET (722 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/PopDataOut_reg_0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/PopDataOut_reg_0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     315                  
       Uncertainty:-     100                  
     Required Time:=    1985                  
      Launch Clock:-       0                  
         Data Path:-    1263                  
             Slack:=     722                  

#------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                           Timing Point                         
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                               
#------------------------------------------------------------------------------------------------------------------------
      0       0   200      5    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_1_/CLK   
    340     340   108      5  2.6  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_1_/QN    
    113     453   125      7  3.8  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g50305/Y                                       
    151     604   122      3  1.8  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g50055/Y                                       
     36     641    58      2  1.0  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g50007/Y                                       
    134     774    38      1  0.5  AO22X1_LVT    PD_RISC_CORE I_RISC_CORE/g49887/Y                                       
     62     837    69      1  0.6  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g49816/Y                                       
    152     988    61     11  5.5  AOI21X1_LVT   PD_RISC_CORE I_RISC_CORE/g49735/Y                                       
    168    1156    53      1  0.6  AO221X1_LVT   PD_RISC_CORE I_RISC_CORE/g49588/Y                                       
    108    1263    42      1  0.5  OR3X1_LVT     PD_RISC_CORE I_RISC_CORE/g49547/Y                                       
      0    1263     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/PopDataOut_reg_0_/D 
#------------------------------------------------------------------------------------------------------------------------



Path 57: MET (864 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_10/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_5_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/R_10/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     307                  
       Uncertainty:-     100                  
     Required Time:=    3693                  
      Launch Clock:-       0                  
         Data Path:-    2829                  
             Slack:=     864                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_5_/CLK 
    364     364    87      3  4.3  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_5_/Q   
     79     442    87      3  1.8  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191589/Y              
    180     622    33      1  0.5  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191555/Y              
     78     700    91      3  1.6  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191551/Y              
    125     826    59      6  3.4  AO21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191544/Y              
    125     951   151      4  2.5  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191538/Y              
     46     997    73      2  1.6  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191534/Y              
    103    1100   101      2  1.3  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191524/Y              
    100    1200    51      3  1.8  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191512/Y              
     92    1292   119      3  2.5  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191509/Y              
     77    1370    61      1  0.6  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191507/Y              
     51    1421    59      1  1.0  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191502/Y              
     98    1518    38      1  0.7  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191473/C1             
     89    1607    38      2  1.6  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191469/Y              
    144    1751    48      2  1.3  OAI21X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191467/Y              
    100    1851    31      2  1.3  NOR2X0_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191463/Y              
    100    1951    42      1  0.5  OR3X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191459/Y              
     78    2029    85      2  1.1  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191453/Y              
     89    2117    46      2  1.4  AND2X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191434/Y              
     68    2185    32      1  0.6  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191432/Y              
     46    2232    58      1  0.6  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191431/Y              
     93    2324    34      2  1.0  AND2X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191428/Y              
    162    2486    43      3  1.6  OAI22X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191427/Y              
     93    2580    46      2  1.2  OA21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191425/Y              
     74    2654    40      2  1.2  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191423/Y              
     46    2700    51      1  0.5  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191422/Y              
    129    2829    38      1  0.5  AO22X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191418/Y              
      0    2829     -      1    -  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_10/D                 
#----------------------------------------------------------------------------------------------------------



Path 58: MET (888 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_8/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_5_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/R_8/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     310                  
       Uncertainty:-     100                  
     Required Time:=    3690                  
      Launch Clock:-       0                  
         Data Path:-    2803                  
             Slack:=     888                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_5_/CLK 
    364     364    87      3  4.3  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_5_/Q   
     79     442    87      3  1.8  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191589/Y              
    180     622    33      1  0.5  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191555/Y              
     78     700    91      3  1.6  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191551/Y              
    125     826    59      6  3.4  AO21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191544/Y              
    125     951   151      4  2.5  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191538/Y              
     46     997    73      2  1.6  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191534/Y              
    103    1100   101      2  1.3  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191524/Y              
    100    1200    51      3  1.8  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191512/Y              
     92    1292   119      3  2.5  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191509/Y              
     77    1370    61      1  0.6  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191507/Y              
     51    1421    59      1  1.0  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191502/Y              
     98    1518    38      1  0.7  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191473/C1             
     89    1607    38      2  1.6  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191469/Y              
    144    1751    48      2  1.3  OAI21X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191467/Y              
    100    1851    31      2  1.3  NOR2X0_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191463/Y              
    100    1951    42      1  0.5  OR3X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191459/Y              
     78    2029    85      2  1.1  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191453/Y              
     89    2117    46      2  1.4  AND2X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191434/Y              
     68    2185    32      1  0.6  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191432/Y              
     46    2232    58      1  0.6  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191431/Y              
     93    2324    34      2  1.0  AND2X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191428/Y              
    162    2486    43      3  1.6  OAI22X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191427/Y              
     93    2580    46      2  1.2  OA21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191425/Y              
     76    2656    55      3  1.7  AO21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191424/Y              
    147    2803    44      1  0.5  OAI21X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191420/Y              
      0    2803     -      1    -  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_8/D                  
#----------------------------------------------------------------------------------------------------------



Path 59: MET (969 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_7__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_7__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     344                  
       Uncertainty:-     100                  
     Required Time:=    1956                  
      Launch Clock:-       0                  
         Data Path:-     988                  
             Slack:=     969                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK          
    489     489   124      9  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q            
     83     572    90     12  5.6  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g50443/Y                                         
    104     677    76      1  0.7  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g52209/Y                                         
     93     770    51      2  1.9  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g30596/Y                                         
    218     988   106     11  5.5  MUX21X1_LVT   PD_RISC_CORE I_RISC_CORE/g2/Y                                             
      0     988     -     11    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_7__2_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 60: MET (969 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_6__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_6__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     344                  
       Uncertainty:-     100                  
     Required Time:=    1956                  
      Launch Clock:-       0                  
         Data Path:-     988                  
             Slack:=     969                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK          
    489     489   124      9  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q            
     83     572    90     12  5.6  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g50443/Y                                         
    104     677    76      1  0.7  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g52209/Y                                         
     93     770    51      2  1.9  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g30596/Y                                         
    218     988   106     11  5.5  MUX21X1_LVT   PD_RISC_CORE I_RISC_CORE/g2/Y                                             
      0     988     -     11    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_6__2_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 61: MET (969 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_5__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_5__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     344                  
       Uncertainty:-     100                  
     Required Time:=    1956                  
      Launch Clock:-       0                  
         Data Path:-     988                  
             Slack:=     969                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK          
    489     489   124      9  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q            
     83     572    90     12  5.6  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g50443/Y                                         
    104     677    76      1  0.7  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g52209/Y                                         
     93     770    51      2  1.9  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g30596/Y                                         
    218     988   106     11  5.5  MUX21X1_LVT   PD_RISC_CORE I_RISC_CORE/g2/Y                                             
      0     988     -     11    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_5__2_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 62: MET (969 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_4__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_4__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     344                  
       Uncertainty:-     100                  
     Required Time:=    1956                  
      Launch Clock:-       0                  
         Data Path:-     988                  
             Slack:=     969                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK          
    489     489   124      9  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q            
     83     572    90     12  5.6  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g50443/Y                                         
    104     677    76      1  0.7  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g52209/Y                                         
     93     770    51      2  1.9  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g30596/Y                                         
    218     988   106     11  5.5  MUX21X1_LVT   PD_RISC_CORE I_RISC_CORE/g2/Y                                             
      0     988     -     11    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_4__2_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 63: MET (969 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_3__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_3__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     344                  
       Uncertainty:-     100                  
     Required Time:=    1956                  
      Launch Clock:-       0                  
         Data Path:-     988                  
             Slack:=     969                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK          
    489     489   124      9  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q            
     83     572    90     12  5.6  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g50443/Y                                         
    104     677    76      1  0.7  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g52209/Y                                         
     93     770    51      2  1.9  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g30596/Y                                         
    218     988   106     11  5.5  MUX21X1_LVT   PD_RISC_CORE I_RISC_CORE/g2/Y                                             
      0     988     -     11    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_3__2_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 64: MET (969 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_2__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_2__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     344                  
       Uncertainty:-     100                  
     Required Time:=    1956                  
      Launch Clock:-       0                  
         Data Path:-     988                  
             Slack:=     969                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK          
    489     489   124      9  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q            
     83     572    90     12  5.6  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g50443/Y                                         
    104     677    76      1  0.7  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g52209/Y                                         
     93     770    51      2  1.9  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g30596/Y                                         
    218     988   106     11  5.5  MUX21X1_LVT   PD_RISC_CORE I_RISC_CORE/g2/Y                                             
      0     988     -     11    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_2__2_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 65: MET (969 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_1__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_1__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     344                  
       Uncertainty:-     100                  
     Required Time:=    1956                  
      Launch Clock:-       0                  
         Data Path:-     988                  
             Slack:=     969                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK          
    489     489   124      9  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q            
     83     572    90     12  5.6  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g50443/Y                                         
    104     677    76      1  0.7  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g52209/Y                                         
     93     770    51      2  1.9  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g30596/Y                                         
    218     988   106     11  5.5  MUX21X1_LVT   PD_RISC_CORE I_RISC_CORE/g2/Y                                             
      0     988     -     11    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_1__2_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 66: MET (969 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_0__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_0__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     344                  
       Uncertainty:-     100                  
     Required Time:=    1956                  
      Launch Clock:-       0                  
         Data Path:-     988                  
             Slack:=     969                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK          
    489     489   124      9  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q            
     83     572    90     12  5.6  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g50443/Y                                         
    104     677    76      1  0.7  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g52209/Y                                         
     93     770    51      2  1.9  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g30596/Y                                         
    218     988   106     11  5.5  MUX21X1_LVT   PD_RISC_CORE I_RISC_CORE/g2/Y                                             
      0     988     -     11    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_0__2_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 67: MET (996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_31_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[31]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_31_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     343                  
       Uncertainty:-     100                  
     Required Time:=    1607                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=     996                  

Exceptions/Constraints:
  input_delay             600             in_del_94_1 

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                 Domain                                             
#----------------------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)    PD_ORCA_TOP sd_DQ_in[31]                             
      0     611     -      2    -  SDFFNX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_31_/D 
#----------------------------------------------------------------------------------------------------



Path 68: MET (996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_30_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[30]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_30_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     343                  
       Uncertainty:-     100                  
     Required Time:=    1607                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=     996                  

Exceptions/Constraints:
  input_delay             600             in_del_98_1 

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                 Domain                                             
#----------------------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)    PD_ORCA_TOP sd_DQ_in[30]                             
      0     611     -      2    -  SDFFNX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_30_/D 
#----------------------------------------------------------------------------------------------------



Path 69: MET (996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[29]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     343                  
       Uncertainty:-     100                  
     Required Time:=    1607                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=     996                  

Exceptions/Constraints:
  input_delay             600             in_del_102_1 

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                 Domain                                             
#----------------------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)    PD_ORCA_TOP sd_DQ_in[29]                             
      0     611     -      2    -  SDFFNX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/D 
#----------------------------------------------------------------------------------------------------



Path 70: MET (996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[28]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     343                  
       Uncertainty:-     100                  
     Required Time:=    1607                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=     996                  

Exceptions/Constraints:
  input_delay             600             in_del_106_1 

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                 Domain                                             
#----------------------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)    PD_ORCA_TOP sd_DQ_in[28]                             
      0     611     -      2    -  SDFFNX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_/D 
#----------------------------------------------------------------------------------------------------



Path 71: MET (996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[27]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     343                  
       Uncertainty:-     100                  
     Required Time:=    1607                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=     996                  

Exceptions/Constraints:
  input_delay             600             in_del_110_1 

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                 Domain                                             
#----------------------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)    PD_ORCA_TOP sd_DQ_in[27]                             
      0     611     -      2    -  SDFFNX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_/D 
#----------------------------------------------------------------------------------------------------



Path 72: MET (996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[26]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_26_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     343                  
       Uncertainty:-     100                  
     Required Time:=    1607                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=     996                  

Exceptions/Constraints:
  input_delay             600             in_del_114_1 

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                 Domain                                             
#----------------------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)    PD_ORCA_TOP sd_DQ_in[26]                             
      0     611     -      2    -  SDFFNX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_26_/D 
#----------------------------------------------------------------------------------------------------



Path 73: MET (996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[25]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     343                  
       Uncertainty:-     100                  
     Required Time:=    1607                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=     996                  

Exceptions/Constraints:
  input_delay             600             in_del_118_1 

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                 Domain                                             
#----------------------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)    PD_ORCA_TOP sd_DQ_in[25]                             
      0     611     -      2    -  SDFFNX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_/D 
#----------------------------------------------------------------------------------------------------



Path 74: MET (996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[24]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     343                  
       Uncertainty:-     100                  
     Required Time:=    1607                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=     996                  

Exceptions/Constraints:
  input_delay             600             in_del_122_1 

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                 Domain                                             
#----------------------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)    PD_ORCA_TOP sd_DQ_in[24]                             
      0     611     -      2    -  SDFFNX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_/D 
#----------------------------------------------------------------------------------------------------



Path 75: MET (996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_23_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[23]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_23_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     343                  
       Uncertainty:-     100                  
     Required Time:=    1607                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=     996                  

Exceptions/Constraints:
  input_delay             600             in_del_126_1 

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                 Domain                                             
#----------------------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)    PD_ORCA_TOP sd_DQ_in[23]                             
      0     611     -      2    -  SDFFNX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_23_/D 
#----------------------------------------------------------------------------------------------------



Path 76: MET (996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[22]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     343                  
       Uncertainty:-     100                  
     Required Time:=    1607                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=     996                  

Exceptions/Constraints:
  input_delay             600             in_del_130_1 

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                 Domain                                             
#----------------------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)    PD_ORCA_TOP sd_DQ_in[22]                             
      0     611     -      2    -  SDFFNX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/D 
#----------------------------------------------------------------------------------------------------



Path 77: MET (996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_21_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[21]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_21_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     343                  
       Uncertainty:-     100                  
     Required Time:=    1607                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=     996                  

Exceptions/Constraints:
  input_delay             600             in_del_134_1 

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                 Domain                                             
#----------------------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)    PD_ORCA_TOP sd_DQ_in[21]                             
      0     611     -      2    -  SDFFNX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_21_/D 
#----------------------------------------------------------------------------------------------------



Path 78: MET (996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[20]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     343                  
       Uncertainty:-     100                  
     Required Time:=    1607                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=     996                  

Exceptions/Constraints:
  input_delay             600             in_del_138_1 

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                 Domain                                             
#----------------------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)    PD_ORCA_TOP sd_DQ_in[20]                             
      0     611     -      2    -  SDFFNX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_/D 
#----------------------------------------------------------------------------------------------------



Path 79: MET (996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[19]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     343                  
       Uncertainty:-     100                  
     Required Time:=    1607                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=     996                  

Exceptions/Constraints:
  input_delay             600             in_del_142_1 

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                 Domain                                             
#----------------------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)    PD_ORCA_TOP sd_DQ_in[19]                             
      0     611     -      2    -  SDFFNX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_/D 
#----------------------------------------------------------------------------------------------------



Path 80: MET (996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_18_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[18]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_18_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     343                  
       Uncertainty:-     100                  
     Required Time:=    1607                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=     996                  

Exceptions/Constraints:
  input_delay             600             in_del_146_1 

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                 Domain                                             
#----------------------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)    PD_ORCA_TOP sd_DQ_in[18]                             
      0     611     -      2    -  SDFFNX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_18_/D 
#----------------------------------------------------------------------------------------------------



Path 81: MET (996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[17]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_17_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     343                  
       Uncertainty:-     100                  
     Required Time:=    1607                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=     996                  

Exceptions/Constraints:
  input_delay             600             in_del_150_1 

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                 Domain                                             
#----------------------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)    PD_ORCA_TOP sd_DQ_in[17]                             
      0     611     -      2    -  SDFFNX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_17_/D 
#----------------------------------------------------------------------------------------------------



Path 82: MET (996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[16]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_16_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     343                  
       Uncertainty:-     100                  
     Required Time:=    1607                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=     996                  

Exceptions/Constraints:
  input_delay             600             in_del_154_1 

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                 Domain                                             
#----------------------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)    PD_ORCA_TOP sd_DQ_in[16]                             
      0     611     -      2    -  SDFFNX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_16_/D 
#----------------------------------------------------------------------------------------------------



Path 83: MET (996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[15]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     343                  
       Uncertainty:-     100                  
     Required Time:=    1607                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=     996                  

Exceptions/Constraints:
  input_delay             600             in_del_158_1 

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                 Domain                                             
#----------------------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)    PD_ORCA_TOP sd_DQ_in[15]                             
      0     611     -      2    -  SDFFNX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/D 
#----------------------------------------------------------------------------------------------------



Path 84: MET (996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[14]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_14_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     343                  
       Uncertainty:-     100                  
     Required Time:=    1607                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=     996                  

Exceptions/Constraints:
  input_delay             600             in_del_162_1 

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                 Domain                                             
#----------------------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)    PD_ORCA_TOP sd_DQ_in[14]                             
      0     611     -      2    -  SDFFNX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_14_/D 
#----------------------------------------------------------------------------------------------------



Path 85: MET (996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[13]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     343                  
       Uncertainty:-     100                  
     Required Time:=    1607                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=     996                  

Exceptions/Constraints:
  input_delay             600             in_del_166_1 

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                 Domain                                             
#----------------------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)    PD_ORCA_TOP sd_DQ_in[13]                             
      0     611     -      2    -  SDFFNX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_13_/D 
#----------------------------------------------------------------------------------------------------



Path 86: MET (996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[12]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     343                  
       Uncertainty:-     100                  
     Required Time:=    1607                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=     996                  

Exceptions/Constraints:
  input_delay             600             in_del_170_1 

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                 Domain                                             
#----------------------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)    PD_ORCA_TOP sd_DQ_in[12]                             
      0     611     -      2    -  SDFFNX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_/D 
#----------------------------------------------------------------------------------------------------



Path 87: MET (996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[11]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_11_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     343                  
       Uncertainty:-     100                  
     Required Time:=    1607                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=     996                  

Exceptions/Constraints:
  input_delay             600             in_del_174_1 

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                 Domain                                             
#----------------------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)    PD_ORCA_TOP sd_DQ_in[11]                             
      0     611     -      2    -  SDFFNX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_11_/D 
#----------------------------------------------------------------------------------------------------



Path 88: MET (996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[10]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_10_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     343                  
       Uncertainty:-     100                  
     Required Time:=    1607                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=     996                  

Exceptions/Constraints:
  input_delay             600             in_del_178_1 

#----------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                 Domain                                             
#----------------------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)    PD_ORCA_TOP sd_DQ_in[10]                             
      0     611     -      2    -  SDFFNX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_10_/D 
#----------------------------------------------------------------------------------------------------



Path 89: MET (996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[9]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     343                  
       Uncertainty:-     100                  
     Required Time:=    1607                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=     996                  

Exceptions/Constraints:
  input_delay             600             in_del_182_1 

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Power                 Timing Point               
#  (ps)   (ps)   (ps)        (fF)                 Domain                                            
#---------------------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)    PD_ORCA_TOP sd_DQ_in[9]                             
      0     611     -      2    -  SDFFNX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_/D 
#---------------------------------------------------------------------------------------------------



Path 90: MET (996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_8_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[8]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_8_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     343                  
       Uncertainty:-     100                  
     Required Time:=    1607                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=     996                  

Exceptions/Constraints:
  input_delay             600             in_del_186_1 

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Power                 Timing Point               
#  (ps)   (ps)   (ps)        (fF)                 Domain                                            
#---------------------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)    PD_ORCA_TOP sd_DQ_in[8]                             
      0     611     -      2    -  SDFFNX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_8_/D 
#---------------------------------------------------------------------------------------------------



Path 91: MET (996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_7_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[7]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_7_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     343                  
       Uncertainty:-     100                  
     Required Time:=    1607                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=     996                  

Exceptions/Constraints:
  input_delay             600             in_del_190_1 

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Power                 Timing Point               
#  (ps)   (ps)   (ps)        (fF)                 Domain                                            
#---------------------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)    PD_ORCA_TOP sd_DQ_in[7]                             
      0     611     -      2    -  SDFFNX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_7_/D 
#---------------------------------------------------------------------------------------------------



Path 92: MET (996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[6]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     343                  
       Uncertainty:-     100                  
     Required Time:=    1607                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=     996                  

Exceptions/Constraints:
  input_delay             600             in_del_194_1 

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Power                 Timing Point               
#  (ps)   (ps)   (ps)        (fF)                 Domain                                            
#---------------------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)    PD_ORCA_TOP sd_DQ_in[6]                             
      0     611     -      2    -  SDFFNX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_/D 
#---------------------------------------------------------------------------------------------------



Path 93: MET (996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[5]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_5_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     343                  
       Uncertainty:-     100                  
     Required Time:=    1607                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=     996                  

Exceptions/Constraints:
  input_delay             600             in_del_198_1 

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Power                 Timing Point               
#  (ps)   (ps)   (ps)        (fF)                 Domain                                            
#---------------------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)    PD_ORCA_TOP sd_DQ_in[5]                             
      0     611     -      2    -  SDFFNX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_5_/D 
#---------------------------------------------------------------------------------------------------



Path 94: MET (996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_4_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[4]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_4_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     343                  
       Uncertainty:-     100                  
     Required Time:=    1607                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=     996                  

Exceptions/Constraints:
  input_delay             600             in_del_202_1 

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Power                 Timing Point               
#  (ps)   (ps)   (ps)        (fF)                 Domain                                            
#---------------------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)    PD_ORCA_TOP sd_DQ_in[4]                             
      0     611     -      2    -  SDFFNX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_4_/D 
#---------------------------------------------------------------------------------------------------



Path 95: MET (996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[3]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_3_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     343                  
       Uncertainty:-     100                  
     Required Time:=    1607                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=     996                  

Exceptions/Constraints:
  input_delay             600             in_del_206_1 

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Power                 Timing Point               
#  (ps)   (ps)   (ps)        (fF)                 Domain                                            
#---------------------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)    PD_ORCA_TOP sd_DQ_in[3]                             
      0     611     -      2    -  SDFFNX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_3_/D 
#---------------------------------------------------------------------------------------------------



Path 96: MET (996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[2]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     343                  
       Uncertainty:-     100                  
     Required Time:=    1607                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=     996                  

Exceptions/Constraints:
  input_delay             600             in_del_210_1 

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Power                 Timing Point               
#  (ps)   (ps)   (ps)        (fF)                 Domain                                            
#---------------------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)    PD_ORCA_TOP sd_DQ_in[2]                             
      0     611     -      2    -  SDFFNX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_/D 
#---------------------------------------------------------------------------------------------------



Path 97: MET (996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_1_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[1]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_1_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     343                  
       Uncertainty:-     100                  
     Required Time:=    1607                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=     996                  

Exceptions/Constraints:
  input_delay             600             in_del_214_1 

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Power                 Timing Point               
#  (ps)   (ps)   (ps)        (fF)                 Domain                                            
#---------------------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)    PD_ORCA_TOP sd_DQ_in[1]                             
      0     611     -      2    -  SDFFNX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_1_/D 
#---------------------------------------------------------------------------------------------------



Path 98: MET (996 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[0]
          Clock: (R) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050           11     
                                              
             Setup:-     343                  
       Uncertainty:-     100                  
     Required Time:=    1607                  
      Launch Clock:-      11                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=     996                  

Exceptions/Constraints:
  input_delay             600             in_del_218_1 

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell          Power                 Timing Point               
#  (ps)   (ps)   (ps)        (fF)                 Domain                                            
#---------------------------------------------------------------------------------------------------
      0     611    50      2  1.0  (arrival)    PD_ORCA_TOP sd_DQ_in[0]                             
      0     611     -      2    -  SDFFNX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_/D 
#---------------------------------------------------------------------------------------------------



Path 99: MET (1003 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_7_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_7_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     313                  
       Uncertainty:-     100                  
     Required Time:=    1987                  
      Launch Clock:-       0                  
         Data Path:-     984                  
             Slack:=    1003                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    468     468    93      5  2.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
    168     637    71     19 11.3  NAND3X2_LVT   PD_RISC_CORE I_RISC_CORE/g30598/Y                                               
     71     708    54      4  1.9  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g30316/Y                                               
    142     850    59     16  8.8  NOR2X2_LVT    PD_RISC_CORE I_RISC_CORE/g50210/Y                                               
    134     984    38      1  0.5  AO22X1_LVT    PD_RISC_CORE I_RISC_CORE/g49988/Y                                               
      0     984     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_7_/D                          
#--------------------------------------------------------------------------------------------------------------------------------



Path 100: MET (1003 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_6_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_6_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     313                  
       Uncertainty:-     100                  
     Required Time:=    1987                  
      Launch Clock:-       0                  
         Data Path:-     984                  
             Slack:=    1003                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    468     468    93      5  2.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
    168     637    71     19 11.3  NAND3X2_LVT   PD_RISC_CORE I_RISC_CORE/g30598/Y                                               
     71     708    54      4  1.9  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g30316/Y                                               
    142     850    59     16  8.8  NOR2X2_LVT    PD_RISC_CORE I_RISC_CORE/g50210/Y                                               
    134     984    38      1  0.5  AO22X1_LVT    PD_RISC_CORE I_RISC_CORE/g49983/Y                                               
      0     984     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_6_/D                          
#--------------------------------------------------------------------------------------------------------------------------------



Path 101: MET (1003 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_5_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_5_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     313                  
       Uncertainty:-     100                  
     Required Time:=    1987                  
      Launch Clock:-       0                  
         Data Path:-     984                  
             Slack:=    1003                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    468     468    93      5  2.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
    168     637    71     19 11.3  NAND3X2_LVT   PD_RISC_CORE I_RISC_CORE/g30598/Y                                               
     71     708    54      4  1.9  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g30316/Y                                               
    142     850    59     16  8.8  NOR2X2_LVT    PD_RISC_CORE I_RISC_CORE/g50210/Y                                               
    134     984    38      1  0.5  AO22X1_LVT    PD_RISC_CORE I_RISC_CORE/g49986/Y                                               
      0     984     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_5_/D                          
#--------------------------------------------------------------------------------------------------------------------------------



Path 102: MET (1003 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_4_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_4_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     313                  
       Uncertainty:-     100                  
     Required Time:=    1987                  
      Launch Clock:-       0                  
         Data Path:-     984                  
             Slack:=    1003                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    468     468    93      5  2.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
    168     637    71     19 11.3  NAND3X2_LVT   PD_RISC_CORE I_RISC_CORE/g30598/Y                                               
     71     708    54      4  1.9  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g30316/Y                                               
    142     850    59     16  8.8  NOR2X2_LVT    PD_RISC_CORE I_RISC_CORE/g50210/Y                                               
    134     984    38      1  0.5  AO22X1_LVT    PD_RISC_CORE I_RISC_CORE/g49982/Y                                               
      0     984     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_4_/D                          
#--------------------------------------------------------------------------------------------------------------------------------



Path 103: MET (1003 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     313                  
       Uncertainty:-     100                  
     Required Time:=    1987                  
      Launch Clock:-       0                  
         Data Path:-     984                  
             Slack:=    1003                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    468     468    93      5  2.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
    168     637    71     19 11.3  NAND3X2_LVT   PD_RISC_CORE I_RISC_CORE/g30598/Y                                               
     71     708    54      4  1.9  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g30316/Y                                               
    142     850    59     16  8.8  NOR2X2_LVT    PD_RISC_CORE I_RISC_CORE/g50210/Y                                               
    134     984    38      1  0.5  AO22X1_LVT    PD_RISC_CORE I_RISC_CORE/g49984/Y                                               
      0     984     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_3_/D                          
#--------------------------------------------------------------------------------------------------------------------------------



Path 104: MET (1003 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     313                  
       Uncertainty:-     100                  
     Required Time:=    1987                  
      Launch Clock:-       0                  
         Data Path:-     984                  
             Slack:=    1003                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    468     468    93      5  2.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
    168     637    71     19 11.3  NAND3X2_LVT   PD_RISC_CORE I_RISC_CORE/g30598/Y                                               
     71     708    54      4  1.9  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g30316/Y                                               
    142     850    59     16  8.8  NOR2X2_LVT    PD_RISC_CORE I_RISC_CORE/g50210/Y                                               
    134     984    38      1  0.5  AO22X1_LVT    PD_RISC_CORE I_RISC_CORE/g49990/Y                                               
      0     984     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_2_/D                          
#--------------------------------------------------------------------------------------------------------------------------------



Path 105: MET (1003 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     313                  
       Uncertainty:-     100                  
     Required Time:=    1987                  
      Launch Clock:-       0                  
         Data Path:-     984                  
             Slack:=    1003                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    468     468    93      5  2.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
    168     637    71     19 11.3  NAND3X2_LVT   PD_RISC_CORE I_RISC_CORE/g30598/Y                                               
     71     708    54      4  1.9  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g30316/Y                                               
    142     850    59     16  8.8  NOR2X2_LVT    PD_RISC_CORE I_RISC_CORE/g50210/Y                                               
    134     984    38      1  0.5  AO22X1_LVT    PD_RISC_CORE I_RISC_CORE/g49985/Y                                               
      0     984     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_1_/D                          
#--------------------------------------------------------------------------------------------------------------------------------



Path 106: MET (1003 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     313                  
       Uncertainty:-     100                  
     Required Time:=    1987                  
      Launch Clock:-       0                  
         Data Path:-     984                  
             Slack:=    1003                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    468     468    93      5  2.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
    168     637    71     19 11.3  NAND3X2_LVT   PD_RISC_CORE I_RISC_CORE/g30598/Y                                               
     71     708    54      4  1.9  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g30316/Y                                               
    142     850    59     16  8.8  NOR2X2_LVT    PD_RISC_CORE I_RISC_CORE/g50210/Y                                               
    134     984    38      1  0.5  AO22X1_LVT    PD_RISC_CORE I_RISC_CORE/g49989/Y                                               
      0     984     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_0_/D                          
#--------------------------------------------------------------------------------------------------------------------------------



Path 107: MET (1052 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_15_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_15_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     310                  
       Uncertainty:-     100                  
     Required Time:=    1990                  
      Launch Clock:-       0                  
         Data Path:-     938                  
             Slack:=    1052                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    468     468    93      5  2.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
    168     637    71     19 11.3  NAND3X2_LVT   PD_RISC_CORE I_RISC_CORE/g30598/Y                                               
     71     708    54      4  1.9  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g30316/Y                                               
    142     850    59     16  8.8  NOR2X2_LVT    PD_RISC_CORE I_RISC_CORE/g50210/Y                                               
     89     938    31      1  0.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g50027/Y                                               
      0     938     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_15_/D                         
#--------------------------------------------------------------------------------------------------------------------------------



Path 108: MET (1052 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_14_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_14_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     310                  
       Uncertainty:-     100                  
     Required Time:=    1990                  
      Launch Clock:-       0                  
         Data Path:-     938                  
             Slack:=    1052                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    468     468    93      5  2.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
    168     637    71     19 11.3  NAND3X2_LVT   PD_RISC_CORE I_RISC_CORE/g30598/Y                                               
     71     708    54      4  1.9  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g30316/Y                                               
    142     850    59     16  8.8  NOR2X2_LVT    PD_RISC_CORE I_RISC_CORE/g50210/Y                                               
     89     938    31      1  0.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g50028/Y                                               
      0     938     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_14_/D                         
#--------------------------------------------------------------------------------------------------------------------------------



Path 109: MET (1052 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_13_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_13_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     310                  
       Uncertainty:-     100                  
     Required Time:=    1990                  
      Launch Clock:-       0                  
         Data Path:-     938                  
             Slack:=    1052                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    468     468    93      5  2.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
    168     637    71     19 11.3  NAND3X2_LVT   PD_RISC_CORE I_RISC_CORE/g30598/Y                                               
     71     708    54      4  1.9  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g30316/Y                                               
    142     850    59     16  8.8  NOR2X2_LVT    PD_RISC_CORE I_RISC_CORE/g50210/Y                                               
     89     938    31      1  0.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g50025/Y                                               
      0     938     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_13_/D                         
#--------------------------------------------------------------------------------------------------------------------------------



Path 110: MET (1052 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_12_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_12_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     310                  
       Uncertainty:-     100                  
     Required Time:=    1990                  
      Launch Clock:-       0                  
         Data Path:-     938                  
             Slack:=    1052                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    468     468    93      5  2.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
    168     637    71     19 11.3  NAND3X2_LVT   PD_RISC_CORE I_RISC_CORE/g30598/Y                                               
     71     708    54      4  1.9  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g30316/Y                                               
    142     850    59     16  8.8  NOR2X2_LVT    PD_RISC_CORE I_RISC_CORE/g50210/Y                                               
     89     938    31      1  0.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g50026/Y                                               
      0     938     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_12_/D                         
#--------------------------------------------------------------------------------------------------------------------------------



Path 111: MET (1052 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_11_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_11_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     310                  
       Uncertainty:-     100                  
     Required Time:=    1990                  
      Launch Clock:-       0                  
         Data Path:-     938                  
             Slack:=    1052                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    468     468    93      5  2.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
    168     637    71     19 11.3  NAND3X2_LVT   PD_RISC_CORE I_RISC_CORE/g30598/Y                                               
     71     708    54      4  1.9  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g30316/Y                                               
    142     850    59     16  8.8  NOR2X2_LVT    PD_RISC_CORE I_RISC_CORE/g50210/Y                                               
     89     938    31      1  0.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g50030/Y                                               
      0     938     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_11_/D                         
#--------------------------------------------------------------------------------------------------------------------------------



Path 112: MET (1052 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_10_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_10_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     310                  
       Uncertainty:-     100                  
     Required Time:=    1990                  
      Launch Clock:-       0                  
         Data Path:-     938                  
             Slack:=    1052                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    468     468    93      5  2.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
    168     637    71     19 11.3  NAND3X2_LVT   PD_RISC_CORE I_RISC_CORE/g30598/Y                                               
     71     708    54      4  1.9  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g30316/Y                                               
    142     850    59     16  8.8  NOR2X2_LVT    PD_RISC_CORE I_RISC_CORE/g50210/Y                                               
     89     938    31      1  0.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g50032/Y                                               
      0     938     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_10_/D                         
#--------------------------------------------------------------------------------------------------------------------------------



Path 113: MET (1052 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_9_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_9_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     310                  
       Uncertainty:-     100                  
     Required Time:=    1990                  
      Launch Clock:-       0                  
         Data Path:-     938                  
             Slack:=    1052                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    468     468    93      5  2.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
    168     637    71     19 11.3  NAND3X2_LVT   PD_RISC_CORE I_RISC_CORE/g30598/Y                                               
     71     708    54      4  1.9  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g30316/Y                                               
    142     850    59     16  8.8  NOR2X2_LVT    PD_RISC_CORE I_RISC_CORE/g50210/Y                                               
     89     938    31      1  0.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g50031/Y                                               
      0     938     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_9_/D                          
#--------------------------------------------------------------------------------------------------------------------------------



Path 114: MET (1052 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_8_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_8_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     310                  
       Uncertainty:-     100                  
     Required Time:=    1990                  
      Launch Clock:-       0                  
         Data Path:-     938                  
             Slack:=    1052                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    468     468    93      5  2.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
    168     637    71     19 11.3  NAND3X2_LVT   PD_RISC_CORE I_RISC_CORE/g30598/Y                                               
     71     708    54      4  1.9  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g30316/Y                                               
    142     850    59     16  8.8  NOR2X2_LVT    PD_RISC_CORE I_RISC_CORE/g50210/Y                                               
     89     938    31      1  0.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g50029/Y                                               
      0     938     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_B_reg_8_/D                          
#--------------------------------------------------------------------------------------------------------------------------------



Path 115: MET (1058 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_12/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_5_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_12/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     197                  
       Uncertainty:-     100                  
     Required Time:=    3803                  
      Launch Clock:-       0                  
         Data Path:-    2745                  
             Slack:=    1058                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_5_/CLK 
    364     364    87      3  4.3  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_5_/Q   
     79     442    87      3  1.8  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191589/Y              
    180     622    33      1  0.5  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191555/Y              
     78     700    91      3  1.6  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191551/Y              
    125     826    59      6  3.4  AO21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191544/Y              
    125     951   151      4  2.5  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191538/Y              
     46     997    73      2  1.6  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191534/Y              
    103    1100   101      2  1.3  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191524/Y              
    100    1200    51      3  1.8  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191512/Y              
     92    1292   119      3  2.5  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191509/Y              
     77    1370    61      1  0.6  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191507/Y              
     51    1421    59      1  1.0  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191502/Y              
     98    1518    38      1  0.7  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191473/C1             
     89    1607    38      2  1.6  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191469/Y              
    144    1751    48      2  1.3  OAI21X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191467/Y              
    100    1851    31      2  1.3  NOR2X0_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191463/Y              
    100    1951    42      1  0.5  OR3X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191459/Y              
     78    2029    85      2  1.1  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191453/Y              
     89    2117    46      2  1.4  AND2X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191434/Y              
     68    2185    32      1  0.6  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191432/Y              
     46    2232    58      1  0.6  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191431/Y              
     93    2324    34      2  1.0  AND2X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191428/Y              
    162    2486    43      3  1.6  OAI22X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191427/Y              
     93    2580    46      2  1.2  OA21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191425/Y              
     76    2656    55      3  1.7  AO21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191424/Y              
     90    2745    40      1  0.5  OA21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191419/Y              
      0    2745     -      1    -  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_12/D                 
#----------------------------------------------------------------------------------------------------------



Path 116: MET (1073 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_7__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_7__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     323                  
       Uncertainty:-     100                  
     Required Time:=    1977                  
      Launch Clock:-       0                  
         Data Path:-     904                  
             Slack:=    1073                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK          
    489     489   124      9  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q            
     83     572    90     12  5.6  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g50443/Y                                         
    104     677    76      1  0.7  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g52209/Y                                         
     93     770    51      2  1.9  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g30596/Y                                         
     29     798    31      2  1.0  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g50399/Y                                         
    106     904    58      9  4.3  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g50149/Y                                         
      0     904     -      9    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_7__1_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 117: MET (1073 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_7__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_7__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     323                  
       Uncertainty:-     100                  
     Required Time:=    1977                  
      Launch Clock:-       0                  
         Data Path:-     904                  
             Slack:=    1073                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK          
    489     489   124      9  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q            
     83     572    90     12  5.6  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g50443/Y                                         
    104     677    76      1  0.7  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g52209/Y                                         
     93     770    51      2  1.9  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g30596/Y                                         
     29     798    31      2  1.0  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g50399/Y                                         
    106     904    58      9  4.3  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g50144/Y                                         
      0     904     -      9    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_7__0_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 118: MET (1073 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_6__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_6__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     323                  
       Uncertainty:-     100                  
     Required Time:=    1977                  
      Launch Clock:-       0                  
         Data Path:-     904                  
             Slack:=    1073                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK          
    489     489   124      9  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q            
     83     572    90     12  5.6  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g50443/Y                                         
    104     677    76      1  0.7  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g52209/Y                                         
     93     770    51      2  1.9  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g30596/Y                                         
     29     798    31      2  1.0  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g50399/Y                                         
    106     904    58      9  4.3  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g50149/Y                                         
      0     904     -      9    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_6__1_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 119: MET (1073 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_6__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_6__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     323                  
       Uncertainty:-     100                  
     Required Time:=    1977                  
      Launch Clock:-       0                  
         Data Path:-     904                  
             Slack:=    1073                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK          
    489     489   124      9  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q            
     83     572    90     12  5.6  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g50443/Y                                         
    104     677    76      1  0.7  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g52209/Y                                         
     93     770    51      2  1.9  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g30596/Y                                         
     29     798    31      2  1.0  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g50399/Y                                         
    106     904    58      9  4.3  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g50144/Y                                         
      0     904     -      9    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_6__0_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 120: MET (1073 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_5__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_5__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     323                  
       Uncertainty:-     100                  
     Required Time:=    1977                  
      Launch Clock:-       0                  
         Data Path:-     904                  
             Slack:=    1073                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK          
    489     489   124      9  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q            
     83     572    90     12  5.6  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g50443/Y                                         
    104     677    76      1  0.7  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g52209/Y                                         
     93     770    51      2  1.9  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g30596/Y                                         
     29     798    31      2  1.0  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g50399/Y                                         
    106     904    58      9  4.3  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g50149/Y                                         
      0     904     -      9    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_5__1_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 121: MET (1073 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_5__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_5__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     323                  
       Uncertainty:-     100                  
     Required Time:=    1977                  
      Launch Clock:-       0                  
         Data Path:-     904                  
             Slack:=    1073                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK          
    489     489   124      9  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q            
     83     572    90     12  5.6  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g50443/Y                                         
    104     677    76      1  0.7  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g52209/Y                                         
     93     770    51      2  1.9  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g30596/Y                                         
     29     798    31      2  1.0  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g50399/Y                                         
    106     904    58      9  4.3  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g50144/Y                                         
      0     904     -      9    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_5__0_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 122: MET (1073 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_4__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_4__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     323                  
       Uncertainty:-     100                  
     Required Time:=    1977                  
      Launch Clock:-       0                  
         Data Path:-     904                  
             Slack:=    1073                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK          
    489     489   124      9  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q            
     83     572    90     12  5.6  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g50443/Y                                         
    104     677    76      1  0.7  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g52209/Y                                         
     93     770    51      2  1.9  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g30596/Y                                         
     29     798    31      2  1.0  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g50399/Y                                         
    106     904    58      9  4.3  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g50149/Y                                         
      0     904     -      9    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_4__1_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 123: MET (1073 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_4__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_4__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     323                  
       Uncertainty:-     100                  
     Required Time:=    1977                  
      Launch Clock:-       0                  
         Data Path:-     904                  
             Slack:=    1073                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK          
    489     489   124      9  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q            
     83     572    90     12  5.6  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g50443/Y                                         
    104     677    76      1  0.7  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g52209/Y                                         
     93     770    51      2  1.9  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g30596/Y                                         
     29     798    31      2  1.0  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g50399/Y                                         
    106     904    58      9  4.3  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g50144/Y                                         
      0     904     -      9    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_4__0_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 124: MET (1073 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_3__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_3__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     323                  
       Uncertainty:-     100                  
     Required Time:=    1977                  
      Launch Clock:-       0                  
         Data Path:-     904                  
             Slack:=    1073                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK          
    489     489   124      9  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q            
     83     572    90     12  5.6  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g50443/Y                                         
    104     677    76      1  0.7  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g52209/Y                                         
     93     770    51      2  1.9  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g30596/Y                                         
     29     798    31      2  1.0  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g50399/Y                                         
    106     904    58      9  4.3  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g50149/Y                                         
      0     904     -      9    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_3__1_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 125: MET (1073 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_3__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_3__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     323                  
       Uncertainty:-     100                  
     Required Time:=    1977                  
      Launch Clock:-       0                  
         Data Path:-     904                  
             Slack:=    1073                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK          
    489     489   124      9  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q            
     83     572    90     12  5.6  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g50443/Y                                         
    104     677    76      1  0.7  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g52209/Y                                         
     93     770    51      2  1.9  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g30596/Y                                         
     29     798    31      2  1.0  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g50399/Y                                         
    106     904    58      9  4.3  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g50144/Y                                         
      0     904     -      9    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_3__0_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 126: MET (1073 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_2__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_2__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     323                  
       Uncertainty:-     100                  
     Required Time:=    1977                  
      Launch Clock:-       0                  
         Data Path:-     904                  
             Slack:=    1073                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK          
    489     489   124      9  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q            
     83     572    90     12  5.6  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g50443/Y                                         
    104     677    76      1  0.7  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g52209/Y                                         
     93     770    51      2  1.9  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g30596/Y                                         
     29     798    31      2  1.0  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g50399/Y                                         
    106     904    58      9  4.3  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g50149/Y                                         
      0     904     -      9    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_2__1_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 127: MET (1073 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_2__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_2__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     323                  
       Uncertainty:-     100                  
     Required Time:=    1977                  
      Launch Clock:-       0                  
         Data Path:-     904                  
             Slack:=    1073                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK          
    489     489   124      9  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q            
     83     572    90     12  5.6  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g50443/Y                                         
    104     677    76      1  0.7  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g52209/Y                                         
     93     770    51      2  1.9  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g30596/Y                                         
     29     798    31      2  1.0  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g50399/Y                                         
    106     904    58      9  4.3  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g50144/Y                                         
      0     904     -      9    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_2__0_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 128: MET (1073 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_1__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_1__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     323                  
       Uncertainty:-     100                  
     Required Time:=    1977                  
      Launch Clock:-       0                  
         Data Path:-     904                  
             Slack:=    1073                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK          
    489     489   124      9  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q            
     83     572    90     12  5.6  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g50443/Y                                         
    104     677    76      1  0.7  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g52209/Y                                         
     93     770    51      2  1.9  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g30596/Y                                         
     29     798    31      2  1.0  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g50399/Y                                         
    106     904    58      9  4.3  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g50149/Y                                         
      0     904     -      9    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_1__1_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 129: MET (1073 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_1__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_1__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     323                  
       Uncertainty:-     100                  
     Required Time:=    1977                  
      Launch Clock:-       0                  
         Data Path:-     904                  
             Slack:=    1073                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK          
    489     489   124      9  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q            
     83     572    90     12  5.6  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g50443/Y                                         
    104     677    76      1  0.7  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g52209/Y                                         
     93     770    51      2  1.9  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g30596/Y                                         
     29     798    31      2  1.0  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g50399/Y                                         
    106     904    58      9  4.3  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g50144/Y                                         
      0     904     -      9    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_1__0_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 130: MET (1073 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_0__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_0__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     323                  
       Uncertainty:-     100                  
     Required Time:=    1977                  
      Launch Clock:-       0                  
         Data Path:-     904                  
             Slack:=    1073                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK          
    489     489   124      9  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q            
     83     572    90     12  5.6  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g50443/Y                                         
    104     677    76      1  0.7  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g52209/Y                                         
     93     770    51      2  1.9  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g30596/Y                                         
     29     798    31      2  1.0  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g50399/Y                                         
    106     904    58      9  4.3  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g50149/Y                                         
      0     904     -      9    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_0__1_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 131: MET (1073 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_0__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_0__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     323                  
       Uncertainty:-     100                  
     Required Time:=    1977                  
      Launch Clock:-       0                  
         Data Path:-     904                  
             Slack:=    1073                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK          
    489     489   124      9  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q            
     83     572    90     12  5.6  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g50443/Y                                         
    104     677    76      1  0.7  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g52209/Y                                         
     93     770    51      2  1.9  OR2X1_LVT     PD_RISC_CORE I_RISC_CORE/g30596/Y                                         
     29     798    31      2  1.0  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g50399/Y                                         
    106     904    58      9  4.3  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g50144/Y                                         
      0     904     -      9    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/Stack_Mem_reg_0__0_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 132: MET (1104 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_31_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[31]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_31_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     235                  
       Uncertainty:-     100                  
     Required Time:=    3765                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1104                  

Exceptions/Constraints:
  input_delay             600             in_del_96_1 

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                Domain                                             
#---------------------------------------------------------------------------------------------------
      0    2661    50      2  1.0  (arrival)   PD_ORCA_TOP sd_DQ_in[31]                             
      0    2661     -      2    -  SDFFX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_31_/D 
#---------------------------------------------------------------------------------------------------



Path 133: MET (1104 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_30_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[30]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_30_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     235                  
       Uncertainty:-     100                  
     Required Time:=    3765                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1104                  

Exceptions/Constraints:
  input_delay             600             in_del_100_1 

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                Domain                                             
#---------------------------------------------------------------------------------------------------
      0    2661    50      2  1.0  (arrival)   PD_ORCA_TOP sd_DQ_in[30]                             
      0    2661     -      2    -  SDFFX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_30_/D 
#---------------------------------------------------------------------------------------------------



Path 134: MET (1104 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[29]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_29_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     235                  
       Uncertainty:-     100                  
     Required Time:=    3765                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1104                  

Exceptions/Constraints:
  input_delay             600             in_del_104_1 

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                Domain                                             
#---------------------------------------------------------------------------------------------------
      0    2661    50      2  1.0  (arrival)   PD_ORCA_TOP sd_DQ_in[29]                             
      0    2661     -      2    -  SDFFX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_29_/D 
#---------------------------------------------------------------------------------------------------



Path 135: MET (1104 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_28_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[28]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_28_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     235                  
       Uncertainty:-     100                  
     Required Time:=    3765                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1104                  

Exceptions/Constraints:
  input_delay             600             in_del_108_1 

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                Domain                                             
#---------------------------------------------------------------------------------------------------
      0    2661    50      2  1.0  (arrival)   PD_ORCA_TOP sd_DQ_in[28]                             
      0    2661     -      2    -  SDFFX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_28_/D 
#---------------------------------------------------------------------------------------------------



Path 136: MET (1104 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[27]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_27_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     235                  
       Uncertainty:-     100                  
     Required Time:=    3765                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1104                  

Exceptions/Constraints:
  input_delay             600             in_del_112_1 

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                Domain                                             
#---------------------------------------------------------------------------------------------------
      0    2661    50      2  1.0  (arrival)   PD_ORCA_TOP sd_DQ_in[27]                             
      0    2661     -      2    -  SDFFX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_27_/D 
#---------------------------------------------------------------------------------------------------



Path 137: MET (1104 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[26]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_26_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     235                  
       Uncertainty:-     100                  
     Required Time:=    3765                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1104                  

Exceptions/Constraints:
  input_delay             600             in_del_116_1 

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                Domain                                             
#---------------------------------------------------------------------------------------------------
      0    2661    50      2  1.0  (arrival)   PD_ORCA_TOP sd_DQ_in[26]                             
      0    2661     -      2    -  SDFFX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_26_/D 
#---------------------------------------------------------------------------------------------------



Path 138: MET (1104 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_25_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[25]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_25_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     235                  
       Uncertainty:-     100                  
     Required Time:=    3765                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1104                  

Exceptions/Constraints:
  input_delay             600             in_del_120_1 

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                Domain                                             
#---------------------------------------------------------------------------------------------------
      0    2661    50      2  1.0  (arrival)   PD_ORCA_TOP sd_DQ_in[25]                             
      0    2661     -      2    -  SDFFX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_25_/D 
#---------------------------------------------------------------------------------------------------



Path 139: MET (1104 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_24_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[24]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_24_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     235                  
       Uncertainty:-     100                  
     Required Time:=    3765                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1104                  

Exceptions/Constraints:
  input_delay             600             in_del_124_1 

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                Domain                                             
#---------------------------------------------------------------------------------------------------
      0    2661    50      2  1.0  (arrival)   PD_ORCA_TOP sd_DQ_in[24]                             
      0    2661     -      2    -  SDFFX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_24_/D 
#---------------------------------------------------------------------------------------------------



Path 140: MET (1104 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_23_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[23]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_23_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     235                  
       Uncertainty:-     100                  
     Required Time:=    3765                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1104                  

Exceptions/Constraints:
  input_delay             600             in_del_128_1 

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                Domain                                             
#---------------------------------------------------------------------------------------------------
      0    2661    50      2  1.0  (arrival)   PD_ORCA_TOP sd_DQ_in[23]                             
      0    2661     -      2    -  SDFFX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_23_/D 
#---------------------------------------------------------------------------------------------------



Path 141: MET (1104 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_22_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[22]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_22_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     235                  
       Uncertainty:-     100                  
     Required Time:=    3765                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1104                  

Exceptions/Constraints:
  input_delay             600             in_del_132_1 

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                Domain                                             
#---------------------------------------------------------------------------------------------------
      0    2661    50      2  1.0  (arrival)   PD_ORCA_TOP sd_DQ_in[22]                             
      0    2661     -      2    -  SDFFX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_22_/D 
#---------------------------------------------------------------------------------------------------



Path 142: MET (1104 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_21_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[21]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_21_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     235                  
       Uncertainty:-     100                  
     Required Time:=    3765                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1104                  

Exceptions/Constraints:
  input_delay             600             in_del_136_1 

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                Domain                                             
#---------------------------------------------------------------------------------------------------
      0    2661    50      2  1.0  (arrival)   PD_ORCA_TOP sd_DQ_in[21]                             
      0    2661     -      2    -  SDFFX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_21_/D 
#---------------------------------------------------------------------------------------------------



Path 143: MET (1104 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_20_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[20]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_20_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     235                  
       Uncertainty:-     100                  
     Required Time:=    3765                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1104                  

Exceptions/Constraints:
  input_delay             600             in_del_140_1 

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                Domain                                             
#---------------------------------------------------------------------------------------------------
      0    2661    50      2  1.0  (arrival)   PD_ORCA_TOP sd_DQ_in[20]                             
      0    2661     -      2    -  SDFFX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_20_/D 
#---------------------------------------------------------------------------------------------------



Path 144: MET (1104 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_19_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[19]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_19_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     235                  
       Uncertainty:-     100                  
     Required Time:=    3765                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1104                  

Exceptions/Constraints:
  input_delay             600             in_del_144_1 

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                Domain                                             
#---------------------------------------------------------------------------------------------------
      0    2661    50      2  1.0  (arrival)   PD_ORCA_TOP sd_DQ_in[19]                             
      0    2661     -      2    -  SDFFX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_19_/D 
#---------------------------------------------------------------------------------------------------



Path 145: MET (1104 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_18_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[18]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_18_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     235                  
       Uncertainty:-     100                  
     Required Time:=    3765                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1104                  

Exceptions/Constraints:
  input_delay             600             in_del_148_1 

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                Domain                                             
#---------------------------------------------------------------------------------------------------
      0    2661    50      2  1.0  (arrival)   PD_ORCA_TOP sd_DQ_in[18]                             
      0    2661     -      2    -  SDFFX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_18_/D 
#---------------------------------------------------------------------------------------------------



Path 146: MET (1104 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[17]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_17_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     235                  
       Uncertainty:-     100                  
     Required Time:=    3765                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1104                  

Exceptions/Constraints:
  input_delay             600             in_del_152_1 

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                Domain                                             
#---------------------------------------------------------------------------------------------------
      0    2661    50      2  1.0  (arrival)   PD_ORCA_TOP sd_DQ_in[17]                             
      0    2661     -      2    -  SDFFX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_17_/D 
#---------------------------------------------------------------------------------------------------



Path 147: MET (1104 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[16]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_16_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     235                  
       Uncertainty:-     100                  
     Required Time:=    3765                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1104                  

Exceptions/Constraints:
  input_delay             600             in_del_156_1 

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                Domain                                             
#---------------------------------------------------------------------------------------------------
      0    2661    50      2  1.0  (arrival)   PD_ORCA_TOP sd_DQ_in[16]                             
      0    2661     -      2    -  SDFFX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_16_/D 
#---------------------------------------------------------------------------------------------------



Path 148: MET (1104 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_15_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[15]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_15_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     235                  
       Uncertainty:-     100                  
     Required Time:=    3765                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1104                  

Exceptions/Constraints:
  input_delay             600             in_del_160_1 

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                Domain                                             
#---------------------------------------------------------------------------------------------------
      0    2661    50      2  1.0  (arrival)   PD_ORCA_TOP sd_DQ_in[15]                             
      0    2661     -      2    -  SDFFX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_15_/D 
#---------------------------------------------------------------------------------------------------



Path 149: MET (1104 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[14]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_14_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     235                  
       Uncertainty:-     100                  
     Required Time:=    3765                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1104                  

Exceptions/Constraints:
  input_delay             600             in_del_164_1 

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                Domain                                             
#---------------------------------------------------------------------------------------------------
      0    2661    50      2  1.0  (arrival)   PD_ORCA_TOP sd_DQ_in[14]                             
      0    2661     -      2    -  SDFFX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_14_/D 
#---------------------------------------------------------------------------------------------------



Path 150: MET (1104 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[13]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_13_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     235                  
       Uncertainty:-     100                  
     Required Time:=    3765                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1104                  

Exceptions/Constraints:
  input_delay             600             in_del_168_1 

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                Domain                                             
#---------------------------------------------------------------------------------------------------
      0    2661    50      2  1.0  (arrival)   PD_ORCA_TOP sd_DQ_in[13]                             
      0    2661     -      2    -  SDFFX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_13_/D 
#---------------------------------------------------------------------------------------------------



Path 151: MET (1104 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_12_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[12]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_12_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     235                  
       Uncertainty:-     100                  
     Required Time:=    3765                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1104                  

Exceptions/Constraints:
  input_delay             600             in_del_172_1 

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                Domain                                             
#---------------------------------------------------------------------------------------------------
      0    2661    50      2  1.0  (arrival)   PD_ORCA_TOP sd_DQ_in[12]                             
      0    2661     -      2    -  SDFFX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_12_/D 
#---------------------------------------------------------------------------------------------------



Path 152: MET (1104 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[11]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_11_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     235                  
       Uncertainty:-     100                  
     Required Time:=    3765                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1104                  

Exceptions/Constraints:
  input_delay             600             in_del_176_1 

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                Domain                                             
#---------------------------------------------------------------------------------------------------
      0    2661    50      2  1.0  (arrival)   PD_ORCA_TOP sd_DQ_in[11]                             
      0    2661     -      2    -  SDFFX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_11_/D 
#---------------------------------------------------------------------------------------------------



Path 153: MET (1104 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[10]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     235                  
       Uncertainty:-     100                  
     Required Time:=    3765                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1104                  

Exceptions/Constraints:
  input_delay             600             in_del_180_1 

#---------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Power                 Timing Point                
#  (ps)   (ps)   (ps)        (fF)                Domain                                             
#---------------------------------------------------------------------------------------------------
      0    2661    50      2  1.0  (arrival)   PD_ORCA_TOP sd_DQ_in[10]                             
      0    2661     -      2    -  SDFFX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_/D 
#---------------------------------------------------------------------------------------------------



Path 154: MET (1104 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_9_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[9]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_9_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     235                  
       Uncertainty:-     100                  
     Required Time:=    3765                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1104                  

Exceptions/Constraints:
  input_delay             600             in_del_184_1 

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Power                 Timing Point               
#  (ps)   (ps)   (ps)        (fF)                Domain                                            
#--------------------------------------------------------------------------------------------------
      0    2661    50      2  1.0  (arrival)   PD_ORCA_TOP sd_DQ_in[9]                             
      0    2661     -      2    -  SDFFX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_9_/D 
#--------------------------------------------------------------------------------------------------



Path 155: MET (1104 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_8_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[8]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_8_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     235                  
       Uncertainty:-     100                  
     Required Time:=    3765                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1104                  

Exceptions/Constraints:
  input_delay             600             in_del_188_1 

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Power                 Timing Point               
#  (ps)   (ps)   (ps)        (fF)                Domain                                            
#--------------------------------------------------------------------------------------------------
      0    2661    50      2  1.0  (arrival)   PD_ORCA_TOP sd_DQ_in[8]                             
      0    2661     -      2    -  SDFFX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_8_/D 
#--------------------------------------------------------------------------------------------------



Path 156: MET (1104 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_7_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[7]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_7_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     235                  
       Uncertainty:-     100                  
     Required Time:=    3765                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1104                  

Exceptions/Constraints:
  input_delay             600             in_del_192_1 

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Power                 Timing Point               
#  (ps)   (ps)   (ps)        (fF)                Domain                                            
#--------------------------------------------------------------------------------------------------
      0    2661    50      2  1.0  (arrival)   PD_ORCA_TOP sd_DQ_in[7]                             
      0    2661     -      2    -  SDFFX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_7_/D 
#--------------------------------------------------------------------------------------------------



Path 157: MET (1104 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_6_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[6]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_6_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     235                  
       Uncertainty:-     100                  
     Required Time:=    3765                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1104                  

Exceptions/Constraints:
  input_delay             600             in_del_196_1 

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Power                 Timing Point               
#  (ps)   (ps)   (ps)        (fF)                Domain                                            
#--------------------------------------------------------------------------------------------------
      0    2661    50      2  1.0  (arrival)   PD_ORCA_TOP sd_DQ_in[6]                             
      0    2661     -      2    -  SDFFX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_6_/D 
#--------------------------------------------------------------------------------------------------



Path 158: MET (1104 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[5]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_5_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     235                  
       Uncertainty:-     100                  
     Required Time:=    3765                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1104                  

Exceptions/Constraints:
  input_delay             600             in_del_200_1 

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Power                 Timing Point               
#  (ps)   (ps)   (ps)        (fF)                Domain                                            
#--------------------------------------------------------------------------------------------------
      0    2661    50      2  1.0  (arrival)   PD_ORCA_TOP sd_DQ_in[5]                             
      0    2661     -      2    -  SDFFX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_5_/D 
#--------------------------------------------------------------------------------------------------



Path 159: MET (1104 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_4_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[4]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_4_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     235                  
       Uncertainty:-     100                  
     Required Time:=    3765                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1104                  

Exceptions/Constraints:
  input_delay             600             in_del_204_1 

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Power                 Timing Point               
#  (ps)   (ps)   (ps)        (fF)                Domain                                            
#--------------------------------------------------------------------------------------------------
      0    2661    50      2  1.0  (arrival)   PD_ORCA_TOP sd_DQ_in[4]                             
      0    2661     -      2    -  SDFFX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_4_/D 
#--------------------------------------------------------------------------------------------------



Path 160: MET (1104 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[3]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_3_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     235                  
       Uncertainty:-     100                  
     Required Time:=    3765                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1104                  

Exceptions/Constraints:
  input_delay             600             in_del_208_1 

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Power                 Timing Point               
#  (ps)   (ps)   (ps)        (fF)                Domain                                            
#--------------------------------------------------------------------------------------------------
      0    2661    50      2  1.0  (arrival)   PD_ORCA_TOP sd_DQ_in[3]                             
      0    2661     -      2    -  SDFFX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_3_/D 
#--------------------------------------------------------------------------------------------------



Path 161: MET (1104 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[2]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_2_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     235                  
       Uncertainty:-     100                  
     Required Time:=    3765                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1104                  

Exceptions/Constraints:
  input_delay             600             in_del_212_1 

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Power                 Timing Point               
#  (ps)   (ps)   (ps)        (fF)                Domain                                            
#--------------------------------------------------------------------------------------------------
      0    2661    50      2  1.0  (arrival)   PD_ORCA_TOP sd_DQ_in[2]                             
      0    2661     -      2    -  SDFFX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_2_/D 
#--------------------------------------------------------------------------------------------------



Path 162: MET (1104 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_1_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[1]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_1_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     235                  
       Uncertainty:-     100                  
     Required Time:=    3765                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1104                  

Exceptions/Constraints:
  input_delay             600             in_del_216_1 

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Power                 Timing Point               
#  (ps)   (ps)   (ps)        (fF)                Domain                                            
#--------------------------------------------------------------------------------------------------
      0    2661    50      2  1.0  (arrival)   PD_ORCA_TOP sd_DQ_in[1]                             
      0    2661     -      2    -  SDFFX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_1_/D 
#--------------------------------------------------------------------------------------------------



Path 163: MET (1104 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) sd_DQ_in[0]
          Clock: (F) v_SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_0_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2061     
                                              
             Setup:-     235                  
       Uncertainty:-     100                  
     Required Time:=    3765                  
      Launch Clock:-    2061                  
       Input Delay:-     600                  
         Data Path:-       0                  
             Slack:=    1104                  

Exceptions/Constraints:
  input_delay             600             in_del_220_1 

#--------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell         Power                 Timing Point               
#  (ps)   (ps)   (ps)        (fF)                Domain                                            
#--------------------------------------------------------------------------------------------------
      0    2661    50      2  1.0  (arrival)   PD_ORCA_TOP sd_DQ_in[0]                             
      0    2661     -      2    -  SDFFX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_0_/D 
#--------------------------------------------------------------------------------------------------



Path 164: MET (1132 ps) Clock Gating Setup Check at cgic pin I_RISC_CORE/I_DATA_PATH\/clk_gate_Oprnd_A_reg/latch/EN
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/clk_gate_Oprnd_A_reg/latch/EN
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
  Gate Check Setup:-     310                  
       Uncertainty:-     100                  
     Required Time:=    1990                  
      Launch Clock:-       0                  
         Data Path:-     858                  
             Slack:=    1132                  

#--------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                         Timing Point                       
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                           
#--------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/CLK    
    466     466    90      5  2.7  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_30_/Q      
     74     540    77      3  1.5  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g50274/Y                                   
     90     630    65      1  0.5  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g50081/Y                                   
     88     718    40      1  0.6  OA21X1_LVT    PD_RISC_CORE I_RISC_CORE/g49991/Y                                   
    140     858    43      1  0.4  OAI21X1_LVT   PD_RISC_CORE I_RISC_CORE/g49837/Y                                   
      0     858     -      1    -  CGLPPRX2_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/clk_gate_Oprnd_A_reg/latch/EN 
#--------------------------------------------------------------------------------------------------------------------



Path 165: MET (1142 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_14/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_5_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_14/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     202                  
       Uncertainty:-     100                  
     Required Time:=    3798                  
      Launch Clock:-       0                  
         Data Path:-    2656                  
             Slack:=    1142                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_5_/CLK 
    364     364    87      3  4.3  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_5_/Q   
     79     442    87      3  1.8  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191589/Y              
    180     622    33      1  0.5  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191555/Y              
     78     700    91      3  1.6  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191551/Y              
    125     826    59      6  3.4  AO21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191544/Y              
    125     951   151      4  2.5  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191538/Y              
     46     997    73      2  1.6  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191534/Y              
    103    1100   101      2  1.3  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191524/Y              
    100    1200    51      3  1.8  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191512/Y              
     92    1292   119      3  2.5  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191509/Y              
     77    1370    61      1  0.6  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191507/Y              
     51    1421    59      1  1.0  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191502/Y              
     98    1518    38      1  0.7  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191473/C1             
     89    1607    38      2  1.6  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191469/Y              
    144    1751    48      2  1.3  OAI21X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191467/Y              
    100    1851    31      2  1.3  NOR2X0_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191463/Y              
    100    1951    42      1  0.5  OR3X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191459/Y              
     78    2029    85      2  1.1  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191453/Y              
     89    2117    46      2  1.4  AND2X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191434/Y              
     68    2185    32      1  0.6  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191432/Y              
     46    2232    58      1  0.6  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191431/Y              
     93    2324    34      2  1.0  AND2X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191428/Y              
    162    2486    43      3  1.6  OAI22X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191427/Y              
     93    2580    46      2  1.2  OA21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191425/Y              
     76    2656    55      3  1.7  AO21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191424/Y              
      0    2656     -      3    -  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_14/D                 
#----------------------------------------------------------------------------------------------------------



Path 166: MET (1174 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/STACK_FULL_reg/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/STACK_FULL_reg/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     326                  
       Uncertainty:-     100                  
     Required Time:=    1974                  
      Launch Clock:-       0                  
         Data Path:-     800                  
             Slack:=    1174                  

#----------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                          Timing Point                        
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                             
#----------------------------------------------------------------------------------------------------------------------
      0       0   200      5    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/CLK 
    407     407    65      5  2.6  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/TOS_int_reg_2_/Q   
    172     579   222      7  4.2  NAND2X0_LVT   PD_RISC_CORE I_RISC_CORE/g50304/Y                                     
     59     638   101      3  1.5  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g50236/Y                                     
    162     800    66      1  0.5  AND4X1_LVT    PD_RISC_CORE I_RISC_CORE/g49966/Y                                     
      0     800     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I_STACK_FSM\/STACK_FULL_reg/D   
#----------------------------------------------------------------------------------------------------------------------



Path 167: MET (1189 ps) Setup Check with Pin I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_RegB_reg/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_RegB_reg/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     310                  
       Uncertainty:-     100                  
     Required Time:=    1990                  
      Launch Clock:-       0                  
         Data Path:-     801                  
             Slack:=    1189                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    468     468    93      5  2.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     49     517    56      3  1.6  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g50405/Y                                               
     85     602    99      3  1.7  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g50121/Y                                               
    131     733    26      1  0.6  AOI21X1_LVT   PD_RISC_CORE I_RISC_CORE/g52218/Y                                               
     68     801    32      1  0.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g52217/Y                                               
      0     801     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_RegB_reg/D                   
#--------------------------------------------------------------------------------------------------------------------------------



Path 168: MET (1191 ps) Setup Check with Pin I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     316                  
       Uncertainty:-     100                  
     Required Time:=    1984                  
      Launch Clock:-       0                  
         Data Path:-     793                  
             Slack:=    1191                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    468     468    93      5  2.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     49     517    56      3  1.6  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g50405/Y                                               
     85     602    99      3  1.7  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g50121/Y                                               
    100     702    41      1  0.7  OA21X1_LVT    PD_RISC_CORE I_RISC_CORE/g49961/Y                                               
     91     793    26      1  0.5  NOR2X0_LVT    PD_RISC_CORE I_RISC_CORE/g49860/Y                                               
      0     793     -      1    -  SDFFARX2_LVT  PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/D                    
#--------------------------------------------------------------------------------------------------------------------------------



Path 169: MET (1227 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_16/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_5_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_16/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     197                  
       Uncertainty:-     100                  
     Required Time:=    3803                  
      Launch Clock:-       0                  
         Data Path:-    2576                  
             Slack:=    1227                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_5_/CLK 
    364     364    87      3  4.3  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_5_/Q   
     79     442    87      3  1.8  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191589/Y              
    180     622    33      1  0.5  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191555/Y              
     78     700    91      3  1.6  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191551/Y              
    125     826    59      6  3.4  AO21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191544/Y              
    125     951   151      4  2.5  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191538/Y              
     46     997    73      2  1.6  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191534/Y              
    103    1100   101      2  1.3  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191524/Y              
    100    1200    51      3  1.8  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191512/Y              
     92    1292   119      3  2.5  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191509/Y              
     77    1370    61      1  0.6  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191507/Y              
     51    1421    59      1  1.0  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191502/Y              
     98    1518    38      1  0.7  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191473/C1             
     89    1607    38      2  1.6  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191469/Y              
    144    1751    48      2  1.3  OAI21X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191467/Y              
    100    1851    31      2  1.3  NOR2X0_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191463/Y              
    100    1951    42      1  0.5  OR3X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191459/Y              
     78    2029    85      2  1.1  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191453/Y              
     89    2117    46      2  1.4  AND2X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191434/Y              
     68    2185    32      1  0.6  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191432/Y              
     46    2232    58      1  0.6  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191431/Y              
     93    2324    34      2  1.0  AND2X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191428/Y              
    162    2486    43      3  1.6  OAI22X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191427/Y              
     90    2576    40      1  0.5  AO21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191426/Y              
      0    2576     -      1    -  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_16/D                 
#----------------------------------------------------------------------------------------------------------



Path 170: MET (1248 ps) Clock Gating Setup Check at cgic pin I_RISC_CORE/I_DATA_PATH\/clk_gate_Oprnd_B_reg/latch/EN
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/clk_gate_Oprnd_B_reg/latch/EN
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
  Gate Check Setup:-     308                  
       Uncertainty:-     100                  
     Required Time:=    1992                  
      Launch Clock:-       0                  
         Data Path:-     744                  
             Slack:=    1248                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    409     409    67      5  2.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
    207     616   103     19 11.4  NAND3X2_LVT   PD_RISC_CORE I_RISC_CORE/g30598/Y                                               
     45     660    57      4  1.8  INVX1_LVT     PD_RISC_CORE I_RISC_CORE/g30316/Y                                               
     84     744    39      1  0.4  AO21X1_LVT    PD_RISC_CORE I_RISC_CORE/g49877/Y                                               
      0     744     -      1    -  CGLPPRX2_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/clk_gate_Oprnd_B_reg/latch/EN             
#--------------------------------------------------------------------------------------------------------------------------------



Path 171: MET (1257 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_15_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_15_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     310                  
       Uncertainty:-     100                  
     Required Time:=    1990                  
      Launch Clock:-       0                  
         Data Path:-     733                  
             Slack:=    1257                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    468     468    93      5  2.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
    168     637    71     19 11.3  NAND3X2_LVT   PD_RISC_CORE I_RISC_CORE/g30598/Y                                               
     96     733    31      1  0.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g50240/Y                                               
      0     733     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_15_/D                         
#--------------------------------------------------------------------------------------------------------------------------------



Path 172: MET (1257 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_14_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_14_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     310                  
       Uncertainty:-     100                  
     Required Time:=    1990                  
      Launch Clock:-       0                  
         Data Path:-     733                  
             Slack:=    1257                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    468     468    93      5  2.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
    168     637    71     19 11.3  NAND3X2_LVT   PD_RISC_CORE I_RISC_CORE/g30598/Y                                               
     96     733    31      1  0.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g50241/Y                                               
      0     733     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_14_/D                         
#--------------------------------------------------------------------------------------------------------------------------------



Path 173: MET (1257 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_13_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_13_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     310                  
       Uncertainty:-     100                  
     Required Time:=    1990                  
      Launch Clock:-       0                  
         Data Path:-     733                  
             Slack:=    1257                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    468     468    93      5  2.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
    168     637    71     19 11.3  NAND3X2_LVT   PD_RISC_CORE I_RISC_CORE/g30598/Y                                               
     96     733    31      1  0.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g50245/Y                                               
      0     733     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_13_/D                         
#--------------------------------------------------------------------------------------------------------------------------------



Path 174: MET (1257 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_12_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_12_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     310                  
       Uncertainty:-     100                  
     Required Time:=    1990                  
      Launch Clock:-       0                  
         Data Path:-     733                  
             Slack:=    1257                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    468     468    93      5  2.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
    168     637    71     19 11.3  NAND3X2_LVT   PD_RISC_CORE I_RISC_CORE/g30598/Y                                               
     96     733    31      1  0.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g50250/Y                                               
      0     733     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_12_/D                         
#--------------------------------------------------------------------------------------------------------------------------------



Path 175: MET (1257 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_11_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_11_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     310                  
       Uncertainty:-     100                  
     Required Time:=    1990                  
      Launch Clock:-       0                  
         Data Path:-     733                  
             Slack:=    1257                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    468     468    93      5  2.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
    168     637    71     19 11.3  NAND3X2_LVT   PD_RISC_CORE I_RISC_CORE/g30598/Y                                               
     96     733    31      1  0.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g50256/Y                                               
      0     733     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_11_/D                         
#--------------------------------------------------------------------------------------------------------------------------------



Path 176: MET (1257 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_10_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_10_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     310                  
       Uncertainty:-     100                  
     Required Time:=    1990                  
      Launch Clock:-       0                  
         Data Path:-     733                  
             Slack:=    1257                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    468     468    93      5  2.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
    168     637    71     19 11.3  NAND3X2_LVT   PD_RISC_CORE I_RISC_CORE/g30598/Y                                               
     96     733    31      1  0.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g50257/Y                                               
      0     733     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_10_/D                         
#--------------------------------------------------------------------------------------------------------------------------------



Path 177: MET (1257 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_9_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_9_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     310                  
       Uncertainty:-     100                  
     Required Time:=    1990                  
      Launch Clock:-       0                  
         Data Path:-     733                  
             Slack:=    1257                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    468     468    93      5  2.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
    168     637    71     19 11.3  NAND3X2_LVT   PD_RISC_CORE I_RISC_CORE/g30598/Y                                               
     96     733    31      1  0.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g50246/Y                                               
      0     733     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_9_/D                          
#--------------------------------------------------------------------------------------------------------------------------------



Path 178: MET (1257 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_8_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_8_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     310                  
       Uncertainty:-     100                  
     Required Time:=    1990                  
      Launch Clock:-       0                  
         Data Path:-     733                  
             Slack:=    1257                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    468     468    93      5  2.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
    168     637    71     19 11.3  NAND3X2_LVT   PD_RISC_CORE I_RISC_CORE/g30598/Y                                               
     96     733    31      1  0.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g50244/Y                                               
      0     733     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_8_/D                          
#--------------------------------------------------------------------------------------------------------------------------------



Path 179: MET (1257 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_7_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_7_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     310                  
       Uncertainty:-     100                  
     Required Time:=    1990                  
      Launch Clock:-       0                  
         Data Path:-     733                  
             Slack:=    1257                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    468     468    93      5  2.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
    168     637    71     19 11.3  NAND3X2_LVT   PD_RISC_CORE I_RISC_CORE/g30598/Y                                               
     96     733    31      1  0.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g50252/Y                                               
      0     733     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_7_/D                          
#--------------------------------------------------------------------------------------------------------------------------------



Path 180: MET (1257 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_6_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_6_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     310                  
       Uncertainty:-     100                  
     Required Time:=    1990                  
      Launch Clock:-       0                  
         Data Path:-     733                  
             Slack:=    1257                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    468     468    93      5  2.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
    168     637    71     19 11.3  NAND3X2_LVT   PD_RISC_CORE I_RISC_CORE/g30598/Y                                               
     96     733    31      1  0.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g49932/Y                                               
      0     733     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_6_/D                          
#--------------------------------------------------------------------------------------------------------------------------------



Path 181: MET (1257 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_5_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_5_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     310                  
       Uncertainty:-     100                  
     Required Time:=    1990                  
      Launch Clock:-       0                  
         Data Path:-     733                  
             Slack:=    1257                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    468     468    93      5  2.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
    168     637    71     19 11.3  NAND3X2_LVT   PD_RISC_CORE I_RISC_CORE/g30598/Y                                               
     96     733    31      1  0.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g50258/Y                                               
      0     733     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_5_/D                          
#--------------------------------------------------------------------------------------------------------------------------------



Path 182: MET (1257 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_4_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_4_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     310                  
       Uncertainty:-     100                  
     Required Time:=    1990                  
      Launch Clock:-       0                  
         Data Path:-     733                  
             Slack:=    1257                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    468     468    93      5  2.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
    168     637    71     19 11.3  NAND3X2_LVT   PD_RISC_CORE I_RISC_CORE/g30598/Y                                               
     96     733    31      1  0.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g49934/Y                                               
      0     733     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_4_/D                          
#--------------------------------------------------------------------------------------------------------------------------------



Path 183: MET (1257 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     310                  
       Uncertainty:-     100                  
     Required Time:=    1990                  
      Launch Clock:-       0                  
         Data Path:-     733                  
             Slack:=    1257                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    468     468    93      5  2.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
    168     637    71     19 11.3  NAND3X2_LVT   PD_RISC_CORE I_RISC_CORE/g30598/Y                                               
     96     733    31      1  0.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g50251/Y                                               
      0     733     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_3_/D                          
#--------------------------------------------------------------------------------------------------------------------------------



Path 184: MET (1257 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     310                  
       Uncertainty:-     100                  
     Required Time:=    1990                  
      Launch Clock:-       0                  
         Data Path:-     733                  
             Slack:=    1257                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    468     468    93      5  2.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
    168     637    71     19 11.3  NAND3X2_LVT   PD_RISC_CORE I_RISC_CORE/g30598/Y                                               
     96     733    31      1  0.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g49930/Y                                               
      0     733     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_2_/D                          
#--------------------------------------------------------------------------------------------------------------------------------



Path 185: MET (1257 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     310                  
       Uncertainty:-     100                  
     Required Time:=    1990                  
      Launch Clock:-       0                  
         Data Path:-     733                  
             Slack:=    1257                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    468     468    93      5  2.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
    168     637    71     19 11.3  NAND3X2_LVT   PD_RISC_CORE I_RISC_CORE/g30598/Y                                               
     96     733    31      1  0.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g50254/Y                                               
      0     733     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_1_/D                          
#--------------------------------------------------------------------------------------------------------------------------------



Path 186: MET (1257 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     310                  
       Uncertainty:-     100                  
     Required Time:=    1990                  
      Launch Clock:-       0                  
         Data Path:-     733                  
             Slack:=    1257                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    468     468    93      5  2.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
    168     637    71     19 11.3  NAND3X2_LVT   PD_RISC_CORE I_RISC_CORE/g30598/Y                                               
     96     733    31      1  0.5  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g50249/Y                                               
      0     733     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/Oprnd_A_reg_0_/D                          
#--------------------------------------------------------------------------------------------------------------------------------



Path 187: MET (1313 ps) Setup Check with Pin I_RISC_CORE/I_CONTROL\/EndOfInstrn_reg/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_CONTROL\/EndOfInstrn_reg/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     326                  
       Uncertainty:-     100                  
     Required Time:=    1974                  
      Launch Clock:-       0                  
         Data Path:-     661                  
             Slack:=    1313                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    468     468    93      5  2.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     49     517    56      3  1.6  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g50405/Y                                               
     85     602    99      3  1.7  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g50121/Y                                               
     59     661    65      5  2.2  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g50070/Y                                               
      0     661     -      5    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_CONTROL\/EndOfInstrn_reg/D                           
#--------------------------------------------------------------------------------------------------------------------------------



Path 188: MET (1316 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_24/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_5_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_24/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     198                  
       Uncertainty:-     100                  
     Required Time:=    3802                  
      Launch Clock:-       0                  
         Data Path:-    2486                  
             Slack:=    1316                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_5_/CLK 
    364     364    87      3  4.3  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_5_/Q   
     79     442    87      3  1.8  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191589/Y              
    180     622    33      1  0.5  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191555/Y              
     78     700    91      3  1.6  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191551/Y              
    125     826    59      6  3.4  AO21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191544/Y              
    125     951   151      4  2.5  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191538/Y              
     46     997    73      2  1.6  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191534/Y              
    103    1100   101      2  1.3  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191524/Y              
    100    1200    51      3  1.8  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191512/Y              
     92    1292   119      3  2.5  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191509/Y              
     77    1370    61      1  0.6  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191507/Y              
     51    1421    59      1  1.0  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191502/Y              
     98    1518    38      1  0.7  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191473/C1             
     89    1607    38      2  1.6  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191469/Y              
    144    1751    48      2  1.3  OAI21X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191467/Y              
    100    1851    31      2  1.3  NOR2X0_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191463/Y              
    100    1951    42      1  0.5  OR3X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191459/Y              
     78    2029    85      2  1.1  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191453/Y              
     89    2117    46      2  1.4  AND2X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191434/Y              
     68    2185    32      1  0.6  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191432/Y              
     46    2232    58      1  0.6  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191431/Y              
     93    2324    34      2  1.0  AND2X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191428/Y              
    162    2486    43      3  1.6  OAI22X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191427/Y              
      0    2486     -      3    -  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_24/D                 
#----------------------------------------------------------------------------------------------------------



Path 189: MET (1316 ps) Clock Gating Setup Check at cgic pin I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/clk_gate_PCint_reg/latch/EN
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/clk_gate_PCint_reg/latch/EN
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
  Gate Check Setup:-     322                  
       Uncertainty:-     100                  
     Required Time:=    1978                  
      Launch Clock:-       0                  
         Data Path:-     661                  
             Slack:=    1316                  

#-----------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                                 Timing Point                              
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                          
#-----------------------------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK    
    468     468    93      5  2.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q      
     49     517    56      3  1.6  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g50405/Y                                                  
     85     602    99      3  1.7  NAND3X0_LVT   PD_RISC_CORE I_RISC_CORE/g50121/Y                                                  
     59     661    65      5  2.2  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g50070/Y                                                  
      0     661     -      5    -  CGLPPRX2_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/clk_gate_PCint_reg/latch/EN 
#-----------------------------------------------------------------------------------------------------------------------------------



Path 190: MET (1337 ps) Setup Check with Pin I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     313                  
       Uncertainty:-     100                  
     Required Time:=    1987                  
      Launch Clock:-       0                  
         Data Path:-     649                  
             Slack:=    1337                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    468     468    93      5  2.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     49     517    56      3  1.6  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g50405/Y                                               
    132     649    38      1  0.5  AO22X1_LVT    PD_RISC_CORE I_RISC_CORE/g50094/Y                                               
      0     649     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_1_/D   
#--------------------------------------------------------------------------------------------------------------------------------



Path 191: MET (1370 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_18/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_5_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/R_18/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     305                  
       Uncertainty:-     100                  
     Required Time:=    3695                  
      Launch Clock:-       0                  
         Data Path:-    2324                  
             Slack:=    1370                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_5_/CLK 
    364     364    87      3  4.3  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_5_/Q   
     79     442    87      3  1.8  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191589/Y              
    180     622    33      1  0.5  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191555/Y              
     78     700    91      3  1.6  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191551/Y              
    125     826    59      6  3.4  AO21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191544/Y              
    125     951   151      4  2.5  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191538/Y              
     46     997    73      2  1.6  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191534/Y              
    103    1100   101      2  1.3  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191524/Y              
    100    1200    51      3  1.8  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191512/Y              
     92    1292   119      3  2.5  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191509/Y              
     77    1370    61      1  0.6  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191507/Y              
     51    1421    59      1  1.0  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191502/Y              
     98    1518    38      1  0.7  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191473/C1             
     89    1607    38      2  1.6  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191469/Y              
    144    1751    48      2  1.3  OAI21X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191467/Y              
    100    1851    31      2  1.3  NOR2X0_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191463/Y              
    100    1951    42      1  0.5  OR3X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191459/Y              
     78    2029    85      2  1.1  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191453/Y              
     89    2117    46      2  1.4  AND2X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191434/Y              
     68    2185    32      1  0.6  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191432/Y              
     46    2232    58      1  0.6  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191431/Y              
     93    2324    34      2  1.0  AND2X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191428/Y              
      0    2324     -      2    -  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_18/D                 
#----------------------------------------------------------------------------------------------------------



Path 192: MET (1419 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2->A2[0]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A2[0]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -197                  
       Uncertainty:-     100                  
     Required Time:=    2497                  
      Launch Clock:-       0                  
         Data Path:-    1078                  
             Slack:=    1419                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK 
    472     472    98      6  3.2  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/Q   
    116     588    77      7  3.7  OR2X1_LVT      PD_RISC_CORE I_RISC_CORE/g52129/Y                                
     39     627    45      2  1.1  INVX0_LVT      PD_RISC_CORE I_RISC_CORE/g50407/Y                                
    180     807   258      8  5.0  NAND2X0_LVT    PD_RISC_CORE I_RISC_CORE/g50209/Y                                
     88     895   133      8  3.9  INVX1_LVT      PD_RISC_CORE I_RISC_CORE/g50143/Y                                
    183    1078    37      2  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g49981/Y                                
      0    1078     -      2    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A2[0]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 193: MET (1419 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2->A2[1]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A2[1]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -197                  
       Uncertainty:-     100                  
     Required Time:=    2497                  
      Launch Clock:-       0                  
         Data Path:-    1078                  
             Slack:=    1419                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK 
    472     472    98      6  3.2  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/Q   
    116     588    77      7  3.7  OR2X1_LVT      PD_RISC_CORE I_RISC_CORE/g52129/Y                                
     39     627    45      2  1.1  INVX0_LVT      PD_RISC_CORE I_RISC_CORE/g50407/Y                                
    180     807   258      8  5.0  NAND2X0_LVT    PD_RISC_CORE I_RISC_CORE/g50209/Y                                
     88     895   133      8  3.9  INVX1_LVT      PD_RISC_CORE I_RISC_CORE/g50143/Y                                
    183    1078    37      2  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g49980/Y                                
      0    1078     -      2    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A2[1]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 194: MET (1419 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2->A2[2]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A2[2]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -197                  
       Uncertainty:-     100                  
     Required Time:=    2497                  
      Launch Clock:-       0                  
         Data Path:-    1078                  
             Slack:=    1419                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK 
    472     472    98      6  3.2  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/Q   
    116     588    77      7  3.7  OR2X1_LVT      PD_RISC_CORE I_RISC_CORE/g52129/Y                                
     39     627    45      2  1.1  INVX0_LVT      PD_RISC_CORE I_RISC_CORE/g50407/Y                                
    180     807   258      8  5.0  NAND2X0_LVT    PD_RISC_CORE I_RISC_CORE/g50209/Y                                
     88     895   133      8  3.9  INVX1_LVT      PD_RISC_CORE I_RISC_CORE/g50143/Y                                
    183    1078    37      2  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g49978/Y                                
      0    1078     -      2    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A2[2]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 195: MET (1419 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2->A2[3]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A2[3]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -197                  
       Uncertainty:-     100                  
     Required Time:=    2497                  
      Launch Clock:-       0                  
         Data Path:-    1078                  
             Slack:=    1419                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK 
    472     472    98      6  3.2  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/Q   
    116     588    77      7  3.7  OR2X1_LVT      PD_RISC_CORE I_RISC_CORE/g52129/Y                                
     39     627    45      2  1.1  INVX0_LVT      PD_RISC_CORE I_RISC_CORE/g50407/Y                                
    180     807   258      8  5.0  NAND2X0_LVT    PD_RISC_CORE I_RISC_CORE/g50209/Y                                
     88     895   133      8  3.9  INVX1_LVT      PD_RISC_CORE I_RISC_CORE/g50143/Y                                
    183    1078    37      2  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g49976/Y                                
      0    1078     -      2    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A2[3]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 196: MET (1419 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2->A2[4]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A2[4]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -197                  
       Uncertainty:-     100                  
     Required Time:=    2497                  
      Launch Clock:-       0                  
         Data Path:-    1078                  
             Slack:=    1419                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK 
    472     472    98      6  3.2  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/Q   
    116     588    77      7  3.7  OR2X1_LVT      PD_RISC_CORE I_RISC_CORE/g52129/Y                                
     39     627    45      2  1.1  INVX0_LVT      PD_RISC_CORE I_RISC_CORE/g50407/Y                                
    180     807   258      8  5.0  NAND2X0_LVT    PD_RISC_CORE I_RISC_CORE/g50209/Y                                
     88     895   133      8  3.9  INVX1_LVT      PD_RISC_CORE I_RISC_CORE/g50143/Y                                
    183    1078    37      2  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g49975/Y                                
      0    1078     -      2    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A2[4]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 197: MET (1419 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2->A2[5]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A2[5]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -197                  
       Uncertainty:-     100                  
     Required Time:=    2497                  
      Launch Clock:-       0                  
         Data Path:-    1078                  
             Slack:=    1419                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK 
    472     472    98      6  3.2  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/Q   
    116     588    77      7  3.7  OR2X1_LVT      PD_RISC_CORE I_RISC_CORE/g52129/Y                                
     39     627    45      2  1.1  INVX0_LVT      PD_RISC_CORE I_RISC_CORE/g50407/Y                                
    180     807   258      8  5.0  NAND2X0_LVT    PD_RISC_CORE I_RISC_CORE/g50209/Y                                
     88     895   133      8  3.9  INVX1_LVT      PD_RISC_CORE I_RISC_CORE/g50143/Y                                
    183    1078    37      2  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g49979/Y                                
      0    1078     -      2    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A2[5]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 198: MET (1419 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE2->A2[6]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A2[6]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -197                  
       Uncertainty:-     100                  
     Required Time:=    2497                  
      Launch Clock:-       0                  
         Data Path:-    1078                  
             Slack:=    1419                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK 
    472     472    98      6  3.2  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/Q   
    116     588    77      7  3.7  OR2X1_LVT      PD_RISC_CORE I_RISC_CORE/g52129/Y                                
     39     627    45      2  1.1  INVX0_LVT      PD_RISC_CORE I_RISC_CORE/g50407/Y                                
    180     807   258      8  5.0  NAND2X0_LVT    PD_RISC_CORE I_RISC_CORE/g50209/Y                                
     88     895   133      8  3.9  INVX1_LVT      PD_RISC_CORE I_RISC_CORE/g50143/Y                                
    183    1078    37      2  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g49977/Y                                
      0    1078     -      2    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A2[6]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 199: MET (1419 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2->A2[0]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A2[0]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -197                  
       Uncertainty:-     100                  
     Required Time:=    2497                  
      Launch Clock:-       0                  
         Data Path:-    1078                  
             Slack:=    1419                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK 
    472     472    98      6  3.2  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/Q   
    116     588    77      7  3.7  OR2X1_LVT      PD_RISC_CORE I_RISC_CORE/g52129/Y                                
     39     627    45      2  1.1  INVX0_LVT      PD_RISC_CORE I_RISC_CORE/g50407/Y                                
    180     807   258      8  5.0  NAND2X0_LVT    PD_RISC_CORE I_RISC_CORE/g50209/Y                                
     88     895   133      8  3.9  INVX1_LVT      PD_RISC_CORE I_RISC_CORE/g50143/Y                                
    183    1078    37      2  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g49981/Y                                
      0    1078     -      2    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A2[0]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 200: MET (1419 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2->A2[1]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A2[1]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -197                  
       Uncertainty:-     100                  
     Required Time:=    2497                  
      Launch Clock:-       0                  
         Data Path:-    1078                  
             Slack:=    1419                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK 
    472     472    98      6  3.2  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/Q   
    116     588    77      7  3.7  OR2X1_LVT      PD_RISC_CORE I_RISC_CORE/g52129/Y                                
     39     627    45      2  1.1  INVX0_LVT      PD_RISC_CORE I_RISC_CORE/g50407/Y                                
    180     807   258      8  5.0  NAND2X0_LVT    PD_RISC_CORE I_RISC_CORE/g50209/Y                                
     88     895   133      8  3.9  INVX1_LVT      PD_RISC_CORE I_RISC_CORE/g50143/Y                                
    183    1078    37      2  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g49980/Y                                
      0    1078     -      2    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A2[1]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 201: MET (1419 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2->A2[2]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A2[2]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -197                  
       Uncertainty:-     100                  
     Required Time:=    2497                  
      Launch Clock:-       0                  
         Data Path:-    1078                  
             Slack:=    1419                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK 
    472     472    98      6  3.2  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/Q   
    116     588    77      7  3.7  OR2X1_LVT      PD_RISC_CORE I_RISC_CORE/g52129/Y                                
     39     627    45      2  1.1  INVX0_LVT      PD_RISC_CORE I_RISC_CORE/g50407/Y                                
    180     807   258      8  5.0  NAND2X0_LVT    PD_RISC_CORE I_RISC_CORE/g50209/Y                                
     88     895   133      8  3.9  INVX1_LVT      PD_RISC_CORE I_RISC_CORE/g50143/Y                                
    183    1078    37      2  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g49978/Y                                
      0    1078     -      2    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A2[2]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 202: MET (1419 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2->A2[3]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A2[3]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -197                  
       Uncertainty:-     100                  
     Required Time:=    2497                  
      Launch Clock:-       0                  
         Data Path:-    1078                  
             Slack:=    1419                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK 
    472     472    98      6  3.2  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/Q   
    116     588    77      7  3.7  OR2X1_LVT      PD_RISC_CORE I_RISC_CORE/g52129/Y                                
     39     627    45      2  1.1  INVX0_LVT      PD_RISC_CORE I_RISC_CORE/g50407/Y                                
    180     807   258      8  5.0  NAND2X0_LVT    PD_RISC_CORE I_RISC_CORE/g50209/Y                                
     88     895   133      8  3.9  INVX1_LVT      PD_RISC_CORE I_RISC_CORE/g50143/Y                                
    183    1078    37      2  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g49976/Y                                
      0    1078     -      2    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A2[3]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 203: MET (1419 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2->A2[4]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A2[4]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -197                  
       Uncertainty:-     100                  
     Required Time:=    2497                  
      Launch Clock:-       0                  
         Data Path:-    1078                  
             Slack:=    1419                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK 
    472     472    98      6  3.2  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/Q   
    116     588    77      7  3.7  OR2X1_LVT      PD_RISC_CORE I_RISC_CORE/g52129/Y                                
     39     627    45      2  1.1  INVX0_LVT      PD_RISC_CORE I_RISC_CORE/g50407/Y                                
    180     807   258      8  5.0  NAND2X0_LVT    PD_RISC_CORE I_RISC_CORE/g50209/Y                                
     88     895   133      8  3.9  INVX1_LVT      PD_RISC_CORE I_RISC_CORE/g50143/Y                                
    183    1078    37      2  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g49975/Y                                
      0    1078     -      2    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A2[4]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 204: MET (1419 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2->A2[5]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A2[5]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -197                  
       Uncertainty:-     100                  
     Required Time:=    2497                  
      Launch Clock:-       0                  
         Data Path:-    1078                  
             Slack:=    1419                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK 
    472     472    98      6  3.2  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/Q   
    116     588    77      7  3.7  OR2X1_LVT      PD_RISC_CORE I_RISC_CORE/g52129/Y                                
     39     627    45      2  1.1  INVX0_LVT      PD_RISC_CORE I_RISC_CORE/g50407/Y                                
    180     807   258      8  5.0  NAND2X0_LVT    PD_RISC_CORE I_RISC_CORE/g50209/Y                                
     88     895   133      8  3.9  INVX1_LVT      PD_RISC_CORE I_RISC_CORE/g50143/Y                                
    183    1078    37      2  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g49979/Y                                
      0    1078     -      2    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A2[5]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 205: MET (1419 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE2->A2[6]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A2[6]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -197                  
       Uncertainty:-     100                  
     Required Time:=    2497                  
      Launch Clock:-       0                  
         Data Path:-    1078                  
             Slack:=    1419                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/CLK 
    472     472    98      6  3.2  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_31_/Q   
    116     588    77      7  3.7  OR2X1_LVT      PD_RISC_CORE I_RISC_CORE/g52129/Y                                
     39     627    45      2  1.1  INVX0_LVT      PD_RISC_CORE I_RISC_CORE/g50407/Y                                
    180     807   258      8  5.0  NAND2X0_LVT    PD_RISC_CORE I_RISC_CORE/g50209/Y                                
     88     895   133      8  3.9  INVX1_LVT      PD_RISC_CORE I_RISC_CORE/g50143/Y                                
    183    1078    37      2  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g49977/Y                                
      0    1078     -      2    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A2[6]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 206: MET (1461 ps) Setup Check with Pin I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     322                  
       Uncertainty:-     100                  
     Required Time:=    1978                  
      Launch Clock:-       0                  
         Data Path:-     517                  
             Slack:=    1461                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    468     468    93      5  2.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
     49     517    56      3  1.6  INVX0_LVT     PD_RISC_CORE I_RISC_CORE/g50405/Y                                               
      0     517     -      3    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/D   
#--------------------------------------------------------------------------------------------------------------------------------



Path 207: MET (1475 ps) Setup Check with Pin I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     312                  
       Uncertainty:-     100                  
     Required Time:=    1988                  
      Launch Clock:-       0                  
         Data Path:-     514                  
             Slack:=    1475                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                       
#--------------------------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/CLK 
    409     409    67      5  2.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_0_/Q   
    105     514    35      2  1.0  AND2X1_LVT    PD_RISC_CORE I_RISC_CORE/g52131/Y                                               
      0     514     -      2    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_FSM\/Current_State_reg_2_/D   
#--------------------------------------------------------------------------------------------------------------------------------



Path 208: MET (1475 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__31_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__31_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    1611                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1475                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                         
#------------------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  0.5  SRAM2RW64x32   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[31] 
      0     136     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__31_/D    
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 209: MET (1475 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__30_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__30_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    1611                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1475                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                         
#------------------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  0.5  SRAM2RW64x32   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[30] 
      0     136     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__30_/D    
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 210: MET (1475 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    1611                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1475                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                         
#------------------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  0.5  SRAM2RW64x32   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[29] 
      0     136     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__29_/D    
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 211: MET (1475 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__28_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__28_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    1611                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1475                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                         
#------------------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  0.5  SRAM2RW64x32   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[28] 
      0     136     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__28_/D    
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 212: MET (1475 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__27_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    1611                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1475                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                         
#------------------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  0.5  SRAM2RW64x32   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[27] 
      0     136     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__27_/D    
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 213: MET (1475 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__26_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    1611                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1475                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                         
#------------------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  0.5  SRAM2RW64x32   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[26] 
      0     136     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__26_/D    
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 214: MET (1475 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__25_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__25_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    1611                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1475                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                         
#------------------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  0.5  SRAM2RW64x32   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[25] 
      0     136     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__25_/D    
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 215: MET (1475 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__24_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__24_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    1611                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1475                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                         
#------------------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  0.5  SRAM2RW64x32   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[24] 
      0     136     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__24_/D    
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 216: MET (1475 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__23_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__23_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    1611                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1475                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                         
#------------------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  0.5  SRAM2RW64x32   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[23] 
      0     136     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__23_/D    
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 217: MET (1475 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__22_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__22_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    1611                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1475                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                         
#------------------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  0.5  SRAM2RW64x32   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[22] 
      0     136     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__22_/D    
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 218: MET (1475 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__21_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__21_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    1611                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1475                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                         
#------------------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  0.5  SRAM2RW64x32   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[21] 
      0     136     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__21_/D    
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 219: MET (1475 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__20_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__20_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    1611                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1475                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                         
#------------------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  0.5  SRAM2RW64x32   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[20] 
      0     136     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__20_/D    
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 220: MET (1475 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__19_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__19_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    1611                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1475                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                         
#------------------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  0.5  SRAM2RW64x32   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[19] 
      0     136     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__19_/D    
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 221: MET (1475 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__18_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__18_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    1611                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1475                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                         
#------------------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  0.5  SRAM2RW64x32   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[18] 
      0     136     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__18_/D    
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 222: MET (1475 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__17_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    1611                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1475                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                         
#------------------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  0.5  SRAM2RW64x32   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[17] 
      0     136     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__17_/D    
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 223: MET (1475 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__16_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    1611                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1475                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                         
#------------------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  0.5  SRAM2RW64x32   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[16] 
      0     136     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__16_/D    
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 224: MET (1475 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__15_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__15_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    1611                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1475                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                         
#------------------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  0.5  SRAM2RW64x32   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[15] 
      0     136     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__15_/D    
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 225: MET (1475 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__14_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    1611                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1475                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                         
#------------------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  0.5  SRAM2RW64x32   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[14] 
      0     136     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__14_/D    
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 226: MET (1475 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    1611                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1475                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                         
#------------------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  0.5  SRAM2RW64x32   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[13] 
      0     136     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__13_/D    
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 227: MET (1475 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__12_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__12_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    1611                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1475                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                         
#------------------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  0.5  SRAM2RW64x32   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[12] 
      0     136     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__12_/D    
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 228: MET (1475 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__11_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    1611                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1475                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                         
#------------------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  0.5  SRAM2RW64x32   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[11] 
      0     136     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__11_/D    
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 229: MET (1475 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__10_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    1611                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1475                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                      
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                         
#------------------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2    
    136     136    38      1  0.5  SRAM2RW64x32   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[10] 
      0     136     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__10_/D    
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 230: MET (1475 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__9_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__9_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    1611                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1475                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2   
    136     136    38      1  0.5  SRAM2RW64x32   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[9] 
      0     136     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__9_/D    
#-----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 231: MET (1475 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__8_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__8_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    1611                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1475                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2   
    136     136    38      1  0.5  SRAM2RW64x32   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[8] 
      0     136     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__8_/D    
#-----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 232: MET (1475 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__7_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__7_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    1611                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1475                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2   
    136     136    38      1  0.5  SRAM2RW64x32   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[7] 
      0     136     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__7_/D    
#-----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 233: MET (1475 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__6_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__6_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    1611                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1475                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2   
    136     136    38      1  0.5  SRAM2RW64x32   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[6] 
      0     136     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__6_/D    
#-----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 234: MET (1475 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__5_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    1611                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1475                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2   
    136     136    38      1  0.5  SRAM2RW64x32   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[5] 
      0     136     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__5_/D    
#-----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 235: MET (1475 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__4_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__4_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    1611                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1475                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2   
    136     136    38      1  0.5  SRAM2RW64x32   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[4] 
      0     136     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__4_/D    
#-----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 236: MET (1475 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__3_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    1611                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1475                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2   
    136     136    38      1  0.5  SRAM2RW64x32   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[3] 
      0     136     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__3_/D    
#-----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 237: MET (1475 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__2_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    1611                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1475                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2   
    136     136    38      1  0.5  SRAM2RW64x32   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[2] 
      0     136     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__2_/D    
#-----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 238: MET (1475 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__1_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__1_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    1611                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1475                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2   
    136     136    38      1  0.5  SRAM2RW64x32   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[1] 
      0     136     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__1_/D    
#-----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 239: MET (1475 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__0_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    2050            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2050            0     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    1611                  
      Launch Clock:-       0                  
         Data Path:-     136                  
             Slack:=    1475                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/CE2   
    136     136    38      1  0.5  SRAM2RW64x32   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_RAM_1/O2[0] 
      0     136     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__0_/D    
#-----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 240: MET (1511 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_22/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_5_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/R_22/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     308                  
       Uncertainty:-     100                  
     Required Time:=    3692                  
      Launch Clock:-       0                  
         Data Path:-    2182                  
             Slack:=    1511                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_5_/CLK 
    346     346    65      3  4.2  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_5_/Q   
    123     469   130      3  2.1  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191589/Y              
    150     619    30      1  0.5  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191555/Y              
     75     694    93      3  1.7  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191551/Y              
    112     806    85      6  3.8  AO21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191544/Y              
     82     887    90      4  2.4  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191538/Y              
     79     966    59      2  1.7  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191534/Y              
     54    1020    64      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191524/Y              
    103    1123    40      3  1.8  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191512/Y              
     88    1211   116      3  2.5  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191509/Y              
     27    1239    51      1  0.5  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191507/Y              
     81    1320    88      1  1.0  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191502/Y              
     96    1416    43      1  0.7  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191473/C1             
     79    1494    49      2  1.8  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191469/Y              
    147    1642    50      2  1.2  OAI21X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191467/Y              
    125    1766    40      2  1.4  NOR2X0_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191463/Y              
     77    1843    38      1  0.6  OR3X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191459/Y              
     45    1889    48      2  1.1  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191453/Y              
     90    1979    37      2  1.4  AND2X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191434/Y              
     88    2067    37      3  1.5  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191433/Y              
    115    2182    40      1  0.5  AO21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191429/Y              
      0    2182     -      1    -  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_22/D                 
#----------------------------------------------------------------------------------------------------------



Path 241: MET (1517 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_20/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_5_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/R_20/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     309                  
       Uncertainty:-     100                  
     Required Time:=    3691                  
      Launch Clock:-       0                  
         Data Path:-    2174                  
             Slack:=    1517                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_5_/CLK 
    346     346    65      3  4.2  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_5_/Q   
    123     469   130      3  2.1  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191589/Y              
    150     619    30      1  0.5  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191555/Y              
     75     694    93      3  1.7  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191551/Y              
    112     806    85      6  3.8  AO21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191544/Y              
     82     887    90      4  2.4  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191538/Y              
     79     966    59      2  1.7  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191534/Y              
     54    1020    64      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191524/Y              
    103    1123    40      3  1.8  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191512/Y              
     88    1211   116      3  2.5  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191509/Y              
     27    1239    51      1  0.5  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191507/Y              
     81    1320    88      1  1.0  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191502/Y              
     96    1416    43      1  0.7  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191473/C1             
     79    1494    49      2  1.8  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191469/Y              
    147    1642    50      2  1.2  OAI21X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191467/Y              
    125    1766    40      2  1.4  NOR2X0_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191463/Y              
     77    1843    38      1  0.6  OR3X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191459/Y              
     45    1889    48      2  1.1  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191453/Y              
     90    1979    37      2  1.4  AND2X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191434/Y              
     88    2067    37      3  1.5  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191433/Y              
    107    2174    42      1  0.5  OA21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191430/Y              
      0    2174     -      1    -  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_20/D                 
#----------------------------------------------------------------------------------------------------------



Path 242: MET (1535 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_7__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_7__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     336                  
       Uncertainty:-     100                  
     Required Time:=    1964                  
      Launch Clock:-       0                  
         Data Path:-     429                  
             Slack:=    1535                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/CLK   
    429     429    89     10  5.3  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/Q     
      0     429     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_7__0_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 243: MET (1535 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_6__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_6__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     336                  
       Uncertainty:-     100                  
     Required Time:=    1964                  
      Launch Clock:-       0                  
         Data Path:-     429                  
             Slack:=    1535                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/CLK   
    429     429    89     10  5.3  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/Q     
      0     429     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_6__0_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 244: MET (1535 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_5__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_5__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     336                  
       Uncertainty:-     100                  
     Required Time:=    1964                  
      Launch Clock:-       0                  
         Data Path:-     429                  
             Slack:=    1535                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/CLK   
    429     429    89     10  5.3  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/Q     
      0     429     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_5__0_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 245: MET (1535 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_4__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_4__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     336                  
       Uncertainty:-     100                  
     Required Time:=    1964                  
      Launch Clock:-       0                  
         Data Path:-     429                  
             Slack:=    1535                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/CLK   
    429     429    89     10  5.3  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/Q     
      0     429     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_4__0_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 246: MET (1535 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_3__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_3__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     336                  
       Uncertainty:-     100                  
     Required Time:=    1964                  
      Launch Clock:-       0                  
         Data Path:-     429                  
             Slack:=    1535                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/CLK   
    429     429    89     10  5.3  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/Q     
      0     429     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_3__0_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 247: MET (1535 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_2__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_2__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     336                  
       Uncertainty:-     100                  
     Required Time:=    1964                  
      Launch Clock:-       0                  
         Data Path:-     429                  
             Slack:=    1535                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/CLK   
    429     429    89     10  5.3  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/Q     
      0     429     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_2__0_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 248: MET (1535 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_1__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_1__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     336                  
       Uncertainty:-     100                  
     Required Time:=    1964                  
      Launch Clock:-       0                  
         Data Path:-     429                  
             Slack:=    1535                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/CLK   
    429     429    89     10  5.3  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/Q     
      0     429     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_1__0_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 249: MET (1535 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_0__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_0__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     336                  
       Uncertainty:-     100                  
     Required Time:=    1964                  
      Launch Clock:-       0                  
         Data Path:-     429                  
             Slack:=    1535                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/CLK   
    429     429    89     10  5.3  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_4_/Q     
      0     429     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_0__0_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 250: MET (1536 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_6__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_6__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     336                  
       Uncertainty:-     100                  
     Required Time:=    1964                  
      Launch Clock:-       0                  
         Data Path:-     428                  
             Slack:=    1536                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/CLK   
    428     428    88     10  5.2  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/Q     
      0     428     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_6__2_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 251: MET (1536 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_5__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_5__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     336                  
       Uncertainty:-     100                  
     Required Time:=    1964                  
      Launch Clock:-       0                  
         Data Path:-     428                  
             Slack:=    1536                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/CLK   
    428     428    88     10  5.2  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/Q     
      0     428     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_5__2_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 252: MET (1536 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_4__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_4__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     336                  
       Uncertainty:-     100                  
     Required Time:=    1964                  
      Launch Clock:-       0                  
         Data Path:-     428                  
             Slack:=    1536                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/CLK   
    428     428    88     10  5.2  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/Q     
      0     428     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_4__2_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 253: MET (1536 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_3__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_3__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     336                  
       Uncertainty:-     100                  
     Required Time:=    1964                  
      Launch Clock:-       0                  
         Data Path:-     428                  
             Slack:=    1536                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/CLK   
    428     428    88     10  5.2  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/Q     
      0     428     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_3__2_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 254: MET (1536 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_2__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_2__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     336                  
       Uncertainty:-     100                  
     Required Time:=    1964                  
      Launch Clock:-       0                  
         Data Path:-     428                  
             Slack:=    1536                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/CLK   
    428     428    88     10  5.2  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/Q     
      0     428     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_2__2_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 255: MET (1536 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_1__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_1__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     336                  
       Uncertainty:-     100                  
     Required Time:=    1964                  
      Launch Clock:-       0                  
         Data Path:-     428                  
             Slack:=    1536                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/CLK   
    428     428    88     10  5.2  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/Q     
      0     428     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_1__2_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 256: MET (1536 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_0__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_0__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     336                  
       Uncertainty:-     100                  
     Required Time:=    1964                  
      Launch Clock:-       0                  
         Data Path:-     428                  
             Slack:=    1536                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/CLK   
    428     428    88     10  5.2  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/Q     
      0     428     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_0__2_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 257: MET (1540 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_7__3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_7__3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     426                  
             Slack:=    1540                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/CLK   
    426     426    85     10  4.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/Q     
      0     426     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_7__3_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 258: MET (1540 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_6__3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_6__3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     426                  
             Slack:=    1540                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/CLK   
    426     426    85     10  4.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/Q     
      0     426     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_6__3_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 259: MET (1540 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_5__3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_5__3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     426                  
             Slack:=    1540                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/CLK   
    426     426    85     10  4.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/Q     
      0     426     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_5__3_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 260: MET (1540 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_4__3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_4__3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     426                  
             Slack:=    1540                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/CLK   
    426     426    85     10  4.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/Q     
      0     426     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_4__3_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 261: MET (1540 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_3__3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_3__3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     426                  
             Slack:=    1540                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/CLK   
    426     426    85     10  4.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/Q     
      0     426     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_3__3_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 262: MET (1540 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_2__3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_2__3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     426                  
             Slack:=    1540                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/CLK   
    426     426    85     10  4.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/Q     
      0     426     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_2__3_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 263: MET (1540 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_1__3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_1__3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     426                  
             Slack:=    1540                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/CLK   
    426     426    85     10  4.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/Q     
      0     426     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_1__3_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 264: MET (1540 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_0__3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_0__3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     426                  
             Slack:=    1540                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/CLK   
    426     426    85     10  4.9  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_3_/Q     
      0     426     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_0__3_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 265: MET (1541 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_7__3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_7__3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     425                  
             Slack:=    1541                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/CLK   
    425     425    84     10  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/Q     
      0     425     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_7__3_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 266: MET (1541 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_7__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_7__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     425                  
             Slack:=    1541                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/CLK   
    425     425    84     10  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/Q     
      0     425     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_7__1_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 267: MET (1541 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_6__3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_6__3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     425                  
             Slack:=    1541                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/CLK   
    425     425    84     10  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/Q     
      0     425     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_6__3_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 268: MET (1541 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_6__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_6__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     425                  
             Slack:=    1541                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/CLK   
    425     425    84     10  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/Q     
      0     425     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_6__1_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 269: MET (1541 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_5__3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_5__3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     425                  
             Slack:=    1541                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/CLK   
    425     425    84     10  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/Q     
      0     425     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_5__3_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 270: MET (1541 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_5__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_5__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     425                  
             Slack:=    1541                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/CLK   
    425     425    84     10  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/Q     
      0     425     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_5__1_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 271: MET (1541 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_4__3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_4__3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     425                  
             Slack:=    1541                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/CLK   
    425     425    84     10  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/Q     
      0     425     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_4__3_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 272: MET (1541 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_4__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_4__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     425                  
             Slack:=    1541                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/CLK   
    425     425    84     10  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/Q     
      0     425     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_4__1_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 273: MET (1541 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_3__3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_3__3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     425                  
             Slack:=    1541                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/CLK   
    425     425    84     10  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/Q     
      0     425     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_3__3_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 274: MET (1541 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_3__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_3__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     425                  
             Slack:=    1541                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/CLK   
    425     425    84     10  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/Q     
      0     425     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_3__1_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 275: MET (1541 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_2__3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_2__3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     425                  
             Slack:=    1541                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/CLK   
    425     425    84     10  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/Q     
      0     425     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_2__3_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 276: MET (1541 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_2__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_2__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     425                  
             Slack:=    1541                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/CLK   
    425     425    84     10  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/Q     
      0     425     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_2__1_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 277: MET (1541 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_1__3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_1__3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     425                  
             Slack:=    1541                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/CLK   
    425     425    84     10  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/Q     
      0     425     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_1__3_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 278: MET (1541 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_1__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_1__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     425                  
             Slack:=    1541                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/CLK   
    425     425    84     10  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/Q     
      0     425     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_1__1_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 279: MET (1541 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_0__3_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_0__3_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     425                  
             Slack:=    1541                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/CLK   
    425     425    84     10  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_7_/Q     
      0     425     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_0__3_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 280: MET (1541 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_0__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_0__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     425                  
             Slack:=    1541                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/CLK   
    425     425    84     10  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_5_/Q     
      0     425     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_0__1_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 281: MET (1541 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_7__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_7__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     425                  
             Slack:=    1541                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/CLK   
    425     425    84     10  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/Q     
      0     425     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_7__2_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 282: MET (1541 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_7__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_7__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     425                  
             Slack:=    1541                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/CLK   
    425     425    84     10  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/Q     
      0     425     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_7__0_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 283: MET (1541 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_6__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_6__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     425                  
             Slack:=    1541                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/CLK   
    425     425    84     10  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/Q     
      0     425     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_6__2_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 284: MET (1541 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_6__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_6__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     425                  
             Slack:=    1541                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/CLK   
    425     425    84     10  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/Q     
      0     425     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_6__0_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 285: MET (1541 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_5__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_5__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     425                  
             Slack:=    1541                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/CLK   
    425     425    84     10  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/Q     
      0     425     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_5__2_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 286: MET (1541 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_5__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_5__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     425                  
             Slack:=    1541                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/CLK   
    425     425    84     10  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/Q     
      0     425     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_5__0_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 287: MET (1541 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_4__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_4__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     425                  
             Slack:=    1541                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/CLK   
    425     425    84     10  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/Q     
      0     425     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_4__2_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 288: MET (1541 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_4__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_4__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     425                  
             Slack:=    1541                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/CLK   
    425     425    84     10  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/Q     
      0     425     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_4__0_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 289: MET (1541 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_3__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_3__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     425                  
             Slack:=    1541                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/CLK   
    425     425    84     10  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/Q     
      0     425     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_3__2_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 290: MET (1541 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_3__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_3__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     425                  
             Slack:=    1541                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/CLK   
    425     425    84     10  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/Q     
      0     425     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_3__0_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 291: MET (1541 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_2__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_2__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     425                  
             Slack:=    1541                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/CLK   
    425     425    84     10  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/Q     
      0     425     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_2__2_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 292: MET (1541 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_2__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_2__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     425                  
             Slack:=    1541                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/CLK   
    425     425    84     10  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/Q     
      0     425     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_2__0_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 293: MET (1541 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_1__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_1__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     425                  
             Slack:=    1541                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/CLK   
    425     425    84     10  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/Q     
      0     425     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_1__2_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 294: MET (1541 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_1__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_1__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     425                  
             Slack:=    1541                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/CLK   
    425     425    84     10  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/Q     
      0     425     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_1__0_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 295: MET (1541 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_0__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_0__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     425                  
             Slack:=    1541                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/CLK   
    425     425    84     10  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_2_/Q     
      0     425     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_0__2_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 296: MET (1541 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_0__0_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_0__0_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     425                  
             Slack:=    1541                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/CLK   
    425     425    84     10  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_0_/Q     
      0     425     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_0__0_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 297: MET (1542 ps) Setup Check with Pin I_RISC_CORE/R_32/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/R_32/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     425                  
             Slack:=    1542                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK 
    425     425    83      9  4.7  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q   
      0     425     -      9    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/R_32/D                                  
#-----------------------------------------------------------------------------------------------------------------



Path 298: MET (1542 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_7__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_7__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     425                  
             Slack:=    1542                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/CLK   
    425     425    83     10  4.7  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/Q     
      0     425     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_7__1_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 299: MET (1542 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_6__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_6__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     425                  
             Slack:=    1542                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/CLK   
    425     425    83     10  4.7  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/Q     
      0     425     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_6__1_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 300: MET (1542 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_5__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_5__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     425                  
             Slack:=    1542                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/CLK   
    425     425    83     10  4.7  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/Q     
      0     425     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_5__1_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 301: MET (1542 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_4__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_4__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     425                  
             Slack:=    1542                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/CLK   
    425     425    83     10  4.7  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/Q     
      0     425     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_4__1_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 302: MET (1542 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_3__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_3__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     425                  
             Slack:=    1542                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/CLK   
    425     425    83     10  4.7  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/Q     
      0     425     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_3__1_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 303: MET (1542 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_2__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_2__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     425                  
             Slack:=    1542                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/CLK   
    425     425    83     10  4.7  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/Q     
      0     425     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_2__1_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 304: MET (1542 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_1__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_1__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     425                  
             Slack:=    1542                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/CLK   
    425     425    83     10  4.7  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/Q     
      0     425     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_1__1_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 305: MET (1542 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_0__1_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_0__1_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     334                  
       Uncertainty:-     100                  
     Required Time:=    1966                  
      Launch Clock:-       0                  
         Data Path:-     425                  
             Slack:=    1542                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/CLK   
    425     425    83     10  4.7  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_1_/Q     
      0     425     -     10    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I1_STACK_MEM\/Stack_Mem_reg_0__1_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 306: MET (1598 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_4_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_5_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_4_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     330                  
       Uncertainty:-     100                  
     Required Time:=    3670                  
      Launch Clock:-       0                  
         Data Path:-    2072                  
             Slack:=    1598                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_5_/CLK 
    364     364    87      3  4.3  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_5_/Q   
     79     442    87      3  1.8  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191589/Y              
    180     622    33      1  0.5  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191555/Y              
     78     700    91      3  1.6  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191551/Y              
    125     826    59      6  3.4  AO21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191544/Y              
    125     951   151      4  2.5  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191538/Y              
     46     997    73      2  1.6  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191534/Y              
    103    1100   101      2  1.3  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191524/Y              
    100    1200    51      3  1.8  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191512/Y              
     92    1292   119      3  2.5  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191509/Y              
     77    1370    61      1  0.6  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191507/Y              
     51    1421    59      1  1.0  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191502/Y              
     98    1518    38      1  0.7  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191473/C1             
     89    1607    38      2  1.6  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191469/Y              
    144    1751    48      2  1.3  OAI21X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191467/Y              
    100    1851    31      2  1.3  NOR2X0_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191463/Y              
     82    1933    34      1  1.1  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191456/Y              
    139    2072    54      1  0.5  XNOR2X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191441/Y              
      0    2072     -      1    -  SDFFARX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_4_/D   
#----------------------------------------------------------------------------------------------------------



Path 307: MET (1600 ps) Setup Check with Pin I_CLOCKING/sys_2x_rst_n_buf_reg/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_CLOCKING/sys_2x_rst_ff_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_CLOCKING/sys_2x_rst_n_buf_reg/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     317                  
       Uncertainty:-     100                  
     Required Time:=    1983                  
      Launch Clock:-       0                  
         Data Path:-     383                  
             Slack:=    1600                  

#----------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power              Timing Point            
#  (ps)   (ps)   (ps)        (fF)                  Domain                                      
#----------------------------------------------------------------------------------------------
      0       0   200     24    -  (arrival)     PD_ORCA_TOP I_CLOCKING/sys_2x_rst_ff_reg/CLK  
    383     383    46      1  0.5  SDFFARX1_LVT  PD_ORCA_TOP I_CLOCKING/sys_2x_rst_ff_reg/Q    
      0     383     -      1    -  SDFFARX1_LVT  PD_ORCA_TOP I_CLOCKING/sys_2x_rst_n_buf_reg/D 
#----------------------------------------------------------------------------------------------



Path 308: MET (1600 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/PSWL_Zro_reg/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/PopDataOut_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/PSWL_Zro_reg/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     317                  
       Uncertainty:-     100                  
     Required Time:=    1983                  
      Launch Clock:-       0                  
         Data Path:-     383                  
             Slack:=    1600                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200     11    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/PopDataOut_reg_2_/CLK 
    383     383    46      1  0.5  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/PopDataOut_reg_2_/Q   
      0     383     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/PSWL_Zro_reg/D                      
#--------------------------------------------------------------------------------------------------------------------------



Path 309: MET (1600 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/PSWL_Neg_reg/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/PopDataOut_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/PSWL_Neg_reg/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     317                  
       Uncertainty:-     100                  
     Required Time:=    1983                  
      Launch Clock:-       0                  
         Data Path:-     383                  
             Slack:=    1600                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200     11    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/PopDataOut_reg_1_/CLK 
    383     383    46      1  0.5  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/PopDataOut_reg_1_/Q   
      0     383     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/PSWL_Neg_reg/D                      
#--------------------------------------------------------------------------------------------------------------------------



Path 310: MET (1600 ps) Setup Check with Pin I_RISC_CORE/I_DATA_PATH\/PSWL_Carry_reg/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/PopDataOut_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (F) I_RISC_CORE/I_DATA_PATH\/PSWL_Carry_reg/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     317                  
       Uncertainty:-     100                  
     Required Time:=    1983                  
      Launch Clock:-       0                  
         Data Path:-     383                  
             Slack:=    1600                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200     11    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/PopDataOut_reg_0_/CLK 
    383     383    46      1  0.5  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I3_STACK_MEM\/PopDataOut_reg_0_/Q   
      0     383     -      1    -  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_DATA_PATH\/PSWL_Carry_reg/D                    
#--------------------------------------------------------------------------------------------------------------------------



Path 311: MET (1602 ps) Setup Check with Pin I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_7__2_/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_7__2_/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     202                  
       Uncertainty:-     100                  
     Required Time:=    2098                  
      Launch Clock:-       0                  
         Data Path:-     495                  
             Slack:=    1602                  

#--------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                            Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                                 
#--------------------------------------------------------------------------------------------------------------------------
      0       0   200      8    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/CLK   
    495     495   134     10  5.4  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_PRGRM_CNT_TOP\/I_PRGRM_CNT\/PCint_reg_6_/Q     
      0     495     -     10    -  SDFFX1_LVT    PD_RISC_CORE I_RISC_CORE/I_STACK_TOP\/I2_STACK_MEM\/Stack_Mem_reg_7__2_/D 
#--------------------------------------------------------------------------------------------------------------------------



Path 312: MET (1606 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_26/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_5_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_26/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     199                  
       Uncertainty:-     100                  
     Required Time:=    3801                  
      Launch Clock:-       0                  
         Data Path:-    2195                  
             Slack:=    1606                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_5_/CLK 
    364     364    87      3  4.3  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_5_/Q   
     79     442    87      3  1.8  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191589/Y              
    180     622    33      1  0.5  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191555/Y              
     78     700    91      3  1.6  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191551/Y              
    125     826    59      6  3.4  AO21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191544/Y              
    125     951   151      4  2.5  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191538/Y              
     46     997    73      2  1.6  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191534/Y              
    103    1100   101      2  1.3  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191524/Y              
    100    1200    51      3  1.8  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191512/Y              
     92    1292   119      3  2.5  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191509/Y              
     77    1370    61      1  0.6  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191507/Y              
     51    1421    59      1  1.0  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191502/Y              
     98    1518    38      1  0.7  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191473/C1             
     89    1607    38      2  1.6  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191469/Y              
    144    1751    48      2  1.3  OAI21X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191467/Y              
    100    1851    31      2  1.3  NOR2X0_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191463/Y              
    100    1951    42      1  0.5  OR3X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191459/Y              
     78    2029    85      2  1.1  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191453/Y              
     89    2117    46      2  1.4  AND2X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191434/Y              
     78    2195    45      3  1.6  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191433/Y              
      0    2195     -      3    -  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_26/D                 
#----------------------------------------------------------------------------------------------------------



Path 313: MET (1612 ps) Setup Check with Pin I_RISC_CORE/R_33/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/R_33/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     199                  
       Uncertainty:-     100                  
     Required Time:=    2101                  
      Launch Clock:-       0                  
         Data Path:-     489                  
             Slack:=    1612                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)     PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/CLK 
    489     489   124      9  4.8  SDFFARX1_LVT  PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_29_/Q   
      0     489     -      9    -  SDFFX1_LVT    PD_RISC_CORE I_RISC_CORE/R_33/D                                  
#-----------------------------------------------------------------------------------------------------------------



Path 314: MET (1644 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[0]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[0]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4098                  
      Launch Clock:-    2050                  
         Data Path:-     404                  
             Slack:=    1644                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                       
#---------------------------------------------------------------------------------------------------------------
      0    2050   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_/CLK          
    404    2454    39      1  0.0  SDFFNX1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_0_/Q            
      0    2454     -      1    -  SRAM2RW64x32  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[0] 
#---------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 315: MET (1644 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[1]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_1_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[1]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4098                  
      Launch Clock:-    2050                  
         Data Path:-     404                  
             Slack:=    1644                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                       
#---------------------------------------------------------------------------------------------------------------
      0    2050   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_1_/CLK          
    404    2454    39      1  0.0  SDFFNX1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_1_/Q            
      0    2454     -      1    -  SRAM2RW64x32  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[1] 
#---------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 316: MET (1644 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[2]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[2]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4098                  
      Launch Clock:-    2050                  
         Data Path:-     404                  
             Slack:=    1644                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                       
#---------------------------------------------------------------------------------------------------------------
      0    2050   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_/CLK          
    404    2454    39      1  0.0  SDFFNX1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_2_/Q            
      0    2454     -      1    -  SRAM2RW64x32  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[2] 
#---------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 317: MET (1644 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[3]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_3_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[3]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4098                  
      Launch Clock:-    2050                  
         Data Path:-     404                  
             Slack:=    1644                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                       
#---------------------------------------------------------------------------------------------------------------
      0    2050   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_3_/CLK          
    404    2454    39      1  0.0  SDFFNX1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_3_/Q            
      0    2454     -      1    -  SRAM2RW64x32  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[3] 
#---------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 318: MET (1644 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[4]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_4_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[4]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4098                  
      Launch Clock:-    2050                  
         Data Path:-     404                  
             Slack:=    1644                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                       
#---------------------------------------------------------------------------------------------------------------
      0    2050   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_4_/CLK          
    404    2454    39      1  0.0  SDFFNX1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_4_/Q            
      0    2454     -      1    -  SRAM2RW64x32  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[4] 
#---------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 319: MET (1644 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[5]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_5_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[5]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4098                  
      Launch Clock:-    2050                  
         Data Path:-     404                  
             Slack:=    1644                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                       
#---------------------------------------------------------------------------------------------------------------
      0    2050   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_5_/CLK          
    404    2454    39      1  0.0  SDFFNX1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_5_/Q            
      0    2454     -      1    -  SRAM2RW64x32  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[5] 
#---------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 320: MET (1644 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[6]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[6]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4098                  
      Launch Clock:-    2050                  
         Data Path:-     404                  
             Slack:=    1644                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                       
#---------------------------------------------------------------------------------------------------------------
      0    2050   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_/CLK          
    404    2454    39      1  0.0  SDFFNX1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_6_/Q            
      0    2454     -      1    -  SRAM2RW64x32  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[6] 
#---------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 321: MET (1644 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[7]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_7_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[7]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4098                  
      Launch Clock:-    2050                  
         Data Path:-     404                  
             Slack:=    1644                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                       
#---------------------------------------------------------------------------------------------------------------
      0    2050   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_7_/CLK          
    404    2454    39      1  0.0  SDFFNX1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_7_/Q            
      0    2454     -      1    -  SRAM2RW64x32  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[7] 
#---------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 322: MET (1644 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[8]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_8_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[8]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4098                  
      Launch Clock:-    2050                  
         Data Path:-     404                  
             Slack:=    1644                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                       
#---------------------------------------------------------------------------------------------------------------
      0    2050   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_8_/CLK          
    404    2454    39      1  0.0  SDFFNX1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_8_/Q            
      0    2454     -      1    -  SRAM2RW64x32  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[8] 
#---------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 323: MET (1644 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[9]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[9]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4098                  
      Launch Clock:-    2050                  
         Data Path:-     404                  
             Slack:=    1644                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                       
#---------------------------------------------------------------------------------------------------------------
      0    2050   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_/CLK          
    404    2454    39      1  0.0  SDFFNX1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_9_/Q            
      0    2454     -      1    -  SRAM2RW64x32  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[9] 
#---------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 324: MET (1644 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[10]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_10_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[10]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4098                  
      Launch Clock:-    2050                  
         Data Path:-     404                  
             Slack:=    1644                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                        
#----------------------------------------------------------------------------------------------------------------
      0    2050   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_10_/CLK          
    404    2454    39      1  0.0  SDFFNX1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_10_/Q            
      0    2454     -      1    -  SRAM2RW64x32  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[10] 
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 325: MET (1644 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[11]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_11_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[11]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4098                  
      Launch Clock:-    2050                  
         Data Path:-     404                  
             Slack:=    1644                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                        
#----------------------------------------------------------------------------------------------------------------
      0    2050   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_11_/CLK          
    404    2454    39      1  0.0  SDFFNX1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_11_/Q            
      0    2454     -      1    -  SRAM2RW64x32  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[11] 
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 326: MET (1644 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[12]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[12]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4098                  
      Launch Clock:-    2050                  
         Data Path:-     404                  
             Slack:=    1644                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                        
#----------------------------------------------------------------------------------------------------------------
      0    2050   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_/CLK          
    404    2454    39      1  0.0  SDFFNX1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_12_/Q            
      0    2454     -      1    -  SRAM2RW64x32  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[12] 
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 327: MET (1644 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[13]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_13_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[13]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4098                  
      Launch Clock:-    2050                  
         Data Path:-     404                  
             Slack:=    1644                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                        
#----------------------------------------------------------------------------------------------------------------
      0    2050   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_13_/CLK          
    404    2454    39      1  0.0  SDFFNX1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_13_/Q            
      0    2454     -      1    -  SRAM2RW64x32  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[13] 
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 328: MET (1644 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[14]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_14_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[14]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4098                  
      Launch Clock:-    2050                  
         Data Path:-     404                  
             Slack:=    1644                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                        
#----------------------------------------------------------------------------------------------------------------
      0    2050   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_14_/CLK          
    404    2454    39      1  0.0  SDFFNX1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_14_/Q            
      0    2454     -      1    -  SRAM2RW64x32  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[14] 
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 329: MET (1644 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[15]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[15]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4098                  
      Launch Clock:-    2050                  
         Data Path:-     404                  
             Slack:=    1644                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                        
#----------------------------------------------------------------------------------------------------------------
      0    2050   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/CLK          
    404    2454    39      1  0.0  SDFFNX1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_15_/Q            
      0    2454     -      1    -  SRAM2RW64x32  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[15] 
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 330: MET (1644 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[16]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_16_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[16]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4098                  
      Launch Clock:-    2050                  
         Data Path:-     404                  
             Slack:=    1644                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                        
#----------------------------------------------------------------------------------------------------------------
      0    2050   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_16_/CLK          
    404    2454    39      1  0.0  SDFFNX1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_16_/Q            
      0    2454     -      1    -  SRAM2RW64x32  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[16] 
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 331: MET (1644 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[17]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_17_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[17]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4098                  
      Launch Clock:-    2050                  
         Data Path:-     404                  
             Slack:=    1644                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                        
#----------------------------------------------------------------------------------------------------------------
      0    2050   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_17_/CLK          
    404    2454    39      1  0.0  SDFFNX1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_17_/Q            
      0    2454     -      1    -  SRAM2RW64x32  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[17] 
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 332: MET (1644 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[18]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_18_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[18]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4098                  
      Launch Clock:-    2050                  
         Data Path:-     404                  
             Slack:=    1644                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                        
#----------------------------------------------------------------------------------------------------------------
      0    2050   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_18_/CLK          
    404    2454    39      1  0.0  SDFFNX1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_18_/Q            
      0    2454     -      1    -  SRAM2RW64x32  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[18] 
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 333: MET (1644 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[19]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[19]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4098                  
      Launch Clock:-    2050                  
         Data Path:-     404                  
             Slack:=    1644                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                        
#----------------------------------------------------------------------------------------------------------------
      0    2050   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_/CLK          
    404    2454    39      1  0.0  SDFFNX1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_19_/Q            
      0    2454     -      1    -  SRAM2RW64x32  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[19] 
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 334: MET (1644 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[20]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[20]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4098                  
      Launch Clock:-    2050                  
         Data Path:-     404                  
             Slack:=    1644                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                        
#----------------------------------------------------------------------------------------------------------------
      0    2050   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_/CLK          
    404    2454    39      1  0.0  SDFFNX1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_/Q            
      0    2454     -      1    -  SRAM2RW64x32  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[20] 
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 335: MET (1644 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[21]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_21_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[21]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4098                  
      Launch Clock:-    2050                  
         Data Path:-     404                  
             Slack:=    1644                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                        
#----------------------------------------------------------------------------------------------------------------
      0    2050   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_21_/CLK          
    404    2454    39      1  0.0  SDFFNX1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_21_/Q            
      0    2454     -      1    -  SRAM2RW64x32  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[21] 
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 336: MET (1644 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[22]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[22]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4098                  
      Launch Clock:-    2050                  
         Data Path:-     404                  
             Slack:=    1644                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                        
#----------------------------------------------------------------------------------------------------------------
      0    2050   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/CLK          
    404    2454    39      1  0.0  SDFFNX1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_22_/Q            
      0    2454     -      1    -  SRAM2RW64x32  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[22] 
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 337: MET (1644 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[23]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_23_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[23]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4098                  
      Launch Clock:-    2050                  
         Data Path:-     404                  
             Slack:=    1644                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                        
#----------------------------------------------------------------------------------------------------------------
      0    2050   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_23_/CLK          
    404    2454    39      1  0.0  SDFFNX1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_23_/Q            
      0    2454     -      1    -  SRAM2RW64x32  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[23] 
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 338: MET (1644 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[24]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[24]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4098                  
      Launch Clock:-    2050                  
         Data Path:-     404                  
             Slack:=    1644                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                        
#----------------------------------------------------------------------------------------------------------------
      0    2050   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_/CLK          
    404    2454    39      1  0.0  SDFFNX1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_24_/Q            
      0    2454     -      1    -  SRAM2RW64x32  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[24] 
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 339: MET (1644 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[25]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[25]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4098                  
      Launch Clock:-    2050                  
         Data Path:-     404                  
             Slack:=    1644                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                        
#----------------------------------------------------------------------------------------------------------------
      0    2050   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_/CLK          
    404    2454    39      1  0.0  SDFFNX1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_25_/Q            
      0    2454     -      1    -  SRAM2RW64x32  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[25] 
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 340: MET (1644 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[26]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[26]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4098                  
      Launch Clock:-    2050                  
         Data Path:-     404                  
             Slack:=    1644                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                        
#----------------------------------------------------------------------------------------------------------------
      0    2050   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_26_/CLK          
    404    2454    39      1  0.0  SDFFNX1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_26_/Q            
      0    2454     -      1    -  SRAM2RW64x32  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[26] 
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 341: MET (1644 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[27]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[27]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4098                  
      Launch Clock:-    2050                  
         Data Path:-     404                  
             Slack:=    1644                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                        
#----------------------------------------------------------------------------------------------------------------
      0    2050   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_/CLK          
    404    2454    39      1  0.0  SDFFNX1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_27_/Q            
      0    2454     -      1    -  SRAM2RW64x32  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[27] 
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 342: MET (1644 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[28]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[28]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4098                  
      Launch Clock:-    2050                  
         Data Path:-     404                  
             Slack:=    1644                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                        
#----------------------------------------------------------------------------------------------------------------
      0    2050   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_/CLK          
    404    2454    39      1  0.0  SDFFNX1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_28_/Q            
      0    2454     -      1    -  SRAM2RW64x32  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[28] 
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 343: MET (1644 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[29]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[29]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4098                  
      Launch Clock:-    2050                  
         Data Path:-     404                  
             Slack:=    1644                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                        
#----------------------------------------------------------------------------------------------------------------
      0    2050   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/CLK          
    404    2454    39      1  0.0  SDFFNX1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_29_/Q            
      0    2454     -      1    -  SRAM2RW64x32  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[29] 
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 344: MET (1644 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[30]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_30_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[30]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4098                  
      Launch Clock:-    2050                  
         Data Path:-     404                  
             Slack:=    1644                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                        
#----------------------------------------------------------------------------------------------------------------
      0    2050   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_30_/CLK          
    404    2454    39      1  0.0  SDFFNX1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_30_/Q            
      0    2454     -      1    -  SRAM2RW64x32  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[30] 
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 345: MET (1644 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/CE1->I1[31]
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_31_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[31]
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100         2050     
                                              
             Setup:-     -98                  
       Uncertainty:-     100                  
     Required Time:=    4098                  
      Launch Clock:-    2050                  
         Data Path:-     404                  
             Slack:=    1644                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                        
#----------------------------------------------------------------------------------------------------------------
      0    2050   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_31_/CLK          
    404    2454    39      1  0.0  SDFFNX1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_31_/Q            
      0    2454     -      1    -  SRAM2RW64x32  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_RAM_1/I1[31] 
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 346: MET (1686 ps) Setup Check with Pin I_PCI_TOP/I_PCI_CORE\/d_out_i_bus_reg_5_/CLK->D
          Group: PCI_CLK
     Startpoint: (R) pserr_n_in
          Clock: (R) v_PCI_CLK
       Endpoint: (F) I_PCI_TOP/I_PCI_CORE\/d_out_i_bus_reg_5_/D
          Clock: (R) PCI_CLK

                     Capture       Launch     
        Clock Edge:+    7500            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)      500 (I) 
           Arrival:=    7500          511     
                                              
             Setup:-     311                  
       Uncertainty:-     100                  
     Required Time:=    7089                  
      Launch Clock:-     511                  
       Input Delay:-    4000                  
         Data Path:-     893                  
             Slack:=    1686                  

Exceptions/Constraints:
  input_delay             4000            in_del_90_1 

#-------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                  Timing Point                 
#  (ps)   (ps)   (ps)        (fF)                  Domain                                               
#-------------------------------------------------------------------------------------------------------
      0    4511    54      2  1.0  (arrival)     PD_ORCA_TOP pserr_n_in                                 
     61    4572    61      2  1.4  NAND2X0_LVT   PD_ORCA_TOP I_PCI_TOP/g117650/Y                        
    101    4673    39      3  1.7  OR2X1_LVT     PD_ORCA_TOP I_PCI_TOP/g117507/Y                        
    175    4847    32      1  0.6  NOR3X0_LVT    PD_ORCA_TOP I_PCI_TOP/g127684/Y                        
     70    4917    90      3  1.7  NAND3X0_LVT   PD_ORCA_TOP I_PCI_TOP/g127683/Y                        
    104    5021    81      2  1.1  NAND3X0_LVT   PD_ORCA_TOP I_PCI_TOP/g117434/Y                        
    183    5204    58      5  2.5  OAI21X1_LVT   PD_ORCA_TOP I_PCI_TOP/g117336/Y                        
    166    5370    31      1  0.6  AOI21X1_LVT   PD_ORCA_TOP I_PCI_TOP/g3/Y                             
     34    5403    33      1  0.5  NAND2X0_LVT   PD_ORCA_TOP I_PCI_TOP/g2/Y                             
      0    5403     -      1    -  SDFFARX1_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/d_out_i_bus_reg_5_/D 
#-------------------------------------------------------------------------------------------------------



Path 347: MET (1688 ps) Setup Check with Pin I_PCI_TOP/I_PCI_CORE\/d_out_i_bus_reg_3_/CLK->D
          Group: PCI_CLK
     Startpoint: (R) pserr_n_in
          Clock: (R) v_PCI_CLK
       Endpoint: (F) I_PCI_TOP/I_PCI_CORE\/d_out_i_bus_reg_3_/D
          Clock: (R) PCI_CLK

                     Capture       Launch     
        Clock Edge:+    7500            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)      500 (I) 
           Arrival:=    7500          511     
                                              
             Setup:-     320                  
       Uncertainty:-     100                  
     Required Time:=    7080                  
      Launch Clock:-     511                  
       Input Delay:-    4000                  
         Data Path:-     882                  
             Slack:=    1688                  

Exceptions/Constraints:
  input_delay             4000            in_del_90_1 

#-------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                  Timing Point                 
#  (ps)   (ps)   (ps)        (fF)                  Domain                                               
#-------------------------------------------------------------------------------------------------------
      0    4511    54      2  1.0  (arrival)     PD_ORCA_TOP pserr_n_in                                 
     61    4572    61      2  1.4  NAND2X0_LVT   PD_ORCA_TOP I_PCI_TOP/g117650/Y                        
    101    4673    39      3  1.7  OR2X1_LVT     PD_ORCA_TOP I_PCI_TOP/g117507/Y                        
    175    4847    32      1  0.6  NOR3X0_LVT    PD_ORCA_TOP I_PCI_TOP/g127684/Y                        
     70    4917    90      3  1.7  NAND3X0_LVT   PD_ORCA_TOP I_PCI_TOP/g127683/Y                        
    104    5021    81      2  1.1  NAND3X0_LVT   PD_ORCA_TOP I_PCI_TOP/g117434/Y                        
    183    5204    58      5  2.5  OAI21X1_LVT   PD_ORCA_TOP I_PCI_TOP/g117336/Y                        
    189    5393    52      1  0.5  AO221X1_LVT   PD_ORCA_TOP I_PCI_TOP/g117325/Y                        
      0    5393     -      1    -  SDFFARX1_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/d_out_i_bus_reg_3_/D 
#-------------------------------------------------------------------------------------------------------



Path 348: MET (1692 ps) Setup Check with Pin I_PCI_TOP/R_690/CLK->D
          Group: PCI_CLK
     Startpoint: (F) pserr_n_in
          Clock: (R) v_PCI_CLK
       Endpoint: (F) I_PCI_TOP/R_690/D
          Clock: (R) PCI_CLK

                     Capture       Launch     
        Clock Edge:+    7500            0     
        Drv Adjust:+       0           10     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)      500 (I) 
           Arrival:=    7500          510     
                                              
             Setup:-     304                  
       Uncertainty:-     100                  
     Required Time:=    7096                  
      Launch Clock:-     510                  
       Input Delay:-    4000                  
         Data Path:-     894                  
             Slack:=    1692                  

Exceptions/Constraints:
  input_delay             4000            in_del_90_1 

#--------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power       Timing Point     
#  (ps)   (ps)   (ps)        (fF)                  Domain                        
#--------------------------------------------------------------------------------
      0    4510    48      2  0.9  (arrival)     PD_ORCA_TOP pserr_n_in          
     94    4604    99      2  1.4  NAND2X0_LVT   PD_ORCA_TOP I_PCI_TOP/g117650/Y 
     99    4703    50      3  1.8  OR2X1_LVT     PD_ORCA_TOP I_PCI_TOP/g117507/Y 
    118    4821    28      1  0.6  NOR3X0_LVT    PD_ORCA_TOP I_PCI_TOP/g127684/Y 
     69    4890    95      3  1.8  NAND3X0_LVT   PD_ORCA_TOP I_PCI_TOP/g127683/Y 
     87    4977    74      2  1.1  NAND3X0_LVT   PD_ORCA_TOP I_PCI_TOP/g117434/Y 
    240    5217    67      5  2.8  OAI21X1_LVT   PD_ORCA_TOP I_PCI_TOP/g117336/Y 
    119    5337    25      1  0.6  OAI22X1_LVT   PD_ORCA_TOP I_PCI_TOP/g117326/Y 
     67    5404    31      1  0.5  AND2X1_LVT    PD_ORCA_TOP I_PCI_TOP/g117315/Y 
      0    5404     -      1    -  SDFFASX1_LVT  PD_ORCA_TOP I_PCI_TOP/R_690/D   
#--------------------------------------------------------------------------------



Path 349: MET (1727 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->I1[15]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[15]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -101                  
       Uncertainty:-     100                  
     Required Time:=    2401                  
      Launch Clock:-       0                  
         Data Path:-     673                  
             Slack:=    1727                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    123     673    34      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g50097/Y                              
      0     673     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[15]     
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 350: MET (1727 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->I1[15]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[15]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -101                  
       Uncertainty:-     100                  
     Required Time:=    2401                  
      Launch Clock:-       0                  
         Data Path:-     673                  
             Slack:=    1727                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    123     673    34      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g50097/Y                              
      0     673     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[15]     
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 351: MET (1727 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->I1[15]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[15]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -101                  
       Uncertainty:-     100                  
     Required Time:=    2401                  
      Launch Clock:-       0                  
         Data Path:-     673                  
             Slack:=    1727                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    123     673    34      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g50097/Y                              
      0     673     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[15]     
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 352: MET (1727 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->I1[15]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[15]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -101                  
       Uncertainty:-     100                  
     Required Time:=    2401                  
      Launch Clock:-       0                  
         Data Path:-     673                  
             Slack:=    1727                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    123     673    34      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g50097/Y                              
      0     673     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[15]     
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 353: MET (1728 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_5_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_3_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     328                  
       Uncertainty:-     100                  
     Required Time:=    3672                  
      Launch Clock:-       0                  
         Data Path:-    1943                  
             Slack:=    1728                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_5_/CLK 
    364     364    87      3  4.3  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_5_/Q   
     79     442    87      3  1.8  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191589/Y              
    180     622    33      1  0.5  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191555/Y              
     78     700    91      3  1.6  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191551/Y              
    125     826    59      6  3.4  AO21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191544/Y              
    125     951   151      4  2.5  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191538/Y              
     46     997    73      2  1.6  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191534/Y              
    103    1100   101      2  1.3  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191524/Y              
    100    1200    51      3  1.8  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191512/Y              
     92    1292   119      3  2.5  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191509/Y              
     77    1370    61      1  0.6  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191507/Y              
     51    1421    59      1  1.0  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191502/Y              
     98    1518    38      1  0.7  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191473/C1             
     89    1607    38      2  1.6  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191469/Y              
    144    1751    48      2  1.3  OAI21X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191467/Y              
     45    1796    53      1  0.9  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191462/Y              
    147    1943    50      1  0.5  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191600/SO             
      0    1943     -      1    -  SDFFARX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_3_/D   
#----------------------------------------------------------------------------------------------------------



Path 354: MET (1734 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->I1[14]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[14]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -101                  
       Uncertainty:-     100                  
     Required Time:=    2401                  
      Launch Clock:-       0                  
         Data Path:-     667                  
             Slack:=    1734                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    116     667    34      4  0.0  AO21X1_LVT     PD_RISC_CORE I_RISC_CORE/g49923/Y                              
      0     667     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[14]     
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 355: MET (1734 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->I1[14]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[14]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -101                  
       Uncertainty:-     100                  
     Required Time:=    2401                  
      Launch Clock:-       0                  
         Data Path:-     667                  
             Slack:=    1734                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    116     667    34      4  0.0  AO21X1_LVT     PD_RISC_CORE I_RISC_CORE/g49923/Y                              
      0     667     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[14]     
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 356: MET (1734 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->I1[14]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[14]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -101                  
       Uncertainty:-     100                  
     Required Time:=    2401                  
      Launch Clock:-       0                  
         Data Path:-     667                  
             Slack:=    1734                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    116     667    34      4  0.0  AO21X1_LVT     PD_RISC_CORE I_RISC_CORE/g49923/Y                              
      0     667     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[14]     
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 357: MET (1734 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->I1[14]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[14]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -101                  
       Uncertainty:-     100                  
     Required Time:=    2401                  
      Launch Clock:-       0                  
         Data Path:-     667                  
             Slack:=    1734                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    116     667    34      4  0.0  AO21X1_LVT     PD_RISC_CORE I_RISC_CORE/g49923/Y                              
      0     667     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[14]     
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 358: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->I1[0]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[0]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g50095/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[0]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 359: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->I1[1]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[1]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g50100/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[1]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 360: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->I1[2]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[2]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g50084/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[2]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 361: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->I1[3]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[3]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g50091/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[3]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 362: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->I1[4]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[4]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g50076/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[4]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 363: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->I1[5]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[5]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g50077/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[5]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 364: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->I1[6]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[6]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g50096/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[6]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 365: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->I1[7]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[7]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g50082/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[7]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 366: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->I1[8]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[8]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g50078/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[8]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 367: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->I1[9]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[9]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g50090/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[9]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 368: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->I1[10]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[10]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g50099/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[10]     
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 369: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->I1[11]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[11]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g50074/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[11]     
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 370: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->I1[12]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[12]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g50079/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[12]     
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 371: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->I1[13]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[13]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g50098/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/I1[13]     
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 372: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->I1[0]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[0]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g50095/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[0]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 373: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->I1[1]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[1]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g50100/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[1]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 374: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->I1[2]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[2]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g50084/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[2]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 375: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->I1[3]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[3]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g50091/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[3]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 376: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->I1[4]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[4]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g50076/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[4]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 377: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->I1[5]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[5]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g50077/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[5]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 378: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->I1[6]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[6]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g50096/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[6]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 379: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->I1[7]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[7]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g50082/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[7]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 380: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->I1[8]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[8]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g50078/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[8]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 381: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->I1[9]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[9]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g50090/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[9]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 382: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->I1[10]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[10]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g50099/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[10]     
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 383: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->I1[11]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[11]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g50074/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[11]     
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 384: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->I1[12]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[12]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g50079/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[12]     
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 385: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->I1[13]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[13]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g50098/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/I1[13]     
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 386: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->I1[0]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[0]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g50095/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[0]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 387: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->I1[1]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[1]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g50100/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[1]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 388: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->I1[2]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[2]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g50084/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[2]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 389: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->I1[3]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[3]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g50091/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[3]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 390: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->I1[4]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[4]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g50076/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[4]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 391: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->I1[5]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[5]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g50077/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[5]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 392: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->I1[6]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[6]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g50096/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[6]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 393: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->I1[7]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[7]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g50082/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[7]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 394: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->I1[8]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[8]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g50078/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[8]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 395: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->I1[9]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[9]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g50090/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[9]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 396: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->I1[10]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[10]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g50099/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[10]     
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 397: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->I1[11]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[11]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g50074/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[11]     
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 398: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->I1[12]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[12]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g50079/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[12]     
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 399: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->I1[13]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[13]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g50098/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/I1[13]     
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 400: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->I1[0]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[0]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g50095/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[0]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 401: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->I1[1]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[1]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g50100/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[1]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 402: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->I1[2]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[2]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g50084/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[2]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 403: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->I1[3]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[3]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g50091/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[3]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 404: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->I1[4]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[4]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g50076/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[4]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 405: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->I1[5]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[5]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g50077/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[5]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 406: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->I1[6]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[6]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g50096/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[6]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 407: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->I1[7]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[7]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g50082/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[7]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 408: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->I1[8]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[8]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g50078/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[8]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 409: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->I1[9]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[9]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g50090/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[9]      
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 410: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->I1[10]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[10]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g50099/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[10]     
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 411: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->I1[11]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[11]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g50074/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[11]     
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 412: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->I1[12]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[12]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g50079/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[12]     
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 413: MET (1741 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->I1[13]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[13]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-    -100                  
       Uncertainty:-     100                  
     Required Time:=    2400                  
      Launch Clock:-       0                  
         Data Path:-     659                  
             Slack:=    1741                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                      
#----------------------------------------------------------------------------------------------------------------
      0       0   200     31    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/CLK 
    551     551   126     16  9.4  SDFFARX2_LVT   PD_RISC_CORE I_RISC_CORE/I_CONTROL\/UseData_Imm_Or_ALU_reg/Q   
    108     659    36      4  0.0  AO22X1_LVT     PD_RISC_CORE I_RISC_CORE/g50098/Y                              
      0     659     -      4    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/I1[13]     
#----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 414: MET (1744 ps) Setup Check with Pin I_PCI_TOP/I_PCI_CORE\/d_out_i_bus_reg_4_/CLK->D
          Group: PCI_CLK
     Startpoint: (R) pserr_n_in
          Clock: (R) v_PCI_CLK
       Endpoint: (F) I_PCI_TOP/I_PCI_CORE\/d_out_i_bus_reg_4_/D
          Clock: (R) PCI_CLK

                     Capture       Launch     
        Clock Edge:+    7500            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)      500 (I) 
           Arrival:=    7500          511     
                                              
             Setup:-     323                  
       Uncertainty:-     100                  
     Required Time:=    7077                  
      Launch Clock:-     511                  
       Input Delay:-    4000                  
         Data Path:-     822                  
             Slack:=    1744                  

Exceptions/Constraints:
  input_delay             4000            in_del_90_1 

#-------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                  Timing Point                 
#  (ps)   (ps)   (ps)        (fF)                  Domain                                               
#-------------------------------------------------------------------------------------------------------
      0    4511    54      2  1.0  (arrival)     PD_ORCA_TOP pserr_n_in                                 
     61    4572    61      2  1.4  NAND2X0_LVT   PD_ORCA_TOP I_PCI_TOP/g117650/Y                        
    101    4673    39      3  1.7  OR2X1_LVT     PD_ORCA_TOP I_PCI_TOP/g117507/Y                        
    175    4847    32      1  0.6  NOR3X0_LVT    PD_ORCA_TOP I_PCI_TOP/g127684/Y                        
     70    4917    90      3  1.7  NAND3X0_LVT   PD_ORCA_TOP I_PCI_TOP/g127683/Y                        
    104    5021    81      2  1.1  NAND3X0_LVT   PD_ORCA_TOP I_PCI_TOP/g117434/Y                        
    183    5204    58      5  2.5  OAI21X1_LVT   PD_ORCA_TOP I_PCI_TOP/g117336/Y                        
     76    5280    64      1  0.6  NAND2X0_LVT   PD_ORCA_TOP I_PCI_TOP/g117334/Y                        
     53    5332    60      1  0.5  NAND3X0_LVT   PD_ORCA_TOP I_PCI_TOP/g117323/Y                        
      0    5332     -      1    -  SDFFARX1_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/d_out_i_bus_reg_4_/D 
#-------------------------------------------------------------------------------------------------------



Path 415: MET (1753 ps) Setup Check with Pin I_PCI_TOP/I_PCI_CORE\/d_out_i_bus_reg_0_/CLK->D
          Group: PCI_CLK
     Startpoint: (R) pserr_n_in
          Clock: (R) v_PCI_CLK
       Endpoint: (F) I_PCI_TOP/I_PCI_CORE\/d_out_i_bus_reg_0_/D
          Clock: (R) PCI_CLK

                     Capture       Launch     
        Clock Edge:+    7500            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)      500 (I) 
           Arrival:=    7500          511     
                                              
             Setup:-     314                  
       Uncertainty:-     100                  
     Required Time:=    7086                  
      Launch Clock:-     511                  
       Input Delay:-    4000                  
         Data Path:-     822                  
             Slack:=    1753                  

Exceptions/Constraints:
  input_delay             4000            in_del_90_1 

#-------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                  Timing Point                 
#  (ps)   (ps)   (ps)        (fF)                  Domain                                               
#-------------------------------------------------------------------------------------------------------
      0    4511    54      2  1.0  (arrival)     PD_ORCA_TOP pserr_n_in                                 
     61    4572    61      2  1.4  NAND2X0_LVT   PD_ORCA_TOP I_PCI_TOP/g117650/Y                        
    101    4673    39      3  1.7  OR2X1_LVT     PD_ORCA_TOP I_PCI_TOP/g117507/Y                        
    175    4847    32      1  0.6  NOR3X0_LVT    PD_ORCA_TOP I_PCI_TOP/g127684/Y                        
     70    4917    90      3  1.7  NAND3X0_LVT   PD_ORCA_TOP I_PCI_TOP/g127683/Y                        
    104    5021    81      2  1.1  NAND3X0_LVT   PD_ORCA_TOP I_PCI_TOP/g117434/Y                        
    183    5204    58      5  2.5  OAI21X1_LVT   PD_ORCA_TOP I_PCI_TOP/g117336/Y                        
    129    5333    40      1  0.5  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g117322/Y                        
      0    5333     -      1    -  SDFFARX1_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/d_out_i_bus_reg_0_/D 
#-------------------------------------------------------------------------------------------------------



Path 416: MET (1758 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_29/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_5_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_29/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     214                  
       Uncertainty:-     100                  
     Required Time:=    3786                  
      Launch Clock:-       0                  
         Data Path:-    2029                  
             Slack:=    1758                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_5_/CLK 
    364     364    87      3  4.3  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_5_/Q   
     79     442    87      3  1.8  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191589/Y              
    180     622    33      1  0.5  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191555/Y              
     78     700    91      3  1.6  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191551/Y              
    125     826    59      6  3.4  AO21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191544/Y              
    125     951   151      4  2.5  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191538/Y              
     46     997    73      2  1.6  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191534/Y              
    103    1100   101      2  1.3  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191524/Y              
    100    1200    51      3  1.8  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191512/Y              
     92    1292   119      3  2.5  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191509/Y              
     77    1370    61      1  0.6  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191507/Y              
     51    1421    59      1  1.0  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191502/Y              
     98    1518    38      1  0.7  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191473/C1             
     89    1607    38      2  1.6  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191469/Y              
    144    1751    48      2  1.3  OAI21X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191467/Y              
    100    1851    31      2  1.3  NOR2X0_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191463/Y              
    100    1951    42      1  0.5  OR3X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191459/Y              
     78    2029    85      2  1.1  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191453/Y              
      0    2029     -      2    -  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_29/D                 
#----------------------------------------------------------------------------------------------------------



Path 417: MET (1892 ps) Setup Check with Pin I_PCI_TOP/R_691/CLK->D
          Group: PCI_CLK
     Startpoint: (R) pserr_n_in
          Clock: (R) v_PCI_CLK
       Endpoint: (F) I_PCI_TOP/R_691/D
          Clock: (R) PCI_CLK

                     Capture       Launch     
        Clock Edge:+    7500            0     
        Drv Adjust:+       0           11     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)      500 (I) 
           Arrival:=    7500          511     
                                              
             Setup:-     301                  
       Uncertainty:-     100                  
     Required Time:=    7099                  
      Launch Clock:-     511                  
       Input Delay:-    4000                  
         Data Path:-     696                  
             Slack:=    1892                  

Exceptions/Constraints:
  input_delay             4000            in_del_90_1 

#--------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power       Timing Point     
#  (ps)   (ps)   (ps)        (fF)                  Domain                        
#--------------------------------------------------------------------------------
      0    4511    54      2  1.0  (arrival)     PD_ORCA_TOP pserr_n_in          
     61    4572    61      2  1.4  NAND2X0_LVT   PD_ORCA_TOP I_PCI_TOP/g117650/Y 
    101    4673    39      3  1.7  OR2X1_LVT     PD_ORCA_TOP I_PCI_TOP/g117507/Y 
    175    4847    32      1  0.6  NOR3X0_LVT    PD_ORCA_TOP I_PCI_TOP/g127684/Y 
     70    4917    90      3  1.7  NAND3X0_LVT   PD_ORCA_TOP I_PCI_TOP/g127683/Y 
    110    5026    38      2  1.0  OR2X1_LVT     PD_ORCA_TOP I_PCI_TOP/g117459/Y 
     59    5086    59      1  0.5  NAND2X0_LVT   PD_ORCA_TOP I_PCI_TOP/g117433/Y 
    121    5207    25      1  0.5  AOI21X1_LVT   PD_ORCA_TOP I_PCI_TOP/g117333/Y 
      0    5207     -      1    -  SDFFASX1_LVT  PD_ORCA_TOP I_PCI_TOP/R_691/D   
#--------------------------------------------------------------------------------



Path 418: MET (1910 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE2->A2[0]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A2[0]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -76                  
       Uncertainty:-     100                  
     Required Time:=    2376                  
      Launch Clock:-       0                  
         Data Path:-     466                  
             Slack:=    1910                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                       
#-----------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_0_/CLK 
    466     466    90      7  2.7  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_0_/Q   
      0     466     -      7    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A2[0]       
#-----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 419: MET (1910 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE2->A2[1]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A2[1]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -76                  
       Uncertainty:-     100                  
     Required Time:=    2376                  
      Launch Clock:-       0                  
         Data Path:-     466                  
             Slack:=    1910                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                       
#-----------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/CLK 
    466     466    90      7  2.7  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/Q   
      0     466     -      7    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A2[1]       
#-----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 420: MET (1910 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE2->A2[2]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A2[2]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -76                  
       Uncertainty:-     100                  
     Required Time:=    2376                  
      Launch Clock:-       0                  
         Data Path:-     466                  
             Slack:=    1910                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                       
#-----------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_2_/CLK 
    466     466    90      7  2.7  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_2_/Q   
      0     466     -      7    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A2[2]       
#-----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 421: MET (1910 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE2->A2[3]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_3_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A2[3]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -76                  
       Uncertainty:-     100                  
     Required Time:=    2376                  
      Launch Clock:-       0                  
         Data Path:-     466                  
             Slack:=    1910                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                       
#-----------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_3_/CLK 
    466     466    90      7  2.7  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_3_/Q   
      0     466     -      7    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A2[3]       
#-----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 422: MET (1910 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE2->A2[4]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_4_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A2[4]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -76                  
       Uncertainty:-     100                  
     Required Time:=    2376                  
      Launch Clock:-       0                  
         Data Path:-     466                  
             Slack:=    1910                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                       
#-----------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_4_/CLK 
    466     466    90      7  2.7  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_4_/Q   
      0     466     -      7    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A2[4]       
#-----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 423: MET (1910 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE2->A2[5]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_5_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A2[5]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -76                  
       Uncertainty:-     100                  
     Required Time:=    2376                  
      Launch Clock:-       0                  
         Data Path:-     466                  
             Slack:=    1910                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                       
#-----------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_5_/CLK 
    466     466    90      7  2.7  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_5_/Q   
      0     466     -      7    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A2[5]       
#-----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 424: MET (1910 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE2->A2[6]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_6_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A2[6]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -76                  
       Uncertainty:-     100                  
     Required Time:=    2376                  
      Launch Clock:-       0                  
         Data Path:-     466                  
             Slack:=    1910                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                       
#-----------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_6_/CLK 
    466     466    90      7  2.7  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_6_/Q   
      0     466     -      7    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A2[6]       
#-----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 425: MET (1910 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE2->A2[0]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_0_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A2[0]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -76                  
       Uncertainty:-     100                  
     Required Time:=    2376                  
      Launch Clock:-       0                  
         Data Path:-     466                  
             Slack:=    1910                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                       
#-----------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_0_/CLK 
    466     466    90      7  2.7  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_0_/Q   
      0     466     -      7    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A2[0]       
#-----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 426: MET (1910 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE2->A2[1]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A2[1]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -76                  
       Uncertainty:-     100                  
     Required Time:=    2376                  
      Launch Clock:-       0                  
         Data Path:-     466                  
             Slack:=    1910                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                       
#-----------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/CLK 
    466     466    90      7  2.7  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_1_/Q   
      0     466     -      7    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A2[1]       
#-----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 427: MET (1910 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE2->A2[2]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_2_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A2[2]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -76                  
       Uncertainty:-     100                  
     Required Time:=    2376                  
      Launch Clock:-       0                  
         Data Path:-     466                  
             Slack:=    1910                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                       
#-----------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_2_/CLK 
    466     466    90      7  2.7  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_2_/Q   
      0     466     -      7    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A2[2]       
#-----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 428: MET (1910 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE2->A2[3]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_3_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A2[3]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -76                  
       Uncertainty:-     100                  
     Required Time:=    2376                  
      Launch Clock:-       0                  
         Data Path:-     466                  
             Slack:=    1910                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                       
#-----------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_3_/CLK 
    466     466    90      7  2.7  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_3_/Q   
      0     466     -      7    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A2[3]       
#-----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 429: MET (1910 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE2->A2[4]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_4_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A2[4]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -76                  
       Uncertainty:-     100                  
     Required Time:=    2376                  
      Launch Clock:-       0                  
         Data Path:-     466                  
             Slack:=    1910                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                       
#-----------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_4_/CLK 
    466     466    90      7  2.7  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_4_/Q   
      0     466     -      7    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A2[4]       
#-----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 430: MET (1910 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE2->A2[5]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_5_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A2[5]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -76                  
       Uncertainty:-     100                  
     Required Time:=    2376                  
      Launch Clock:-       0                  
         Data Path:-     466                  
             Slack:=    1910                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                       
#-----------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_5_/CLK 
    466     466    90      7  2.7  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_5_/Q   
      0     466     -      7    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A2[5]       
#-----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 431: MET (1910 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE2->A2[6]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_6_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A2[6]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -76                  
       Uncertainty:-     100                  
     Required Time:=    2376                  
      Launch Clock:-       0                  
         Data Path:-     466                  
             Slack:=    1910                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                       
#-----------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_6_/CLK 
    466     466    90      7  2.7  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_6_/Q   
      0     466     -      7    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A2[6]       
#-----------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 432: MET (1929 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->A1[0]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_16_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A1[0]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -82                  
       Uncertainty:-     100                  
     Required Time:=    2382                  
      Launch Clock:-       0                  
         Data Path:-     454                  
             Slack:=    1929                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_16_/CLK 
    454     454    74      7  1.7  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_16_/Q   
      0     454     -      7    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A1[0]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 433: MET (1929 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->A1[6]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_22_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A1[6]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -82                  
       Uncertainty:-     100                  
     Required Time:=    2382                  
      Launch Clock:-       0                  
         Data Path:-     454                  
             Slack:=    1929                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_22_/CLK 
    454     454    74      7  1.7  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_22_/Q   
      0     454     -      7    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A1[6]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 434: MET (1929 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->A1[0]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_16_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A1[0]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -82                  
       Uncertainty:-     100                  
     Required Time:=    2382                  
      Launch Clock:-       0                  
         Data Path:-     454                  
             Slack:=    1929                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_16_/CLK 
    454     454    74      7  1.7  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_16_/Q   
      0     454     -      7    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A1[0]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 435: MET (1929 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->A1[6]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_22_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A1[6]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -82                  
       Uncertainty:-     100                  
     Required Time:=    2382                  
      Launch Clock:-       0                  
         Data Path:-     454                  
             Slack:=    1929                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_22_/CLK 
    454     454    74      7  1.7  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_22_/Q   
      0     454     -      7    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A1[6]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 436: MET (1929 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->A1[0]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_16_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A1[0]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -82                  
       Uncertainty:-     100                  
     Required Time:=    2382                  
      Launch Clock:-       0                  
         Data Path:-     454                  
             Slack:=    1929                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_16_/CLK 
    454     454    74      7  1.7  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_16_/Q   
      0     454     -      7    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A1[0]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 437: MET (1929 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->A1[6]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_22_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A1[6]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -82                  
       Uncertainty:-     100                  
     Required Time:=    2382                  
      Launch Clock:-       0                  
         Data Path:-     454                  
             Slack:=    1929                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_22_/CLK 
    454     454    74      7  1.7  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_22_/Q   
      0     454     -      7    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A1[6]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 438: MET (1929 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->A1[0]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_16_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A1[0]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -82                  
       Uncertainty:-     100                  
     Required Time:=    2382                  
      Launch Clock:-       0                  
         Data Path:-     454                  
             Slack:=    1929                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_16_/CLK 
    454     454    74      7  1.7  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_16_/Q   
      0     454     -      7    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A1[0]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 439: MET (1929 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->A1[6]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_22_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A1[6]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -82                  
       Uncertainty:-     100                  
     Required Time:=    2382                  
      Launch Clock:-       0                  
         Data Path:-     454                  
             Slack:=    1929                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_22_/CLK 
    454     454    74      7  1.7  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_22_/Q   
      0     454     -      7    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A1[6]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 440: MET (1931 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->A1[2]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_18_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A1[2]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -83                  
       Uncertainty:-     100                  
     Required Time:=    2383                  
      Launch Clock:-       0                  
         Data Path:-     452                  
             Slack:=    1931                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_18_/CLK 
    452     452    72      7  1.6  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_18_/Q   
      0     452     -      7    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A1[2]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 441: MET (1931 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->A1[4]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_20_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A1[4]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -83                  
       Uncertainty:-     100                  
     Required Time:=    2383                  
      Launch Clock:-       0                  
         Data Path:-     452                  
             Slack:=    1931                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_20_/CLK 
    452     452    72      7  1.6  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_20_/Q   
      0     452     -      7    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A1[4]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 442: MET (1931 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->A1[2]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_18_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A1[2]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -83                  
       Uncertainty:-     100                  
     Required Time:=    2383                  
      Launch Clock:-       0                  
         Data Path:-     452                  
             Slack:=    1931                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_18_/CLK 
    452     452    72      7  1.6  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_18_/Q   
      0     452     -      7    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A1[2]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 443: MET (1931 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->A1[4]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_20_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A1[4]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -83                  
       Uncertainty:-     100                  
     Required Time:=    2383                  
      Launch Clock:-       0                  
         Data Path:-     452                  
             Slack:=    1931                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_20_/CLK 
    452     452    72      7  1.6  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_20_/Q   
      0     452     -      7    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A1[4]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 444: MET (1931 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->A1[2]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_18_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A1[2]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -83                  
       Uncertainty:-     100                  
     Required Time:=    2383                  
      Launch Clock:-       0                  
         Data Path:-     452                  
             Slack:=    1931                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_18_/CLK 
    452     452    72      7  1.6  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_18_/Q   
      0     452     -      7    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A1[2]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 445: MET (1931 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->A1[4]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_20_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A1[4]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -83                  
       Uncertainty:-     100                  
     Required Time:=    2383                  
      Launch Clock:-       0                  
         Data Path:-     452                  
             Slack:=    1931                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_20_/CLK 
    452     452    72      7  1.6  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_20_/Q   
      0     452     -      7    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A1[4]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 446: MET (1931 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->A1[2]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_18_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A1[2]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -83                  
       Uncertainty:-     100                  
     Required Time:=    2383                  
      Launch Clock:-       0                  
         Data Path:-     452                  
             Slack:=    1931                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_18_/CLK 
    452     452    72      7  1.6  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_18_/Q   
      0     452     -      7    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A1[2]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 447: MET (1931 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->A1[4]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_20_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A1[4]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -83                  
       Uncertainty:-     100                  
     Required Time:=    2383                  
      Launch Clock:-       0                  
         Data Path:-     452                  
             Slack:=    1931                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_20_/CLK 
    452     452    72      7  1.6  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_20_/Q   
      0     452     -      7    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A1[4]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 448: MET (1933 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->A1[1]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_17_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A1[1]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -84                  
       Uncertainty:-     100                  
     Required Time:=    2384                  
      Launch Clock:-       0                  
         Data Path:-     451                  
             Slack:=    1933                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_17_/CLK 
    451     451    71      7  1.5  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_17_/Q   
      0     451     -      7    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A1[1]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 449: MET (1933 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->A1[3]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_19_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A1[3]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -84                  
       Uncertainty:-     100                  
     Required Time:=    2384                  
      Launch Clock:-       0                  
         Data Path:-     451                  
             Slack:=    1933                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_19_/CLK 
    451     451    71      7  1.5  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_19_/Q   
      0     451     -      7    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A1[3]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 450: MET (1933 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->A1[1]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_17_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A1[1]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -84                  
       Uncertainty:-     100                  
     Required Time:=    2384                  
      Launch Clock:-       0                  
         Data Path:-     451                  
             Slack:=    1933                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_17_/CLK 
    451     451    71      7  1.5  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_17_/Q   
      0     451     -      7    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A1[1]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 451: MET (1933 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->A1[3]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_19_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A1[3]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -84                  
       Uncertainty:-     100                  
     Required Time:=    2384                  
      Launch Clock:-       0                  
         Data Path:-     451                  
             Slack:=    1933                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_19_/CLK 
    451     451    71      7  1.5  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_19_/Q   
      0     451     -      7    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A1[3]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 452: MET (1933 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->A1[1]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_17_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A1[1]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -84                  
       Uncertainty:-     100                  
     Required Time:=    2384                  
      Launch Clock:-       0                  
         Data Path:-     451                  
             Slack:=    1933                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_17_/CLK 
    451     451    71      7  1.5  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_17_/Q   
      0     451     -      7    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A1[1]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 453: MET (1933 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->A1[3]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_19_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A1[3]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -84                  
       Uncertainty:-     100                  
     Required Time:=    2384                  
      Launch Clock:-       0                  
         Data Path:-     451                  
             Slack:=    1933                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_19_/CLK 
    451     451    71      7  1.5  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_19_/Q   
      0     451     -      7    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A1[3]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 454: MET (1933 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->A1[1]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_17_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A1[1]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -84                  
       Uncertainty:-     100                  
     Required Time:=    2384                  
      Launch Clock:-       0                  
         Data Path:-     451                  
             Slack:=    1933                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_17_/CLK 
    451     451    71      7  1.5  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_17_/Q   
      0     451     -      7    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A1[1]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 455: MET (1933 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->A1[3]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_19_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A1[3]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -84                  
       Uncertainty:-     100                  
     Required Time:=    2384                  
      Launch Clock:-       0                  
         Data Path:-     451                  
             Slack:=    1933                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_19_/CLK 
    451     451    71      7  1.5  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_19_/Q   
      0     451     -      7    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A1[3]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 456: MET (1935 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_5_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_2_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     360                  
       Uncertainty:-     100                  
     Required Time:=    3640                  
      Launch Clock:-       0                  
         Data Path:-    1706                  
             Slack:=    1935                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_5_/CLK 
    364     364    87      3  4.3  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_5_/Q   
     79     442    87      3  1.8  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191589/Y              
    180     622    33      1  0.5  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191555/Y              
     78     700    91      3  1.6  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191551/Y              
    125     826    59      6  3.4  AO21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191544/Y              
    125     951   151      4  2.5  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191538/Y              
     46     997    73      2  1.6  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191534/Y              
    103    1100   101      2  1.3  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191524/Y              
    100    1200    51      3  1.8  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191512/Y              
     92    1292   119      3  2.5  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191509/Y              
     77    1370    61      1  0.6  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191507/Y              
     51    1421    59      1  1.0  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191502/Y              
     98    1518    38      1  0.7  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191473/C1             
     89    1607    38      2  1.6  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191469/Y              
     98    1706   119      1  0.5  XNOR3X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191450/Y              
      0    1706     -      1    -  SDFFARX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_2_/D   
#----------------------------------------------------------------------------------------------------------



Path 457: MET (1935 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/CE1->A1[5]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_21_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A1[5]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -85                  
       Uncertainty:-     100                  
     Required Time:=    2385                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=    1935                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_21_/CLK 
    450     450    69      7  1.4  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_21_/Q   
      0     450     -      7    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_D_RAM/A1[5]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 458: MET (1935 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/CE1->A1[5]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_21_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A1[5]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -85                  
       Uncertainty:-     100                  
     Required Time:=    2385                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=    1935                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_21_/CLK 
    450     450    69      7  1.4  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_21_/Q   
      0     450     -      7    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_C_RAM/A1[5]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 459: MET (1935 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/CE1->A1[5]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_21_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A1[5]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -85                  
       Uncertainty:-     100                  
     Required Time:=    2385                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=    1935                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_21_/CLK 
    450     450    69      7  1.4  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_21_/Q   
      0     450     -      7    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_B_RAM/A1[5]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 460: MET (1935 ps) Setup Check with Pin I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/CE1->A1[5]
          Group: SYS_2x_CLK
     Startpoint: (R) I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_21_/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A1[5]
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-     -85                  
       Uncertainty:-     100                  
     Required Time:=    2385                  
      Launch Clock:-       0                  
         Data Path:-     450                  
             Slack:=    1935                  

#------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                    Domain                                                        
#------------------------------------------------------------------------------------------------------------------
      0       0   200     32    -  (arrival)      PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_21_/CLK 
    450     450    69      7  1.4  SDFFARX1_LVT   PD_RISC_CORE I_RISC_CORE/I_INSTRN_LAT\/Crnt_Instrn_2_reg_21_/Q   
      0     450     -      7    -  SRAM2RW128x16  PD_RISC_CORE I_RISC_CORE/I_REG_FILE\/REG_FILE_A_RAM/A1[5]        
#------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 461: MET (1940 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_1_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_5_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_1_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     328                  
       Uncertainty:-     100                  
     Required Time:=    3672                  
      Launch Clock:-       0                  
         Data Path:-    1732                  
             Slack:=    1940                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_5_/CLK 
    364     364    87      3  4.3  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_5_/Q   
     79     442    87      3  1.8  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191589/Y              
    180     622    33      1  0.5  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191555/Y              
     78     700    91      3  1.6  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191551/Y              
    125     826    59      6  3.4  AO21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191544/Y              
    125     951   151      4  2.5  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191538/Y              
     46     997    73      2  1.6  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191534/Y              
    103    1100   101      2  1.3  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191524/Y              
    100    1200    51      3  1.8  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191512/Y              
     92    1292   119      3  2.5  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191509/Y              
     77    1370    61      1  0.6  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191507/Y              
     51    1421    59      1  1.0  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191502/Y              
    170    1591    42      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191473/SO             
    140    1732    50      1  0.5  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191598/SO             
      0    1732     -      1    -  SDFFARX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_1_/D   
#----------------------------------------------------------------------------------------------------------



Path 462: MET (1985 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/empty_int_reg/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/empty_int_reg/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     328                  
       Uncertainty:-     100                  
     Required Time:=    3672                  
      Launch Clock:-       0                  
         Data Path:-    1687                  
             Slack:=    1985                  

#-----------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                             Timing Point                            
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                                     
#-----------------------------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK                                   
    428     428    61      1  1.0  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_9/Q                                     
    155     583    52      1  0.7  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g325503/SO                                
    122     706    34      1  1.0  NOR2X0_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3434/Y                                              
     82     788    44      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3361/C1                                             
     86     874    44      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3357/C1                                             
     86     959    44      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3425/C1                                             
     86    1045    44      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3419/C1                                             
     86    1130    44      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3416/C1                                             
     88    1218    47      1  1.2  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3413/C1                                             
    165    1383    66      4  2.1  XNOR2X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/g3411/Y                                              
    145    1528    31      1  0.5  AOI222X1_LVT  PD_ORCA_TOP I_SDRAM_TOP/g3407/Y                                              
    103    1631    51      1  0.7  AND4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3404/Y                                              
     56    1687    70      1  0.5  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/g3403/Y                                              
      0    1687     -      1    -  SDFFARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/empty_int_reg/D 
#-----------------------------------------------------------------------------------------------------------------------------



Path 463: MET (1997 ps) Setup Check with Pin I_CLOCKING/sys_clk_in_reg/CLK->D
          Group: SYS_2x_CLK
     Startpoint: (R) I_CLOCKING/sys_clk_in_reg/CLK
          Clock: (R) SYS_2x_CLK
       Endpoint: (R) I_CLOCKING/sys_clk_in_reg/D
          Clock: (R) SYS_2x_CLK

                     Capture       Launch     
        Clock Edge:+    2400            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2400            0     
                                              
             Setup:-      78                  
       Uncertainty:-     100                  
     Required Time:=    2222                  
      Launch Clock:-       0                  
         Data Path:-     226                  
             Slack:=    1997                  

#---------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load   Cell         Power            Timing Point          
#  (ps)   (ps)   (ps)        (fF)               Domain                                  
#---------------------------------------------------------------------------------------
      0       0   200     24    -  (arrival)  PD_ORCA_TOP I_CLOCKING/sys_clk_in_reg/CLK 
    226     226    53      1  0.5  DFFX1_LVT  PD_ORCA_TOP I_CLOCKING/sys_clk_in_reg/QN  
      0     226     -      1    -  DFFX1_LVT  PD_ORCA_TOP I_CLOCKING/sys_clk_in_reg/D   
#---------------------------------------------------------------------------------------

(p) : Instance is preserved but may be resized



Path 464: MET (2040 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_17/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_5_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/R_17/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     314                  
       Uncertainty:-     100                  
     Required Time:=    3686                  
      Launch Clock:-       0                  
         Data Path:-    1646                  
             Slack:=    2040                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_5_/CLK 
    364     364    87      3  4.3  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_5_/Q   
     79     442    87      3  1.8  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191589/Y              
    180     622    33      1  0.5  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191555/Y              
     78     700    91      3  1.6  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191551/Y              
    125     826    59      6  3.4  AO21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191544/Y              
    125     951   151      4  2.5  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191538/Y              
     46     997    73      2  1.6  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191534/Y              
    103    1100   101      2  1.3  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191524/Y              
    100    1200    51      3  1.8  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191512/Y              
     69    1269    84      1  1.4  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191508/Y              
    251    1520    56      2  1.1  FADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191482/S              
     84    1605    42      2  1.3  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191447/Y              
     41    1646    54      1  0.5  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191439/Y              
      0    1646     -      1    -  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_17/D                 
#----------------------------------------------------------------------------------------------------------



Path 465: MET (2083 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_31_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_31_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     438                  
       Uncertainty:-     100                  
     Required Time:=    3562                  
      Launch Clock:-       0                  
         Data Path:-    1479                  
             Slack:=    2083                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    362     362    84      5  4.1  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     85     447    69      1  0.5  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191564/Y              
    214     661    34      1  0.5  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191558/Y              
     89     750   101      4  2.1  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191546/Y              
    121     871    37      2  1.0  AND2X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191539/Y              
     87     958   108      2  1.6  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191532/Y              
    186    1144    51      1  0.6  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191596/SO             
    334    1479   272     33 16.6  NBUFFX4_HVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/drc/Y                  
      0    1479     -     33    -  SDFFARX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_31_/D     
#----------------------------------------------------------------------------------------------------------



Path 466: MET (2083 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_30_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_30_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     438                  
       Uncertainty:-     100                  
     Required Time:=    3562                  
      Launch Clock:-       0                  
         Data Path:-    1479                  
             Slack:=    2083                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    362     362    84      5  4.1  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     85     447    69      1  0.5  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191564/Y              
    214     661    34      1  0.5  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191558/Y              
     89     750   101      4  2.1  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191546/Y              
    121     871    37      2  1.0  AND2X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191539/Y              
     87     958   108      2  1.6  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191532/Y              
    186    1144    51      1  0.6  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191596/SO             
    334    1479   272     33 16.6  NBUFFX4_HVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/drc/Y                  
      0    1479     -     33    -  SDFFARX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_30_/D     
#----------------------------------------------------------------------------------------------------------



Path 467: MET (2083 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_29_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     438                  
       Uncertainty:-     100                  
     Required Time:=    3562                  
      Launch Clock:-       0                  
         Data Path:-    1479                  
             Slack:=    2083                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    362     362    84      5  4.1  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     85     447    69      1  0.5  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191564/Y              
    214     661    34      1  0.5  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191558/Y              
     89     750   101      4  2.1  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191546/Y              
    121     871    37      2  1.0  AND2X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191539/Y              
     87     958   108      2  1.6  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191532/Y              
    186    1144    51      1  0.6  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191596/SO             
    334    1479   272     33 16.6  NBUFFX4_HVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/drc/Y                  
      0    1479     -     33    -  SDFFARX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_29_/D     
#----------------------------------------------------------------------------------------------------------



Path 468: MET (2083 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_28_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_28_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     438                  
       Uncertainty:-     100                  
     Required Time:=    3562                  
      Launch Clock:-       0                  
         Data Path:-    1479                  
             Slack:=    2083                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    362     362    84      5  4.1  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     85     447    69      1  0.5  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191564/Y              
    214     661    34      1  0.5  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191558/Y              
     89     750   101      4  2.1  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191546/Y              
    121     871    37      2  1.0  AND2X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191539/Y              
     87     958   108      2  1.6  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191532/Y              
    186    1144    51      1  0.6  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191596/SO             
    334    1479   272     33 16.6  NBUFFX4_HVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/drc/Y                  
      0    1479     -     33    -  SDFFARX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_28_/D     
#----------------------------------------------------------------------------------------------------------



Path 469: MET (2083 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_27_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     438                  
       Uncertainty:-     100                  
     Required Time:=    3562                  
      Launch Clock:-       0                  
         Data Path:-    1479                  
             Slack:=    2083                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    362     362    84      5  4.1  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     85     447    69      1  0.5  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191564/Y              
    214     661    34      1  0.5  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191558/Y              
     89     750   101      4  2.1  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191546/Y              
    121     871    37      2  1.0  AND2X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191539/Y              
     87     958   108      2  1.6  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191532/Y              
    186    1144    51      1  0.6  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191596/SO             
    334    1479   272     33 16.6  NBUFFX4_HVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/drc/Y                  
      0    1479     -     33    -  SDFFARX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_27_/D     
#----------------------------------------------------------------------------------------------------------



Path 470: MET (2083 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_26_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     438                  
       Uncertainty:-     100                  
     Required Time:=    3562                  
      Launch Clock:-       0                  
         Data Path:-    1479                  
             Slack:=    2083                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    362     362    84      5  4.1  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     85     447    69      1  0.5  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191564/Y              
    214     661    34      1  0.5  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191558/Y              
     89     750   101      4  2.1  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191546/Y              
    121     871    37      2  1.0  AND2X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191539/Y              
     87     958   108      2  1.6  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191532/Y              
    186    1144    51      1  0.6  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191596/SO             
    334    1479   272     33 16.6  NBUFFX4_HVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/drc/Y                  
      0    1479     -     33    -  SDFFARX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_26_/D     
#----------------------------------------------------------------------------------------------------------



Path 471: MET (2083 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_25_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_25_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     438                  
       Uncertainty:-     100                  
     Required Time:=    3562                  
      Launch Clock:-       0                  
         Data Path:-    1479                  
             Slack:=    2083                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    362     362    84      5  4.1  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     85     447    69      1  0.5  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191564/Y              
    214     661    34      1  0.5  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191558/Y              
     89     750   101      4  2.1  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191546/Y              
    121     871    37      2  1.0  AND2X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191539/Y              
     87     958   108      2  1.6  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191532/Y              
    186    1144    51      1  0.6  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191596/SO             
    334    1479   272     33 16.6  NBUFFX4_HVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/drc/Y                  
      0    1479     -     33    -  SDFFARX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_25_/D     
#----------------------------------------------------------------------------------------------------------



Path 472: MET (2083 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_24_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_24_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     438                  
       Uncertainty:-     100                  
     Required Time:=    3562                  
      Launch Clock:-       0                  
         Data Path:-    1479                  
             Slack:=    2083                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    362     362    84      5  4.1  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     85     447    69      1  0.5  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191564/Y              
    214     661    34      1  0.5  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191558/Y              
     89     750   101      4  2.1  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191546/Y              
    121     871    37      2  1.0  AND2X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191539/Y              
     87     958   108      2  1.6  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191532/Y              
    186    1144    51      1  0.6  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191596/SO             
    334    1479   272     33 16.6  NBUFFX4_HVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/drc/Y                  
      0    1479     -     33    -  SDFFARX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_24_/D     
#----------------------------------------------------------------------------------------------------------



Path 473: MET (2083 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_23_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_23_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     438                  
       Uncertainty:-     100                  
     Required Time:=    3562                  
      Launch Clock:-       0                  
         Data Path:-    1479                  
             Slack:=    2083                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    362     362    84      5  4.1  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     85     447    69      1  0.5  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191564/Y              
    214     661    34      1  0.5  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191558/Y              
     89     750   101      4  2.1  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191546/Y              
    121     871    37      2  1.0  AND2X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191539/Y              
     87     958   108      2  1.6  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191532/Y              
    186    1144    51      1  0.6  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191596/SO             
    334    1479   272     33 16.6  NBUFFX4_HVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/drc/Y                  
      0    1479     -     33    -  SDFFARX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_23_/D     
#----------------------------------------------------------------------------------------------------------



Path 474: MET (2083 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_22_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_22_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     438                  
       Uncertainty:-     100                  
     Required Time:=    3562                  
      Launch Clock:-       0                  
         Data Path:-    1479                  
             Slack:=    2083                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    362     362    84      5  4.1  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     85     447    69      1  0.5  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191564/Y              
    214     661    34      1  0.5  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191558/Y              
     89     750   101      4  2.1  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191546/Y              
    121     871    37      2  1.0  AND2X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191539/Y              
     87     958   108      2  1.6  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191532/Y              
    186    1144    51      1  0.6  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191596/SO             
    334    1479   272     33 16.6  NBUFFX4_HVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/drc/Y                  
      0    1479     -     33    -  SDFFARX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_22_/D     
#----------------------------------------------------------------------------------------------------------



Path 475: MET (2083 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_21_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_21_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     438                  
       Uncertainty:-     100                  
     Required Time:=    3562                  
      Launch Clock:-       0                  
         Data Path:-    1479                  
             Slack:=    2083                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    362     362    84      5  4.1  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     85     447    69      1  0.5  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191564/Y              
    214     661    34      1  0.5  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191558/Y              
     89     750   101      4  2.1  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191546/Y              
    121     871    37      2  1.0  AND2X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191539/Y              
     87     958   108      2  1.6  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191532/Y              
    186    1144    51      1  0.6  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191596/SO             
    334    1479   272     33 16.6  NBUFFX4_HVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/drc/Y                  
      0    1479     -     33    -  SDFFARX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_21_/D     
#----------------------------------------------------------------------------------------------------------



Path 476: MET (2083 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_20_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_20_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     438                  
       Uncertainty:-     100                  
     Required Time:=    3562                  
      Launch Clock:-       0                  
         Data Path:-    1479                  
             Slack:=    2083                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    362     362    84      5  4.1  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     85     447    69      1  0.5  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191564/Y              
    214     661    34      1  0.5  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191558/Y              
     89     750   101      4  2.1  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191546/Y              
    121     871    37      2  1.0  AND2X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191539/Y              
     87     958   108      2  1.6  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191532/Y              
    186    1144    51      1  0.6  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191596/SO             
    334    1479   272     33 16.6  NBUFFX4_HVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/drc/Y                  
      0    1479     -     33    -  SDFFARX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_20_/D     
#----------------------------------------------------------------------------------------------------------



Path 477: MET (2083 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_19_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_19_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     438                  
       Uncertainty:-     100                  
     Required Time:=    3562                  
      Launch Clock:-       0                  
         Data Path:-    1479                  
             Slack:=    2083                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    362     362    84      5  4.1  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     85     447    69      1  0.5  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191564/Y              
    214     661    34      1  0.5  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191558/Y              
     89     750   101      4  2.1  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191546/Y              
    121     871    37      2  1.0  AND2X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191539/Y              
     87     958   108      2  1.6  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191532/Y              
    186    1144    51      1  0.6  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191596/SO             
    334    1479   272     33 16.6  NBUFFX4_HVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/drc/Y                  
      0    1479     -     33    -  SDFFARX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_19_/D     
#----------------------------------------------------------------------------------------------------------



Path 478: MET (2083 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     438                  
       Uncertainty:-     100                  
     Required Time:=    3562                  
      Launch Clock:-       0                  
         Data Path:-    1479                  
             Slack:=    2083                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    362     362    84      5  4.1  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     85     447    69      1  0.5  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191564/Y              
    214     661    34      1  0.5  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191558/Y              
     89     750   101      4  2.1  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191546/Y              
    121     871    37      2  1.0  AND2X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191539/Y              
     87     958   108      2  1.6  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191532/Y              
    186    1144    51      1  0.6  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191596/SO             
    334    1479   272     33 16.6  NBUFFX4_HVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/drc/Y                  
      0    1479     -     33    -  SDFFARX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_18_/D     
#----------------------------------------------------------------------------------------------------------



Path 479: MET (2083 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_17_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     438                  
       Uncertainty:-     100                  
     Required Time:=    3562                  
      Launch Clock:-       0                  
         Data Path:-    1479                  
             Slack:=    2083                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    362     362    84      5  4.1  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     85     447    69      1  0.5  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191564/Y              
    214     661    34      1  0.5  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191558/Y              
     89     750   101      4  2.1  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191546/Y              
    121     871    37      2  1.0  AND2X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191539/Y              
     87     958   108      2  1.6  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191532/Y              
    186    1144    51      1  0.6  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191596/SO             
    334    1479   272     33 16.6  NBUFFX4_HVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/drc/Y                  
      0    1479     -     33    -  SDFFARX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_17_/D     
#----------------------------------------------------------------------------------------------------------



Path 480: MET (2083 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_16_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     438                  
       Uncertainty:-     100                  
     Required Time:=    3562                  
      Launch Clock:-       0                  
         Data Path:-    1479                  
             Slack:=    2083                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    362     362    84      5  4.1  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     85     447    69      1  0.5  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191564/Y              
    214     661    34      1  0.5  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191558/Y              
     89     750   101      4  2.1  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191546/Y              
    121     871    37      2  1.0  AND2X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191539/Y              
     87     958   108      2  1.6  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191532/Y              
    186    1144    51      1  0.6  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191596/SO             
    334    1479   272     33 16.6  NBUFFX4_HVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/drc/Y                  
      0    1479     -     33    -  SDFFARX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_16_/D     
#----------------------------------------------------------------------------------------------------------



Path 481: MET (2083 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_15_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_15_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     438                  
       Uncertainty:-     100                  
     Required Time:=    3562                  
      Launch Clock:-       0                  
         Data Path:-    1479                  
             Slack:=    2083                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    362     362    84      5  4.1  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     85     447    69      1  0.5  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191564/Y              
    214     661    34      1  0.5  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191558/Y              
     89     750   101      4  2.1  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191546/Y              
    121     871    37      2  1.0  AND2X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191539/Y              
     87     958   108      2  1.6  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191532/Y              
    186    1144    51      1  0.6  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191596/SO             
    334    1479   272     33 16.6  NBUFFX4_HVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/drc/Y                  
      0    1479     -     33    -  SDFFARX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_15_/D     
#----------------------------------------------------------------------------------------------------------



Path 482: MET (2083 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_14_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     438                  
       Uncertainty:-     100                  
     Required Time:=    3562                  
      Launch Clock:-       0                  
         Data Path:-    1479                  
             Slack:=    2083                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    362     362    84      5  4.1  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     85     447    69      1  0.5  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191564/Y              
    214     661    34      1  0.5  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191558/Y              
     89     750   101      4  2.1  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191546/Y              
    121     871    37      2  1.0  AND2X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191539/Y              
     87     958   108      2  1.6  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191532/Y              
    186    1144    51      1  0.6  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191596/SO             
    334    1479   272     33 16.6  NBUFFX4_HVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/drc/Y                  
      0    1479     -     33    -  SDFFARX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_14_/D     
#----------------------------------------------------------------------------------------------------------



Path 483: MET (2083 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_13_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     438                  
       Uncertainty:-     100                  
     Required Time:=    3562                  
      Launch Clock:-       0                  
         Data Path:-    1479                  
             Slack:=    2083                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    362     362    84      5  4.1  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     85     447    69      1  0.5  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191564/Y              
    214     661    34      1  0.5  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191558/Y              
     89     750   101      4  2.1  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191546/Y              
    121     871    37      2  1.0  AND2X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191539/Y              
     87     958   108      2  1.6  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191532/Y              
    186    1144    51      1  0.6  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191596/SO             
    334    1479   272     33 16.6  NBUFFX4_HVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/drc/Y                  
      0    1479     -     33    -  SDFFARX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_13_/D     
#----------------------------------------------------------------------------------------------------------



Path 484: MET (2083 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_12_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_12_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     438                  
       Uncertainty:-     100                  
     Required Time:=    3562                  
      Launch Clock:-       0                  
         Data Path:-    1479                  
             Slack:=    2083                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    362     362    84      5  4.1  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     85     447    69      1  0.5  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191564/Y              
    214     661    34      1  0.5  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191558/Y              
     89     750   101      4  2.1  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191546/Y              
    121     871    37      2  1.0  AND2X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191539/Y              
     87     958   108      2  1.6  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191532/Y              
    186    1144    51      1  0.6  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191596/SO             
    334    1479   272     33 16.6  NBUFFX4_HVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/drc/Y                  
      0    1479     -     33    -  SDFFARX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_12_/D     
#----------------------------------------------------------------------------------------------------------



Path 485: MET (2083 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_11_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     438                  
       Uncertainty:-     100                  
     Required Time:=    3562                  
      Launch Clock:-       0                  
         Data Path:-    1479                  
             Slack:=    2083                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    362     362    84      5  4.1  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     85     447    69      1  0.5  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191564/Y              
    214     661    34      1  0.5  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191558/Y              
     89     750   101      4  2.1  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191546/Y              
    121     871    37      2  1.0  AND2X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191539/Y              
     87     958   108      2  1.6  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191532/Y              
    186    1144    51      1  0.6  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191596/SO             
    334    1479   272     33 16.6  NBUFFX4_HVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/drc/Y                  
      0    1479     -     33    -  SDFFARX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_11_/D     
#----------------------------------------------------------------------------------------------------------



Path 486: MET (2083 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_10_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     438                  
       Uncertainty:-     100                  
     Required Time:=    3562                  
      Launch Clock:-       0                  
         Data Path:-    1479                  
             Slack:=    2083                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    362     362    84      5  4.1  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     85     447    69      1  0.5  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191564/Y              
    214     661    34      1  0.5  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191558/Y              
     89     750   101      4  2.1  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191546/Y              
    121     871    37      2  1.0  AND2X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191539/Y              
     87     958   108      2  1.6  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191532/Y              
    186    1144    51      1  0.6  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191596/SO             
    334    1479   272     33 16.6  NBUFFX4_HVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/drc/Y                  
      0    1479     -     33    -  SDFFARX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_10_/D     
#----------------------------------------------------------------------------------------------------------



Path 487: MET (2083 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_9_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_9_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     438                  
       Uncertainty:-     100                  
     Required Time:=    3562                  
      Launch Clock:-       0                  
         Data Path:-    1479                  
             Slack:=    2083                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    362     362    84      5  4.1  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     85     447    69      1  0.5  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191564/Y              
    214     661    34      1  0.5  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191558/Y              
     89     750   101      4  2.1  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191546/Y              
    121     871    37      2  1.0  AND2X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191539/Y              
     87     958   108      2  1.6  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191532/Y              
    186    1144    51      1  0.6  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191596/SO             
    334    1479   272     33 16.6  NBUFFX4_HVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/drc/Y                  
      0    1479     -     33    -  SDFFARX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_9_/D      
#----------------------------------------------------------------------------------------------------------



Path 488: MET (2083 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_8_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_8_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     438                  
       Uncertainty:-     100                  
     Required Time:=    3562                  
      Launch Clock:-       0                  
         Data Path:-    1479                  
             Slack:=    2083                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    362     362    84      5  4.1  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     85     447    69      1  0.5  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191564/Y              
    214     661    34      1  0.5  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191558/Y              
     89     750   101      4  2.1  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191546/Y              
    121     871    37      2  1.0  AND2X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191539/Y              
     87     958   108      2  1.6  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191532/Y              
    186    1144    51      1  0.6  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191596/SO             
    334    1479   272     33 16.6  NBUFFX4_HVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/drc/Y                  
      0    1479     -     33    -  SDFFARX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_8_/D      
#----------------------------------------------------------------------------------------------------------



Path 489: MET (2083 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_7_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_7_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     438                  
       Uncertainty:-     100                  
     Required Time:=    3562                  
      Launch Clock:-       0                  
         Data Path:-    1479                  
             Slack:=    2083                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    362     362    84      5  4.1  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     85     447    69      1  0.5  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191564/Y              
    214     661    34      1  0.5  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191558/Y              
     89     750   101      4  2.1  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191546/Y              
    121     871    37      2  1.0  AND2X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191539/Y              
     87     958   108      2  1.6  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191532/Y              
    186    1144    51      1  0.6  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191596/SO             
    334    1479   272     33 16.6  NBUFFX4_HVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/drc/Y                  
      0    1479     -     33    -  SDFFARX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_7_/D      
#----------------------------------------------------------------------------------------------------------



Path 490: MET (2083 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_6_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_6_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     438                  
       Uncertainty:-     100                  
     Required Time:=    3562                  
      Launch Clock:-       0                  
         Data Path:-    1479                  
             Slack:=    2083                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    362     362    84      5  4.1  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     85     447    69      1  0.5  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191564/Y              
    214     661    34      1  0.5  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191558/Y              
     89     750   101      4  2.1  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191546/Y              
    121     871    37      2  1.0  AND2X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191539/Y              
     87     958   108      2  1.6  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191532/Y              
    186    1144    51      1  0.6  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191596/SO             
    334    1479   272     33 16.6  NBUFFX4_HVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/drc/Y                  
      0    1479     -     33    -  SDFFARX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_6_/D      
#----------------------------------------------------------------------------------------------------------



Path 491: MET (2083 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_5_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     438                  
       Uncertainty:-     100                  
     Required Time:=    3562                  
      Launch Clock:-       0                  
         Data Path:-    1479                  
             Slack:=    2083                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    362     362    84      5  4.1  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     85     447    69      1  0.5  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191564/Y              
    214     661    34      1  0.5  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191558/Y              
     89     750   101      4  2.1  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191546/Y              
    121     871    37      2  1.0  AND2X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191539/Y              
     87     958   108      2  1.6  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191532/Y              
    186    1144    51      1  0.6  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191596/SO             
    334    1479   272     33 16.6  NBUFFX4_HVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/drc/Y                  
      0    1479     -     33    -  SDFFARX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_5_/D      
#----------------------------------------------------------------------------------------------------------



Path 492: MET (2083 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_4_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_4_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     438                  
       Uncertainty:-     100                  
     Required Time:=    3562                  
      Launch Clock:-       0                  
         Data Path:-    1479                  
             Slack:=    2083                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    362     362    84      5  4.1  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     85     447    69      1  0.5  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191564/Y              
    214     661    34      1  0.5  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191558/Y              
     89     750   101      4  2.1  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191546/Y              
    121     871    37      2  1.0  AND2X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191539/Y              
     87     958   108      2  1.6  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191532/Y              
    186    1144    51      1  0.6  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191596/SO             
    334    1479   272     33 16.6  NBUFFX4_HVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/drc/Y                  
      0    1479     -     33    -  SDFFARX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_4_/D      
#----------------------------------------------------------------------------------------------------------



Path 493: MET (2083 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_3_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     438                  
       Uncertainty:-     100                  
     Required Time:=    3562                  
      Launch Clock:-       0                  
         Data Path:-    1479                  
             Slack:=    2083                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    362     362    84      5  4.1  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     85     447    69      1  0.5  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191564/Y              
    214     661    34      1  0.5  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191558/Y              
     89     750   101      4  2.1  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191546/Y              
    121     871    37      2  1.0  AND2X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191539/Y              
     87     958   108      2  1.6  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191532/Y              
    186    1144    51      1  0.6  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191596/SO             
    334    1479   272     33 16.6  NBUFFX4_HVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/drc/Y                  
      0    1479     -     33    -  SDFFARX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_3_/D      
#----------------------------------------------------------------------------------------------------------



Path 494: MET (2083 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_2_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     438                  
       Uncertainty:-     100                  
     Required Time:=    3562                  
      Launch Clock:-       0                  
         Data Path:-    1479                  
             Slack:=    2083                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    362     362    84      5  4.1  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     85     447    69      1  0.5  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191564/Y              
    214     661    34      1  0.5  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191558/Y              
     89     750   101      4  2.1  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191546/Y              
    121     871    37      2  1.0  AND2X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191539/Y              
     87     958   108      2  1.6  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191532/Y              
    186    1144    51      1  0.6  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191596/SO             
    334    1479   272     33 16.6  NBUFFX4_HVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/drc/Y                  
      0    1479     -     33    -  SDFFARX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_2_/D      
#----------------------------------------------------------------------------------------------------------



Path 495: MET (2083 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_1_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_1_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     438                  
       Uncertainty:-     100                  
     Required Time:=    3562                  
      Launch Clock:-       0                  
         Data Path:-    1479                  
             Slack:=    2083                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    362     362    84      5  4.1  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     85     447    69      1  0.5  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191564/Y              
    214     661    34      1  0.5  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191558/Y              
     89     750   101      4  2.1  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191546/Y              
    121     871    37      2  1.0  AND2X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191539/Y              
     87     958   108      2  1.6  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191532/Y              
    186    1144    51      1  0.6  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191596/SO             
    334    1479   272     33 16.6  NBUFFX4_HVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/drc/Y                  
      0    1479     -     33    -  SDFFARX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_1_/D      
#----------------------------------------------------------------------------------------------------------



Path 496: MET (2083 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     438                  
       Uncertainty:-     100                  
     Required Time:=    3562                  
      Launch Clock:-       0                  
         Data Path:-    1479                  
             Slack:=    2083                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    362     362    84      5  4.1  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     85     447    69      1  0.5  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191564/Y              
    214     661    34      1  0.5  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191558/Y              
     89     750   101      4  2.1  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191546/Y              
    121     871    37      2  1.0  AND2X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191539/Y              
     87     958   108      2  1.6  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191532/Y              
    186    1144    51      1  0.6  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191596/SO             
    334    1479   272     33 16.6  NBUFFX4_HVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/drc/Y                  
      0    1479     -     33    -  SDFFARX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/D      
#----------------------------------------------------------------------------------------------------------



Path 497: MET (2090 ps) Setup Check with Pin I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_8__30_/CLK->D
          Group: PCI_CLK
     Startpoint: (R) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_9__3_/CLK
          Clock: (R) PCI_CLK
       Endpoint: (F) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_8__30_/D
          Clock: (R) PCI_CLK

                     Capture       Launch     
        Clock Edge:+    7500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7500            0     
                                              
             Setup:-     360                  
       Uncertainty:-     100                  
     Required Time:=    7040                  
      Launch Clock:-       0                  
         Data Path:-    4951                  
             Slack:=    2090                  

#-----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                   
#-----------------------------------------------------------------------------------------------------------
      0       0   200    392    -  (arrival)     PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_9__3_/CLK 
    518     518   168     15  7.5  SDFFARX1_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_9__3_/Q   
     95     612    88      2  1.6  NAND2X0_LVT   PD_ORCA_TOP I_PCI_TOP/g125176/Y                            
    316     929   125      1  1.4  XNOR3X1_LVT   PD_ORCA_TOP I_PCI_TOP/g124876/Y                            
    178    1106    62      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124802/CO                           
    147    1253    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124768/CO                           
    146    1399    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124739/CO                           
    146    1546    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124732/CO                           
    149    1695    62      2  1.6  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124714/CO                           
     94    1788    90      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_PCI_TOP/g124710/Y                            
     58    1847    70      1  0.6  NAND3X0_LVT   PD_ORCA_TOP I_PCI_TOP/g124707/Y                            
    104    1951    37      1  1.4  AND2X1_LVT    PD_ORCA_TOP I_PCI_TOP/g124702/Y                            
    136    2087    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124695/CO                           
    146    2233    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124691/CO                           
    156    2389    67      3  2.1  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124690/CO                           
    135    2524    40      1  0.5  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g124687/Y                            
    126    2650    46      1  1.4  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g124685/Y                            
    140    2790    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124684/CO                           
    146    2936    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124683/CO                           
    146    3082    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124682/CO                           
    146    3229    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124681/CO                           
    146    3375    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124680/CO                           
    146    3522    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124679/CO                           
    146    3668    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124678/CO                           
    146    3814    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124677/CO                           
    146    3961    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124676/CO                           
    146    4107    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124675/CO                           
    146    4254    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124674/CO                           
    146    4400    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124673/CO                           
    146    4546    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124672/CO                           
    146    4693    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124671/CO                           
    150    4843    63      2  1.7  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124670/CO                           
    108    4951   119      1  0.5  XNOR3X1_LVT   PD_ORCA_TOP I_PCI_TOP/g124668/Y                            
      0    4951     -      1    -  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_8__30_/D  
#-----------------------------------------------------------------------------------------------------------



Path 498: MET (2095 ps) Setup Check with Pin I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_0__30_/CLK->D
          Group: PCI_CLK
     Startpoint: (R) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_1__16_/CLK
          Clock: (R) PCI_CLK
       Endpoint: (F) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_0__30_/D
          Clock: (R) PCI_CLK

                     Capture       Launch     
        Clock Edge:+    7500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7500            0     
                                              
             Setup:-     349                  
       Uncertainty:-     100                  
     Required Time:=    7051                  
      Launch Clock:-       0                  
         Data Path:-    4956                  
             Slack:=    2095                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                     Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                    
#------------------------------------------------------------------------------------------------------------
      0       0   200    392    -  (arrival)     PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_1__16_/CLK 
    381     381   149     16  9.9  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_1__16_/QN  
    179     560    49      2  1.6  OR2X1_LVT     PD_ORCA_TOP I_PCI_TOP/g123492/Y                             
    300     860   128      1  1.9  XNOR3X1_LVT   PD_ORCA_TOP I_PCI_TOP/g123273/Y                             
    178    1038    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123222/CO                            
    146    1184    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123192/CO                            
    146    1330    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123169/CO                            
    146    1477    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123154/CO                            
    146    1623    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123147/CO                            
    146    1770    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123141/CO                            
    146    1916    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123137/CO                            
    146    2062    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123134/CO                            
    146    2209    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123133/CO                            
    146    2355    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123132/CO                            
    146    2502    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123131/CO                            
    146    2648    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123130/CO                            
    146    2794    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123129/CO                            
    146    2941    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123128/CO                            
    146    3087    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123127/CO                            
    146    3234    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123126/CO                            
    146    3380    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123125/CO                            
    146    3526    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123124/CO                            
    146    3673    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123123/CO                            
    146    3819    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123122/CO                            
    146    3966    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123121/CO                            
    146    4112    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123120/CO                            
    146    4258    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123119/CO                            
    146    4405    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123118/CO                            
    146    4551    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123117/CO                            
    146    4698    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123116/CO                            
    150    4848    63      2  1.7  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123115/CO                            
    108    4956   119      1  0.5  XNOR3X1_LVT   PD_ORCA_TOP I_PCI_TOP/g123113/Y                             
      0    4956     -      1    -  SDFFARX1_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_0__30_/D   
#------------------------------------------------------------------------------------------------------------



Path 499: MET (2107 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_15/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_5_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/R_15/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     319                  
       Uncertainty:-     100                  
     Required Time:=    3681                  
      Launch Clock:-       0                  
         Data Path:-    1574                  
             Slack:=    2107                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_5_/CLK 
    364     364    87      3  4.3  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_5_/Q   
     79     442    87      3  1.8  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191589/Y              
    180     622    33      1  0.5  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191555/Y              
     78     700    91      3  1.6  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191551/Y              
    125     826    59      6  3.4  AO21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191544/Y              
    125     951   151      4  2.5  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191538/Y              
     46     997    73      2  1.6  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191534/Y              
    103    1100   101      2  1.3  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191524/Y              
    100    1200    51      3  1.8  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191512/Y              
     69    1269    84      1  1.4  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191508/Y              
    155    1424    59      2  1.2  FADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191482/CO             
    104    1528   113      3  1.7  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191478/Y              
     46    1574    63      1  0.5  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191470/Y              
      0    1574     -      1    -  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_15/D                 
#----------------------------------------------------------------------------------------------------------



Path 500: MET (2108 ps) Setup Check with Pin I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_9__30_/CLK->D
          Group: PCI_CLK
     Startpoint: (R) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_10__17_/CLK
          Clock: (R) PCI_CLK
       Endpoint: (F) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_9__30_/D
          Clock: (R) PCI_CLK

                     Capture       Launch     
        Clock Edge:+    7500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7500            0     
                                              
             Setup:-     360                  
       Uncertainty:-     100                  
     Required Time:=    7040                  
      Launch Clock:-       0                  
         Data Path:-    4932                  
             Slack:=    2108                  

#-------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                     Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                     
#-------------------------------------------------------------------------------------------------------------
      0       0   200    392    -  (arrival)     PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_10__17_/CLK 
    382     382   150     16 10.1  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_10__17_/QN  
    209     591    42      2  1.5  NOR2X0_LVT    PD_ORCA_TOP I_PCI_TOP/g124607/Y                              
    152     744    58      1  1.4  HADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124393/SO                             
    152     896    65      1  1.9  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124312/CO                             
    147    1043    62      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124258/CO                             
    147    1190    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124228/CO                             
    146    1336    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124205/CO                             
    146    1483    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124193/CO                             
    146    1629    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124180/CO                             
    146    1776    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124169/CO                             
    146    1922    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124166/CO                             
    146    2068    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124162/CO                             
    146    2215    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124161/CO                             
    156    2370    67      3  2.1  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124160/CO                             
    135    2505    40      1  0.5  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g124157/Y                              
    126    2631    46      1  1.4  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g124155/Y                              
    140    2771    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124154/CO                             
    146    2917    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124153/CO                             
    146    3064    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124152/CO                             
    146    3210    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124151/CO                             
    146    3357    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124150/CO                             
    146    3503    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124149/CO                             
    146    3649    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124148/CO                             
    146    3796    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124147/CO                             
    146    3942    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124146/CO                             
    146    4089    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124145/CO                             
    146    4235    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124144/CO                             
    146    4381    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124143/CO                             
    146    4528    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124142/CO                             
    146    4674    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124141/CO                             
    150    4825    63      2  1.7  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124140/CO                             
    108    4932   119      1  0.5  XNOR3X1_LVT   PD_ORCA_TOP I_PCI_TOP/g124138/Y                              
      0    4932     -      1    -  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_9__30_/D    
#-------------------------------------------------------------------------------------------------------------



Path 501: MET (2108 ps) Setup Check with Pin I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_5__30_/CLK->D
          Group: PCI_CLK
     Startpoint: (R) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_6__17_/CLK
          Clock: (R) PCI_CLK
       Endpoint: (F) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_5__30_/D
          Clock: (R) PCI_CLK

                     Capture       Launch     
        Clock Edge:+    7500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7500            0     
                                              
             Setup:-     360                  
       Uncertainty:-     100                  
     Required Time:=    7040                  
      Launch Clock:-       0                  
         Data Path:-    4932                  
             Slack:=    2108                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                     Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                    
#------------------------------------------------------------------------------------------------------------
      0       0   200    392    -  (arrival)     PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_6__17_/CLK 
    382     382   150     16 10.1  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_6__17_/QN  
    209     591    42      2  1.5  NOR2X0_LVT    PD_ORCA_TOP I_PCI_TOP/g126635/Y                             
    152     744    58      1  1.4  HADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126511/SO                            
    152     896    65      1  1.9  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126424/CO                            
    147    1043    62      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126370/CO                            
    147    1190    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126341/CO                            
    146    1336    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126317/CO                            
    146    1483    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126307/CO                            
    146    1629    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126293/CO                            
    146    1776    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126282/CO                            
    146    1922    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126279/CO                            
    146    2068    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126275/CO                            
    146    2215    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126274/CO                            
    156    2370    67      3  2.1  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126273/CO                            
    135    2505    40      1  0.5  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g126270/Y                             
    126    2631    46      1  1.4  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g126268/Y                             
    140    2771    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126267/CO                            
    146    2917    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126266/CO                            
    146    3064    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126265/CO                            
    146    3210    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126264/CO                            
    146    3357    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126263/CO                            
    146    3503    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126262/CO                            
    146    3649    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126261/CO                            
    146    3796    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126260/CO                            
    146    3942    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126259/CO                            
    146    4089    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126258/CO                            
    146    4235    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126257/CO                            
    146    4381    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126256/CO                            
    146    4528    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126255/CO                            
    146    4674    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126254/CO                            
    150    4825    63      2  1.7  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126253/CO                            
    108    4932   119      1  0.5  XNOR3X1_LVT   PD_ORCA_TOP I_PCI_TOP/g126251/Y                             
      0    4932     -      1    -  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_5__30_/D   
#------------------------------------------------------------------------------------------------------------



Path 502: MET (2109 ps) Setup Check with Pin I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_7__30_/CLK->D
          Group: PCI_CLK
     Startpoint: (R) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_8__17_/CLK
          Clock: (R) PCI_CLK
       Endpoint: (F) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_7__30_/D
          Clock: (R) PCI_CLK

                     Capture       Launch     
        Clock Edge:+    7500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7500            0     
                                              
             Setup:-     360                  
       Uncertainty:-     100                  
     Required Time:=    7040                  
      Launch Clock:-       0                  
         Data Path:-    4931                  
             Slack:=    2109                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                     Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                    
#------------------------------------------------------------------------------------------------------------
      0       0   200    392    -  (arrival)     PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_8__17_/CLK 
    382     382   150     16 10.0  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_8__17_/QN  
    209     590    42      2  1.5  NOR2X0_LVT    PD_ORCA_TOP I_PCI_TOP/g124090/Y                             
    152     743    58      1  1.4  HADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123883/SO                            
    152     895    65      1  1.9  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123786/CO                            
    147    1042    62      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123733/CO                            
    147    1189    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123703/CO                            
    146    1335    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123679/CO                            
    146    1482    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123669/CO                            
    146    1628    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123655/CO                            
    146    1775    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123644/CO                            
    146    1921    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123641/CO                            
    146    2067    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123637/CO                            
    146    2214    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123636/CO                            
    156    2369    67      3  2.1  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123635/CO                            
    135    2504    40      1  0.5  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g123632/Y                             
    126    2630    46      1  1.4  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g123630/Y                             
    140    2770    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123629/CO                            
    146    2916    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123628/CO                            
    146    3063    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123627/CO                            
    146    3209    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123626/CO                            
    146    3356    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123625/CO                            
    146    3502    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123624/CO                            
    146    3648    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123623/CO                            
    146    3795    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123622/CO                            
    146    3941    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123621/CO                            
    146    4088    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123620/CO                            
    146    4234    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123619/CO                            
    146    4380    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123618/CO                            
    146    4527    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123617/CO                            
    146    4673    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123616/CO                            
    150    4824    63      2  1.7  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123615/CO                            
    108    4931   119      1  0.5  XNOR3X1_LVT   PD_ORCA_TOP I_PCI_TOP/g123613/Y                             
      0    4931     -      1    -  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_7__30_/D   
#------------------------------------------------------------------------------------------------------------



Path 503: MET (2109 ps) Setup Check with Pin I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_3__30_/CLK->D
          Group: PCI_CLK
     Startpoint: (R) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_4__17_/CLK
          Clock: (R) PCI_CLK
       Endpoint: (F) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_3__30_/D
          Clock: (R) PCI_CLK

                     Capture       Launch     
        Clock Edge:+    7500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7500            0     
                                              
             Setup:-     360                  
       Uncertainty:-     100                  
     Required Time:=    7040                  
      Launch Clock:-       0                  
         Data Path:-    4931                  
             Slack:=    2109                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                     Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                    
#------------------------------------------------------------------------------------------------------------
      0       0   200    392    -  (arrival)     PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_4__17_/CLK 
    380     380   149     16  9.8  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_4__17_/QN  
    209     590    44      2  1.6  NOR2X0_LVT    PD_ORCA_TOP I_PCI_TOP/g117759/Y                             
    153     743    58      1  1.4  HADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g117467/SO                            
    152     895    65      1  1.9  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g117331/CO                            
    147    1042    62      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127430/CO                            
    147    1189    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127401/CO                            
    146    1335    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127377/CO                            
    146    1482    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127366/CO                            
    146    1628    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127353/CO                            
    146    1775    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127342/CO                            
    146    1921    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127339/CO                            
    146    2067    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127335/CO                            
    146    2214    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127334/CO                            
    156    2369    67      3  2.1  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127333/CO                            
    135    2504    40      1  0.5  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g127330/Y                             
    126    2630    46      1  1.4  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g127328/Y                             
    140    2770    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127327/CO                            
    146    2916    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127326/CO                            
    146    3063    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127325/CO                            
    146    3209    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127324/CO                            
    146    3356    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127323/CO                            
    146    3502    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127322/CO                            
    146    3648    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127321/CO                            
    146    3795    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127320/CO                            
    146    3941    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127319/CO                            
    146    4088    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127318/CO                            
    146    4234    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127317/CO                            
    146    4380    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127316/CO                            
    146    4527    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127315/CO                            
    146    4673    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127314/CO                            
    150    4824    63      2  1.7  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127313/CO                            
    108    4931   119      1  0.5  XNOR3X1_LVT   PD_ORCA_TOP I_PCI_TOP/g127311/Y                             
      0    4931     -      1    -  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_3__30_/D   
#------------------------------------------------------------------------------------------------------------



Path 504: MET (2109 ps) Setup Check with Pin I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_2__30_/CLK->D
          Group: PCI_CLK
     Startpoint: (R) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_3__17_/CLK
          Clock: (R) PCI_CLK
       Endpoint: (F) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_2__30_/D
          Clock: (R) PCI_CLK

                     Capture       Launch     
        Clock Edge:+    7500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7500            0     
                                              
             Setup:-     360                  
       Uncertainty:-     100                  
     Required Time:=    7040                  
      Launch Clock:-       0                  
         Data Path:-    4931                  
             Slack:=    2109                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                     Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                    
#------------------------------------------------------------------------------------------------------------
      0       0   200    392    -  (arrival)     PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_3__17_/CLK 
    382     382   150     16 10.0  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_3__17_/QN  
    209     590    42      2  1.5  NOR2X0_LVT    PD_ORCA_TOP I_PCI_TOP/g127276/Y                             
    152     743    58      1  1.4  HADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127047/SO                            
    152     895    65      1  1.9  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126954/CO                            
    147    1042    62      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126901/CO                            
    147    1189    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126871/CO                            
    146    1335    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126847/CO                            
    146    1482    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126838/CO                            
    146    1628    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126823/CO                            
    146    1775    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126812/CO                            
    146    1921    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126809/CO                            
    146    2067    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126805/CO                            
    146    2214    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126804/CO                            
    156    2369    67      3  2.1  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126803/CO                            
    135    2504    40      1  0.5  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g126800/Y                             
    126    2630    46      1  1.4  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g126798/Y                             
    140    2770    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126797/CO                            
    146    2916    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126796/CO                            
    146    3063    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126795/CO                            
    146    3209    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126794/CO                            
    146    3356    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126793/CO                            
    146    3502    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126792/CO                            
    146    3648    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126791/CO                            
    146    3795    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126790/CO                            
    146    3941    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126789/CO                            
    146    4088    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126788/CO                            
    146    4234    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126787/CO                            
    146    4380    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126786/CO                            
    146    4527    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126785/CO                            
    146    4673    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126784/CO                            
    150    4824    63      2  1.7  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126783/CO                            
    108    4931   119      1  0.5  XNOR3X1_LVT   PD_ORCA_TOP I_PCI_TOP/g126781/Y                             
      0    4931     -      1    -  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_2__30_/D   
#------------------------------------------------------------------------------------------------------------



Path 505: MET (2110 ps) Setup Check with Pin I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_4__30_/CLK->D
          Group: PCI_CLK
     Startpoint: (R) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_5__17_/CLK
          Clock: (R) PCI_CLK
       Endpoint: (F) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_4__30_/D
          Clock: (R) PCI_CLK

                     Capture       Launch     
        Clock Edge:+    7500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7500            0     
                                              
             Setup:-     360                  
       Uncertainty:-     100                  
     Required Time:=    7040                  
      Launch Clock:-       0                  
         Data Path:-    4930                  
             Slack:=    2110                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                     Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                    
#------------------------------------------------------------------------------------------------------------
      0       0   200    392    -  (arrival)     PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_5__17_/CLK 
    381     381   149     16  9.9  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_5__17_/QN  
    208     590    42      2  1.5  NOR2X0_LVT    PD_ORCA_TOP I_PCI_TOP/g126180/Y                             
    152     742    58      1  1.4  HADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125988/SO                            
    152     894    65      1  1.9  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125894/CO                            
    147    1041    62      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125840/CO                            
    147    1188    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125811/CO                            
    146    1334    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125787/CO                            
    146    1481    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125777/CO                            
    146    1627    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125763/CO                            
    146    1774    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125752/CO                            
    146    1920    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125749/CO                            
    146    2066    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125745/CO                            
    146    2213    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125744/CO                            
    156    2368    67      3  2.1  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125743/CO                            
    135    2503    40      1  0.5  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g125740/Y                             
    126    2629    46      1  1.4  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g125738/Y                             
    140    2769    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125737/CO                            
    146    2916    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125736/CO                            
    146    3062    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125735/CO                            
    146    3208    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125734/CO                            
    146    3355    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125733/CO                            
    146    3501    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125732/CO                            
    146    3648    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125731/CO                            
    146    3794    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125730/CO                            
    146    3940    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125729/CO                            
    146    4087    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125728/CO                            
    146    4233    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125727/CO                            
    146    4380    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125726/CO                            
    146    4526    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125725/CO                            
    146    4672    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125724/CO                            
    150    4823    63      2  1.7  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125723/CO                            
    108    4930   119      1  0.5  XNOR3X1_LVT   PD_ORCA_TOP I_PCI_TOP/g125721/Y                             
      0    4930     -      1    -  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_4__30_/D   
#------------------------------------------------------------------------------------------------------------



Path 506: MET (2111 ps) Setup Check with Pin I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_1__30_/CLK->D
          Group: PCI_CLK
     Startpoint: (R) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_2__17_/CLK
          Clock: (R) PCI_CLK
       Endpoint: (F) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_1__30_/D
          Clock: (R) PCI_CLK

                     Capture       Launch     
        Clock Edge:+    7500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7500            0     
                                              
             Setup:-     360                  
       Uncertainty:-     100                  
     Required Time:=    7040                  
      Launch Clock:-       0                  
         Data Path:-    4929                  
             Slack:=    2111                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                     Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                    
#------------------------------------------------------------------------------------------------------------
      0       0   200    392    -  (arrival)     PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_2__17_/CLK 
    380     380   149     16  9.8  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_2__17_/QN  
    208     589    42      2  1.5  NOR2X0_LVT    PD_ORCA_TOP I_PCI_TOP/g117000/Y                             
    152     741    58      1  1.4  HADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116906/SO                            
    152     893    65      1  1.9  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116824/CO                            
    147    1040    62      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116770/CO                            
    147    1187    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116740/CO                            
    146    1334    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116717/CO                            
    146    1480    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116705/CO                            
    146    1626    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116692/CO                            
    146    1773    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116681/CO                            
    146    1919    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116678/CO                            
    146    2066    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116674/CO                            
    146    2212    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116673/CO                            
    156    2368    67      3  2.1  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116672/CO                            
    135    2502    40      1  0.5  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g116669/Y                             
    126    2628    46      1  1.4  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g116667/Y                             
    140    2768    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116666/CO                            
    146    2915    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116665/CO                            
    146    3061    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116664/CO                            
    146    3208    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116663/CO                            
    146    3354    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116662/CO                            
    146    3500    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116661/CO                            
    146    3647    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116660/CO                            
    146    3793    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116659/CO                            
    146    3940    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116658/CO                            
    146    4086    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116657/CO                            
    146    4232    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116656/CO                            
    146    4379    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116655/CO                            
    146    4525    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116654/CO                            
    146    4672    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116653/CO                            
    150    4822    63      2  1.7  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116652/CO                            
    108    4929   119      1  0.5  XNOR3X1_LVT   PD_ORCA_TOP I_PCI_TOP/g116650/Y                             
      0    4929     -      1    -  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_1__30_/D   
#------------------------------------------------------------------------------------------------------------



Path 507: MET (2112 ps) Setup Check with Pin I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_6__30_/CLK->D
          Group: PCI_CLK
     Startpoint: (R) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_7__17_/CLK
          Clock: (R) PCI_CLK
       Endpoint: (F) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_6__30_/D
          Clock: (R) PCI_CLK

                     Capture       Launch     
        Clock Edge:+    7500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7500            0     
                                              
             Setup:-     360                  
       Uncertainty:-     100                  
     Required Time:=    7040                  
      Launch Clock:-       0                  
         Data Path:-    4928                  
             Slack:=    2112                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                     Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                    
#------------------------------------------------------------------------------------------------------------
      0       0   200    392    -  (arrival)     PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_7__17_/CLK 
    380     380   148     16  9.7  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_7__17_/QN  
    208     588    42      2  1.5  NOR2X0_LVT    PD_ORCA_TOP I_PCI_TOP/g125686/Y                             
    152     740    58      1  1.4  HADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125438/SO                            
    152     892    65      1  1.9  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125349/CO                            
    147    1039    62      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125297/CO                            
    147    1186    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125268/CO                            
    146    1333    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125244/CO                            
    146    1479    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125235/CO                            
    146    1625    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125220/CO                            
    146    1772    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125209/CO                            
    146    1918    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125206/CO                            
    146    2065    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125202/CO                            
    146    2211    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125201/CO                            
    156    2366    67      3  2.1  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125200/CO                            
    135    2501    40      1  0.5  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g125197/Y                             
    126    2627    46      1  1.4  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g125195/Y                             
    140    2767    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125194/CO                            
    146    2914    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125193/CO                            
    146    3060    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125192/CO                            
    146    3206    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125191/CO                            
    146    3353    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125190/CO                            
    146    3499    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125189/CO                            
    146    3646    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125188/CO                            
    146    3792    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125187/CO                            
    146    3938    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125186/CO                            
    146    4085    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125185/CO                            
    146    4231    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125184/CO                            
    146    4378    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125183/CO                            
    146    4524    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125182/CO                            
    146    4670    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125181/CO                            
    150    4821    63      2  1.7  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125180/CO                            
    108    4928   119      1  0.5  XNOR3X1_LVT   PD_ORCA_TOP I_PCI_TOP/g125178/Y                             
      0    4928     -      1    -  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_6__30_/D   
#------------------------------------------------------------------------------------------------------------



Path 508: MET (2112 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/this_addr_g_int_reg_5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/this_addr_g_int_reg_5_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     325                  
       Uncertainty:-     100                  
     Required Time:=    3675                  
      Launch Clock:-       0                  
         Data Path:-    1563                  
             Slack:=    2112                  

#-------------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                                 Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                                             
#-------------------------------------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK                                          
    428     428    61      1  1.0  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_11/Q                                            
    155     583    52      1  0.7  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g325505/SO                                        
     87     671    31      3  0.6  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/g3315/Y                                                      
     44     714    38      1  1.0  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/g3314/Y                                                      
     84     798    44      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3311/C1                                                     
     86     883    44      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3307/C1                                                     
     86     969    44      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3301/C1                                                     
     86    1055    44      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3295/C1                                                     
     86    1140    44      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3292/C1                                                     
     86    1226    44      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3288/C1                                                     
    164    1390    66      4  2.4  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3365/SO                                                     
    173    1563    63      1  0.5  MUX21X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/g3282/Y                                                      
      0    1563     -      1    -  SDFFARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/this_addr_g_int_reg_5_/D 
#-------------------------------------------------------------------------------------------------------------------------------------



Path 509: MET (2113 ps) Setup Check with Pin I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_8__31_/CLK->D
          Group: PCI_CLK
     Startpoint: (R) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_9__3_/CLK
          Clock: (R) PCI_CLK
       Endpoint: (F) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_8__31_/D
          Clock: (R) PCI_CLK

                     Capture       Launch     
        Clock Edge:+    7500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7500            0     
                                              
             Setup:-     324                  
       Uncertainty:-     100                  
     Required Time:=    7076                  
      Launch Clock:-       0                  
         Data Path:-    4962                  
             Slack:=    2113                  

#-----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                   
#-----------------------------------------------------------------------------------------------------------
      0       0   200    392    -  (arrival)     PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_9__3_/CLK 
    518     518   168     15  7.5  SDFFARX1_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_9__3_/Q   
     95     612    88      2  1.6  NAND2X0_LVT   PD_ORCA_TOP I_PCI_TOP/g125176/Y                            
    316     929   125      1  1.4  XNOR3X1_LVT   PD_ORCA_TOP I_PCI_TOP/g124876/Y                            
    178    1106    62      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124802/CO                           
    147    1253    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124768/CO                           
    146    1399    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124739/CO                           
    146    1546    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124732/CO                           
    149    1695    62      2  1.6  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124714/CO                           
     94    1788    90      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_PCI_TOP/g124710/Y                            
     58    1847    70      1  0.6  NAND3X0_LVT   PD_ORCA_TOP I_PCI_TOP/g124707/Y                            
    104    1951    37      1  1.4  AND2X1_LVT    PD_ORCA_TOP I_PCI_TOP/g124702/Y                            
    136    2087    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124695/CO                           
    146    2233    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124691/CO                           
    156    2389    67      3  2.1  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124690/CO                           
    135    2524    40      1  0.5  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g124687/Y                            
    126    2650    46      1  1.4  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g124685/Y                            
    140    2790    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124684/CO                           
    146    2936    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124683/CO                           
    146    3082    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124682/CO                           
    146    3229    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124681/CO                           
    146    3375    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124680/CO                           
    146    3522    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124679/CO                           
    146    3668    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124678/CO                           
    146    3814    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124677/CO                           
    146    3961    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124676/CO                           
    146    4107    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124675/CO                           
    146    4254    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124674/CO                           
    146    4400    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124673/CO                           
    146    4546    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124672/CO                           
    146    4693    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124671/CO                           
    150    4843    63      2  1.7  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124670/CO                           
    119    4962    43      1  0.5  OA21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g124669/Y                            
      0    4962     -      1    -  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_8__31_/D  
#-----------------------------------------------------------------------------------------------------------



Path 510: MET (2118 ps) Setup Check with Pin I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_0__31_/CLK->D
          Group: PCI_CLK
     Startpoint: (R) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_1__16_/CLK
          Clock: (R) PCI_CLK
       Endpoint: (F) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_0__31_/D
          Clock: (R) PCI_CLK

                     Capture       Launch     
        Clock Edge:+    7500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7500            0     
                                              
             Setup:-     315                  
       Uncertainty:-     100                  
     Required Time:=    7085                  
      Launch Clock:-       0                  
         Data Path:-    4967                  
             Slack:=    2118                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                     Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                    
#------------------------------------------------------------------------------------------------------------
      0       0   200    392    -  (arrival)     PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_1__16_/CLK 
    381     381   149     16  9.9  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_1__16_/QN  
    179     560    49      2  1.6  OR2X1_LVT     PD_ORCA_TOP I_PCI_TOP/g123492/Y                             
    300     860   128      1  1.9  XNOR3X1_LVT   PD_ORCA_TOP I_PCI_TOP/g123273/Y                             
    178    1038    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123222/CO                            
    146    1184    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123192/CO                            
    146    1330    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123169/CO                            
    146    1477    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123154/CO                            
    146    1623    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123147/CO                            
    146    1770    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123141/CO                            
    146    1916    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123137/CO                            
    146    2062    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123134/CO                            
    146    2209    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123133/CO                            
    146    2355    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123132/CO                            
    146    2502    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123131/CO                            
    146    2648    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123130/CO                            
    146    2794    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123129/CO                            
    146    2941    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123128/CO                            
    146    3087    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123127/CO                            
    146    3234    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123126/CO                            
    146    3380    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123125/CO                            
    146    3526    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123124/CO                            
    146    3673    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123123/CO                            
    146    3819    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123122/CO                            
    146    3966    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123121/CO                            
    146    4112    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123120/CO                            
    146    4258    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123119/CO                            
    146    4405    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123118/CO                            
    146    4551    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123117/CO                            
    146    4698    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123116/CO                            
    150    4848    63      2  1.7  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123115/CO                            
    119    4967    43      1  0.5  OA21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g123114/Y                             
      0    4967     -      1    -  SDFFARX1_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_0__31_/D   
#------------------------------------------------------------------------------------------------------------



Path 511: MET (2132 ps) Setup Check with Pin I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_9__31_/CLK->D
          Group: PCI_CLK
     Startpoint: (R) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_10__17_/CLK
          Clock: (R) PCI_CLK
       Endpoint: (F) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_9__31_/D
          Clock: (R) PCI_CLK

                     Capture       Launch     
        Clock Edge:+    7500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7500            0     
                                              
             Setup:-     324                  
       Uncertainty:-     100                  
     Required Time:=    7076                  
      Launch Clock:-       0                  
         Data Path:-    4944                  
             Slack:=    2132                  

#-------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                     Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                     
#-------------------------------------------------------------------------------------------------------------
      0       0   200    392    -  (arrival)     PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_10__17_/CLK 
    382     382   150     16 10.1  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_10__17_/QN  
    209     591    42      2  1.5  NOR2X0_LVT    PD_ORCA_TOP I_PCI_TOP/g124607/Y                              
    152     744    58      1  1.4  HADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124393/SO                             
    152     896    65      1  1.9  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124312/CO                             
    147    1043    62      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124258/CO                             
    147    1190    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124228/CO                             
    146    1336    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124205/CO                             
    146    1483    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124193/CO                             
    146    1629    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124180/CO                             
    146    1776    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124169/CO                             
    146    1922    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124166/CO                             
    146    2068    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124162/CO                             
    146    2215    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124161/CO                             
    156    2370    67      3  2.1  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124160/CO                             
    135    2505    40      1  0.5  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g124157/Y                              
    126    2631    46      1  1.4  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g124155/Y                              
    140    2771    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124154/CO                             
    146    2917    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124153/CO                             
    146    3064    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124152/CO                             
    146    3210    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124151/CO                             
    146    3357    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124150/CO                             
    146    3503    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124149/CO                             
    146    3649    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124148/CO                             
    146    3796    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124147/CO                             
    146    3942    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124146/CO                             
    146    4089    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124145/CO                             
    146    4235    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124144/CO                             
    146    4381    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124143/CO                             
    146    4528    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124142/CO                             
    146    4674    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124141/CO                             
    150    4825    63      2  1.7  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124140/CO                             
    119    4944    43      1  0.5  OA21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g124139/Y                              
      0    4944     -      1    -  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_9__31_/D    
#-------------------------------------------------------------------------------------------------------------



Path 512: MET (2132 ps) Setup Check with Pin I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_5__31_/CLK->D
          Group: PCI_CLK
     Startpoint: (R) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_6__17_/CLK
          Clock: (R) PCI_CLK
       Endpoint: (F) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_5__31_/D
          Clock: (R) PCI_CLK

                     Capture       Launch     
        Clock Edge:+    7500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7500            0     
                                              
             Setup:-     324                  
       Uncertainty:-     100                  
     Required Time:=    7076                  
      Launch Clock:-       0                  
         Data Path:-    4944                  
             Slack:=    2132                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                     Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                    
#------------------------------------------------------------------------------------------------------------
      0       0   200    392    -  (arrival)     PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_6__17_/CLK 
    382     382   150     16 10.1  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_6__17_/QN  
    209     591    42      2  1.5  NOR2X0_LVT    PD_ORCA_TOP I_PCI_TOP/g126635/Y                             
    152     744    58      1  1.4  HADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126511/SO                            
    152     896    65      1  1.9  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126424/CO                            
    147    1043    62      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126370/CO                            
    147    1190    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126341/CO                            
    146    1336    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126317/CO                            
    146    1483    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126307/CO                            
    146    1629    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126293/CO                            
    146    1776    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126282/CO                            
    146    1922    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126279/CO                            
    146    2068    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126275/CO                            
    146    2215    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126274/CO                            
    156    2370    67      3  2.1  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126273/CO                            
    135    2505    40      1  0.5  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g126270/Y                             
    126    2631    46      1  1.4  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g126268/Y                             
    140    2771    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126267/CO                            
    146    2917    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126266/CO                            
    146    3064    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126265/CO                            
    146    3210    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126264/CO                            
    146    3357    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126263/CO                            
    146    3503    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126262/CO                            
    146    3649    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126261/CO                            
    146    3796    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126260/CO                            
    146    3942    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126259/CO                            
    146    4089    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126258/CO                            
    146    4235    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126257/CO                            
    146    4381    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126256/CO                            
    146    4528    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126255/CO                            
    146    4674    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126254/CO                            
    150    4825    63      2  1.7  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126253/CO                            
    119    4944    43      1  0.5  OA21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g126252/Y                             
      0    4944     -      1    -  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_5__31_/D   
#------------------------------------------------------------------------------------------------------------



Path 513: MET (2133 ps) Setup Check with Pin I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_7__31_/CLK->D
          Group: PCI_CLK
     Startpoint: (R) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_8__17_/CLK
          Clock: (R) PCI_CLK
       Endpoint: (F) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_7__31_/D
          Clock: (R) PCI_CLK

                     Capture       Launch     
        Clock Edge:+    7500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7500            0     
                                              
             Setup:-     324                  
       Uncertainty:-     100                  
     Required Time:=    7076                  
      Launch Clock:-       0                  
         Data Path:-    4943                  
             Slack:=    2133                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                     Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                    
#------------------------------------------------------------------------------------------------------------
      0       0   200    392    -  (arrival)     PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_8__17_/CLK 
    382     382   150     16 10.0  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_8__17_/QN  
    209     590    42      2  1.5  NOR2X0_LVT    PD_ORCA_TOP I_PCI_TOP/g124090/Y                             
    152     743    58      1  1.4  HADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123883/SO                            
    152     895    65      1  1.9  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123786/CO                            
    147    1042    62      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123733/CO                            
    147    1189    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123703/CO                            
    146    1335    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123679/CO                            
    146    1482    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123669/CO                            
    146    1628    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123655/CO                            
    146    1775    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123644/CO                            
    146    1921    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123641/CO                            
    146    2067    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123637/CO                            
    146    2214    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123636/CO                            
    156    2369    67      3  2.1  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123635/CO                            
    135    2504    40      1  0.5  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g123632/Y                             
    126    2630    46      1  1.4  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g123630/Y                             
    140    2770    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123629/CO                            
    146    2916    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123628/CO                            
    146    3063    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123627/CO                            
    146    3209    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123626/CO                            
    146    3356    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123625/CO                            
    146    3502    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123624/CO                            
    146    3648    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123623/CO                            
    146    3795    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123622/CO                            
    146    3941    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123621/CO                            
    146    4088    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123620/CO                            
    146    4234    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123619/CO                            
    146    4380    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123618/CO                            
    146    4527    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123617/CO                            
    146    4673    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123616/CO                            
    150    4824    63      2  1.7  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123615/CO                            
    119    4943    43      1  0.5  OA21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g123614/Y                             
      0    4943     -      1    -  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_7__31_/D   
#------------------------------------------------------------------------------------------------------------



Path 514: MET (2133 ps) Setup Check with Pin I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_3__31_/CLK->D
          Group: PCI_CLK
     Startpoint: (R) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_4__17_/CLK
          Clock: (R) PCI_CLK
       Endpoint: (F) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_3__31_/D
          Clock: (R) PCI_CLK

                     Capture       Launch     
        Clock Edge:+    7500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7500            0     
                                              
             Setup:-     324                  
       Uncertainty:-     100                  
     Required Time:=    7076                  
      Launch Clock:-       0                  
         Data Path:-    4943                  
             Slack:=    2133                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                     Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                    
#------------------------------------------------------------------------------------------------------------
      0       0   200    392    -  (arrival)     PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_4__17_/CLK 
    380     380   149     16  9.8  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_4__17_/QN  
    209     590    44      2  1.6  NOR2X0_LVT    PD_ORCA_TOP I_PCI_TOP/g117759/Y                             
    153     743    58      1  1.4  HADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g117467/SO                            
    152     895    65      1  1.9  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g117331/CO                            
    147    1042    62      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127430/CO                            
    147    1189    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127401/CO                            
    146    1335    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127377/CO                            
    146    1482    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127366/CO                            
    146    1628    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127353/CO                            
    146    1775    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127342/CO                            
    146    1921    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127339/CO                            
    146    2067    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127335/CO                            
    146    2214    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127334/CO                            
    156    2369    67      3  2.1  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127333/CO                            
    135    2504    40      1  0.5  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g127330/Y                             
    126    2630    46      1  1.4  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g127328/Y                             
    140    2770    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127327/CO                            
    146    2916    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127326/CO                            
    146    3063    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127325/CO                            
    146    3209    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127324/CO                            
    146    3356    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127323/CO                            
    146    3502    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127322/CO                            
    146    3648    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127321/CO                            
    146    3795    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127320/CO                            
    146    3941    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127319/CO                            
    146    4088    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127318/CO                            
    146    4234    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127317/CO                            
    146    4380    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127316/CO                            
    146    4527    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127315/CO                            
    146    4673    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127314/CO                            
    150    4824    63      2  1.7  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127313/CO                            
    119    4943    43      1  0.5  OA21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g127312/Y                             
      0    4943     -      1    -  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_3__31_/D   
#------------------------------------------------------------------------------------------------------------



Path 515: MET (2133 ps) Setup Check with Pin I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_2__31_/CLK->D
          Group: PCI_CLK
     Startpoint: (R) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_3__17_/CLK
          Clock: (R) PCI_CLK
       Endpoint: (F) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_2__31_/D
          Clock: (R) PCI_CLK

                     Capture       Launch     
        Clock Edge:+    7500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7500            0     
                                              
             Setup:-     324                  
       Uncertainty:-     100                  
     Required Time:=    7076                  
      Launch Clock:-       0                  
         Data Path:-    4943                  
             Slack:=    2133                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                     Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                    
#------------------------------------------------------------------------------------------------------------
      0       0   200    392    -  (arrival)     PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_3__17_/CLK 
    382     382   150     16 10.0  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_3__17_/QN  
    209     590    42      2  1.5  NOR2X0_LVT    PD_ORCA_TOP I_PCI_TOP/g127276/Y                             
    152     743    58      1  1.4  HADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127047/SO                            
    152     895    65      1  1.9  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126954/CO                            
    147    1042    62      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126901/CO                            
    147    1189    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126871/CO                            
    146    1335    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126847/CO                            
    146    1482    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126838/CO                            
    146    1628    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126823/CO                            
    146    1775    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126812/CO                            
    146    1921    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126809/CO                            
    146    2067    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126805/CO                            
    146    2214    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126804/CO                            
    156    2369    67      3  2.1  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126803/CO                            
    135    2504    40      1  0.5  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g126800/Y                             
    126    2630    46      1  1.4  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g126798/Y                             
    140    2770    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126797/CO                            
    146    2916    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126796/CO                            
    146    3063    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126795/CO                            
    146    3209    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126794/CO                            
    146    3356    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126793/CO                            
    146    3502    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126792/CO                            
    146    3648    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126791/CO                            
    146    3795    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126790/CO                            
    146    3941    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126789/CO                            
    146    4088    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126788/CO                            
    146    4234    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126787/CO                            
    146    4380    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126786/CO                            
    146    4527    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126785/CO                            
    146    4673    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126784/CO                            
    150    4824    63      2  1.7  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126783/CO                            
    119    4943    43      1  0.5  OA21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g126782/Y                             
      0    4943     -      1    -  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_2__31_/D   
#------------------------------------------------------------------------------------------------------------



Path 516: MET (2134 ps) Setup Check with Pin I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_4__31_/CLK->D
          Group: PCI_CLK
     Startpoint: (R) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_5__17_/CLK
          Clock: (R) PCI_CLK
       Endpoint: (F) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_4__31_/D
          Clock: (R) PCI_CLK

                     Capture       Launch     
        Clock Edge:+    7500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7500            0     
                                              
             Setup:-     324                  
       Uncertainty:-     100                  
     Required Time:=    7076                  
      Launch Clock:-       0                  
         Data Path:-    4942                  
             Slack:=    2134                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                     Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                    
#------------------------------------------------------------------------------------------------------------
      0       0   200    392    -  (arrival)     PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_5__17_/CLK 
    381     381   149     16  9.9  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_5__17_/QN  
    208     590    42      2  1.5  NOR2X0_LVT    PD_ORCA_TOP I_PCI_TOP/g126180/Y                             
    152     742    58      1  1.4  HADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125988/SO                            
    152     894    65      1  1.9  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125894/CO                            
    147    1041    62      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125840/CO                            
    147    1188    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125811/CO                            
    146    1334    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125787/CO                            
    146    1481    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125777/CO                            
    146    1627    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125763/CO                            
    146    1774    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125752/CO                            
    146    1920    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125749/CO                            
    146    2066    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125745/CO                            
    146    2213    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125744/CO                            
    156    2368    67      3  2.1  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125743/CO                            
    135    2503    40      1  0.5  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g125740/Y                             
    126    2629    46      1  1.4  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g125738/Y                             
    140    2769    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125737/CO                            
    146    2916    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125736/CO                            
    146    3062    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125735/CO                            
    146    3208    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125734/CO                            
    146    3355    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125733/CO                            
    146    3501    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125732/CO                            
    146    3648    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125731/CO                            
    146    3794    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125730/CO                            
    146    3940    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125729/CO                            
    146    4087    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125728/CO                            
    146    4233    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125727/CO                            
    146    4380    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125726/CO                            
    146    4526    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125725/CO                            
    146    4672    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125724/CO                            
    150    4823    63      2  1.7  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125723/CO                            
    119    4942    43      1  0.5  OA21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g125722/Y                             
      0    4942     -      1    -  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_4__31_/D   
#------------------------------------------------------------------------------------------------------------



Path 517: MET (2135 ps) Setup Check with Pin I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_1__31_/CLK->D
          Group: PCI_CLK
     Startpoint: (R) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_2__17_/CLK
          Clock: (R) PCI_CLK
       Endpoint: (F) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_1__31_/D
          Clock: (R) PCI_CLK

                     Capture       Launch     
        Clock Edge:+    7500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7500            0     
                                              
             Setup:-     324                  
       Uncertainty:-     100                  
     Required Time:=    7076                  
      Launch Clock:-       0                  
         Data Path:-    4941                  
             Slack:=    2135                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                     Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                    
#------------------------------------------------------------------------------------------------------------
      0       0   200    392    -  (arrival)     PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_2__17_/CLK 
    380     380   149     16  9.8  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_2__17_/QN  
    208     589    42      2  1.5  NOR2X0_LVT    PD_ORCA_TOP I_PCI_TOP/g117000/Y                             
    152     741    58      1  1.4  HADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116906/SO                            
    152     893    65      1  1.9  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116824/CO                            
    147    1040    62      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116770/CO                            
    147    1187    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116740/CO                            
    146    1334    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116717/CO                            
    146    1480    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116705/CO                            
    146    1626    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116692/CO                            
    146    1773    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116681/CO                            
    146    1919    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116678/CO                            
    146    2066    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116674/CO                            
    146    2212    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116673/CO                            
    156    2368    67      3  2.1  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116672/CO                            
    135    2502    40      1  0.5  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g116669/Y                             
    126    2628    46      1  1.4  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g116667/Y                             
    140    2768    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116666/CO                            
    146    2915    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116665/CO                            
    146    3061    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116664/CO                            
    146    3208    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116663/CO                            
    146    3354    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116662/CO                            
    146    3500    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116661/CO                            
    146    3647    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116660/CO                            
    146    3793    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116659/CO                            
    146    3940    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116658/CO                            
    146    4086    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116657/CO                            
    146    4232    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116656/CO                            
    146    4379    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116655/CO                            
    146    4525    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116654/CO                            
    146    4672    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116653/CO                            
    150    4822    63      2  1.7  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116652/CO                            
    119    4941    43      1  0.5  OA21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g116651/Y                             
      0    4941     -      1    -  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_1__31_/D   
#------------------------------------------------------------------------------------------------------------



Path 518: MET (2136 ps) Setup Check with Pin I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_6__31_/CLK->D
          Group: PCI_CLK
     Startpoint: (R) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_7__17_/CLK
          Clock: (R) PCI_CLK
       Endpoint: (F) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_6__31_/D
          Clock: (R) PCI_CLK

                     Capture       Launch     
        Clock Edge:+    7500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7500            0     
                                              
             Setup:-     324                  
       Uncertainty:-     100                  
     Required Time:=    7076                  
      Launch Clock:-       0                  
         Data Path:-    4940                  
             Slack:=    2136                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                     Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                    
#------------------------------------------------------------------------------------------------------------
      0       0   200    392    -  (arrival)     PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_7__17_/CLK 
    380     380   148     16  9.7  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_7__17_/QN  
    208     588    42      2  1.5  NOR2X0_LVT    PD_ORCA_TOP I_PCI_TOP/g125686/Y                             
    152     740    58      1  1.4  HADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125438/SO                            
    152     892    65      1  1.9  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125349/CO                            
    147    1039    62      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125297/CO                            
    147    1186    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125268/CO                            
    146    1333    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125244/CO                            
    146    1479    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125235/CO                            
    146    1625    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125220/CO                            
    146    1772    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125209/CO                            
    146    1918    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125206/CO                            
    146    2065    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125202/CO                            
    146    2211    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125201/CO                            
    156    2366    67      3  2.1  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125200/CO                            
    135    2501    40      1  0.5  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g125197/Y                             
    126    2627    46      1  1.4  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g125195/Y                             
    140    2767    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125194/CO                            
    146    2914    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125193/CO                            
    146    3060    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125192/CO                            
    146    3206    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125191/CO                            
    146    3353    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125190/CO                            
    146    3499    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125189/CO                            
    146    3646    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125188/CO                            
    146    3792    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125187/CO                            
    146    3938    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125186/CO                            
    146    4085    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125185/CO                            
    146    4231    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125184/CO                            
    146    4378    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125183/CO                            
    146    4524    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125182/CO                            
    146    4670    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125181/CO                            
    150    4821    63      2  1.7  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125180/CO                            
    119    4940    43      1  0.5  OA21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g125179/Y                             
      0    4940     -      1    -  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_6__31_/D   
#------------------------------------------------------------------------------------------------------------



Path 519: MET (2140 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_0_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     241                  
       Uncertainty:-     100                  
     Required Time:=    3759                  
      Launch Clock:-       0                  
         Data Path:-    1620                  
             Slack:=    2140                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    362     362    84      5  4.1  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     85     447    69      1  0.5  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191564/Y              
    214     661    34      1  0.5  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191558/Y              
     89     750   101      4  2.1  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191546/Y              
    121     871    37      2  1.0  AND2X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191539/Y              
     87     958   108      2  1.6  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191532/Y              
    186    1144    51      1  0.6  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191596/SO             
    334    1479   272     33 16.6  NBUFFX4_HVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/drc/Y                  
    141    1620   118      1  0.5  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g190477/Y              
      0    1620     -      1    -  SDFFARX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/out_control_reg_0_/D   
#----------------------------------------------------------------------------------------------------------



Path 520: MET (2165 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/this_addr_g_int_reg_5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/this_addr_g_int_reg_5_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     313                  
       Uncertainty:-     100                  
     Required Time:=    3687                  
      Launch Clock:-       0                  
         Data Path:-    1522                  
             Slack:=    2165                  

#--------------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                                  Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                                              
#--------------------------------------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK                                            
    428     428    61      1  1.0  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_9/Q                                              
    155     583    52      1  0.7  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g325503/SO                                         
    122     706    34      1  1.0  NOR2X0_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3434/Y                                                       
     82     788    44      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3361/C1                                                      
     86     874    44      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3357/C1                                                      
     86     959    44      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3425/C1                                                      
     86    1045    44      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3419/C1                                                      
     86    1130    44      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3416/C1                                                      
     88    1218    47      1  1.2  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3413/C1                                                      
    165    1383    66      4  2.1  XNOR2X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/g3411/Y                                                       
    139    1522    38      1  0.5  AO22X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3406/Y                                                       
      0    1522     -      1    -  SDFFARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/this_addr_g_int_reg_5_/D 
#--------------------------------------------------------------------------------------------------------------------------------------



Path 521: MET (2187 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_25/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_4_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/R_25/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     312                  
       Uncertainty:-     100                  
     Required Time:=    3688                  
      Launch Clock:-       0                  
         Data Path:-    1501                  
             Slack:=    2187                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_4_/CLK 
    363     363    86      5  4.2  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_4_/Q   
     73     436    74      3  1.5  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191588/Y              
    241     676    34      1  0.5  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191554/Y              
     85     761   103      4  1.9  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191543/Y              
    137     898    46      2  0.9  OA21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191535/Y              
     93     991    99      1  1.4  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191528/Y              
    142    1134    62      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191481/CO             
    205    1339    69      2  1.2  FADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191455/S              
    106    1445   105      3  1.5  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191448/Y              
     56    1501    49      1  0.5  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191440/Y              
      0    1501     -      1    -  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_25/D                 
#----------------------------------------------------------------------------------------------------------



Path 522: MET (2218 ps) Setup Check with Pin I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_8__29_/CLK->D
          Group: PCI_CLK
     Startpoint: (R) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_9__3_/CLK
          Clock: (R) PCI_CLK
       Endpoint: (F) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_8__29_/D
          Clock: (R) PCI_CLK

                     Capture       Launch     
        Clock Edge:+    7500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7500            0     
                                              
             Setup:-     335                  
       Uncertainty:-     100                  
     Required Time:=    7065                  
      Launch Clock:-       0                  
         Data Path:-    4847                  
             Slack:=    2218                  

#-----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                   
#-----------------------------------------------------------------------------------------------------------
      0       0   200    392    -  (arrival)     PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_9__3_/CLK 
    518     518   168     15  7.5  SDFFARX1_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_9__3_/Q   
     95     612    88      2  1.6  NAND2X0_LVT   PD_ORCA_TOP I_PCI_TOP/g125176/Y                            
    316     929   125      1  1.4  XNOR3X1_LVT   PD_ORCA_TOP I_PCI_TOP/g124876/Y                            
    178    1106    62      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124802/CO                           
    147    1253    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124768/CO                           
    146    1399    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124739/CO                           
    146    1546    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124732/CO                           
    149    1695    62      2  1.6  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124714/CO                           
     94    1788    90      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_PCI_TOP/g124710/Y                            
     58    1847    70      1  0.6  NAND3X0_LVT   PD_ORCA_TOP I_PCI_TOP/g124707/Y                            
    104    1951    37      1  1.4  AND2X1_LVT    PD_ORCA_TOP I_PCI_TOP/g124702/Y                            
    136    2087    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124695/CO                           
    146    2233    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124691/CO                           
    156    2389    67      3  2.1  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124690/CO                           
    135    2524    40      1  0.5  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g124687/Y                            
    126    2650    46      1  1.4  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g124685/Y                            
    140    2790    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124684/CO                           
    146    2936    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124683/CO                           
    146    3082    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124682/CO                           
    146    3229    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124681/CO                           
    146    3375    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124680/CO                           
    146    3522    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124679/CO                           
    146    3668    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124678/CO                           
    146    3814    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124677/CO                           
    146    3961    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124676/CO                           
    146    4107    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124675/CO                           
    146    4254    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124674/CO                           
    146    4400    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124673/CO                           
    146    4546    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124672/CO                           
    146    4693    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124671/CO                           
    154    4847    63      1  0.5  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124670/S                            
      0    4847     -      1    -  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_8__29_/D  
#-----------------------------------------------------------------------------------------------------------



Path 523: MET (2223 ps) Setup Check with Pin I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_0__29_/CLK->D
          Group: PCI_CLK
     Startpoint: (R) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_1__16_/CLK
          Clock: (R) PCI_CLK
       Endpoint: (F) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_0__29_/D
          Clock: (R) PCI_CLK

                     Capture       Launch     
        Clock Edge:+    7500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7500            0     
                                              
             Setup:-     325                  
       Uncertainty:-     100                  
     Required Time:=    7075                  
      Launch Clock:-       0                  
         Data Path:-    4852                  
             Slack:=    2223                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                     Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                    
#------------------------------------------------------------------------------------------------------------
      0       0   200    392    -  (arrival)     PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_1__16_/CLK 
    381     381   149     16  9.9  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_1__16_/QN  
    179     560    49      2  1.6  OR2X1_LVT     PD_ORCA_TOP I_PCI_TOP/g123492/Y                             
    300     860   128      1  1.9  XNOR3X1_LVT   PD_ORCA_TOP I_PCI_TOP/g123273/Y                             
    178    1038    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123222/CO                            
    146    1184    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123192/CO                            
    146    1330    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123169/CO                            
    146    1477    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123154/CO                            
    146    1623    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123147/CO                            
    146    1770    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123141/CO                            
    146    1916    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123137/CO                            
    146    2062    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123134/CO                            
    146    2209    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123133/CO                            
    146    2355    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123132/CO                            
    146    2502    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123131/CO                            
    146    2648    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123130/CO                            
    146    2794    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123129/CO                            
    146    2941    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123128/CO                            
    146    3087    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123127/CO                            
    146    3234    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123126/CO                            
    146    3380    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123125/CO                            
    146    3526    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123124/CO                            
    146    3673    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123123/CO                            
    146    3819    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123122/CO                            
    146    3966    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123121/CO                            
    146    4112    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123120/CO                            
    146    4258    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123119/CO                            
    146    4405    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123118/CO                            
    146    4551    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123117/CO                            
    146    4698    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123116/CO                            
    154    4852    63      1  0.5  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123115/S                             
      0    4852     -      1    -  SDFFARX1_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_0__29_/D   
#------------------------------------------------------------------------------------------------------------



Path 524: MET (2236 ps) Setup Check with Pin I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_9__29_/CLK->D
          Group: PCI_CLK
     Startpoint: (R) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_10__17_/CLK
          Clock: (R) PCI_CLK
       Endpoint: (F) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_9__29_/D
          Clock: (R) PCI_CLK

                     Capture       Launch     
        Clock Edge:+    7500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7500            0     
                                              
             Setup:-     335                  
       Uncertainty:-     100                  
     Required Time:=    7065                  
      Launch Clock:-       0                  
         Data Path:-    4828                  
             Slack:=    2236                  

#-------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                     Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                     
#-------------------------------------------------------------------------------------------------------------
      0       0   200    392    -  (arrival)     PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_10__17_/CLK 
    382     382   150     16 10.1  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_10__17_/QN  
    209     591    42      2  1.5  NOR2X0_LVT    PD_ORCA_TOP I_PCI_TOP/g124607/Y                              
    152     744    58      1  1.4  HADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124393/SO                             
    152     896    65      1  1.9  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124312/CO                             
    147    1043    62      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124258/CO                             
    147    1190    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124228/CO                             
    146    1336    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124205/CO                             
    146    1483    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124193/CO                             
    146    1629    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124180/CO                             
    146    1776    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124169/CO                             
    146    1922    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124166/CO                             
    146    2068    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124162/CO                             
    146    2215    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124161/CO                             
    156    2370    67      3  2.1  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124160/CO                             
    135    2505    40      1  0.5  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g124157/Y                              
    126    2631    46      1  1.4  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g124155/Y                              
    140    2771    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124154/CO                             
    146    2917    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124153/CO                             
    146    3064    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124152/CO                             
    146    3210    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124151/CO                             
    146    3357    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124150/CO                             
    146    3503    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124149/CO                             
    146    3649    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124148/CO                             
    146    3796    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124147/CO                             
    146    3942    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124146/CO                             
    146    4089    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124145/CO                             
    146    4235    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124144/CO                             
    146    4381    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124143/CO                             
    146    4528    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124142/CO                             
    146    4674    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124141/CO                             
    154    4828    63      1  0.5  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124140/S                              
      0    4828     -      1    -  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_9__29_/D    
#-------------------------------------------------------------------------------------------------------------



Path 525: MET (2236 ps) Setup Check with Pin I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_5__29_/CLK->D
          Group: PCI_CLK
     Startpoint: (R) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_6__17_/CLK
          Clock: (R) PCI_CLK
       Endpoint: (F) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_5__29_/D
          Clock: (R) PCI_CLK

                     Capture       Launch     
        Clock Edge:+    7500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7500            0     
                                              
             Setup:-     335                  
       Uncertainty:-     100                  
     Required Time:=    7065                  
      Launch Clock:-       0                  
         Data Path:-    4828                  
             Slack:=    2236                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                     Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                    
#------------------------------------------------------------------------------------------------------------
      0       0   200    392    -  (arrival)     PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_6__17_/CLK 
    382     382   150     16 10.1  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_6__17_/QN  
    209     591    42      2  1.5  NOR2X0_LVT    PD_ORCA_TOP I_PCI_TOP/g126635/Y                             
    152     744    58      1  1.4  HADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126511/SO                            
    152     896    65      1  1.9  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126424/CO                            
    147    1043    62      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126370/CO                            
    147    1190    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126341/CO                            
    146    1336    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126317/CO                            
    146    1483    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126307/CO                            
    146    1629    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126293/CO                            
    146    1776    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126282/CO                            
    146    1922    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126279/CO                            
    146    2068    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126275/CO                            
    146    2215    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126274/CO                            
    156    2370    67      3  2.1  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126273/CO                            
    135    2505    40      1  0.5  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g126270/Y                             
    126    2631    46      1  1.4  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g126268/Y                             
    140    2771    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126267/CO                            
    146    2917    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126266/CO                            
    146    3064    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126265/CO                            
    146    3210    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126264/CO                            
    146    3357    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126263/CO                            
    146    3503    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126262/CO                            
    146    3649    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126261/CO                            
    146    3796    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126260/CO                            
    146    3942    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126259/CO                            
    146    4089    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126258/CO                            
    146    4235    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126257/CO                            
    146    4381    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126256/CO                            
    146    4528    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126255/CO                            
    146    4674    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126254/CO                            
    154    4828    63      1  0.5  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126253/S                             
      0    4828     -      1    -  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_5__29_/D   
#------------------------------------------------------------------------------------------------------------



Path 526: MET (2237 ps) Setup Check with Pin I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_7__29_/CLK->D
          Group: PCI_CLK
     Startpoint: (R) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_8__17_/CLK
          Clock: (R) PCI_CLK
       Endpoint: (F) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_7__29_/D
          Clock: (R) PCI_CLK

                     Capture       Launch     
        Clock Edge:+    7500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7500            0     
                                              
             Setup:-     335                  
       Uncertainty:-     100                  
     Required Time:=    7065                  
      Launch Clock:-       0                  
         Data Path:-    4828                  
             Slack:=    2237                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                     Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                    
#------------------------------------------------------------------------------------------------------------
      0       0   200    392    -  (arrival)     PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_8__17_/CLK 
    382     382   150     16 10.0  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_8__17_/QN  
    209     590    42      2  1.5  NOR2X0_LVT    PD_ORCA_TOP I_PCI_TOP/g124090/Y                             
    152     743    58      1  1.4  HADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123883/SO                            
    152     895    65      1  1.9  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123786/CO                            
    147    1042    62      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123733/CO                            
    147    1189    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123703/CO                            
    146    1335    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123679/CO                            
    146    1482    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123669/CO                            
    146    1628    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123655/CO                            
    146    1775    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123644/CO                            
    146    1921    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123641/CO                            
    146    2067    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123637/CO                            
    146    2214    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123636/CO                            
    156    2369    67      3  2.1  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123635/CO                            
    135    2504    40      1  0.5  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g123632/Y                             
    126    2630    46      1  1.4  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g123630/Y                             
    140    2770    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123629/CO                            
    146    2916    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123628/CO                            
    146    3063    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123627/CO                            
    146    3209    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123626/CO                            
    146    3356    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123625/CO                            
    146    3502    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123624/CO                            
    146    3648    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123623/CO                            
    146    3795    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123622/CO                            
    146    3941    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123621/CO                            
    146    4088    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123620/CO                            
    146    4234    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123619/CO                            
    146    4380    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123618/CO                            
    146    4527    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123617/CO                            
    146    4673    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123616/CO                            
    154    4828    63      1  0.5  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123615/S                             
      0    4828     -      1    -  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_7__29_/D   
#------------------------------------------------------------------------------------------------------------



Path 527: MET (2237 ps) Setup Check with Pin I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_3__29_/CLK->D
          Group: PCI_CLK
     Startpoint: (R) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_4__17_/CLK
          Clock: (R) PCI_CLK
       Endpoint: (F) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_3__29_/D
          Clock: (R) PCI_CLK

                     Capture       Launch     
        Clock Edge:+    7500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7500            0     
                                              
             Setup:-     335                  
       Uncertainty:-     100                  
     Required Time:=    7065                  
      Launch Clock:-       0                  
         Data Path:-    4828                  
             Slack:=    2237                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                     Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                    
#------------------------------------------------------------------------------------------------------------
      0       0   200    392    -  (arrival)     PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_4__17_/CLK 
    380     380   149     16  9.8  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_4__17_/QN  
    209     590    44      2  1.6  NOR2X0_LVT    PD_ORCA_TOP I_PCI_TOP/g117759/Y                             
    153     743    58      1  1.4  HADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g117467/SO                            
    152     895    65      1  1.9  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g117331/CO                            
    147    1042    62      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127430/CO                            
    147    1189    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127401/CO                            
    146    1335    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127377/CO                            
    146    1482    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127366/CO                            
    146    1628    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127353/CO                            
    146    1775    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127342/CO                            
    146    1921    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127339/CO                            
    146    2067    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127335/CO                            
    146    2214    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127334/CO                            
    156    2369    67      3  2.1  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127333/CO                            
    135    2504    40      1  0.5  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g127330/Y                             
    126    2630    46      1  1.4  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g127328/Y                             
    140    2770    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127327/CO                            
    146    2916    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127326/CO                            
    146    3063    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127325/CO                            
    146    3209    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127324/CO                            
    146    3356    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127323/CO                            
    146    3502    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127322/CO                            
    146    3648    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127321/CO                            
    146    3795    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127320/CO                            
    146    3941    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127319/CO                            
    146    4088    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127318/CO                            
    146    4234    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127317/CO                            
    146    4380    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127316/CO                            
    146    4527    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127315/CO                            
    146    4673    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127314/CO                            
    154    4828    63      1  0.5  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127313/S                             
      0    4828     -      1    -  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_3__29_/D   
#------------------------------------------------------------------------------------------------------------



Path 528: MET (2237 ps) Setup Check with Pin I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_2__29_/CLK->D
          Group: PCI_CLK
     Startpoint: (R) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_3__17_/CLK
          Clock: (R) PCI_CLK
       Endpoint: (F) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_2__29_/D
          Clock: (R) PCI_CLK

                     Capture       Launch     
        Clock Edge:+    7500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7500            0     
                                              
             Setup:-     335                  
       Uncertainty:-     100                  
     Required Time:=    7065                  
      Launch Clock:-       0                  
         Data Path:-    4828                  
             Slack:=    2237                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                     Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                    
#------------------------------------------------------------------------------------------------------------
      0       0   200    392    -  (arrival)     PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_3__17_/CLK 
    382     382   150     16 10.0  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_3__17_/QN  
    209     590    42      2  1.5  NOR2X0_LVT    PD_ORCA_TOP I_PCI_TOP/g127276/Y                             
    152     743    58      1  1.4  HADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127047/SO                            
    152     895    65      1  1.9  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126954/CO                            
    147    1042    62      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126901/CO                            
    147    1189    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126871/CO                            
    146    1335    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126847/CO                            
    146    1482    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126838/CO                            
    146    1628    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126823/CO                            
    146    1775    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126812/CO                            
    146    1921    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126809/CO                            
    146    2067    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126805/CO                            
    146    2214    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126804/CO                            
    156    2369    67      3  2.1  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126803/CO                            
    135    2504    40      1  0.5  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g126800/Y                             
    126    2630    46      1  1.4  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g126798/Y                             
    140    2770    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126797/CO                            
    146    2916    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126796/CO                            
    146    3063    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126795/CO                            
    146    3209    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126794/CO                            
    146    3356    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126793/CO                            
    146    3502    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126792/CO                            
    146    3648    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126791/CO                            
    146    3795    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126790/CO                            
    146    3941    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126789/CO                            
    146    4088    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126788/CO                            
    146    4234    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126787/CO                            
    146    4380    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126786/CO                            
    146    4527    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126785/CO                            
    146    4673    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126784/CO                            
    154    4828    63      1  0.5  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126783/S                             
      0    4828     -      1    -  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_2__29_/D   
#------------------------------------------------------------------------------------------------------------



Path 529: MET (2238 ps) Setup Check with Pin I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_4__29_/CLK->D
          Group: PCI_CLK
     Startpoint: (R) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_5__17_/CLK
          Clock: (R) PCI_CLK
       Endpoint: (F) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_4__29_/D
          Clock: (R) PCI_CLK

                     Capture       Launch     
        Clock Edge:+    7500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7500            0     
                                              
             Setup:-     335                  
       Uncertainty:-     100                  
     Required Time:=    7065                  
      Launch Clock:-       0                  
         Data Path:-    4827                  
             Slack:=    2238                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                     Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                    
#------------------------------------------------------------------------------------------------------------
      0       0   200    392    -  (arrival)     PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_5__17_/CLK 
    381     381   149     16  9.9  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_5__17_/QN  
    208     590    42      2  1.5  NOR2X0_LVT    PD_ORCA_TOP I_PCI_TOP/g126180/Y                             
    152     742    58      1  1.4  HADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125988/SO                            
    152     894    65      1  1.9  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125894/CO                            
    147    1041    62      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125840/CO                            
    147    1188    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125811/CO                            
    146    1334    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125787/CO                            
    146    1481    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125777/CO                            
    146    1627    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125763/CO                            
    146    1774    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125752/CO                            
    146    1920    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125749/CO                            
    146    2066    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125745/CO                            
    146    2213    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125744/CO                            
    156    2368    67      3  2.1  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125743/CO                            
    135    2503    40      1  0.5  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g125740/Y                             
    126    2629    46      1  1.4  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g125738/Y                             
    140    2769    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125737/CO                            
    146    2916    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125736/CO                            
    146    3062    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125735/CO                            
    146    3208    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125734/CO                            
    146    3355    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125733/CO                            
    146    3501    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125732/CO                            
    146    3648    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125731/CO                            
    146    3794    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125730/CO                            
    146    3940    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125729/CO                            
    146    4087    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125728/CO                            
    146    4233    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125727/CO                            
    146    4380    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125726/CO                            
    146    4526    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125725/CO                            
    146    4672    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125724/CO                            
    154    4827    63      1  0.5  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125723/S                             
      0    4827     -      1    -  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_4__29_/D   
#------------------------------------------------------------------------------------------------------------



Path 530: MET (2239 ps) Setup Check with Pin I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_1__29_/CLK->D
          Group: PCI_CLK
     Startpoint: (R) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_2__17_/CLK
          Clock: (R) PCI_CLK
       Endpoint: (F) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_1__29_/D
          Clock: (R) PCI_CLK

                     Capture       Launch     
        Clock Edge:+    7500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7500            0     
                                              
             Setup:-     335                  
       Uncertainty:-     100                  
     Required Time:=    7065                  
      Launch Clock:-       0                  
         Data Path:-    4826                  
             Slack:=    2239                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                     Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                    
#------------------------------------------------------------------------------------------------------------
      0       0   200    392    -  (arrival)     PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_2__17_/CLK 
    380     380   149     16  9.8  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_2__17_/QN  
    208     589    42      2  1.5  NOR2X0_LVT    PD_ORCA_TOP I_PCI_TOP/g117000/Y                             
    152     741    58      1  1.4  HADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116906/SO                            
    152     893    65      1  1.9  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116824/CO                            
    147    1040    62      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116770/CO                            
    147    1187    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116740/CO                            
    146    1334    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116717/CO                            
    146    1480    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116705/CO                            
    146    1626    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116692/CO                            
    146    1773    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116681/CO                            
    146    1919    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116678/CO                            
    146    2066    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116674/CO                            
    146    2212    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116673/CO                            
    156    2368    67      3  2.1  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116672/CO                            
    135    2502    40      1  0.5  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g116669/Y                             
    126    2628    46      1  1.4  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g116667/Y                             
    140    2768    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116666/CO                            
    146    2915    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116665/CO                            
    146    3061    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116664/CO                            
    146    3208    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116663/CO                            
    146    3354    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116662/CO                            
    146    3500    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116661/CO                            
    146    3647    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116660/CO                            
    146    3793    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116659/CO                            
    146    3940    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116658/CO                            
    146    4086    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116657/CO                            
    146    4232    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116656/CO                            
    146    4379    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116655/CO                            
    146    4525    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116654/CO                            
    146    4672    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116653/CO                            
    154    4826    63      1  0.5  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116652/S                             
      0    4826     -      1    -  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_1__29_/D   
#------------------------------------------------------------------------------------------------------------



Path 531: MET (2240 ps) Setup Check with Pin I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_6__29_/CLK->D
          Group: PCI_CLK
     Startpoint: (R) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_7__17_/CLK
          Clock: (R) PCI_CLK
       Endpoint: (F) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_6__29_/D
          Clock: (R) PCI_CLK

                     Capture       Launch     
        Clock Edge:+    7500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7500            0     
                                              
             Setup:-     335                  
       Uncertainty:-     100                  
     Required Time:=    7065                  
      Launch Clock:-       0                  
         Data Path:-    4825                  
             Slack:=    2240                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                     Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                    
#------------------------------------------------------------------------------------------------------------
      0       0   200    392    -  (arrival)     PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_7__17_/CLK 
    380     380   148     16  9.7  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_7__17_/QN  
    208     588    42      2  1.5  NOR2X0_LVT    PD_ORCA_TOP I_PCI_TOP/g125686/Y                             
    152     740    58      1  1.4  HADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125438/SO                            
    152     892    65      1  1.9  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125349/CO                            
    147    1039    62      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125297/CO                            
    147    1186    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125268/CO                            
    146    1333    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125244/CO                            
    146    1479    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125235/CO                            
    146    1625    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125220/CO                            
    146    1772    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125209/CO                            
    146    1918    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125206/CO                            
    146    2065    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125202/CO                            
    146    2211    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125201/CO                            
    156    2366    67      3  2.1  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125200/CO                            
    135    2501    40      1  0.5  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g125197/Y                             
    126    2627    46      1  1.4  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g125195/Y                             
    140    2767    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125194/CO                            
    146    2914    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125193/CO                            
    146    3060    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125192/CO                            
    146    3206    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125191/CO                            
    146    3353    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125190/CO                            
    146    3499    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125189/CO                            
    146    3646    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125188/CO                            
    146    3792    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125187/CO                            
    146    3938    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125186/CO                            
    146    4085    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125185/CO                            
    146    4231    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125184/CO                            
    146    4378    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125183/CO                            
    146    4524    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125182/CO                            
    146    4670    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125181/CO                            
    154    4825    63      1  0.5  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125180/S                             
      0    4825     -      1    -  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_6__29_/D   
#------------------------------------------------------------------------------------------------------------



Path 532: MET (2251 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/this_addr_g_int_reg_4_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/this_addr_g_int_reg_4_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     313                  
       Uncertainty:-     100                  
     Required Time:=    3687                  
      Launch Clock:-       0                  
         Data Path:-    1436                  
             Slack:=    2251                  

#--------------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                                  Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                                              
#--------------------------------------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK                                            
    402     402    50      1  0.9  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_9/Q                                              
    165     567    38      1  0.7  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g325503/SO                                         
     94     660    30      1  1.0  NOR2X0_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3434/Y                                                       
     83     743    40      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3361/C1                                                      
     89     832    40      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3357/C1                                                      
     89     922    40      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3425/C1                                                      
     89    1011    40      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3419/C1                                                      
     89    1100    40      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3416/C1                                                      
    178    1278    67      5  2.9  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3413/SO                                                      
     36    1315    41      3  1.5  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/g3412/Y                                                       
    122    1436    38      1  0.5  AO22X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3410/Y                                                       
      0    1436     -      1    -  SDFFARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/this_addr_g_int_reg_4_/D 
#--------------------------------------------------------------------------------------------------------------------------------------



Path 533: MET (2255 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/this_addr_g_int_reg_4_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/this_addr_g_int_reg_4_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     313                  
       Uncertainty:-     100                  
     Required Time:=    3687                  
      Launch Clock:-       0                  
         Data Path:-    1432                  
             Slack:=    2255                  

#-------------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                                 Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                                             
#-------------------------------------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK                                          
    402     402    50      1  0.9  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_11/Q                                            
    165     567    38      1  0.7  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g325505/SO                                        
     64     632    37      3  0.6  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/g3315/Y                                                      
     29     661    28      1  1.0  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/g3314/Y                                                      
     81     742    40      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3311/C1                                                     
     89     831    40      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3307/C1                                                     
     89     921    40      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3301/C1                                                     
     89    1010    40      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3295/C1                                                     
     89    1099    40      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3292/C1                                                     
    177    1276    65      5  2.8  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3288/SO                                                     
     35    1311    40      3  1.4  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/g3287/Y                                                      
    121    1432    38      1  0.5  AO22X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3285/Y                                                      
      0    1432     -      1    -  SDFFARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/this_addr_g_int_reg_4_/D 
#-------------------------------------------------------------------------------------------------------------------------------------



Path 534: MET (2263 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/count_int_reg_6_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/count_int_reg_6_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     315                  
       Uncertainty:-     100                  
     Required Time:=    3685                  
      Launch Clock:-       0                  
         Data Path:-    1423                  
             Slack:=    2263                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                                        
#--------------------------------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK                                      
    428     428    61      1  1.0  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_9/Q                                        
    155     583    52      1  0.7  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g325503/SO                                   
    122     706    34      1  1.0  NOR2X0_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3434/Y                                                 
     82     788    44      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3361/C1                                                
     86     874    44      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3357/C1                                                
     86     959    44      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3425/C1                                                
     86    1045    44      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3419/C1                                                
     86    1130    44      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3416/C1                                                
     88    1218    47      1  1.2  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3413/C1                                                
    167    1386    70      4  2.3  XNOR2X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/g3411/Y                                                 
     37    1423    41      2  1.0  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/g3409/Y                                                 
      0    1423     -      2    -  SDFFARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/count_int_reg_6_/D 
#--------------------------------------------------------------------------------------------------------------------------------



Path 535: MET (2271 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_21/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/R_21/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     314                  
       Uncertainty:-     100                  
     Required Time:=    3686                  
      Launch Clock:-       0                  
         Data Path:-    1415                  
             Slack:=    2271                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    362     362    84      5  4.1  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     85     447    69      1  0.5  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191564/Y              
    214     661    34      1  0.5  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191558/Y              
     89     750   101      4  2.1  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191546/Y              
    121     871    37      2  1.0  AND2X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191540/Y              
    100     971   130      2  2.1  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191533/Y              
    105    1076    48      1  1.4  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191522/Y              
    200    1276    69      2  1.2  FADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191499/S              
     95    1372    86      2  1.1  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191497/Y              
     44    1415    54      1  0.5  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191489/Y              
      0    1415     -      1    -  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_21/D                 
#----------------------------------------------------------------------------------------------------------



Path 536: MET (2316 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_19/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_4_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/R_19/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     313                  
       Uncertainty:-     100                  
     Required Time:=    3687                  
      Launch Clock:-       0                  
         Data Path:-    1371                  
             Slack:=    2316                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_4_/CLK 
    363     363    86      5  4.2  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_4_/Q   
     73     436    74      3  1.5  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191588/Y              
    241     676    34      1  0.5  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191554/Y              
     85     761   103      4  1.9  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191543/Y              
    137     898    46      2  0.9  OA21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191535/Y              
     93     991    99      1  1.4  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191528/Y              
    221    1212    71      2  1.5  FADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191481/S              
    159    1371    50      1  0.5  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191464/SO             
      0    1371     -      1    -  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_19/D                 
#----------------------------------------------------------------------------------------------------------



Path 537: MET (2328 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_27/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/R_27/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     318                  
       Uncertainty:-     100                  
     Required Time:=    3682                  
      Launch Clock:-       0                  
         Data Path:-    1354                  
             Slack:=    2328                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/CLK 
    362     362    84      5  4.1  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_3_/Q   
     85     447    69      1  0.5  NAND4X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191564/Y              
    214     661    34      1  0.5  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191558/Y              
     89     750   101      4  2.1  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191546/Y              
    121     871    37      2  1.0  AND2X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191540/Y              
    100     971   130      2  2.1  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191533/Y              
    225    1196    68      2  1.0  FADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191493/S              
    112    1308   108      3  1.6  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191460/Y              
     46    1354    62      1  0.5  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191445/Y              
      0    1354     -      1    -  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_27/D                 
#----------------------------------------------------------------------------------------------------------



Path 538: MET (2340 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_13/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_4_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/R_13/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     310                  
       Uncertainty:-     100                  
     Required Time:=    3690                  
      Launch Clock:-       0                  
         Data Path:-    1350                  
             Slack:=    2340                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_4_/CLK 
    363     363    86      5  4.2  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_4_/Q   
     73     436    74      3  1.5  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191588/Y              
    241     676    34      1  0.5  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191554/Y              
     85     761   103      4  1.9  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191543/Y              
    127     888    41      3  1.6  AND2X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191536/Y              
     80     968    90      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191521/Y              
     91    1058    43      1  1.2  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191510/Y              
    150    1208    58      2  1.0  XNOR2X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191504/Y              
     90    1299    82      2  1.0  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191496/Y              
     52    1350    43      1  0.5  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191488/Y              
      0    1350     -      1    -  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_13/D                 
#----------------------------------------------------------------------------------------------------------



Path 539: MET (2341 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/this_addr_g_int_reg_3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/this_addr_g_int_reg_3_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     313                  
       Uncertainty:-     100                  
     Required Time:=    3687                  
      Launch Clock:-       0                  
         Data Path:-    1346                  
             Slack:=    2341                  

#--------------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                                  Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                                              
#--------------------------------------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK                                            
    402     402    50      1  0.9  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_9/Q                                              
    165     567    38      1  0.7  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g325503/SO                                         
     94     660    30      1  1.0  NOR2X0_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3434/Y                                                       
     83     743    40      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3361/C1                                                      
     89     832    40      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3357/C1                                                      
     89     922    40      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3425/C1                                                      
     89    1011    40      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3419/C1                                                      
    178    1189    67      5  2.9  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3416/SO                                                      
     36    1224    40      3  1.4  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/g3415/Y                                                       
    121    1346    38      1  0.5  AO22X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3414/Y                                                       
      0    1346     -      1    -  SDFFARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/this_addr_g_int_reg_3_/D 
#--------------------------------------------------------------------------------------------------------------------------------------



Path 540: MET (2344 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/this_addr_g_int_reg_3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/this_addr_g_int_reg_3_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     313                  
       Uncertainty:-     100                  
     Required Time:=    3687                  
      Launch Clock:-       0                  
         Data Path:-    1343                  
             Slack:=    2344                  

#-------------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                                 Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                                             
#-------------------------------------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK                                          
    402     402    50      1  0.9  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_11/Q                                            
    165     567    38      1  0.7  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g325505/SO                                        
     64     632    37      3  0.6  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/g3315/Y                                                      
     29     661    28      1  1.0  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/g3314/Y                                                      
     81     742    40      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3311/C1                                                     
     89     831    40      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3307/C1                                                     
     89     921    40      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3301/C1                                                     
     89    1010    40      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3295/C1                                                     
    177    1187    65      5  2.8  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3292/SO                                                     
     35    1222    40      3  1.4  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/g3291/Y                                                      
    121    1343    38      1  0.5  AO22X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3290/Y                                                      
      0    1343     -      1    -  SDFFARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/this_addr_g_int_reg_3_/D 
#-------------------------------------------------------------------------------------------------------------------------------------



Path 541: MET (2363 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_4_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/R_9/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     319                  
       Uncertainty:-     100                  
     Required Time:=    3681                  
      Launch Clock:-       0                  
         Data Path:-    1318                  
             Slack:=    2363                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_4_/CLK 
    363     363    86      5  4.2  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_4_/Q   
     73     436    74      3  1.5  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191588/Y              
    241     676    34      1  0.5  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191554/Y              
     85     761   103      4  1.9  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191543/Y              
    127     888    41      3  1.6  AND2X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191536/Y              
     88     976    42      2  1.7  AND2X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191526/Y              
    147    1123    99      2  1.6  XNOR3X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191498/Y              
    196    1318    63      1  0.5  MUX21X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191477/Y              
      0    1318     -      1    -  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_9/D                  
#----------------------------------------------------------------------------------------------------------



Path 542: MET (2364 ps) Setup Check with Pin I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_8__28_/CLK->D
          Group: PCI_CLK
     Startpoint: (R) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_9__3_/CLK
          Clock: (R) PCI_CLK
       Endpoint: (F) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_8__28_/D
          Clock: (R) PCI_CLK

                     Capture       Launch     
        Clock Edge:+    7500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7500            0     
                                              
             Setup:-     335                  
       Uncertainty:-     100                  
     Required Time:=    7065                  
      Launch Clock:-       0                  
         Data Path:-    4701                  
             Slack:=    2364                  

#-----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                   
#-----------------------------------------------------------------------------------------------------------
      0       0   200    392    -  (arrival)     PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_9__3_/CLK 
    518     518   168     15  7.5  SDFFARX1_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_9__3_/Q   
     95     612    88      2  1.6  NAND2X0_LVT   PD_ORCA_TOP I_PCI_TOP/g125176/Y                            
    316     929   125      1  1.4  XNOR3X1_LVT   PD_ORCA_TOP I_PCI_TOP/g124876/Y                            
    178    1106    62      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124802/CO                           
    147    1253    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124768/CO                           
    146    1399    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124739/CO                           
    146    1546    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124732/CO                           
    149    1695    62      2  1.6  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124714/CO                           
     94    1788    90      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_PCI_TOP/g124710/Y                            
     58    1847    70      1  0.6  NAND3X0_LVT   PD_ORCA_TOP I_PCI_TOP/g124707/Y                            
    104    1951    37      1  1.4  AND2X1_LVT    PD_ORCA_TOP I_PCI_TOP/g124702/Y                            
    136    2087    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124695/CO                           
    146    2233    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124691/CO                           
    156    2389    67      3  2.1  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124690/CO                           
    135    2524    40      1  0.5  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g124687/Y                            
    126    2650    46      1  1.4  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g124685/Y                            
    140    2790    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124684/CO                           
    146    2936    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124683/CO                           
    146    3082    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124682/CO                           
    146    3229    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124681/CO                           
    146    3375    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124680/CO                           
    146    3522    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124679/CO                           
    146    3668    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124678/CO                           
    146    3814    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124677/CO                           
    146    3961    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124676/CO                           
    146    4107    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124675/CO                           
    146    4254    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124674/CO                           
    146    4400    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124673/CO                           
    146    4546    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124672/CO                           
    154    4701    63      1  0.5  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124671/S                            
      0    4701     -      1    -  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_8__28_/D  
#-----------------------------------------------------------------------------------------------------------



Path 543: MET (2369 ps) Setup Check with Pin I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_0__28_/CLK->D
          Group: PCI_CLK
     Startpoint: (R) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_1__16_/CLK
          Clock: (R) PCI_CLK
       Endpoint: (F) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_0__28_/D
          Clock: (R) PCI_CLK

                     Capture       Launch     
        Clock Edge:+    7500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7500            0     
                                              
             Setup:-     325                  
       Uncertainty:-     100                  
     Required Time:=    7075                  
      Launch Clock:-       0                  
         Data Path:-    4706                  
             Slack:=    2369                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                     Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                    
#------------------------------------------------------------------------------------------------------------
      0       0   200    392    -  (arrival)     PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_1__16_/CLK 
    381     381   149     16  9.9  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_1__16_/QN  
    179     560    49      2  1.6  OR2X1_LVT     PD_ORCA_TOP I_PCI_TOP/g123492/Y                             
    300     860   128      1  1.9  XNOR3X1_LVT   PD_ORCA_TOP I_PCI_TOP/g123273/Y                             
    178    1038    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123222/CO                            
    146    1184    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123192/CO                            
    146    1330    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123169/CO                            
    146    1477    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123154/CO                            
    146    1623    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123147/CO                            
    146    1770    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123141/CO                            
    146    1916    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123137/CO                            
    146    2062    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123134/CO                            
    146    2209    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123133/CO                            
    146    2355    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123132/CO                            
    146    2502    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123131/CO                            
    146    2648    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123130/CO                            
    146    2794    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123129/CO                            
    146    2941    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123128/CO                            
    146    3087    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123127/CO                            
    146    3234    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123126/CO                            
    146    3380    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123125/CO                            
    146    3526    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123124/CO                            
    146    3673    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123123/CO                            
    146    3819    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123122/CO                            
    146    3966    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123121/CO                            
    146    4112    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123120/CO                            
    146    4258    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123119/CO                            
    146    4405    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123118/CO                            
    146    4551    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123117/CO                            
    154    4706    63      1  0.5  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123116/S                             
      0    4706     -      1    -  SDFFARX1_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_0__28_/D   
#------------------------------------------------------------------------------------------------------------



Path 544: MET (2383 ps) Setup Check with Pin I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_9__28_/CLK->D
          Group: PCI_CLK
     Startpoint: (R) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_10__17_/CLK
          Clock: (R) PCI_CLK
       Endpoint: (F) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_9__28_/D
          Clock: (R) PCI_CLK

                     Capture       Launch     
        Clock Edge:+    7500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7500            0     
                                              
             Setup:-     335                  
       Uncertainty:-     100                  
     Required Time:=    7065                  
      Launch Clock:-       0                  
         Data Path:-    4682                  
             Slack:=    2383                  

#-------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                     Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                     
#-------------------------------------------------------------------------------------------------------------
      0       0   200    392    -  (arrival)     PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_10__17_/CLK 
    382     382   150     16 10.1  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_10__17_/QN  
    209     591    42      2  1.5  NOR2X0_LVT    PD_ORCA_TOP I_PCI_TOP/g124607/Y                              
    152     744    58      1  1.4  HADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124393/SO                             
    152     896    65      1  1.9  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124312/CO                             
    147    1043    62      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124258/CO                             
    147    1190    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124228/CO                             
    146    1336    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124205/CO                             
    146    1483    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124193/CO                             
    146    1629    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124180/CO                             
    146    1776    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124169/CO                             
    146    1922    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124166/CO                             
    146    2068    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124162/CO                             
    146    2215    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124161/CO                             
    156    2370    67      3  2.1  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124160/CO                             
    135    2505    40      1  0.5  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g124157/Y                              
    126    2631    46      1  1.4  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g124155/Y                              
    140    2771    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124154/CO                             
    146    2917    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124153/CO                             
    146    3064    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124152/CO                             
    146    3210    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124151/CO                             
    146    3357    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124150/CO                             
    146    3503    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124149/CO                             
    146    3649    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124148/CO                             
    146    3796    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124147/CO                             
    146    3942    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124146/CO                             
    146    4089    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124145/CO                             
    146    4235    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124144/CO                             
    146    4381    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124143/CO                             
    146    4528    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124142/CO                             
    154    4682    63      1  0.5  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124141/S                              
      0    4682     -      1    -  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_9__28_/D    
#-------------------------------------------------------------------------------------------------------------



Path 545: MET (2383 ps) Setup Check with Pin I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_5__28_/CLK->D
          Group: PCI_CLK
     Startpoint: (R) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_6__17_/CLK
          Clock: (R) PCI_CLK
       Endpoint: (F) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_5__28_/D
          Clock: (R) PCI_CLK

                     Capture       Launch     
        Clock Edge:+    7500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7500            0     
                                              
             Setup:-     335                  
       Uncertainty:-     100                  
     Required Time:=    7065                  
      Launch Clock:-       0                  
         Data Path:-    4682                  
             Slack:=    2383                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                     Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                    
#------------------------------------------------------------------------------------------------------------
      0       0   200    392    -  (arrival)     PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_6__17_/CLK 
    382     382   150     16 10.1  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_6__17_/QN  
    209     591    42      2  1.5  NOR2X0_LVT    PD_ORCA_TOP I_PCI_TOP/g126635/Y                             
    152     744    58      1  1.4  HADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126511/SO                            
    152     896    65      1  1.9  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126424/CO                            
    147    1043    62      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126370/CO                            
    147    1190    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126341/CO                            
    146    1336    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126317/CO                            
    146    1483    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126307/CO                            
    146    1629    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126293/CO                            
    146    1776    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126282/CO                            
    146    1922    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126279/CO                            
    146    2068    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126275/CO                            
    146    2215    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126274/CO                            
    156    2370    67      3  2.1  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126273/CO                            
    135    2505    40      1  0.5  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g126270/Y                             
    126    2631    46      1  1.4  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g126268/Y                             
    140    2771    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126267/CO                            
    146    2917    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126266/CO                            
    146    3064    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126265/CO                            
    146    3210    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126264/CO                            
    146    3357    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126263/CO                            
    146    3503    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126262/CO                            
    146    3649    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126261/CO                            
    146    3796    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126260/CO                            
    146    3942    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126259/CO                            
    146    4089    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126258/CO                            
    146    4235    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126257/CO                            
    146    4381    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126256/CO                            
    146    4528    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126255/CO                            
    154    4682    63      1  0.5  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126254/S                             
      0    4682     -      1    -  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_5__28_/D   
#------------------------------------------------------------------------------------------------------------



Path 546: MET (2384 ps) Setup Check with Pin I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_7__28_/CLK->D
          Group: PCI_CLK
     Startpoint: (R) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_8__17_/CLK
          Clock: (R) PCI_CLK
       Endpoint: (F) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_7__28_/D
          Clock: (R) PCI_CLK

                     Capture       Launch     
        Clock Edge:+    7500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7500            0     
                                              
             Setup:-     335                  
       Uncertainty:-     100                  
     Required Time:=    7065                  
      Launch Clock:-       0                  
         Data Path:-    4681                  
             Slack:=    2384                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                     Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                    
#------------------------------------------------------------------------------------------------------------
      0       0   200    392    -  (arrival)     PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_8__17_/CLK 
    382     382   150     16 10.0  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_8__17_/QN  
    209     590    42      2  1.5  NOR2X0_LVT    PD_ORCA_TOP I_PCI_TOP/g124090/Y                             
    152     743    58      1  1.4  HADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123883/SO                            
    152     895    65      1  1.9  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123786/CO                            
    147    1042    62      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123733/CO                            
    147    1189    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123703/CO                            
    146    1335    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123679/CO                            
    146    1482    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123669/CO                            
    146    1628    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123655/CO                            
    146    1775    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123644/CO                            
    146    1921    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123641/CO                            
    146    2067    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123637/CO                            
    146    2214    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123636/CO                            
    156    2369    67      3  2.1  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123635/CO                            
    135    2504    40      1  0.5  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g123632/Y                             
    126    2630    46      1  1.4  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g123630/Y                             
    140    2770    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123629/CO                            
    146    2916    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123628/CO                            
    146    3063    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123627/CO                            
    146    3209    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123626/CO                            
    146    3356    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123625/CO                            
    146    3502    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123624/CO                            
    146    3648    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123623/CO                            
    146    3795    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123622/CO                            
    146    3941    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123621/CO                            
    146    4088    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123620/CO                            
    146    4234    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123619/CO                            
    146    4380    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123618/CO                            
    146    4527    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123617/CO                            
    154    4681    63      1  0.5  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123616/S                             
      0    4681     -      1    -  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_7__28_/D   
#------------------------------------------------------------------------------------------------------------



Path 547: MET (2384 ps) Setup Check with Pin I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_3__28_/CLK->D
          Group: PCI_CLK
     Startpoint: (R) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_4__17_/CLK
          Clock: (R) PCI_CLK
       Endpoint: (F) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_3__28_/D
          Clock: (R) PCI_CLK

                     Capture       Launch     
        Clock Edge:+    7500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7500            0     
                                              
             Setup:-     335                  
       Uncertainty:-     100                  
     Required Time:=    7065                  
      Launch Clock:-       0                  
         Data Path:-    4681                  
             Slack:=    2384                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                     Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                    
#------------------------------------------------------------------------------------------------------------
      0       0   200    392    -  (arrival)     PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_4__17_/CLK 
    380     380   149     16  9.8  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_4__17_/QN  
    209     590    44      2  1.6  NOR2X0_LVT    PD_ORCA_TOP I_PCI_TOP/g117759/Y                             
    153     743    58      1  1.4  HADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g117467/SO                            
    152     895    65      1  1.9  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g117331/CO                            
    147    1042    62      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127430/CO                            
    147    1189    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127401/CO                            
    146    1335    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127377/CO                            
    146    1482    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127366/CO                            
    146    1628    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127353/CO                            
    146    1775    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127342/CO                            
    146    1921    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127339/CO                            
    146    2067    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127335/CO                            
    146    2214    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127334/CO                            
    156    2369    67      3  2.1  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127333/CO                            
    135    2504    40      1  0.5  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g127330/Y                             
    126    2630    46      1  1.4  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g127328/Y                             
    140    2770    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127327/CO                            
    146    2916    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127326/CO                            
    146    3063    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127325/CO                            
    146    3209    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127324/CO                            
    146    3356    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127323/CO                            
    146    3502    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127322/CO                            
    146    3648    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127321/CO                            
    146    3795    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127320/CO                            
    146    3941    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127319/CO                            
    146    4088    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127318/CO                            
    146    4234    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127317/CO                            
    146    4380    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127316/CO                            
    146    4527    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127315/CO                            
    154    4681    63      1  0.5  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127314/S                             
      0    4681     -      1    -  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_3__28_/D   
#------------------------------------------------------------------------------------------------------------



Path 548: MET (2384 ps) Setup Check with Pin I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_2__28_/CLK->D
          Group: PCI_CLK
     Startpoint: (R) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_3__17_/CLK
          Clock: (R) PCI_CLK
       Endpoint: (F) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_2__28_/D
          Clock: (R) PCI_CLK

                     Capture       Launch     
        Clock Edge:+    7500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7500            0     
                                              
             Setup:-     335                  
       Uncertainty:-     100                  
     Required Time:=    7065                  
      Launch Clock:-       0                  
         Data Path:-    4681                  
             Slack:=    2384                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                     Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                    
#------------------------------------------------------------------------------------------------------------
      0       0   200    392    -  (arrival)     PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_3__17_/CLK 
    382     382   150     16 10.0  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_3__17_/QN  
    209     590    42      2  1.5  NOR2X0_LVT    PD_ORCA_TOP I_PCI_TOP/g127276/Y                             
    152     743    58      1  1.4  HADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127047/SO                            
    152     895    65      1  1.9  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126954/CO                            
    147    1042    62      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126901/CO                            
    147    1189    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126871/CO                            
    146    1335    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126847/CO                            
    146    1482    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126838/CO                            
    146    1628    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126823/CO                            
    146    1775    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126812/CO                            
    146    1921    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126809/CO                            
    146    2067    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126805/CO                            
    146    2214    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126804/CO                            
    156    2369    67      3  2.1  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126803/CO                            
    135    2504    40      1  0.5  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g126800/Y                             
    126    2630    46      1  1.4  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g126798/Y                             
    140    2770    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126797/CO                            
    146    2916    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126796/CO                            
    146    3063    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126795/CO                            
    146    3209    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126794/CO                            
    146    3356    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126793/CO                            
    146    3502    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126792/CO                            
    146    3648    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126791/CO                            
    146    3795    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126790/CO                            
    146    3941    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126789/CO                            
    146    4088    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126788/CO                            
    146    4234    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126787/CO                            
    146    4380    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126786/CO                            
    146    4527    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126785/CO                            
    154    4681    63      1  0.5  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126784/S                             
      0    4681     -      1    -  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_2__28_/D   
#------------------------------------------------------------------------------------------------------------



Path 549: MET (2384 ps) Setup Check with Pin I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_4__28_/CLK->D
          Group: PCI_CLK
     Startpoint: (R) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_5__17_/CLK
          Clock: (R) PCI_CLK
       Endpoint: (F) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_4__28_/D
          Clock: (R) PCI_CLK

                     Capture       Launch     
        Clock Edge:+    7500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7500            0     
                                              
             Setup:-     335                  
       Uncertainty:-     100                  
     Required Time:=    7065                  
      Launch Clock:-       0                  
         Data Path:-    4680                  
             Slack:=    2384                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                     Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                    
#------------------------------------------------------------------------------------------------------------
      0       0   200    392    -  (arrival)     PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_5__17_/CLK 
    381     381   149     16  9.9  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_5__17_/QN  
    208     590    42      2  1.5  NOR2X0_LVT    PD_ORCA_TOP I_PCI_TOP/g126180/Y                             
    152     742    58      1  1.4  HADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125988/SO                            
    152     894    65      1  1.9  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125894/CO                            
    147    1041    62      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125840/CO                            
    147    1188    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125811/CO                            
    146    1334    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125787/CO                            
    146    1481    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125777/CO                            
    146    1627    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125763/CO                            
    146    1774    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125752/CO                            
    146    1920    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125749/CO                            
    146    2066    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125745/CO                            
    146    2213    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125744/CO                            
    156    2368    67      3  2.1  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125743/CO                            
    135    2503    40      1  0.5  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g125740/Y                             
    126    2629    46      1  1.4  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g125738/Y                             
    140    2769    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125737/CO                            
    146    2916    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125736/CO                            
    146    3062    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125735/CO                            
    146    3208    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125734/CO                            
    146    3355    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125733/CO                            
    146    3501    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125732/CO                            
    146    3648    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125731/CO                            
    146    3794    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125730/CO                            
    146    3940    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125729/CO                            
    146    4087    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125728/CO                            
    146    4233    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125727/CO                            
    146    4380    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125726/CO                            
    146    4526    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125725/CO                            
    154    4680    63      1  0.5  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125724/S                             
      0    4680     -      1    -  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_4__28_/D   
#------------------------------------------------------------------------------------------------------------



Path 550: MET (2385 ps) Setup Check with Pin I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_1__28_/CLK->D
          Group: PCI_CLK
     Startpoint: (R) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_2__17_/CLK
          Clock: (R) PCI_CLK
       Endpoint: (F) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_1__28_/D
          Clock: (R) PCI_CLK

                     Capture       Launch     
        Clock Edge:+    7500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7500            0     
                                              
             Setup:-     335                  
       Uncertainty:-     100                  
     Required Time:=    7065                  
      Launch Clock:-       0                  
         Data Path:-    4679                  
             Slack:=    2385                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                     Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                    
#------------------------------------------------------------------------------------------------------------
      0       0   200    392    -  (arrival)     PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_2__17_/CLK 
    380     380   149     16  9.8  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_2__17_/QN  
    208     589    42      2  1.5  NOR2X0_LVT    PD_ORCA_TOP I_PCI_TOP/g117000/Y                             
    152     741    58      1  1.4  HADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116906/SO                            
    152     893    65      1  1.9  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116824/CO                            
    147    1040    62      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116770/CO                            
    147    1187    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116740/CO                            
    146    1334    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116717/CO                            
    146    1480    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116705/CO                            
    146    1626    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116692/CO                            
    146    1773    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116681/CO                            
    146    1919    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116678/CO                            
    146    2066    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116674/CO                            
    146    2212    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116673/CO                            
    156    2368    67      3  2.1  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116672/CO                            
    135    2502    40      1  0.5  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g116669/Y                             
    126    2628    46      1  1.4  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g116667/Y                             
    140    2768    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116666/CO                            
    146    2915    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116665/CO                            
    146    3061    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116664/CO                            
    146    3208    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116663/CO                            
    146    3354    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116662/CO                            
    146    3500    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116661/CO                            
    146    3647    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116660/CO                            
    146    3793    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116659/CO                            
    146    3940    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116658/CO                            
    146    4086    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116657/CO                            
    146    4232    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116656/CO                            
    146    4379    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116655/CO                            
    146    4525    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116654/CO                            
    154    4679    63      1  0.5  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116653/S                             
      0    4679     -      1    -  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_1__28_/D   
#------------------------------------------------------------------------------------------------------------



Path 551: MET (2385 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/count_int_reg_5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/count_int_reg_5_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     327                  
       Uncertainty:-     100                  
     Required Time:=    3673                  
      Launch Clock:-       0                  
         Data Path:-    1288                  
             Slack:=    2385                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                                        
#--------------------------------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK                                      
    428     428    61      1  1.0  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_9/Q                                        
    155     583    52      1  0.7  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g325503/SO                                   
    122     706    34      1  1.0  NOR2X0_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3434/Y                                                 
     82     788    44      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3361/C1                                                
     86     874    44      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3357/C1                                                
     86     959    44      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3425/C1                                                
     86    1045    44      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3419/C1                                                
     86    1130    44      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3416/C1                                                
    157    1288    68      5  2.8  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3413/SO                                                
      0    1288     -      5    -  SDFFARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/count_int_reg_5_/D 
#--------------------------------------------------------------------------------------------------------------------------------



Path 552: MET (2386 ps) Setup Check with Pin I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_6__28_/CLK->D
          Group: PCI_CLK
     Startpoint: (R) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_7__17_/CLK
          Clock: (R) PCI_CLK
       Endpoint: (F) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_6__28_/D
          Clock: (R) PCI_CLK

                     Capture       Launch     
        Clock Edge:+    7500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7500            0     
                                              
             Setup:-     335                  
       Uncertainty:-     100                  
     Required Time:=    7065                  
      Launch Clock:-       0                  
         Data Path:-    4678                  
             Slack:=    2386                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                     Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                    
#------------------------------------------------------------------------------------------------------------
      0       0   200    392    -  (arrival)     PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_7__17_/CLK 
    380     380   148     16  9.7  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_7__17_/QN  
    208     588    42      2  1.5  NOR2X0_LVT    PD_ORCA_TOP I_PCI_TOP/g125686/Y                             
    152     740    58      1  1.4  HADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125438/SO                            
    152     892    65      1  1.9  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125349/CO                            
    147    1039    62      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125297/CO                            
    147    1186    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125268/CO                            
    146    1333    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125244/CO                            
    146    1479    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125235/CO                            
    146    1625    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125220/CO                            
    146    1772    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125209/CO                            
    146    1918    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125206/CO                            
    146    2065    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125202/CO                            
    146    2211    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125201/CO                            
    156    2366    67      3  2.1  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125200/CO                            
    135    2501    40      1  0.5  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g125197/Y                             
    126    2627    46      1  1.4  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g125195/Y                             
    140    2767    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125194/CO                            
    146    2914    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125193/CO                            
    146    3060    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125192/CO                            
    146    3206    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125191/CO                            
    146    3353    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125190/CO                            
    146    3499    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125189/CO                            
    146    3646    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125188/CO                            
    146    3792    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125187/CO                            
    146    3938    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125186/CO                            
    146    4085    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125185/CO                            
    146    4231    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125184/CO                            
    146    4378    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125183/CO                            
    146    4524    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125182/CO                            
    154    4678    63      1  0.5  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125181/S                             
      0    4678     -      1    -  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_6__28_/D   
#------------------------------------------------------------------------------------------------------------



Path 553: MET (2410 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_23/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_7_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/R_23/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     310                  
       Uncertainty:-     100                  
     Required Time:=    3690                  
      Launch Clock:-       0                  
         Data Path:-    1280                  
             Slack:=    2410                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_7_/CLK 
    364     364    88      5  4.4  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_7_/Q   
     56     420    67      1  0.5  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191567/Y              
    236     657    34      1  0.5  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191559/Y              
     85     741    96      4  1.9  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191545/Y              
    137     878   125      3  2.0  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191542/Y              
    107     985    52      2  1.7  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191537/Y              
    153    1138    58      2  1.0  XNOR2X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191516/Y              
     90    1228    82      2  1.0  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191485/Y              
     52    1280    43      1  0.5  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191476/Y              
      0    1280     -      1    -  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_23/D                 
#----------------------------------------------------------------------------------------------------------



Path 554: MET (2420 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/this_addr_g_int_reg_2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/this_addr_g_int_reg_2_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     313                  
       Uncertainty:-     100                  
     Required Time:=    3687                  
      Launch Clock:-       0                  
         Data Path:-    1266                  
             Slack:=    2420                  

#--------------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                                  Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                                              
#--------------------------------------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK                                            
    402     402    50      1  0.9  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_9/Q                                              
    165     567    38      1  0.7  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g325503/SO                                         
     94     660    30      1  1.0  NOR2X0_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3434/Y                                                       
     83     743    40      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3361/C1                                                      
     89     832    40      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3357/C1                                                      
     89     922    40      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3425/C1                                                      
    184    1105    75      5  3.5  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3419/SO                                                      
     38    1143    43      2  1.0  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/g3418/Y                                                       
    123    1266    38      1  0.5  AO22X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3417/Y                                                       
      0    1266     -      1    -  SDFFARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/this_addr_g_int_reg_2_/D 
#--------------------------------------------------------------------------------------------------------------------------------------



Path 555: MET (2427 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/this_addr_g_int_reg_2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/this_addr_g_int_reg_2_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     313                  
       Uncertainty:-     100                  
     Required Time:=    3687                  
      Launch Clock:-       0                  
         Data Path:-    1260                  
             Slack:=    2427                  

#-------------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                                 Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                                             
#-------------------------------------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK                                          
    402     402    50      1  0.9  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_11/Q                                            
    165     567    38      1  0.7  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g325505/SO                                        
     64     632    37      3  0.6  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/g3315/Y                                                      
     29     661    28      1  1.0  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/g3314/Y                                                      
     81     742    40      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3311/C1                                                     
     89     831    40      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3307/C1                                                     
     89     921    40      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3301/C1                                                     
    172    1092    57      4  2.2  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3295/SO                                                     
     44    1136    44      4  1.8  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/g3294/Y                                                      
    124    1260    38      1  0.5  AO22X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3293/Y                                                      
      0    1260     -      1    -  SDFFARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/this_addr_g_int_reg_2_/D 
#-------------------------------------------------------------------------------------------------------------------------------------



Path 556: MET (2434 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_28/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/empty_int_reg/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/R_28/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     300                  
       Uncertainty:-     100                  
     Required Time:=    3700                  
      Launch Clock:-       0                  
         Data Path:-    1266                  
             Slack:=    2434                  

#-------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                              Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                                       
#-------------------------------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/empty_int_reg/CLK 
    327     327   111      4  2.9  SDFFARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/empty_int_reg/QN  
    143     470    50      2  2.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191561/C1                                  
    144     615    62      2  1.6  FADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191530/CO                                  
    141     756    46      1  1.4  AO21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191513/Y                                   
    140     896    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191492/CO                                  
    172    1068    72      2  1.7  FADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191461/S                                   
    174    1243    37      1  0.6  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191438/SO                                  
     24    1266    23      1  0.5  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191436/Y                                   
      0    1266     -      1    -  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_28/D                                      
#-------------------------------------------------------------------------------------------------------------------------------



Path 557: MET (2440 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_4_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/R_11/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     319                  
       Uncertainty:-     100                  
     Required Time:=    3681                  
      Launch Clock:-       0                  
         Data Path:-    1241                  
             Slack:=    2440                  

#----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                  
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                  
#----------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_4_/CLK 
    363     363    86      5  4.2  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_4_/Q   
     73     436    74      3  1.5  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191588/Y              
    241     676    34      1  0.5  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191554/Y              
     85     761   103      4  1.9  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191543/Y              
    127     888    41      3  1.6  AND2X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191536/Y              
     88     976    42      2  1.7  AND2X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191526/Y              
     78    1054    86      1  1.1  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191511/Y              
    187    1241    63      1  0.5  MUX21X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191503/Y              
      0    1241     -      1    -  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_11/D                 
#----------------------------------------------------------------------------------------------------------



Path 558: MET (2464 ps) Clock Gating Setup Check at cgic pin I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/EN
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_5_/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/EN
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
  Gate Check Setup:-     302                  
       Uncertainty:-     100                  
     Required Time:=    3698                  
      Launch Clock:-       0                  
         Data Path:-    1234                  
             Slack:=    2464                  

#-------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                           Timing Point                          
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                                 
#-------------------------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_5_/CLK                
    364     364    87      3  4.3  SDFFX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/control_bus_reg_5_/Q                  
     79     442    87      3  1.8  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191589/Y                             
    180     622    33      1  0.5  NOR4X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191555/Y                             
     78     700    91      3  1.6  NAND3X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191551/Y                             
    125     826    59      6  3.4  AO21X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191544/Y                             
    125     951   151      4  2.5  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191538/Y                             
     46     997    73      2  1.6  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191534/Y                             
    103    1100   101      2  1.3  NAND2X0_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191524/Y                             
    134    1234    28      2  0.9  AOI21X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g191505/Y                             
      0    1234     -      2    -  CGLPPRX2_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/EN 
#-------------------------------------------------------------------------------------------------------------------------



Path 559: MET (2471 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/count_int_reg_4_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/count_int_reg_4_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     327                  
       Uncertainty:-     100                  
     Required Time:=    3673                  
      Launch Clock:-       0                  
         Data Path:-    1202                  
             Slack:=    2471                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                                        
#--------------------------------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK                                      
    428     428    61      1  1.0  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_9/Q                                        
    155     583    52      1  0.7  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g325503/SO                                   
    122     706    34      1  1.0  NOR2X0_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3434/Y                                                 
     82     788    44      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3361/C1                                                
     86     874    44      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3357/C1                                                
     86     959    44      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3425/C1                                                
     86    1045    44      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3419/C1                                                
    157    1202    68      5  2.8  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3416/SO                                                
      0    1202     -      5    -  SDFFARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/count_int_reg_4_/D 
#--------------------------------------------------------------------------------------------------------------------------------



Path 560: MET (2510 ps) Setup Check with Pin I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_8__27_/CLK->D
          Group: PCI_CLK
     Startpoint: (R) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_9__3_/CLK
          Clock: (R) PCI_CLK
       Endpoint: (F) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_8__27_/D
          Clock: (R) PCI_CLK

                     Capture       Launch     
        Clock Edge:+    7500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7500            0     
                                              
             Setup:-     335                  
       Uncertainty:-     100                  
     Required Time:=    7065                  
      Launch Clock:-       0                  
         Data Path:-    4554                  
             Slack:=    2510                  

#-----------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                    Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                   
#-----------------------------------------------------------------------------------------------------------
      0       0   200    392    -  (arrival)     PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_9__3_/CLK 
    518     518   168     15  7.5  SDFFARX1_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_9__3_/Q   
     95     612    88      2  1.6  NAND2X0_LVT   PD_ORCA_TOP I_PCI_TOP/g125176/Y                            
    316     929   125      1  1.4  XNOR3X1_LVT   PD_ORCA_TOP I_PCI_TOP/g124876/Y                            
    178    1106    62      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124802/CO                           
    147    1253    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124768/CO                           
    146    1399    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124739/CO                           
    146    1546    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124732/CO                           
    149    1695    62      2  1.6  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124714/CO                           
     94    1788    90      2  1.2  NAND2X0_LVT   PD_ORCA_TOP I_PCI_TOP/g124710/Y                            
     58    1847    70      1  0.6  NAND3X0_LVT   PD_ORCA_TOP I_PCI_TOP/g124707/Y                            
    104    1951    37      1  1.4  AND2X1_LVT    PD_ORCA_TOP I_PCI_TOP/g124702/Y                            
    136    2087    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124695/CO                           
    146    2233    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124691/CO                           
    156    2389    67      3  2.1  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124690/CO                           
    135    2524    40      1  0.5  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g124687/Y                            
    126    2650    46      1  1.4  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g124685/Y                            
    140    2790    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124684/CO                           
    146    2936    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124683/CO                           
    146    3082    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124682/CO                           
    146    3229    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124681/CO                           
    146    3375    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124680/CO                           
    146    3522    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124679/CO                           
    146    3668    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124678/CO                           
    146    3814    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124677/CO                           
    146    3961    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124676/CO                           
    146    4107    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124675/CO                           
    146    4254    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124674/CO                           
    146    4400    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124673/CO                           
    154    4554    63      1  0.5  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124672/S                            
      0    4554     -      1    -  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_8__27_/D  
#-----------------------------------------------------------------------------------------------------------



Path 561: MET (2511 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/this_addr_g_int_reg_1_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/this_addr_g_int_reg_1_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     313                  
       Uncertainty:-     100                  
     Required Time:=    3687                  
      Launch Clock:-       0                  
         Data Path:-    1175                  
             Slack:=    2511                  

#--------------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                                  Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                                              
#--------------------------------------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK                                            
    402     402    50      1  0.9  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_9/Q                                              
    165     567    38      1  0.7  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g325503/SO                                         
     94     660    30      1  1.0  NOR2X0_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3434/Y                                                       
     83     743    40      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3361/C1                                                      
     89     832    40      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3357/C1                                                      
    172    1004    57      4  2.2  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3425/SO                                                      
     46    1050    46      4  2.0  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/g3424/Y                                                       
    125    1175    38      1  0.5  AO22X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3420/Y                                                       
      0    1175     -      1    -  SDFFARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/this_addr_g_int_reg_1_/D 
#--------------------------------------------------------------------------------------------------------------------------------------



Path 562: MET (2516 ps) Setup Check with Pin I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_0__27_/CLK->D
          Group: PCI_CLK
     Startpoint: (R) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_1__16_/CLK
          Clock: (R) PCI_CLK
       Endpoint: (F) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_0__27_/D
          Clock: (R) PCI_CLK

                     Capture       Launch     
        Clock Edge:+    7500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7500            0     
                                              
             Setup:-     325                  
       Uncertainty:-     100                  
     Required Time:=    7075                  
      Launch Clock:-       0                  
         Data Path:-    4559                  
             Slack:=    2516                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                     Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                    
#------------------------------------------------------------------------------------------------------------
      0       0   200    392    -  (arrival)     PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_1__16_/CLK 
    381     381   149     16  9.9  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_1__16_/QN  
    179     560    49      2  1.6  OR2X1_LVT     PD_ORCA_TOP I_PCI_TOP/g123492/Y                             
    300     860   128      1  1.9  XNOR3X1_LVT   PD_ORCA_TOP I_PCI_TOP/g123273/Y                             
    178    1038    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123222/CO                            
    146    1184    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123192/CO                            
    146    1330    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123169/CO                            
    146    1477    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123154/CO                            
    146    1623    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123147/CO                            
    146    1770    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123141/CO                            
    146    1916    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123137/CO                            
    146    2062    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123134/CO                            
    146    2209    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123133/CO                            
    146    2355    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123132/CO                            
    146    2502    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123131/CO                            
    146    2648    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123130/CO                            
    146    2794    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123129/CO                            
    146    2941    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123128/CO                            
    146    3087    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123127/CO                            
    146    3234    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123126/CO                            
    146    3380    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123125/CO                            
    146    3526    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123124/CO                            
    146    3673    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123123/CO                            
    146    3819    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123122/CO                            
    146    3966    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123121/CO                            
    146    4112    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123120/CO                            
    146    4258    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123119/CO                            
    146    4405    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123118/CO                            
    154    4559    63      1  0.5  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123117/S                             
      0    4559     -      1    -  SDFFARX1_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_0__27_/D   
#------------------------------------------------------------------------------------------------------------



Path 563: MET (2522 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/this_addr_g_int_reg_1_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/this_addr_g_int_reg_1_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     313                  
       Uncertainty:-     100                  
     Required Time:=    3687                  
      Launch Clock:-       0                  
         Data Path:-    1165                  
             Slack:=    2522                  

#-------------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                                 Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                                             
#-------------------------------------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_11/CLK                                          
    402     402    50      1  0.9  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_11/Q                                            
    165     567    38      1  0.7  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g325505/SO                                        
     64     632    37      3  0.6  OR2X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/g3315/Y                                                      
     29     661    28      1  1.0  INVX0_LVT     PD_ORCA_TOP I_SDRAM_TOP/g3314/Y                                                      
     81     742    40      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3311/C1                                                     
     89     831    40      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3307/C1                                                     
    177    1008    65      5  2.8  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3301/SO                                                     
     35    1044    40      3  1.4  INVX1_LVT     PD_ORCA_TOP I_SDRAM_TOP/g3300/Y                                                      
    121    1165    38      1  0.5  AO22X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3298/Y                                                      
      0    1165     -      1    -  SDFFARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_READ_FIFO\/SD_FIFO_CTL\/U1\/this_addr_g_int_reg_1_/D 
#-------------------------------------------------------------------------------------------------------------------------------------



Path 564: MET (2529 ps) Setup Check with Pin I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_9__27_/CLK->D
          Group: PCI_CLK
     Startpoint: (R) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_10__17_/CLK
          Clock: (R) PCI_CLK
       Endpoint: (F) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_9__27_/D
          Clock: (R) PCI_CLK

                     Capture       Launch     
        Clock Edge:+    7500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7500            0     
                                              
             Setup:-     335                  
       Uncertainty:-     100                  
     Required Time:=    7065                  
      Launch Clock:-       0                  
         Data Path:-    4536                  
             Slack:=    2529                  

#-------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                     Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                     
#-------------------------------------------------------------------------------------------------------------
      0       0   200    392    -  (arrival)     PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_10__17_/CLK 
    382     382   150     16 10.1  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_10__17_/QN  
    209     591    42      2  1.5  NOR2X0_LVT    PD_ORCA_TOP I_PCI_TOP/g124607/Y                              
    152     744    58      1  1.4  HADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124393/SO                             
    152     896    65      1  1.9  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124312/CO                             
    147    1043    62      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124258/CO                             
    147    1190    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124228/CO                             
    146    1336    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124205/CO                             
    146    1483    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124193/CO                             
    146    1629    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124180/CO                             
    146    1776    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124169/CO                             
    146    1922    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124166/CO                             
    146    2068    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124162/CO                             
    146    2215    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124161/CO                             
    156    2370    67      3  2.1  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124160/CO                             
    135    2505    40      1  0.5  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g124157/Y                              
    126    2631    46      1  1.4  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g124155/Y                              
    140    2771    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124154/CO                             
    146    2917    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124153/CO                             
    146    3064    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124152/CO                             
    146    3210    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124151/CO                             
    146    3357    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124150/CO                             
    146    3503    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124149/CO                             
    146    3649    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124148/CO                             
    146    3796    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124147/CO                             
    146    3942    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124146/CO                             
    146    4089    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124145/CO                             
    146    4235    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124144/CO                             
    146    4381    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124143/CO                             
    154    4536    63      1  0.5  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g124142/S                              
      0    4536     -      1    -  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_9__27_/D    
#-------------------------------------------------------------------------------------------------------------



Path 565: MET (2529 ps) Setup Check with Pin I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_5__27_/CLK->D
          Group: PCI_CLK
     Startpoint: (R) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_6__17_/CLK
          Clock: (R) PCI_CLK
       Endpoint: (F) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_5__27_/D
          Clock: (R) PCI_CLK

                     Capture       Launch     
        Clock Edge:+    7500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7500            0     
                                              
             Setup:-     335                  
       Uncertainty:-     100                  
     Required Time:=    7065                  
      Launch Clock:-       0                  
         Data Path:-    4536                  
             Slack:=    2529                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                     Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                    
#------------------------------------------------------------------------------------------------------------
      0       0   200    392    -  (arrival)     PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_6__17_/CLK 
    382     382   150     16 10.1  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_6__17_/QN  
    209     591    42      2  1.5  NOR2X0_LVT    PD_ORCA_TOP I_PCI_TOP/g126635/Y                             
    152     744    58      1  1.4  HADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126511/SO                            
    152     896    65      1  1.9  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126424/CO                            
    147    1043    62      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126370/CO                            
    147    1190    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126341/CO                            
    146    1336    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126317/CO                            
    146    1483    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126307/CO                            
    146    1629    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126293/CO                            
    146    1776    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126282/CO                            
    146    1922    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126279/CO                            
    146    2068    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126275/CO                            
    146    2215    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126274/CO                            
    156    2370    67      3  2.1  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126273/CO                            
    135    2505    40      1  0.5  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g126270/Y                             
    126    2631    46      1  1.4  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g126268/Y                             
    140    2771    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126267/CO                            
    146    2917    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126266/CO                            
    146    3064    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126265/CO                            
    146    3210    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126264/CO                            
    146    3357    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126263/CO                            
    146    3503    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126262/CO                            
    146    3649    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126261/CO                            
    146    3796    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126260/CO                            
    146    3942    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126259/CO                            
    146    4089    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126258/CO                            
    146    4235    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126257/CO                            
    146    4381    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126256/CO                            
    154    4536    63      1  0.5  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126255/S                             
      0    4536     -      1    -  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_5__27_/D   
#------------------------------------------------------------------------------------------------------------



Path 566: MET (2530 ps) Setup Check with Pin I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_7__27_/CLK->D
          Group: PCI_CLK
     Startpoint: (R) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_8__17_/CLK
          Clock: (R) PCI_CLK
       Endpoint: (F) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_7__27_/D
          Clock: (R) PCI_CLK

                     Capture       Launch     
        Clock Edge:+    7500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7500            0     
                                              
             Setup:-     335                  
       Uncertainty:-     100                  
     Required Time:=    7065                  
      Launch Clock:-       0                  
         Data Path:-    4535                  
             Slack:=    2530                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                     Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                    
#------------------------------------------------------------------------------------------------------------
      0       0   200    392    -  (arrival)     PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_8__17_/CLK 
    382     382   150     16 10.0  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_8__17_/QN  
    209     590    42      2  1.5  NOR2X0_LVT    PD_ORCA_TOP I_PCI_TOP/g124090/Y                             
    152     743    58      1  1.4  HADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123883/SO                            
    152     895    65      1  1.9  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123786/CO                            
    147    1042    62      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123733/CO                            
    147    1189    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123703/CO                            
    146    1335    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123679/CO                            
    146    1482    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123669/CO                            
    146    1628    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123655/CO                            
    146    1775    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123644/CO                            
    146    1921    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123641/CO                            
    146    2067    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123637/CO                            
    146    2214    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123636/CO                            
    156    2369    67      3  2.1  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123635/CO                            
    135    2504    40      1  0.5  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g123632/Y                             
    126    2630    46      1  1.4  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g123630/Y                             
    140    2770    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123629/CO                            
    146    2916    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123628/CO                            
    146    3063    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123627/CO                            
    146    3209    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123626/CO                            
    146    3356    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123625/CO                            
    146    3502    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123624/CO                            
    146    3648    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123623/CO                            
    146    3795    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123622/CO                            
    146    3941    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123621/CO                            
    146    4088    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123620/CO                            
    146    4234    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123619/CO                            
    146    4380    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123618/CO                            
    154    4535    63      1  0.5  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g123617/S                             
      0    4535     -      1    -  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_7__27_/D   
#------------------------------------------------------------------------------------------------------------



Path 567: MET (2530 ps) Setup Check with Pin I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_3__27_/CLK->D
          Group: PCI_CLK
     Startpoint: (R) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_4__17_/CLK
          Clock: (R) PCI_CLK
       Endpoint: (F) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_3__27_/D
          Clock: (R) PCI_CLK

                     Capture       Launch     
        Clock Edge:+    7500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7500            0     
                                              
             Setup:-     335                  
       Uncertainty:-     100                  
     Required Time:=    7065                  
      Launch Clock:-       0                  
         Data Path:-    4535                  
             Slack:=    2530                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                     Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                    
#------------------------------------------------------------------------------------------------------------
      0       0   200    392    -  (arrival)     PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_4__17_/CLK 
    380     380   149     16  9.8  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_4__17_/QN  
    209     590    44      2  1.6  NOR2X0_LVT    PD_ORCA_TOP I_PCI_TOP/g117759/Y                             
    153     743    58      1  1.4  HADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g117467/SO                            
    152     895    65      1  1.9  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g117331/CO                            
    147    1042    62      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127430/CO                            
    147    1189    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127401/CO                            
    146    1335    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127377/CO                            
    146    1482    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127366/CO                            
    146    1628    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127353/CO                            
    146    1775    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127342/CO                            
    146    1921    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127339/CO                            
    146    2067    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127335/CO                            
    146    2214    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127334/CO                            
    156    2369    67      3  2.1  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127333/CO                            
    135    2504    40      1  0.5  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g127330/Y                             
    126    2630    46      1  1.4  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g127328/Y                             
    140    2770    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127327/CO                            
    146    2916    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127326/CO                            
    146    3063    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127325/CO                            
    146    3209    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127324/CO                            
    146    3356    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127323/CO                            
    146    3502    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127322/CO                            
    146    3648    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127321/CO                            
    146    3795    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127320/CO                            
    146    3941    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127319/CO                            
    146    4088    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127318/CO                            
    146    4234    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127317/CO                            
    146    4380    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127316/CO                            
    154    4535    63      1  0.5  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127315/S                             
      0    4535     -      1    -  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_3__27_/D   
#------------------------------------------------------------------------------------------------------------



Path 568: MET (2530 ps) Setup Check with Pin I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_2__27_/CLK->D
          Group: PCI_CLK
     Startpoint: (R) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_3__17_/CLK
          Clock: (R) PCI_CLK
       Endpoint: (F) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_2__27_/D
          Clock: (R) PCI_CLK

                     Capture       Launch     
        Clock Edge:+    7500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7500            0     
                                              
             Setup:-     335                  
       Uncertainty:-     100                  
     Required Time:=    7065                  
      Launch Clock:-       0                  
         Data Path:-    4535                  
             Slack:=    2530                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                     Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                    
#------------------------------------------------------------------------------------------------------------
      0       0   200    392    -  (arrival)     PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_3__17_/CLK 
    382     382   150     16 10.0  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_3__17_/QN  
    209     590    42      2  1.5  NOR2X0_LVT    PD_ORCA_TOP I_PCI_TOP/g127276/Y                             
    152     743    58      1  1.4  HADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g127047/SO                            
    152     895    65      1  1.9  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126954/CO                            
    147    1042    62      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126901/CO                            
    147    1189    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126871/CO                            
    146    1335    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126847/CO                            
    146    1482    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126838/CO                            
    146    1628    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126823/CO                            
    146    1775    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126812/CO                            
    146    1921    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126809/CO                            
    146    2067    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126805/CO                            
    146    2214    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126804/CO                            
    156    2369    67      3  2.1  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126803/CO                            
    135    2504    40      1  0.5  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g126800/Y                             
    126    2630    46      1  1.4  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g126798/Y                             
    140    2770    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126797/CO                            
    146    2916    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126796/CO                            
    146    3063    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126795/CO                            
    146    3209    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126794/CO                            
    146    3356    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126793/CO                            
    146    3502    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126792/CO                            
    146    3648    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126791/CO                            
    146    3795    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126790/CO                            
    146    3941    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126789/CO                            
    146    4088    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126788/CO                            
    146    4234    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126787/CO                            
    146    4380    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126786/CO                            
    154    4535    63      1  0.5  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g126785/S                             
      0    4535     -      1    -  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_2__27_/D   
#------------------------------------------------------------------------------------------------------------



Path 569: MET (2531 ps) Setup Check with Pin I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_4__27_/CLK->D
          Group: PCI_CLK
     Startpoint: (R) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_5__17_/CLK
          Clock: (R) PCI_CLK
       Endpoint: (F) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_4__27_/D
          Clock: (R) PCI_CLK

                     Capture       Launch     
        Clock Edge:+    7500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7500            0     
                                              
             Setup:-     335                  
       Uncertainty:-     100                  
     Required Time:=    7065                  
      Launch Clock:-       0                  
         Data Path:-    4534                  
             Slack:=    2531                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                     Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                    
#------------------------------------------------------------------------------------------------------------
      0       0   200    392    -  (arrival)     PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_5__17_/CLK 
    381     381   149     16  9.9  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_5__17_/QN  
    208     590    42      2  1.5  NOR2X0_LVT    PD_ORCA_TOP I_PCI_TOP/g126180/Y                             
    152     742    58      1  1.4  HADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125988/SO                            
    152     894    65      1  1.9  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125894/CO                            
    147    1041    62      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125840/CO                            
    147    1188    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125811/CO                            
    146    1334    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125787/CO                            
    146    1481    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125777/CO                            
    146    1627    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125763/CO                            
    146    1774    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125752/CO                            
    146    1920    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125749/CO                            
    146    2066    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125745/CO                            
    146    2213    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125744/CO                            
    156    2368    67      3  2.1  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125743/CO                            
    135    2503    40      1  0.5  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g125740/Y                             
    126    2629    46      1  1.4  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g125738/Y                             
    140    2769    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125737/CO                            
    146    2916    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125736/CO                            
    146    3062    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125735/CO                            
    146    3208    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125734/CO                            
    146    3355    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125733/CO                            
    146    3501    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125732/CO                            
    146    3648    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125731/CO                            
    146    3794    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125730/CO                            
    146    3940    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125729/CO                            
    146    4087    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125728/CO                            
    146    4233    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125727/CO                            
    146    4380    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125726/CO                            
    154    4534    63      1  0.5  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125725/S                             
      0    4534     -      1    -  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_4__27_/D   
#------------------------------------------------------------------------------------------------------------



Path 570: MET (2532 ps) Setup Check with Pin I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_1__27_/CLK->D
          Group: PCI_CLK
     Startpoint: (R) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_2__17_/CLK
          Clock: (R) PCI_CLK
       Endpoint: (F) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_1__27_/D
          Clock: (R) PCI_CLK

                     Capture       Launch     
        Clock Edge:+    7500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7500            0     
                                              
             Setup:-     335                  
       Uncertainty:-     100                  
     Required Time:=    7065                  
      Launch Clock:-       0                  
         Data Path:-    4533                  
             Slack:=    2532                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                     Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                    
#------------------------------------------------------------------------------------------------------------
      0       0   200    392    -  (arrival)     PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_2__17_/CLK 
    380     380   149     16  9.8  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_2__17_/QN  
    208     589    42      2  1.5  NOR2X0_LVT    PD_ORCA_TOP I_PCI_TOP/g117000/Y                             
    152     741    58      1  1.4  HADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116906/SO                            
    152     893    65      1  1.9  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116824/CO                            
    147    1040    62      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116770/CO                            
    147    1187    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116740/CO                            
    146    1334    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116717/CO                            
    146    1480    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116705/CO                            
    146    1626    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116692/CO                            
    146    1773    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116681/CO                            
    146    1919    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116678/CO                            
    146    2066    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116674/CO                            
    146    2212    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116673/CO                            
    156    2368    67      3  2.1  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116672/CO                            
    135    2502    40      1  0.5  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g116669/Y                             
    126    2628    46      1  1.4  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g116667/Y                             
    140    2768    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116666/CO                            
    146    2915    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116665/CO                            
    146    3061    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116664/CO                            
    146    3208    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116663/CO                            
    146    3354    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116662/CO                            
    146    3500    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116661/CO                            
    146    3647    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116660/CO                            
    146    3793    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116659/CO                            
    146    3940    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116658/CO                            
    146    4086    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116657/CO                            
    146    4232    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116656/CO                            
    146    4379    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116655/CO                            
    154    4533    63      1  0.5  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g116654/S                             
      0    4533     -      1    -  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_1__27_/D   
#------------------------------------------------------------------------------------------------------------



Path 571: MET (2533 ps) Setup Check with Pin I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_6__27_/CLK->D
          Group: PCI_CLK
     Startpoint: (R) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_7__17_/CLK
          Clock: (R) PCI_CLK
       Endpoint: (F) I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_6__27_/D
          Clock: (R) PCI_CLK

                     Capture       Launch     
        Clock Edge:+    7500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7500            0     
                                              
             Setup:-     335                  
       Uncertainty:-     100                  
     Required Time:=    7065                  
      Launch Clock:-       0                  
         Data Path:-    4532                  
             Slack:=    2533                  

#------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                     Timing Point                   
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                    
#------------------------------------------------------------------------------------------------------------
      0       0   200    392    -  (arrival)     PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_7__17_/CLK 
    380     380   148     16  9.7  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_7__17_/QN  
    208     588    42      2  1.5  NOR2X0_LVT    PD_ORCA_TOP I_PCI_TOP/g125686/Y                             
    152     740    58      1  1.4  HADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125438/SO                            
    152     892    65      1  1.9  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125349/CO                            
    147    1039    62      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125297/CO                            
    147    1186    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125268/CO                            
    146    1333    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125244/CO                            
    146    1479    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125235/CO                            
    146    1625    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125220/CO                            
    146    1772    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125209/CO                            
    146    1918    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125206/CO                            
    146    2065    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125202/CO                            
    146    2211    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125201/CO                            
    156    2366    67      3  2.1  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125200/CO                            
    135    2501    40      1  0.5  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g125197/Y                             
    126    2627    46      1  1.4  AO21X1_LVT    PD_ORCA_TOP I_PCI_TOP/g125195/Y                             
    140    2767    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125194/CO                            
    146    2914    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125193/CO                            
    146    3060    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125192/CO                            
    146    3206    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125191/CO                            
    146    3353    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125190/CO                            
    146    3499    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125189/CO                            
    146    3646    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125188/CO                            
    146    3792    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125187/CO                            
    146    3938    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125186/CO                            
    146    4085    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125185/CO                            
    146    4231    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125184/CO                            
    146    4378    60      1  1.4  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125183/CO                            
    154    4532    63      1  0.5  FADDX1_LVT    PD_ORCA_TOP I_PCI_TOP/g125182/S                             
      0    4532     -      1    -  SDFFARX2_LVT  PD_ORCA_TOP I_PCI_TOP/I_PCI_CORE\/mega_shift_reg_6__27_/D   
#------------------------------------------------------------------------------------------------------------



Path 572: MET (2551 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__17_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__17_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     342                  
       Uncertainty:-     100                  
     Required Time:=    5708                  
      Launch Clock:-    2050                  
         Data Path:-    1106                  
             Slack:=    2551                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__17_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__17_/Q   
    148    2625    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322057/Y                    
    147    2772    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320454/Y                    
    134    2906    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316536/Y                    
    128    3034    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314055/Y                    
    122    3156    46      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311579/Y                    
      0    3156     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__17_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 573: MET (2552 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/count_int_reg_3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/count_int_reg_3_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     328                  
       Uncertainty:-     100                  
     Required Time:=    3672                  
      Launch Clock:-       0                  
         Data Path:-    1120                  
             Slack:=    2552                  

#--------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                               Timing Point                             
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                                        
#--------------------------------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK                                      
    428     428    61      1  1.0  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_9/Q                                        
    155     583    52      1  0.7  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g325503/SO                                   
    122     706    34      1  1.0  NOR2X0_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3434/Y                                                 
     82     788    44      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3361/C1                                                
     86     874    44      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3357/C1                                                
     86     959    44      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3425/C1                                                
    161    1120    71      5  3.3  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3419/SO                                                
      0    1120     -      5    -  SDFFARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/count_int_reg_3_/D 
#--------------------------------------------------------------------------------------------------------------------------------



Path 574: MET (2555 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__31_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__30_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__31_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1106                  
             Slack:=    2555                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__30_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__30_/Q   
    148    2625    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321989/Y                    
    147    2772    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320502/Y                    
    134    2906    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316157/Y                    
    128    3034    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313537/Y                    
    122    3156    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310775/Y                    
      0    3156     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__31_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 575: MET (2555 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1106                  
             Slack:=    2555                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__29_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__29_/Q   
    148    2625    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322440/Y                    
    147    2772    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320445/Y                    
    134    2906    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315624/Y                    
    128    3034    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313843/Y                    
    122    3156    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311347/Y                    
      0    3156     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__29_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 576: MET (2555 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__27_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1106                  
             Slack:=    2555                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__26_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__26_/Q   
    148    2625    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322665/Y                    
    147    2772    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320510/Y                    
    134    2906    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317887/Y                    
    128    3034    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314190/Y                    
    122    3156    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311662/Y                    
      0    3156     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__27_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 577: MET (2555 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__25_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__25_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__25_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1106                  
             Slack:=    2555                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__25_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__25_/Q   
    148    2625    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322746/Y                    
    147    2772    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320443/Y                    
    134    2906    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316526/Y                    
    128    3034    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313498/Y                    
    122    3156    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310918/Y                    
      0    3156     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__25_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 578: MET (2555 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__23_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__22_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__23_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1106                  
             Slack:=    2555                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__22_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__22_/Q   
    148    2625    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322010/Y                    
    147    2772    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320509/Y                    
    134    2906    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316012/Y                    
    128    3034    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313522/Y                    
    122    3156    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310762/Y                    
      0    3156     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__23_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 579: MET (2555 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__21_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__21_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__21_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1106                  
             Slack:=    2555                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__21_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__21_/Q   
    148    2625    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322262/Y                    
    147    2772    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320411/Y                    
    134    2906    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315623/Y                    
    128    3034    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313094/Y                    
    122    3156    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311202/Y                    
      0    3156     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__21_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 580: MET (2555 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__19_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__18_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__19_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1106                  
             Slack:=    2555                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__18_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__18_/Q   
    148    2625    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322715/Y                    
    147    2772    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320508/Y                    
    134    2906    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317886/Y                    
    128    3034    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313459/Y                    
    122    3156    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310692/Y                    
      0    3156     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__19_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 581: MET (2555 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__15_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__14_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__15_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1106                  
             Slack:=    2555                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__14_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__14_/Q   
    148    2625    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322017/Y                    
    147    2772    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320506/Y                    
    134    2906    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316013/Y                    
    128    3034    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313536/Y                    
    122    3156    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311386/Y                    
      0    3156     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__15_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 582: MET (2555 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__13_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1106                  
             Slack:=    2555                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__13_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__13_/Q   
    148    2625    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322790/Y                    
    147    2772    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320452/Y                    
    134    2906    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315622/Y                    
    128    3034    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313410/Y                    
    122    3156    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310646/Y                    
      0    3156     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__13_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 583: MET (2555 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__10_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__11_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1106                  
             Slack:=    2555                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__10_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__10_/Q   
    148    2625    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322416/Y                    
    147    2772    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320505/Y                    
    134    2906    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317885/Y                    
    128    3034    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314189/Y                    
    122    3156    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310842/Y                    
      0    3156     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__11_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 584: MET (2555 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__9_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__9_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__9_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1106                  
             Slack:=    2555                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__9_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__9_/Q   
    148    2625    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322544/Y                   
    147    2772    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320448/Y                   
    134    2906    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316532/Y                   
    128    3034    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313860/Y                   
    122    3156    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310737/Y                   
      0    3156     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__9_/D   
#----------------------------------------------------------------------------------------------------------------



Path 585: MET (2555 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__7_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__6_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__7_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1106                  
             Slack:=    2555                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__6_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__6_/Q   
    148    2625    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322388/Y                   
    147    2772    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320504/Y                   
    134    2906    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316011/Y                   
    128    3034    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313521/Y                   
    122    3156    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311058/Y                   
      0    3156     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__7_/D   
#----------------------------------------------------------------------------------------------------------------



Path 586: MET (2555 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__5_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__5_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1106                  
             Slack:=    2555                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__5_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__5_/Q   
    148    2625    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321954/Y                   
    147    2772    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320447/Y                   
    134    2906    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315625/Y                   
    128    3034    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313095/Y                   
    122    3156    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310467/Y                   
      0    3156     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__5_/D   
#----------------------------------------------------------------------------------------------------------------



Path 587: MET (2555 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__2_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__3_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1106                  
             Slack:=    2555                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__2_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__2_/Q   
    148    2625    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322258/Y                   
    147    2772    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320503/Y                   
    134    2906    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317884/Y                   
    128    3034    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313457/Y                   
    122    3156    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310780/Y                   
      0    3156     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__3_/D   
#----------------------------------------------------------------------------------------------------------------



Path 588: MET (2555 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__1_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__1_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__1_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1106                  
             Slack:=    2555                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__1_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__1_/Q   
    148    2625    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322450/Y                   
    147    2772    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320446/Y                   
    134    2906    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316531/Y                   
    128    3034    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314053/Y                   
    122    3156    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310360/Y                   
      0    3156     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__1_/D   
#----------------------------------------------------------------------------------------------------------------



Path 589: MET (2555 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__30_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__30_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1106                  
             Slack:=    2555                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__29_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__29_/Q   
    148    2625    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322484/Y                    
    147    2772    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320158/Y                    
    134    2906    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315833/Y                    
    128    3034    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313609/Y                    
    122    3156    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310837/Y                    
      0    3156     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__30_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 590: MET (2555 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__28_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__28_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__28_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1106                  
             Slack:=    2555                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__28_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__28_/Q   
    148    2625    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321891/Y                    
    147    2772    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320164/Y                    
    134    2906    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315466/Y                    
    128    3034    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313186/Y                    
    122    3156    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310516/Y                    
      0    3156     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__28_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 591: MET (2555 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__25_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__26_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1106                  
             Slack:=    2555                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__25_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__25_/Q   
    148    2625    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321902/Y                    
    147    2772    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320121/Y                    
    134    2906    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315789/Y                    
    128    3034    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313273/Y                    
    122    3156    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310806/Y                    
      0    3156     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__26_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 592: MET (2555 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__24_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__24_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__24_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1106                  
             Slack:=    2555                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__24_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__24_/Q   
    148    2625    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322102/Y                    
    147    2772    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320090/Y                    
    134    2906    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315956/Y                    
    128    3034    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312976/Y                    
    122    3156    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310387/Y                    
      0    3156     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__24_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 593: MET (2555 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__22_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__21_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__22_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1106                  
             Slack:=    2555                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__21_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__21_/Q   
    148    2625    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322314/Y                    
    147    2772    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320120/Y                    
    134    2906    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315836/Y                    
    128    3034    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313306/Y                    
    122    3156    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310585/Y                    
      0    3156     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__22_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 594: MET (2555 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__20_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__20_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__20_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1106                  
             Slack:=    2555                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__20_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__20_/Q   
    148    2625    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322577/Y                    
    147    2772    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320181/Y                    
    134    2906    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315470/Y                    
    128    3034    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312928/Y                    
    122    3156    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310345/Y                    
      0    3156     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__20_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 595: MET (2555 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__18_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__17_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__18_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1106                  
             Slack:=    2555                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__17_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__17_/Q   
    148    2625    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322586/Y                    
    147    2772    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320119/Y                    
    134    2906    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315787/Y                    
    128    3034    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313277/Y                    
    122    3156    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311293/Y                    
      0    3156     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__18_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 596: MET (2555 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__16_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__16_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1106                  
             Slack:=    2555                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__16_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__16_/Q   
    148    2625    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322341/Y                    
    147    2772    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320108/Y                    
    134    2906    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316018/Y                    
    128    3034    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313506/Y                    
    122    3156    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310600/Y                    
      0    3156     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__16_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 597: MET (2555 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__13_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__14_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1106                  
             Slack:=    2555                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__13_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__13_/Q   
    148    2625    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321897/Y                    
    147    2772    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320118/Y                    
    134    2906    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315835/Y                    
    128    3034    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313608/Y                    
    122    3156    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311345/Y                    
      0    3156     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__14_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 598: MET (2555 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__12_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__12_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__12_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1106                  
             Slack:=    2555                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__12_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__12_/Q   
    148    2625    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322343/Y                    
    147    2772    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320170/Y                    
    134    2906    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315469/Y                    
    128    3034    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313185/Y                    
    122    3156    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311015/Y                    
      0    3156     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__12_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 599: MET (2555 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__9_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__10_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1106                  
             Slack:=    2555                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__9_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__9_/Q   
    148    2625    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322781/Y                   
    147    2772    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320148/Y                   
    134    2906    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315795/Y                   
    128    3034    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313274/Y                   
    122    3156    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310564/Y                   
      0    3156     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__10_/D  
#----------------------------------------------------------------------------------------------------------------



Path 600: MET (2555 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__8_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__8_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__8_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1106                  
             Slack:=    2555                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__8_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__8_/Q   
    148    2625    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322039/Y                   
    147    2772    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320217/Y                   
    134    2906    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316001/Y                   
    128    3034    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312975/Y                   
    122    3156    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311044/Y                   
      0    3156     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__8_/D   
#----------------------------------------------------------------------------------------------------------------



Path 601: MET (2555 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__6_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__5_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__6_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1106                  
             Slack:=    2555                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__5_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__5_/Q   
    148    2625    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321859/Y                   
    147    2772    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320152/Y                   
    134    2906    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315834/Y                   
    128    3034    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313305/Y                   
    122    3156    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310878/Y                   
      0    3156     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__6_/D   
#----------------------------------------------------------------------------------------------------------------



Path 602: MET (2555 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__4_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__4_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__4_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1106                  
             Slack:=    2555                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__4_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__4_/Q   
    148    2625    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322429/Y                   
    147    2772    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320277/Y                   
    134    2906    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315468/Y                   
    128    3034    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312916/Y                   
    122    3156    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311067/Y                   
      0    3156     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__4_/D   
#----------------------------------------------------------------------------------------------------------------



Path 603: MET (2555 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__1_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__2_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1106                  
             Slack:=    2555                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__1_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__1_/Q   
    148    2625    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322528/Y                   
    147    2772    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320155/Y                   
    134    2906    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315792/Y                   
    128    3034    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313278/Y                   
    122    3156    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310568/Y                   
      0    3156     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__2_/D   
#----------------------------------------------------------------------------------------------------------------



Path 604: MET (2555 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__0_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__0_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1106                  
             Slack:=    2555                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__0_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__0_/Q   
    148    2625    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322868/Y                   
    147    2772    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320314/Y                   
    134    2906    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315976/Y                   
    128    3034    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313440/Y                   
    122    3156    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311688/Y                   
      0    3156     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__0_/D   
#----------------------------------------------------------------------------------------------------------------



Path 605: MET (2555 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__31_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__31_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__31_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1106                  
             Slack:=    2555                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__31_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__31_/Q   
    148    2625    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322875/Y                   
    147    2772    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320206/Y                   
    134    2906    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316038/Y                   
    128    3034    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313681/Y                   
    122    3156    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310931/Y                   
      0    3156     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__31_/D   
#----------------------------------------------------------------------------------------------------------------



Path 606: MET (2555 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__28_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1106                  
             Slack:=    2555                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__28_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__28_/Q   
    148    2625    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322711/Y                   
    147    2772    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320480/Y                   
    134    2906    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317890/Y                   
    128    3034    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314191/Y                   
    122    3156    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311352/Y                   
      0    3156     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__29_/D   
#----------------------------------------------------------------------------------------------------------------



Path 607: MET (2555 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__27_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1106                  
             Slack:=    2555                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__27_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__27_/Q   
    148    2625    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322462/Y                   
    147    2772    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320208/Y                   
    134    2906    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316123/Y                   
    128    3034    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313602/Y                   
    122    3156    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310829/Y                   
      0    3156     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__27_/D   
#----------------------------------------------------------------------------------------------------------------



Path 608: MET (2555 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__25_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__24_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__25_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1106                  
             Slack:=    2555                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__24_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__24_/Q   
    148    2625    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322488/Y                   
    147    2772    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320442/Y                   
    134    2906    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316630/Y                   
    128    3034    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312943/Y                   
    122    3156    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310365/Y                   
      0    3156     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__25_/D   
#----------------------------------------------------------------------------------------------------------------



Path 609: MET (2555 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__23_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__23_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__23_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1106                  
             Slack:=    2555                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__23_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__23_/Q   
    148    2625    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322823/Y                   
    147    2772    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320212/Y                   
    134    2906    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316036/Y                   
    128    3034    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313544/Y                   
    122    3156    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310920/Y                   
      0    3156     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__23_/D   
#----------------------------------------------------------------------------------------------------------------



Path 610: MET (2555 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__21_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__20_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__21_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1106                  
             Slack:=    2555                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__20_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__20_/Q   
    148    2625    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322693/Y                   
    147    2772    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320479/Y                   
    134    2906    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317889/Y                   
    128    3034    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312949/Y                   
    122    3156    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311192/Y                   
      0    3156     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__21_/D   
#----------------------------------------------------------------------------------------------------------------



Path 611: MET (2555 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__19_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__19_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__19_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1106                  
             Slack:=    2555                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__19_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__19_/Q   
    148    2625    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322185/Y                   
    147    2772    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320188/Y                   
    134    2906    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315951/Y                   
    128    3034    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313432/Y                   
    122    3156    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310670/Y                   
      0    3156     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__19_/D   
#----------------------------------------------------------------------------------------------------------------



Path 612: MET (2555 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__16_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__17_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1106                  
             Slack:=    2555                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__16_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__16_/Q   
    148    2625    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322702/Y                   
    147    2772    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320485/Y                   
    134    2906    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316634/Y                   
    128    3034    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314123/Y                   
    122    3156    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311624/Y                   
      0    3156     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__17_/D   
#----------------------------------------------------------------------------------------------------------------



Path 613: MET (2555 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__15_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__15_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__15_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1106                  
             Slack:=    2555                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__15_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__15_/Q   
    148    2625    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321921/Y                   
    147    2772    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320161/Y                   
    134    2906    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316035/Y                   
    128    3034    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313680/Y                   
    122    3156    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311226/Y                   
      0    3156     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__15_/D   
#----------------------------------------------------------------------------------------------------------------



Path 614: MET (2555 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__12_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1106                  
             Slack:=    2555                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__12_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__12_/Q   
    148    2625    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322681/Y                   
    147    2772    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320484/Y                   
    134    2906    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317892/Y                   
    128    3034    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314192/Y                   
    122    3156    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311664/Y                   
      0    3156     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__13_/D   
#----------------------------------------------------------------------------------------------------------------



Path 615: MET (2555 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__11_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__11_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1106                  
             Slack:=    2555                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__11_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__11_/Q   
    148    2625    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322842/Y                   
    147    2772    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320193/Y                   
    134    2906    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316094/Y                   
    128    3034    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313881/Y                   
    122    3156    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311110/Y                   
      0    3156     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__11_/D   
#----------------------------------------------------------------------------------------------------------------



Path 616: MET (2555 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__9_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__8_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__9_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1106                  
             Slack:=    2555                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                      
#---------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__8_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__8_/Q   
    148    2625    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322897/Y                  
    147    2772    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320483/Y                  
    134    2906    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316632/Y                  
    128    3034    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312941/Y                  
    122    3156    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310729/Y                  
      0    3156     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__9_/D   
#---------------------------------------------------------------------------------------------------------------



Path 617: MET (2555 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__7_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__7_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__7_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1106                  
             Slack:=    2555                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                      
#---------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__7_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__7_/Q   
    148    2625    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322178/Y                  
    147    2772    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320160/Y                  
    134    2906    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316040/Y                  
    128    3034    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313546/Y                  
    122    3156    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310787/Y                  
      0    3156     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__7_/D   
#---------------------------------------------------------------------------------------------------------------



Path 618: MET (2555 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__4_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__5_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1106                  
             Slack:=    2555                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                      
#---------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__4_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__4_/Q   
    148    2625    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321920/Y                  
    147    2772    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320482/Y                  
    134    2906    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317891/Y                  
    128    3034    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312950/Y                  
    122    3156    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310370/Y                  
      0    3156     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__5_/D   
#---------------------------------------------------------------------------------------------------------------



Path 619: MET (2555 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__3_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__3_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1106                  
             Slack:=    2555                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                      
#---------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__3_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__3_/Q   
    148    2625    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321995/Y                  
    147    2772    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320200/Y                  
    134    2906    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315950/Y                  
    128    3034    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313703/Y                  
    122    3156    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310942/Y                  
      0    3156     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__3_/D   
#---------------------------------------------------------------------------------------------------------------



Path 620: MET (2555 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__1_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__0_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__1_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1106                  
             Slack:=    2555                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                      
#---------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__0_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__0_/Q   
    148    2625    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322814/Y                  
    147    2772    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320481/Y                  
    134    2906    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316631/Y                  
    128    3034    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314121/Y                  
    122    3156    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310366/Y                  
      0    3156     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__1_/D   
#---------------------------------------------------------------------------------------------------------------



Path 621: MET (2556 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__15_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__14_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__15_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     342                  
       Uncertainty:-     100                  
     Required Time:=    5708                  
      Launch Clock:-    2050                  
         Data Path:-    1101                  
             Slack:=    2556                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__14_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__14_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321985/Y                   
    147    2767    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320083/Y                   
    134    2901    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316074/Y                   
    128    3029    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313628/Y                   
    122    3151    46      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311401/Y                   
      0    3151     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__15_/D   
#----------------------------------------------------------------------------------------------------------------



Path 622: MET (2556 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__13_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     342                  
       Uncertainty:-     100                  
     Required Time:=    5708                  
      Launch Clock:-    2050                  
         Data Path:-    1101                  
             Slack:=    2556                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__13_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__13_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322704/Y                   
    147    2767    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320461/Y                   
    134    2901    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315556/Y                   
    128    3029    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313047/Y                   
    122    3151    46      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310436/Y                   
      0    3151     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__13_/D   
#----------------------------------------------------------------------------------------------------------------



Path 623: MET (2556 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__8_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__8_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__8_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     342                  
       Uncertainty:-     100                  
     Required Time:=    5708                  
      Launch Clock:-    2050                  
         Data Path:-    1101                  
             Slack:=    2556                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                      
#---------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__8_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__8_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322898/Y                  
    147    2767    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320189/Y                  
    134    2901    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315652/Y                  
    128    3029    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313040/Y                  
    122    3151    46      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311040/Y                  
      0    3151     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__8_/D   
#---------------------------------------------------------------------------------------------------------------



Path 624: MET (2560 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__30_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__30_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1101                  
             Slack:=    2560                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__29_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__29_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322173/Y                    
    147    2767    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320466/Y                    
    134    2901    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315902/Y                    
    128    3029    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313618/Y                    
    122    3151    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310845/Y                    
      0    3151     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__30_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 625: MET (2560 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__28_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__28_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__28_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1101                  
             Slack:=    2560                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__28_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__28_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321854/Y                    
    147    2767    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320180/Y                    
    134    2901    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316451/Y                    
    128    3029    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313130/Y                    
    122    3151    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310487/Y                    
      0    3151     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__28_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 626: MET (2560 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__25_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__26_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1101                  
             Slack:=    2560                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__25_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__25_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322085/Y                    
    147    2767    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320475/Y                    
    134    2901    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316581/Y                    
    128    3029    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314086/Y                    
    122    3151    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311603/Y                    
      0    3151     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__26_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 627: MET (2560 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__24_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__24_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__24_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1101                  
             Slack:=    2560                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__24_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__24_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322169/Y                    
    147    2767    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320450/Y                    
    134    2901    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316529/Y                    
    128    3029    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313605/Y                    
    122    3151    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310816/Y                    
      0    3151     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__24_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 628: MET (2560 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__22_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__21_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__22_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1101                  
             Slack:=    2560                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__21_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__21_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322874/Y                    
    147    2767    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320474/Y                    
    134    2901    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315905/Y                    
    128    3029    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313375/Y                    
    122    3151    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310620/Y                    
      0    3151     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__22_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 629: MET (2560 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__20_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__20_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__20_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1101                  
             Slack:=    2560                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__20_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__20_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322029/Y                    
    147    2767    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320444/Y                    
    134    2901    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316456/Y                    
    128    3029    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314008/Y                    
    122    3151    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311555/Y                    
      0    3151     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__20_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 630: MET (2560 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__18_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__17_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__18_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1101                  
             Slack:=    2560                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__17_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__17_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322121/Y                    
    147    2767    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320473/Y                    
    134    2901    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316579/Y                    
    128    3029    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313394/Y                    
    122    3151    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311319/Y                    
      0    3151     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__18_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 631: MET (2560 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__16_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__16_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1101                  
             Slack:=    2560                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__16_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__16_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322784/Y                    
    147    2767    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320467/Y                    
    134    2901    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316567/Y                    
    128    3029    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314066/Y                    
    122    3151    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311574/Y                    
      0    3151     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__16_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 632: MET (2560 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__13_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__14_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1101                  
             Slack:=    2560                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__13_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__13_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322130/Y                    
    147    2767    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320472/Y                    
    134    2901    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315904/Y                    
    128    3029    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313617/Y                    
    122    3151    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311473/Y                    
      0    3151     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__14_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 633: MET (2560 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__12_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__12_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__12_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1101                  
             Slack:=    2560                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__12_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__12_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322519/Y                    
    147    2767    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320465/Y                    
    134    2901    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316454/Y                    
    128    3029    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313129/Y                    
    122    3151    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310952/Y                    
      0    3151     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__12_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 634: MET (2560 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__9_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__10_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1101                  
             Slack:=    2560                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__9_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__9_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322158/Y                   
    147    2767    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320470/Y                   
    134    2901    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316577/Y                   
    128    3029    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314084/Y                   
    122    3151    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310820/Y                   
      0    3151     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__10_/D  
#----------------------------------------------------------------------------------------------------------------



Path 635: MET (2560 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__8_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__8_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__8_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1101                  
             Slack:=    2560                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__8_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__8_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321958/Y                   
    147    2767    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320144/Y                   
    134    2901    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316557/Y                   
    128    3029    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313874/Y                   
    122    3151    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311059/Y                   
      0    3151     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__8_/D   
#----------------------------------------------------------------------------------------------------------------



Path 636: MET (2560 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__6_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__5_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__6_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1101                  
             Slack:=    2560                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__5_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__5_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322155/Y                   
    147    2767    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320469/Y                   
    134    2901    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315903/Y                   
    128    3029    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313374/Y                   
    122    3151    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310888/Y                   
      0    3151     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__6_/D   
#----------------------------------------------------------------------------------------------------------------



Path 637: MET (2560 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__4_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__4_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__4_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1101                  
             Slack:=    2560                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__4_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__4_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322769/Y                   
    147    2767    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320455/Y                   
    134    2901    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316453/Y                   
    128    3029    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314006/Y                   
    122    3151    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311069/Y                   
      0    3151     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__4_/D   
#----------------------------------------------------------------------------------------------------------------



Path 638: MET (2560 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__1_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__2_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1101                  
             Slack:=    2560                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__1_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__1_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322739/Y                   
    147    2767    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320468/Y                   
    134    2901    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316576/Y                   
    128    3029    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313395/Y                   
    122    3151    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310633/Y                   
      0    3151     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__2_/D   
#----------------------------------------------------------------------------------------------------------------



Path 639: MET (2560 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__0_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__0_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1101                  
             Slack:=    2560                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__0_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__0_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322030/Y                   
    147    2767    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320173/Y                   
    134    2901    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316539/Y                   
    128    3029    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314051/Y                   
    122    3151    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310316/Y                   
      0    3151     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__0_/D   
#----------------------------------------------------------------------------------------------------------------



Path 640: MET (2560 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__30_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__30_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1101                  
             Slack:=    2560                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__29_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__29_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322736/Y                   
    147    2767    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320410/Y                   
    134    2901    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315534/Y                   
    128    3029    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313566/Y                   
    122    3151    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310803/Y                   
      0    3151     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__30_/D   
#----------------------------------------------------------------------------------------------------------------



Path 641: MET (2560 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__28_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__28_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__28_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1101                  
             Slack:=    2560                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__28_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__28_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322415/Y                   
    147    2767    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320487/Y                   
    134    2901    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316647/Y                   
    128    3029    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313148/Y                   
    122    3151    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310497/Y                   
      0    3151     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__28_/D   
#----------------------------------------------------------------------------------------------------------------



Path 642: MET (2560 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__25_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__26_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1101                  
             Slack:=    2560                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__25_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__25_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322504/Y                   
    147    2767    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320409/Y                   
    134    2901    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316440/Y                   
    128    3029    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313997/Y                   
    122    3151    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311614/Y                   
      0    3151     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__26_/D   
#----------------------------------------------------------------------------------------------------------------



Path 643: MET (2560 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__24_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__24_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__24_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1101                  
             Slack:=    2560                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__24_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__24_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322332/Y                   
    147    2767    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320486/Y                   
    134    2901    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315655/Y                   
    128    3029    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313117/Y                   
    122    3151    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310478/Y                   
      0    3151     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__24_/D   
#----------------------------------------------------------------------------------------------------------------



Path 644: MET (2560 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__22_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__21_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__22_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1101                  
             Slack:=    2560                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__21_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__21_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322825/Y                   
    147    2767    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320408/Y                   
    134    2901    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315736/Y                   
    128    3029    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313233/Y                   
    122    3151    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310542/Y                   
      0    3151     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__22_/D   
#----------------------------------------------------------------------------------------------------------------



Path 645: MET (2560 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__20_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__20_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__20_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1101                  
             Slack:=    2560                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__20_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__20_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322218/Y                   
    147    2767    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320492/Y                   
    134    2901    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316673/Y                   
    128    3029    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314136/Y                   
    122    3151    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311629/Y                   
      0    3151     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__20_/D   
#----------------------------------------------------------------------------------------------------------------



Path 646: MET (2560 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__18_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__17_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__18_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1101                  
             Slack:=    2560                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__17_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__17_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322208/Y                   
    147    2767    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320407/Y                   
    134    2901    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316439/Y                   
    128    3029    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313210/Y                   
    122    3151    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311208/Y                   
      0    3151     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__18_/D   
#----------------------------------------------------------------------------------------------------------------



Path 647: MET (2560 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__16_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__16_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1101                  
             Slack:=    2560                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__16_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__16_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322806/Y                   
    147    2767    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320491/Y                   
    134    2901    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315654/Y                   
    128    3029    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313126/Y                   
    122    3151    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310539/Y                   
      0    3151     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__16_/D   
#----------------------------------------------------------------------------------------------------------------



Path 648: MET (2560 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__13_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__14_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1101                  
             Slack:=    2560                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__13_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__13_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322467/Y                   
    147    2767    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320406/Y                   
    134    2901    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315735/Y                   
    128    3029    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313565/Y                   
    122    3151    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311158/Y                   
      0    3151     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__14_/D   
#----------------------------------------------------------------------------------------------------------------



Path 649: MET (2560 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__12_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__12_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__12_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1101                  
             Slack:=    2560                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__12_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__12_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322593/Y                   
    147    2767    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320490/Y                   
    134    2901    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316660/Y                   
    128    3029    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313147/Y                   
    122    3151    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310987/Y                   
      0    3151     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__12_/D   
#----------------------------------------------------------------------------------------------------------------



Path 650: MET (2560 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__9_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__10_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1101                  
             Slack:=    2560                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                      
#---------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__9_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__9_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322328/Y                  
    147    2767    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320413/Y                  
    134    2901    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316444/Y                  
    128    3029    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314000/Y                  
    122    3151    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311554/Y                  
      0    3151     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__10_/D  
#---------------------------------------------------------------------------------------------------------------



Path 651: MET (2560 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__8_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__8_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__8_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1101                  
             Slack:=    2560                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                      
#---------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__8_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__8_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322336/Y                  
    147    2767    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320489/Y                  
    134    2901    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315653/Y                  
    128    3029    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313114/Y                  
    122    3151    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311098/Y                  
      0    3151     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__8_/D   
#---------------------------------------------------------------------------------------------------------------



Path 652: MET (2560 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__6_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__5_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__6_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1101                  
             Slack:=    2560                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                      
#---------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__5_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__5_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322771/Y                  
    147    2767    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320412/Y                  
    134    2901    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315734/Y                  
    128    3029    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313232/Y                  
    122    3151    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310914/Y                  
      0    3151     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__6_/D   
#---------------------------------------------------------------------------------------------------------------



Path 653: MET (2560 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__4_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__4_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__4_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1101                  
             Slack:=    2560                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                      
#---------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__4_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__4_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322087/Y                  
    147    2767    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320488/Y                  
    134    2901    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316654/Y                  
    128    3029    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314130/Y                  
    122    3151    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311091/Y                  
      0    3151     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__4_/D   
#---------------------------------------------------------------------------------------------------------------



Path 654: MET (2560 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__1_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__2_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1101                  
             Slack:=    2560                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                      
#---------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__1_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__1_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322048/Y                  
    147    2767    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320194/Y                  
    134    2901    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316441/Y                  
    128    3029    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313211/Y                  
    122    3151    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310531/Y                  
      0    3151     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__2_/D   
#---------------------------------------------------------------------------------------------------------------



Path 655: MET (2560 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__0_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__0_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1101                  
             Slack:=    2560                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                      
#---------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__0_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__0_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322869/Y                  
    147    2767    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320209/Y                  
    134    2901    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315656/Y                  
    128    3029    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313140/Y                  
    122    3151    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310480/Y                  
      0    3151     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__0_/D   
#---------------------------------------------------------------------------------------------------------------



Path 656: MET (2560 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__31_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__30_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__31_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1101                  
             Slack:=    2560                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__30_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__30_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322507/Y                   
    147    2767    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320195/Y                   
    134    2901    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316152/Y                   
    128    3029    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313629/Y                   
    122    3151    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310854/Y                   
      0    3151     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__31_/D   
#----------------------------------------------------------------------------------------------------------------



Path 657: MET (2560 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1101                  
             Slack:=    2560                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__29_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__29_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321910/Y                   
    147    2767    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320457/Y                   
    134    2901    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315559/Y                   
    128    3029    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313046/Y                   
    122    3151    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311324/Y                   
      0    3151     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__29_/D   
#----------------------------------------------------------------------------------------------------------------



Path 658: MET (2560 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__27_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1101                  
             Slack:=    2560                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__26_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__26_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322671/Y                   
    147    2767    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320142/Y                   
    134    2901    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315883/Y                   
    128    3029    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313856/Y                   
    122    3151    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311617/Y                   
      0    3151     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__27_/D   
#----------------------------------------------------------------------------------------------------------------



Path 659: MET (2560 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__25_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__25_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__25_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1101                  
             Slack:=    2560                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__25_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__25_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322448/Y                   
    147    2767    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320456/Y                   
    134    2901    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316558/Y                   
    128    3029    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313064/Y                   
    122    3151    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310447/Y                   
      0    3151     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__25_/D   
#----------------------------------------------------------------------------------------------------------------



Path 660: MET (2560 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__23_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__22_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__23_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1101                  
             Slack:=    2560                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__22_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__22_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322269/Y                   
    147    2767    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320140/Y                   
    134    2901    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316075/Y                   
    128    3029    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313691/Y                   
    122    3151    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310953/Y                   
      0    3151     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__23_/D   
#----------------------------------------------------------------------------------------------------------------



Path 661: MET (2560 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__21_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__21_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__21_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1101                  
             Slack:=    2560                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__21_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__21_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322086/Y                   
    147    2767    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320166/Y                   
    134    2901    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315557/Y                   
    128    3029    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313022/Y                   
    122    3151    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311121/Y                   
      0    3151     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__21_/D   
#----------------------------------------------------------------------------------------------------------------



Path 662: MET (2560 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__19_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__18_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__19_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1101                  
             Slack:=    2560                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__18_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__18_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322196/Y                   
    147    2767    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320143/Y                   
    134    2901    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315909/Y                   
    128    3029    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313371/Y                   
    122    3151    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310602/Y                   
      0    3151     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__19_/D   
#----------------------------------------------------------------------------------------------------------------



Path 663: MET (2560 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__17_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__17_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1101                  
             Slack:=    2560                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__17_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__17_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322340/Y                   
    147    2767    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320463/Y                   
    134    2901    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316562/Y                   
    128    3029    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314072/Y                   
    122    3151    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311590/Y                   
      0    3151     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__17_/D   
#----------------------------------------------------------------------------------------------------------------



Path 664: MET (2560 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__10_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__11_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1101                  
             Slack:=    2560                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__10_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__10_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322411/Y                   
    147    2767    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320153/Y                   
    134    2901    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315899/Y                   
    128    3029    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313857/Y                   
    122    3151    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311354/Y                   
      0    3151     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__11_/D   
#----------------------------------------------------------------------------------------------------------------



Path 665: MET (2560 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__9_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__9_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__9_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1101                  
             Slack:=    2560                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                      
#---------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__9_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__9_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322692/Y                  
    147    2767    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320460/Y                  
    134    2901    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316561/Y                  
    128    3029    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313062/Y                  
    122    3151    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310720/Y                  
      0    3151     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__9_/D   
#---------------------------------------------------------------------------------------------------------------



Path 666: MET (2560 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__7_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__6_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__7_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1101                  
             Slack:=    2560                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                      
#---------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__6_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__6_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322526/Y                  
    147    2767    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320150/Y                  
    134    2901    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316073/Y                  
    128    3029    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313690/Y                  
    122    3151    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311416/Y                  
      0    3151     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__7_/D   
#---------------------------------------------------------------------------------------------------------------



Path 667: MET (2560 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__5_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__5_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1101                  
             Slack:=    2560                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                      
#---------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__5_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__5_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322753/Y                  
    147    2767    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320459/Y                  
    134    2901    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315560/Y                  
    128    3029    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313023/Y                  
    122    3151    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310418/Y                  
      0    3151     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__5_/D   
#---------------------------------------------------------------------------------------------------------------



Path 668: MET (2560 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__2_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__3_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1101                  
             Slack:=    2560                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                      
#---------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__2_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__2_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322600/Y                  
    147    2767    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320103/Y                  
    134    2901    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315891/Y                  
    128    3029    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313356/Y                  
    122    3151    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310935/Y                  
      0    3151     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__3_/D   
#---------------------------------------------------------------------------------------------------------------



Path 669: MET (2560 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__1_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__1_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__1_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1101                  
             Slack:=    2560                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                      
#---------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__1_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__1_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322551/Y                  
    147    2767    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320458/Y                  
    134    2901    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316559/Y                  
    128    3029    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314071/Y                  
    122    3151    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310452/Y                  
      0    3151     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__1_/D   
#---------------------------------------------------------------------------------------------------------------



Path 670: MET (2560 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__30_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__30_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1101                  
             Slack:=    2560                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__29_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__29_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321996/Y                   
    147    2767    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320497/Y                   
    134    2901    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316225/Y                   
    128    3029    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313612/Y                   
    122    3151    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310840/Y                   
      0    3151     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__30_/D   
#----------------------------------------------------------------------------------------------------------------



Path 671: MET (2560 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__28_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__28_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__28_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1101                  
             Slack:=    2560                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__28_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__28_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322695/Y                   
    147    2767    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320296/Y                   
    134    2901    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315609/Y                   
    128    3029    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313134/Y                   
    122    3151    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310490/Y                   
      0    3151     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__28_/D   
#----------------------------------------------------------------------------------------------------------------



Path 672: MET (2560 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__25_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__26_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1101                  
             Slack:=    2560                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__25_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__25_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322410/Y                   
    147    2767    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320496/Y                   
    134    2901    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316681/Y                   
    128    3029    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314150/Y                   
    122    3151    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311621/Y                   
      0    3151     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__26_/D   
#----------------------------------------------------------------------------------------------------------------



Path 673: MET (2560 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__24_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__24_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__24_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1101                  
             Slack:=    2560                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__24_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__24_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322398/Y                   
    147    2767    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320197/Y                   
    134    2901    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315778/Y                   
    128    3029    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313257/Y                   
    122    3151    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310306/Y                   
      0    3151     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__24_/D   
#----------------------------------------------------------------------------------------------------------------



Path 674: MET (2560 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__22_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__21_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__22_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1101                  
             Slack:=    2560                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__21_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__21_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322061/Y                   
    147    2767    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320495/Y                   
    134    2901    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316233/Y                   
    128    3029    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313641/Y                   
    122    3151    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310994/Y                   
      0    3151     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__22_/D   
#----------------------------------------------------------------------------------------------------------------



Path 675: MET (2560 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__20_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__20_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__20_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1101                  
             Slack:=    2560                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__20_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__20_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322894/Y                   
    147    2767    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320123/Y                   
    134    2901    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315613/Y                   
    128    3029    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313083/Y                   
    122    3151    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310459/Y                   
      0    3151     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__20_/D   
#----------------------------------------------------------------------------------------------------------------



Path 676: MET (2560 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__18_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__17_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__18_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1101                  
             Slack:=    2560                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__17_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__17_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322804/Y                   
    147    2767    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320494/Y                   
    134    2901    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316680/Y                   
    128    3029    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313292/Y                   
    122    3151    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311279/Y                   
      0    3151     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__18_/D   
#----------------------------------------------------------------------------------------------------------------



Path 677: MET (2560 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__16_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__16_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1101                  
             Slack:=    2560                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__16_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__16_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322423/Y                   
    147    2767    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320110/Y                   
    134    2901    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315715/Y                   
    128    3029    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313862/Y                   
    122    3151    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311332/Y                   
      0    3151     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__16_/D   
#----------------------------------------------------------------------------------------------------------------



Path 678: MET (2560 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__13_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__14_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1101                  
             Slack:=    2560                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__13_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__13_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322075/Y                   
    147    2767    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320493/Y                   
    134    2901    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316236/Y                   
    128    3029    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313838/Y                   
    122    3151    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311317/Y                   
      0    3151     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__14_/D   
#----------------------------------------------------------------------------------------------------------------



Path 679: MET (2560 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__12_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__12_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__12_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1101                  
             Slack:=    2560                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__12_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__12_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322124/Y                   
    147    2767    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320106/Y                   
    134    2901    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315612/Y                   
    128    3029    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313133/Y                   
    122    3151    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310950/Y                   
      0    3151     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__12_/D   
#----------------------------------------------------------------------------------------------------------------



Path 680: MET (2560 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__9_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__10_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1101                  
             Slack:=    2560                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                      
#---------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__9_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__9_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322421/Y                  
    147    2767    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320500/Y                  
    134    2901    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316691/Y                  
    128    3029    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314159/Y                  
    122    3151    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311638/Y                  
      0    3151     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__10_/D  
#---------------------------------------------------------------------------------------------------------------



Path 681: MET (2560 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__6_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__5_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__6_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1101                  
             Slack:=    2560                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                      
#---------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__5_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__5_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322506/Y                  
    147    2767    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320499/Y                  
    134    2901    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316240/Y                  
    128    3029    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313642/Y                  
    122    3151    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310876/Y                  
      0    3151     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__6_/D   
#---------------------------------------------------------------------------------------------------------------



Path 682: MET (2560 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__4_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__4_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__4_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1101                  
             Slack:=    2560                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                      
#---------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__4_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__4_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321899/Y                  
    147    2767    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320185/Y                  
    134    2901    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315611/Y                  
    128    3029    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313081/Y                  
    122    3151    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311066/Y                  
      0    3151     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__4_/D   
#---------------------------------------------------------------------------------------------------------------



Path 683: MET (2560 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__1_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__2_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1101                  
             Slack:=    2560                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                      
#---------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__1_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__1_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321956/Y                  
    147    2767    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320498/Y                  
    134    2901    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316686/Y                  
    128    3029    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313293/Y                  
    122    3151    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310578/Y                  
      0    3151     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__2_/D   
#---------------------------------------------------------------------------------------------------------------



Path 684: MET (2560 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__0_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__0_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1101                  
             Slack:=    2560                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                      
#---------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__0_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__0_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322697/Y                  
    147    2767    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320097/Y                  
    134    2901    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315572/Y                  
    128    3029    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313851/Y                  
    122    3151    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311673/Y                  
      0    3151     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__0_/D   
#---------------------------------------------------------------------------------------------------------------



Path 685: MET (2561 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__23_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     350                  
       Uncertainty:-     100                  
     Required Time:=    5700                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2561                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__23_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__23_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321112/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318388/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317790/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315200/Y                    
    144    3140    62      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312000/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__13_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 686: MET (2561 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__22_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__11_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     350                  
       Uncertainty:-     100                  
     Required Time:=    5700                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2561                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__22_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__22_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320733/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319175/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317681/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314503/Y                    
    144    3140    62      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311998/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__11_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 687: MET (2561 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__23_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     350                  
       Uncertainty:-     100                  
     Required Time:=    5700                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2561                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__23_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__23_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320643/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318675/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317781/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315172/Y                    
    144    3140    62      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311848/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__13_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 688: MET (2561 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__21_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__11_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     350                  
       Uncertainty:-     100                  
     Required Time:=    5700                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2561                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__21_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__21_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320606/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318379/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317670/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314347/Y                    
    144    3140    62      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312019/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__11_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 689: MET (2561 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__23_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     350                  
       Uncertainty:-     100                  
     Required Time:=    5700                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2561                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__23_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__23_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321002/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318632/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317796/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315227/Y                    
    144    3140    62      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311838/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__13_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 690: MET (2561 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__20_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__10_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     350                  
       Uncertainty:-     100                  
     Required Time:=    5700                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2561                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__20_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__20_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321227/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318469/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317816/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315312/Y                    
    144    3140    62      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312014/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__10_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 691: MET (2561 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__22_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__10_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     350                  
       Uncertainty:-     100                  
     Required Time:=    5700                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2561                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__22_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__22_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321263/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318516/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317672/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314379/Y                    
    144    3140    62      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312046/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__10_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 692: MET (2561 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__25_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     350                  
       Uncertainty:-     100                  
     Required Time:=    5700                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2561                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__25_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__25_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321417/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318719/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317785/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315184/Y                    
    144    3140    62      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311843/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__13_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 693: MET (2561 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__21_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__11_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     350                  
       Uncertainty:-     100                  
     Required Time:=    5700                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2561                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__21_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__21_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321311/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318839/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317663/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314291/Y                    
    144    3140    62      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311937/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__11_/D    
#-----------------------------------------------------------------------------------------------------------------



Path 694: MET (2562 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__31_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__31_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__31_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1099                  
             Slack:=    2562                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__31_/CLK 
    426    2476    62      3  1.5  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__31_/Q   
    142    2618    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322870/Y                   
    147    2765    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320094/Y                   
    134    2899    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316092/Y                   
    128    3027    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313654/Y                   
    122    3149    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310894/Y                   
      0    3149     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__31_/D   
#----------------------------------------------------------------------------------------------------------------



Path 695: MET (2562 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__28_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__28_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1099                  
             Slack:=    2562                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__27_/CLK 
    426    2476    62      3  1.5  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__27_/Q   
    142    2618    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322397/Y                   
    147    2765    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320215/Y                   
    134    2899    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317959/Y                   
    128    3027    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313111/Y                   
    122    3149    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310476/Y                   
      0    3149     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__28_/D   
#----------------------------------------------------------------------------------------------------------------



Path 696: MET (2562 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__27_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1099                  
             Slack:=    2562                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__27_/CLK 
    426    2476    62      3  1.5  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__27_/Q   
    142    2618    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322397/Y                   
    147    2765    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320476/Y                   
    134    2899    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315567/Y                   
    128    3027    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313031/Y                   
    122    3149    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310869/Y                   
      0    3149     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__27_/D   
#----------------------------------------------------------------------------------------------------------------



Path 697: MET (2562 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__24_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__23_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__24_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1099                  
             Slack:=    2562                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__23_/CLK 
    426    2476    62      3  1.5  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__23_/Q   
    142    2618    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322511/Y                   
    147    2765    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320228/Y                   
    134    2899    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315819/Y                   
    128    3027    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313017/Y                   
    122    3149    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310415/Y                   
      0    3149     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__24_/D   
#----------------------------------------------------------------------------------------------------------------



Path 698: MET (2562 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__23_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__23_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__23_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1099                  
             Slack:=    2562                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__23_/CLK 
    426    2476    62      3  1.5  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__23_/Q   
    142    2618    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322511/Y                   
    147    2765    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320477/Y                   
    134    2899    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315563/Y                   
    128    3027    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313655/Y                   
    122    3149    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310897/Y                   
      0    3149     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__23_/D   
#----------------------------------------------------------------------------------------------------------------



Path 699: MET (2562 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__20_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__19_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__20_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1099                  
             Slack:=    2562                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__19_/CLK 
    426    2476    62      3  1.5  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__19_/Q   
    142    2618    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322595/Y                   
    147    2765    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320079/Y                   
    134    2899    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315420/Y                   
    128    3027    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314260/Y                   
    122    3149    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311695/Y                   
      0    3149     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__20_/D   
#----------------------------------------------------------------------------------------------------------------



Path 700: MET (2562 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__19_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__19_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__19_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1099                  
             Slack:=    2562                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__19_/CLK 
    426    2476    62      3  1.5  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__19_/Q   
    142    2618    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322595/Y                   
    147    2765    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320093/Y                   
    134    2899    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315565/Y                   
    128    3027    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313439/Y                   
    122    3149    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310678/Y                   
      0    3149     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__19_/D   
#----------------------------------------------------------------------------------------------------------------



Path 701: MET (2562 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__15_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__16_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1099                  
             Slack:=    2562                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__15_/CLK 
    426    2476    62      3  1.5  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__15_/Q   
    142    2618    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322281/Y                   
    147    2765    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320136/Y                   
    134    2899    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315636/Y                   
    128    3027    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313301/Y                   
    122    3149    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310576/Y                   
      0    3149     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__16_/D   
#----------------------------------------------------------------------------------------------------------------



Path 702: MET (2562 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__15_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__15_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__15_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1099                  
             Slack:=    2562                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__15_/CLK 
    426    2476    62      3  1.5  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__15_/Q   
    142    2618    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322281/Y                   
    147    2765    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320092/Y                   
    134    2899    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316091/Y                   
    128    3027    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313653/Y                   
    122    3149    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311115/Y                   
      0    3149     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__15_/D   
#----------------------------------------------------------------------------------------------------------------



Path 703: MET (2562 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__12_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__11_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__12_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1099                  
             Slack:=    2562                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__11_/CLK 
    426    2476    62      3  1.5  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__11_/Q   
    142    2618    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322575/Y                   
    147    2765    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320078/Y                   
    134    2899    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317973/Y                   
    128    3027    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313110/Y                   
    122    3149    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310945/Y                   
      0    3149     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__12_/D   
#----------------------------------------------------------------------------------------------------------------



Path 704: MET (2562 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__11_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__11_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1099                  
             Slack:=    2562                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__11_/CLK 
    426    2476    62      3  1.5  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__11_/Q   
    142    2618    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322575/Y                   
    147    2765    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320435/Y                   
    134    2899    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315569/Y                   
    128    3027    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313032/Y                   
    122    3149    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310426/Y                   
      0    3149     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__11_/D   
#----------------------------------------------------------------------------------------------------------------



Path 705: MET (2562 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__8_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__7_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__8_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1099                  
             Slack:=    2562                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                      
#---------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__7_/CLK 
    426    2476    62      3  1.5  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__7_/Q   
    142    2618    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322901/Y                  
    147    2765    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320519/Y                  
    134    2899    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315826/Y                  
    128    3027    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313016/Y                  
    122    3149    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311052/Y                  
      0    3149     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__8_/D   
#---------------------------------------------------------------------------------------------------------------



Path 706: MET (2562 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__7_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__7_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__7_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1099                  
             Slack:=    2562                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                      
#---------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__7_/CLK 
    426    2476    62      3  1.5  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__7_/Q   
    142    2618    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322901/Y                  
    147    2765    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320440/Y                  
    134    2899    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315744/Y                  
    128    3027    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313139/Y                  
    122    3149    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311264/Y                  
      0    3149     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__7_/D   
#---------------------------------------------------------------------------------------------------------------



Path 707: MET (2562 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__4_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__3_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__4_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1099                  
             Slack:=    2562                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                      
#---------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__3_/CLK 
    426    2476    62      3  1.5  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__3_/Q   
    142    2618    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322824/Y                  
    147    2765    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320518/Y                  
    134    2899    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317965/Y                  
    128    3027    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314241/Y                  
    122    3149    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311060/Y                  
      0    3149     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__4_/D   
#---------------------------------------------------------------------------------------------------------------



Path 708: MET (2562 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__3_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__3_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1099                  
             Slack:=    2562                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                      
#---------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__3_/CLK 
    426    2476    62      3  1.5  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__3_/Q   
    142    2618    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322824/Y                  
    147    2765    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320441/Y                  
    134    2899    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315568/Y                  
    128    3027    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313438/Y                  
    122    3149    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310970/Y                  
      0    3149     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__3_/D   
#---------------------------------------------------------------------------------------------------------------



Path 709: MET (2562 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__31_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__0_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1099                  
             Slack:=    2562                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__31_/CLK 
    426    2476    62      3  1.5  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__31_/Q   
    142    2618    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322870/Y                   
    147    2765    50      2  1.0  AO222X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320182/Y                   
    134    2899    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315825/Y                   
    128    3027    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313298/Y                   
    122    3149    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311136/Y                   
      0    3149     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__0_/D    
#----------------------------------------------------------------------------------------------------------------



Path 710: MET (2568 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__10_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__16_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     342                  
       Uncertainty:-     100                  
     Required Time:=    5708                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2568                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__10_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__10_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321491/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318809/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317707/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314805/Y                    
    144    3140    46      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312860/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__16_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 711: MET (2568 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__21_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__27_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     342                  
       Uncertainty:-     100                  
     Required Time:=    5708                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2568                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__21_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__21_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321644/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318995/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317669/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314343/Y                    
    144    3140    46      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311746/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__27_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 712: MET (2568 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__21_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__27_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     342                  
       Uncertainty:-     100                  
     Required Time:=    5708                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2568                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__21_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__21_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320606/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318379/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317670/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314347/Y                    
    144    3140    46      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311748/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__27_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 713: MET (2570 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1091                  
             Slack:=    2570                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__29_/CLK 
    433    2483    67      4  2.1  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__29_/Q   
    146    2629    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321308/Y                    
    113    2742    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318574/Y                    
    138    2880    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317683/Y                    
    117    2997    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314513/Y                    
    144    3141    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311833/Y                    
      0    3141     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__29_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 714: MET (2570 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1091                  
             Slack:=    2570                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__29_/CLK 
    433    2483    67      4  2.1  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__29_/Q   
    146    2629    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321308/Y                    
    113    2742    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318574/Y                    
    138    2880    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317683/Y                    
    117    2997    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314513/Y                    
    144    3141    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311898/Y                    
      0    3141     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__13_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 715: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__23_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__23_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__23_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321438/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318744/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317786/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315186/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312746/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__29_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 716: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__21_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__27_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__21_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__21_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320611/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318394/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317675/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314451/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311797/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__27_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 717: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__10_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__16_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__10_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__10_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321003/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319167/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317844/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315032/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312681/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__16_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 718: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__23_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__23_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__23_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321438/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318744/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317786/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315186/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312017/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__13_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 719: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__21_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__11_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__21_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__21_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320611/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318394/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317675/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314451/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311923/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__11_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 720: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__0_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_33__26_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320990/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319170/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317674/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315033/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312669/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_32__0_/D    
#-----------------------------------------------------------------------------------------------------------------



Path 721: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__20_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__26_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__20_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__20_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321811/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318532/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317666/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314314/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311733/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__26_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 722: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__10_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__16_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__10_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__10_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321633/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318819/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317759/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315012/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312556/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__16_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 723: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__20_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__10_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__20_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__20_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321811/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318532/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317666/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314314/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312085/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__10_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 724: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__22_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__0_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__22_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__22_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321621/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318820/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317758/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315013/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312554/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__0_/D    
#-----------------------------------------------------------------------------------------------------------------



Path 725: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__23_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__23_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__23_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321384/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318683/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317788/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315196/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312751/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__29_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 726: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__21_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__27_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__21_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__21_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321120/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319250/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317845/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315408/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312856/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__27_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 727: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__20_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__26_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__20_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__20_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320676/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318485/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317730/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315008/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312548/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__26_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 728: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__10_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__16_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__10_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__10_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320590/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318312/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317769/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314996/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312527/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__16_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 729: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__23_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__23_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__23_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321384/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318683/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317788/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315196/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311730/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__13_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 730: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__21_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__11_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__21_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__21_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321120/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319250/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317845/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315408/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312007/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__11_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 731: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__20_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__10_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__20_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__20_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320676/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318485/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317730/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315008/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312593/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__10_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 732: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__0_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__26_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320592/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318756/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317768/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314995/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312566/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__0_/D    
#-----------------------------------------------------------------------------------------------------------------



Path 733: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__23_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__23_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__23_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321392/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318692/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317792/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315211/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312758/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__29_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 734: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__22_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__27_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__22_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__22_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321726/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319156/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317823/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315336/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312820/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__27_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 735: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__20_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__26_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__20_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__20_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321252/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318508/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317664/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314299/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311725/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__26_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 736: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__10_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__16_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__10_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__10_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320953/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318292/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317775/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314987/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312503/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__16_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 737: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__23_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__23_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__23_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321392/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318692/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317792/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315211/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311736/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__13_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 738: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__22_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__11_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__22_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__22_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321726/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319156/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317823/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315336/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312039/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__11_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 739: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__20_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__10_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__20_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__20_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321252/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318508/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317664/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314299/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311988/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__10_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 740: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__0_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__26_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321170/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319067/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317721/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314986/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312594/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__0_/D    
#-----------------------------------------------------------------------------------------------------------------



Path 741: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__23_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__23_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__23_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321112/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318388/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317790/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315200/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312753/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__29_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 742: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__21_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__27_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__21_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__21_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321688/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319088/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317658/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314266/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312284/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__27_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 743: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__14_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__16_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__14_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__14_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321628/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319009/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317751/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314462/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312675/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__16_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 744: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__21_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__11_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__21_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__21_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321688/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319088/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317658/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314266/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311964/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__11_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 745: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__0_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__26_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321629/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319012/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317752/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314435/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312668/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__0_/D    
#-----------------------------------------------------------------------------------------------------------------



Path 746: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__23_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__23_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__23_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321399/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318701/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317791/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315209/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312757/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__29_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 747: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__20_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__26_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__20_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__20_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321245/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318500/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317677/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314479/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311810/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__26_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 748: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__14_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__16_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__14_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__14_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321044/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318865/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317762/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315004/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312542/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__16_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 749: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__23_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__23_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__23_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321399/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318701/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317791/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315209/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311915/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__13_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 750: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__20_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__10_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__20_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__20_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321245/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318500/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317677/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314479/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312026/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__10_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 751: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__0_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_24__26_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321038/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318869/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317763/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315003/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312576/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_23__0_/D    
#-----------------------------------------------------------------------------------------------------------------



Path 752: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__23_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__23_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__23_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320711/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318763/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317784/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315182/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312744/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__29_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 753: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__22_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__27_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__22_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__22_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320733/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319175/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317681/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314503/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311827/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__27_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 754: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__20_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__26_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__20_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__20_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321217/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318453/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317679/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314493/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311819/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__26_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 755: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__23_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__23_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__23_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320711/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318763/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317784/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315182/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311899/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__13_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 756: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__20_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__10_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__20_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__20_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321217/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318453/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317679/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314493/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312009/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__10_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 757: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__0_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_22__26_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321493/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318813/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317706/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314806/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312274/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__0_/D    
#-----------------------------------------------------------------------------------------------------------------



Path 758: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__23_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__23_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__23_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320643/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318675/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317781/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315172/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312739/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__29_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 759: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__22_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__26_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__22_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__22_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320902/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318640/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317667/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314322/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311737/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__26_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 760: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__10_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__16_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__10_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__10_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321746/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319180/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317722/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315063/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312525/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__16_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 761: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__22_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__10_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__22_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__22_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320902/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318640/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317667/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314322/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312065/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__10_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 762: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__0_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_21__26_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320850/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319181/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317723/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315064/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312506/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__0_/D    
#-----------------------------------------------------------------------------------------------------------------



Path 763: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__23_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__23_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__23_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321196/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318609/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317782/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315174/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312740/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__29_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 764: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__21_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__27_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__21_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__21_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321703/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319139/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317818/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315320/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312812/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__27_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 765: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__20_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__26_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__20_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__20_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321325/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318603/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317812/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315288/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312797/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__26_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 766: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__16_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__26_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320880/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319073/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317725/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314989/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312512/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__16_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 767: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__23_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__23_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__23_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321196/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318609/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317782/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315174/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311883/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__13_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 768: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__21_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__11_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__21_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__21_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321703/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319139/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317818/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315320/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311977/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__11_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 769: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__20_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__10_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__20_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__20_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321325/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318603/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317812/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315288/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312054/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__10_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 770: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__0_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__26_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320880/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319073/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317725/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314989/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312510/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__0_/D    
#-----------------------------------------------------------------------------------------------------------------



Path 771: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__28_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__28_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__28_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321135/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318618/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317779/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315144/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312725/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__29_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 772: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__27_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__27_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__27_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320577/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318280/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317665/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314307/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311729/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__27_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 773: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__20_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__26_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__20_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__20_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320642/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318495/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317668/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314335/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311742/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__26_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 774: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__28_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__28_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__28_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321135/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318618/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317779/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315144/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311962/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__13_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 775: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__11_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__27_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__27_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320577/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318280/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317665/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314307/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311910/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__11_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 776: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__20_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__10_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__20_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__20_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320642/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318495/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317668/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314335/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311949/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__10_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 777: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__23_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__23_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__23_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321424/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318727/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317783/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315176/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312741/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__29_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 778: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__10_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__16_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__10_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__10_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321576/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318938/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317772/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314992/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312529/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__16_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 779: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__23_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__23_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__23_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321424/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318727/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317783/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315176/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312071/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__13_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 780: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__21_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__11_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__21_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__21_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321644/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318995/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317669/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314343/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312101/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__11_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 781: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__0_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__26_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320681/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318940/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317771/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314993/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312521/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__0_/D    
#-----------------------------------------------------------------------------------------------------------------



Path 782: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__23_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__23_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__23_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321340/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318624/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317780/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315168/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312737/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__29_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 783: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__23_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__23_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__23_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321340/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318624/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317780/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315168/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311847/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__13_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 784: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__23_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__23_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__23_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321002/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318632/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317796/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315227/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312766/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__29_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 785: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__21_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__27_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__21_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__21_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320974/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318886/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317685/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314754/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312130/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__27_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 786: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__20_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__26_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__20_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__20_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321227/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318469/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317816/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315312/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312809/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__26_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 787: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__21_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__11_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__21_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_14__21_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320974/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318886/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317685/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314754/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312135/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__11_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 788: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__23_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__23_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__23_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321361/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318649/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317789/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315198/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312752/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__29_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 789: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__22_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__26_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__22_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__22_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321263/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318516/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317672/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314379/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311763/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__26_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 790: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__10_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__16_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__10_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__10_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321019/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318346/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317754/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314387/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312686/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__16_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 791: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__23_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__23_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__23_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321361/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318649/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317789/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315198/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311980/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__13_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 792: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__0_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_13__26_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321818/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320534/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317755/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314375/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312672/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_12__0_/D    
#-----------------------------------------------------------------------------------------------------------------



Path 793: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__25_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__25_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__25_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321417/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318719/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317785/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315184/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312745/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__29_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 794: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__21_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__27_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__21_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__21_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320843/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318202/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317673/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314395/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311770/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__27_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 795: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__20_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__26_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__20_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__20_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321287/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318549/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317682/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314505/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311829/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__26_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 796: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__12_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__16_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__12_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__12_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320950/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318896/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317732/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315010/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312550/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__16_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 797: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__21_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__11_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__21_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__21_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320843/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318202/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317673/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314395/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312097/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__11_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 798: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__20_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__10_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__20_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__20_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321287/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318549/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317682/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314505/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311940/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__10_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 799: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__0_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_11__26_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321549/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318899/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317731/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315009/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312585/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__0_/D    
#-----------------------------------------------------------------------------------------------------------------



Path 800: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__23_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__23_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__23_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321344/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318582/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317793/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315215/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312760/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__29_/D    
#-----------------------------------------------------------------------------------------------------------------



Path 801: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__21_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__27_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__21_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__21_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321311/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318839/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317663/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314291/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311721/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__27_/D    
#-----------------------------------------------------------------------------------------------------------------



Path 802: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__6_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__16_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__6_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__6_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321607/Y                   
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318976/Y                   
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317693/Y                   
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314803/Y                   
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312276/Y                   
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__16_/D   
#----------------------------------------------------------------------------------------------------------------



Path 803: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__23_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__23_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__23_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321344/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318582/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317793/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315215/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311811/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__13_/D    
#-----------------------------------------------------------------------------------------------------------------



Path 804: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__0_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_10__26_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321610/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318980/Y                    
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317709/Y                    
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314804/Y                    
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312272/Y                    
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__0_/D     
#-----------------------------------------------------------------------------------------------------------------



Path 805: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__23_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__23_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__23_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320775/Y                   
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318658/Y                   
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317787/Y                   
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315192/Y                   
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312749/Y                   
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__29_/D   
#----------------------------------------------------------------------------------------------------------------



Path 806: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__21_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__27_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__21_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__21_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320763/Y                   
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318170/Y                   
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317671/Y                   
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314367/Y                   
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311758/Y                   
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__27_/D   
#----------------------------------------------------------------------------------------------------------------



Path 807: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__10_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__16_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__10_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__10_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321724/Y                   
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319149/Y                   
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317753/Y                   
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315015/Y                   
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312578/Y                   
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__16_/D   
#----------------------------------------------------------------------------------------------------------------



Path 808: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__23_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__23_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__23_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320775/Y                   
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318658/Y                   
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317787/Y                   
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315192/Y                   
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311891/Y                   
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__13_/D   
#----------------------------------------------------------------------------------------------------------------



Path 809: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__21_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__11_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__21_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__21_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320763/Y                   
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318170/Y                   
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317671/Y                   
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314367/Y                   
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311917/Y                   
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__11_/D   
#----------------------------------------------------------------------------------------------------------------



Path 810: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__0_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_9__26_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321469/Y                   
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318786/Y                   
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317750/Y                   
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315016/Y                   
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312568/Y                   
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__0_/D    
#----------------------------------------------------------------------------------------------------------------



Path 811: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__25_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__25_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__25_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321319/Y                   
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318590/Y                   
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317795/Y                   
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315223/Y                   
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312764/Y                   
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__29_/D   
#----------------------------------------------------------------------------------------------------------------



Path 812: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__21_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__27_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__21_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__21_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321089/Y                   
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318796/Y                   
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317680/Y                   
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314501/Y                   
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311826/Y                   
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__27_/D   
#----------------------------------------------------------------------------------------------------------------



Path 813: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__10_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__16_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__10_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__10_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320616/Y                   
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318220/Y                   
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317727/Y                   
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315059/Y                   
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312516/Y                   
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__16_/D   
#----------------------------------------------------------------------------------------------------------------



Path 814: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__25_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__25_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__25_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321319/Y                   
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318590/Y                   
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317795/Y                   
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315223/Y                   
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311906/Y                   
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__13_/D   
#----------------------------------------------------------------------------------------------------------------



Path 815: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__21_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__11_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__21_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__21_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321089/Y                   
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318796/Y                   
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317680/Y                   
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314501/Y                   
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311971/Y                   
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__11_/D   
#----------------------------------------------------------------------------------------------------------------



Path 816: MET (2572 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__0_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1090                  
             Slack:=    2572                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__26_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__26_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320574/Y                   
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318227/Y                   
    138    2879    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317726/Y                   
    117    2995    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315061/Y                   
    144    3140    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312581/Y                   
      0    3140     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__0_/D    
#----------------------------------------------------------------------------------------------------------------



Path 817: MET (2575 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__0_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     342                  
       Uncertainty:-     100                  
     Required Time:=    5708                  
      Launch Clock:-    2050                  
         Data Path:-    1082                  
             Slack:=    2575                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__26_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__26_/Q   
    143    2620    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321059/Y                    
    113    2733    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318361/Y                    
    138    2871    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317739/Y                    
    117    2988    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315017/Y                    
    144    3132    46      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312589/Y                    
      0    3132     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__0_/D    
#-----------------------------------------------------------------------------------------------------------------



Path 818: MET (2576 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/this_addr_g_int_reg_0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (R) I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK
          Clock: (R) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/this_addr_g_int_reg_0_/D
          Clock: (R) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    4100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4100            0     
                                              
             Setup:-     325                  
       Uncertainty:-     100                  
     Required Time:=    3675                  
      Launch Clock:-       0                  
         Data Path:-    1099                  
             Slack:=    2576                  

#--------------------------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell          Power                                  Timing Point                                
#  (ps)   (ps)   (ps)        (fF)                  Domain                                                                              
#--------------------------------------------------------------------------------------------------------------------------------------
      0       0   200    233    -  (arrival)     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_9/CLK                                            
    428     428    61      1  1.0  SDFFASX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/R_9/Q                                              
    155     583    52      1  0.7  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g325503/SO                                         
    122     706    34      1  1.0  NOR2X0_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3434/Y                                                       
     82     788    44      1  1.0  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3361/C1                                                      
    157     945    68      5  2.8  HADDX1_LVT    PD_ORCA_TOP I_SDRAM_TOP/g3357/SO                                                      
    154    1099    63      1  0.5  MUX21X1_LVT   PD_ORCA_TOP I_SDRAM_TOP/g3354/Y                                                       
      0    1099     -      1    -  SDFFARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_WRITE_FIFO\/SD_FIFO_CTL\/U2\/this_addr_g_int_reg_0_/D 
#--------------------------------------------------------------------------------------------------------------------------------------



Path 819: MET (2579 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__10_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__16_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1082                  
             Slack:=    2579                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__10_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__10_/Q   
    143    2620    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321074/Y                    
    113    2733    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318369/Y                    
    138    2871    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317733/Y                    
    117    2988    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315018/Y                    
    144    3132    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312574/Y                    
      0    3132     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__16_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 820: MET (2579 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__21_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__27_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1082                  
             Slack:=    2579                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__21_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__21_/Q   
    143    2620    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321355/Y                    
    113    2733    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319237/Y                    
    138    2871    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317838/Y                    
    117    2988    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315382/Y                    
    144    3132    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312843/Y                    
      0    3132     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__27_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 821: MET (2579 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__21_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__11_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1082                  
             Slack:=    2579                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__21_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__21_/Q   
    143    2620    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321355/Y                    
    113    2733    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319237/Y                    
    138    2871    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317838/Y                    
    117    2988    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315382/Y                    
    144    3132    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311984/Y                    
      0    3132     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__11_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 822: MET (2579 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__21_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__27_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1082                  
             Slack:=    2579                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__21_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__21_/Q   
    143    2620    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321109/Y                   
    113    2733    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318386/Y                   
    138    2871    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317729/Y                   
    117    2988    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315002/Y                   
    144    3132    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312539/Y                   
      0    3132     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__27_/D   
#----------------------------------------------------------------------------------------------------------------



Path 823: MET (2579 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__21_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__11_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1082                  
             Slack:=    2579                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__21_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__21_/Q   
    143    2620    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321109/Y                   
    113    2733    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318386/Y                   
    138    2871    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317729/Y                   
    117    2988    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315002/Y                   
    144    3132    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312595/Y                   
      0    3132     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__11_/D   
#----------------------------------------------------------------------------------------------------------------



Path 824: MET (2579 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__20_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__26_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1082                  
             Slack:=    2579                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__20_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__20_/Q   
    143    2620    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321210/Y                   
    113    2733    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318445/Y                   
    138    2871    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317676/Y                   
    117    2988    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314477/Y                   
    144    3132    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311809/Y                   
      0    3132     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__26_/D   
#----------------------------------------------------------------------------------------------------------------



Path 825: MET (2579 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__20_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__10_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1082                  
             Slack:=    2579                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__20_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__20_/Q   
    143    2620    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321210/Y                   
    113    2733    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318445/Y                   
    138    2871    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317676/Y                   
    117    2988    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314477/Y                   
    144    3132    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311931/Y                   
      0    3132     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__10_/D   
#----------------------------------------------------------------------------------------------------------------



Path 826: MET (2579 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__21_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__27_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1082                  
             Slack:=    2579                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__21_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__21_/Q   
    143    2620    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320773/Y                   
    113    2733    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319190/Y                   
    138    2871    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317829/Y                   
    117    2988    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315360/Y                   
    144    3132    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312832/Y                   
      0    3132     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__27_/D   
#----------------------------------------------------------------------------------------------------------------



Path 827: MET (2579 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__21_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__11_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1082                  
             Slack:=    2579                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__21_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__21_/Q   
    143    2620    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320773/Y                   
    113    2733    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319190/Y                   
    138    2871    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317829/Y                   
    117    2988    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315360/Y                   
    144    3132    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312079/Y                   
      0    3132     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__11_/D   
#----------------------------------------------------------------------------------------------------------------



Path 828: MET (2580 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__30_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__30_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__30_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1082                  
             Slack:=    2580                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__30_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__30_/Q   
    148    2625    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321989/Y                    
    128    2753    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319969/Y                    
    128    2881    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315844/Y                    
    128    3009    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313598/Y                    
    122    3132    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310823/Y                    
      0    3132     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__30_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 829: MET (2580 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__26_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1082                  
             Slack:=    2580                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__26_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__26_/Q   
    148    2625    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322665/Y                    
    128    2753    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319979/Y                    
    128    2881    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316685/Y                    
    128    3009    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314158/Y                    
    122    3132    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311645/Y                    
      0    3132     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__26_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 830: MET (2580 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__22_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__22_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__22_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1082                  
             Slack:=    2580                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__22_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__22_/Q   
    148    2625    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322010/Y                    
    128    2753    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319978/Y                    
    128    2881    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315796/Y                    
    128    3009    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313365/Y                    
    122    3132    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310614/Y                    
      0    3132     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__22_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 831: MET (2580 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__18_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__18_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__18_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1082                  
             Slack:=    2580                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__18_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__18_/Q   
    148    2625    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322715/Y                    
    128    2753    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319977/Y                    
    128    2881    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316684/Y                    
    128    3009    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313336/Y                    
    122    3132    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311290/Y                    
      0    3132     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__18_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 832: MET (2580 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__14_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__14_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1082                  
             Slack:=    2580                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__14_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__14_/Q   
    148    2625    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322017/Y                    
    128    2753    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319976/Y                    
    128    2881    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315895/Y                    
    128    3009    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313597/Y                    
    122    3132    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311447/Y                    
      0    3132     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__14_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 833: MET (2580 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__10_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__10_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1082                  
             Slack:=    2580                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__10_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__10_/Q   
    148    2625    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322416/Y                    
    128    2753    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319975/Y                    
    128    2881    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316683/Y                    
    128    3009    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314157/Y                    
    122    3132    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310625/Y                    
      0    3132     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__10_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 834: MET (2580 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__6_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__6_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__6_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1082                  
             Slack:=    2580                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__6_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__6_/Q   
    148    2625    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322388/Y                   
    128    2753    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319974/Y                   
    128    2881    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315894/Y                   
    128    3009    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313364/Y                   
    122    3132    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310906/Y                   
      0    3132     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__6_/D   
#----------------------------------------------------------------------------------------------------------------



Path 835: MET (2580 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__2_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__2_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1082                  
             Slack:=    2580                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__2_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__2_/Q   
    148    2625    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322258/Y                   
    128    2753    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319971/Y                   
    128    2881    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316682/Y                   
    128    3009    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313337/Y                   
    122    3132    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310599/Y                   
      0    3132     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__2_/D   
#----------------------------------------------------------------------------------------------------------------



Path 836: MET (2580 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1082                  
             Slack:=    2580                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__29_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__29_/Q   
    148    2625    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322484/Y                    
    128    2753    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320039/Y                    
    128    2881    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315501/Y                    
    128    3009    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313492/Y                    
    122    3132    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311364/Y                    
      0    3132     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__29_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 837: MET (2580 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__25_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__25_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__25_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1082                  
             Slack:=    2580                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__25_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__25_/Q   
    148    2625    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321902/Y                    
    128    2753    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320037/Y                    
    128    2881    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317920/Y                    
    128    3009    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313007/Y                    
    122    3132    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310409/Y                    
      0    3132     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__25_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 838: MET (2580 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__21_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__21_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__21_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1082                  
             Slack:=    2580                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__21_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__21_/Q   
    148    2625    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322314/Y                    
    128    2753    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319266/Y                    
    128    2881    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315500/Y                    
    128    3009    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312973/Y                    
    122    3132    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311119/Y                    
      0    3132     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__21_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 839: MET (2580 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__17_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__17_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1082                  
             Slack:=    2580                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__17_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__17_/Q   
    148    2625    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322586/Y                    
    128    2753    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320047/Y                    
    128    2881    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317927/Y                    
    128    3009    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314213/Y                    
    122    3132    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311676/Y                    
      0    3132     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__17_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 840: MET (2580 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__13_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1082                  
             Slack:=    2580                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__13_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__13_/Q   
    148    2625    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321897/Y                    
    128    2753    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320046/Y                    
    128    2881    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315499/Y                    
    128    3009    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313493/Y                    
    122    3132    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310730/Y                    
      0    3132     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__13_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 841: MET (2580 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__9_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__9_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__9_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1082                  
             Slack:=    2580                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__9_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__9_/Q   
    148    2625    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322781/Y                   
    128    2753    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320043/Y                   
    128    2881    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317926/Y                   
    128    3009    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313005/Y                   
    122    3132    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310663/Y                   
      0    3132     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__9_/D   
#----------------------------------------------------------------------------------------------------------------



Path 842: MET (2580 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__5_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__5_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1082                  
             Slack:=    2580                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__5_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__5_/Q   
    148    2625    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321859/Y                   
    128    2753    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320042/Y                   
    128    2881    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315502/Y                   
    128    3009    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312974/Y                   
    122    3132    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310385/Y                   
      0    3132     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__5_/D   
#----------------------------------------------------------------------------------------------------------------



Path 843: MET (2580 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__1_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__1_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__1_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1082                  
             Slack:=    2580                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__1_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__1_/Q   
    148    2625    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322528/Y                   
    128    2753    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320041/Y                   
    128    2881    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317923/Y                   
    128    3009    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314211/Y                   
    122    3132    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310393/Y                   
      0    3132     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__1_/D   
#----------------------------------------------------------------------------------------------------------------



Path 844: MET (2580 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__28_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__28_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__28_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1082                  
             Slack:=    2580                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__28_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__28_/Q   
    148    2625    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322711/Y                   
    128    2753    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319942/Y                   
    128    2881    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316177/Y                   
    128    3009    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313119/Y                   
    122    3132    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310482/Y                   
      0    3132     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__28_/D   
#----------------------------------------------------------------------------------------------------------------



Path 845: MET (2580 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__24_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__24_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__24_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1082                  
             Slack:=    2580                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__24_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__24_/Q   
    148    2625    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322488/Y                   
    128    2753    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319940/Y                   
    128    2881    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316629/Y                   
    128    3009    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312893/Y                   
    122    3132    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310334/Y                   
      0    3132     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__24_/D   
#----------------------------------------------------------------------------------------------------------------



Path 846: MET (2580 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__20_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__20_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__20_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1082                  
             Slack:=    2580                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__20_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__20_/Q   
    148    2625    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322693/Y                   
    128    2753    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319938/Y                   
    128    2881    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316182/Y                   
    128    3009    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313786/Y                   
    122    3132    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311148/Y                   
      0    3132     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__20_/D   
#----------------------------------------------------------------------------------------------------------------



Path 847: MET (2580 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__16_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__16_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1082                  
             Slack:=    2580                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__16_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__16_/Q   
    148    2625    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322702/Y                   
    128    2753    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319929/Y                   
    128    2881    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316618/Y                   
    128    3009    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314110/Y                   
    122    3132    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310991/Y                   
      0    3132     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__16_/D   
#----------------------------------------------------------------------------------------------------------------



Path 848: MET (2580 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__12_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__12_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__12_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1082                  
             Slack:=    2580                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__12_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__12_/Q   
    148    2625    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322681/Y                   
    128    2753    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319926/Y                   
    128    2881    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316181/Y                   
    128    3009    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313118/Y                   
    122    3132    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310989/Y                   
      0    3132     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__12_/D   
#----------------------------------------------------------------------------------------------------------------



Path 849: MET (2580 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__8_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__8_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__8_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1082                  
             Slack:=    2580                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                      
#---------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__8_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__8_/Q   
    148    2625    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322897/Y                  
    128    2753    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319921/Y                  
    128    2881    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316614/Y                  
    128    3009    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312892/Y                  
    122    3132    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311106/Y                  
      0    3132     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__8_/D   
#---------------------------------------------------------------------------------------------------------------



Path 850: MET (2580 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__4_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__4_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__4_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1082                  
             Slack:=    2580                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                      
#---------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__4_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__4_/Q   
    148    2625    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321920/Y                  
    128    2753    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319917/Y                  
    128    2881    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316178/Y                  
    128    3009    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313783/Y                  
    122    3132    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311084/Y                  
      0    3132     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__4_/D   
#---------------------------------------------------------------------------------------------------------------



Path 851: MET (2580 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__0_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__0_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1082                  
             Slack:=    2580                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                      
#---------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__0_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__0_/Q   
    148    2625    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322814/Y                  
    128    2753    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319741/Y                  
    128    2881    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316633/Y                  
    128    3009    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314117/Y                  
    122    3132    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311611/Y                  
      0    3132     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_6__0_/D   
#---------------------------------------------------------------------------------------------------------------



Path 852: MET (2580 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__11_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     350                  
       Uncertainty:-     100                  
     Required Time:=    5700                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2580                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__27_/CLK 
    433    2483    67      4  2.1  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__27_/Q   
    146    2629    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320923/Y                    
    103    2732    56      2  1.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318112/Y                    
    138    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315837/Y                    
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313100/Y                    
    122    3120    62      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310469/Y                    
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__11_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 853: MET (2581 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__23_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__27_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1080                  
             Slack:=    2581                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__23_/CLK 
    426    2476    62      3  1.5  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__23_/Q   
    142    2618    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321779/Y                    
    113    2731    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319225/Y                    
    138    2869    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317833/Y                    
    117    2986    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315368/Y                    
    144    3130    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312836/Y                    
      0    3130     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__27_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 854: MET (2581 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__23_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__11_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1080                  
             Slack:=    2581                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__23_/CLK 
    426    2476    62      3  1.5  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__23_/Q   
    142    2618    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321779/Y                    
    113    2731    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319225/Y                    
    138    2869    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317833/Y                    
    117    2986    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315368/Y                    
    144    3130    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311992/Y                    
      0    3130     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__11_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 855: MET (2581 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__12_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__16_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1080                  
             Slack:=    2581                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__12_/CLK 
    426    2476    62      3  1.5  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__12_/Q   
    142    2618    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320551/Y                   
    113    2731    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318754/Y                   
    138    2869    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317711/Y                   
    117    2986    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314970/Y                   
    144    3130    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312441/Y                   
      0    3130     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__16_/D   
#----------------------------------------------------------------------------------------------------------------



Path 856: MET (2581 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__0_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__0_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1080                  
             Slack:=    2581                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                      
#---------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__0_/CLK 
    426    2476    62      3  1.5  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__0_/Q   
    142    2618    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320806/Y                  
    113    2731    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318160/Y                  
    138    2869    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317710/Y                  
    117    2986    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314969/Y                  
    144    3130    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312443/Y                  
      0    3130     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__0_/D   
#---------------------------------------------------------------------------------------------------------------



Path 857: MET (2581 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__25_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1080                  
             Slack:=    2581                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__25_/CLK 
    426    2476    62      3  1.5  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__25_/Q   
    142    2618    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321369/Y                   
    113    2731    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318666/Y                   
    138    2869    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317794/Y                   
    117    2986    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315219/Y                   
    144    3130    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312762/Y                   
      0    3130     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__29_/D   
#----------------------------------------------------------------------------------------------------------------



Path 858: MET (2581 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__21_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__26_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1080                  
             Slack:=    2581                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__21_/CLK 
    426    2476    62      3  1.5  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__21_/Q   
    142    2618    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321231/Y                   
    113    2731    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318477/Y                   
    138    2869    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317678/Y                   
    117    2986    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314489/Y                   
    144    3130    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311816/Y                   
      0    3130     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__26_/D   
#----------------------------------------------------------------------------------------------------------------



Path 859: MET (2581 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__25_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1080                  
             Slack:=    2581                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__25_/CLK 
    426    2476    62      3  1.5  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__25_/Q   
    142    2618    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321369/Y                   
    113    2731    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318666/Y                   
    138    2869    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317794/Y                   
    117    2986    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315219/Y                   
    144    3130    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311933/Y                   
      0    3130     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__13_/D   
#----------------------------------------------------------------------------------------------------------------



Path 860: MET (2581 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__21_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__10_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1080                  
             Slack:=    2581                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__21_/CLK 
    426    2476    62      3  1.5  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__21_/Q   
    142    2618    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321231/Y                   
    113    2731    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318477/Y                   
    138    2869    52      1  0.5  OA22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317678/Y                   
    117    2986    74      2  1.0  OA221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314489/Y                   
    144    3130    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311956/Y                   
      0    3130     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__10_/D   
#----------------------------------------------------------------------------------------------------------------



Path 861: MET (2581 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__26_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     342                  
       Uncertainty:-     100                  
     Required Time:=    5708                  
      Launch Clock:-    2050                  
         Data Path:-    1077                  
             Slack:=    2581                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__26_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__26_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322671/Y                   
    128    2748    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319827/Y                   
    128    2876    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315980/Y                   
    128    3004    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313479/Y                   
    122    3127    46      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310963/Y                   
      0    3127     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__26_/D   
#----------------------------------------------------------------------------------------------------------------



Path 862: MET (2581 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__31_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__15_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__31_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     350                  
       Uncertainty:-     100                  
     Required Time:=    5700                  
      Launch Clock:-    2050                  
         Data Path:-    1069                  
             Slack:=    2581                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__15_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__15_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321121/Y                    
    103    2730    56      2  1.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318041/Y                    
    138    2868    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315855/Y                    
    128    2997    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313379/Y                    
    122    3119    62      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310623/Y                    
      0    3119     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__31_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 863: MET (2585 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1077                  
             Slack:=    2585                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__29_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__29_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322173/Y                    
    128    2748    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320064/Y                    
    128    2876    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315620/Y                    
    128    3004    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313451/Y                    
    122    3127    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311328/Y                    
      0    3127     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__29_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 864: MET (2585 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__25_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__25_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__25_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1077                  
             Slack:=    2585                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__25_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__25_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322085/Y                    
    128    2748    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320063/Y                    
    128    2876    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317945/Y                    
    128    3004    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313087/Y                    
    122    3127    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310462/Y                    
      0    3127     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__25_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 865: MET (2585 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__21_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__21_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__21_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1077                  
             Slack:=    2585                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__21_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__21_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322874/Y                    
    128    2748    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320062/Y                    
    128    2876    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315619/Y                    
    128    3004    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313092/Y                    
    122    3127    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311160/Y                    
      0    3127     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__21_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 866: MET (2585 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__17_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__17_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1077                  
             Slack:=    2585                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__17_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__17_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322121/Y                    
    128    2748    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319608/Y                    
    128    2876    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317948/Y                    
    128    3004    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314237/Y                    
    122    3127    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311694/Y                    
      0    3127     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__17_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 867: MET (2585 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__13_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1077                  
             Slack:=    2585                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__13_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__13_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322130/Y                    
    128    2748    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319414/Y                    
    128    2876    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315617/Y                    
    128    3004    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313452/Y                    
    122    3127    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310688/Y                    
      0    3127     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__13_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 868: MET (2585 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__9_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__9_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__9_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1077                  
             Slack:=    2585                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__9_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__9_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322158/Y                   
    128    2748    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320066/Y                   
    128    2876    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317947/Y                   
    128    3004    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313086/Y                   
    122    3127    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310660/Y                   
      0    3127     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__9_/D   
#----------------------------------------------------------------------------------------------------------------



Path 869: MET (2585 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__5_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__5_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1077                  
             Slack:=    2585                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__5_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__5_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322155/Y                   
    128    2748    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319622/Y                   
    128    2876    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315621/Y                   
    128    3004    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313093/Y                   
    122    3127    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310466/Y                   
      0    3127     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__5_/D   
#----------------------------------------------------------------------------------------------------------------



Path 870: MET (2585 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__1_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__1_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__1_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1077                  
             Slack:=    2585                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__1_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_29__1_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322739/Y                   
    128    2748    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319629/Y                   
    128    2876    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317946/Y                   
    128    3004    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314236/Y                   
    122    3127    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310463/Y                   
      0    3127     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_28__1_/D   
#----------------------------------------------------------------------------------------------------------------



Path 871: MET (2585 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1077                  
             Slack:=    2585                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__29_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__29_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322736/Y                   
    128    2748    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319787/Y                   
    128    2876    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315458/Y                   
    128    3004    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313427/Y                   
    122    3127    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311342/Y                   
      0    3127     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__29_/D   
#----------------------------------------------------------------------------------------------------------------



Path 872: MET (2585 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__25_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__25_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__25_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1077                  
             Slack:=    2585                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__25_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__25_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322504/Y                   
    128    2748    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319786/Y                   
    128    2876    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316491/Y                   
    128    3004    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312882/Y                   
    122    3127    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310324/Y                   
      0    3127     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__25_/D   
#----------------------------------------------------------------------------------------------------------------



Path 873: MET (2585 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__21_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__21_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__21_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1077                  
             Slack:=    2585                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__21_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__21_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322825/Y                   
    128    2748    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319433/Y                   
    128    2876    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315457/Y                   
    128    3004    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312908/Y                   
    122    3127    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311111/Y                   
      0    3127     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__21_/D   
#----------------------------------------------------------------------------------------------------------------



Path 874: MET (2585 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__17_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__17_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1077                  
             Slack:=    2585                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__17_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__17_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322208/Y                   
    128    2748    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319792/Y                   
    128    2876    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316495/Y                   
    128    3004    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314036/Y                   
    122    3127    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311571/Y                   
      0    3127     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__17_/D   
#----------------------------------------------------------------------------------------------------------------



Path 875: MET (2585 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__13_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1077                  
             Slack:=    2585                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__13_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__13_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322467/Y                   
    128    2748    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319790/Y                   
    128    2876    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315456/Y                   
    128    3004    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313428/Y                   
    122    3127    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310665/Y                   
      0    3127     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__13_/D   
#----------------------------------------------------------------------------------------------------------------



Path 876: MET (2585 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__9_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__9_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__9_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1077                  
             Slack:=    2585                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                      
#---------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__9_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__9_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322328/Y                  
    128    2748    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319789/Y                  
    128    2876    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316493/Y                  
    128    3004    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312881/Y                  
    122    3127    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310753/Y                  
      0    3127     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__9_/D   
#---------------------------------------------------------------------------------------------------------------



Path 877: MET (2585 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__5_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__5_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1077                  
             Slack:=    2585                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                      
#---------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__5_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__5_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322771/Y                  
    128    2748    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319291/Y                  
    128    2876    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315459/Y                  
    128    3004    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312909/Y                  
    122    3127    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310347/Y                  
      0    3127     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__5_/D   
#---------------------------------------------------------------------------------------------------------------



Path 878: MET (2585 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__1_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__1_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__1_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1077                  
             Slack:=    2585                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                      
#---------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__1_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_8__1_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322048/Y                  
    128    2748    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319327/Y                  
    128    2876    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316492/Y                  
    128    3004    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314034/Y                  
    122    3127    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310329/Y                  
      0    3127     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_7__1_/D   
#---------------------------------------------------------------------------------------------------------------



Path 879: MET (2585 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__30_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__30_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__30_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1077                  
             Slack:=    2585                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__30_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__30_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322507/Y                   
    128    2748    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319713/Y                   
    128    2876    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315849/Y                   
    128    3004    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313554/Y                   
    122    3127    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310796/Y                   
      0    3127     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__30_/D   
#----------------------------------------------------------------------------------------------------------------



Path 880: MET (2585 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__22_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__22_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__22_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1077                  
             Slack:=    2585                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__22_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__22_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322269/Y                   
    128    2748    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319812/Y                   
    128    2876    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316085/Y                   
    128    3004    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313319/Y                   
    122    3127    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310593/Y                   
      0    3127     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__22_/D   
#----------------------------------------------------------------------------------------------------------------



Path 881: MET (2585 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__18_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__18_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__18_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1077                  
             Slack:=    2585                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__18_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__18_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322196/Y                   
    128    2748    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319968/Y                   
    128    2876    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317912/Y                   
    128    3004    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313384/Y                   
    122    3127    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311285/Y                   
      0    3127     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__18_/D   
#----------------------------------------------------------------------------------------------------------------



Path 882: MET (2585 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__14_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__14_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1077                  
             Slack:=    2585                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__14_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__14_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321985/Y                   
    128    2748    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320014/Y                   
    128    2876    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315852/Y                   
    128    3004    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313294/Y                   
    122    3127    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311429/Y                   
      0    3127     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__14_/D   
#----------------------------------------------------------------------------------------------------------------



Path 883: MET (2585 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__10_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__10_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1077                  
             Slack:=    2585                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__10_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__10_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322411/Y                   
    128    2748    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319626/Y                   
    128    2876    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315987/Y                   
    128    3004    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313483/Y                   
    122    3127    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310710/Y                   
      0    3127     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__10_/D   
#----------------------------------------------------------------------------------------------------------------



Path 884: MET (2585 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__6_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__6_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__6_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1077                  
             Slack:=    2585                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                      
#---------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__6_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__6_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322526/Y                  
    128    2748    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319454/Y                  
    128    2876    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315850/Y                  
    128    3004    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313318/Y                  
    122    3127    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310861/Y                  
      0    3127     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__6_/D   
#---------------------------------------------------------------------------------------------------------------



Path 885: MET (2585 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__2_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__2_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1077                  
             Slack:=    2585                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                      
#---------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__2_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_5__2_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322600/Y                  
    128    2748    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319702/Y                  
    128    2876    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315982/Y                  
    128    3004    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313386/Y                  
    122    3127    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310628/Y                  
      0    3127     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__2_/D   
#---------------------------------------------------------------------------------------------------------------



Path 886: MET (2585 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1077                  
             Slack:=    2585                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__29_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__29_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321996/Y                   
    128    2748    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319819/Y                   
    128    2876    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315432/Y                   
    128    3004    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312878/Y                   
    122    3127    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311339/Y                   
      0    3127     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__29_/D   
#----------------------------------------------------------------------------------------------------------------



Path 887: MET (2585 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__25_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__25_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__25_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1077                  
             Slack:=    2585                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__25_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__25_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322410/Y                   
    128    2748    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319817/Y                   
    128    2876    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316520/Y                   
    128    3004    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312929/Y                   
    122    3127    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310355/Y                   
      0    3127     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__25_/D   
#----------------------------------------------------------------------------------------------------------------



Path 888: MET (2585 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__21_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__21_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__21_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1077                  
             Slack:=    2585                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__21_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__21_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322061/Y                   
    128    2748    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319816/Y                   
    128    2876    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315431/Y                   
    128    3004    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312954/Y                   
    122    3127    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311128/Y                   
      0    3127     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__21_/D   
#----------------------------------------------------------------------------------------------------------------



Path 889: MET (2585 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__17_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__17_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1077                  
             Slack:=    2585                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__17_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__17_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322804/Y                   
    128    2748    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319822/Y                   
    128    2876    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316523/Y                   
    128    3004    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314050/Y                   
    122    3127    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311578/Y                   
      0    3127     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__17_/D   
#----------------------------------------------------------------------------------------------------------------



Path 890: MET (2585 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__13_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1077                  
             Slack:=    2585                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__13_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__13_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322075/Y                   
    128    2748    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319821/Y                   
    128    2876    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315435/Y                   
    128    3004    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312879/Y                   
    122    3127    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310323/Y                   
      0    3127     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__13_/D   
#----------------------------------------------------------------------------------------------------------------



Path 891: MET (2585 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__9_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__9_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__9_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1077                  
             Slack:=    2585                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                      
#---------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__9_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__9_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322421/Y                  
    128    2748    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319820/Y                  
    128    2876    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316522/Y                  
    128    3004    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312927/Y                  
    122    3127    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310738/Y                  
      0    3127     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__9_/D   
#---------------------------------------------------------------------------------------------------------------



Path 892: MET (2585 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__5_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__5_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1077                  
             Slack:=    2585                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                      
#---------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__5_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__5_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322506/Y                  
    128    2748    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319784/Y                  
    128    2876    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315434/Y                  
    128    3004    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312955/Y                  
    122    3127    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310375/Y                  
      0    3127     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__5_/D   
#---------------------------------------------------------------------------------------------------------------



Path 893: MET (2585 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__1_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__1_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__1_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1077                  
             Slack:=    2585                  

#---------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                    
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                      
#---------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__1_/CLK 
    427    2477    63      3  1.6  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_4__1_/Q   
    143    2620    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321956/Y                  
    128    2748    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319345/Y                  
    128    2876    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316521/Y                  
    128    3004    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314049/Y                  
    122    3127    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310362/Y                  
      0    3127     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_3__1_/D   
#---------------------------------------------------------------------------------------------------------------



Path 894: MET (2586 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__12_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__22_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__12_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     350                  
       Uncertainty:-     100                  
     Required Time:=    5700                  
      Launch Clock:-    2050                  
         Data Path:-    1064                  
             Slack:=    2586                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__22_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__22_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320599/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318954/Y                    
    139    2879    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316830/Y                    
    103    2982    56      2  1.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314416/Y                    
    132    3114    62      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311780/Y                    
      0    3114     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__12_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 895: MET (2586 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__7_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__17_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__7_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     350                  
       Uncertainty:-     100                  
     Required Time:=    5700                  
      Launch Clock:-    2050                  
         Data Path:-    1064                  
             Slack:=    2586                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__17_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_20__17_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321705/Y                    
    113    2740    64      4  2.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319117/Y                    
    139    2879    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317103/Y                    
    103    2982    56      2  1.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314610/Y                    
    132    3114    62      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312467/Y                    
      0    3114     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_19__7_/D    
#-----------------------------------------------------------------------------------------------------------------



Path 896: MET (2587 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__19_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__19_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__19_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     342                  
       Uncertainty:-     100                  
     Required Time:=    5708                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2587                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__19_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__19_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322329/Y                    
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320005/Y                    
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317881/Y                    
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313447/Y                    
    122    3120    46      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310686/Y                    
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__19_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 897: MET (2587 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__0_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__0_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     342                  
       Uncertainty:-     100                  
     Required Time:=    5708                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2587                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__0_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__0_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322016/Y                   
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319270/Y                   
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315452/Y                   
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312901/Y                   
    122    3120    46      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310326/Y                   
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__0_/D   
#----------------------------------------------------------------------------------------------------------------



Path 898: MET (2587 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__0_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__0_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     342                  
       Uncertainty:-     100                  
     Required Time:=    5708                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2587                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__0_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__0_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322310/Y                   
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319444/Y                   
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317888/Y                   
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314185/Y                   
    122    3120    46      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311657/Y                   
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__0_/D   
#----------------------------------------------------------------------------------------------------------------



Path 899: MET (2587 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__13_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     342                  
       Uncertainty:-     100                  
     Required Time:=    5708                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2587                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__13_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__13_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322382/Y                   
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319985/Y                   
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316693/Y                   
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314162/Y                   
    122    3120    46      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311647/Y                   
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_0__13_/D   
#----------------------------------------------------------------------------------------------------------------



Path 900: MET (2588 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__26__rep1/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__26__rep1/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     340                  
       Uncertainty:-     100                  
     Required Time:=    5710                  
      Launch Clock:-    2050                  
         Data Path:-    1071                  
             Slack:=    2588                  

#--------------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                        Timing Point                       
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                           
#--------------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__26_/CLK    
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__26_/Q      
    139    2608    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322686/Y                       
    128    2737    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319509/Y                       
    128    2865    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316171/Y                       
    128    2993    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313611/Y                       
    128    3121    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311679/Y                       
      0    3121     -      2    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__26__rep1/D 
#--------------------------------------------------------------------------------------------------------------------



Path 901: MET (2588 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__26_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     340                  
       Uncertainty:-     100                  
     Required Time:=    5710                  
      Launch Clock:-    2050                  
         Data Path:-    1071                  
             Slack:=    2588                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__26_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_18__26_/Q   
    139    2608    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322686/Y                    
    128    2737    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319509/Y                    
    128    2865    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316171/Y                    
    128    2993    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313611/Y                    
    128    3121    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311679/Y                    
      0    3121     -      2    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_17__26_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 902: MET (2589 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__19_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__19_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__19_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     342                  
       Uncertainty:-     100                  
     Required Time:=    5708                  
      Launch Clock:-    2050                  
         Data Path:-    1069                  
             Slack:=    2589                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__19_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_31__19_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321108/Y                    
    103    2730    56      2  1.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318040/Y                    
    138    2868    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315847/Y                    
    128    2997    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313310/Y                    
    122    3119    46      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310582/Y                    
      0    3119     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_30__19_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 903: MET (2589 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__2_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__2_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     342                  
       Uncertainty:-     100                  
     Required Time:=    5708                  
      Launch Clock:-    2050                  
         Data Path:-    1069                  
             Slack:=    2589                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__2_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_26__2_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321706/Y                   
    103    2730    56      2  1.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318104/Y                   
    138    2868    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317860/Y                   
    128    2997    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313404/Y                   
    122    3119    46      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310641/Y                   
      0    3119     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_25__2_/D   
#----------------------------------------------------------------------------------------------------------------



Path 904: MET (2589 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__10_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__10_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     342                  
       Uncertainty:-     100                  
     Required Time:=    5708                  
      Launch Clock:-    2050                  
         Data Path:-    1069                  
             Slack:=    2589                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__10_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_16__10_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320911/Y                    
    103    2730    56      2  1.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318063/Y                    
    138    2868    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315527/Y                    
    128    2997    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313463/Y                    
    122    3119    46      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310696/Y                    
      0    3119     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_15__10_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 905: MET (2589 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__25_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__26_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     342                  
       Uncertainty:-     100                  
     Required Time:=    5708                  
      Launch Clock:-    2050                  
         Data Path:-    1069                  
             Slack:=    2589                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__25_/CLK 
    432    2482    66      4  2.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_2__25_/Q   
    145    2627    39      1  0.6  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321171/Y                   
    103    2730    56      2  1.0  AO221X1_LVT    PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g318102/Y                   
    138    2868    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316643/Y                   
    128    2997    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314128/Y                   
    122    3119    46      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311628/Y                   
      0    3119     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_1__26_/D   
#----------------------------------------------------------------------------------------------------------------



Path 906: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__31_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__31_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__31_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__31_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__31_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322012/Y                    
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319309/Y                    
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316175/Y                    
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313515/Y                    
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310754/Y                    
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__31_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 907: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__30_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__30_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__30_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__30_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__30_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322287/Y                    
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319450/Y                    
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316222/Y                    
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313553/Y                    
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310794/Y                    
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__30_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 908: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__29_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__29_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322062/Y                    
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319809/Y                    
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315423/Y                    
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313684/Y                    
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311341/Y                    
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__29_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 909: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__28_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__28_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__28_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__28_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__28_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322046/Y                    
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319867/Y                    
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315769/Y                    
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313151/Y                    
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310498/Y                    
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__28_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 910: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__27_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__27_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__27_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322264/Y                    
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319308/Y                    
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315566/Y                    
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313025/Y                    
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310779/Y                    
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__27_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 911: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__26_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__26_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__26_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322793/Y                    
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319616/Y                    
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316418/Y                    
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313385/Y                    
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310770/Y                    
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__26_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 912: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__25_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__25_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__25_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__25_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__25_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322114/Y                    
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319807/Y                    
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316511/Y                    
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314043/Y                    
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310386/Y                    
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__25_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 913: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__24_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__24_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__24_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__24_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__24_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322775/Y                    
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319941/Y                    
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316624/Y                    
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314109/Y                    
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311601/Y                    
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__24_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 914: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__23_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__23_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__23_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__23_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__23_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322755/Y                    
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319307/Y                    
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316007/Y                    
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313518/Y                    
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310759/Y                    
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__23_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 915: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__22_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__22_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__22_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__22_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__22_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322871/Y                    
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319910/Y                    
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315936/Y                    
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313822/Y                    
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310648/Y                    
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__22_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 916: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__21_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__21_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__21_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__21_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__21_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322493/Y                    
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319806/Y                    
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315422/Y                    
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312862/Y                    
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311171/Y                    
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__21_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 917: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__20_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__20_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__20_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__20_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__20_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322093/Y                    
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319932/Y                    
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315780/Y                    
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313261/Y                    
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310550/Y                    
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__20_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 918: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__19_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__19_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__19_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__19_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__19_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322617/Y                    
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319306/Y                    
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315562/Y                    
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313502/Y                    
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310734/Y                    
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__19_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 919: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__18_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__18_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__18_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__18_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__18_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322147/Y                    
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319997/Y                    
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315916/Y                    
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313415/Y                    
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311302/Y                    
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__18_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 920: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__17_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__17_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__17_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__17_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321968/Y                    
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319805/Y                    
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316510/Y                    
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313071/Y                    
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310714/Y                    
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__17_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 921: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__16_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__16_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__16_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__16_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322591/Y                    
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319925/Y                    
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316612/Y                    
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313085/Y                    
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311099/Y                    
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__16_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 922: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__15_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__15_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__15_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__15_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__15_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322857/Y                    
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319305/Y                    
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316180/Y                    
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313514/Y                    
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311195/Y                    
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__15_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 923: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__14_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__14_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__14_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__14_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322522/Y                    
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319944/Y                    
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316209/Y                    
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313552/Y                    
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311388/Y                    
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__14_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 924: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__13_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__13_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__13_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322657/Y                    
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319804/Y                    
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315421/Y                    
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313685/Y                    
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310936/Y                    
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__13_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 925: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__12_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__12_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__12_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__12_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__12_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322880/Y                    
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319913/Y                    
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315774/Y                    
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313149/Y                    
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311020/Y                    
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__12_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 926: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__11_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__11_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__11_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__11_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322069/Y                    
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319315/Y                    
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315571/Y                    
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313033/Y                    
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310421/Y                    
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__11_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 927: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__10_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__10_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__10_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__10_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322031/Y                    
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319625/Y                    
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316280/Y                    
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313393/Y                    
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310617/Y                    
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__10_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 928: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__9_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__9_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__9_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__9_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__9_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322479/Y                   
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319813/Y                   
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316513/Y                   
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314044/Y                   
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311576/Y                   
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__9_/D   
#----------------------------------------------------------------------------------------------------------------



Path 929: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__8_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__8_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__8_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__8_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__8_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322413/Y                   
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319903/Y                   
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316599/Y                   
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314087/Y                   
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311042/Y                   
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__8_/D   
#----------------------------------------------------------------------------------------------------------------



Path 930: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__7_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__7_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__7_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__7_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__7_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321923/Y                   
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319314/Y                   
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316004/Y                   
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313517/Y                   
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311144/Y                   
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__7_/D   
#----------------------------------------------------------------------------------------------------------------



Path 931: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__6_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__6_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__6_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__6_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__6_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322405/Y                   
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319627/Y                   
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316217/Y                   
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313414/Y                   
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310871/Y                   
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__6_/D   
#----------------------------------------------------------------------------------------------------------------



Path 932: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__5_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__5_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__5_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__5_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322587/Y                   
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319811/Y                   
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315424/Y                   
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312863/Y                   
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310311/Y                   
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__5_/D   
#----------------------------------------------------------------------------------------------------------------



Path 933: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__4_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__4_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__4_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__4_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__4_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321935/Y                   
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319893/Y                   
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315770/Y                   
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313255/Y                   
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311054/Y                   
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__4_/D   
#----------------------------------------------------------------------------------------------------------------



Path 934: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__3_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__3_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__3_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__3_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322524/Y                   
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319777/Y                   
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315570/Y                   
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313501/Y                   
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310751/Y                   
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__3_/D   
#----------------------------------------------------------------------------------------------------------------



Path 935: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__2_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__2_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__2_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__2_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321866/Y                   
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319634/Y                   
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315926/Y                   
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313416/Y                   
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310649/Y                   
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__2_/D   
#----------------------------------------------------------------------------------------------------------------



Path 936: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__1_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__1_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__1_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__1_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__1_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322120/Y                   
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319810/Y                   
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316512/Y                   
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313072/Y                   
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310454/Y                   
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__1_/D   
#----------------------------------------------------------------------------------------------------------------



Path 937: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__0_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__0_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__0_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__0_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__0_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321945/Y                   
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319881/Y                   
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316582/Y                   
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313088/Y                   
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310461/Y                   
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__0_/D   
#----------------------------------------------------------------------------------------------------------------



Path 938: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__22_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__22_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__22_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__22_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_39__22_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322465/Y                    
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319393/Y                    
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315931/Y                    
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313399/Y                    
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310635/Y                    
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__22_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 939: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__31_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__31_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__31_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__31_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__31_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322890/Y                    
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319999/Y                    
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315975/Y                    
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313476/Y                    
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310712/Y                    
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__31_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 940: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__30_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__30_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__30_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__30_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__30_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322322/Y                    
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319716/Y                    
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315738/Y                    
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313807/Y                    
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310846/Y                    
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__30_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 941: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__29_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__29_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322606/Y                    
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319852/Y                    
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315546/Y                    
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313360/Y                    
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311327/Y                    
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__29_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 942: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__28_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__28_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__28_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__28_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__28_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321959/Y                    
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319399/Y                    
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315688/Y                    
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313174/Y                    
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310510/Y                    
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__28_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 943: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__27_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__27_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__27_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322730/Y                    
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320006/Y                    
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317882/Y                    
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314184/Y                    
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311660/Y                    
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__27_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 944: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__26_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__26_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__26_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322135/Y                    
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319709/Y                    
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316366/Y                    
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313945/Y                    
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311619/Y                    
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__26_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 945: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__25_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__25_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__25_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__25_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__25_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322855/Y                    
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319849/Y                    
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316563/Y                    
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312970/Y                    
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310382/Y                    
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__25_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 946: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__24_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__24_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__24_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__24_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__24_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322220/Y                    
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319267/Y                    
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315450/Y                    
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313707/Y                    
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310980/Y                    
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__24_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 947: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__23_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__23_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__23_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__23_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__23_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322109/Y                    
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319489/Y                    
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315974/Y                    
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313478/Y                    
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310716/Y                    
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__23_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 948: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__22_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__22_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__22_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__22_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__22_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321875/Y                    
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319707/Y                    
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315742/Y                    
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313238/Y                    
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310546/Y                    
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__22_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 949: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__21_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__21_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__21_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__21_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__21_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322167/Y                    
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319847/Y                    
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315543/Y                    
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313011/Y                    
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311130/Y                    
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__21_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 950: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__20_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__20_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__20_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__20_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__20_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322422/Y                    
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319276/Y                    
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316087/Y                    
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313180/Y                    
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310513/Y                    
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__20_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 951: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__18_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__18_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__18_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__18_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__18_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322684/Y                    
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319706/Y                    
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316362/Y                    
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313217/Y                    
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311212/Y                    
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__18_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 952: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__17_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__17_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__17_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__17_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322696/Y                    
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319857/Y                    
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316566/Y                    
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314074/Y                    
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311592/Y                    
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__17_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 953: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__16_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__16_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__16_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__16_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321934/Y                    
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319301/Y                    
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315442/Y                    
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312887/Y                    
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310639/Y                    
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__16_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 954: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__15_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__15_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__15_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__15_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__15_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322733/Y                    
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320003/Y                    
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315973/Y                    
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313475/Y                    
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311163/Y                    
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__15_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 955: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__14_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__14_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__14_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__14_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322574/Y                    
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319704/Y                    
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315741/Y                    
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313619/Y                    
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311034/Y                    
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__14_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 956: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__13_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__13_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__13_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321882/Y                    
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319856/Y                    
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315542/Y                    
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313361/Y                    
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310612/Y                    
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__13_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 957: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__12_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__12_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__12_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__12_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__12_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322447/Y                    
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319312/Y                    
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315687/Y                    
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313172/Y                    
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310999/Y                    
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__12_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 958: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__11_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__11_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__11_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__11_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322105/Y                    
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319598/Y                    
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317879/Y                    
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314182/Y                    
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311087/Y                    
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__11_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 959: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__10_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__10_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__10_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__10_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322751/Y                    
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319729/Y                    
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316381/Y                    
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313952/Y                    
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311522/Y                    
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__10_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 960: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__9_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__9_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__9_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__9_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__9_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322839/Y                   
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319855/Y                   
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316565/Y                   
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312969/Y                   
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310778/Y                   
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__9_/D   
#----------------------------------------------------------------------------------------------------------------



Path 961: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__8_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__8_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__8_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__8_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__8_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322805/Y                   
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319263/Y                   
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315438/Y                   
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313705/Y                   
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311047/Y                   
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__8_/D   
#----------------------------------------------------------------------------------------------------------------



Path 962: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__7_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__7_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__7_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__7_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__7_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321948/Y                   
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319604/Y                   
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315972/Y                   
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313477/Y                   
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311450/Y                   
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__7_/D   
#----------------------------------------------------------------------------------------------------------------



Path 963: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__6_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__6_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__6_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__6_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__6_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322011/Y                   
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319726/Y                   
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315740/Y                   
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313237/Y                   
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310930/Y                   
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__6_/D   
#----------------------------------------------------------------------------------------------------------------



Path 964: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__5_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__5_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__5_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__5_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__5_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322431/Y                   
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319854/Y                   
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315547/Y                   
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313012/Y                   
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310411/Y                   
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__5_/D   
#----------------------------------------------------------------------------------------------------------------



Path 965: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__4_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__4_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__4_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__4_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__4_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322734/Y                   
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319262/Y                   
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315686/Y                   
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313179/Y                   
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311035/Y                   
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__4_/D   
#----------------------------------------------------------------------------------------------------------------



Path 966: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__3_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__3_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__3_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__3_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__3_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322018/Y                   
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320000/Y                   
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317878/Y                   
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313433/Y                   
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310697/Y                   
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__3_/D   
#----------------------------------------------------------------------------------------------------------------



Path 967: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__2_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__2_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__2_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__2_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322525/Y                   
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319723/Y                   
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316372/Y                   
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313218/Y                   
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310534/Y                   
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__2_/D   
#----------------------------------------------------------------------------------------------------------------



Path 968: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__1_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__1_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__1_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__1_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_38__1_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322481/Y                   
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319853/Y                   
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316564/Y                   
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314073/Y                   
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310399/Y                   
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__1_/D   
#----------------------------------------------------------------------------------------------------------------



Path 969: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__30_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__30_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__30_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__30_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__30_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322634/Y                    
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319296/Y                    
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315694/Y                    
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313564/Y                    
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310802/Y                    
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__30_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 970: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__27_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__27_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__27_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322689/Y                    
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319905/Y                    
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316605/Y                    
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314102/Y                    
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311610/Y                    
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__27_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 971: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__26_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__26_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__26_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321908/Y                    
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319386/Y                    
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315512/Y                    
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312986/Y                    
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310896/Y                    
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__26_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 972: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__21_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__21_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__21_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__21_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__21_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322552/Y                    
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319597/Y                    
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315440/Y                    
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312895/Y                    
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311157/Y                    
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__21_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 973: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__14_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__14_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__14_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__14_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322425/Y                    
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319292/Y                    
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315696/Y                    
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314264/Y                    
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311101/Y                    
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__14_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 974: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__12_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__12_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__12_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__12_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__12_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322349/Y                    
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319468/Y                    
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315632/Y                    
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313136/Y                    
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310959/Y                    
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__12_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 975: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__11_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__11_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__11_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__11_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322268/Y                    
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319899/Y                    
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316602/Y                    
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314101/Y                    
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310460/Y                    
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__11_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 976: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__10_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__10_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__10_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__10_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321938/Y                    
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319372/Y                    
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315515/Y                    
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312987/Y                    
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310395/Y                    
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__10_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 977: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__2_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__2_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__2_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__2_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_37__2_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321947/Y                   
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319297/Y                   
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315514/Y                   
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313206/Y                   
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310525/Y                   
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__2_/D   
#----------------------------------------------------------------------------------------------------------------



Path 978: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__31_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__31_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__31_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__31_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__31_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322200/Y                    
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319364/Y                    
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315919/Y                    
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313421/Y                    
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310654/Y                    
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__31_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 979: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__30_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__30_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__30_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__30_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__30_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322539/Y                    
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320034/Y                    
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316463/Y                    
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313616/Y                    
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310844/Y                    
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__30_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 980: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__29_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__29_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__29_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__29_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__29_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321963/Y                    
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320054/Y                    
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317930/Y                    
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314218/Y                    
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311361/Y                    
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__29_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 981: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__28_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__28_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__28_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__28_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__28_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322387/Y                    
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320011/Y                    
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315506/Y                    
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313182/Y                    
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310514/Y                    
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__28_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 982: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__27_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__27_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__27_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__27_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__27_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322305/Y                    
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319642/Y                    
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316292/Y                    
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313883/Y                    
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311465/Y                    
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__27_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 983: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__26_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__26_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__26_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__26_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__26_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322887/Y                    
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320033/Y                    
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317915/Y                    
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314209/Y                    
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310929/Y                    
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__26_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 984: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__25_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__25_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__25_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__25_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__25_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322222/Y                    
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320052/Y                    
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317967/Y                    
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312995/Y                    
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310403/Y                    
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__25_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 985: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__24_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__24_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__24_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__24_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__24_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322142/Y                    
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320009/Y                    
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317883/Y                    
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312905/Y                    
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310340/Y                    
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__24_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 986: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__23_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__23_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__23_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__23_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__23_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322131/Y                    
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319641/Y                    
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316524/Y                    
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313390/Y                    
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310630/Y                    
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__23_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 987: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__22_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__22_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__22_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__22_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__22_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322079/Y                    
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320032/Y                    
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315924/Y                    
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313391/Y                    
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310631/Y                    
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__22_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 988: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__21_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__21_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__21_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__21_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__21_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321994/Y                    
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320051/Y                    
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317929/Y                    
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313024/Y                    
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311124/Y                    
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__21_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 989: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__20_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__20_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__20_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__20_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__20_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322888/Y                    
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320008/Y                    
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315509/Y                    
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312985/Y                    
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310392/Y                    
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__20_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 990: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__19_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__19_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__19_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__19_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__19_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322891/Y                    
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319639/Y                    
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316291/Y                    
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313411/Y                    
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310713/Y                    
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__19_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 991: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__18_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__18_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__18_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__18_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__18_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322083/Y                    
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320031/Y                    
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317913/Y                    
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313405/Y                    
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311306/Y                    
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__18_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 992: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__17_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__17_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__17_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__17_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__17_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321998/Y                    
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320050/Y                    
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317970/Y                    
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314254/Y                    
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311701/Y                    
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__17_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 993: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__16_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__16_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__16_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__16_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__16_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322829/Y                    
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319998/Y                    
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317872/Y                    
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314177/Y                    
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310397/Y                    
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__16_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 994: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__15_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__15_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__15_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__15_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__15_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322742/Y                    
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319638/Y                    
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315921/Y                    
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313787/Y                    
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311263/Y                    
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__15_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 995: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__14_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__14_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__14_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__14_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__14_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322802/Y                    
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319324/Y                    
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315923/Y                    
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313817/Y                    
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311395/Y                    
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__14_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 996: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__13_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__13_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__13_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__13_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__13_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321918/Y                    
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320057/Y                    
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317932/Y                    
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314219/Y                    
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311680/Y                    
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__13_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 997: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__12_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__12_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__12_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__12_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__12_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321852/Y                    
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319746/Y                    
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g315508/Y                    
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313181/Y                    
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311011/Y                    
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__12_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 998: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__11_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__11_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__11_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__11_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__11_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322255/Y                    
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319636/Y                    
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g316288/Y                    
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g313880/Y                    
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310337/Y                    
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__11_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 999: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__10_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__10_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__10_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#-----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                       Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                        
#-----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__10_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__10_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g322603/Y                    
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g320036/Y                    
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317919/Y                    
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g314210/Y                    
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g311672/Y                    
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__10_/D   
#-----------------------------------------------------------------------------------------------------------------



Path 1000: MET (2591 ps) Setup Check with Pin I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__9_/CLK->D
          Group: SDRAM_CLK
     Startpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__9_/CLK
          Clock: (F) SDRAM_CLK
       Endpoint: (F) I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__9_/D
          Clock: (F) SDRAM_CLK

                     Capture       Launch     
        Clock Edge:+    6150         2050     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    6150         2050     
                                              
             Setup:-     339                  
       Uncertainty:-     100                  
     Required Time:=    5711                  
      Launch Clock:-    2050                  
         Data Path:-    1070                  
             Slack:=    2591                  

#----------------------------------------------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load     Cell           Power                      Timing Point                     
#  (ps)   (ps)   (ps)        (fF)                   Domain                                                       
#----------------------------------------------------------------------------------------------------------------
      0    2050   200   1344    -  (arrival)      PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__9_/CLK 
    420    2470    57      2  1.0  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_36__9_/Q   
    144    2614    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g321855/Y                   
    128    2742    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g319907/Y                   
    128    2870    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g317969/Y                   
    128    2998    42      2  1.0  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g312994/Y                   
    122    3120    38      1  0.5  AO22X1_LVT     PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/g310695/Y                   
      0    3120     -      1    -  SDFFNARX1_LVT  PD_ORCA_TOP I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_35__9_/D   
#----------------------------------------------------------------------------------------------------------------

