#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Sun May 21 15:09:45 2017
# Process ID: 10352
# Current directory: C:/Arty/MicroBlaze/MicroBlaze.runs/impl_1
# Command line: vivado.exe -log system_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace
# Log file: C:/Arty/MicroBlaze/MicroBlaze.runs/impl_1/system_wrapper.vdi
# Journal file: C:/Arty/MicroBlaze/MicroBlaze.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.1/data/ip'.
add_files: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 355.844 ; gain = 93.711
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Arty/MicroBlaze/MicroBlaze.srcs/sources_1/bd/system/ip/system_axi_smc_0/system_axi_smc_0.dcp' for cell 'system_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Arty/MicroBlaze/MicroBlaze.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.dcp' for cell 'system_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Arty/MicroBlaze/MicroBlaze.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.dcp' for cell 'system_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Arty/MicroBlaze/MicroBlaze.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.dcp' for cell 'system_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Arty/MicroBlaze/MicroBlaze.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.dcp' for cell 'system_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Arty/MicroBlaze/MicroBlaze.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0.dcp' for cell 'system_i/mig_7series_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Arty/MicroBlaze/MicroBlaze.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_83M_0/system_rst_mig_7series_0_83M_0.dcp' for cell 'system_i/rst_mig_7series_0_83M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Arty/MicroBlaze/MicroBlaze.srcs/sources_1/bd/system/ip/system_dlmb_bram_if_cntlr_0/system_dlmb_bram_if_cntlr_0.dcp' for cell 'system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Arty/MicroBlaze/MicroBlaze.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.dcp' for cell 'system_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Arty/MicroBlaze/MicroBlaze.srcs/sources_1/bd/system/ip/system_ilmb_bram_if_cntlr_0/system_ilmb_bram_if_cntlr_0.dcp' for cell 'system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Arty/MicroBlaze/MicroBlaze.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.dcp' for cell 'system_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Arty/MicroBlaze/MicroBlaze.srcs/sources_1/bd/system/ip/system_lmb_bram_0/system_lmb_bram_0.dcp' for cell 'system_i/microblaze_0_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 801 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Arty/MicroBlaze/MicroBlaze.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Arty/MicroBlaze/MicroBlaze.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/clk_wiz_0/inst'
Parsing XDC File [c:/Arty/MicroBlaze/MicroBlaze.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Arty/MicroBlaze/MicroBlaze.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Arty/MicroBlaze/MicroBlaze.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1260.332 ; gain = 519.203
Finished Parsing XDC File [c:/Arty/MicroBlaze/MicroBlaze.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/clk_wiz_0/inst'
Parsing XDC File [c:/Arty/MicroBlaze/MicroBlaze.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/constraints/system_mig_7series_0_0.xdc] for cell 'system_i/mig_7series_0'
Finished Parsing XDC File [c:/Arty/MicroBlaze/MicroBlaze.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/constraints/system_mig_7series_0_0.xdc] for cell 'system_i/mig_7series_0'
Parsing XDC File [c:/Arty/MicroBlaze/MicroBlaze.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0_board.xdc] for cell 'system_i/mig_7series_0'
Finished Parsing XDC File [c:/Arty/MicroBlaze/MicroBlaze.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0_board.xdc] for cell 'system_i/mig_7series_0'
Parsing XDC File [c:/Arty/MicroBlaze/MicroBlaze.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc] for cell 'system_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Arty/MicroBlaze/MicroBlaze.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc] for cell 'system_i/microblaze_0/U0'
Parsing XDC File [c:/Arty/MicroBlaze/MicroBlaze.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc] for cell 'system_i/mdm_1/U0'
Finished Parsing XDC File [c:/Arty/MicroBlaze/MicroBlaze.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc] for cell 'system_i/mdm_1/U0'
Parsing XDC File [c:/Arty/MicroBlaze/MicroBlaze.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_83M_0/system_rst_mig_7series_0_83M_0_board.xdc] for cell 'system_i/rst_mig_7series_0_83M/U0'
Finished Parsing XDC File [c:/Arty/MicroBlaze/MicroBlaze.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_83M_0/system_rst_mig_7series_0_83M_0_board.xdc] for cell 'system_i/rst_mig_7series_0_83M/U0'
Parsing XDC File [c:/Arty/MicroBlaze/MicroBlaze.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_83M_0/system_rst_mig_7series_0_83M_0.xdc] for cell 'system_i/rst_mig_7series_0_83M/U0'
Finished Parsing XDC File [c:/Arty/MicroBlaze/MicroBlaze.srcs/sources_1/bd/system/ip/system_rst_mig_7series_0_83M_0/system_rst_mig_7series_0_83M_0.xdc] for cell 'system_i/rst_mig_7series_0_83M/U0'
Parsing XDC File [c:/Arty/MicroBlaze/MicroBlaze.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0_board.xdc] for cell 'system_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Arty/MicroBlaze/MicroBlaze.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0_board.xdc] for cell 'system_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Arty/MicroBlaze/MicroBlaze.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.xdc] for cell 'system_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Arty/MicroBlaze/MicroBlaze.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.xdc] for cell 'system_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Arty/MicroBlaze/MicroBlaze.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_1/bd_44e3_psr_aclk_0_board.xdc] for cell 'system_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Arty/MicroBlaze/MicroBlaze.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_1/bd_44e3_psr_aclk_0_board.xdc] for cell 'system_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Arty/MicroBlaze/MicroBlaze.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_1/bd_44e3_psr_aclk_0.xdc] for cell 'system_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Arty/MicroBlaze/MicroBlaze.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_1/bd_44e3_psr_aclk_0.xdc] for cell 'system_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Arty/MicroBlaze/MicroBlaze.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/Arty/MicroBlaze/MicroBlaze.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/Arty/MicroBlaze/MicroBlaze.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/Arty/MicroBlaze/MicroBlaze.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'system_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Arty/MicroBlaze/MicroBlaze.srcs/sources_1/bd/system/ip/system_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 559 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 64 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 436 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 38 instances

link_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1290.457 ; gain = 934.613
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti-csg324'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti-csg324'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1290.457 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 20 inverter(s) to 105 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 169961271

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1290.457 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 166 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1a94f8022

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1290.457 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 256 cells and removed 1205 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 16e9ce4e6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1290.457 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1854 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG system_i/clk_wiz_0/inst/locked_BUFG_inst to drive 62 load(s) on clock net system_i/clk_wiz_0/locked
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 168703991

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1290.457 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 1 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 168703991

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1290.457 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 1290.457 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 168703991

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1290.457 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Designutils 20-266] Invalid Voltage Source VCCINTIO for the family artix7. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCINTIO for the family artix7. Ignoring the voltage setting.


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 18 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 4 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 8 Total Ports: 36
Ending PowerOpt Patch Enables Task | Checksum: 2372a7015

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 1570.730 ; gain = 0.000
Ending Power Optimization Task | Checksum: 2372a7015

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 1570.730 ; gain = 280.273
46 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 1570.730 ; gain = 280.273
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 1570.730 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Arty/MicroBlaze/MicroBlaze.runs/impl_1/system_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1570.730 ; gain = 0.000
Command: report_drc -file system_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Arty/MicroBlaze/MicroBlaze.runs/impl_1/system_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti-csg324'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti-csg324'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 1570.730 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 142a0f864

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.108 . Memory (MB): peak = 1570.730 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 1570.730 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10bed9aa0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1570.730 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2746e68fb

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1570.730 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2746e68fb

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1570.730 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 2746e68fb

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1570.730 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1fe3c37a7

Time (s): cpu = 00:00:55 ; elapsed = 00:00:36 . Memory (MB): peak = 1570.730 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1fe3c37a7

Time (s): cpu = 00:00:55 ; elapsed = 00:00:36 . Memory (MB): peak = 1570.730 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 221dc5735

Time (s): cpu = 00:01:03 ; elapsed = 00:00:42 . Memory (MB): peak = 1570.730 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 27c7e9ed0

Time (s): cpu = 00:01:03 ; elapsed = 00:00:42 . Memory (MB): peak = 1570.730 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 282422ae3

Time (s): cpu = 00:01:03 ; elapsed = 00:00:42 . Memory (MB): peak = 1570.730 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1c52322a1

Time (s): cpu = 00:01:06 ; elapsed = 00:00:43 . Memory (MB): peak = 1570.730 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1c52322a1

Time (s): cpu = 00:01:06 ; elapsed = 00:00:44 . Memory (MB): peak = 1570.730 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1f2f17f09

Time (s): cpu = 00:01:14 ; elapsed = 00:00:52 . Memory (MB): peak = 1570.730 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 2507f5a59

Time (s): cpu = 00:01:15 ; elapsed = 00:00:53 . Memory (MB): peak = 1570.730 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 2507f5a59

Time (s): cpu = 00:01:16 ; elapsed = 00:00:53 . Memory (MB): peak = 1570.730 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 2507f5a59

Time (s): cpu = 00:01:19 ; elapsed = 00:00:55 . Memory (MB): peak = 1570.730 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 2507f5a59

Time (s): cpu = 00:01:20 ; elapsed = 00:00:55 . Memory (MB): peak = 1570.730 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1ee977363

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1ee977363

Time (s): cpu = 00:01:29 ; elapsed = 00:01:01 . Memory (MB): peak = 1570.730 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.274. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1be100807

Time (s): cpu = 00:01:29 ; elapsed = 00:01:02 . Memory (MB): peak = 1570.730 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1be100807

Time (s): cpu = 00:01:29 ; elapsed = 00:01:02 . Memory (MB): peak = 1570.730 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1be100807

Time (s): cpu = 00:01:30 ; elapsed = 00:01:02 . Memory (MB): peak = 1570.730 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1be100807

Time (s): cpu = 00:01:30 ; elapsed = 00:01:02 . Memory (MB): peak = 1570.730 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1f78878d5

Time (s): cpu = 00:01:30 ; elapsed = 00:01:02 . Memory (MB): peak = 1570.730 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1f78878d5

Time (s): cpu = 00:01:30 ; elapsed = 00:01:02 . Memory (MB): peak = 1570.730 ; gain = 0.000
Ending Placer Task | Checksum: 18a881b5e

Time (s): cpu = 00:01:30 ; elapsed = 00:01:02 . Memory (MB): peak = 1570.730 ; gain = 0.000
65 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:36 ; elapsed = 00:01:05 . Memory (MB): peak = 1570.730 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 1570.730 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Arty/MicroBlaze/MicroBlaze.runs/impl_1/system_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 1570.730 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 1570.730 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.283 . Memory (MB): peak = 1570.730 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 1570.730 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti-csg324'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti-csg324'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 8bd886de ConstDB: 0 ShapeSum: feaf9480 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 5de52804

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1570.730 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 5de52804

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 1570.730 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 5de52804

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 1570.730 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 5de52804

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 1570.730 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 191f71e79

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 1570.730 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.272  | TNS=0.000  | WHS=-0.303 | THS=-648.570|

Phase 2 Router Initialization | Checksum: 1d8526446

Time (s): cpu = 00:00:45 ; elapsed = 00:00:32 . Memory (MB): peak = 1570.730 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 121ab2cad

Time (s): cpu = 00:00:52 ; elapsed = 00:00:36 . Memory (MB): peak = 1570.730 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1634
 Number of Nodes with overlaps = 76
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.272  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 21a1d62d1

Time (s): cpu = 00:01:05 ; elapsed = 00:00:43 . Memory (MB): peak = 1570.730 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.272  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 16488160a

Time (s): cpu = 00:01:06 ; elapsed = 00:00:44 . Memory (MB): peak = 1570.730 ; gain = 0.000

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.272  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 26154e70d

Time (s): cpu = 00:01:07 ; elapsed = 00:00:44 . Memory (MB): peak = 1570.730 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 26154e70d

Time (s): cpu = 00:01:07 ; elapsed = 00:00:45 . Memory (MB): peak = 1570.730 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 26154e70d

Time (s): cpu = 00:01:07 ; elapsed = 00:00:45 . Memory (MB): peak = 1570.730 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 26154e70d

Time (s): cpu = 00:01:07 ; elapsed = 00:00:45 . Memory (MB): peak = 1570.730 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 26154e70d

Time (s): cpu = 00:01:07 ; elapsed = 00:00:45 . Memory (MB): peak = 1570.730 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 24b2a88e2

Time (s): cpu = 00:01:09 ; elapsed = 00:00:46 . Memory (MB): peak = 1570.730 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.272  | TNS=0.000  | WHS=0.028  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 217fe0879

Time (s): cpu = 00:01:09 ; elapsed = 00:00:46 . Memory (MB): peak = 1570.730 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 217fe0879

Time (s): cpu = 00:01:09 ; elapsed = 00:00:46 . Memory (MB): peak = 1570.730 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.87658 %
  Global Horizontal Routing Utilization  = 7.05023 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 24cd526e9

Time (s): cpu = 00:01:10 ; elapsed = 00:00:46 . Memory (MB): peak = 1570.730 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 24cd526e9

Time (s): cpu = 00:01:10 ; elapsed = 00:00:46 . Memory (MB): peak = 1570.730 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1f014c560

Time (s): cpu = 00:01:11 ; elapsed = 00:00:48 . Memory (MB): peak = 1570.730 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.272  | TNS=0.000  | WHS=0.028  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1f014c560

Time (s): cpu = 00:01:12 ; elapsed = 00:00:48 . Memory (MB): peak = 1570.730 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:12 ; elapsed = 00:00:48 . Memory (MB): peak = 1570.730 ; gain = 0.000

Routing Is Done.
79 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:19 ; elapsed = 00:00:52 . Memory (MB): peak = 1570.730 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 1570.730 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Arty/MicroBlaze/MicroBlaze.runs/impl_1/system_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 1570.730 ; gain = 0.000
Command: report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Arty/MicroBlaze/MicroBlaze.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1570.730 ; gain = 0.000
Command: report_methodology -file system_wrapper_methodology_drc_routed.rpt -rpx system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Arty/MicroBlaze/MicroBlaze.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 1607.531 ; gain = 36.801
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Designutils 20-266] Invalid Voltage Source VCCINTIO for the family artix7. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCINTIO for the family artix7. Ignoring the voltage setting.
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
86 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1667.086 ; gain = 59.555
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun May 21 15:13:58 2017...
