
_interface_by_stm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000258  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000652c  08000258  08000258  00001258  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08006784  08006784  00007784  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080067c4  080067c4  0000800c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080067c4  080067c4  000077c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080067cc  080067cc  0000800c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080067cc  080067cc  000077cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080067d0  080067d0  000077d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080067d4  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000039c  2000000c  080067e0  0000800c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003a8  080067e0  000083a8  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  0000800c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001268f  00000000  00000000  00008042  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000235a  00000000  00000000  0001a6d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c88  00000000  00000000  0001ca30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009a0  00000000  00000000  0001d6b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001fa5f  00000000  00000000  0001e058  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010bb9  00000000  00000000  0003dab7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c4962  00000000  00000000  0004e670  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00112fd2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003450  00000000  00000000  00113018  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004e  00000000  00000000  00116468  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000258 <__do_global_dtors_aux>:
 8000258:	b510      	push	{r4, lr}
 800025a:	4c05      	ldr	r4, [pc, #20]	@ (8000270 <__do_global_dtors_aux+0x18>)
 800025c:	7823      	ldrb	r3, [r4, #0]
 800025e:	b933      	cbnz	r3, 800026e <__do_global_dtors_aux+0x16>
 8000260:	4b04      	ldr	r3, [pc, #16]	@ (8000274 <__do_global_dtors_aux+0x1c>)
 8000262:	b113      	cbz	r3, 800026a <__do_global_dtors_aux+0x12>
 8000264:	4804      	ldr	r0, [pc, #16]	@ (8000278 <__do_global_dtors_aux+0x20>)
 8000266:	f3af 8000 	nop.w
 800026a:	2301      	movs	r3, #1
 800026c:	7023      	strb	r3, [r4, #0]
 800026e:	bd10      	pop	{r4, pc}
 8000270:	2000000c 	.word	0x2000000c
 8000274:	00000000 	.word	0x00000000
 8000278:	0800676c 	.word	0x0800676c

0800027c <frame_dummy>:
 800027c:	b508      	push	{r3, lr}
 800027e:	4b03      	ldr	r3, [pc, #12]	@ (800028c <frame_dummy+0x10>)
 8000280:	b11b      	cbz	r3, 800028a <frame_dummy+0xe>
 8000282:	4903      	ldr	r1, [pc, #12]	@ (8000290 <frame_dummy+0x14>)
 8000284:	4803      	ldr	r0, [pc, #12]	@ (8000294 <frame_dummy+0x18>)
 8000286:	f3af 8000 	nop.w
 800028a:	bd08      	pop	{r3, pc}
 800028c:	00000000 	.word	0x00000000
 8000290:	20000010 	.word	0x20000010
 8000294:	0800676c 	.word	0x0800676c

08000298 <__aeabi_uldivmod>:
 8000298:	b953      	cbnz	r3, 80002b0 <__aeabi_uldivmod+0x18>
 800029a:	b94a      	cbnz	r2, 80002b0 <__aeabi_uldivmod+0x18>
 800029c:	2900      	cmp	r1, #0
 800029e:	bf08      	it	eq
 80002a0:	2800      	cmpeq	r0, #0
 80002a2:	bf1c      	itt	ne
 80002a4:	f04f 31ff 	movne.w	r1, #4294967295
 80002a8:	f04f 30ff 	movne.w	r0, #4294967295
 80002ac:	f000 b9b0 	b.w	8000610 <__aeabi_idiv0>
 80002b0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002b4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b8:	f000 f806 	bl	80002c8 <__udivmoddi4>
 80002bc:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002c4:	b004      	add	sp, #16
 80002c6:	4770      	bx	lr

080002c8 <__udivmoddi4>:
 80002c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80002cc:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80002ce:	4688      	mov	r8, r1
 80002d0:	4604      	mov	r4, r0
 80002d2:	468e      	mov	lr, r1
 80002d4:	2b00      	cmp	r3, #0
 80002d6:	d14a      	bne.n	800036e <__udivmoddi4+0xa6>
 80002d8:	428a      	cmp	r2, r1
 80002da:	4617      	mov	r7, r2
 80002dc:	d95f      	bls.n	800039e <__udivmoddi4+0xd6>
 80002de:	fab2 f682 	clz	r6, r2
 80002e2:	b14e      	cbz	r6, 80002f8 <__udivmoddi4+0x30>
 80002e4:	f1c6 0320 	rsb	r3, r6, #32
 80002e8:	fa01 fe06 	lsl.w	lr, r1, r6
 80002ec:	40b7      	lsls	r7, r6
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	fa20 f303 	lsr.w	r3, r0, r3
 80002f4:	ea43 0e0e 	orr.w	lr, r3, lr
 80002f8:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002fc:	fa1f fc87 	uxth.w	ip, r7
 8000300:	0c23      	lsrs	r3, r4, #16
 8000302:	fbbe f1f8 	udiv	r1, lr, r8
 8000306:	fb08 ee11 	mls	lr, r8, r1, lr
 800030a:	fb01 f20c 	mul.w	r2, r1, ip
 800030e:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000312:	429a      	cmp	r2, r3
 8000314:	d907      	bls.n	8000326 <__udivmoddi4+0x5e>
 8000316:	18fb      	adds	r3, r7, r3
 8000318:	f101 30ff 	add.w	r0, r1, #4294967295
 800031c:	d202      	bcs.n	8000324 <__udivmoddi4+0x5c>
 800031e:	429a      	cmp	r2, r3
 8000320:	f200 8154 	bhi.w	80005cc <__udivmoddi4+0x304>
 8000324:	4601      	mov	r1, r0
 8000326:	1a9b      	subs	r3, r3, r2
 8000328:	b2a2      	uxth	r2, r4
 800032a:	fbb3 f0f8 	udiv	r0, r3, r8
 800032e:	fb08 3310 	mls	r3, r8, r0, r3
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800033a:	4594      	cmp	ip, r2
 800033c:	d90b      	bls.n	8000356 <__udivmoddi4+0x8e>
 800033e:	18ba      	adds	r2, r7, r2
 8000340:	f100 33ff 	add.w	r3, r0, #4294967295
 8000344:	bf2c      	ite	cs
 8000346:	2401      	movcs	r4, #1
 8000348:	2400      	movcc	r4, #0
 800034a:	4594      	cmp	ip, r2
 800034c:	d902      	bls.n	8000354 <__udivmoddi4+0x8c>
 800034e:	2c00      	cmp	r4, #0
 8000350:	f000 813f 	beq.w	80005d2 <__udivmoddi4+0x30a>
 8000354:	4618      	mov	r0, r3
 8000356:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800035a:	eba2 020c 	sub.w	r2, r2, ip
 800035e:	2100      	movs	r1, #0
 8000360:	b11d      	cbz	r5, 800036a <__udivmoddi4+0xa2>
 8000362:	40f2      	lsrs	r2, r6
 8000364:	2300      	movs	r3, #0
 8000366:	e9c5 2300 	strd	r2, r3, [r5]
 800036a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800036e:	428b      	cmp	r3, r1
 8000370:	d905      	bls.n	800037e <__udivmoddi4+0xb6>
 8000372:	b10d      	cbz	r5, 8000378 <__udivmoddi4+0xb0>
 8000374:	e9c5 0100 	strd	r0, r1, [r5]
 8000378:	2100      	movs	r1, #0
 800037a:	4608      	mov	r0, r1
 800037c:	e7f5      	b.n	800036a <__udivmoddi4+0xa2>
 800037e:	fab3 f183 	clz	r1, r3
 8000382:	2900      	cmp	r1, #0
 8000384:	d14e      	bne.n	8000424 <__udivmoddi4+0x15c>
 8000386:	4543      	cmp	r3, r8
 8000388:	f0c0 8112 	bcc.w	80005b0 <__udivmoddi4+0x2e8>
 800038c:	4282      	cmp	r2, r0
 800038e:	f240 810f 	bls.w	80005b0 <__udivmoddi4+0x2e8>
 8000392:	4608      	mov	r0, r1
 8000394:	2d00      	cmp	r5, #0
 8000396:	d0e8      	beq.n	800036a <__udivmoddi4+0xa2>
 8000398:	e9c5 4e00 	strd	r4, lr, [r5]
 800039c:	e7e5      	b.n	800036a <__udivmoddi4+0xa2>
 800039e:	2a00      	cmp	r2, #0
 80003a0:	f000 80ac 	beq.w	80004fc <__udivmoddi4+0x234>
 80003a4:	fab2 f682 	clz	r6, r2
 80003a8:	2e00      	cmp	r6, #0
 80003aa:	f040 80bb 	bne.w	8000524 <__udivmoddi4+0x25c>
 80003ae:	1a8b      	subs	r3, r1, r2
 80003b0:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80003b4:	b2bc      	uxth	r4, r7
 80003b6:	2101      	movs	r1, #1
 80003b8:	0c02      	lsrs	r2, r0, #16
 80003ba:	b280      	uxth	r0, r0
 80003bc:	fbb3 fcfe 	udiv	ip, r3, lr
 80003c0:	fb0e 331c 	mls	r3, lr, ip, r3
 80003c4:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 80003c8:	fb04 f20c 	mul.w	r2, r4, ip
 80003cc:	429a      	cmp	r2, r3
 80003ce:	d90e      	bls.n	80003ee <__udivmoddi4+0x126>
 80003d0:	18fb      	adds	r3, r7, r3
 80003d2:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003d6:	bf2c      	ite	cs
 80003d8:	f04f 0901 	movcs.w	r9, #1
 80003dc:	f04f 0900 	movcc.w	r9, #0
 80003e0:	429a      	cmp	r2, r3
 80003e2:	d903      	bls.n	80003ec <__udivmoddi4+0x124>
 80003e4:	f1b9 0f00 	cmp.w	r9, #0
 80003e8:	f000 80ec 	beq.w	80005c4 <__udivmoddi4+0x2fc>
 80003ec:	46c4      	mov	ip, r8
 80003ee:	1a9b      	subs	r3, r3, r2
 80003f0:	fbb3 f8fe 	udiv	r8, r3, lr
 80003f4:	fb0e 3318 	mls	r3, lr, r8, r3
 80003f8:	fb04 f408 	mul.w	r4, r4, r8
 80003fc:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 8000400:	4294      	cmp	r4, r2
 8000402:	d90b      	bls.n	800041c <__udivmoddi4+0x154>
 8000404:	18ba      	adds	r2, r7, r2
 8000406:	f108 33ff 	add.w	r3, r8, #4294967295
 800040a:	bf2c      	ite	cs
 800040c:	2001      	movcs	r0, #1
 800040e:	2000      	movcc	r0, #0
 8000410:	4294      	cmp	r4, r2
 8000412:	d902      	bls.n	800041a <__udivmoddi4+0x152>
 8000414:	2800      	cmp	r0, #0
 8000416:	f000 80d1 	beq.w	80005bc <__udivmoddi4+0x2f4>
 800041a:	4698      	mov	r8, r3
 800041c:	1b12      	subs	r2, r2, r4
 800041e:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 8000422:	e79d      	b.n	8000360 <__udivmoddi4+0x98>
 8000424:	f1c1 0620 	rsb	r6, r1, #32
 8000428:	408b      	lsls	r3, r1
 800042a:	fa08 f401 	lsl.w	r4, r8, r1
 800042e:	fa00 f901 	lsl.w	r9, r0, r1
 8000432:	fa22 f706 	lsr.w	r7, r2, r6
 8000436:	fa28 f806 	lsr.w	r8, r8, r6
 800043a:	408a      	lsls	r2, r1
 800043c:	431f      	orrs	r7, r3
 800043e:	fa20 f306 	lsr.w	r3, r0, r6
 8000442:	0c38      	lsrs	r0, r7, #16
 8000444:	4323      	orrs	r3, r4
 8000446:	fa1f fc87 	uxth.w	ip, r7
 800044a:	0c1c      	lsrs	r4, r3, #16
 800044c:	fbb8 fef0 	udiv	lr, r8, r0
 8000450:	fb00 881e 	mls	r8, r0, lr, r8
 8000454:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8000458:	fb0e f80c 	mul.w	r8, lr, ip
 800045c:	45a0      	cmp	r8, r4
 800045e:	d90e      	bls.n	800047e <__udivmoddi4+0x1b6>
 8000460:	193c      	adds	r4, r7, r4
 8000462:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000466:	bf2c      	ite	cs
 8000468:	f04f 0b01 	movcs.w	fp, #1
 800046c:	f04f 0b00 	movcc.w	fp, #0
 8000470:	45a0      	cmp	r8, r4
 8000472:	d903      	bls.n	800047c <__udivmoddi4+0x1b4>
 8000474:	f1bb 0f00 	cmp.w	fp, #0
 8000478:	f000 80b8 	beq.w	80005ec <__udivmoddi4+0x324>
 800047c:	46d6      	mov	lr, sl
 800047e:	eba4 0408 	sub.w	r4, r4, r8
 8000482:	fa1f f883 	uxth.w	r8, r3
 8000486:	fbb4 f3f0 	udiv	r3, r4, r0
 800048a:	fb00 4413 	mls	r4, r0, r3, r4
 800048e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000492:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8000496:	45a4      	cmp	ip, r4
 8000498:	d90e      	bls.n	80004b8 <__udivmoddi4+0x1f0>
 800049a:	193c      	adds	r4, r7, r4
 800049c:	f103 30ff 	add.w	r0, r3, #4294967295
 80004a0:	bf2c      	ite	cs
 80004a2:	f04f 0801 	movcs.w	r8, #1
 80004a6:	f04f 0800 	movcc.w	r8, #0
 80004aa:	45a4      	cmp	ip, r4
 80004ac:	d903      	bls.n	80004b6 <__udivmoddi4+0x1ee>
 80004ae:	f1b8 0f00 	cmp.w	r8, #0
 80004b2:	f000 809f 	beq.w	80005f4 <__udivmoddi4+0x32c>
 80004b6:	4603      	mov	r3, r0
 80004b8:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004bc:	eba4 040c 	sub.w	r4, r4, ip
 80004c0:	fba0 ec02 	umull	lr, ip, r0, r2
 80004c4:	4564      	cmp	r4, ip
 80004c6:	4673      	mov	r3, lr
 80004c8:	46e0      	mov	r8, ip
 80004ca:	d302      	bcc.n	80004d2 <__udivmoddi4+0x20a>
 80004cc:	d107      	bne.n	80004de <__udivmoddi4+0x216>
 80004ce:	45f1      	cmp	r9, lr
 80004d0:	d205      	bcs.n	80004de <__udivmoddi4+0x216>
 80004d2:	ebbe 0302 	subs.w	r3, lr, r2
 80004d6:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004da:	3801      	subs	r0, #1
 80004dc:	46e0      	mov	r8, ip
 80004de:	b15d      	cbz	r5, 80004f8 <__udivmoddi4+0x230>
 80004e0:	ebb9 0203 	subs.w	r2, r9, r3
 80004e4:	eb64 0408 	sbc.w	r4, r4, r8
 80004e8:	fa04 f606 	lsl.w	r6, r4, r6
 80004ec:	fa22 f301 	lsr.w	r3, r2, r1
 80004f0:	40cc      	lsrs	r4, r1
 80004f2:	431e      	orrs	r6, r3
 80004f4:	e9c5 6400 	strd	r6, r4, [r5]
 80004f8:	2100      	movs	r1, #0
 80004fa:	e736      	b.n	800036a <__udivmoddi4+0xa2>
 80004fc:	fbb1 fcf2 	udiv	ip, r1, r2
 8000500:	0c01      	lsrs	r1, r0, #16
 8000502:	4614      	mov	r4, r2
 8000504:	b280      	uxth	r0, r0
 8000506:	4696      	mov	lr, r2
 8000508:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 800050c:	2620      	movs	r6, #32
 800050e:	4690      	mov	r8, r2
 8000510:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 8000514:	4610      	mov	r0, r2
 8000516:	fbb1 f1f2 	udiv	r1, r1, r2
 800051a:	eba3 0308 	sub.w	r3, r3, r8
 800051e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000522:	e74b      	b.n	80003bc <__udivmoddi4+0xf4>
 8000524:	40b7      	lsls	r7, r6
 8000526:	f1c6 0320 	rsb	r3, r6, #32
 800052a:	fa01 f206 	lsl.w	r2, r1, r6
 800052e:	fa21 f803 	lsr.w	r8, r1, r3
 8000532:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000536:	fa20 f303 	lsr.w	r3, r0, r3
 800053a:	b2bc      	uxth	r4, r7
 800053c:	40b0      	lsls	r0, r6
 800053e:	4313      	orrs	r3, r2
 8000540:	0c02      	lsrs	r2, r0, #16
 8000542:	0c19      	lsrs	r1, r3, #16
 8000544:	b280      	uxth	r0, r0
 8000546:	fbb8 f9fe 	udiv	r9, r8, lr
 800054a:	fb0e 8819 	mls	r8, lr, r9, r8
 800054e:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000552:	fb09 f804 	mul.w	r8, r9, r4
 8000556:	4588      	cmp	r8, r1
 8000558:	d951      	bls.n	80005fe <__udivmoddi4+0x336>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f109 3cff 	add.w	ip, r9, #4294967295
 8000560:	bf2c      	ite	cs
 8000562:	f04f 0a01 	movcs.w	sl, #1
 8000566:	f04f 0a00 	movcc.w	sl, #0
 800056a:	4588      	cmp	r8, r1
 800056c:	d902      	bls.n	8000574 <__udivmoddi4+0x2ac>
 800056e:	f1ba 0f00 	cmp.w	sl, #0
 8000572:	d031      	beq.n	80005d8 <__udivmoddi4+0x310>
 8000574:	eba1 0108 	sub.w	r1, r1, r8
 8000578:	fbb1 f9fe 	udiv	r9, r1, lr
 800057c:	fb09 f804 	mul.w	r8, r9, r4
 8000580:	fb0e 1119 	mls	r1, lr, r9, r1
 8000584:	b29b      	uxth	r3, r3
 8000586:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800058a:	4543      	cmp	r3, r8
 800058c:	d235      	bcs.n	80005fa <__udivmoddi4+0x332>
 800058e:	18fb      	adds	r3, r7, r3
 8000590:	f109 31ff 	add.w	r1, r9, #4294967295
 8000594:	bf2c      	ite	cs
 8000596:	f04f 0a01 	movcs.w	sl, #1
 800059a:	f04f 0a00 	movcc.w	sl, #0
 800059e:	4543      	cmp	r3, r8
 80005a0:	d2bb      	bcs.n	800051a <__udivmoddi4+0x252>
 80005a2:	f1ba 0f00 	cmp.w	sl, #0
 80005a6:	d1b8      	bne.n	800051a <__udivmoddi4+0x252>
 80005a8:	f1a9 0102 	sub.w	r1, r9, #2
 80005ac:	443b      	add	r3, r7
 80005ae:	e7b4      	b.n	800051a <__udivmoddi4+0x252>
 80005b0:	1a84      	subs	r4, r0, r2
 80005b2:	eb68 0203 	sbc.w	r2, r8, r3
 80005b6:	2001      	movs	r0, #1
 80005b8:	4696      	mov	lr, r2
 80005ba:	e6eb      	b.n	8000394 <__udivmoddi4+0xcc>
 80005bc:	443a      	add	r2, r7
 80005be:	f1a8 0802 	sub.w	r8, r8, #2
 80005c2:	e72b      	b.n	800041c <__udivmoddi4+0x154>
 80005c4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c8:	443b      	add	r3, r7
 80005ca:	e710      	b.n	80003ee <__udivmoddi4+0x126>
 80005cc:	3902      	subs	r1, #2
 80005ce:	443b      	add	r3, r7
 80005d0:	e6a9      	b.n	8000326 <__udivmoddi4+0x5e>
 80005d2:	443a      	add	r2, r7
 80005d4:	3802      	subs	r0, #2
 80005d6:	e6be      	b.n	8000356 <__udivmoddi4+0x8e>
 80005d8:	eba7 0808 	sub.w	r8, r7, r8
 80005dc:	f1a9 0c02 	sub.w	ip, r9, #2
 80005e0:	4441      	add	r1, r8
 80005e2:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e6:	fb09 f804 	mul.w	r8, r9, r4
 80005ea:	e7c9      	b.n	8000580 <__udivmoddi4+0x2b8>
 80005ec:	f1ae 0e02 	sub.w	lr, lr, #2
 80005f0:	443c      	add	r4, r7
 80005f2:	e744      	b.n	800047e <__udivmoddi4+0x1b6>
 80005f4:	3b02      	subs	r3, #2
 80005f6:	443c      	add	r4, r7
 80005f8:	e75e      	b.n	80004b8 <__udivmoddi4+0x1f0>
 80005fa:	4649      	mov	r1, r9
 80005fc:	e78d      	b.n	800051a <__udivmoddi4+0x252>
 80005fe:	eba1 0108 	sub.w	r1, r1, r8
 8000602:	46cc      	mov	ip, r9
 8000604:	fbb1 f9fe 	udiv	r9, r1, lr
 8000608:	fb09 f804 	mul.w	r8, r9, r4
 800060c:	e7b8      	b.n	8000580 <__udivmoddi4+0x2b8>
 800060e:	bf00      	nop

08000610 <__aeabi_idiv0>:
 8000610:	4770      	bx	lr
 8000612:	bf00      	nop

08000614 <HAL_UART_RxCpltCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
uint8_t buff[1];
volatile uint8_t flag = 0;
void HAL_UART_RxCpltCallback ( UART_HandleTypeDef *huart ) {
 8000614:	b580      	push	{r7, lr}
 8000616:	b082      	sub	sp, #8
 8000618:	af00      	add	r7, sp, #0
 800061a:	6078      	str	r0, [r7, #4]
	  if ( huart->Instance == USART1 ){
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	4a0d      	ldr	r2, [pc, #52]	@ (8000658 <HAL_UART_RxCpltCallback+0x44>)
 8000622:	4293      	cmp	r3, r2
 8000624:	d10e      	bne.n	8000644 <HAL_UART_RxCpltCallback+0x30>
		  if ( buff[0] == '1' ){
 8000626:	4b0d      	ldr	r3, [pc, #52]	@ (800065c <HAL_UART_RxCpltCallback+0x48>)
 8000628:	781b      	ldrb	r3, [r3, #0]
 800062a:	2b31      	cmp	r3, #49	@ 0x31
 800062c:	d103      	bne.n	8000636 <HAL_UART_RxCpltCallback+0x22>
			  flag = 1;
 800062e:	4b0c      	ldr	r3, [pc, #48]	@ (8000660 <HAL_UART_RxCpltCallback+0x4c>)
 8000630:	2201      	movs	r2, #1
 8000632:	701a      	strb	r2, [r3, #0]
 8000634:	e006      	b.n	8000644 <HAL_UART_RxCpltCallback+0x30>
		  }
		  else if (buff[0] == '2'){
 8000636:	4b09      	ldr	r3, [pc, #36]	@ (800065c <HAL_UART_RxCpltCallback+0x48>)
 8000638:	781b      	ldrb	r3, [r3, #0]
 800063a:	2b32      	cmp	r3, #50	@ 0x32
 800063c:	d102      	bne.n	8000644 <HAL_UART_RxCpltCallback+0x30>
			  flag = 0;
 800063e:	4b08      	ldr	r3, [pc, #32]	@ (8000660 <HAL_UART_RxCpltCallback+0x4c>)
 8000640:	2200      	movs	r2, #0
 8000642:	701a      	strb	r2, [r3, #0]
		  }
	  }
	  HAL_UART_Receive_IT(&huart1, buff, sizeof(buff));
 8000644:	2201      	movs	r2, #1
 8000646:	4905      	ldr	r1, [pc, #20]	@ (800065c <HAL_UART_RxCpltCallback+0x48>)
 8000648:	4806      	ldr	r0, [pc, #24]	@ (8000664 <HAL_UART_RxCpltCallback+0x50>)
 800064a:	f004 f919 	bl	8004880 <HAL_UART_Receive_IT>
  }
 800064e:	bf00      	nop
 8000650:	3708      	adds	r7, #8
 8000652:	46bd      	mov	sp, r7
 8000654:	bd80      	pop	{r7, pc}
 8000656:	bf00      	nop
 8000658:	40013800 	.word	0x40013800
 800065c:	200003a0 	.word	0x200003a0
 8000660:	200003a1 	.word	0x200003a1
 8000664:	20000028 	.word	0x20000028

08000668 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000668:	b580      	push	{r7, lr}
 800066a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800066c:	f000 fade 	bl	8000c2c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000670:	f000 f82a 	bl	80006c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000674:	f000 f908 	bl	8000888 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000678:	f000 f888 	bl	800078c <MX_USART1_UART_Init>
  MX_USB_PCD_Init();
 800067c:	f000 f8d2 	bl	8000824 <MX_USB_PCD_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  HAL_UART_Receive_IT(&huart1, buff, sizeof(buff));
 8000680:	2201      	movs	r2, #1
 8000682:	490d      	ldr	r1, [pc, #52]	@ (80006b8 <main+0x50>)
 8000684:	480d      	ldr	r0, [pc, #52]	@ (80006bc <main+0x54>)
 8000686:	f004 f8fb 	bl	8004880 <HAL_UART_Receive_IT>
  while (1)
  {
    /* USER CODE END WHILE */
	 if (flag == 1){
 800068a:	4b0d      	ldr	r3, [pc, #52]	@ (80006c0 <main+0x58>)
 800068c:	781b      	ldrb	r3, [r3, #0]
 800068e:	b2db      	uxtb	r3, r3
 8000690:	2b01      	cmp	r3, #1
 8000692:	d105      	bne.n	80006a0 <main+0x38>
		 HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);
 8000694:	2201      	movs	r2, #1
 8000696:	2102      	movs	r1, #2
 8000698:	480a      	ldr	r0, [pc, #40]	@ (80006c4 <main+0x5c>)
 800069a:	f000 ff19 	bl	80014d0 <HAL_GPIO_WritePin>
 800069e:	e7f4      	b.n	800068a <main+0x22>

	 }
	 else if (flag == 0){
 80006a0:	4b07      	ldr	r3, [pc, #28]	@ (80006c0 <main+0x58>)
 80006a2:	781b      	ldrb	r3, [r3, #0]
 80006a4:	b2db      	uxtb	r3, r3
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	d1ef      	bne.n	800068a <main+0x22>
		 HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 80006aa:	2200      	movs	r2, #0
 80006ac:	2102      	movs	r1, #2
 80006ae:	4805      	ldr	r0, [pc, #20]	@ (80006c4 <main+0x5c>)
 80006b0:	f000 ff0e 	bl	80014d0 <HAL_GPIO_WritePin>
	 if (flag == 1){
 80006b4:	e7e9      	b.n	800068a <main+0x22>
 80006b6:	bf00      	nop
 80006b8:	200003a0 	.word	0x200003a0
 80006bc:	20000028 	.word	0x20000028
 80006c0:	200003a1 	.word	0x200003a1
 80006c4:	42020400 	.word	0x42020400

080006c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b09c      	sub	sp, #112	@ 0x70
 80006cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006ce:	f107 0320 	add.w	r3, r7, #32
 80006d2:	2250      	movs	r2, #80	@ 0x50
 80006d4:	2100      	movs	r1, #0
 80006d6:	4618      	mov	r0, r3
 80006d8:	f006 f81b 	bl	8006712 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006dc:	f107 0308 	add.w	r3, r7, #8
 80006e0:	2200      	movs	r2, #0
 80006e2:	601a      	str	r2, [r3, #0]
 80006e4:	605a      	str	r2, [r3, #4]
 80006e6:	609a      	str	r2, [r3, #8]
 80006e8:	60da      	str	r2, [r3, #12]
 80006ea:	611a      	str	r2, [r3, #16]
 80006ec:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80006ee:	4b25      	ldr	r3, [pc, #148]	@ (8000784 <SystemClock_Config+0xbc>)
 80006f0:	691b      	ldr	r3, [r3, #16]
 80006f2:	4a24      	ldr	r2, [pc, #144]	@ (8000784 <SystemClock_Config+0xbc>)
 80006f4:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80006f8:	6113      	str	r3, [r2, #16]
 80006fa:	4b22      	ldr	r3, [pc, #136]	@ (8000784 <SystemClock_Config+0xbc>)
 80006fc:	691b      	ldr	r3, [r3, #16]
 80006fe:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8000702:	607b      	str	r3, [r7, #4]
 8000704:	687b      	ldr	r3, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000706:	bf00      	nop
 8000708:	4b1e      	ldr	r3, [pc, #120]	@ (8000784 <SystemClock_Config+0xbc>)
 800070a:	695b      	ldr	r3, [r3, #20]
 800070c:	f003 0308 	and.w	r3, r3, #8
 8000710:	2b08      	cmp	r3, #8
 8000712:	d1f9      	bne.n	8000708 <SystemClock_Config+0x40>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI;
 8000714:	2322      	movs	r3, #34	@ 0x22
 8000716:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000718:	2301      	movs	r3, #1
 800071a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV2;
 800071c:	2308      	movs	r3, #8
 800071e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000720:	2340      	movs	r3, #64	@ 0x40
 8000722:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000724:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000728:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800072a:	2300      	movs	r3, #0
 800072c:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800072e:	f107 0320 	add.w	r3, r7, #32
 8000732:	4618      	mov	r0, r3
 8000734:	f001 f808 	bl	8001748 <HAL_RCC_OscConfig>
 8000738:	4603      	mov	r3, r0
 800073a:	2b00      	cmp	r3, #0
 800073c:	d001      	beq.n	8000742 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 800073e:	f000 f8e7 	bl	8000910 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000742:	231f      	movs	r3, #31
 8000744:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000746:	2300      	movs	r3, #0
 8000748:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800074a:	2300      	movs	r3, #0
 800074c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800074e:	2300      	movs	r3, #0
 8000750:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000752:	2300      	movs	r3, #0
 8000754:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8000756:	2300      	movs	r3, #0
 8000758:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800075a:	f107 0308 	add.w	r3, r7, #8
 800075e:	2101      	movs	r1, #1
 8000760:	4618      	mov	r0, r3
 8000762:	f001 fc29 	bl	8001fb8 <HAL_RCC_ClockConfig>
 8000766:	4603      	mov	r3, r0
 8000768:	2b00      	cmp	r3, #0
 800076a:	d001      	beq.n	8000770 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 800076c:	f000 f8d0 	bl	8000910 <Error_Handler>
  }

  /** Configure the programming delay
  */
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_0);
 8000770:	4b05      	ldr	r3, [pc, #20]	@ (8000788 <SystemClock_Config+0xc0>)
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	4a04      	ldr	r2, [pc, #16]	@ (8000788 <SystemClock_Config+0xc0>)
 8000776:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800077a:	6013      	str	r3, [r2, #0]
}
 800077c:	bf00      	nop
 800077e:	3770      	adds	r7, #112	@ 0x70
 8000780:	46bd      	mov	sp, r7
 8000782:	bd80      	pop	{r7, pc}
 8000784:	44020800 	.word	0x44020800
 8000788:	40022000 	.word	0x40022000

0800078c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000790:	4b22      	ldr	r3, [pc, #136]	@ (800081c <MX_USART1_UART_Init+0x90>)
 8000792:	4a23      	ldr	r2, [pc, #140]	@ (8000820 <MX_USART1_UART_Init+0x94>)
 8000794:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000796:	4b21      	ldr	r3, [pc, #132]	@ (800081c <MX_USART1_UART_Init+0x90>)
 8000798:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800079c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800079e:	4b1f      	ldr	r3, [pc, #124]	@ (800081c <MX_USART1_UART_Init+0x90>)
 80007a0:	2200      	movs	r2, #0
 80007a2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80007a4:	4b1d      	ldr	r3, [pc, #116]	@ (800081c <MX_USART1_UART_Init+0x90>)
 80007a6:	2200      	movs	r2, #0
 80007a8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80007aa:	4b1c      	ldr	r3, [pc, #112]	@ (800081c <MX_USART1_UART_Init+0x90>)
 80007ac:	2200      	movs	r2, #0
 80007ae:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80007b0:	4b1a      	ldr	r3, [pc, #104]	@ (800081c <MX_USART1_UART_Init+0x90>)
 80007b2:	220c      	movs	r2, #12
 80007b4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007b6:	4b19      	ldr	r3, [pc, #100]	@ (800081c <MX_USART1_UART_Init+0x90>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80007bc:	4b17      	ldr	r3, [pc, #92]	@ (800081c <MX_USART1_UART_Init+0x90>)
 80007be:	2200      	movs	r2, #0
 80007c0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80007c2:	4b16      	ldr	r3, [pc, #88]	@ (800081c <MX_USART1_UART_Init+0x90>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80007c8:	4b14      	ldr	r3, [pc, #80]	@ (800081c <MX_USART1_UART_Init+0x90>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80007ce:	4b13      	ldr	r3, [pc, #76]	@ (800081c <MX_USART1_UART_Init+0x90>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80007d4:	4811      	ldr	r0, [pc, #68]	@ (800081c <MX_USART1_UART_Init+0x90>)
 80007d6:	f004 f803 	bl	80047e0 <HAL_UART_Init>
 80007da:	4603      	mov	r3, r0
 80007dc:	2b00      	cmp	r3, #0
 80007de:	d001      	beq.n	80007e4 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80007e0:	f000 f896 	bl	8000910 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80007e4:	2100      	movs	r1, #0
 80007e6:	480d      	ldr	r0, [pc, #52]	@ (800081c <MX_USART1_UART_Init+0x90>)
 80007e8:	f005 fe27 	bl	800643a <HAL_UARTEx_SetTxFifoThreshold>
 80007ec:	4603      	mov	r3, r0
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d001      	beq.n	80007f6 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80007f2:	f000 f88d 	bl	8000910 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80007f6:	2100      	movs	r1, #0
 80007f8:	4808      	ldr	r0, [pc, #32]	@ (800081c <MX_USART1_UART_Init+0x90>)
 80007fa:	f005 fe5c 	bl	80064b6 <HAL_UARTEx_SetRxFifoThreshold>
 80007fe:	4603      	mov	r3, r0
 8000800:	2b00      	cmp	r3, #0
 8000802:	d001      	beq.n	8000808 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000804:	f000 f884 	bl	8000910 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000808:	4804      	ldr	r0, [pc, #16]	@ (800081c <MX_USART1_UART_Init+0x90>)
 800080a:	f005 fddd 	bl	80063c8 <HAL_UARTEx_DisableFifoMode>
 800080e:	4603      	mov	r3, r0
 8000810:	2b00      	cmp	r3, #0
 8000812:	d001      	beq.n	8000818 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000814:	f000 f87c 	bl	8000910 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000818:	bf00      	nop
 800081a:	bd80      	pop	{r7, pc}
 800081c:	20000028 	.word	0x20000028
 8000820:	40013800 	.word	0x40013800

08000824 <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_DRD_FS.Instance = USB_DRD_FS;
 8000828:	4b15      	ldr	r3, [pc, #84]	@ (8000880 <MX_USB_PCD_Init+0x5c>)
 800082a:	4a16      	ldr	r2, [pc, #88]	@ (8000884 <MX_USB_PCD_Init+0x60>)
 800082c:	601a      	str	r2, [r3, #0]
  hpcd_USB_DRD_FS.Init.dev_endpoints = 8;
 800082e:	4b14      	ldr	r3, [pc, #80]	@ (8000880 <MX_USB_PCD_Init+0x5c>)
 8000830:	2208      	movs	r2, #8
 8000832:	711a      	strb	r2, [r3, #4]
  hpcd_USB_DRD_FS.Init.speed = USBD_FS_SPEED;
 8000834:	4b12      	ldr	r3, [pc, #72]	@ (8000880 <MX_USB_PCD_Init+0x5c>)
 8000836:	2202      	movs	r2, #2
 8000838:	71da      	strb	r2, [r3, #7]
  hpcd_USB_DRD_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800083a:	4b11      	ldr	r3, [pc, #68]	@ (8000880 <MX_USB_PCD_Init+0x5c>)
 800083c:	2202      	movs	r2, #2
 800083e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_DRD_FS.Init.Sof_enable = DISABLE;
 8000840:	4b0f      	ldr	r3, [pc, #60]	@ (8000880 <MX_USB_PCD_Init+0x5c>)
 8000842:	2200      	movs	r2, #0
 8000844:	729a      	strb	r2, [r3, #10]
  hpcd_USB_DRD_FS.Init.low_power_enable = DISABLE;
 8000846:	4b0e      	ldr	r3, [pc, #56]	@ (8000880 <MX_USB_PCD_Init+0x5c>)
 8000848:	2200      	movs	r2, #0
 800084a:	72da      	strb	r2, [r3, #11]
  hpcd_USB_DRD_FS.Init.lpm_enable = DISABLE;
 800084c:	4b0c      	ldr	r3, [pc, #48]	@ (8000880 <MX_USB_PCD_Init+0x5c>)
 800084e:	2200      	movs	r2, #0
 8000850:	731a      	strb	r2, [r3, #12]
  hpcd_USB_DRD_FS.Init.battery_charging_enable = DISABLE;
 8000852:	4b0b      	ldr	r3, [pc, #44]	@ (8000880 <MX_USB_PCD_Init+0x5c>)
 8000854:	2200      	movs	r2, #0
 8000856:	735a      	strb	r2, [r3, #13]
  hpcd_USB_DRD_FS.Init.vbus_sensing_enable = DISABLE;
 8000858:	4b09      	ldr	r3, [pc, #36]	@ (8000880 <MX_USB_PCD_Init+0x5c>)
 800085a:	2200      	movs	r2, #0
 800085c:	739a      	strb	r2, [r3, #14]
  hpcd_USB_DRD_FS.Init.bulk_doublebuffer_enable = DISABLE;
 800085e:	4b08      	ldr	r3, [pc, #32]	@ (8000880 <MX_USB_PCD_Init+0x5c>)
 8000860:	2200      	movs	r2, #0
 8000862:	73da      	strb	r2, [r3, #15]
  hpcd_USB_DRD_FS.Init.iso_singlebuffer_enable = DISABLE;
 8000864:	4b06      	ldr	r3, [pc, #24]	@ (8000880 <MX_USB_PCD_Init+0x5c>)
 8000866:	2200      	movs	r2, #0
 8000868:	741a      	strb	r2, [r3, #16]
  if (HAL_PCD_Init(&hpcd_USB_DRD_FS) != HAL_OK)
 800086a:	4805      	ldr	r0, [pc, #20]	@ (8000880 <MX_USB_PCD_Init+0x5c>)
 800086c:	f000 fe48 	bl	8001500 <HAL_PCD_Init>
 8000870:	4603      	mov	r3, r0
 8000872:	2b00      	cmp	r3, #0
 8000874:	d001      	beq.n	800087a <MX_USB_PCD_Init+0x56>
  {
    Error_Handler();
 8000876:	f000 f84b 	bl	8000910 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 800087a:	bf00      	nop
 800087c:	bd80      	pop	{r7, pc}
 800087e:	bf00      	nop
 8000880:	200000bc 	.word	0x200000bc
 8000884:	40016000 	.word	0x40016000

08000888 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	b088      	sub	sp, #32
 800088c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800088e:	f107 030c 	add.w	r3, r7, #12
 8000892:	2200      	movs	r2, #0
 8000894:	601a      	str	r2, [r3, #0]
 8000896:	605a      	str	r2, [r3, #4]
 8000898:	609a      	str	r2, [r3, #8]
 800089a:	60da      	str	r2, [r3, #12]
 800089c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800089e:	4b1a      	ldr	r3, [pc, #104]	@ (8000908 <MX_GPIO_Init+0x80>)
 80008a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80008a4:	4a18      	ldr	r2, [pc, #96]	@ (8000908 <MX_GPIO_Init+0x80>)
 80008a6:	f043 0301 	orr.w	r3, r3, #1
 80008aa:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80008ae:	4b16      	ldr	r3, [pc, #88]	@ (8000908 <MX_GPIO_Init+0x80>)
 80008b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80008b4:	f003 0301 	and.w	r3, r3, #1
 80008b8:	60bb      	str	r3, [r7, #8]
 80008ba:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008bc:	4b12      	ldr	r3, [pc, #72]	@ (8000908 <MX_GPIO_Init+0x80>)
 80008be:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80008c2:	4a11      	ldr	r2, [pc, #68]	@ (8000908 <MX_GPIO_Init+0x80>)
 80008c4:	f043 0302 	orr.w	r3, r3, #2
 80008c8:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80008cc:	4b0e      	ldr	r3, [pc, #56]	@ (8000908 <MX_GPIO_Init+0x80>)
 80008ce:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80008d2:	f003 0302 	and.w	r3, r3, #2
 80008d6:	607b      	str	r3, [r7, #4]
 80008d8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 80008da:	2200      	movs	r2, #0
 80008dc:	2102      	movs	r1, #2
 80008de:	480b      	ldr	r0, [pc, #44]	@ (800090c <MX_GPIO_Init+0x84>)
 80008e0:	f000 fdf6 	bl	80014d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80008e4:	2302      	movs	r3, #2
 80008e6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008e8:	2301      	movs	r3, #1
 80008ea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ec:	2300      	movs	r3, #0
 80008ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008f0:	2300      	movs	r3, #0
 80008f2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008f4:	f107 030c 	add.w	r3, r7, #12
 80008f8:	4619      	mov	r1, r3
 80008fa:	4804      	ldr	r0, [pc, #16]	@ (800090c <MX_GPIO_Init+0x84>)
 80008fc:	f000 fc8a 	bl	8001214 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000900:	bf00      	nop
 8000902:	3720      	adds	r7, #32
 8000904:	46bd      	mov	sp, r7
 8000906:	bd80      	pop	{r7, pc}
 8000908:	44020c00 	.word	0x44020c00
 800090c:	42020400 	.word	0x42020400

08000910 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000910:	b480      	push	{r7}
 8000912:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000914:	b672      	cpsid	i
}
 8000916:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000918:	bf00      	nop
 800091a:	e7fd      	b.n	8000918 <Error_Handler+0x8>

0800091c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800091c:	b480      	push	{r7}
 800091e:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000920:	bf00      	nop
 8000922:	46bd      	mov	sp, r7
 8000924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000928:	4770      	bx	lr
	...

0800092c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	b0ac      	sub	sp, #176	@ 0xb0
 8000930:	af00      	add	r7, sp, #0
 8000932:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000934:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000938:	2200      	movs	r2, #0
 800093a:	601a      	str	r2, [r3, #0]
 800093c:	605a      	str	r2, [r3, #4]
 800093e:	609a      	str	r2, [r3, #8]
 8000940:	60da      	str	r2, [r3, #12]
 8000942:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000944:	f107 0310 	add.w	r3, r7, #16
 8000948:	2288      	movs	r2, #136	@ 0x88
 800094a:	2100      	movs	r1, #0
 800094c:	4618      	mov	r0, r3
 800094e:	f005 fee0 	bl	8006712 <memset>
  if(huart->Instance==USART1)
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	681b      	ldr	r3, [r3, #0]
 8000956:	4a2a      	ldr	r2, [pc, #168]	@ (8000a00 <HAL_UART_MspInit+0xd4>)
 8000958:	4293      	cmp	r3, r2
 800095a:	d14c      	bne.n	80009f6 <HAL_UART_MspInit+0xca>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800095c:	f04f 0201 	mov.w	r2, #1
 8000960:	f04f 0300 	mov.w	r3, #0
 8000964:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000968:	2300      	movs	r3, #0
 800096a:	647b      	str	r3, [r7, #68]	@ 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800096c:	f107 0310 	add.w	r3, r7, #16
 8000970:	4618      	mov	r0, r3
 8000972:	f001 fe63 	bl	800263c <HAL_RCCEx_PeriphCLKConfig>
 8000976:	4603      	mov	r3, r0
 8000978:	2b00      	cmp	r3, #0
 800097a:	d001      	beq.n	8000980 <HAL_UART_MspInit+0x54>
    {
      Error_Handler();
 800097c:	f7ff ffc8 	bl	8000910 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000980:	4b20      	ldr	r3, [pc, #128]	@ (8000a04 <HAL_UART_MspInit+0xd8>)
 8000982:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8000986:	4a1f      	ldr	r2, [pc, #124]	@ (8000a04 <HAL_UART_MspInit+0xd8>)
 8000988:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800098c:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8000990:	4b1c      	ldr	r3, [pc, #112]	@ (8000a04 <HAL_UART_MspInit+0xd8>)
 8000992:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8000996:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800099a:	60fb      	str	r3, [r7, #12]
 800099c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800099e:	4b19      	ldr	r3, [pc, #100]	@ (8000a04 <HAL_UART_MspInit+0xd8>)
 80009a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80009a4:	4a17      	ldr	r2, [pc, #92]	@ (8000a04 <HAL_UART_MspInit+0xd8>)
 80009a6:	f043 0301 	orr.w	r3, r3, #1
 80009aa:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80009ae:	4b15      	ldr	r3, [pc, #84]	@ (8000a04 <HAL_UART_MspInit+0xd8>)
 80009b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80009b4:	f003 0301 	and.w	r3, r3, #1
 80009b8:	60bb      	str	r3, [r7, #8]
 80009ba:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA1     ------> USART1_RX
    PA2     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 80009bc:	2306      	movs	r3, #6
 80009be:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009c2:	2302      	movs	r3, #2
 80009c4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c8:	2300      	movs	r3, #0
 80009ca:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009ce:	2300      	movs	r3, #0
 80009d0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF8_USART1;
 80009d4:	2308      	movs	r3, #8
 80009d6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009da:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80009de:	4619      	mov	r1, r3
 80009e0:	4809      	ldr	r0, [pc, #36]	@ (8000a08 <HAL_UART_MspInit+0xdc>)
 80009e2:	f000 fc17 	bl	8001214 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80009e6:	2200      	movs	r2, #0
 80009e8:	2100      	movs	r1, #0
 80009ea:	203a      	movs	r0, #58	@ 0x3a
 80009ec:	f000 fa94 	bl	8000f18 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80009f0:	203a      	movs	r0, #58	@ 0x3a
 80009f2:	f000 faab 	bl	8000f4c <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80009f6:	bf00      	nop
 80009f8:	37b0      	adds	r7, #176	@ 0xb0
 80009fa:	46bd      	mov	sp, r7
 80009fc:	bd80      	pop	{r7, pc}
 80009fe:	bf00      	nop
 8000a00:	40013800 	.word	0x40013800
 8000a04:	44020c00 	.word	0x44020c00
 8000a08:	42020000 	.word	0x42020000

08000a0c <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b0a6      	sub	sp, #152	@ 0x98
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a14:	f107 0310 	add.w	r3, r7, #16
 8000a18:	2288      	movs	r2, #136	@ 0x88
 8000a1a:	2100      	movs	r1, #0
 8000a1c:	4618      	mov	r0, r3
 8000a1e:	f005 fe78 	bl	8006712 <memset>
  if(hpcd->Instance==USB_DRD_FS)
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	681b      	ldr	r3, [r3, #0]
 8000a26:	4a14      	ldr	r2, [pc, #80]	@ (8000a78 <HAL_PCD_MspInit+0x6c>)
 8000a28:	4293      	cmp	r3, r2
 8000a2a:	d121      	bne.n	8000a70 <HAL_PCD_MspInit+0x64>

    /* USER CODE END USB_DRD_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8000a2c:	f04f 0200 	mov.w	r2, #0
 8000a30:	f04f 0310 	mov.w	r3, #16
 8000a34:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8000a38:	2330      	movs	r3, #48	@ 0x30
 8000a3a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a3e:	f107 0310 	add.w	r3, r7, #16
 8000a42:	4618      	mov	r0, r3
 8000a44:	f001 fdfa 	bl	800263c <HAL_RCCEx_PeriphCLKConfig>
 8000a48:	4603      	mov	r3, r0
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d001      	beq.n	8000a52 <HAL_PCD_MspInit+0x46>
    {
      Error_Handler();
 8000a4e:	f7ff ff5f 	bl	8000910 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8000a52:	4b0a      	ldr	r3, [pc, #40]	@ (8000a7c <HAL_PCD_MspInit+0x70>)
 8000a54:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8000a58:	4a08      	ldr	r2, [pc, #32]	@ (8000a7c <HAL_PCD_MspInit+0x70>)
 8000a5a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000a5e:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8000a62:	4b06      	ldr	r3, [pc, #24]	@ (8000a7c <HAL_PCD_MspInit+0x70>)
 8000a64:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8000a68:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8000a6c:	60fb      	str	r3, [r7, #12]
 8000a6e:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END USB_DRD_FS_MspInit 1 */

  }

}
 8000a70:	bf00      	nop
 8000a72:	3798      	adds	r7, #152	@ 0x98
 8000a74:	46bd      	mov	sp, r7
 8000a76:	bd80      	pop	{r7, pc}
 8000a78:	40016000 	.word	0x40016000
 8000a7c:	44020c00 	.word	0x44020c00

08000a80 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a80:	b480      	push	{r7}
 8000a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a84:	bf00      	nop
 8000a86:	e7fd      	b.n	8000a84 <NMI_Handler+0x4>

08000a88 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a88:	b480      	push	{r7}
 8000a8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a8c:	bf00      	nop
 8000a8e:	e7fd      	b.n	8000a8c <HardFault_Handler+0x4>

08000a90 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a90:	b480      	push	{r7}
 8000a92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a94:	bf00      	nop
 8000a96:	e7fd      	b.n	8000a94 <MemManage_Handler+0x4>

08000a98 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a98:	b480      	push	{r7}
 8000a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a9c:	bf00      	nop
 8000a9e:	e7fd      	b.n	8000a9c <BusFault_Handler+0x4>

08000aa0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000aa0:	b480      	push	{r7}
 8000aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000aa4:	bf00      	nop
 8000aa6:	e7fd      	b.n	8000aa4 <UsageFault_Handler+0x4>

08000aa8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000aa8:	b480      	push	{r7}
 8000aaa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000aac:	bf00      	nop
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab4:	4770      	bx	lr

08000ab6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ab6:	b480      	push	{r7}
 8000ab8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000aba:	bf00      	nop
 8000abc:	46bd      	mov	sp, r7
 8000abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac2:	4770      	bx	lr

08000ac4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ac4:	b480      	push	{r7}
 8000ac6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ac8:	bf00      	nop
 8000aca:	46bd      	mov	sp, r7
 8000acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad0:	4770      	bx	lr

08000ad2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ad2:	b580      	push	{r7, lr}
 8000ad4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ad6:	f000 f947 	bl	8000d68 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ada:	bf00      	nop
 8000adc:	bd80      	pop	{r7, pc}
	...

08000ae0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000ae4:	4802      	ldr	r0, [pc, #8]	@ (8000af0 <USART1_IRQHandler+0x10>)
 8000ae6:	f003 ff25 	bl	8004934 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000aea:	bf00      	nop
 8000aec:	bd80      	pop	{r7, pc}
 8000aee:	bf00      	nop
 8000af0:	20000028 	.word	0x20000028

08000af4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000af4:	b480      	push	{r7}
 8000af6:	b083      	sub	sp, #12
 8000af8:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000afa:	4b30      	ldr	r3, [pc, #192]	@ (8000bbc <SystemInit+0xc8>)
 8000afc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000b00:	4a2e      	ldr	r2, [pc, #184]	@ (8000bbc <SystemInit+0xc8>)
 8000b02:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000b06:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 8000b0a:	4b2d      	ldr	r3, [pc, #180]	@ (8000bc0 <SystemInit+0xcc>)
 8000b0c:	2201      	movs	r2, #1
 8000b0e:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8000b10:	4b2b      	ldr	r3, [pc, #172]	@ (8000bc0 <SystemInit+0xcc>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8000b16:	4b2a      	ldr	r3, [pc, #168]	@ (8000bc0 <SystemInit+0xcc>)
 8000b18:	2200      	movs	r2, #0
 8000b1a:	621a      	str	r2, [r3, #32]
  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
#else
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 8000b1c:	4b28      	ldr	r3, [pc, #160]	@ (8000bc0 <SystemInit+0xcc>)
 8000b1e:	681a      	ldr	r2, [r3, #0]
 8000b20:	4927      	ldr	r1, [pc, #156]	@ (8000bc0 <SystemInit+0xcc>)
 8000b22:	4b28      	ldr	r3, [pc, #160]	@ (8000bc4 <SystemInit+0xd0>)
 8000b24:	4013      	ands	r3, r2
 8000b26:	600b      	str	r3, [r1, #0]
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 8000b28:	4b25      	ldr	r3, [pc, #148]	@ (8000bc0 <SystemInit+0xcc>)
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 8000b2e:	4b24      	ldr	r3, [pc, #144]	@ (8000bc0 <SystemInit+0xcc>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 8000b34:	4b22      	ldr	r3, [pc, #136]	@ (8000bc0 <SystemInit+0xcc>)
 8000b36:	4a24      	ldr	r2, [pc, #144]	@ (8000bc8 <SystemInit+0xd4>)
 8000b38:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 8000b3a:	4b21      	ldr	r3, [pc, #132]	@ (8000bc0 <SystemInit+0xcc>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 8000b40:	4b1f      	ldr	r3, [pc, #124]	@ (8000bc0 <SystemInit+0xcc>)
 8000b42:	4a21      	ldr	r2, [pc, #132]	@ (8000bc8 <SystemInit+0xd4>)
 8000b44:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 8000b46:	4b1e      	ldr	r3, [pc, #120]	@ (8000bc0 <SystemInit+0xcc>)
 8000b48:	2200      	movs	r2, #0
 8000b4a:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8000b4c:	4b1c      	ldr	r3, [pc, #112]	@ (8000bc0 <SystemInit+0xcc>)
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	4a1b      	ldr	r2, [pc, #108]	@ (8000bc0 <SystemInit+0xcc>)
 8000b52:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000b56:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8000b58:	4b19      	ldr	r3, [pc, #100]	@ (8000bc0 <SystemInit+0xcc>)
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000b5e:	4b17      	ldr	r3, [pc, #92]	@ (8000bbc <SystemInit+0xc8>)
 8000b60:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8000b64:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 8000b66:	4b19      	ldr	r3, [pc, #100]	@ (8000bcc <SystemInit+0xd8>)
 8000b68:	699b      	ldr	r3, [r3, #24]
 8000b6a:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 8000b6e:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 8000b76:	d003      	beq.n	8000b80 <SystemInit+0x8c>
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8000b7e:	d117      	bne.n	8000bb0 <SystemInit+0xbc>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 8000b80:	4b12      	ldr	r3, [pc, #72]	@ (8000bcc <SystemInit+0xd8>)
 8000b82:	69db      	ldr	r3, [r3, #28]
 8000b84:	f003 0301 	and.w	r3, r3, #1
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d005      	beq.n	8000b98 <SystemInit+0xa4>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 8000b8c:	4b0f      	ldr	r3, [pc, #60]	@ (8000bcc <SystemInit+0xd8>)
 8000b8e:	4a10      	ldr	r2, [pc, #64]	@ (8000bd0 <SystemInit+0xdc>)
 8000b90:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 8000b92:	4b0e      	ldr	r3, [pc, #56]	@ (8000bcc <SystemInit+0xd8>)
 8000b94:	4a0f      	ldr	r2, [pc, #60]	@ (8000bd4 <SystemInit+0xe0>)
 8000b96:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 8000b98:	4b0c      	ldr	r3, [pc, #48]	@ (8000bcc <SystemInit+0xd8>)
 8000b9a:	69db      	ldr	r3, [r3, #28]
 8000b9c:	4a0b      	ldr	r2, [pc, #44]	@ (8000bcc <SystemInit+0xd8>)
 8000b9e:	f043 0302 	orr.w	r3, r3, #2
 8000ba2:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 8000ba4:	4b09      	ldr	r3, [pc, #36]	@ (8000bcc <SystemInit+0xd8>)
 8000ba6:	69db      	ldr	r3, [r3, #28]
 8000ba8:	4a08      	ldr	r2, [pc, #32]	@ (8000bcc <SystemInit+0xd8>)
 8000baa:	f043 0301 	orr.w	r3, r3, #1
 8000bae:	61d3      	str	r3, [r2, #28]
  }
}
 8000bb0:	bf00      	nop
 8000bb2:	370c      	adds	r7, #12
 8000bb4:	46bd      	mov	sp, r7
 8000bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bba:	4770      	bx	lr
 8000bbc:	e000ed00 	.word	0xe000ed00
 8000bc0:	44020c00 	.word	0x44020c00
 8000bc4:	fae2eae3 	.word	0xfae2eae3
 8000bc8:	01010280 	.word	0x01010280
 8000bcc:	40022000 	.word	0x40022000
 8000bd0:	08192a3b 	.word	0x08192a3b
 8000bd4:	4c5d6e7f 	.word	0x4c5d6e7f

08000bd8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8000bd8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000c10 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000bdc:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000bde:	e003      	b.n	8000be8 <LoopCopyDataInit>

08000be0 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000be0:	4b0c      	ldr	r3, [pc, #48]	@ (8000c14 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000be2:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000be4:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000be6:	3104      	adds	r1, #4

08000be8 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000be8:	480b      	ldr	r0, [pc, #44]	@ (8000c18 <LoopForever+0xa>)
	ldr	r3, =_edata
 8000bea:	4b0c      	ldr	r3, [pc, #48]	@ (8000c1c <LoopForever+0xe>)
	adds	r2, r0, r1
 8000bec:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000bee:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000bf0:	d3f6      	bcc.n	8000be0 <CopyDataInit>
	ldr	r2, =_sbss
 8000bf2:	4a0b      	ldr	r2, [pc, #44]	@ (8000c20 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000bf4:	e002      	b.n	8000bfc <LoopFillZerobss>

08000bf6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000bf6:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000bf8:	f842 3b04 	str.w	r3, [r2], #4

08000bfc <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000bfc:	4b09      	ldr	r3, [pc, #36]	@ (8000c24 <LoopForever+0x16>)
	cmp	r2, r3
 8000bfe:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000c00:	d3f9      	bcc.n	8000bf6 <FillZerobss>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000c02:	f7ff ff77 	bl	8000af4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000c06:	f005 fd8d 	bl	8006724 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000c0a:	f7ff fd2d 	bl	8000668 <main>

08000c0e <LoopForever>:

LoopForever:
    b LoopForever
 8000c0e:	e7fe      	b.n	8000c0e <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8000c10:	20008000 	.word	0x20008000
	ldr	r3, =_sidata
 8000c14:	080067d4 	.word	0x080067d4
	ldr	r0, =_sdata
 8000c18:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000c1c:	2000000c 	.word	0x2000000c
	ldr	r2, =_sbss
 8000c20:	2000000c 	.word	0x2000000c
	ldr	r3, = _ebss
 8000c24:	200003a8 	.word	0x200003a8

08000c28 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000c28:	e7fe      	b.n	8000c28 <ADC1_IRQHandler>
	...

08000c2c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c30:	2003      	movs	r0, #3
 8000c32:	f000 f966 	bl	8000f02 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8000c36:	f001 fb77 	bl	8002328 <HAL_RCC_GetSysClockFreq>
 8000c3a:	4602      	mov	r2, r0
 8000c3c:	4b0c      	ldr	r3, [pc, #48]	@ (8000c70 <HAL_Init+0x44>)
 8000c3e:	6a1b      	ldr	r3, [r3, #32]
 8000c40:	f003 030f 	and.w	r3, r3, #15
 8000c44:	490b      	ldr	r1, [pc, #44]	@ (8000c74 <HAL_Init+0x48>)
 8000c46:	5ccb      	ldrb	r3, [r1, r3]
 8000c48:	fa22 f303 	lsr.w	r3, r2, r3
 8000c4c:	4a0a      	ldr	r2, [pc, #40]	@ (8000c78 <HAL_Init+0x4c>)
 8000c4e:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8000c50:	2004      	movs	r0, #4
 8000c52:	f000 f9ab 	bl	8000fac <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000c56:	200f      	movs	r0, #15
 8000c58:	f000 f810 	bl	8000c7c <HAL_InitTick>
 8000c5c:	4603      	mov	r3, r0
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d001      	beq.n	8000c66 <HAL_Init+0x3a>
  {
    return HAL_ERROR;
 8000c62:	2301      	movs	r3, #1
 8000c64:	e002      	b.n	8000c6c <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000c66:	f7ff fe59 	bl	800091c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c6a:	2300      	movs	r3, #0
}
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	bd80      	pop	{r7, pc}
 8000c70:	44020c00 	.word	0x44020c00
 8000c74:	08006784 	.word	0x08006784
 8000c78:	20000000 	.word	0x20000000

08000c7c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b084      	sub	sp, #16
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8000c84:	2300      	movs	r3, #0
 8000c86:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8000c88:	4b33      	ldr	r3, [pc, #204]	@ (8000d58 <HAL_InitTick+0xdc>)
 8000c8a:	781b      	ldrb	r3, [r3, #0]
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d101      	bne.n	8000c94 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8000c90:	2301      	movs	r3, #1
 8000c92:	e05c      	b.n	8000d4e <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8000c94:	4b31      	ldr	r3, [pc, #196]	@ (8000d5c <HAL_InitTick+0xe0>)
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	f003 0304 	and.w	r3, r3, #4
 8000c9c:	2b04      	cmp	r3, #4
 8000c9e:	d10c      	bne.n	8000cba <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8000ca0:	4b2f      	ldr	r3, [pc, #188]	@ (8000d60 <HAL_InitTick+0xe4>)
 8000ca2:	681a      	ldr	r2, [r3, #0]
 8000ca4:	4b2c      	ldr	r3, [pc, #176]	@ (8000d58 <HAL_InitTick+0xdc>)
 8000ca6:	781b      	ldrb	r3, [r3, #0]
 8000ca8:	4619      	mov	r1, r3
 8000caa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000cae:	fbb3 f3f1 	udiv	r3, r3, r1
 8000cb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000cb6:	60fb      	str	r3, [r7, #12]
 8000cb8:	e037      	b.n	8000d2a <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 8000cba:	f000 f9cf 	bl	800105c <HAL_SYSTICK_GetCLKSourceConfig>
 8000cbe:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8000cc0:	68bb      	ldr	r3, [r7, #8]
 8000cc2:	2b02      	cmp	r3, #2
 8000cc4:	d023      	beq.n	8000d0e <HAL_InitTick+0x92>
 8000cc6:	68bb      	ldr	r3, [r7, #8]
 8000cc8:	2b02      	cmp	r3, #2
 8000cca:	d82d      	bhi.n	8000d28 <HAL_InitTick+0xac>
 8000ccc:	68bb      	ldr	r3, [r7, #8]
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d003      	beq.n	8000cda <HAL_InitTick+0x5e>
 8000cd2:	68bb      	ldr	r3, [r7, #8]
 8000cd4:	2b01      	cmp	r3, #1
 8000cd6:	d00d      	beq.n	8000cf4 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8000cd8:	e026      	b.n	8000d28 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8000cda:	4b21      	ldr	r3, [pc, #132]	@ (8000d60 <HAL_InitTick+0xe4>)
 8000cdc:	681a      	ldr	r2, [r3, #0]
 8000cde:	4b1e      	ldr	r3, [pc, #120]	@ (8000d58 <HAL_InitTick+0xdc>)
 8000ce0:	781b      	ldrb	r3, [r3, #0]
 8000ce2:	4619      	mov	r1, r3
 8000ce4:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8000ce8:	fbb3 f3f1 	udiv	r3, r3, r1
 8000cec:	fbb2 f3f3 	udiv	r3, r2, r3
 8000cf0:	60fb      	str	r3, [r7, #12]
        break;
 8000cf2:	e01a      	b.n	8000d2a <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8000cf4:	4b18      	ldr	r3, [pc, #96]	@ (8000d58 <HAL_InitTick+0xdc>)
 8000cf6:	781b      	ldrb	r3, [r3, #0]
 8000cf8:	461a      	mov	r2, r3
 8000cfa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000cfe:	fbb3 f3f2 	udiv	r3, r3, r2
 8000d02:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8000d06:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d0a:	60fb      	str	r3, [r7, #12]
        break;
 8000d0c:	e00d      	b.n	8000d2a <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8000d0e:	4b12      	ldr	r3, [pc, #72]	@ (8000d58 <HAL_InitTick+0xdc>)
 8000d10:	781b      	ldrb	r3, [r3, #0]
 8000d12:	461a      	mov	r2, r3
 8000d14:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d18:	fbb3 f3f2 	udiv	r3, r3, r2
 8000d1c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000d20:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d24:	60fb      	str	r3, [r7, #12]
        break;
 8000d26:	e000      	b.n	8000d2a <HAL_InitTick+0xae>
        break;
 8000d28:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 8000d2a:	68f8      	ldr	r0, [r7, #12]
 8000d2c:	f000 f91c 	bl	8000f68 <HAL_SYSTICK_Config>
 8000d30:	4603      	mov	r3, r0
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d001      	beq.n	8000d3a <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 8000d36:	2301      	movs	r3, #1
 8000d38:	e009      	b.n	8000d4e <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	6879      	ldr	r1, [r7, #4]
 8000d3e:	f04f 30ff 	mov.w	r0, #4294967295
 8000d42:	f000 f8e9 	bl	8000f18 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8000d46:	4a07      	ldr	r2, [pc, #28]	@ (8000d64 <HAL_InitTick+0xe8>)
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8000d4c:	2300      	movs	r3, #0
}
 8000d4e:	4618      	mov	r0, r3
 8000d50:	3710      	adds	r7, #16
 8000d52:	46bd      	mov	sp, r7
 8000d54:	bd80      	pop	{r7, pc}
 8000d56:	bf00      	nop
 8000d58:	20000008 	.word	0x20000008
 8000d5c:	e000e010 	.word	0xe000e010
 8000d60:	20000000 	.word	0x20000000
 8000d64:	20000004 	.word	0x20000004

08000d68 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000d6c:	4b06      	ldr	r3, [pc, #24]	@ (8000d88 <HAL_IncTick+0x20>)
 8000d6e:	781b      	ldrb	r3, [r3, #0]
 8000d70:	461a      	mov	r2, r3
 8000d72:	4b06      	ldr	r3, [pc, #24]	@ (8000d8c <HAL_IncTick+0x24>)
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	4413      	add	r3, r2
 8000d78:	4a04      	ldr	r2, [pc, #16]	@ (8000d8c <HAL_IncTick+0x24>)
 8000d7a:	6013      	str	r3, [r2, #0]
}
 8000d7c:	bf00      	nop
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d84:	4770      	bx	lr
 8000d86:	bf00      	nop
 8000d88:	20000008 	.word	0x20000008
 8000d8c:	200003a4 	.word	0x200003a4

08000d90 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d90:	b480      	push	{r7}
 8000d92:	af00      	add	r7, sp, #0
  return uwTick;
 8000d94:	4b03      	ldr	r3, [pc, #12]	@ (8000da4 <HAL_GetTick+0x14>)
 8000d96:	681b      	ldr	r3, [r3, #0]
}
 8000d98:	4618      	mov	r0, r3
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da0:	4770      	bx	lr
 8000da2:	bf00      	nop
 8000da4:	200003a4 	.word	0x200003a4

08000da8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000da8:	b480      	push	{r7}
 8000daa:	b085      	sub	sp, #20
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	f003 0307 	and.w	r3, r3, #7
 8000db6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000db8:	4b0c      	ldr	r3, [pc, #48]	@ (8000dec <__NVIC_SetPriorityGrouping+0x44>)
 8000dba:	68db      	ldr	r3, [r3, #12]
 8000dbc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000dbe:	68ba      	ldr	r2, [r7, #8]
 8000dc0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000dc4:	4013      	ands	r3, r2
 8000dc6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000dc8:	68fb      	ldr	r3, [r7, #12]
 8000dca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000dcc:	68bb      	ldr	r3, [r7, #8]
 8000dce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000dd0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000dd4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000dd8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000dda:	4a04      	ldr	r2, [pc, #16]	@ (8000dec <__NVIC_SetPriorityGrouping+0x44>)
 8000ddc:	68bb      	ldr	r3, [r7, #8]
 8000dde:	60d3      	str	r3, [r2, #12]
}
 8000de0:	bf00      	nop
 8000de2:	3714      	adds	r7, #20
 8000de4:	46bd      	mov	sp, r7
 8000de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dea:	4770      	bx	lr
 8000dec:	e000ed00 	.word	0xe000ed00

08000df0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000df0:	b480      	push	{r7}
 8000df2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000df4:	4b04      	ldr	r3, [pc, #16]	@ (8000e08 <__NVIC_GetPriorityGrouping+0x18>)
 8000df6:	68db      	ldr	r3, [r3, #12]
 8000df8:	0a1b      	lsrs	r3, r3, #8
 8000dfa:	f003 0307 	and.w	r3, r3, #7
}
 8000dfe:	4618      	mov	r0, r3
 8000e00:	46bd      	mov	sp, r7
 8000e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e06:	4770      	bx	lr
 8000e08:	e000ed00 	.word	0xe000ed00

08000e0c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	b083      	sub	sp, #12
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	4603      	mov	r3, r0
 8000e14:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000e16:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	db0b      	blt.n	8000e36 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e1e:	88fb      	ldrh	r3, [r7, #6]
 8000e20:	f003 021f 	and.w	r2, r3, #31
 8000e24:	4907      	ldr	r1, [pc, #28]	@ (8000e44 <__NVIC_EnableIRQ+0x38>)
 8000e26:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000e2a:	095b      	lsrs	r3, r3, #5
 8000e2c:	2001      	movs	r0, #1
 8000e2e:	fa00 f202 	lsl.w	r2, r0, r2
 8000e32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000e36:	bf00      	nop
 8000e38:	370c      	adds	r7, #12
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e40:	4770      	bx	lr
 8000e42:	bf00      	nop
 8000e44:	e000e100 	.word	0xe000e100

08000e48 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e48:	b480      	push	{r7}
 8000e4a:	b083      	sub	sp, #12
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	4603      	mov	r3, r0
 8000e50:	6039      	str	r1, [r7, #0]
 8000e52:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000e54:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	db0a      	blt.n	8000e72 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e5c:	683b      	ldr	r3, [r7, #0]
 8000e5e:	b2da      	uxtb	r2, r3
 8000e60:	490c      	ldr	r1, [pc, #48]	@ (8000e94 <__NVIC_SetPriority+0x4c>)
 8000e62:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000e66:	0112      	lsls	r2, r2, #4
 8000e68:	b2d2      	uxtb	r2, r2
 8000e6a:	440b      	add	r3, r1
 8000e6c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e70:	e00a      	b.n	8000e88 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e72:	683b      	ldr	r3, [r7, #0]
 8000e74:	b2da      	uxtb	r2, r3
 8000e76:	4908      	ldr	r1, [pc, #32]	@ (8000e98 <__NVIC_SetPriority+0x50>)
 8000e78:	88fb      	ldrh	r3, [r7, #6]
 8000e7a:	f003 030f 	and.w	r3, r3, #15
 8000e7e:	3b04      	subs	r3, #4
 8000e80:	0112      	lsls	r2, r2, #4
 8000e82:	b2d2      	uxtb	r2, r2
 8000e84:	440b      	add	r3, r1
 8000e86:	761a      	strb	r2, [r3, #24]
}
 8000e88:	bf00      	nop
 8000e8a:	370c      	adds	r7, #12
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e92:	4770      	bx	lr
 8000e94:	e000e100 	.word	0xe000e100
 8000e98:	e000ed00 	.word	0xe000ed00

08000e9c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	b089      	sub	sp, #36	@ 0x24
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	60f8      	str	r0, [r7, #12]
 8000ea4:	60b9      	str	r1, [r7, #8]
 8000ea6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ea8:	68fb      	ldr	r3, [r7, #12]
 8000eaa:	f003 0307 	and.w	r3, r3, #7
 8000eae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000eb0:	69fb      	ldr	r3, [r7, #28]
 8000eb2:	f1c3 0307 	rsb	r3, r3, #7
 8000eb6:	2b04      	cmp	r3, #4
 8000eb8:	bf28      	it	cs
 8000eba:	2304      	movcs	r3, #4
 8000ebc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ebe:	69fb      	ldr	r3, [r7, #28]
 8000ec0:	3304      	adds	r3, #4
 8000ec2:	2b06      	cmp	r3, #6
 8000ec4:	d902      	bls.n	8000ecc <NVIC_EncodePriority+0x30>
 8000ec6:	69fb      	ldr	r3, [r7, #28]
 8000ec8:	3b03      	subs	r3, #3
 8000eca:	e000      	b.n	8000ece <NVIC_EncodePriority+0x32>
 8000ecc:	2300      	movs	r3, #0
 8000ece:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ed0:	f04f 32ff 	mov.w	r2, #4294967295
 8000ed4:	69bb      	ldr	r3, [r7, #24]
 8000ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eda:	43da      	mvns	r2, r3
 8000edc:	68bb      	ldr	r3, [r7, #8]
 8000ede:	401a      	ands	r2, r3
 8000ee0:	697b      	ldr	r3, [r7, #20]
 8000ee2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ee4:	f04f 31ff 	mov.w	r1, #4294967295
 8000ee8:	697b      	ldr	r3, [r7, #20]
 8000eea:	fa01 f303 	lsl.w	r3, r1, r3
 8000eee:	43d9      	mvns	r1, r3
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ef4:	4313      	orrs	r3, r2
         );
}
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	3724      	adds	r7, #36	@ 0x24
 8000efa:	46bd      	mov	sp, r7
 8000efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f00:	4770      	bx	lr

08000f02 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f02:	b580      	push	{r7, lr}
 8000f04:	b082      	sub	sp, #8
 8000f06:	af00      	add	r7, sp, #0
 8000f08:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f0a:	6878      	ldr	r0, [r7, #4]
 8000f0c:	f7ff ff4c 	bl	8000da8 <__NVIC_SetPriorityGrouping>
}
 8000f10:	bf00      	nop
 8000f12:	3708      	adds	r7, #8
 8000f14:	46bd      	mov	sp, r7
 8000f16:	bd80      	pop	{r7, pc}

08000f18 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b086      	sub	sp, #24
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	4603      	mov	r3, r0
 8000f20:	60b9      	str	r1, [r7, #8]
 8000f22:	607a      	str	r2, [r7, #4]
 8000f24:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000f26:	f7ff ff63 	bl	8000df0 <__NVIC_GetPriorityGrouping>
 8000f2a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f2c:	687a      	ldr	r2, [r7, #4]
 8000f2e:	68b9      	ldr	r1, [r7, #8]
 8000f30:	6978      	ldr	r0, [r7, #20]
 8000f32:	f7ff ffb3 	bl	8000e9c <NVIC_EncodePriority>
 8000f36:	4602      	mov	r2, r0
 8000f38:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000f3c:	4611      	mov	r1, r2
 8000f3e:	4618      	mov	r0, r3
 8000f40:	f7ff ff82 	bl	8000e48 <__NVIC_SetPriority>
}
 8000f44:	bf00      	nop
 8000f46:	3718      	adds	r7, #24
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	bd80      	pop	{r7, pc}

08000f4c <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32h5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b082      	sub	sp, #8
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	4603      	mov	r3, r0
 8000f54:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f56:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	f7ff ff56 	bl	8000e0c <__NVIC_EnableIRQ>
}
 8000f60:	bf00      	nop
 8000f62:	3708      	adds	r7, #8
 8000f64:	46bd      	mov	sp, r7
 8000f66:	bd80      	pop	{r7, pc}

08000f68 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	b083      	sub	sp, #12
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	3b01      	subs	r3, #1
 8000f74:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000f78:	d301      	bcc.n	8000f7e <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8000f7a:	2301      	movs	r3, #1
 8000f7c:	e00d      	b.n	8000f9a <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8000f7e:	4a0a      	ldr	r2, [pc, #40]	@ (8000fa8 <HAL_SYSTICK_Config+0x40>)
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	3b01      	subs	r3, #1
 8000f84:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8000f86:	4b08      	ldr	r3, [pc, #32]	@ (8000fa8 <HAL_SYSTICK_Config+0x40>)
 8000f88:	2200      	movs	r2, #0
 8000f8a:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8000f8c:	4b06      	ldr	r3, [pc, #24]	@ (8000fa8 <HAL_SYSTICK_Config+0x40>)
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	4a05      	ldr	r2, [pc, #20]	@ (8000fa8 <HAL_SYSTICK_Config+0x40>)
 8000f92:	f043 0303 	orr.w	r3, r3, #3
 8000f96:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8000f98:	2300      	movs	r3, #0
}
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	370c      	adds	r7, #12
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa4:	4770      	bx	lr
 8000fa6:	bf00      	nop
 8000fa8:	e000e010 	.word	0xe000e010

08000fac <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000fac:	b480      	push	{r7}
 8000fae:	b083      	sub	sp, #12
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	2b04      	cmp	r3, #4
 8000fb8:	d844      	bhi.n	8001044 <HAL_SYSTICK_CLKSourceConfig+0x98>
 8000fba:	a201      	add	r2, pc, #4	@ (adr r2, 8000fc0 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8000fbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fc0:	08000fe3 	.word	0x08000fe3
 8000fc4:	08001001 	.word	0x08001001
 8000fc8:	08001023 	.word	0x08001023
 8000fcc:	08001045 	.word	0x08001045
 8000fd0:	08000fd5 	.word	0x08000fd5
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8000fd4:	4b1f      	ldr	r3, [pc, #124]	@ (8001054 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	4a1e      	ldr	r2, [pc, #120]	@ (8001054 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000fda:	f043 0304 	orr.w	r3, r3, #4
 8000fde:	6013      	str	r3, [r2, #0]
      break;
 8000fe0:	e031      	b.n	8001046 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8000fe2:	4b1c      	ldr	r3, [pc, #112]	@ (8001054 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	4a1b      	ldr	r2, [pc, #108]	@ (8001054 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000fe8:	f023 0304 	bic.w	r3, r3, #4
 8000fec:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 8000fee:	4b1a      	ldr	r3, [pc, #104]	@ (8001058 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000ff0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8000ff4:	4a18      	ldr	r2, [pc, #96]	@ (8001058 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000ff6:	f023 030c 	bic.w	r3, r3, #12
 8000ffa:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8000ffe:	e022      	b.n	8001046 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8001000:	4b14      	ldr	r3, [pc, #80]	@ (8001054 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	4a13      	ldr	r2, [pc, #76]	@ (8001054 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001006:	f023 0304 	bic.w	r3, r3, #4
 800100a:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 800100c:	4b12      	ldr	r3, [pc, #72]	@ (8001058 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800100e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8001012:	f023 030c 	bic.w	r3, r3, #12
 8001016:	4a10      	ldr	r2, [pc, #64]	@ (8001058 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001018:	f043 0304 	orr.w	r3, r3, #4
 800101c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8001020:	e011      	b.n	8001046 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8001022:	4b0c      	ldr	r3, [pc, #48]	@ (8001054 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	4a0b      	ldr	r2, [pc, #44]	@ (8001054 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001028:	f023 0304 	bic.w	r3, r3, #4
 800102c:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 800102e:	4b0a      	ldr	r3, [pc, #40]	@ (8001058 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001030:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8001034:	f023 030c 	bic.w	r3, r3, #12
 8001038:	4a07      	ldr	r2, [pc, #28]	@ (8001058 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800103a:	f043 0308 	orr.w	r3, r3, #8
 800103e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8001042:	e000      	b.n	8001046 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8001044:	bf00      	nop
  }
}
 8001046:	bf00      	nop
 8001048:	370c      	adds	r7, #12
 800104a:	46bd      	mov	sp, r7
 800104c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop
 8001054:	e000e010 	.word	0xe000e010
 8001058:	44020c00 	.word	0x44020c00

0800105c <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 800105c:	b480      	push	{r7}
 800105e:	b083      	sub	sp, #12
 8001060:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 8001062:	4b17      	ldr	r3, [pc, #92]	@ (80010c0 <HAL_SYSTICK_GetCLKSourceConfig+0x64>)
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	f003 0304 	and.w	r3, r3, #4
 800106a:	2b00      	cmp	r3, #0
 800106c:	d002      	beq.n	8001074 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 800106e:	2304      	movs	r3, #4
 8001070:	607b      	str	r3, [r7, #4]
 8001072:	e01e      	b.n	80010b2 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL);
 8001074:	4b13      	ldr	r3, [pc, #76]	@ (80010c4 <HAL_SYSTICK_GetCLKSourceConfig+0x68>)
 8001076:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800107a:	f003 030c 	and.w	r3, r3, #12
 800107e:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8001080:	683b      	ldr	r3, [r7, #0]
 8001082:	2b08      	cmp	r3, #8
 8001084:	d00f      	beq.n	80010a6 <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 8001086:	683b      	ldr	r3, [r7, #0]
 8001088:	2b08      	cmp	r3, #8
 800108a:	d80f      	bhi.n	80010ac <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 800108c:	683b      	ldr	r3, [r7, #0]
 800108e:	2b00      	cmp	r3, #0
 8001090:	d003      	beq.n	800109a <HAL_SYSTICK_GetCLKSourceConfig+0x3e>
 8001092:	683b      	ldr	r3, [r7, #0]
 8001094:	2b04      	cmp	r3, #4
 8001096:	d003      	beq.n	80010a0 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8001098:	e008      	b.n	80010ac <HAL_SYSTICK_GetCLKSourceConfig+0x50>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 800109a:	2300      	movs	r3, #0
 800109c:	607b      	str	r3, [r7, #4]
        break;
 800109e:	e008      	b.n	80010b2 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 80010a0:	2301      	movs	r3, #1
 80010a2:	607b      	str	r3, [r7, #4]
        break;
 80010a4:	e005      	b.n	80010b2 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 80010a6:	2302      	movs	r3, #2
 80010a8:	607b      	str	r3, [r7, #4]
        break;
 80010aa:	e002      	b.n	80010b2 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 80010ac:	2300      	movs	r3, #0
 80010ae:	607b      	str	r3, [r7, #4]
        break;
 80010b0:	bf00      	nop
    }
  }
  return systick_source;
 80010b2:	687b      	ldr	r3, [r7, #4]
}
 80010b4:	4618      	mov	r0, r3
 80010b6:	370c      	adds	r7, #12
 80010b8:	46bd      	mov	sp, r7
 80010ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010be:	4770      	bx	lr
 80010c0:	e000e010 	.word	0xe000e010
 80010c4:	44020c00 	.word	0x44020c00

080010c8 <HAL_DMA_Abort>:
  *         is suspended while a data transfer is on-going, the current data will be transferred and the channel will be
  *         effectively suspended only after the transfer of any on-going data is finished.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *const hdma)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b084      	sub	sp, #16
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart =  HAL_GetTick();
 80010d0:	f7ff fe5e 	bl	8000d90 <HAL_GetTick>
 80010d4:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d101      	bne.n	80010e0 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80010dc:	2301      	movs	r3, #1
 80010de:	e06b      	b.n	80011b8 <HAL_DMA_Abort+0xf0>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80010e6:	b2db      	uxtb	r3, r3
 80010e8:	2b02      	cmp	r3, #2
 80010ea:	d008      	beq.n	80010fe <HAL_DMA_Abort+0x36>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	2220      	movs	r2, #32
 80010f0:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	2200      	movs	r2, #0
 80010f6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
 80010fa:	2301      	movs	r3, #1
 80010fc:	e05c      	b.n	80011b8 <HAL_DMA_Abort+0xf0>
  }
  else
  {
    /* Suspend the channel */
    hdma->Instance->CCR |= DMA_CCR_SUSP;
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	695a      	ldr	r2, [r3, #20]
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	f042 0204 	orr.w	r2, r2, #4
 800110c:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_SUSPEND;
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	2205      	movs	r2, #5
 8001112:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check if the DMA Channel is suspended */
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 8001116:	e020      	b.n	800115a <HAL_DMA_Abort+0x92>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 8001118:	f7ff fe3a 	bl	8000d90 <HAL_GetTick>
 800111c:	4602      	mov	r2, r0
 800111e:	68fb      	ldr	r3, [r7, #12]
 8001120:	1ad3      	subs	r3, r2, r3
 8001122:	2b05      	cmp	r3, #5
 8001124:	d919      	bls.n	800115a <HAL_DMA_Abort+0x92>
      {
        /* Update the DMA channel error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800112a:	f043 0210 	orr.w	r2, r3, #16
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	2203      	movs	r2, #3
 8001136:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800113e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001142:	2b00      	cmp	r3, #0
 8001144:	d003      	beq.n	800114e <HAL_DMA_Abort+0x86>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800114a:	2201      	movs	r2, #1
 800114c:	731a      	strb	r2, [r3, #12]
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	2200      	movs	r2, #0
 8001152:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        return HAL_ERROR;
 8001156:	2301      	movs	r3, #1
 8001158:	e02e      	b.n	80011b8 <HAL_DMA_Abort+0xf0>
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	691b      	ldr	r3, [r3, #16]
 8001160:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001164:	2b00      	cmp	r3, #0
 8001166:	d0d7      	beq.n	8001118 <HAL_DMA_Abort+0x50>
      }
    }

    /* Reset the channel */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	695a      	ldr	r2, [r3, #20]
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	f042 0202 	orr.w	r2, r2, #2
 8001176:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	2204      	movs	r2, #4
 800117c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Clear all status flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 8001188:	60da      	str	r2, [r3, #12]
                                DMA_FLAG_TO));

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	2201      	movs	r2, #1
 800118e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001196:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800119a:	2b00      	cmp	r3, #0
 800119c:	d007      	beq.n	80011ae <HAL_DMA_Abort+0xe6>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80011a2:	2201      	movs	r2, #1
 80011a4:	731a      	strb	r2, [r3, #12]

      /* Clear remaining data size to ensure loading linked-list from memory next start */
      hdma->Instance->CBR1 = 0U;
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	2200      	movs	r2, #0
 80011ac:	649a      	str	r2, [r3, #72]	@ 0x48
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	2200      	movs	r2, #0
 80011b2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 80011b6:	2300      	movs	r3, #0
}
 80011b8:	4618      	mov	r0, r3
 80011ba:	3710      	adds	r7, #16
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}

080011c0 <HAL_DMA_Abort_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *const hdma)
{
 80011c0:	b480      	push	{r7}
 80011c2:	b083      	sub	sp, #12
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d101      	bne.n	80011d2 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80011ce:	2301      	movs	r3, #1
 80011d0:	e019      	b.n	8001206 <HAL_DMA_Abort_IT+0x46>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80011d8:	b2db      	uxtb	r3, r3
 80011da:	2b02      	cmp	r3, #2
 80011dc:	d004      	beq.n	80011e8 <HAL_DMA_Abort_IT+0x28>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	2220      	movs	r2, #32
 80011e2:	659a      	str	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 80011e4:	2301      	movs	r3, #1
 80011e6:	e00e      	b.n	8001206 <HAL_DMA_Abort_IT+0x46>
  }
  else
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	2204      	movs	r2, #4
 80011ec:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Suspend the channel and activate suspend interrupt */
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	695b      	ldr	r3, [r3, #20]
 80011f6:	687a      	ldr	r2, [r7, #4]
 80011f8:	6812      	ldr	r2, [r2, #0]
 80011fa:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80011fe:	f043 0304 	orr.w	r3, r3, #4
 8001202:	6153      	str	r3, [r2, #20]
  }

  return HAL_OK;
 8001204:	2300      	movs	r3, #0
}
 8001206:	4618      	mov	r0, r3
 8001208:	370c      	adds	r7, #12
 800120a:	46bd      	mov	sp, r7
 800120c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001210:	4770      	bx	lr
	...

08001214 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8001214:	b480      	push	{r7}
 8001216:	b087      	sub	sp, #28
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
 800121c:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 800121e:	2300      	movs	r3, #0
 8001220:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001222:	e142      	b.n	80014aa <HAL_GPIO_Init+0x296>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8001224:	683b      	ldr	r3, [r7, #0]
 8001226:	681a      	ldr	r2, [r3, #0]
 8001228:	2101      	movs	r1, #1
 800122a:	693b      	ldr	r3, [r7, #16]
 800122c:	fa01 f303 	lsl.w	r3, r1, r3
 8001230:	4013      	ands	r3, r2
 8001232:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	2b00      	cmp	r3, #0
 8001238:	f000 8134 	beq.w	80014a4 <HAL_GPIO_Init+0x290>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 800123c:	683b      	ldr	r3, [r7, #0]
 800123e:	685b      	ldr	r3, [r3, #4]
 8001240:	2b02      	cmp	r3, #2
 8001242:	d003      	beq.n	800124c <HAL_GPIO_Init+0x38>
 8001244:	683b      	ldr	r3, [r7, #0]
 8001246:	685b      	ldr	r3, [r3, #4]
 8001248:	2b12      	cmp	r3, #18
 800124a:	d125      	bne.n	8001298 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 800124c:	693b      	ldr	r3, [r7, #16]
 800124e:	08da      	lsrs	r2, r3, #3
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	3208      	adds	r2, #8
 8001254:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001258:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 800125a:	693b      	ldr	r3, [r7, #16]
 800125c:	f003 0307 	and.w	r3, r3, #7
 8001260:	009b      	lsls	r3, r3, #2
 8001262:	220f      	movs	r2, #15
 8001264:	fa02 f303 	lsl.w	r3, r2, r3
 8001268:	43db      	mvns	r3, r3
 800126a:	697a      	ldr	r2, [r7, #20]
 800126c:	4013      	ands	r3, r2
 800126e:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001270:	683b      	ldr	r3, [r7, #0]
 8001272:	691b      	ldr	r3, [r3, #16]
 8001274:	f003 020f 	and.w	r2, r3, #15
 8001278:	693b      	ldr	r3, [r7, #16]
 800127a:	f003 0307 	and.w	r3, r3, #7
 800127e:	009b      	lsls	r3, r3, #2
 8001280:	fa02 f303 	lsl.w	r3, r2, r3
 8001284:	697a      	ldr	r2, [r7, #20]
 8001286:	4313      	orrs	r3, r2
 8001288:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 800128a:	693b      	ldr	r3, [r7, #16]
 800128c:	08da      	lsrs	r2, r3, #3
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	3208      	adds	r2, #8
 8001292:	6979      	ldr	r1, [r7, #20]
 8001294:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 800129e:	693b      	ldr	r3, [r7, #16]
 80012a0:	005b      	lsls	r3, r3, #1
 80012a2:	2203      	movs	r2, #3
 80012a4:	fa02 f303 	lsl.w	r3, r2, r3
 80012a8:	43db      	mvns	r3, r3
 80012aa:	697a      	ldr	r2, [r7, #20]
 80012ac:	4013      	ands	r3, r2
 80012ae:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 80012b0:	683b      	ldr	r3, [r7, #0]
 80012b2:	685b      	ldr	r3, [r3, #4]
 80012b4:	f003 0203 	and.w	r2, r3, #3
 80012b8:	693b      	ldr	r3, [r7, #16]
 80012ba:	005b      	lsls	r3, r3, #1
 80012bc:	fa02 f303 	lsl.w	r3, r2, r3
 80012c0:	697a      	ldr	r2, [r7, #20]
 80012c2:	4313      	orrs	r3, r2
 80012c4:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	697a      	ldr	r2, [r7, #20]
 80012ca:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80012cc:	683b      	ldr	r3, [r7, #0]
 80012ce:	685b      	ldr	r3, [r3, #4]
 80012d0:	2b01      	cmp	r3, #1
 80012d2:	d00b      	beq.n	80012ec <HAL_GPIO_Init+0xd8>
 80012d4:	683b      	ldr	r3, [r7, #0]
 80012d6:	685b      	ldr	r3, [r3, #4]
 80012d8:	2b02      	cmp	r3, #2
 80012da:	d007      	beq.n	80012ec <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80012dc:	683b      	ldr	r3, [r7, #0]
 80012de:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80012e0:	2b11      	cmp	r3, #17
 80012e2:	d003      	beq.n	80012ec <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80012e4:	683b      	ldr	r3, [r7, #0]
 80012e6:	685b      	ldr	r3, [r3, #4]
 80012e8:	2b12      	cmp	r3, #18
 80012ea:	d130      	bne.n	800134e <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	689b      	ldr	r3, [r3, #8]
 80012f0:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80012f2:	693b      	ldr	r3, [r7, #16]
 80012f4:	005b      	lsls	r3, r3, #1
 80012f6:	2203      	movs	r2, #3
 80012f8:	fa02 f303 	lsl.w	r3, r2, r3
 80012fc:	43db      	mvns	r3, r3
 80012fe:	697a      	ldr	r2, [r7, #20]
 8001300:	4013      	ands	r3, r2
 8001302:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001304:	683b      	ldr	r3, [r7, #0]
 8001306:	68da      	ldr	r2, [r3, #12]
 8001308:	693b      	ldr	r3, [r7, #16]
 800130a:	005b      	lsls	r3, r3, #1
 800130c:	fa02 f303 	lsl.w	r3, r2, r3
 8001310:	697a      	ldr	r2, [r7, #20]
 8001312:	4313      	orrs	r3, r2
 8001314:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	697a      	ldr	r2, [r7, #20]
 800131a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	685b      	ldr	r3, [r3, #4]
 8001320:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001322:	2201      	movs	r2, #1
 8001324:	693b      	ldr	r3, [r7, #16]
 8001326:	fa02 f303 	lsl.w	r3, r2, r3
 800132a:	43db      	mvns	r3, r3
 800132c:	697a      	ldr	r2, [r7, #20]
 800132e:	4013      	ands	r3, r2
 8001330:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001332:	683b      	ldr	r3, [r7, #0]
 8001334:	685b      	ldr	r3, [r3, #4]
 8001336:	091b      	lsrs	r3, r3, #4
 8001338:	f003 0201 	and.w	r2, r3, #1
 800133c:	693b      	ldr	r3, [r7, #16]
 800133e:	fa02 f303 	lsl.w	r3, r2, r3
 8001342:	697a      	ldr	r2, [r7, #20]
 8001344:	4313      	orrs	r3, r2
 8001346:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	697a      	ldr	r2, [r7, #20]
 800134c:	605a      	str	r2, [r3, #4]
      }

      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 800134e:	683b      	ldr	r3, [r7, #0]
 8001350:	685b      	ldr	r3, [r3, #4]
 8001352:	f003 0303 	and.w	r3, r3, #3
 8001356:	2b03      	cmp	r3, #3
 8001358:	d109      	bne.n	800136e <HAL_GPIO_Init+0x15a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 800135a:	683b      	ldr	r3, [r7, #0]
 800135c:	685b      	ldr	r3, [r3, #4]
 800135e:	f003 0303 	and.w	r3, r3, #3
      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 8001362:	2b03      	cmp	r3, #3
 8001364:	d11b      	bne.n	800139e <HAL_GPIO_Init+0x18a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8001366:	683b      	ldr	r3, [r7, #0]
 8001368:	689b      	ldr	r3, [r3, #8]
 800136a:	2b01      	cmp	r3, #1
 800136c:	d017      	beq.n	800139e <HAL_GPIO_Init+0x18a>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	68db      	ldr	r3, [r3, #12]
 8001372:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8001374:	693b      	ldr	r3, [r7, #16]
 8001376:	005b      	lsls	r3, r3, #1
 8001378:	2203      	movs	r2, #3
 800137a:	fa02 f303 	lsl.w	r3, r2, r3
 800137e:	43db      	mvns	r3, r3
 8001380:	697a      	ldr	r2, [r7, #20]
 8001382:	4013      	ands	r3, r2
 8001384:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8001386:	683b      	ldr	r3, [r7, #0]
 8001388:	689a      	ldr	r2, [r3, #8]
 800138a:	693b      	ldr	r3, [r7, #16]
 800138c:	005b      	lsls	r3, r3, #1
 800138e:	fa02 f303 	lsl.w	r3, r2, r3
 8001392:	697a      	ldr	r2, [r7, #20]
 8001394:	4313      	orrs	r3, r2
 8001396:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	697a      	ldr	r2, [r7, #20]
 800139c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800139e:	683b      	ldr	r3, [r7, #0]
 80013a0:	685b      	ldr	r3, [r3, #4]
 80013a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d07c      	beq.n	80014a4 <HAL_GPIO_Init+0x290>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 80013aa:	4a47      	ldr	r2, [pc, #284]	@ (80014c8 <HAL_GPIO_Init+0x2b4>)
 80013ac:	693b      	ldr	r3, [r7, #16]
 80013ae:	089b      	lsrs	r3, r3, #2
 80013b0:	3318      	adds	r3, #24
 80013b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013b6:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80013b8:	693b      	ldr	r3, [r7, #16]
 80013ba:	f003 0303 	and.w	r3, r3, #3
 80013be:	00db      	lsls	r3, r3, #3
 80013c0:	220f      	movs	r2, #15
 80013c2:	fa02 f303 	lsl.w	r3, r2, r3
 80013c6:	43db      	mvns	r3, r3
 80013c8:	697a      	ldr	r2, [r7, #20]
 80013ca:	4013      	ands	r3, r2
 80013cc:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	0a9a      	lsrs	r2, r3, #10
 80013d2:	4b3e      	ldr	r3, [pc, #248]	@ (80014cc <HAL_GPIO_Init+0x2b8>)
 80013d4:	4013      	ands	r3, r2
 80013d6:	693a      	ldr	r2, [r7, #16]
 80013d8:	f002 0203 	and.w	r2, r2, #3
 80013dc:	00d2      	lsls	r2, r2, #3
 80013de:	4093      	lsls	r3, r2
 80013e0:	697a      	ldr	r2, [r7, #20]
 80013e2:	4313      	orrs	r3, r2
 80013e4:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 80013e6:	4938      	ldr	r1, [pc, #224]	@ (80014c8 <HAL_GPIO_Init+0x2b4>)
 80013e8:	693b      	ldr	r3, [r7, #16]
 80013ea:	089b      	lsrs	r3, r3, #2
 80013ec:	3318      	adds	r3, #24
 80013ee:	697a      	ldr	r2, [r7, #20]
 80013f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 80013f4:	4b34      	ldr	r3, [pc, #208]	@ (80014c8 <HAL_GPIO_Init+0x2b4>)
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	43db      	mvns	r3, r3
 80013fe:	697a      	ldr	r2, [r7, #20]
 8001400:	4013      	ands	r3, r2
 8001402:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001404:	683b      	ldr	r3, [r7, #0]
 8001406:	685b      	ldr	r3, [r3, #4]
 8001408:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800140c:	2b00      	cmp	r3, #0
 800140e:	d003      	beq.n	8001418 <HAL_GPIO_Init+0x204>
        {
          tmp |= iocurrent;
 8001410:	697a      	ldr	r2, [r7, #20]
 8001412:	68fb      	ldr	r3, [r7, #12]
 8001414:	4313      	orrs	r3, r2
 8001416:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8001418:	4a2b      	ldr	r2, [pc, #172]	@ (80014c8 <HAL_GPIO_Init+0x2b4>)
 800141a:	697b      	ldr	r3, [r7, #20]
 800141c:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 800141e:	4b2a      	ldr	r3, [pc, #168]	@ (80014c8 <HAL_GPIO_Init+0x2b4>)
 8001420:	685b      	ldr	r3, [r3, #4]
 8001422:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	43db      	mvns	r3, r3
 8001428:	697a      	ldr	r2, [r7, #20]
 800142a:	4013      	ands	r3, r2
 800142c:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800142e:	683b      	ldr	r3, [r7, #0]
 8001430:	685b      	ldr	r3, [r3, #4]
 8001432:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001436:	2b00      	cmp	r3, #0
 8001438:	d003      	beq.n	8001442 <HAL_GPIO_Init+0x22e>
        {
          tmp |= iocurrent;
 800143a:	697a      	ldr	r2, [r7, #20]
 800143c:	68fb      	ldr	r3, [r7, #12]
 800143e:	4313      	orrs	r3, r2
 8001440:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8001442:	4a21      	ldr	r2, [pc, #132]	@ (80014c8 <HAL_GPIO_Init+0x2b4>)
 8001444:	697b      	ldr	r3, [r7, #20]
 8001446:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8001448:	4b1f      	ldr	r3, [pc, #124]	@ (80014c8 <HAL_GPIO_Init+0x2b4>)
 800144a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800144e:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	43db      	mvns	r3, r3
 8001454:	697a      	ldr	r2, [r7, #20]
 8001456:	4013      	ands	r3, r2
 8001458:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800145a:	683b      	ldr	r3, [r7, #0]
 800145c:	685b      	ldr	r3, [r3, #4]
 800145e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001462:	2b00      	cmp	r3, #0
 8001464:	d003      	beq.n	800146e <HAL_GPIO_Init+0x25a>
        {
          tmp |= iocurrent;
 8001466:	697a      	ldr	r2, [r7, #20]
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	4313      	orrs	r3, r2
 800146c:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 800146e:	4a16      	ldr	r2, [pc, #88]	@ (80014c8 <HAL_GPIO_Init+0x2b4>)
 8001470:	697b      	ldr	r3, [r7, #20]
 8001472:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 8001476:	4b14      	ldr	r3, [pc, #80]	@ (80014c8 <HAL_GPIO_Init+0x2b4>)
 8001478:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800147c:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	43db      	mvns	r3, r3
 8001482:	697a      	ldr	r2, [r7, #20]
 8001484:	4013      	ands	r3, r2
 8001486:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001488:	683b      	ldr	r3, [r7, #0]
 800148a:	685b      	ldr	r3, [r3, #4]
 800148c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001490:	2b00      	cmp	r3, #0
 8001492:	d003      	beq.n	800149c <HAL_GPIO_Init+0x288>
        {
          tmp |= iocurrent;
 8001494:	697a      	ldr	r2, [r7, #20]
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	4313      	orrs	r3, r2
 800149a:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 800149c:	4a0a      	ldr	r2, [pc, #40]	@ (80014c8 <HAL_GPIO_Init+0x2b4>)
 800149e:	697b      	ldr	r3, [r7, #20]
 80014a0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 80014a4:	693b      	ldr	r3, [r7, #16]
 80014a6:	3301      	adds	r3, #1
 80014a8:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80014aa:	683b      	ldr	r3, [r7, #0]
 80014ac:	681a      	ldr	r2, [r3, #0]
 80014ae:	693b      	ldr	r3, [r7, #16]
 80014b0:	fa22 f303 	lsr.w	r3, r2, r3
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	f47f aeb5 	bne.w	8001224 <HAL_GPIO_Init+0x10>
  }
}
 80014ba:	bf00      	nop
 80014bc:	bf00      	nop
 80014be:	371c      	adds	r7, #28
 80014c0:	46bd      	mov	sp, r7
 80014c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c6:	4770      	bx	lr
 80014c8:	44022000 	.word	0x44022000
 80014cc:	002f7f7f 	.word	0x002f7f7f

080014d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80014d0:	b480      	push	{r7}
 80014d2:	b083      	sub	sp, #12
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
 80014d8:	460b      	mov	r3, r1
 80014da:	807b      	strh	r3, [r7, #2]
 80014dc:	4613      	mov	r3, r2
 80014de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80014e0:	787b      	ldrb	r3, [r7, #1]
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d003      	beq.n	80014ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80014e6:	887a      	ldrh	r2, [r7, #2]
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80014ec:	e002      	b.n	80014f4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80014ee:	887a      	ldrh	r2, [r7, #2]
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80014f4:	bf00      	nop
 80014f6:	370c      	adds	r7, #12
 80014f8:	46bd      	mov	sp, r7
 80014fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fe:	4770      	bx	lr

08001500 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b086      	sub	sp, #24
 8001504:	af02      	add	r7, sp, #8
 8001506:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	2b00      	cmp	r3, #0
 800150c:	d101      	bne.n	8001512 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800150e:	2301      	movs	r3, #1
 8001510:	e0f3      	b.n	80016fa <HAL_PCD_Init+0x1fa>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	f893 3295 	ldrb.w	r3, [r3, #661]	@ 0x295
 8001518:	b2db      	uxtb	r3, r3
 800151a:	2b00      	cmp	r3, #0
 800151c:	d106      	bne.n	800152c <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	2200      	movs	r2, #0
 8001522:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001526:	6878      	ldr	r0, [r7, #4]
 8001528:	f7ff fa70 	bl	8000a0c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	2203      	movs	r2, #3
 8001530:	f883 2295 	strb.w	r2, [r3, #661]	@ 0x295
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	4618      	mov	r0, r3
 800153a:	f005 f87e 	bl	800663a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	6818      	ldr	r0, [r3, #0]
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	7c1a      	ldrb	r2, [r3, #16]
 8001546:	f88d 2000 	strb.w	r2, [sp]
 800154a:	3304      	adds	r3, #4
 800154c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800154e:	f005 f856 	bl	80065fe <USB_CoreInit>
 8001552:	4603      	mov	r3, r0
 8001554:	2b00      	cmp	r3, #0
 8001556:	d005      	beq.n	8001564 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	2202      	movs	r2, #2
 800155c:	f883 2295 	strb.w	r2, [r3, #661]	@ 0x295
    return HAL_ERROR;
 8001560:	2301      	movs	r3, #1
 8001562:	e0ca      	b.n	80016fa <HAL_PCD_Init+0x1fa>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	2100      	movs	r1, #0
 800156a:	4618      	mov	r0, r3
 800156c:	f005 f87a 	bl	8006664 <USB_SetCurrentMode>
 8001570:	4603      	mov	r3, r0
 8001572:	2b00      	cmp	r3, #0
 8001574:	d005      	beq.n	8001582 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	2202      	movs	r2, #2
 800157a:	f883 2295 	strb.w	r2, [r3, #661]	@ 0x295
    return HAL_ERROR;
 800157e:	2301      	movs	r3, #1
 8001580:	e0bb      	b.n	80016fa <HAL_PCD_Init+0x1fa>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001582:	2300      	movs	r3, #0
 8001584:	73fb      	strb	r3, [r7, #15]
 8001586:	e03f      	b.n	8001608 <HAL_PCD_Init+0x108>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001588:	7bfa      	ldrb	r2, [r7, #15]
 800158a:	6879      	ldr	r1, [r7, #4]
 800158c:	4613      	mov	r3, r2
 800158e:	009b      	lsls	r3, r3, #2
 8001590:	4413      	add	r3, r2
 8001592:	00db      	lsls	r3, r3, #3
 8001594:	440b      	add	r3, r1
 8001596:	3315      	adds	r3, #21
 8001598:	2201      	movs	r2, #1
 800159a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800159c:	7bfa      	ldrb	r2, [r7, #15]
 800159e:	6879      	ldr	r1, [r7, #4]
 80015a0:	4613      	mov	r3, r2
 80015a2:	009b      	lsls	r3, r3, #2
 80015a4:	4413      	add	r3, r2
 80015a6:	00db      	lsls	r3, r3, #3
 80015a8:	440b      	add	r3, r1
 80015aa:	3314      	adds	r3, #20
 80015ac:	7bfa      	ldrb	r2, [r7, #15]
 80015ae:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
    hpcd->IN_ep[i].tx_fifo_num = i;
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80015b0:	7bfa      	ldrb	r2, [r7, #15]
 80015b2:	6879      	ldr	r1, [r7, #4]
 80015b4:	4613      	mov	r3, r2
 80015b6:	009b      	lsls	r3, r3, #2
 80015b8:	4413      	add	r3, r2
 80015ba:	00db      	lsls	r3, r3, #3
 80015bc:	440b      	add	r3, r1
 80015be:	3317      	adds	r3, #23
 80015c0:	2200      	movs	r2, #0
 80015c2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80015c4:	7bfa      	ldrb	r2, [r7, #15]
 80015c6:	6879      	ldr	r1, [r7, #4]
 80015c8:	4613      	mov	r3, r2
 80015ca:	009b      	lsls	r3, r3, #2
 80015cc:	4413      	add	r3, r2
 80015ce:	00db      	lsls	r3, r3, #3
 80015d0:	440b      	add	r3, r1
 80015d2:	3324      	adds	r3, #36	@ 0x24
 80015d4:	2200      	movs	r2, #0
 80015d6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80015d8:	7bfa      	ldrb	r2, [r7, #15]
 80015da:	6879      	ldr	r1, [r7, #4]
 80015dc:	4613      	mov	r3, r2
 80015de:	009b      	lsls	r3, r3, #2
 80015e0:	4413      	add	r3, r2
 80015e2:	00db      	lsls	r3, r3, #3
 80015e4:	440b      	add	r3, r1
 80015e6:	3328      	adds	r3, #40	@ 0x28
 80015e8:	2200      	movs	r2, #0
 80015ea:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80015ec:	7bfb      	ldrb	r3, [r7, #15]
 80015ee:	6879      	ldr	r1, [r7, #4]
 80015f0:	1c5a      	adds	r2, r3, #1
 80015f2:	4613      	mov	r3, r2
 80015f4:	009b      	lsls	r3, r3, #2
 80015f6:	4413      	add	r3, r2
 80015f8:	00db      	lsls	r3, r3, #3
 80015fa:	440b      	add	r3, r1
 80015fc:	3304      	adds	r3, #4
 80015fe:	2200      	movs	r2, #0
 8001600:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001602:	7bfb      	ldrb	r3, [r7, #15]
 8001604:	3301      	adds	r3, #1
 8001606:	73fb      	strb	r3, [r7, #15]
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	791b      	ldrb	r3, [r3, #4]
 800160c:	7bfa      	ldrb	r2, [r7, #15]
 800160e:	429a      	cmp	r2, r3
 8001610:	d3ba      	bcc.n	8001588 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001612:	2300      	movs	r3, #0
 8001614:	73fb      	strb	r3, [r7, #15]
 8001616:	e044      	b.n	80016a2 <HAL_PCD_Init+0x1a2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001618:	7bfa      	ldrb	r2, [r7, #15]
 800161a:	6879      	ldr	r1, [r7, #4]
 800161c:	4613      	mov	r3, r2
 800161e:	009b      	lsls	r3, r3, #2
 8001620:	4413      	add	r3, r2
 8001622:	00db      	lsls	r3, r3, #3
 8001624:	440b      	add	r3, r1
 8001626:	f203 1355 	addw	r3, r3, #341	@ 0x155
 800162a:	2200      	movs	r2, #0
 800162c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800162e:	7bfa      	ldrb	r2, [r7, #15]
 8001630:	6879      	ldr	r1, [r7, #4]
 8001632:	4613      	mov	r3, r2
 8001634:	009b      	lsls	r3, r3, #2
 8001636:	4413      	add	r3, r2
 8001638:	00db      	lsls	r3, r3, #3
 800163a:	440b      	add	r3, r1
 800163c:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8001640:	7bfa      	ldrb	r2, [r7, #15]
 8001642:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001644:	7bfa      	ldrb	r2, [r7, #15]
 8001646:	6879      	ldr	r1, [r7, #4]
 8001648:	4613      	mov	r3, r2
 800164a:	009b      	lsls	r3, r3, #2
 800164c:	4413      	add	r3, r2
 800164e:	00db      	lsls	r3, r3, #3
 8001650:	440b      	add	r3, r1
 8001652:	f203 1357 	addw	r3, r3, #343	@ 0x157
 8001656:	2200      	movs	r2, #0
 8001658:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800165a:	7bfa      	ldrb	r2, [r7, #15]
 800165c:	6879      	ldr	r1, [r7, #4]
 800165e:	4613      	mov	r3, r2
 8001660:	009b      	lsls	r3, r3, #2
 8001662:	4413      	add	r3, r2
 8001664:	00db      	lsls	r3, r3, #3
 8001666:	440b      	add	r3, r1
 8001668:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800166c:	2200      	movs	r2, #0
 800166e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001670:	7bfa      	ldrb	r2, [r7, #15]
 8001672:	6879      	ldr	r1, [r7, #4]
 8001674:	4613      	mov	r3, r2
 8001676:	009b      	lsls	r3, r3, #2
 8001678:	4413      	add	r3, r2
 800167a:	00db      	lsls	r3, r3, #3
 800167c:	440b      	add	r3, r1
 800167e:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8001682:	2200      	movs	r2, #0
 8001684:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001686:	7bfa      	ldrb	r2, [r7, #15]
 8001688:	6879      	ldr	r1, [r7, #4]
 800168a:	4613      	mov	r3, r2
 800168c:	009b      	lsls	r3, r3, #2
 800168e:	4413      	add	r3, r2
 8001690:	00db      	lsls	r3, r3, #3
 8001692:	440b      	add	r3, r1
 8001694:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 8001698:	2200      	movs	r2, #0
 800169a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800169c:	7bfb      	ldrb	r3, [r7, #15]
 800169e:	3301      	adds	r3, #1
 80016a0:	73fb      	strb	r3, [r7, #15]
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	791b      	ldrb	r3, [r3, #4]
 80016a6:	7bfa      	ldrb	r2, [r7, #15]
 80016a8:	429a      	cmp	r2, r3
 80016aa:	d3b5      	bcc.n	8001618 <HAL_PCD_Init+0x118>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	6818      	ldr	r0, [r3, #0]
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	7c1a      	ldrb	r2, [r3, #16]
 80016b4:	f88d 2000 	strb.w	r2, [sp]
 80016b8:	3304      	adds	r3, #4
 80016ba:	cb0e      	ldmia	r3, {r1, r2, r3}
 80016bc:	f004 fff5 	bl	80066aa <USB_DevInit>
 80016c0:	4603      	mov	r3, r0
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d005      	beq.n	80016d2 <HAL_PCD_Init+0x1d2>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	2202      	movs	r2, #2
 80016ca:	f883 2295 	strb.w	r2, [r3, #661]	@ 0x295
    return HAL_ERROR;
 80016ce:	2301      	movs	r3, #1
 80016d0:	e013      	b.n	80016fa <HAL_PCD_Init+0x1fa>
  }

  hpcd->USB_Address = 0U;
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	2200      	movs	r2, #0
 80016d6:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	2201      	movs	r2, #1
 80016dc:	f883 2295 	strb.w	r2, [r3, #661]	@ 0x295

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	7b1b      	ldrb	r3, [r3, #12]
 80016e4:	2b01      	cmp	r3, #1
 80016e6:	d102      	bne.n	80016ee <HAL_PCD_Init+0x1ee>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80016e8:	6878      	ldr	r0, [r7, #4]
 80016ea:	f000 f80a 	bl	8001702 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	4618      	mov	r0, r3
 80016f4:	f004 fffc 	bl	80066f0 <USB_DevDisconnect>

  return HAL_OK;
 80016f8:	2300      	movs	r3, #0
}
 80016fa:	4618      	mov	r0, r3
 80016fc:	3710      	adds	r7, #16
 80016fe:	46bd      	mov	sp, r7
 8001700:	bd80      	pop	{r7, pc}

08001702 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8001702:	b480      	push	{r7}
 8001704:	b085      	sub	sp, #20
 8001706:	af00      	add	r7, sp, #0
 8001708:	6078      	str	r0, [r7, #4]

  USB_DRD_TypeDef *USBx = hpcd->Instance;
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	2201      	movs	r2, #1
 8001714:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8
  hpcd->LPM_State = LPM_L0;
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	2200      	movs	r2, #0
 800171c:	f883 22cc 	strb.w	r2, [r3, #716]	@ 0x2cc

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001724:	f043 0201 	orr.w	r2, r3, #1
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	655a      	str	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001730:	f043 0202 	orr.w	r2, r3, #2
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	655a      	str	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 8001738:	2300      	movs	r3, #0
}
 800173a:	4618      	mov	r0, r3
 800173c:	3714      	adds	r7, #20
 800173e:	46bd      	mov	sp, r7
 8001740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001744:	4770      	bx	lr
	...

08001748 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b088      	sub	sp, #32
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	2b00      	cmp	r3, #0
 8001754:	d102      	bne.n	800175c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001756:	2301      	movs	r3, #1
 8001758:	f000 bc28 	b.w	8001fac <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800175c:	4b94      	ldr	r3, [pc, #592]	@ (80019b0 <HAL_RCC_OscConfig+0x268>)
 800175e:	69db      	ldr	r3, [r3, #28]
 8001760:	f003 0318 	and.w	r3, r3, #24
 8001764:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 8001766:	4b92      	ldr	r3, [pc, #584]	@ (80019b0 <HAL_RCC_OscConfig+0x268>)
 8001768:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800176a:	f003 0303 	and.w	r3, r3, #3
 800176e:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	f003 0310 	and.w	r3, r3, #16
 8001778:	2b00      	cmp	r3, #0
 800177a:	d05b      	beq.n	8001834 <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 800177c:	69fb      	ldr	r3, [r7, #28]
 800177e:	2b08      	cmp	r3, #8
 8001780:	d005      	beq.n	800178e <HAL_RCC_OscConfig+0x46>
 8001782:	69fb      	ldr	r3, [r7, #28]
 8001784:	2b18      	cmp	r3, #24
 8001786:	d114      	bne.n	80017b2 <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 8001788:	69bb      	ldr	r3, [r7, #24]
 800178a:	2b02      	cmp	r3, #2
 800178c:	d111      	bne.n	80017b2 <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	69db      	ldr	r3, [r3, #28]
 8001792:	2b00      	cmp	r3, #0
 8001794:	d102      	bne.n	800179c <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 8001796:	2301      	movs	r3, #1
 8001798:	f000 bc08 	b.w	8001fac <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 800179c:	4b84      	ldr	r3, [pc, #528]	@ (80019b0 <HAL_RCC_OscConfig+0x268>)
 800179e:	699b      	ldr	r3, [r3, #24]
 80017a0:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	6a1b      	ldr	r3, [r3, #32]
 80017a8:	041b      	lsls	r3, r3, #16
 80017aa:	4981      	ldr	r1, [pc, #516]	@ (80019b0 <HAL_RCC_OscConfig+0x268>)
 80017ac:	4313      	orrs	r3, r2
 80017ae:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 80017b0:	e040      	b.n	8001834 <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	69db      	ldr	r3, [r3, #28]
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d023      	beq.n	8001802 <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80017ba:	4b7d      	ldr	r3, [pc, #500]	@ (80019b0 <HAL_RCC_OscConfig+0x268>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	4a7c      	ldr	r2, [pc, #496]	@ (80019b0 <HAL_RCC_OscConfig+0x268>)
 80017c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80017c4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017c6:	f7ff fae3 	bl	8000d90 <HAL_GetTick>
 80017ca:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 80017cc:	e008      	b.n	80017e0 <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 80017ce:	f7ff fadf 	bl	8000d90 <HAL_GetTick>
 80017d2:	4602      	mov	r2, r0
 80017d4:	697b      	ldr	r3, [r7, #20]
 80017d6:	1ad3      	subs	r3, r2, r3
 80017d8:	2b02      	cmp	r3, #2
 80017da:	d901      	bls.n	80017e0 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 80017dc:	2303      	movs	r3, #3
 80017de:	e3e5      	b.n	8001fac <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 80017e0:	4b73      	ldr	r3, [pc, #460]	@ (80019b0 <HAL_RCC_OscConfig+0x268>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d0f0      	beq.n	80017ce <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 80017ec:	4b70      	ldr	r3, [pc, #448]	@ (80019b0 <HAL_RCC_OscConfig+0x268>)
 80017ee:	699b      	ldr	r3, [r3, #24]
 80017f0:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	6a1b      	ldr	r3, [r3, #32]
 80017f8:	041b      	lsls	r3, r3, #16
 80017fa:	496d      	ldr	r1, [pc, #436]	@ (80019b0 <HAL_RCC_OscConfig+0x268>)
 80017fc:	4313      	orrs	r3, r2
 80017fe:	618b      	str	r3, [r1, #24]
 8001800:	e018      	b.n	8001834 <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8001802:	4b6b      	ldr	r3, [pc, #428]	@ (80019b0 <HAL_RCC_OscConfig+0x268>)
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	4a6a      	ldr	r2, [pc, #424]	@ (80019b0 <HAL_RCC_OscConfig+0x268>)
 8001808:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800180c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800180e:	f7ff fabf 	bl	8000d90 <HAL_GetTick>
 8001812:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8001814:	e008      	b.n	8001828 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8001816:	f7ff fabb 	bl	8000d90 <HAL_GetTick>
 800181a:	4602      	mov	r2, r0
 800181c:	697b      	ldr	r3, [r7, #20]
 800181e:	1ad3      	subs	r3, r2, r3
 8001820:	2b02      	cmp	r3, #2
 8001822:	d901      	bls.n	8001828 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8001824:	2303      	movs	r3, #3
 8001826:	e3c1      	b.n	8001fac <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8001828:	4b61      	ldr	r3, [pc, #388]	@ (80019b0 <HAL_RCC_OscConfig+0x268>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001830:	2b00      	cmp	r3, #0
 8001832:	d1f0      	bne.n	8001816 <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	f003 0301 	and.w	r3, r3, #1
 800183c:	2b00      	cmp	r3, #0
 800183e:	f000 80a0 	beq.w	8001982 <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8001842:	69fb      	ldr	r3, [r7, #28]
 8001844:	2b10      	cmp	r3, #16
 8001846:	d005      	beq.n	8001854 <HAL_RCC_OscConfig+0x10c>
 8001848:	69fb      	ldr	r3, [r7, #28]
 800184a:	2b18      	cmp	r3, #24
 800184c:	d109      	bne.n	8001862 <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 800184e:	69bb      	ldr	r3, [r7, #24]
 8001850:	2b03      	cmp	r3, #3
 8001852:	d106      	bne.n	8001862 <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	685b      	ldr	r3, [r3, #4]
 8001858:	2b00      	cmp	r3, #0
 800185a:	f040 8092 	bne.w	8001982 <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 800185e:	2301      	movs	r3, #1
 8001860:	e3a4      	b.n	8001fac <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	685b      	ldr	r3, [r3, #4]
 8001866:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800186a:	d106      	bne.n	800187a <HAL_RCC_OscConfig+0x132>
 800186c:	4b50      	ldr	r3, [pc, #320]	@ (80019b0 <HAL_RCC_OscConfig+0x268>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	4a4f      	ldr	r2, [pc, #316]	@ (80019b0 <HAL_RCC_OscConfig+0x268>)
 8001872:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001876:	6013      	str	r3, [r2, #0]
 8001878:	e058      	b.n	800192c <HAL_RCC_OscConfig+0x1e4>
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	685b      	ldr	r3, [r3, #4]
 800187e:	2b00      	cmp	r3, #0
 8001880:	d112      	bne.n	80018a8 <HAL_RCC_OscConfig+0x160>
 8001882:	4b4b      	ldr	r3, [pc, #300]	@ (80019b0 <HAL_RCC_OscConfig+0x268>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	4a4a      	ldr	r2, [pc, #296]	@ (80019b0 <HAL_RCC_OscConfig+0x268>)
 8001888:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800188c:	6013      	str	r3, [r2, #0]
 800188e:	4b48      	ldr	r3, [pc, #288]	@ (80019b0 <HAL_RCC_OscConfig+0x268>)
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	4a47      	ldr	r2, [pc, #284]	@ (80019b0 <HAL_RCC_OscConfig+0x268>)
 8001894:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8001898:	6013      	str	r3, [r2, #0]
 800189a:	4b45      	ldr	r3, [pc, #276]	@ (80019b0 <HAL_RCC_OscConfig+0x268>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	4a44      	ldr	r2, [pc, #272]	@ (80019b0 <HAL_RCC_OscConfig+0x268>)
 80018a0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80018a4:	6013      	str	r3, [r2, #0]
 80018a6:	e041      	b.n	800192c <HAL_RCC_OscConfig+0x1e4>
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	685b      	ldr	r3, [r3, #4]
 80018ac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80018b0:	d112      	bne.n	80018d8 <HAL_RCC_OscConfig+0x190>
 80018b2:	4b3f      	ldr	r3, [pc, #252]	@ (80019b0 <HAL_RCC_OscConfig+0x268>)
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	4a3e      	ldr	r2, [pc, #248]	@ (80019b0 <HAL_RCC_OscConfig+0x268>)
 80018b8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80018bc:	6013      	str	r3, [r2, #0]
 80018be:	4b3c      	ldr	r3, [pc, #240]	@ (80019b0 <HAL_RCC_OscConfig+0x268>)
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	4a3b      	ldr	r2, [pc, #236]	@ (80019b0 <HAL_RCC_OscConfig+0x268>)
 80018c4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80018c8:	6013      	str	r3, [r2, #0]
 80018ca:	4b39      	ldr	r3, [pc, #228]	@ (80019b0 <HAL_RCC_OscConfig+0x268>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	4a38      	ldr	r2, [pc, #224]	@ (80019b0 <HAL_RCC_OscConfig+0x268>)
 80018d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80018d4:	6013      	str	r3, [r2, #0]
 80018d6:	e029      	b.n	800192c <HAL_RCC_OscConfig+0x1e4>
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	685b      	ldr	r3, [r3, #4]
 80018dc:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 80018e0:	d112      	bne.n	8001908 <HAL_RCC_OscConfig+0x1c0>
 80018e2:	4b33      	ldr	r3, [pc, #204]	@ (80019b0 <HAL_RCC_OscConfig+0x268>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	4a32      	ldr	r2, [pc, #200]	@ (80019b0 <HAL_RCC_OscConfig+0x268>)
 80018e8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80018ec:	6013      	str	r3, [r2, #0]
 80018ee:	4b30      	ldr	r3, [pc, #192]	@ (80019b0 <HAL_RCC_OscConfig+0x268>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	4a2f      	ldr	r2, [pc, #188]	@ (80019b0 <HAL_RCC_OscConfig+0x268>)
 80018f4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80018f8:	6013      	str	r3, [r2, #0]
 80018fa:	4b2d      	ldr	r3, [pc, #180]	@ (80019b0 <HAL_RCC_OscConfig+0x268>)
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	4a2c      	ldr	r2, [pc, #176]	@ (80019b0 <HAL_RCC_OscConfig+0x268>)
 8001900:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001904:	6013      	str	r3, [r2, #0]
 8001906:	e011      	b.n	800192c <HAL_RCC_OscConfig+0x1e4>
 8001908:	4b29      	ldr	r3, [pc, #164]	@ (80019b0 <HAL_RCC_OscConfig+0x268>)
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	4a28      	ldr	r2, [pc, #160]	@ (80019b0 <HAL_RCC_OscConfig+0x268>)
 800190e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001912:	6013      	str	r3, [r2, #0]
 8001914:	4b26      	ldr	r3, [pc, #152]	@ (80019b0 <HAL_RCC_OscConfig+0x268>)
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	4a25      	ldr	r2, [pc, #148]	@ (80019b0 <HAL_RCC_OscConfig+0x268>)
 800191a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800191e:	6013      	str	r3, [r2, #0]
 8001920:	4b23      	ldr	r3, [pc, #140]	@ (80019b0 <HAL_RCC_OscConfig+0x268>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	4a22      	ldr	r2, [pc, #136]	@ (80019b0 <HAL_RCC_OscConfig+0x268>)
 8001926:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800192a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	685b      	ldr	r3, [r3, #4]
 8001930:	2b00      	cmp	r3, #0
 8001932:	d013      	beq.n	800195c <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001934:	f7ff fa2c 	bl	8000d90 <HAL_GetTick>
 8001938:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800193a:	e008      	b.n	800194e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 800193c:	f7ff fa28 	bl	8000d90 <HAL_GetTick>
 8001940:	4602      	mov	r2, r0
 8001942:	697b      	ldr	r3, [r7, #20]
 8001944:	1ad3      	subs	r3, r2, r3
 8001946:	2b64      	cmp	r3, #100	@ 0x64
 8001948:	d901      	bls.n	800194e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800194a:	2303      	movs	r3, #3
 800194c:	e32e      	b.n	8001fac <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800194e:	4b18      	ldr	r3, [pc, #96]	@ (80019b0 <HAL_RCC_OscConfig+0x268>)
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001956:	2b00      	cmp	r3, #0
 8001958:	d0f0      	beq.n	800193c <HAL_RCC_OscConfig+0x1f4>
 800195a:	e012      	b.n	8001982 <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800195c:	f7ff fa18 	bl	8000d90 <HAL_GetTick>
 8001960:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001962:	e008      	b.n	8001976 <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8001964:	f7ff fa14 	bl	8000d90 <HAL_GetTick>
 8001968:	4602      	mov	r2, r0
 800196a:	697b      	ldr	r3, [r7, #20]
 800196c:	1ad3      	subs	r3, r2, r3
 800196e:	2b64      	cmp	r3, #100	@ 0x64
 8001970:	d901      	bls.n	8001976 <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 8001972:	2303      	movs	r3, #3
 8001974:	e31a      	b.n	8001fac <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001976:	4b0e      	ldr	r3, [pc, #56]	@ (80019b0 <HAL_RCC_OscConfig+0x268>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800197e:	2b00      	cmp	r3, #0
 8001980:	d1f0      	bne.n	8001964 <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	f003 0302 	and.w	r3, r3, #2
 800198a:	2b00      	cmp	r3, #0
 800198c:	f000 809a 	beq.w	8001ac4 <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8001990:	69fb      	ldr	r3, [r7, #28]
 8001992:	2b00      	cmp	r3, #0
 8001994:	d005      	beq.n	80019a2 <HAL_RCC_OscConfig+0x25a>
 8001996:	69fb      	ldr	r3, [r7, #28]
 8001998:	2b18      	cmp	r3, #24
 800199a:	d149      	bne.n	8001a30 <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 800199c:	69bb      	ldr	r3, [r7, #24]
 800199e:	2b01      	cmp	r3, #1
 80019a0:	d146      	bne.n	8001a30 <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	68db      	ldr	r3, [r3, #12]
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d104      	bne.n	80019b4 <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 80019aa:	2301      	movs	r3, #1
 80019ac:	e2fe      	b.n	8001fac <HAL_RCC_OscConfig+0x864>
 80019ae:	bf00      	nop
 80019b0:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80019b4:	69fb      	ldr	r3, [r7, #28]
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d11c      	bne.n	80019f4 <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 80019ba:	4b9a      	ldr	r3, [pc, #616]	@ (8001c24 <HAL_RCC_OscConfig+0x4dc>)
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	f003 0218 	and.w	r2, r3, #24
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	691b      	ldr	r3, [r3, #16]
 80019c6:	429a      	cmp	r2, r3
 80019c8:	d014      	beq.n	80019f4 <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 80019ca:	4b96      	ldr	r3, [pc, #600]	@ (8001c24 <HAL_RCC_OscConfig+0x4dc>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	f023 0218 	bic.w	r2, r3, #24
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	691b      	ldr	r3, [r3, #16]
 80019d6:	4993      	ldr	r1, [pc, #588]	@ (8001c24 <HAL_RCC_OscConfig+0x4dc>)
 80019d8:	4313      	orrs	r3, r2
 80019da:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 80019dc:	f000 fdd0 	bl	8002580 <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80019e0:	4b91      	ldr	r3, [pc, #580]	@ (8001c28 <HAL_RCC_OscConfig+0x4e0>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	4618      	mov	r0, r3
 80019e6:	f7ff f949 	bl	8000c7c <HAL_InitTick>
 80019ea:	4603      	mov	r3, r0
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d001      	beq.n	80019f4 <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 80019f0:	2301      	movs	r3, #1
 80019f2:	e2db      	b.n	8001fac <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019f4:	f7ff f9cc 	bl	8000d90 <HAL_GetTick>
 80019f8:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80019fa:	e008      	b.n	8001a0e <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80019fc:	f7ff f9c8 	bl	8000d90 <HAL_GetTick>
 8001a00:	4602      	mov	r2, r0
 8001a02:	697b      	ldr	r3, [r7, #20]
 8001a04:	1ad3      	subs	r3, r2, r3
 8001a06:	2b02      	cmp	r3, #2
 8001a08:	d901      	bls.n	8001a0e <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 8001a0a:	2303      	movs	r3, #3
 8001a0c:	e2ce      	b.n	8001fac <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001a0e:	4b85      	ldr	r3, [pc, #532]	@ (8001c24 <HAL_RCC_OscConfig+0x4dc>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	f003 0302 	and.w	r3, r3, #2
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d0f0      	beq.n	80019fc <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8001a1a:	4b82      	ldr	r3, [pc, #520]	@ (8001c24 <HAL_RCC_OscConfig+0x4dc>)
 8001a1c:	691b      	ldr	r3, [r3, #16]
 8001a1e:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	695b      	ldr	r3, [r3, #20]
 8001a26:	041b      	lsls	r3, r3, #16
 8001a28:	497e      	ldr	r1, [pc, #504]	@ (8001c24 <HAL_RCC_OscConfig+0x4dc>)
 8001a2a:	4313      	orrs	r3, r2
 8001a2c:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8001a2e:	e049      	b.n	8001ac4 <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	68db      	ldr	r3, [r3, #12]
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d02c      	beq.n	8001a92 <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8001a38:	4b7a      	ldr	r3, [pc, #488]	@ (8001c24 <HAL_RCC_OscConfig+0x4dc>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	f023 0218 	bic.w	r2, r3, #24
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	691b      	ldr	r3, [r3, #16]
 8001a44:	4977      	ldr	r1, [pc, #476]	@ (8001c24 <HAL_RCC_OscConfig+0x4dc>)
 8001a46:	4313      	orrs	r3, r2
 8001a48:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 8001a4a:	4b76      	ldr	r3, [pc, #472]	@ (8001c24 <HAL_RCC_OscConfig+0x4dc>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	4a75      	ldr	r2, [pc, #468]	@ (8001c24 <HAL_RCC_OscConfig+0x4dc>)
 8001a50:	f043 0301 	orr.w	r3, r3, #1
 8001a54:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a56:	f7ff f99b 	bl	8000d90 <HAL_GetTick>
 8001a5a:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001a5c:	e008      	b.n	8001a70 <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8001a5e:	f7ff f997 	bl	8000d90 <HAL_GetTick>
 8001a62:	4602      	mov	r2, r0
 8001a64:	697b      	ldr	r3, [r7, #20]
 8001a66:	1ad3      	subs	r3, r2, r3
 8001a68:	2b02      	cmp	r3, #2
 8001a6a:	d901      	bls.n	8001a70 <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 8001a6c:	2303      	movs	r3, #3
 8001a6e:	e29d      	b.n	8001fac <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001a70:	4b6c      	ldr	r3, [pc, #432]	@ (8001c24 <HAL_RCC_OscConfig+0x4dc>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f003 0302 	and.w	r3, r3, #2
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d0f0      	beq.n	8001a5e <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8001a7c:	4b69      	ldr	r3, [pc, #420]	@ (8001c24 <HAL_RCC_OscConfig+0x4dc>)
 8001a7e:	691b      	ldr	r3, [r3, #16]
 8001a80:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	695b      	ldr	r3, [r3, #20]
 8001a88:	041b      	lsls	r3, r3, #16
 8001a8a:	4966      	ldr	r1, [pc, #408]	@ (8001c24 <HAL_RCC_OscConfig+0x4dc>)
 8001a8c:	4313      	orrs	r3, r2
 8001a8e:	610b      	str	r3, [r1, #16]
 8001a90:	e018      	b.n	8001ac4 <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001a92:	4b64      	ldr	r3, [pc, #400]	@ (8001c24 <HAL_RCC_OscConfig+0x4dc>)
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	4a63      	ldr	r2, [pc, #396]	@ (8001c24 <HAL_RCC_OscConfig+0x4dc>)
 8001a98:	f023 0301 	bic.w	r3, r3, #1
 8001a9c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a9e:	f7ff f977 	bl	8000d90 <HAL_GetTick>
 8001aa2:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001aa4:	e008      	b.n	8001ab8 <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8001aa6:	f7ff f973 	bl	8000d90 <HAL_GetTick>
 8001aaa:	4602      	mov	r2, r0
 8001aac:	697b      	ldr	r3, [r7, #20]
 8001aae:	1ad3      	subs	r3, r2, r3
 8001ab0:	2b02      	cmp	r3, #2
 8001ab2:	d901      	bls.n	8001ab8 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8001ab4:	2303      	movs	r3, #3
 8001ab6:	e279      	b.n	8001fac <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001ab8:	4b5a      	ldr	r3, [pc, #360]	@ (8001c24 <HAL_RCC_OscConfig+0x4dc>)
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	f003 0302 	and.w	r3, r3, #2
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d1f0      	bne.n	8001aa6 <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	f003 0308 	and.w	r3, r3, #8
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d03c      	beq.n	8001b4a <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	699b      	ldr	r3, [r3, #24]
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d01c      	beq.n	8001b12 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001ad8:	4b52      	ldr	r3, [pc, #328]	@ (8001c24 <HAL_RCC_OscConfig+0x4dc>)
 8001ada:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001ade:	4a51      	ldr	r2, [pc, #324]	@ (8001c24 <HAL_RCC_OscConfig+0x4dc>)
 8001ae0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001ae4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ae8:	f7ff f952 	bl	8000d90 <HAL_GetTick>
 8001aec:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8001aee:	e008      	b.n	8001b02 <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8001af0:	f7ff f94e 	bl	8000d90 <HAL_GetTick>
 8001af4:	4602      	mov	r2, r0
 8001af6:	697b      	ldr	r3, [r7, #20]
 8001af8:	1ad3      	subs	r3, r2, r3
 8001afa:	2b02      	cmp	r3, #2
 8001afc:	d901      	bls.n	8001b02 <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 8001afe:	2303      	movs	r3, #3
 8001b00:	e254      	b.n	8001fac <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8001b02:	4b48      	ldr	r3, [pc, #288]	@ (8001c24 <HAL_RCC_OscConfig+0x4dc>)
 8001b04:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001b08:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d0ef      	beq.n	8001af0 <HAL_RCC_OscConfig+0x3a8>
 8001b10:	e01b      	b.n	8001b4a <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b12:	4b44      	ldr	r3, [pc, #272]	@ (8001c24 <HAL_RCC_OscConfig+0x4dc>)
 8001b14:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001b18:	4a42      	ldr	r2, [pc, #264]	@ (8001c24 <HAL_RCC_OscConfig+0x4dc>)
 8001b1a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8001b1e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b22:	f7ff f935 	bl	8000d90 <HAL_GetTick>
 8001b26:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8001b28:	e008      	b.n	8001b3c <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8001b2a:	f7ff f931 	bl	8000d90 <HAL_GetTick>
 8001b2e:	4602      	mov	r2, r0
 8001b30:	697b      	ldr	r3, [r7, #20]
 8001b32:	1ad3      	subs	r3, r2, r3
 8001b34:	2b02      	cmp	r3, #2
 8001b36:	d901      	bls.n	8001b3c <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8001b38:	2303      	movs	r3, #3
 8001b3a:	e237      	b.n	8001fac <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8001b3c:	4b39      	ldr	r3, [pc, #228]	@ (8001c24 <HAL_RCC_OscConfig+0x4dc>)
 8001b3e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001b42:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d1ef      	bne.n	8001b2a <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	f003 0304 	and.w	r3, r3, #4
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	f000 80d2 	beq.w	8001cfc <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8001b58:	4b34      	ldr	r3, [pc, #208]	@ (8001c2c <HAL_RCC_OscConfig+0x4e4>)
 8001b5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b5c:	f003 0301 	and.w	r3, r3, #1
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d118      	bne.n	8001b96 <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8001b64:	4b31      	ldr	r3, [pc, #196]	@ (8001c2c <HAL_RCC_OscConfig+0x4e4>)
 8001b66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b68:	4a30      	ldr	r2, [pc, #192]	@ (8001c2c <HAL_RCC_OscConfig+0x4e4>)
 8001b6a:	f043 0301 	orr.w	r3, r3, #1
 8001b6e:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001b70:	f7ff f90e 	bl	8000d90 <HAL_GetTick>
 8001b74:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8001b76:	e008      	b.n	8001b8a <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b78:	f7ff f90a 	bl	8000d90 <HAL_GetTick>
 8001b7c:	4602      	mov	r2, r0
 8001b7e:	697b      	ldr	r3, [r7, #20]
 8001b80:	1ad3      	subs	r3, r2, r3
 8001b82:	2b02      	cmp	r3, #2
 8001b84:	d901      	bls.n	8001b8a <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 8001b86:	2303      	movs	r3, #3
 8001b88:	e210      	b.n	8001fac <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8001b8a:	4b28      	ldr	r3, [pc, #160]	@ (8001c2c <HAL_RCC_OscConfig+0x4e4>)
 8001b8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b8e:	f003 0301 	and.w	r3, r3, #1
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d0f0      	beq.n	8001b78 <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	689b      	ldr	r3, [r3, #8]
 8001b9a:	2b01      	cmp	r3, #1
 8001b9c:	d108      	bne.n	8001bb0 <HAL_RCC_OscConfig+0x468>
 8001b9e:	4b21      	ldr	r3, [pc, #132]	@ (8001c24 <HAL_RCC_OscConfig+0x4dc>)
 8001ba0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001ba4:	4a1f      	ldr	r2, [pc, #124]	@ (8001c24 <HAL_RCC_OscConfig+0x4dc>)
 8001ba6:	f043 0301 	orr.w	r3, r3, #1
 8001baa:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001bae:	e074      	b.n	8001c9a <HAL_RCC_OscConfig+0x552>
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	689b      	ldr	r3, [r3, #8]
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d118      	bne.n	8001bea <HAL_RCC_OscConfig+0x4a2>
 8001bb8:	4b1a      	ldr	r3, [pc, #104]	@ (8001c24 <HAL_RCC_OscConfig+0x4dc>)
 8001bba:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001bbe:	4a19      	ldr	r2, [pc, #100]	@ (8001c24 <HAL_RCC_OscConfig+0x4dc>)
 8001bc0:	f023 0301 	bic.w	r3, r3, #1
 8001bc4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001bc8:	4b16      	ldr	r3, [pc, #88]	@ (8001c24 <HAL_RCC_OscConfig+0x4dc>)
 8001bca:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001bce:	4a15      	ldr	r2, [pc, #84]	@ (8001c24 <HAL_RCC_OscConfig+0x4dc>)
 8001bd0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001bd4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001bd8:	4b12      	ldr	r3, [pc, #72]	@ (8001c24 <HAL_RCC_OscConfig+0x4dc>)
 8001bda:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001bde:	4a11      	ldr	r2, [pc, #68]	@ (8001c24 <HAL_RCC_OscConfig+0x4dc>)
 8001be0:	f023 0304 	bic.w	r3, r3, #4
 8001be4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001be8:	e057      	b.n	8001c9a <HAL_RCC_OscConfig+0x552>
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	689b      	ldr	r3, [r3, #8]
 8001bee:	2b05      	cmp	r3, #5
 8001bf0:	d11e      	bne.n	8001c30 <HAL_RCC_OscConfig+0x4e8>
 8001bf2:	4b0c      	ldr	r3, [pc, #48]	@ (8001c24 <HAL_RCC_OscConfig+0x4dc>)
 8001bf4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001bf8:	4a0a      	ldr	r2, [pc, #40]	@ (8001c24 <HAL_RCC_OscConfig+0x4dc>)
 8001bfa:	f043 0304 	orr.w	r3, r3, #4
 8001bfe:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001c02:	4b08      	ldr	r3, [pc, #32]	@ (8001c24 <HAL_RCC_OscConfig+0x4dc>)
 8001c04:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001c08:	4a06      	ldr	r2, [pc, #24]	@ (8001c24 <HAL_RCC_OscConfig+0x4dc>)
 8001c0a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001c0e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001c12:	4b04      	ldr	r3, [pc, #16]	@ (8001c24 <HAL_RCC_OscConfig+0x4dc>)
 8001c14:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001c18:	4a02      	ldr	r2, [pc, #8]	@ (8001c24 <HAL_RCC_OscConfig+0x4dc>)
 8001c1a:	f043 0301 	orr.w	r3, r3, #1
 8001c1e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001c22:	e03a      	b.n	8001c9a <HAL_RCC_OscConfig+0x552>
 8001c24:	44020c00 	.word	0x44020c00
 8001c28:	20000004 	.word	0x20000004
 8001c2c:	44020800 	.word	0x44020800
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	689b      	ldr	r3, [r3, #8]
 8001c34:	2b85      	cmp	r3, #133	@ 0x85
 8001c36:	d118      	bne.n	8001c6a <HAL_RCC_OscConfig+0x522>
 8001c38:	4ba2      	ldr	r3, [pc, #648]	@ (8001ec4 <HAL_RCC_OscConfig+0x77c>)
 8001c3a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001c3e:	4aa1      	ldr	r2, [pc, #644]	@ (8001ec4 <HAL_RCC_OscConfig+0x77c>)
 8001c40:	f043 0304 	orr.w	r3, r3, #4
 8001c44:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001c48:	4b9e      	ldr	r3, [pc, #632]	@ (8001ec4 <HAL_RCC_OscConfig+0x77c>)
 8001c4a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001c4e:	4a9d      	ldr	r2, [pc, #628]	@ (8001ec4 <HAL_RCC_OscConfig+0x77c>)
 8001c50:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001c54:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001c58:	4b9a      	ldr	r3, [pc, #616]	@ (8001ec4 <HAL_RCC_OscConfig+0x77c>)
 8001c5a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001c5e:	4a99      	ldr	r2, [pc, #612]	@ (8001ec4 <HAL_RCC_OscConfig+0x77c>)
 8001c60:	f043 0301 	orr.w	r3, r3, #1
 8001c64:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001c68:	e017      	b.n	8001c9a <HAL_RCC_OscConfig+0x552>
 8001c6a:	4b96      	ldr	r3, [pc, #600]	@ (8001ec4 <HAL_RCC_OscConfig+0x77c>)
 8001c6c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001c70:	4a94      	ldr	r2, [pc, #592]	@ (8001ec4 <HAL_RCC_OscConfig+0x77c>)
 8001c72:	f023 0301 	bic.w	r3, r3, #1
 8001c76:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001c7a:	4b92      	ldr	r3, [pc, #584]	@ (8001ec4 <HAL_RCC_OscConfig+0x77c>)
 8001c7c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001c80:	4a90      	ldr	r2, [pc, #576]	@ (8001ec4 <HAL_RCC_OscConfig+0x77c>)
 8001c82:	f023 0304 	bic.w	r3, r3, #4
 8001c86:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001c8a:	4b8e      	ldr	r3, [pc, #568]	@ (8001ec4 <HAL_RCC_OscConfig+0x77c>)
 8001c8c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001c90:	4a8c      	ldr	r2, [pc, #560]	@ (8001ec4 <HAL_RCC_OscConfig+0x77c>)
 8001c92:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001c96:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	689b      	ldr	r3, [r3, #8]
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d016      	beq.n	8001cd0 <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ca2:	f7ff f875 	bl	8000d90 <HAL_GetTick>
 8001ca6:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001ca8:	e00a      	b.n	8001cc0 <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001caa:	f7ff f871 	bl	8000d90 <HAL_GetTick>
 8001cae:	4602      	mov	r2, r0
 8001cb0:	697b      	ldr	r3, [r7, #20]
 8001cb2:	1ad3      	subs	r3, r2, r3
 8001cb4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001cb8:	4293      	cmp	r3, r2
 8001cba:	d901      	bls.n	8001cc0 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8001cbc:	2303      	movs	r3, #3
 8001cbe:	e175      	b.n	8001fac <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001cc0:	4b80      	ldr	r3, [pc, #512]	@ (8001ec4 <HAL_RCC_OscConfig+0x77c>)
 8001cc2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001cc6:	f003 0302 	and.w	r3, r3, #2
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d0ed      	beq.n	8001caa <HAL_RCC_OscConfig+0x562>
 8001cce:	e015      	b.n	8001cfc <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cd0:	f7ff f85e 	bl	8000d90 <HAL_GetTick>
 8001cd4:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001cd6:	e00a      	b.n	8001cee <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cd8:	f7ff f85a 	bl	8000d90 <HAL_GetTick>
 8001cdc:	4602      	mov	r2, r0
 8001cde:	697b      	ldr	r3, [r7, #20]
 8001ce0:	1ad3      	subs	r3, r2, r3
 8001ce2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	d901      	bls.n	8001cee <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 8001cea:	2303      	movs	r3, #3
 8001cec:	e15e      	b.n	8001fac <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001cee:	4b75      	ldr	r3, [pc, #468]	@ (8001ec4 <HAL_RCC_OscConfig+0x77c>)
 8001cf0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001cf4:	f003 0302 	and.w	r3, r3, #2
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d1ed      	bne.n	8001cd8 <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	f003 0320 	and.w	r3, r3, #32
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d036      	beq.n	8001d76 <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d019      	beq.n	8001d44 <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001d10:	4b6c      	ldr	r3, [pc, #432]	@ (8001ec4 <HAL_RCC_OscConfig+0x77c>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	4a6b      	ldr	r2, [pc, #428]	@ (8001ec4 <HAL_RCC_OscConfig+0x77c>)
 8001d16:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001d1a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d1c:	f7ff f838 	bl	8000d90 <HAL_GetTick>
 8001d20:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8001d22:	e008      	b.n	8001d36 <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8001d24:	f7ff f834 	bl	8000d90 <HAL_GetTick>
 8001d28:	4602      	mov	r2, r0
 8001d2a:	697b      	ldr	r3, [r7, #20]
 8001d2c:	1ad3      	subs	r3, r2, r3
 8001d2e:	2b02      	cmp	r3, #2
 8001d30:	d901      	bls.n	8001d36 <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 8001d32:	2303      	movs	r3, #3
 8001d34:	e13a      	b.n	8001fac <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8001d36:	4b63      	ldr	r3, [pc, #396]	@ (8001ec4 <HAL_RCC_OscConfig+0x77c>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d0f0      	beq.n	8001d24 <HAL_RCC_OscConfig+0x5dc>
 8001d42:	e018      	b.n	8001d76 <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001d44:	4b5f      	ldr	r3, [pc, #380]	@ (8001ec4 <HAL_RCC_OscConfig+0x77c>)
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	4a5e      	ldr	r2, [pc, #376]	@ (8001ec4 <HAL_RCC_OscConfig+0x77c>)
 8001d4a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001d4e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d50:	f7ff f81e 	bl	8000d90 <HAL_GetTick>
 8001d54:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8001d56:	e008      	b.n	8001d6a <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8001d58:	f7ff f81a 	bl	8000d90 <HAL_GetTick>
 8001d5c:	4602      	mov	r2, r0
 8001d5e:	697b      	ldr	r3, [r7, #20]
 8001d60:	1ad3      	subs	r3, r2, r3
 8001d62:	2b02      	cmp	r3, #2
 8001d64:	d901      	bls.n	8001d6a <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 8001d66:	2303      	movs	r3, #3
 8001d68:	e120      	b.n	8001fac <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8001d6a:	4b56      	ldr	r3, [pc, #344]	@ (8001ec4 <HAL_RCC_OscConfig+0x77c>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d1f0      	bne.n	8001d58 <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	f000 8115 	beq.w	8001faa <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d80:	69fb      	ldr	r3, [r7, #28]
 8001d82:	2b18      	cmp	r3, #24
 8001d84:	f000 80af 	beq.w	8001ee6 <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d8c:	2b02      	cmp	r3, #2
 8001d8e:	f040 8086 	bne.w	8001e9e <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8001d92:	4b4c      	ldr	r3, [pc, #304]	@ (8001ec4 <HAL_RCC_OscConfig+0x77c>)
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	4a4b      	ldr	r2, [pc, #300]	@ (8001ec4 <HAL_RCC_OscConfig+0x77c>)
 8001d98:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001d9c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d9e:	f7fe fff7 	bl	8000d90 <HAL_GetTick>
 8001da2:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001da4:	e008      	b.n	8001db8 <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8001da6:	f7fe fff3 	bl	8000d90 <HAL_GetTick>
 8001daa:	4602      	mov	r2, r0
 8001dac:	697b      	ldr	r3, [r7, #20]
 8001dae:	1ad3      	subs	r3, r2, r3
 8001db0:	2b02      	cmp	r3, #2
 8001db2:	d901      	bls.n	8001db8 <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 8001db4:	2303      	movs	r3, #3
 8001db6:	e0f9      	b.n	8001fac <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001db8:	4b42      	ldr	r3, [pc, #264]	@ (8001ec4 <HAL_RCC_OscConfig+0x77c>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d1f0      	bne.n	8001da6 <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 8001dc4:	4b3f      	ldr	r3, [pc, #252]	@ (8001ec4 <HAL_RCC_OscConfig+0x77c>)
 8001dc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dc8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8001dcc:	f023 0303 	bic.w	r3, r3, #3
 8001dd0:	687a      	ldr	r2, [r7, #4]
 8001dd2:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8001dd4:	687a      	ldr	r2, [r7, #4]
 8001dd6:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001dd8:	0212      	lsls	r2, r2, #8
 8001dda:	430a      	orrs	r2, r1
 8001ddc:	4939      	ldr	r1, [pc, #228]	@ (8001ec4 <HAL_RCC_OscConfig+0x77c>)
 8001dde:	4313      	orrs	r3, r2
 8001de0:	628b      	str	r3, [r1, #40]	@ 0x28
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001de6:	3b01      	subs	r3, #1
 8001de8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001df0:	3b01      	subs	r3, #1
 8001df2:	025b      	lsls	r3, r3, #9
 8001df4:	b29b      	uxth	r3, r3
 8001df6:	431a      	orrs	r2, r3
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001dfc:	3b01      	subs	r3, #1
 8001dfe:	041b      	lsls	r3, r3, #16
 8001e00:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8001e04:	431a      	orrs	r2, r3
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e0a:	3b01      	subs	r3, #1
 8001e0c:	061b      	lsls	r3, r3, #24
 8001e0e:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8001e12:	492c      	ldr	r1, [pc, #176]	@ (8001ec4 <HAL_RCC_OscConfig+0x77c>)
 8001e14:	4313      	orrs	r3, r2
 8001e16:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8001e18:	4b2a      	ldr	r3, [pc, #168]	@ (8001ec4 <HAL_RCC_OscConfig+0x77c>)
 8001e1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e1c:	4a29      	ldr	r2, [pc, #164]	@ (8001ec4 <HAL_RCC_OscConfig+0x77c>)
 8001e1e:	f023 0310 	bic.w	r3, r3, #16
 8001e22:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e28:	4a26      	ldr	r2, [pc, #152]	@ (8001ec4 <HAL_RCC_OscConfig+0x77c>)
 8001e2a:	00db      	lsls	r3, r3, #3
 8001e2c:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8001e2e:	4b25      	ldr	r3, [pc, #148]	@ (8001ec4 <HAL_RCC_OscConfig+0x77c>)
 8001e30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e32:	4a24      	ldr	r2, [pc, #144]	@ (8001ec4 <HAL_RCC_OscConfig+0x77c>)
 8001e34:	f043 0310 	orr.w	r3, r3, #16
 8001e38:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 8001e3a:	4b22      	ldr	r3, [pc, #136]	@ (8001ec4 <HAL_RCC_OscConfig+0x77c>)
 8001e3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e3e:	f023 020c 	bic.w	r2, r3, #12
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e46:	491f      	ldr	r1, [pc, #124]	@ (8001ec4 <HAL_RCC_OscConfig+0x77c>)
 8001e48:	4313      	orrs	r3, r2
 8001e4a:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 8001e4c:	4b1d      	ldr	r3, [pc, #116]	@ (8001ec4 <HAL_RCC_OscConfig+0x77c>)
 8001e4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e50:	f023 0220 	bic.w	r2, r3, #32
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e58:	491a      	ldr	r1, [pc, #104]	@ (8001ec4 <HAL_RCC_OscConfig+0x77c>)
 8001e5a:	4313      	orrs	r3, r2
 8001e5c:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 8001e5e:	4b19      	ldr	r3, [pc, #100]	@ (8001ec4 <HAL_RCC_OscConfig+0x77c>)
 8001e60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e62:	4a18      	ldr	r2, [pc, #96]	@ (8001ec4 <HAL_RCC_OscConfig+0x77c>)
 8001e64:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e68:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 8001e6a:	4b16      	ldr	r3, [pc, #88]	@ (8001ec4 <HAL_RCC_OscConfig+0x77c>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	4a15      	ldr	r2, [pc, #84]	@ (8001ec4 <HAL_RCC_OscConfig+0x77c>)
 8001e70:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001e74:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e76:	f7fe ff8b 	bl	8000d90 <HAL_GetTick>
 8001e7a:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8001e7c:	e008      	b.n	8001e90 <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8001e7e:	f7fe ff87 	bl	8000d90 <HAL_GetTick>
 8001e82:	4602      	mov	r2, r0
 8001e84:	697b      	ldr	r3, [r7, #20]
 8001e86:	1ad3      	subs	r3, r2, r3
 8001e88:	2b02      	cmp	r3, #2
 8001e8a:	d901      	bls.n	8001e90 <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 8001e8c:	2303      	movs	r3, #3
 8001e8e:	e08d      	b.n	8001fac <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8001e90:	4b0c      	ldr	r3, [pc, #48]	@ (8001ec4 <HAL_RCC_OscConfig+0x77c>)
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d0f0      	beq.n	8001e7e <HAL_RCC_OscConfig+0x736>
 8001e9c:	e085      	b.n	8001faa <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8001e9e:	4b09      	ldr	r3, [pc, #36]	@ (8001ec4 <HAL_RCC_OscConfig+0x77c>)
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	4a08      	ldr	r2, [pc, #32]	@ (8001ec4 <HAL_RCC_OscConfig+0x77c>)
 8001ea4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001ea8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001eaa:	f7fe ff71 	bl	8000d90 <HAL_GetTick>
 8001eae:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001eb0:	e00a      	b.n	8001ec8 <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8001eb2:	f7fe ff6d 	bl	8000d90 <HAL_GetTick>
 8001eb6:	4602      	mov	r2, r0
 8001eb8:	697b      	ldr	r3, [r7, #20]
 8001eba:	1ad3      	subs	r3, r2, r3
 8001ebc:	2b02      	cmp	r3, #2
 8001ebe:	d903      	bls.n	8001ec8 <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 8001ec0:	2303      	movs	r3, #3
 8001ec2:	e073      	b.n	8001fac <HAL_RCC_OscConfig+0x864>
 8001ec4:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001ec8:	4b3a      	ldr	r3, [pc, #232]	@ (8001fb4 <HAL_RCC_OscConfig+0x86c>)
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d1ee      	bne.n	8001eb2 <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8001ed4:	4b37      	ldr	r3, [pc, #220]	@ (8001fb4 <HAL_RCC_OscConfig+0x86c>)
 8001ed6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ed8:	4a36      	ldr	r2, [pc, #216]	@ (8001fb4 <HAL_RCC_OscConfig+0x86c>)
 8001eda:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8001ede:	f023 0303 	bic.w	r3, r3, #3
 8001ee2:	6293      	str	r3, [r2, #40]	@ 0x28
 8001ee4:	e061      	b.n	8001faa <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8001ee6:	4b33      	ldr	r3, [pc, #204]	@ (8001fb4 <HAL_RCC_OscConfig+0x86c>)
 8001ee8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001eea:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8001eec:	4b31      	ldr	r3, [pc, #196]	@ (8001fb4 <HAL_RCC_OscConfig+0x86c>)
 8001eee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ef0:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ef6:	2b01      	cmp	r3, #1
 8001ef8:	d031      	beq.n	8001f5e <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8001efa:	693b      	ldr	r3, [r7, #16]
 8001efc:	f003 0203 	and.w	r2, r3, #3
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001f04:	429a      	cmp	r2, r3
 8001f06:	d12a      	bne.n	8001f5e <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8001f08:	693b      	ldr	r3, [r7, #16]
 8001f0a:	0a1b      	lsrs	r3, r3, #8
 8001f0c:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8001f14:	429a      	cmp	r2, r3
 8001f16:	d122      	bne.n	8001f5e <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f22:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8001f24:	429a      	cmp	r2, r3
 8001f26:	d11a      	bne.n	8001f5e <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	0a5b      	lsrs	r3, r3, #9
 8001f2c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f34:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8001f36:	429a      	cmp	r2, r3
 8001f38:	d111      	bne.n	8001f5e <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	0c1b      	lsrs	r3, r3, #16
 8001f3e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f46:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8001f48:	429a      	cmp	r2, r3
 8001f4a:	d108      	bne.n	8001f5e <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	0e1b      	lsrs	r3, r3, #24
 8001f50:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f58:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8001f5a:	429a      	cmp	r2, r3
 8001f5c:	d001      	beq.n	8001f62 <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 8001f5e:	2301      	movs	r3, #1
 8001f60:	e024      	b.n	8001fac <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8001f62:	4b14      	ldr	r3, [pc, #80]	@ (8001fb4 <HAL_RCC_OscConfig+0x86c>)
 8001f64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f66:	08db      	lsrs	r3, r3, #3
 8001f68:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8001f70:	429a      	cmp	r2, r3
 8001f72:	d01a      	beq.n	8001faa <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8001f74:	4b0f      	ldr	r3, [pc, #60]	@ (8001fb4 <HAL_RCC_OscConfig+0x86c>)
 8001f76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f78:	4a0e      	ldr	r2, [pc, #56]	@ (8001fb4 <HAL_RCC_OscConfig+0x86c>)
 8001f7a:	f023 0310 	bic.w	r3, r3, #16
 8001f7e:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f80:	f7fe ff06 	bl	8000d90 <HAL_GetTick>
 8001f84:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 8001f86:	bf00      	nop
 8001f88:	f7fe ff02 	bl	8000d90 <HAL_GetTick>
 8001f8c:	4602      	mov	r2, r0
 8001f8e:	697b      	ldr	r3, [r7, #20]
 8001f90:	4293      	cmp	r3, r2
 8001f92:	d0f9      	beq.n	8001f88 <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f98:	4a06      	ldr	r2, [pc, #24]	@ (8001fb4 <HAL_RCC_OscConfig+0x86c>)
 8001f9a:	00db      	lsls	r3, r3, #3
 8001f9c:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8001f9e:	4b05      	ldr	r3, [pc, #20]	@ (8001fb4 <HAL_RCC_OscConfig+0x86c>)
 8001fa0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fa2:	4a04      	ldr	r2, [pc, #16]	@ (8001fb4 <HAL_RCC_OscConfig+0x86c>)
 8001fa4:	f043 0310 	orr.w	r3, r3, #16
 8001fa8:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
 8001faa:	2300      	movs	r3, #0
}
 8001fac:	4618      	mov	r0, r3
 8001fae:	3720      	adds	r7, #32
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	bd80      	pop	{r7, pc}
 8001fb4:	44020c00 	.word	0x44020c00

08001fb8 <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b084      	sub	sp, #16
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
 8001fc0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d101      	bne.n	8001fcc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001fc8:	2301      	movs	r3, #1
 8001fca:	e19e      	b.n	800230a <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001fcc:	4b83      	ldr	r3, [pc, #524]	@ (80021dc <HAL_RCC_ClockConfig+0x224>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f003 030f 	and.w	r3, r3, #15
 8001fd4:	683a      	ldr	r2, [r7, #0]
 8001fd6:	429a      	cmp	r2, r3
 8001fd8:	d910      	bls.n	8001ffc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fda:	4b80      	ldr	r3, [pc, #512]	@ (80021dc <HAL_RCC_ClockConfig+0x224>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f023 020f 	bic.w	r2, r3, #15
 8001fe2:	497e      	ldr	r1, [pc, #504]	@ (80021dc <HAL_RCC_ClockConfig+0x224>)
 8001fe4:	683b      	ldr	r3, [r7, #0]
 8001fe6:	4313      	orrs	r3, r2
 8001fe8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001fea:	4b7c      	ldr	r3, [pc, #496]	@ (80021dc <HAL_RCC_ClockConfig+0x224>)
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	f003 030f 	and.w	r3, r3, #15
 8001ff2:	683a      	ldr	r2, [r7, #0]
 8001ff4:	429a      	cmp	r2, r3
 8001ff6:	d001      	beq.n	8001ffc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001ff8:	2301      	movs	r3, #1
 8001ffa:	e186      	b.n	800230a <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	f003 0310 	and.w	r3, r3, #16
 8002004:	2b00      	cmp	r3, #0
 8002006:	d012      	beq.n	800202e <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	695a      	ldr	r2, [r3, #20]
 800200c:	4b74      	ldr	r3, [pc, #464]	@ (80021e0 <HAL_RCC_ClockConfig+0x228>)
 800200e:	6a1b      	ldr	r3, [r3, #32]
 8002010:	0a1b      	lsrs	r3, r3, #8
 8002012:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002016:	429a      	cmp	r2, r3
 8002018:	d909      	bls.n	800202e <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 800201a:	4b71      	ldr	r3, [pc, #452]	@ (80021e0 <HAL_RCC_ClockConfig+0x228>)
 800201c:	6a1b      	ldr	r3, [r3, #32]
 800201e:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	695b      	ldr	r3, [r3, #20]
 8002026:	021b      	lsls	r3, r3, #8
 8002028:	496d      	ldr	r1, [pc, #436]	@ (80021e0 <HAL_RCC_ClockConfig+0x228>)
 800202a:	4313      	orrs	r3, r2
 800202c:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f003 0308 	and.w	r3, r3, #8
 8002036:	2b00      	cmp	r3, #0
 8002038:	d012      	beq.n	8002060 <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	691a      	ldr	r2, [r3, #16]
 800203e:	4b68      	ldr	r3, [pc, #416]	@ (80021e0 <HAL_RCC_ClockConfig+0x228>)
 8002040:	6a1b      	ldr	r3, [r3, #32]
 8002042:	091b      	lsrs	r3, r3, #4
 8002044:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002048:	429a      	cmp	r2, r3
 800204a:	d909      	bls.n	8002060 <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 800204c:	4b64      	ldr	r3, [pc, #400]	@ (80021e0 <HAL_RCC_ClockConfig+0x228>)
 800204e:	6a1b      	ldr	r3, [r3, #32]
 8002050:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	691b      	ldr	r3, [r3, #16]
 8002058:	011b      	lsls	r3, r3, #4
 800205a:	4961      	ldr	r1, [pc, #388]	@ (80021e0 <HAL_RCC_ClockConfig+0x228>)
 800205c:	4313      	orrs	r3, r2
 800205e:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f003 0304 	and.w	r3, r3, #4
 8002068:	2b00      	cmp	r3, #0
 800206a:	d010      	beq.n	800208e <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	68da      	ldr	r2, [r3, #12]
 8002070:	4b5b      	ldr	r3, [pc, #364]	@ (80021e0 <HAL_RCC_ClockConfig+0x228>)
 8002072:	6a1b      	ldr	r3, [r3, #32]
 8002074:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002078:	429a      	cmp	r2, r3
 800207a:	d908      	bls.n	800208e <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 800207c:	4b58      	ldr	r3, [pc, #352]	@ (80021e0 <HAL_RCC_ClockConfig+0x228>)
 800207e:	6a1b      	ldr	r3, [r3, #32]
 8002080:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	68db      	ldr	r3, [r3, #12]
 8002088:	4955      	ldr	r1, [pc, #340]	@ (80021e0 <HAL_RCC_ClockConfig+0x228>)
 800208a:	4313      	orrs	r3, r2
 800208c:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f003 0302 	and.w	r3, r3, #2
 8002096:	2b00      	cmp	r3, #0
 8002098:	d010      	beq.n	80020bc <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	689a      	ldr	r2, [r3, #8]
 800209e:	4b50      	ldr	r3, [pc, #320]	@ (80021e0 <HAL_RCC_ClockConfig+0x228>)
 80020a0:	6a1b      	ldr	r3, [r3, #32]
 80020a2:	f003 030f 	and.w	r3, r3, #15
 80020a6:	429a      	cmp	r2, r3
 80020a8:	d908      	bls.n	80020bc <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 80020aa:	4b4d      	ldr	r3, [pc, #308]	@ (80021e0 <HAL_RCC_ClockConfig+0x228>)
 80020ac:	6a1b      	ldr	r3, [r3, #32]
 80020ae:	f023 020f 	bic.w	r2, r3, #15
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	689b      	ldr	r3, [r3, #8]
 80020b6:	494a      	ldr	r1, [pc, #296]	@ (80021e0 <HAL_RCC_ClockConfig+0x228>)
 80020b8:	4313      	orrs	r3, r2
 80020ba:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	f003 0301 	and.w	r3, r3, #1
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	f000 8093 	beq.w	80021f0 <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	685b      	ldr	r3, [r3, #4]
 80020ce:	2b03      	cmp	r3, #3
 80020d0:	d107      	bne.n	80020e2 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80020d2:	4b43      	ldr	r3, [pc, #268]	@ (80021e0 <HAL_RCC_ClockConfig+0x228>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d121      	bne.n	8002122 <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 80020de:	2301      	movs	r3, #1
 80020e0:	e113      	b.n	800230a <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	685b      	ldr	r3, [r3, #4]
 80020e6:	2b02      	cmp	r3, #2
 80020e8:	d107      	bne.n	80020fa <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80020ea:	4b3d      	ldr	r3, [pc, #244]	@ (80021e0 <HAL_RCC_ClockConfig+0x228>)
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d115      	bne.n	8002122 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 80020f6:	2301      	movs	r3, #1
 80020f8:	e107      	b.n	800230a <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	685b      	ldr	r3, [r3, #4]
 80020fe:	2b01      	cmp	r3, #1
 8002100:	d107      	bne.n	8002112 <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8002102:	4b37      	ldr	r3, [pc, #220]	@ (80021e0 <HAL_RCC_ClockConfig+0x228>)
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800210a:	2b00      	cmp	r3, #0
 800210c:	d109      	bne.n	8002122 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 800210e:	2301      	movs	r3, #1
 8002110:	e0fb      	b.n	800230a <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002112:	4b33      	ldr	r3, [pc, #204]	@ (80021e0 <HAL_RCC_ClockConfig+0x228>)
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f003 0302 	and.w	r3, r3, #2
 800211a:	2b00      	cmp	r3, #0
 800211c:	d101      	bne.n	8002122 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 800211e:	2301      	movs	r3, #1
 8002120:	e0f3      	b.n	800230a <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 8002122:	4b2f      	ldr	r3, [pc, #188]	@ (80021e0 <HAL_RCC_ClockConfig+0x228>)
 8002124:	69db      	ldr	r3, [r3, #28]
 8002126:	f023 0203 	bic.w	r2, r3, #3
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	685b      	ldr	r3, [r3, #4]
 800212e:	492c      	ldr	r1, [pc, #176]	@ (80021e0 <HAL_RCC_ClockConfig+0x228>)
 8002130:	4313      	orrs	r3, r2
 8002132:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002134:	f7fe fe2c 	bl	8000d90 <HAL_GetTick>
 8002138:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	685b      	ldr	r3, [r3, #4]
 800213e:	2b03      	cmp	r3, #3
 8002140:	d112      	bne.n	8002168 <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002142:	e00a      	b.n	800215a <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002144:	f7fe fe24 	bl	8000d90 <HAL_GetTick>
 8002148:	4602      	mov	r2, r0
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	1ad3      	subs	r3, r2, r3
 800214e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002152:	4293      	cmp	r3, r2
 8002154:	d901      	bls.n	800215a <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 8002156:	2303      	movs	r3, #3
 8002158:	e0d7      	b.n	800230a <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800215a:	4b21      	ldr	r3, [pc, #132]	@ (80021e0 <HAL_RCC_ClockConfig+0x228>)
 800215c:	69db      	ldr	r3, [r3, #28]
 800215e:	f003 0318 	and.w	r3, r3, #24
 8002162:	2b18      	cmp	r3, #24
 8002164:	d1ee      	bne.n	8002144 <HAL_RCC_ClockConfig+0x18c>
 8002166:	e043      	b.n	80021f0 <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	685b      	ldr	r3, [r3, #4]
 800216c:	2b02      	cmp	r3, #2
 800216e:	d112      	bne.n	8002196 <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002170:	e00a      	b.n	8002188 <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002172:	f7fe fe0d 	bl	8000d90 <HAL_GetTick>
 8002176:	4602      	mov	r2, r0
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	1ad3      	subs	r3, r2, r3
 800217c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002180:	4293      	cmp	r3, r2
 8002182:	d901      	bls.n	8002188 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8002184:	2303      	movs	r3, #3
 8002186:	e0c0      	b.n	800230a <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002188:	4b15      	ldr	r3, [pc, #84]	@ (80021e0 <HAL_RCC_ClockConfig+0x228>)
 800218a:	69db      	ldr	r3, [r3, #28]
 800218c:	f003 0318 	and.w	r3, r3, #24
 8002190:	2b10      	cmp	r3, #16
 8002192:	d1ee      	bne.n	8002172 <HAL_RCC_ClockConfig+0x1ba>
 8002194:	e02c      	b.n	80021f0 <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	685b      	ldr	r3, [r3, #4]
 800219a:	2b01      	cmp	r3, #1
 800219c:	d122      	bne.n	80021e4 <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 800219e:	e00a      	b.n	80021b6 <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80021a0:	f7fe fdf6 	bl	8000d90 <HAL_GetTick>
 80021a4:	4602      	mov	r2, r0
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	1ad3      	subs	r3, r2, r3
 80021aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021ae:	4293      	cmp	r3, r2
 80021b0:	d901      	bls.n	80021b6 <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 80021b2:	2303      	movs	r3, #3
 80021b4:	e0a9      	b.n	800230a <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 80021b6:	4b0a      	ldr	r3, [pc, #40]	@ (80021e0 <HAL_RCC_ClockConfig+0x228>)
 80021b8:	69db      	ldr	r3, [r3, #28]
 80021ba:	f003 0318 	and.w	r3, r3, #24
 80021be:	2b08      	cmp	r3, #8
 80021c0:	d1ee      	bne.n	80021a0 <HAL_RCC_ClockConfig+0x1e8>
 80021c2:	e015      	b.n	80021f0 <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80021c4:	f7fe fde4 	bl	8000d90 <HAL_GetTick>
 80021c8:	4602      	mov	r2, r0
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	1ad3      	subs	r3, r2, r3
 80021ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021d2:	4293      	cmp	r3, r2
 80021d4:	d906      	bls.n	80021e4 <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 80021d6:	2303      	movs	r3, #3
 80021d8:	e097      	b.n	800230a <HAL_RCC_ClockConfig+0x352>
 80021da:	bf00      	nop
 80021dc:	40022000 	.word	0x40022000
 80021e0:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80021e4:	4b4b      	ldr	r3, [pc, #300]	@ (8002314 <HAL_RCC_ClockConfig+0x35c>)
 80021e6:	69db      	ldr	r3, [r3, #28]
 80021e8:	f003 0318 	and.w	r3, r3, #24
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d1e9      	bne.n	80021c4 <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f003 0302 	and.w	r3, r3, #2
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d010      	beq.n	800221e <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	689a      	ldr	r2, [r3, #8]
 8002200:	4b44      	ldr	r3, [pc, #272]	@ (8002314 <HAL_RCC_ClockConfig+0x35c>)
 8002202:	6a1b      	ldr	r3, [r3, #32]
 8002204:	f003 030f 	and.w	r3, r3, #15
 8002208:	429a      	cmp	r2, r3
 800220a:	d208      	bcs.n	800221e <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 800220c:	4b41      	ldr	r3, [pc, #260]	@ (8002314 <HAL_RCC_ClockConfig+0x35c>)
 800220e:	6a1b      	ldr	r3, [r3, #32]
 8002210:	f023 020f 	bic.w	r2, r3, #15
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	689b      	ldr	r3, [r3, #8]
 8002218:	493e      	ldr	r1, [pc, #248]	@ (8002314 <HAL_RCC_ClockConfig+0x35c>)
 800221a:	4313      	orrs	r3, r2
 800221c:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800221e:	4b3e      	ldr	r3, [pc, #248]	@ (8002318 <HAL_RCC_ClockConfig+0x360>)
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f003 030f 	and.w	r3, r3, #15
 8002226:	683a      	ldr	r2, [r7, #0]
 8002228:	429a      	cmp	r2, r3
 800222a:	d210      	bcs.n	800224e <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800222c:	4b3a      	ldr	r3, [pc, #232]	@ (8002318 <HAL_RCC_ClockConfig+0x360>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f023 020f 	bic.w	r2, r3, #15
 8002234:	4938      	ldr	r1, [pc, #224]	@ (8002318 <HAL_RCC_ClockConfig+0x360>)
 8002236:	683b      	ldr	r3, [r7, #0]
 8002238:	4313      	orrs	r3, r2
 800223a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800223c:	4b36      	ldr	r3, [pc, #216]	@ (8002318 <HAL_RCC_ClockConfig+0x360>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f003 030f 	and.w	r3, r3, #15
 8002244:	683a      	ldr	r2, [r7, #0]
 8002246:	429a      	cmp	r2, r3
 8002248:	d001      	beq.n	800224e <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 800224a:	2301      	movs	r3, #1
 800224c:	e05d      	b.n	800230a <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f003 0304 	and.w	r3, r3, #4
 8002256:	2b00      	cmp	r3, #0
 8002258:	d010      	beq.n	800227c <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	68da      	ldr	r2, [r3, #12]
 800225e:	4b2d      	ldr	r3, [pc, #180]	@ (8002314 <HAL_RCC_ClockConfig+0x35c>)
 8002260:	6a1b      	ldr	r3, [r3, #32]
 8002262:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002266:	429a      	cmp	r2, r3
 8002268:	d208      	bcs.n	800227c <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 800226a:	4b2a      	ldr	r3, [pc, #168]	@ (8002314 <HAL_RCC_ClockConfig+0x35c>)
 800226c:	6a1b      	ldr	r3, [r3, #32]
 800226e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	68db      	ldr	r3, [r3, #12]
 8002276:	4927      	ldr	r1, [pc, #156]	@ (8002314 <HAL_RCC_ClockConfig+0x35c>)
 8002278:	4313      	orrs	r3, r2
 800227a:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f003 0308 	and.w	r3, r3, #8
 8002284:	2b00      	cmp	r3, #0
 8002286:	d012      	beq.n	80022ae <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	691a      	ldr	r2, [r3, #16]
 800228c:	4b21      	ldr	r3, [pc, #132]	@ (8002314 <HAL_RCC_ClockConfig+0x35c>)
 800228e:	6a1b      	ldr	r3, [r3, #32]
 8002290:	091b      	lsrs	r3, r3, #4
 8002292:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002296:	429a      	cmp	r2, r3
 8002298:	d209      	bcs.n	80022ae <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 800229a:	4b1e      	ldr	r3, [pc, #120]	@ (8002314 <HAL_RCC_ClockConfig+0x35c>)
 800229c:	6a1b      	ldr	r3, [r3, #32]
 800229e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	691b      	ldr	r3, [r3, #16]
 80022a6:	011b      	lsls	r3, r3, #4
 80022a8:	491a      	ldr	r1, [pc, #104]	@ (8002314 <HAL_RCC_ClockConfig+0x35c>)
 80022aa:	4313      	orrs	r3, r2
 80022ac:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f003 0310 	and.w	r3, r3, #16
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d012      	beq.n	80022e0 <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	695a      	ldr	r2, [r3, #20]
 80022be:	4b15      	ldr	r3, [pc, #84]	@ (8002314 <HAL_RCC_ClockConfig+0x35c>)
 80022c0:	6a1b      	ldr	r3, [r3, #32]
 80022c2:	0a1b      	lsrs	r3, r3, #8
 80022c4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80022c8:	429a      	cmp	r2, r3
 80022ca:	d209      	bcs.n	80022e0 <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 80022cc:	4b11      	ldr	r3, [pc, #68]	@ (8002314 <HAL_RCC_ClockConfig+0x35c>)
 80022ce:	6a1b      	ldr	r3, [r3, #32]
 80022d0:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	695b      	ldr	r3, [r3, #20]
 80022d8:	021b      	lsls	r3, r3, #8
 80022da:	490e      	ldr	r1, [pc, #56]	@ (8002314 <HAL_RCC_ClockConfig+0x35c>)
 80022dc:	4313      	orrs	r3, r2
 80022de:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80022e0:	f000 f822 	bl	8002328 <HAL_RCC_GetSysClockFreq>
 80022e4:	4602      	mov	r2, r0
 80022e6:	4b0b      	ldr	r3, [pc, #44]	@ (8002314 <HAL_RCC_ClockConfig+0x35c>)
 80022e8:	6a1b      	ldr	r3, [r3, #32]
 80022ea:	f003 030f 	and.w	r3, r3, #15
 80022ee:	490b      	ldr	r1, [pc, #44]	@ (800231c <HAL_RCC_ClockConfig+0x364>)
 80022f0:	5ccb      	ldrb	r3, [r1, r3]
 80022f2:	fa22 f303 	lsr.w	r3, r2, r3
 80022f6:	4a0a      	ldr	r2, [pc, #40]	@ (8002320 <HAL_RCC_ClockConfig+0x368>)
 80022f8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80022fa:	4b0a      	ldr	r3, [pc, #40]	@ (8002324 <HAL_RCC_ClockConfig+0x36c>)
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	4618      	mov	r0, r3
 8002300:	f7fe fcbc 	bl	8000c7c <HAL_InitTick>
 8002304:	4603      	mov	r3, r0
 8002306:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 8002308:	7afb      	ldrb	r3, [r7, #11]
}
 800230a:	4618      	mov	r0, r3
 800230c:	3710      	adds	r7, #16
 800230e:	46bd      	mov	sp, r7
 8002310:	bd80      	pop	{r7, pc}
 8002312:	bf00      	nop
 8002314:	44020c00 	.word	0x44020c00
 8002318:	40022000 	.word	0x40022000
 800231c:	08006784 	.word	0x08006784
 8002320:	20000000 	.word	0x20000000
 8002324:	20000004 	.word	0x20000004

08002328 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002328:	b480      	push	{r7}
 800232a:	b089      	sub	sp, #36	@ 0x24
 800232c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 800232e:	4b8c      	ldr	r3, [pc, #560]	@ (8002560 <HAL_RCC_GetSysClockFreq+0x238>)
 8002330:	69db      	ldr	r3, [r3, #28]
 8002332:	f003 0318 	and.w	r3, r3, #24
 8002336:	2b08      	cmp	r3, #8
 8002338:	d102      	bne.n	8002340 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 800233a:	4b8a      	ldr	r3, [pc, #552]	@ (8002564 <HAL_RCC_GetSysClockFreq+0x23c>)
 800233c:	61fb      	str	r3, [r7, #28]
 800233e:	e107      	b.n	8002550 <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002340:	4b87      	ldr	r3, [pc, #540]	@ (8002560 <HAL_RCC_GetSysClockFreq+0x238>)
 8002342:	69db      	ldr	r3, [r3, #28]
 8002344:	f003 0318 	and.w	r3, r3, #24
 8002348:	2b00      	cmp	r3, #0
 800234a:	d112      	bne.n	8002372 <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 800234c:	4b84      	ldr	r3, [pc, #528]	@ (8002560 <HAL_RCC_GetSysClockFreq+0x238>)
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f003 0320 	and.w	r3, r3, #32
 8002354:	2b00      	cmp	r3, #0
 8002356:	d009      	beq.n	800236c <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8002358:	4b81      	ldr	r3, [pc, #516]	@ (8002560 <HAL_RCC_GetSysClockFreq+0x238>)
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	08db      	lsrs	r3, r3, #3
 800235e:	f003 0303 	and.w	r3, r3, #3
 8002362:	4a81      	ldr	r2, [pc, #516]	@ (8002568 <HAL_RCC_GetSysClockFreq+0x240>)
 8002364:	fa22 f303 	lsr.w	r3, r2, r3
 8002368:	61fb      	str	r3, [r7, #28]
 800236a:	e0f1      	b.n	8002550 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 800236c:	4b7e      	ldr	r3, [pc, #504]	@ (8002568 <HAL_RCC_GetSysClockFreq+0x240>)
 800236e:	61fb      	str	r3, [r7, #28]
 8002370:	e0ee      	b.n	8002550 <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002372:	4b7b      	ldr	r3, [pc, #492]	@ (8002560 <HAL_RCC_GetSysClockFreq+0x238>)
 8002374:	69db      	ldr	r3, [r3, #28]
 8002376:	f003 0318 	and.w	r3, r3, #24
 800237a:	2b10      	cmp	r3, #16
 800237c:	d102      	bne.n	8002384 <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800237e:	4b7b      	ldr	r3, [pc, #492]	@ (800256c <HAL_RCC_GetSysClockFreq+0x244>)
 8002380:	61fb      	str	r3, [r7, #28]
 8002382:	e0e5      	b.n	8002550 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002384:	4b76      	ldr	r3, [pc, #472]	@ (8002560 <HAL_RCC_GetSysClockFreq+0x238>)
 8002386:	69db      	ldr	r3, [r3, #28]
 8002388:	f003 0318 	and.w	r3, r3, #24
 800238c:	2b18      	cmp	r3, #24
 800238e:	f040 80dd 	bne.w	800254c <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8002392:	4b73      	ldr	r3, [pc, #460]	@ (8002560 <HAL_RCC_GetSysClockFreq+0x238>)
 8002394:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002396:	f003 0303 	and.w	r3, r3, #3
 800239a:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 800239c:	4b70      	ldr	r3, [pc, #448]	@ (8002560 <HAL_RCC_GetSysClockFreq+0x238>)
 800239e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023a0:	0a1b      	lsrs	r3, r3, #8
 80023a2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80023a6:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 80023a8:	4b6d      	ldr	r3, [pc, #436]	@ (8002560 <HAL_RCC_GetSysClockFreq+0x238>)
 80023aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023ac:	091b      	lsrs	r3, r3, #4
 80023ae:	f003 0301 	and.w	r3, r3, #1
 80023b2:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 80023b4:	4b6a      	ldr	r3, [pc, #424]	@ (8002560 <HAL_RCC_GetSysClockFreq+0x238>)
 80023b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 80023b8:	08db      	lsrs	r3, r3, #3
 80023ba:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 80023be:	68fa      	ldr	r2, [r7, #12]
 80023c0:	fb02 f303 	mul.w	r3, r2, r3
 80023c4:	ee07 3a90 	vmov	s15, r3
 80023c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80023cc:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 80023d0:	693b      	ldr	r3, [r7, #16]
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	f000 80b7 	beq.w	8002546 <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 80023d8:	697b      	ldr	r3, [r7, #20]
 80023da:	2b01      	cmp	r3, #1
 80023dc:	d003      	beq.n	80023e6 <HAL_RCC_GetSysClockFreq+0xbe>
 80023de:	697b      	ldr	r3, [r7, #20]
 80023e0:	2b03      	cmp	r3, #3
 80023e2:	d056      	beq.n	8002492 <HAL_RCC_GetSysClockFreq+0x16a>
 80023e4:	e077      	b.n	80024d6 <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 80023e6:	4b5e      	ldr	r3, [pc, #376]	@ (8002560 <HAL_RCC_GetSysClockFreq+0x238>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f003 0320 	and.w	r3, r3, #32
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d02d      	beq.n	800244e <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80023f2:	4b5b      	ldr	r3, [pc, #364]	@ (8002560 <HAL_RCC_GetSysClockFreq+0x238>)
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	08db      	lsrs	r3, r3, #3
 80023f8:	f003 0303 	and.w	r3, r3, #3
 80023fc:	4a5a      	ldr	r2, [pc, #360]	@ (8002568 <HAL_RCC_GetSysClockFreq+0x240>)
 80023fe:	fa22 f303 	lsr.w	r3, r2, r3
 8002402:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	ee07 3a90 	vmov	s15, r3
 800240a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800240e:	693b      	ldr	r3, [r7, #16]
 8002410:	ee07 3a90 	vmov	s15, r3
 8002414:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002418:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800241c:	4b50      	ldr	r3, [pc, #320]	@ (8002560 <HAL_RCC_GetSysClockFreq+0x238>)
 800241e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002420:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002424:	ee07 3a90 	vmov	s15, r3
 8002428:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 800242c:	ed97 6a02 	vldr	s12, [r7, #8]
 8002430:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 8002570 <HAL_RCC_GetSysClockFreq+0x248>
 8002434:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002438:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 800243c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002440:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002444:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002448:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 800244c:	e065      	b.n	800251a <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800244e:	693b      	ldr	r3, [r7, #16]
 8002450:	ee07 3a90 	vmov	s15, r3
 8002454:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002458:	eddf 6a46 	vldr	s13, [pc, #280]	@ 8002574 <HAL_RCC_GetSysClockFreq+0x24c>
 800245c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002460:	4b3f      	ldr	r3, [pc, #252]	@ (8002560 <HAL_RCC_GetSysClockFreq+0x238>)
 8002462:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002464:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002468:	ee07 3a90 	vmov	s15, r3
 800246c:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8002470:	ed97 6a02 	vldr	s12, [r7, #8]
 8002474:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8002570 <HAL_RCC_GetSysClockFreq+0x248>
 8002478:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800247c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8002480:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002484:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002488:	ee67 7a27 	vmul.f32	s15, s14, s15
 800248c:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8002490:	e043      	b.n	800251a <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002492:	693b      	ldr	r3, [r7, #16]
 8002494:	ee07 3a90 	vmov	s15, r3
 8002498:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800249c:	eddf 6a36 	vldr	s13, [pc, #216]	@ 8002578 <HAL_RCC_GetSysClockFreq+0x250>
 80024a0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80024a4:	4b2e      	ldr	r3, [pc, #184]	@ (8002560 <HAL_RCC_GetSysClockFreq+0x238>)
 80024a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80024a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80024ac:	ee07 3a90 	vmov	s15, r3
 80024b0:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80024b4:	ed97 6a02 	vldr	s12, [r7, #8]
 80024b8:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 8002570 <HAL_RCC_GetSysClockFreq+0x248>
 80024bc:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80024c0:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80024c4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80024c8:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80024cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024d0:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 80024d4:	e021      	b.n	800251a <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80024d6:	693b      	ldr	r3, [r7, #16]
 80024d8:	ee07 3a90 	vmov	s15, r3
 80024dc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80024e0:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800257c <HAL_RCC_GetSysClockFreq+0x254>
 80024e4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80024e8:	4b1d      	ldr	r3, [pc, #116]	@ (8002560 <HAL_RCC_GetSysClockFreq+0x238>)
 80024ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80024ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80024f0:	ee07 3a90 	vmov	s15, r3
 80024f4:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80024f8:	ed97 6a02 	vldr	s12, [r7, #8]
 80024fc:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 8002570 <HAL_RCC_GetSysClockFreq+0x248>
 8002500:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002504:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8002508:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800250c:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002510:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002514:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8002518:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 800251a:	4b11      	ldr	r3, [pc, #68]	@ (8002560 <HAL_RCC_GetSysClockFreq+0x238>)
 800251c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800251e:	0a5b      	lsrs	r3, r3, #9
 8002520:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002524:	3301      	adds	r3, #1
 8002526:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	ee07 3a90 	vmov	s15, r3
 800252e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002532:	edd7 6a06 	vldr	s13, [r7, #24]
 8002536:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800253a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800253e:	ee17 3a90 	vmov	r3, s15
 8002542:	61fb      	str	r3, [r7, #28]
 8002544:	e004      	b.n	8002550 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 8002546:	2300      	movs	r3, #0
 8002548:	61fb      	str	r3, [r7, #28]
 800254a:	e001      	b.n	8002550 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 800254c:	4b06      	ldr	r3, [pc, #24]	@ (8002568 <HAL_RCC_GetSysClockFreq+0x240>)
 800254e:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 8002550:	69fb      	ldr	r3, [r7, #28]
}
 8002552:	4618      	mov	r0, r3
 8002554:	3724      	adds	r7, #36	@ 0x24
 8002556:	46bd      	mov	sp, r7
 8002558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255c:	4770      	bx	lr
 800255e:	bf00      	nop
 8002560:	44020c00 	.word	0x44020c00
 8002564:	003d0900 	.word	0x003d0900
 8002568:	03d09000 	.word	0x03d09000
 800256c:	017d7840 	.word	0x017d7840
 8002570:	46000000 	.word	0x46000000
 8002574:	4c742400 	.word	0x4c742400
 8002578:	4bbebc20 	.word	0x4bbebc20
 800257c:	4a742400 	.word	0x4a742400

08002580 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8002584:	f7ff fed0 	bl	8002328 <HAL_RCC_GetSysClockFreq>
 8002588:	4602      	mov	r2, r0
 800258a:	4b08      	ldr	r3, [pc, #32]	@ (80025ac <HAL_RCC_GetHCLKFreq+0x2c>)
 800258c:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 800258e:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8002592:	4907      	ldr	r1, [pc, #28]	@ (80025b0 <HAL_RCC_GetHCLKFreq+0x30>)
 8002594:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8002596:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 800259a:	fa22 f303 	lsr.w	r3, r2, r3
 800259e:	4a05      	ldr	r2, [pc, #20]	@ (80025b4 <HAL_RCC_GetHCLKFreq+0x34>)
 80025a0:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 80025a2:	4b04      	ldr	r3, [pc, #16]	@ (80025b4 <HAL_RCC_GetHCLKFreq+0x34>)
 80025a4:	681b      	ldr	r3, [r3, #0]
}
 80025a6:	4618      	mov	r0, r3
 80025a8:	bd80      	pop	{r7, pc}
 80025aa:	bf00      	nop
 80025ac:	44020c00 	.word	0x44020c00
 80025b0:	08006784 	.word	0x08006784
 80025b4:	20000000 	.word	0x20000000

080025b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]) & 0x1FU));
 80025bc:	f7ff ffe0 	bl	8002580 <HAL_RCC_GetHCLKFreq>
 80025c0:	4602      	mov	r2, r0
 80025c2:	4b06      	ldr	r3, [pc, #24]	@ (80025dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80025c4:	6a1b      	ldr	r3, [r3, #32]
 80025c6:	091b      	lsrs	r3, r3, #4
 80025c8:	f003 0307 	and.w	r3, r3, #7
 80025cc:	4904      	ldr	r1, [pc, #16]	@ (80025e0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80025ce:	5ccb      	ldrb	r3, [r1, r3]
 80025d0:	f003 031f 	and.w	r3, r3, #31
 80025d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80025d8:	4618      	mov	r0, r3
 80025da:	bd80      	pop	{r7, pc}
 80025dc:	44020c00 	.word	0x44020c00
 80025e0:	08006794 	.word	0x08006794

080025e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]) & 0x1FU));
 80025e8:	f7ff ffca 	bl	8002580 <HAL_RCC_GetHCLKFreq>
 80025ec:	4602      	mov	r2, r0
 80025ee:	4b06      	ldr	r3, [pc, #24]	@ (8002608 <HAL_RCC_GetPCLK2Freq+0x24>)
 80025f0:	6a1b      	ldr	r3, [r3, #32]
 80025f2:	0a1b      	lsrs	r3, r3, #8
 80025f4:	f003 0307 	and.w	r3, r3, #7
 80025f8:	4904      	ldr	r1, [pc, #16]	@ (800260c <HAL_RCC_GetPCLK2Freq+0x28>)
 80025fa:	5ccb      	ldrb	r3, [r1, r3]
 80025fc:	f003 031f 	and.w	r3, r3, #31
 8002600:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002604:	4618      	mov	r0, r3
 8002606:	bd80      	pop	{r7, pc}
 8002608:	44020c00 	.word	0x44020c00
 800260c:	08006794 	.word	0x08006794

08002610 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK3 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE3) >> RCC_CFGR2_PPRE3_Pos]) & 0x1FU));
 8002614:	f7ff ffb4 	bl	8002580 <HAL_RCC_GetHCLKFreq>
 8002618:	4602      	mov	r2, r0
 800261a:	4b06      	ldr	r3, [pc, #24]	@ (8002634 <HAL_RCC_GetPCLK3Freq+0x24>)
 800261c:	6a1b      	ldr	r3, [r3, #32]
 800261e:	0b1b      	lsrs	r3, r3, #12
 8002620:	f003 0307 	and.w	r3, r3, #7
 8002624:	4904      	ldr	r1, [pc, #16]	@ (8002638 <HAL_RCC_GetPCLK3Freq+0x28>)
 8002626:	5ccb      	ldrb	r3, [r1, r3]
 8002628:	f003 031f 	and.w	r3, r3, #31
 800262c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002630:	4618      	mov	r0, r3
 8002632:	bd80      	pop	{r7, pc}
 8002634:	44020c00 	.word	0x44020c00
 8002638:	08006794 	.word	0x08006794

0800263c <HAL_RCCEx_PeriphCLKConfig>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 800263c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002640:	b0aa      	sub	sp, #168	@ 0xa8
 8002642:	af00      	add	r7, sp, #0
 8002644:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002648:	2300      	movs	r3, #0
 800264a:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800264e:	2300      	movs	r3, #0
 8002650:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8002654:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002658:	e9d3 2300 	ldrd	r2, r3, [r3]
 800265c:	f002 7480 	and.w	r4, r2, #16777216	@ 0x1000000
 8002660:	2500      	movs	r5, #0
 8002662:	ea54 0305 	orrs.w	r3, r4, r5
 8002666:	d00b      	beq.n	8002680 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(pPeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 8002668:	4bb8      	ldr	r3, [pc, #736]	@ (800294c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800266a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800266e:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 8002672:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002676:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002678:	4ab4      	ldr	r2, [pc, #720]	@ (800294c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800267a:	430b      	orrs	r3, r1
 800267c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002680:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002684:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002688:	f002 0801 	and.w	r8, r2, #1
 800268c:	f04f 0900 	mov.w	r9, #0
 8002690:	ea58 0309 	orrs.w	r3, r8, r9
 8002694:	d038      	beq.n	8002708 <HAL_RCCEx_PeriphCLKConfig+0xcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    switch (pPeriphClkInit->Usart1ClockSelection)
 8002696:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800269a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800269c:	2b05      	cmp	r3, #5
 800269e:	d819      	bhi.n	80026d4 <HAL_RCCEx_PeriphCLKConfig+0x98>
 80026a0:	a201      	add	r2, pc, #4	@ (adr r2, 80026a8 <HAL_RCCEx_PeriphCLKConfig+0x6c>)
 80026a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026a6:	bf00      	nop
 80026a8:	080026dd 	.word	0x080026dd
 80026ac:	080026c1 	.word	0x080026c1
 80026b0:	080026d5 	.word	0x080026d5
 80026b4:	080026dd 	.word	0x080026dd
 80026b8:	080026dd 	.word	0x080026dd
 80026bc:	080026dd 	.word	0x080026dd
        /* USART1 clock source config set later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80026c0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80026c4:	3308      	adds	r3, #8
 80026c6:	4618      	mov	r0, r3
 80026c8:	f001 fff2 	bl	80046b0 <RCCEx_PLL2_Config>
 80026cc:	4603      	mov	r3, r0
 80026ce:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* USART1 clock source config set later after clock selection check */
        break;
 80026d2:	e004      	b.n	80026de <HAL_RCCEx_PeriphCLKConfig+0xa2>
      case RCC_USART1CLKSOURCE_LSE:      /* LSE clock is used as source of USART1 clock*/
        /* USART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80026d4:	2301      	movs	r3, #1
 80026d6:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80026da:	e000      	b.n	80026de <HAL_RCCEx_PeriphCLKConfig+0xa2>
        break;
 80026dc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80026de:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d10c      	bne.n	8002700 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      /* Set the source of USART1 clock*/
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 80026e6:	4b99      	ldr	r3, [pc, #612]	@ (800294c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80026e8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80026ec:	f023 0107 	bic.w	r1, r3, #7
 80026f0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80026f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80026f6:	4a95      	ldr	r2, [pc, #596]	@ (800294c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80026f8:	430b      	orrs	r3, r1
 80026fa:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80026fe:	e003      	b.n	8002708 <HAL_RCCEx_PeriphCLKConfig+0xcc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002700:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002704:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002708:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800270c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002710:	f002 0a02 	and.w	sl, r2, #2
 8002714:	f04f 0b00 	mov.w	fp, #0
 8002718:	ea5a 030b 	orrs.w	r3, sl, fp
 800271c:	d03c      	beq.n	8002798 <HAL_RCCEx_PeriphCLKConfig+0x15c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    switch (pPeriphClkInit->Usart2ClockSelection)
 800271e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002722:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002724:	2b28      	cmp	r3, #40	@ 0x28
 8002726:	d01b      	beq.n	8002760 <HAL_RCCEx_PeriphCLKConfig+0x124>
 8002728:	2b28      	cmp	r3, #40	@ 0x28
 800272a:	d815      	bhi.n	8002758 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 800272c:	2b20      	cmp	r3, #32
 800272e:	d019      	beq.n	8002764 <HAL_RCCEx_PeriphCLKConfig+0x128>
 8002730:	2b20      	cmp	r3, #32
 8002732:	d811      	bhi.n	8002758 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 8002734:	2b18      	cmp	r3, #24
 8002736:	d017      	beq.n	8002768 <HAL_RCCEx_PeriphCLKConfig+0x12c>
 8002738:	2b18      	cmp	r3, #24
 800273a:	d80d      	bhi.n	8002758 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 800273c:	2b00      	cmp	r3, #0
 800273e:	d015      	beq.n	800276c <HAL_RCCEx_PeriphCLKConfig+0x130>
 8002740:	2b08      	cmp	r3, #8
 8002742:	d109      	bne.n	8002758 <HAL_RCCEx_PeriphCLKConfig+0x11c>
        /* USART2 clock source config set later after clock selection check */
        break;

      case RCC_USART2CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART2*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002744:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002748:	3308      	adds	r3, #8
 800274a:	4618      	mov	r0, r3
 800274c:	f001 ffb0 	bl	80046b0 <RCCEx_PLL2_Config>
 8002750:	4603      	mov	r3, r0
 8002752:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* USART2 clock source config set later after clock selection check */
        break;
 8002756:	e00a      	b.n	800276e <HAL_RCCEx_PeriphCLKConfig+0x132>
      case RCC_USART2CLKSOURCE_LSE:      /* LSE clock is used as source of USART2 clock*/
        /* USART2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002758:	2301      	movs	r3, #1
 800275a:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 800275e:	e006      	b.n	800276e <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 8002760:	bf00      	nop
 8002762:	e004      	b.n	800276e <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 8002764:	bf00      	nop
 8002766:	e002      	b.n	800276e <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 8002768:	bf00      	nop
 800276a:	e000      	b.n	800276e <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 800276c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800276e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002772:	2b00      	cmp	r3, #0
 8002774:	d10c      	bne.n	8002790 <HAL_RCCEx_PeriphCLKConfig+0x154>
    {
      /* Set the source of USART2 clock*/
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 8002776:	4b75      	ldr	r3, [pc, #468]	@ (800294c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002778:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800277c:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8002780:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002784:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002786:	4a71      	ldr	r2, [pc, #452]	@ (800294c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002788:	430b      	orrs	r3, r1
 800278a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800278e:	e003      	b.n	8002798 <HAL_RCCEx_PeriphCLKConfig+0x15c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002790:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002794:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002798:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800279c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027a0:	f002 0304 	and.w	r3, r2, #4
 80027a4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80027a8:	2300      	movs	r3, #0
 80027aa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80027ae:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80027b2:	460b      	mov	r3, r1
 80027b4:	4313      	orrs	r3, r2
 80027b6:	d040      	beq.n	800283a <HAL_RCCEx_PeriphCLKConfig+0x1fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    switch (pPeriphClkInit->Usart3ClockSelection)
 80027b8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80027bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027be:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80027c2:	d01e      	beq.n	8002802 <HAL_RCCEx_PeriphCLKConfig+0x1c6>
 80027c4:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80027c8:	d817      	bhi.n	80027fa <HAL_RCCEx_PeriphCLKConfig+0x1be>
 80027ca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80027ce:	d01a      	beq.n	8002806 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
 80027d0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80027d4:	d811      	bhi.n	80027fa <HAL_RCCEx_PeriphCLKConfig+0x1be>
 80027d6:	2bc0      	cmp	r3, #192	@ 0xc0
 80027d8:	d017      	beq.n	800280a <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 80027da:	2bc0      	cmp	r3, #192	@ 0xc0
 80027dc:	d80d      	bhi.n	80027fa <HAL_RCCEx_PeriphCLKConfig+0x1be>
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d015      	beq.n	800280e <HAL_RCCEx_PeriphCLKConfig+0x1d2>
 80027e2:	2b40      	cmp	r3, #64	@ 0x40
 80027e4:	d109      	bne.n	80027fa <HAL_RCCEx_PeriphCLKConfig+0x1be>
        /* USART3 clock source config set later after clock selection check */
        break;

      case RCC_USART3CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART3*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80027e6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80027ea:	3308      	adds	r3, #8
 80027ec:	4618      	mov	r0, r3
 80027ee:	f001 ff5f 	bl	80046b0 <RCCEx_PLL2_Config>
 80027f2:	4603      	mov	r3, r0
 80027f4:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* USART3 clock source config set later after clock selection check */
        break;
 80027f8:	e00a      	b.n	8002810 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
      case RCC_USART3CLKSOURCE_LSE:      /* LSE clock is used as source of USART3 clock*/
        /* USART3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80027fa:	2301      	movs	r3, #1
 80027fc:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8002800:	e006      	b.n	8002810 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 8002802:	bf00      	nop
 8002804:	e004      	b.n	8002810 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 8002806:	bf00      	nop
 8002808:	e002      	b.n	8002810 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 800280a:	bf00      	nop
 800280c:	e000      	b.n	8002810 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 800280e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002810:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002814:	2b00      	cmp	r3, #0
 8002816:	d10c      	bne.n	8002832 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Set the source of USART3 clock*/
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8002818:	4b4c      	ldr	r3, [pc, #304]	@ (800294c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800281a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800281e:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8002822:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002826:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002828:	4a48      	ldr	r2, [pc, #288]	@ (800294c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800282a:	430b      	orrs	r3, r1
 800282c:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8002830:	e003      	b.n	800283a <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002832:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002836:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* UART12 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800283a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800283e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002842:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8002846:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800284a:	2300      	movs	r3, #0
 800284c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002850:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8002854:	460b      	mov	r3, r1
 8002856:	4313      	orrs	r3, r2
 8002858:	d043      	beq.n	80028e2 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    switch (pPeriphClkInit->Lpuart1ClockSelection)
 800285a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800285e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002860:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8002864:	d021      	beq.n	80028aa <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8002866:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800286a:	d81a      	bhi.n	80028a2 <HAL_RCCEx_PeriphCLKConfig+0x266>
 800286c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002870:	d01d      	beq.n	80028ae <HAL_RCCEx_PeriphCLKConfig+0x272>
 8002872:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002876:	d814      	bhi.n	80028a2 <HAL_RCCEx_PeriphCLKConfig+0x266>
 8002878:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800287c:	d019      	beq.n	80028b2 <HAL_RCCEx_PeriphCLKConfig+0x276>
 800287e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002882:	d80e      	bhi.n	80028a2 <HAL_RCCEx_PeriphCLKConfig+0x266>
 8002884:	2b00      	cmp	r3, #0
 8002886:	d016      	beq.n	80028b6 <HAL_RCCEx_PeriphCLKConfig+0x27a>
 8002888:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800288c:	d109      	bne.n	80028a2 <HAL_RCCEx_PeriphCLKConfig+0x266>
        /* LPUART1 clock source config set later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for LPUART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800288e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002892:	3308      	adds	r3, #8
 8002894:	4618      	mov	r0, r3
 8002896:	f001 ff0b 	bl	80046b0 <RCCEx_PLL2_Config>
 800289a:	4603      	mov	r3, r0
 800289c:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* LPUART1 clock source config set later after clock selection check */
        break;
 80028a0:	e00a      	b.n	80028b8 <HAL_RCCEx_PeriphCLKConfig+0x27c>
      case RCC_LPUART1CLKSOURCE_LSE:      /* LSE clock is used as source of LPUART1 clock*/
        /* LPUART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80028a2:	2301      	movs	r3, #1
 80028a4:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80028a8:	e006      	b.n	80028b8 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 80028aa:	bf00      	nop
 80028ac:	e004      	b.n	80028b8 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 80028ae:	bf00      	nop
 80028b0:	e002      	b.n	80028b8 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 80028b2:	bf00      	nop
 80028b4:	e000      	b.n	80028b8 <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 80028b6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80028b8:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d10c      	bne.n	80028da <HAL_RCCEx_PeriphCLKConfig+0x29e>
    {
      /* Set the source of LPUART1 clock*/
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 80028c0:	4b22      	ldr	r3, [pc, #136]	@ (800294c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80028c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80028c6:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80028ca:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80028ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028d0:	4a1e      	ldr	r2, [pc, #120]	@ (800294c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80028d2:	430b      	orrs	r3, r1
 80028d4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80028d8:	e003      	b.n	80028e2 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80028da:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80028de:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80028e2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80028e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028ea:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80028ee:	67bb      	str	r3, [r7, #120]	@ 0x78
 80028f0:	2300      	movs	r3, #0
 80028f2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80028f4:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80028f8:	460b      	mov	r3, r1
 80028fa:	4313      	orrs	r3, r2
 80028fc:	d03e      	beq.n	800297c <HAL_RCCEx_PeriphCLKConfig+0x340>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    switch (pPeriphClkInit->I2c1ClockSelection)
 80028fe:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002902:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002904:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002908:	d01b      	beq.n	8002942 <HAL_RCCEx_PeriphCLKConfig+0x306>
 800290a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800290e:	d814      	bhi.n	800293a <HAL_RCCEx_PeriphCLKConfig+0x2fe>
 8002910:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002914:	d017      	beq.n	8002946 <HAL_RCCEx_PeriphCLKConfig+0x30a>
 8002916:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800291a:	d80e      	bhi.n	800293a <HAL_RCCEx_PeriphCLKConfig+0x2fe>
 800291c:	2b00      	cmp	r3, #0
 800291e:	d017      	beq.n	8002950 <HAL_RCCEx_PeriphCLKConfig+0x314>
 8002920:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002924:	d109      	bne.n	800293a <HAL_RCCEx_PeriphCLKConfig+0x2fe>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I2C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I2C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002926:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800292a:	3308      	adds	r3, #8
 800292c:	4618      	mov	r0, r3
 800292e:	f001 febf 	bl	80046b0 <RCCEx_PLL2_Config>
 8002932:	4603      	mov	r3, r0
 8002934:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I2C1CLKSOURCE_PLL3R */
        /* I2C1 clock source config set later after clock selection check */
        break;
 8002938:	e00b      	b.n	8002952 <HAL_RCCEx_PeriphCLKConfig+0x316>
      case RCC_I2C1CLKSOURCE_CSI:      /* CSI clock is used as source of I2C1 clock*/
        /* I2C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800293a:	2301      	movs	r3, #1
 800293c:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8002940:	e007      	b.n	8002952 <HAL_RCCEx_PeriphCLKConfig+0x316>
        break;
 8002942:	bf00      	nop
 8002944:	e005      	b.n	8002952 <HAL_RCCEx_PeriphCLKConfig+0x316>
        break;
 8002946:	bf00      	nop
 8002948:	e003      	b.n	8002952 <HAL_RCCEx_PeriphCLKConfig+0x316>
 800294a:	bf00      	nop
 800294c:	44020c00 	.word	0x44020c00
        break;
 8002950:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002952:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002956:	2b00      	cmp	r3, #0
 8002958:	d10c      	bne.n	8002974 <HAL_RCCEx_PeriphCLKConfig+0x338>
    {
      /* Set the source of I2C1 clock*/
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 800295a:	4ba5      	ldr	r3, [pc, #660]	@ (8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 800295c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002960:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8002964:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002968:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800296a:	4aa1      	ldr	r2, [pc, #644]	@ (8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 800296c:	430b      	orrs	r3, r1
 800296e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8002972:	e003      	b.n	800297c <HAL_RCCEx_PeriphCLKConfig+0x340>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002974:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002978:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800297c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002980:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002984:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8002988:	673b      	str	r3, [r7, #112]	@ 0x70
 800298a:	2300      	movs	r3, #0
 800298c:	677b      	str	r3, [r7, #116]	@ 0x74
 800298e:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8002992:	460b      	mov	r3, r1
 8002994:	4313      	orrs	r3, r2
 8002996:	d03b      	beq.n	8002a10 <HAL_RCCEx_PeriphCLKConfig+0x3d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    switch (pPeriphClkInit->I2c2ClockSelection)
 8002998:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800299c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800299e:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80029a2:	d01b      	beq.n	80029dc <HAL_RCCEx_PeriphCLKConfig+0x3a0>
 80029a4:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80029a8:	d814      	bhi.n	80029d4 <HAL_RCCEx_PeriphCLKConfig+0x398>
 80029aa:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80029ae:	d017      	beq.n	80029e0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
 80029b0:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80029b4:	d80e      	bhi.n	80029d4 <HAL_RCCEx_PeriphCLKConfig+0x398>
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d014      	beq.n	80029e4 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
 80029ba:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80029be:	d109      	bne.n	80029d4 <HAL_RCCEx_PeriphCLKConfig+0x398>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I2C2CLKSOURCE_PLL2R:  /* PLL32 is used as clock source for I2C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80029c0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80029c4:	3308      	adds	r3, #8
 80029c6:	4618      	mov	r0, r3
 80029c8:	f001 fe72 	bl	80046b0 <RCCEx_PLL2_Config>
 80029cc:	4603      	mov	r3, r0
 80029ce:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I2C2CLKSOURCE_PLL3R */
        /* I2C2 clock source config set later after clock selection check */
        break;
 80029d2:	e008      	b.n	80029e6 <HAL_RCCEx_PeriphCLKConfig+0x3aa>
      case RCC_I2C2CLKSOURCE_CSI:      /* CSI clock is used as source of I2C2 clock*/
        /* I2C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80029d4:	2301      	movs	r3, #1
 80029d6:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80029da:	e004      	b.n	80029e6 <HAL_RCCEx_PeriphCLKConfig+0x3aa>
        break;
 80029dc:	bf00      	nop
 80029de:	e002      	b.n	80029e6 <HAL_RCCEx_PeriphCLKConfig+0x3aa>
        break;
 80029e0:	bf00      	nop
 80029e2:	e000      	b.n	80029e6 <HAL_RCCEx_PeriphCLKConfig+0x3aa>
        break;
 80029e4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80029e6:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d10c      	bne.n	8002a08 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
    {
      /* Set the source of I2C2 clock*/
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 80029ee:	4b80      	ldr	r3, [pc, #512]	@ (8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 80029f0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80029f4:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 80029f8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80029fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80029fe:	4a7c      	ldr	r2, [pc, #496]	@ (8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8002a00:	430b      	orrs	r3, r1
 8002a02:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8002a06:	e003      	b.n	8002a10 <HAL_RCCEx_PeriphCLKConfig+0x3d4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002a08:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002a0c:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* I2C4 */

  /*-------------------------- I3C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 8002a10:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002a14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a18:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8002a1c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002a1e:	2300      	movs	r3, #0
 8002a20:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002a22:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8002a26:	460b      	mov	r3, r1
 8002a28:	4313      	orrs	r3, r2
 8002a2a:	d033      	beq.n	8002a94 <HAL_RCCEx_PeriphCLKConfig+0x458>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(pPeriphClkInit->I3c1ClockSelection));

    switch (pPeriphClkInit->I3c1ClockSelection)
 8002a2c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002a30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a32:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002a36:	d015      	beq.n	8002a64 <HAL_RCCEx_PeriphCLKConfig+0x428>
 8002a38:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002a3c:	d80e      	bhi.n	8002a5c <HAL_RCCEx_PeriphCLKConfig+0x420>
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d012      	beq.n	8002a68 <HAL_RCCEx_PeriphCLKConfig+0x42c>
 8002a42:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002a46:	d109      	bne.n	8002a5c <HAL_RCCEx_PeriphCLKConfig+0x420>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I3C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002a48:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002a4c:	3308      	adds	r3, #8
 8002a4e:	4618      	mov	r0, r3
 8002a50:	f001 fe2e 	bl	80046b0 <RCCEx_PLL2_Config>
 8002a54:	4603      	mov	r3, r0
 8002a56:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I3C1CLKSOURCE_PLL3R */
        /* I3C1 clock source config set later after clock selection check */
        break;
 8002a5a:	e006      	b.n	8002a6a <HAL_RCCEx_PeriphCLKConfig+0x42e>
      case RCC_I3C1CLKSOURCE_HSI:      /* HSI clock is used as source of I3C1 clock*/
        /* I3C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002a5c:	2301      	movs	r3, #1
 8002a5e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8002a62:	e002      	b.n	8002a6a <HAL_RCCEx_PeriphCLKConfig+0x42e>
        break;
 8002a64:	bf00      	nop
 8002a66:	e000      	b.n	8002a6a <HAL_RCCEx_PeriphCLKConfig+0x42e>
        break;
 8002a68:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002a6a:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d10c      	bne.n	8002a8c <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Set the source of I3C1 clock*/
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 8002a72:	4b5f      	ldr	r3, [pc, #380]	@ (8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8002a74:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002a78:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 8002a7c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002a80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a82:	4a5b      	ldr	r2, [pc, #364]	@ (8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8002a84:	430b      	orrs	r3, r1
 8002a86:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8002a8a:	e003      	b.n	8002a94 <HAL_RCCEx_PeriphCLKConfig+0x458>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002a8c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002a90:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

#if defined (I3C2)
  /*-------------------------- I3C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C2) == RCC_PERIPHCLK_I3C2)
 8002a94:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002a98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a9c:	2100      	movs	r1, #0
 8002a9e:	6639      	str	r1, [r7, #96]	@ 0x60
 8002aa0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002aa4:	667b      	str	r3, [r7, #100]	@ 0x64
 8002aa6:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8002aaa:	460b      	mov	r3, r1
 8002aac:	4313      	orrs	r3, r2
 8002aae:	d033      	beq.n	8002b18 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C2CLKSOURCE(pPeriphClkInit->I3c2ClockSelection));

    switch (pPeriphClkInit->I3c2ClockSelection)
 8002ab0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002ab4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002ab6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002aba:	d015      	beq.n	8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>
 8002abc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002ac0:	d80e      	bhi.n	8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d012      	beq.n	8002aec <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 8002ac6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002aca:	d109      	bne.n	8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I3C2CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002acc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002ad0:	3308      	adds	r3, #8
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	f001 fdec 	bl	80046b0 <RCCEx_PLL2_Config>
 8002ad8:	4603      	mov	r3, r0
 8002ada:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I3C2CLKSOURCE_PLL3R */
        /* I3C2 clock source config set later after clock selection check */
        break;
 8002ade:	e006      	b.n	8002aee <HAL_RCCEx_PeriphCLKConfig+0x4b2>
      case RCC_I3C2CLKSOURCE_HSI:      /* HSI clock is used as source of I3C2 clock*/
        /* I3C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002ae0:	2301      	movs	r3, #1
 8002ae2:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8002ae6:	e002      	b.n	8002aee <HAL_RCCEx_PeriphCLKConfig+0x4b2>
        break;
 8002ae8:	bf00      	nop
 8002aea:	e000      	b.n	8002aee <HAL_RCCEx_PeriphCLKConfig+0x4b2>
        break;
 8002aec:	bf00      	nop
    }
    if (ret == HAL_OK)
 8002aee:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d10c      	bne.n	8002b10 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
    {
      /* Set the source of I3C2 clock*/
      __HAL_RCC_I3C2_CONFIG(pPeriphClkInit->I3c2ClockSelection);
 8002af6:	4b3e      	ldr	r3, [pc, #248]	@ (8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8002af8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002afc:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8002b00:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002b04:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002b06:	4a3a      	ldr	r2, [pc, #232]	@ (8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8002b08:	430b      	orrs	r3, r1
 8002b0a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8002b0e:	e003      	b.n	8002b18 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b10:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002b14:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* I3C2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8002b18:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002b1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b20:	2100      	movs	r1, #0
 8002b22:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002b24:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002b28:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002b2a:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8002b2e:	460b      	mov	r3, r1
 8002b30:	4313      	orrs	r3, r2
 8002b32:	d00e      	beq.n	8002b52 <HAL_RCCEx_PeriphCLKConfig+0x516>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(pPeriphClkInit->TimPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 8002b34:	4b2e      	ldr	r3, [pc, #184]	@ (8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8002b36:	69db      	ldr	r3, [r3, #28]
 8002b38:	4a2d      	ldr	r2, [pc, #180]	@ (8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8002b3a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8002b3e:	61d3      	str	r3, [r2, #28]
 8002b40:	4b2b      	ldr	r3, [pc, #172]	@ (8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8002b42:	69d9      	ldr	r1, [r3, #28]
 8002b44:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002b48:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002b4c:	4a28      	ldr	r2, [pc, #160]	@ (8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8002b4e:	430b      	orrs	r3, r1
 8002b50:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002b52:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002b56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b5a:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8002b5e:	653b      	str	r3, [r7, #80]	@ 0x50
 8002b60:	2300      	movs	r3, #0
 8002b62:	657b      	str	r3, [r7, #84]	@ 0x54
 8002b64:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8002b68:	460b      	mov	r3, r1
 8002b6a:	4313      	orrs	r3, r2
 8002b6c:	d046      	beq.n	8002bfc <HAL_RCCEx_PeriphCLKConfig+0x5c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));

    switch (pPeriphClkInit->Lptim1ClockSelection)
 8002b6e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002b72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b74:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8002b78:	d021      	beq.n	8002bbe <HAL_RCCEx_PeriphCLKConfig+0x582>
 8002b7a:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8002b7e:	d81a      	bhi.n	8002bb6 <HAL_RCCEx_PeriphCLKConfig+0x57a>
 8002b80:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002b84:	d01d      	beq.n	8002bc2 <HAL_RCCEx_PeriphCLKConfig+0x586>
 8002b86:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002b8a:	d814      	bhi.n	8002bb6 <HAL_RCCEx_PeriphCLKConfig+0x57a>
 8002b8c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002b90:	d019      	beq.n	8002bc6 <HAL_RCCEx_PeriphCLKConfig+0x58a>
 8002b92:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002b96:	d80e      	bhi.n	8002bb6 <HAL_RCCEx_PeriphCLKConfig+0x57a>
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d016      	beq.n	8002bca <HAL_RCCEx_PeriphCLKConfig+0x58e>
 8002b9c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002ba0:	d109      	bne.n	8002bb6 <HAL_RCCEx_PeriphCLKConfig+0x57a>
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002ba2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002ba6:	3308      	adds	r3, #8
 8002ba8:	4618      	mov	r0, r3
 8002baa:	f001 fd81 	bl	80046b0 <RCCEx_PLL2_Config>
 8002bae:	4603      	mov	r3, r0
 8002bb0:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 8002bb4:	e00a      	b.n	8002bcc <HAL_RCCEx_PeriphCLKConfig+0x590>
      case RCC_LPTIM1CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM1 clock*/
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002bb6:	2301      	movs	r3, #1
 8002bb8:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8002bbc:	e006      	b.n	8002bcc <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 8002bbe:	bf00      	nop
 8002bc0:	e004      	b.n	8002bcc <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 8002bc2:	bf00      	nop
 8002bc4:	e002      	b.n	8002bcc <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 8002bc6:	bf00      	nop
 8002bc8:	e000      	b.n	8002bcc <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 8002bca:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002bcc:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d10f      	bne.n	8002bf4 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8002bd4:	4b06      	ldr	r3, [pc, #24]	@ (8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8002bd6:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002bda:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8002bde:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002be2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002be4:	4a02      	ldr	r2, [pc, #8]	@ (8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8002be6:	430b      	orrs	r3, r1
 8002be8:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8002bec:	e006      	b.n	8002bfc <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8002bee:	bf00      	nop
 8002bf0:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002bf4:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002bf8:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- LPTIM2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8002bfc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002c00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c04:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8002c08:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002c0e:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8002c12:	460b      	mov	r3, r1
 8002c14:	4313      	orrs	r3, r2
 8002c16:	d043      	beq.n	8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x664>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));

    switch (pPeriphClkInit->Lptim2ClockSelection)
 8002c18:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002c1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c1e:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8002c22:	d021      	beq.n	8002c68 <HAL_RCCEx_PeriphCLKConfig+0x62c>
 8002c24:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8002c28:	d81a      	bhi.n	8002c60 <HAL_RCCEx_PeriphCLKConfig+0x624>
 8002c2a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002c2e:	d01d      	beq.n	8002c6c <HAL_RCCEx_PeriphCLKConfig+0x630>
 8002c30:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002c34:	d814      	bhi.n	8002c60 <HAL_RCCEx_PeriphCLKConfig+0x624>
 8002c36:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002c3a:	d019      	beq.n	8002c70 <HAL_RCCEx_PeriphCLKConfig+0x634>
 8002c3c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002c40:	d80e      	bhi.n	8002c60 <HAL_RCCEx_PeriphCLKConfig+0x624>
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d016      	beq.n	8002c74 <HAL_RCCEx_PeriphCLKConfig+0x638>
 8002c46:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002c4a:	d109      	bne.n	8002c60 <HAL_RCCEx_PeriphCLKConfig+0x624>
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002c4c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002c50:	3308      	adds	r3, #8
 8002c52:	4618      	mov	r0, r3
 8002c54:	f001 fd2c 	bl	80046b0 <RCCEx_PLL2_Config>
 8002c58:	4603      	mov	r3, r0
 8002c5a:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 8002c5e:	e00a      	b.n	8002c76 <HAL_RCCEx_PeriphCLKConfig+0x63a>
      case RCC_LPTIM2CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM2 clock*/
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002c60:	2301      	movs	r3, #1
 8002c62:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8002c66:	e006      	b.n	8002c76 <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 8002c68:	bf00      	nop
 8002c6a:	e004      	b.n	8002c76 <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 8002c6c:	bf00      	nop
 8002c6e:	e002      	b.n	8002c76 <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 8002c70:	bf00      	nop
 8002c72:	e000      	b.n	8002c76 <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 8002c74:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002c76:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d10c      	bne.n	8002c98 <HAL_RCCEx_PeriphCLKConfig+0x65c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8002c7e:	4bb6      	ldr	r3, [pc, #728]	@ (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8002c80:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002c84:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8002c88:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002c8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c8e:	4ab2      	ldr	r2, [pc, #712]	@ (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8002c90:	430b      	orrs	r3, r1
 8002c92:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8002c96:	e003      	b.n	8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x664>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c98:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002c9c:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* SAI2*/

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8002ca0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002ca4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ca8:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8002cac:	643b      	str	r3, [r7, #64]	@ 0x40
 8002cae:	2300      	movs	r3, #0
 8002cb0:	647b      	str	r3, [r7, #68]	@ 0x44
 8002cb2:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8002cb6:	460b      	mov	r3, r1
 8002cb8:	4313      	orrs	r3, r2
 8002cba:	d030      	beq.n	8002d1e <HAL_RCCEx_PeriphCLKConfig+0x6e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 8002cbc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002cc0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002cc2:	2b05      	cmp	r3, #5
 8002cc4:	d80f      	bhi.n	8002ce6 <HAL_RCCEx_PeriphCLKConfig+0x6aa>
 8002cc6:	2b03      	cmp	r3, #3
 8002cc8:	d211      	bcs.n	8002cee <HAL_RCCEx_PeriphCLKConfig+0x6b2>
 8002cca:	2b01      	cmp	r3, #1
 8002ccc:	d911      	bls.n	8002cf2 <HAL_RCCEx_PeriphCLKConfig+0x6b6>
 8002cce:	2b02      	cmp	r3, #2
 8002cd0:	d109      	bne.n	8002ce6 <HAL_RCCEx_PeriphCLKConfig+0x6aa>
        /* ADCDAC clock source config set later after clock selection check */
        break;

      case RCC_ADCDACCLKSOURCE_PLL2R:
        /* PLL2 input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002cd2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002cd6:	3308      	adds	r3, #8
 8002cd8:	4618      	mov	r0, r3
 8002cda:	f001 fce9 	bl	80046b0 <RCCEx_PLL2_Config>
 8002cde:	4603      	mov	r3, r0
 8002ce0:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8002ce4:	e006      	b.n	8002cf4 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
        /* ADCDAC clock source configuration done later after clock selection check */
        break;


      default:
        ret = HAL_ERROR;
 8002ce6:	2301      	movs	r3, #1
 8002ce8:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8002cec:	e002      	b.n	8002cf4 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
        break;
 8002cee:	bf00      	nop
 8002cf0:	e000      	b.n	8002cf4 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
        break;
 8002cf2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002cf4:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d10c      	bne.n	8002d16 <HAL_RCCEx_PeriphCLKConfig+0x6da>
    {
      /* Configure the ADCDAC interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8002cfc:	4b96      	ldr	r3, [pc, #600]	@ (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8002cfe:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002d02:	f023 0107 	bic.w	r1, r3, #7
 8002d06:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002d0a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002d0c:	4a92      	ldr	r2, [pc, #584]	@ (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8002d0e:	430b      	orrs	r3, r1
 8002d10:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002d14:	e003      	b.n	8002d1e <HAL_RCCEx_PeriphCLKConfig+0x6e2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d16:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002d1a:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- DAC low-power clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 8002d1e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002d22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d26:	2100      	movs	r1, #0
 8002d28:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002d2a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002d2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002d30:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8002d34:	460b      	mov	r3, r1
 8002d36:	4313      	orrs	r3, r2
 8002d38:	d022      	beq.n	8002d80 <HAL_RCCEx_PeriphCLKConfig+0x744>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DACLPCLKSOURCE(pPeriphClkInit->DacLowPowerClockSelection));

    switch (pPeriphClkInit->DacLowPowerClockSelection)
 8002d3a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002d3e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d005      	beq.n	8002d50 <HAL_RCCEx_PeriphCLKConfig+0x714>
 8002d44:	2b08      	cmp	r3, #8
 8002d46:	d005      	beq.n	8002d54 <HAL_RCCEx_PeriphCLKConfig+0x718>
        /* LSI is used as clock source for DAC low-power clock */
        /* DAC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002d48:	2301      	movs	r3, #1
 8002d4a:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8002d4e:	e002      	b.n	8002d56 <HAL_RCCEx_PeriphCLKConfig+0x71a>
        break;
 8002d50:	bf00      	nop
 8002d52:	e000      	b.n	8002d56 <HAL_RCCEx_PeriphCLKConfig+0x71a>
        break;
 8002d54:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002d56:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d10c      	bne.n	8002d78 <HAL_RCCEx_PeriphCLKConfig+0x73c>
    {
      /* Configure the DAC low-power interface clock source */
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 8002d5e:	4b7e      	ldr	r3, [pc, #504]	@ (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8002d60:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002d64:	f023 0108 	bic.w	r1, r3, #8
 8002d68:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002d6c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002d6e:	4a7a      	ldr	r2, [pc, #488]	@ (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8002d70:	430b      	orrs	r3, r1
 8002d72:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002d76:	e003      	b.n	8002d80 <HAL_RCCEx_PeriphCLKConfig+0x744>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d78:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002d7c:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002d80:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002d84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d88:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8002d8c:	633b      	str	r3, [r7, #48]	@ 0x30
 8002d8e:	2300      	movs	r3, #0
 8002d90:	637b      	str	r3, [r7, #52]	@ 0x34
 8002d92:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8002d96:	460b      	mov	r3, r1
 8002d98:	4313      	orrs	r3, r2
 8002d9a:	f000 80b0 	beq.w	8002efe <HAL_RCCEx_PeriphCLKConfig+0x8c2>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8002d9e:	4b6f      	ldr	r3, [pc, #444]	@ (8002f5c <HAL_RCCEx_PeriphCLKConfig+0x920>)
 8002da0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002da2:	4a6e      	ldr	r2, [pc, #440]	@ (8002f5c <HAL_RCCEx_PeriphCLKConfig+0x920>)
 8002da4:	f043 0301 	orr.w	r3, r3, #1
 8002da8:	6253      	str	r3, [r2, #36]	@ 0x24

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002daa:	f7fd fff1 	bl	8000d90 <HAL_GetTick>
 8002dae:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c

    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8002db2:	e00b      	b.n	8002dcc <HAL_RCCEx_PeriphCLKConfig+0x790>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002db4:	f7fd ffec 	bl	8000d90 <HAL_GetTick>
 8002db8:	4602      	mov	r2, r0
 8002dba:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002dbe:	1ad3      	subs	r3, r2, r3
 8002dc0:	2b02      	cmp	r3, #2
 8002dc2:	d903      	bls.n	8002dcc <HAL_RCCEx_PeriphCLKConfig+0x790>
      {
        ret = HAL_TIMEOUT;
 8002dc4:	2303      	movs	r3, #3
 8002dc6:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8002dca:	e005      	b.n	8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8002dcc:	4b63      	ldr	r3, [pc, #396]	@ (8002f5c <HAL_RCCEx_PeriphCLKConfig+0x920>)
 8002dce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dd0:	f003 0301 	and.w	r3, r3, #1
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d0ed      	beq.n	8002db4 <HAL_RCCEx_PeriphCLKConfig+0x778>
      }
    }

    if (ret == HAL_OK)
 8002dd8:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	f040 808a 	bne.w	8002ef6 <HAL_RCCEx_PeriphCLKConfig+0x8ba>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002de2:	4b5d      	ldr	r3, [pc, #372]	@ (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8002de4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002de8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002dec:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8002df0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d022      	beq.n	8002e3e <HAL_RCCEx_PeriphCLKConfig+0x802>
 8002df8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002dfc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002dfe:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 8002e02:	429a      	cmp	r2, r3
 8002e04:	d01b      	beq.n	8002e3e <HAL_RCCEx_PeriphCLKConfig+0x802>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002e06:	4b54      	ldr	r3, [pc, #336]	@ (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8002e08:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002e0c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002e10:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002e14:	4b50      	ldr	r3, [pc, #320]	@ (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8002e16:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002e1a:	4a4f      	ldr	r2, [pc, #316]	@ (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8002e1c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e20:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002e24:	4b4c      	ldr	r3, [pc, #304]	@ (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8002e26:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002e2a:	4a4b      	ldr	r2, [pc, #300]	@ (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8002e2c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002e30:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002e34:	4a48      	ldr	r2, [pc, #288]	@ (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8002e36:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002e3a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002e3e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002e42:	f003 0301 	and.w	r3, r3, #1
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d019      	beq.n	8002e7e <HAL_RCCEx_PeriphCLKConfig+0x842>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e4a:	f7fd ffa1 	bl	8000d90 <HAL_GetTick>
 8002e4e:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002e52:	e00d      	b.n	8002e70 <HAL_RCCEx_PeriphCLKConfig+0x834>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e54:	f7fd ff9c 	bl	8000d90 <HAL_GetTick>
 8002e58:	4602      	mov	r2, r0
 8002e5a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002e5e:	1ad3      	subs	r3, r2, r3
 8002e60:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e64:	4293      	cmp	r3, r2
 8002e66:	d903      	bls.n	8002e70 <HAL_RCCEx_PeriphCLKConfig+0x834>
          {
            ret = HAL_TIMEOUT;
 8002e68:	2303      	movs	r3, #3
 8002e6a:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
            break;
 8002e6e:	e006      	b.n	8002e7e <HAL_RCCEx_PeriphCLKConfig+0x842>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002e70:	4b39      	ldr	r3, [pc, #228]	@ (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8002e72:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002e76:	f003 0302 	and.w	r3, r3, #2
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d0ea      	beq.n	8002e54 <HAL_RCCEx_PeriphCLKConfig+0x818>
          }
        }
      }

      if (ret == HAL_OK)
 8002e7e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d132      	bne.n	8002eec <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8002e86:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002e8a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002e8c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002e90:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002e94:	d10f      	bne.n	8002eb6 <HAL_RCCEx_PeriphCLKConfig+0x87a>
 8002e96:	4b30      	ldr	r3, [pc, #192]	@ (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8002e98:	69db      	ldr	r3, [r3, #28]
 8002e9a:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8002e9e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002ea2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002ea4:	091b      	lsrs	r3, r3, #4
 8002ea6:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8002eaa:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8002eae:	4a2a      	ldr	r2, [pc, #168]	@ (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8002eb0:	430b      	orrs	r3, r1
 8002eb2:	61d3      	str	r3, [r2, #28]
 8002eb4:	e005      	b.n	8002ec2 <HAL_RCCEx_PeriphCLKConfig+0x886>
 8002eb6:	4b28      	ldr	r3, [pc, #160]	@ (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8002eb8:	69db      	ldr	r3, [r3, #28]
 8002eba:	4a27      	ldr	r2, [pc, #156]	@ (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8002ebc:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8002ec0:	61d3      	str	r3, [r2, #28]
 8002ec2:	4b25      	ldr	r3, [pc, #148]	@ (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8002ec4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002ec8:	4a23      	ldr	r2, [pc, #140]	@ (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8002eca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002ece:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002ed2:	4b21      	ldr	r3, [pc, #132]	@ (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8002ed4:	f8d3 10f0 	ldr.w	r1, [r3, #240]	@ 0xf0
 8002ed8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002edc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002ede:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ee2:	4a1d      	ldr	r2, [pc, #116]	@ (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8002ee4:	430b      	orrs	r3, r1
 8002ee6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002eea:	e008      	b.n	8002efe <HAL_RCCEx_PeriphCLKConfig+0x8c2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002eec:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002ef0:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
 8002ef4:	e003      	b.n	8002efe <HAL_RCCEx_PeriphCLKConfig+0x8c2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ef6:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002efa:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8002efe:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002f02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f06:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8002f0a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002f0c:	2300      	movs	r3, #0
 8002f0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002f10:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8002f14:	460b      	mov	r3, r1
 8002f16:	4313      	orrs	r3, r2
 8002f18:	d038      	beq.n	8002f8c <HAL_RCCEx_PeriphCLKConfig+0x950>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8002f1a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002f1e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f20:	2b30      	cmp	r3, #48	@ 0x30
 8002f22:	d014      	beq.n	8002f4e <HAL_RCCEx_PeriphCLKConfig+0x912>
 8002f24:	2b30      	cmp	r3, #48	@ 0x30
 8002f26:	d80e      	bhi.n	8002f46 <HAL_RCCEx_PeriphCLKConfig+0x90a>
 8002f28:	2b20      	cmp	r3, #32
 8002f2a:	d012      	beq.n	8002f52 <HAL_RCCEx_PeriphCLKConfig+0x916>
 8002f2c:	2b20      	cmp	r3, #32
 8002f2e:	d80a      	bhi.n	8002f46 <HAL_RCCEx_PeriphCLKConfig+0x90a>
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d015      	beq.n	8002f60 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8002f34:	2b10      	cmp	r3, #16
 8002f36:	d106      	bne.n	8002f46 <HAL_RCCEx_PeriphCLKConfig+0x90a>
        /* RNG clock source configuration done later after clock selection check */
        break;

      case RCC_RNGCLKSOURCE_PLL1Q: /* PLL1 is used as clock source for RNG*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002f38:	4b07      	ldr	r3, [pc, #28]	@ (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8002f3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f3c:	4a06      	ldr	r2, [pc, #24]	@ (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8002f3e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f42:	6293      	str	r3, [r2, #40]	@ 0x28
        /* RNG clock source configuration done later after clock selection check */
        break;
 8002f44:	e00d      	b.n	8002f62 <HAL_RCCEx_PeriphCLKConfig+0x926>

        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002f46:	2301      	movs	r3, #1
 8002f48:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8002f4c:	e009      	b.n	8002f62 <HAL_RCCEx_PeriphCLKConfig+0x926>
        break;
 8002f4e:	bf00      	nop
 8002f50:	e007      	b.n	8002f62 <HAL_RCCEx_PeriphCLKConfig+0x926>
        break;
 8002f52:	bf00      	nop
 8002f54:	e005      	b.n	8002f62 <HAL_RCCEx_PeriphCLKConfig+0x926>
 8002f56:	bf00      	nop
 8002f58:	44020c00 	.word	0x44020c00
 8002f5c:	44020800 	.word	0x44020800
        break;
 8002f60:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002f62:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d10c      	bne.n	8002f84 <HAL_RCCEx_PeriphCLKConfig+0x948>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8002f6a:	4bb5      	ldr	r3, [pc, #724]	@ (8003240 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8002f6c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002f70:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002f74:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002f78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f7a:	49b1      	ldr	r1, [pc, #708]	@ (8003240 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8002f7c:	4313      	orrs	r3, r2
 8002f7e:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 8002f82:	e003      	b.n	8002f8c <HAL_RCCEx_PeriphCLKConfig+0x950>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f84:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002f88:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2

  }
#endif /* SDMMC2 */

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8002f8c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002f90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f94:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8002f98:	623b      	str	r3, [r7, #32]
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f9e:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8002fa2:	460b      	mov	r3, r1
 8002fa4:	4313      	orrs	r3, r2
 8002fa6:	d03c      	beq.n	8003022 <HAL_RCCEx_PeriphCLKConfig+0x9e6>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    switch (pPeriphClkInit->Spi1ClockSelection)
 8002fa8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002fac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002fae:	2b04      	cmp	r3, #4
 8002fb0:	d81d      	bhi.n	8002fee <HAL_RCCEx_PeriphCLKConfig+0x9b2>
 8002fb2:	a201      	add	r2, pc, #4	@ (adr r2, 8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 8002fb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fb8:	08002fcd 	.word	0x08002fcd
 8002fbc:	08002fdb 	.word	0x08002fdb
 8002fc0:	08002fef 	.word	0x08002fef
 8002fc4:	08002ff7 	.word	0x08002ff7
 8002fc8:	08002ff7 	.word	0x08002ff7
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI1 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002fcc:	4b9c      	ldr	r3, [pc, #624]	@ (8003240 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8002fce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fd0:	4a9b      	ldr	r2, [pc, #620]	@ (8003240 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8002fd2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002fd6:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8002fd8:	e00e      	b.n	8002ff8 <HAL_RCCEx_PeriphCLKConfig+0x9bc>

      case RCC_SPI1CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002fda:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002fde:	3308      	adds	r3, #8
 8002fe0:	4618      	mov	r0, r3
 8002fe2:	f001 fb65 	bl	80046b0 <RCCEx_PLL2_Config>
 8002fe6:	4603      	mov	r3, r0
 8002fe8:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8002fec:	e004      	b.n	8002ff8 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002fee:	2301      	movs	r3, #1
 8002ff0:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8002ff4:	e000      	b.n	8002ff8 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
        break;
 8002ff6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002ff8:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d10c      	bne.n	800301a <HAL_RCCEx_PeriphCLKConfig+0x9de>
    {
      /* Configure the SPI1 clock source */
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8003000:	4b8f      	ldr	r3, [pc, #572]	@ (8003240 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003002:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003006:	f023 0207 	bic.w	r2, r3, #7
 800300a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800300e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003010:	498b      	ldr	r1, [pc, #556]	@ (8003240 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003012:	4313      	orrs	r3, r2
 8003014:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8003018:	e003      	b.n	8003022 <HAL_RCCEx_PeriphCLKConfig+0x9e6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800301a:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800301e:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8003022:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003026:	e9d3 2300 	ldrd	r2, r3, [r3]
 800302a:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800302e:	61bb      	str	r3, [r7, #24]
 8003030:	2300      	movs	r3, #0
 8003032:	61fb      	str	r3, [r7, #28]
 8003034:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8003038:	460b      	mov	r3, r1
 800303a:	4313      	orrs	r3, r2
 800303c:	d03c      	beq.n	80030b8 <HAL_RCCEx_PeriphCLKConfig+0xa7c>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    switch (pPeriphClkInit->Spi2ClockSelection)
 800303e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003042:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003044:	2b20      	cmp	r3, #32
 8003046:	d01f      	beq.n	8003088 <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 8003048:	2b20      	cmp	r3, #32
 800304a:	d819      	bhi.n	8003080 <HAL_RCCEx_PeriphCLKConfig+0xa44>
 800304c:	2b18      	cmp	r3, #24
 800304e:	d01d      	beq.n	800308c <HAL_RCCEx_PeriphCLKConfig+0xa50>
 8003050:	2b18      	cmp	r3, #24
 8003052:	d815      	bhi.n	8003080 <HAL_RCCEx_PeriphCLKConfig+0xa44>
 8003054:	2b00      	cmp	r3, #0
 8003056:	d002      	beq.n	800305e <HAL_RCCEx_PeriphCLKConfig+0xa22>
 8003058:	2b08      	cmp	r3, #8
 800305a:	d007      	beq.n	800306c <HAL_RCCEx_PeriphCLKConfig+0xa30>
 800305c:	e010      	b.n	8003080 <HAL_RCCEx_PeriphCLKConfig+0xa44>
    {
      case RCC_SPI2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI2 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800305e:	4b78      	ldr	r3, [pc, #480]	@ (8003240 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003060:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003062:	4a77      	ldr	r2, [pc, #476]	@ (8003240 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003064:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003068:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 800306a:	e010      	b.n	800308e <HAL_RCCEx_PeriphCLKConfig+0xa52>

      case RCC_SPI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800306c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003070:	3308      	adds	r3, #8
 8003072:	4618      	mov	r0, r3
 8003074:	f001 fb1c 	bl	80046b0 <RCCEx_PLL2_Config>
 8003078:	4603      	mov	r3, r0
 800307a:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 800307e:	e006      	b.n	800308e <HAL_RCCEx_PeriphCLKConfig+0xa52>
        /* HSI, HSE, or CSI oscillator is used as source of SPI2 clock */
        /* SPI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003080:	2301      	movs	r3, #1
 8003082:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003086:	e002      	b.n	800308e <HAL_RCCEx_PeriphCLKConfig+0xa52>
        break;
 8003088:	bf00      	nop
 800308a:	e000      	b.n	800308e <HAL_RCCEx_PeriphCLKConfig+0xa52>
        break;
 800308c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800308e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003092:	2b00      	cmp	r3, #0
 8003094:	d10c      	bne.n	80030b0 <HAL_RCCEx_PeriphCLKConfig+0xa74>
    {
      /* Configure the SPI2 clock source */
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8003096:	4b6a      	ldr	r3, [pc, #424]	@ (8003240 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003098:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800309c:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 80030a0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80030a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030a6:	4966      	ldr	r1, [pc, #408]	@ (8003240 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80030a8:	4313      	orrs	r3, r2
 80030aa:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 80030ae:	e003      	b.n	80030b8 <HAL_RCCEx_PeriphCLKConfig+0xa7c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80030b0:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80030b4:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 80030b8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80030bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030c0:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80030c4:	613b      	str	r3, [r7, #16]
 80030c6:	2300      	movs	r3, #0
 80030c8:	617b      	str	r3, [r7, #20]
 80030ca:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80030ce:	460b      	mov	r3, r1
 80030d0:	4313      	orrs	r3, r2
 80030d2:	d03e      	beq.n	8003152 <HAL_RCCEx_PeriphCLKConfig+0xb16>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    switch (pPeriphClkInit->Spi3ClockSelection)
 80030d4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80030d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80030da:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80030de:	d020      	beq.n	8003122 <HAL_RCCEx_PeriphCLKConfig+0xae6>
 80030e0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80030e4:	d819      	bhi.n	800311a <HAL_RCCEx_PeriphCLKConfig+0xade>
 80030e6:	2bc0      	cmp	r3, #192	@ 0xc0
 80030e8:	d01d      	beq.n	8003126 <HAL_RCCEx_PeriphCLKConfig+0xaea>
 80030ea:	2bc0      	cmp	r3, #192	@ 0xc0
 80030ec:	d815      	bhi.n	800311a <HAL_RCCEx_PeriphCLKConfig+0xade>
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d002      	beq.n	80030f8 <HAL_RCCEx_PeriphCLKConfig+0xabc>
 80030f2:	2b40      	cmp	r3, #64	@ 0x40
 80030f4:	d007      	beq.n	8003106 <HAL_RCCEx_PeriphCLKConfig+0xaca>
 80030f6:	e010      	b.n	800311a <HAL_RCCEx_PeriphCLKConfig+0xade>
    {
      case RCC_SPI3CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI3 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80030f8:	4b51      	ldr	r3, [pc, #324]	@ (8003240 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80030fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030fc:	4a50      	ldr	r2, [pc, #320]	@ (8003240 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80030fe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003102:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8003104:	e010      	b.n	8003128 <HAL_RCCEx_PeriphCLKConfig+0xaec>

      case RCC_SPI3CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003106:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800310a:	3308      	adds	r3, #8
 800310c:	4618      	mov	r0, r3
 800310e:	f001 facf 	bl	80046b0 <RCCEx_PLL2_Config>
 8003112:	4603      	mov	r3, r0
 8003114:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8003118:	e006      	b.n	8003128 <HAL_RCCEx_PeriphCLKConfig+0xaec>
        /* HSI, HSE, or CSI oscillator is used as source of SPI3 clock */
        /* SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800311a:	2301      	movs	r3, #1
 800311c:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003120:	e002      	b.n	8003128 <HAL_RCCEx_PeriphCLKConfig+0xaec>
        break;
 8003122:	bf00      	nop
 8003124:	e000      	b.n	8003128 <HAL_RCCEx_PeriphCLKConfig+0xaec>
        break;
 8003126:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003128:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800312c:	2b00      	cmp	r3, #0
 800312e:	d10c      	bne.n	800314a <HAL_RCCEx_PeriphCLKConfig+0xb0e>
    {
      /* Configure the SPI3 clock source */
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8003130:	4b43      	ldr	r3, [pc, #268]	@ (8003240 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003132:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003136:	f423 72e0 	bic.w	r2, r3, #448	@ 0x1c0
 800313a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800313e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003140:	493f      	ldr	r1, [pc, #252]	@ (8003240 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003142:	4313      	orrs	r3, r2
 8003144:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8003148:	e003      	b.n	8003152 <HAL_RCCEx_PeriphCLKConfig+0xb16>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800314a:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800314e:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* OCTOSPI1*/

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003152:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003156:	e9d3 2300 	ldrd	r2, r3, [r3]
 800315a:	2100      	movs	r1, #0
 800315c:	60b9      	str	r1, [r7, #8]
 800315e:	f003 0304 	and.w	r3, r3, #4
 8003162:	60fb      	str	r3, [r7, #12]
 8003164:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8003168:	460b      	mov	r3, r1
 800316a:	4313      	orrs	r3, r2
 800316c:	d038      	beq.n	80031e0 <HAL_RCCEx_PeriphCLKConfig+0xba4>
  {
    assert_param(IS_RCC_FDCANCLK(pPeriphClkInit->FdcanClockSelection));

    switch (pPeriphClkInit->FdcanClockSelection)
 800316e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003172:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003174:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003178:	d00e      	beq.n	8003198 <HAL_RCCEx_PeriphCLKConfig+0xb5c>
 800317a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800317e:	d815      	bhi.n	80031ac <HAL_RCCEx_PeriphCLKConfig+0xb70>
 8003180:	2b00      	cmp	r3, #0
 8003182:	d017      	beq.n	80031b4 <HAL_RCCEx_PeriphCLKConfig+0xb78>
 8003184:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003188:	d110      	bne.n	80031ac <HAL_RCCEx_PeriphCLKConfig+0xb70>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for FDCAN kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800318a:	4b2d      	ldr	r3, [pc, #180]	@ (8003240 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800318c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800318e:	4a2c      	ldr	r2, [pc, #176]	@ (8003240 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003190:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003194:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8003196:	e00e      	b.n	80031b6 <HAL_RCCEx_PeriphCLKConfig+0xb7a>

      case RCC_FDCANCLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for FDCAN kernel clock*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003198:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800319c:	3308      	adds	r3, #8
 800319e:	4618      	mov	r0, r3
 80031a0:	f001 fa86 	bl	80046b0 <RCCEx_PLL2_Config>
 80031a4:	4603      	mov	r3, r0
 80031a6:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 80031aa:	e004      	b.n	80031b6 <HAL_RCCEx_PeriphCLKConfig+0xb7a>

      default:
        ret = HAL_ERROR;
 80031ac:	2301      	movs	r3, #1
 80031ae:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80031b2:	e000      	b.n	80031b6 <HAL_RCCEx_PeriphCLKConfig+0xb7a>
        break;
 80031b4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80031b6:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d10c      	bne.n	80031d8 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 80031be:	4b20      	ldr	r3, [pc, #128]	@ (8003240 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80031c0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80031c4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80031c8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80031cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031ce:	491c      	ldr	r1, [pc, #112]	@ (8003240 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80031d0:	4313      	orrs	r3, r2
 80031d2:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 80031d6:	e003      	b.n	80031e0 <HAL_RCCEx_PeriphCLKConfig+0xba4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80031d8:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80031dc:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

#if defined(USB_DRD_FS)
  /*------------------------------ USB Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80031e0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80031e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031e8:	2100      	movs	r1, #0
 80031ea:	6039      	str	r1, [r7, #0]
 80031ec:	f003 0310 	and.w	r3, r3, #16
 80031f0:	607b      	str	r3, [r7, #4]
 80031f2:	e9d7 1200 	ldrd	r1, r2, [r7]
 80031f6:	460b      	mov	r3, r1
 80031f8:	4313      	orrs	r3, r2
 80031fa:	d039      	beq.n	8003270 <HAL_RCCEx_PeriphCLKConfig+0xc34>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(pPeriphClkInit->UsbClockSelection));

    switch (pPeriphClkInit->UsbClockSelection)
 80031fc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003200:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003202:	2b30      	cmp	r3, #48	@ 0x30
 8003204:	d01e      	beq.n	8003244 <HAL_RCCEx_PeriphCLKConfig+0xc08>
 8003206:	2b30      	cmp	r3, #48	@ 0x30
 8003208:	d815      	bhi.n	8003236 <HAL_RCCEx_PeriphCLKConfig+0xbfa>
 800320a:	2b10      	cmp	r3, #16
 800320c:	d002      	beq.n	8003214 <HAL_RCCEx_PeriphCLKConfig+0xbd8>
 800320e:	2b20      	cmp	r3, #32
 8003210:	d007      	beq.n	8003222 <HAL_RCCEx_PeriphCLKConfig+0xbe6>
 8003212:	e010      	b.n	8003236 <HAL_RCCEx_PeriphCLKConfig+0xbfa>
    {
      case RCC_USBCLKSOURCE_PLL1Q:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003214:	4b0a      	ldr	r3, [pc, #40]	@ (8003240 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003216:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003218:	4a09      	ldr	r2, [pc, #36]	@ (8003240 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800321a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800321e:	6293      	str	r3, [r2, #40]	@ 0x28

        /* USB clock source configuration done later after clock selection check */
        break;
 8003220:	e011      	b.n	8003246 <HAL_RCCEx_PeriphCLKConfig+0xc0a>
        /* PLL3Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_USBCLKSOURCE_PLL2Q: /* PLL2 is used as clock source for USB*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003222:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003226:	3308      	adds	r3, #8
 8003228:	4618      	mov	r0, r3
 800322a:	f001 fa41 	bl	80046b0 <RCCEx_PLL2_Config>
 800322e:	4603      	mov	r3, r0
 8003230:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_USBCLKSOURCE_PLL3Q */
        /* USB clock source configuration done later after clock selection check */
        break;
 8003234:	e007      	b.n	8003246 <HAL_RCCEx_PeriphCLKConfig+0xc0a>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003236:	2301      	movs	r3, #1
 8003238:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 800323c:	e003      	b.n	8003246 <HAL_RCCEx_PeriphCLKConfig+0xc0a>
 800323e:	bf00      	nop
 8003240:	44020c00 	.word	0x44020c00
        break;
 8003244:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003246:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800324a:	2b00      	cmp	r3, #0
 800324c:	d10c      	bne.n	8003268 <HAL_RCCEx_PeriphCLKConfig+0xc2c>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 800324e:	4b0c      	ldr	r3, [pc, #48]	@ (8003280 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8003250:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003254:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003258:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800325c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800325e:	4908      	ldr	r1, [pc, #32]	@ (8003280 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8003260:	4313      	orrs	r3, r2
 8003262:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8003266:	e003      	b.n	8003270 <HAL_RCCEx_PeriphCLKConfig+0xc34>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003268:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800326c:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);

  }
#endif /* CEC */

  return status;
 8003270:	f897 30a2 	ldrb.w	r3, [r7, #162]	@ 0xa2
}
 8003274:	4618      	mov	r0, r3
 8003276:	37a8      	adds	r7, #168	@ 0xa8
 8003278:	46bd      	mov	sp, r7
 800327a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800327e:	bf00      	nop
 8003280:	44020c00 	.word	0x44020c00

08003284 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL1_Clocks pointer to PLL1_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *pPLL1_Clocks)
{
 8003284:	b480      	push	{r7}
 8003286:	b08b      	sub	sp, #44	@ 0x2c
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL1M) * PLL1N
  PLL1xCLK = PLL1_VCO / PLL1x
  */

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 800328c:	4bae      	ldr	r3, [pc, #696]	@ (8003548 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800328e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003290:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003294:	623b      	str	r3, [r7, #32]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8003296:	4bac      	ldr	r3, [pc, #688]	@ (8003548 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8003298:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800329a:	f003 0303 	and.w	r3, r3, #3
 800329e:	61fb      	str	r3, [r7, #28]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 80032a0:	4ba9      	ldr	r3, [pc, #676]	@ (8003548 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80032a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032a4:	0a1b      	lsrs	r3, r3, #8
 80032a6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80032aa:	61bb      	str	r3, [r7, #24]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 80032ac:	4ba6      	ldr	r3, [pc, #664]	@ (8003548 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80032ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032b0:	091b      	lsrs	r3, r3, #4
 80032b2:	f003 0301 	and.w	r3, r3, #1
 80032b6:	617b      	str	r3, [r7, #20]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 80032b8:	4ba3      	ldr	r3, [pc, #652]	@ (8003548 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80032ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032bc:	08db      	lsrs	r3, r3, #3
 80032be:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80032c2:	697a      	ldr	r2, [r7, #20]
 80032c4:	fb02 f303 	mul.w	r3, r2, r3
 80032c8:	ee07 3a90 	vmov	s15, r3
 80032cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80032d0:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  if (pll1m != 0U)
 80032d4:	69bb      	ldr	r3, [r7, #24]
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	f000 8126 	beq.w	8003528 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>
  {
    switch (pll1source)
 80032dc:	69fb      	ldr	r3, [r7, #28]
 80032de:	2b03      	cmp	r3, #3
 80032e0:	d053      	beq.n	800338a <HAL_RCCEx_GetPLL1ClockFreq+0x106>
 80032e2:	69fb      	ldr	r3, [r7, #28]
 80032e4:	2b03      	cmp	r3, #3
 80032e6:	d86f      	bhi.n	80033c8 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
 80032e8:	69fb      	ldr	r3, [r7, #28]
 80032ea:	2b01      	cmp	r3, #1
 80032ec:	d003      	beq.n	80032f6 <HAL_RCCEx_GetPLL1ClockFreq+0x72>
 80032ee:	69fb      	ldr	r3, [r7, #28]
 80032f0:	2b02      	cmp	r3, #2
 80032f2:	d02b      	beq.n	800334c <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 80032f4:	e068      	b.n	80033c8 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
    {

      case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80032f6:	4b94      	ldr	r3, [pc, #592]	@ (8003548 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	08db      	lsrs	r3, r3, #3
 80032fc:	f003 0303 	and.w	r3, r3, #3
 8003300:	4a92      	ldr	r2, [pc, #584]	@ (800354c <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 8003302:	fa22 f303 	lsr.w	r3, r2, r3
 8003306:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	ee07 3a90 	vmov	s15, r3
 800330e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003312:	69bb      	ldr	r3, [r7, #24]
 8003314:	ee07 3a90 	vmov	s15, r3
 8003318:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800331c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003320:	6a3b      	ldr	r3, [r7, #32]
 8003322:	ee07 3a90 	vmov	s15, r3
 8003326:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800332a:	ed97 6a04 	vldr	s12, [r7, #16]
 800332e:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8003550 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8003332:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003336:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800333a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800333e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003342:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003346:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 800334a:	e068      	b.n	800341e <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 800334c:	69bb      	ldr	r3, [r7, #24]
 800334e:	ee07 3a90 	vmov	s15, r3
 8003352:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003356:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8003554 <HAL_RCCEx_GetPLL1ClockFreq+0x2d0>
 800335a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800335e:	6a3b      	ldr	r3, [r7, #32]
 8003360:	ee07 3a90 	vmov	s15, r3
 8003364:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003368:	ed97 6a04 	vldr	s12, [r7, #16]
 800336c:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8003550 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8003370:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003374:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003378:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800337c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003380:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003384:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8003388:	e049      	b.n	800341e <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 800338a:	69bb      	ldr	r3, [r7, #24]
 800338c:	ee07 3a90 	vmov	s15, r3
 8003390:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003394:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8003558 <HAL_RCCEx_GetPLL1ClockFreq+0x2d4>
 8003398:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800339c:	6a3b      	ldr	r3, [r7, #32]
 800339e:	ee07 3a90 	vmov	s15, r3
 80033a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80033a6:	ed97 6a04 	vldr	s12, [r7, #16]
 80033aa:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8003550 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 80033ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80033b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80033b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80033ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80033be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033c2:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80033c6:	e02a      	b.n	800341e <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80033c8:	4b5f      	ldr	r3, [pc, #380]	@ (8003548 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	08db      	lsrs	r3, r3, #3
 80033ce:	f003 0303 	and.w	r3, r3, #3
 80033d2:	4a5e      	ldr	r2, [pc, #376]	@ (800354c <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 80033d4:	fa22 f303 	lsr.w	r3, r2, r3
 80033d8:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	ee07 3a90 	vmov	s15, r3
 80033e0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80033e4:	69bb      	ldr	r3, [r7, #24]
 80033e6:	ee07 3a90 	vmov	s15, r3
 80033ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80033ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80033f2:	6a3b      	ldr	r3, [r7, #32]
 80033f4:	ee07 3a90 	vmov	s15, r3
 80033f8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80033fc:	ed97 6a04 	vldr	s12, [r7, #16]
 8003400:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8003550 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8003404:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003408:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800340c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003410:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003414:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003418:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 800341c:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800341e:	4b4a      	ldr	r3, [pc, #296]	@ (8003548 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003426:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800342a:	d121      	bne.n	8003470 <HAL_RCCEx_GetPLL1ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 800342c:	4b46      	ldr	r3, [pc, #280]	@ (8003548 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800342e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003430:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003434:	2b00      	cmp	r3, #0
 8003436:	d017      	beq.n	8003468 <HAL_RCCEx_GetPLL1ClockFreq+0x1e4>
      {
        pPLL1_Clocks->PLL1_P_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8003438:	4b43      	ldr	r3, [pc, #268]	@ (8003548 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800343a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800343c:	0a5b      	lsrs	r3, r3, #9
 800343e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003442:	ee07 3a90 	vmov	s15, r3
 8003446:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1P) >> \
                                                                                  RCC_PLL1DIVR_PLL1P_Pos) + \
 800344a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800344e:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8003452:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8003456:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800345a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800345e:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_P_Frequency = \
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	601a      	str	r2, [r3, #0]
 8003466:	e006      	b.n	8003476 <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	2200      	movs	r2, #0
 800346c:	601a      	str	r2, [r3, #0]
 800346e:	e002      	b.n	8003476 <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	2200      	movs	r2, #0
 8003474:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8003476:	4b34      	ldr	r3, [pc, #208]	@ (8003548 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800347e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003482:	d121      	bne.n	80034c8 <HAL_RCCEx_GetPLL1ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 8003484:	4b30      	ldr	r3, [pc, #192]	@ (8003548 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8003486:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003488:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800348c:	2b00      	cmp	r3, #0
 800348e:	d017      	beq.n	80034c0 <HAL_RCCEx_GetPLL1ClockFreq+0x23c>
      {
        pPLL1_Clocks->PLL1_Q_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8003490:	4b2d      	ldr	r3, [pc, #180]	@ (8003548 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8003492:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003494:	0c1b      	lsrs	r3, r3, #16
 8003496:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800349a:	ee07 3a90 	vmov	s15, r3
 800349e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1Q) >> \
                                                                                  RCC_PLL1DIVR_PLL1Q_Pos) + \
 80034a2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80034a6:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 80034aa:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80034ae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80034b2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80034b6:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_Q_Frequency = \
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	605a      	str	r2, [r3, #4]
 80034be:	e006      	b.n	80034ce <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2200      	movs	r2, #0
 80034c4:	605a      	str	r2, [r3, #4]
 80034c6:	e002      	b.n	80034ce <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2200      	movs	r2, #0
 80034cc:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80034ce:	4b1e      	ldr	r3, [pc, #120]	@ (8003548 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034d6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80034da:	d121      	bne.n	8003520 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 80034dc:	4b1a      	ldr	r3, [pc, #104]	@ (8003548 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80034de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034e0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d017      	beq.n	8003518 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
      {
        pPLL1_Clocks->PLL1_R_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80034e8:	4b17      	ldr	r3, [pc, #92]	@ (8003548 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80034ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034ec:	0e1b      	lsrs	r3, r3, #24
 80034ee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80034f2:	ee07 3a90 	vmov	s15, r3
 80034f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1R) >> \
                                                                                  RCC_PLL1DIVR_PLL1R_Pos) + \
 80034fa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80034fe:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8003502:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8003506:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800350a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800350e:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_R_Frequency = \
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	609a      	str	r2, [r3, #8]
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8003516:	e010      	b.n	800353a <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
        pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	2200      	movs	r2, #0
 800351c:	609a      	str	r2, [r3, #8]
}
 800351e:	e00c      	b.n	800353a <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
      pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	2200      	movs	r2, #0
 8003524:	609a      	str	r2, [r3, #8]
}
 8003526:	e008      	b.n	800353a <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	2200      	movs	r2, #0
 800352c:	601a      	str	r2, [r3, #0]
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	2200      	movs	r2, #0
 8003532:	605a      	str	r2, [r3, #4]
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	2200      	movs	r2, #0
 8003538:	609a      	str	r2, [r3, #8]
}
 800353a:	bf00      	nop
 800353c:	372c      	adds	r7, #44	@ 0x2c
 800353e:	46bd      	mov	sp, r7
 8003540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003544:	4770      	bx	lr
 8003546:	bf00      	nop
 8003548:	44020c00 	.word	0x44020c00
 800354c:	03d09000 	.word	0x03d09000
 8003550:	46000000 	.word	0x46000000
 8003554:	4a742400 	.word	0x4a742400
 8003558:	4bbebc20 	.word	0x4bbebc20

0800355c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL2_Clocks pointer to PLL2_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *pPLL2_Clocks)
{
 800355c:	b480      	push	{r7}
 800355e:	b08b      	sub	sp, #44	@ 0x2c
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
  PLL2xCLK = PLL2_VCO / PLL2x
  */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 8003564:	4bae      	ldr	r3, [pc, #696]	@ (8003820 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8003566:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003568:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800356c:	623b      	str	r3, [r7, #32]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 800356e:	4bac      	ldr	r3, [pc, #688]	@ (8003820 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8003570:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003572:	f003 0303 	and.w	r3, r3, #3
 8003576:	61fb      	str	r3, [r7, #28]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos);
 8003578:	4ba9      	ldr	r3, [pc, #676]	@ (8003820 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800357a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800357c:	0a1b      	lsrs	r3, r3, #8
 800357e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003582:	61bb      	str	r3, [r7, #24]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 8003584:	4ba6      	ldr	r3, [pc, #664]	@ (8003820 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8003586:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003588:	091b      	lsrs	r3, r3, #4
 800358a:	f003 0301 	and.w	r3, r3, #1
 800358e:	617b      	str	r3, [r7, #20]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 8003590:	4ba3      	ldr	r3, [pc, #652]	@ (8003820 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8003592:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003594:	08db      	lsrs	r3, r3, #3
 8003596:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800359a:	697a      	ldr	r2, [r7, #20]
 800359c:	fb02 f303 	mul.w	r3, r2, r3
 80035a0:	ee07 3a90 	vmov	s15, r3
 80035a4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80035a8:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  if (pll2m != 0U)
 80035ac:	69bb      	ldr	r3, [r7, #24]
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	f000 8126 	beq.w	8003800 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
  {
    switch (pll2source)
 80035b4:	69fb      	ldr	r3, [r7, #28]
 80035b6:	2b03      	cmp	r3, #3
 80035b8:	d053      	beq.n	8003662 <HAL_RCCEx_GetPLL2ClockFreq+0x106>
 80035ba:	69fb      	ldr	r3, [r7, #28]
 80035bc:	2b03      	cmp	r3, #3
 80035be:	d86f      	bhi.n	80036a0 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
 80035c0:	69fb      	ldr	r3, [r7, #28]
 80035c2:	2b01      	cmp	r3, #1
 80035c4:	d003      	beq.n	80035ce <HAL_RCCEx_GetPLL2ClockFreq+0x72>
 80035c6:	69fb      	ldr	r3, [r7, #28]
 80035c8:	2b02      	cmp	r3, #2
 80035ca:	d02b      	beq.n	8003624 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 80035cc:	e068      	b.n	80036a0 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
    {
      case RCC_PLL2_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80035ce:	4b94      	ldr	r3, [pc, #592]	@ (8003820 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	08db      	lsrs	r3, r3, #3
 80035d4:	f003 0303 	and.w	r3, r3, #3
 80035d8:	4a92      	ldr	r2, [pc, #584]	@ (8003824 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 80035da:	fa22 f303 	lsr.w	r3, r2, r3
 80035de:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	ee07 3a90 	vmov	s15, r3
 80035e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80035ea:	69bb      	ldr	r3, [r7, #24]
 80035ec:	ee07 3a90 	vmov	s15, r3
 80035f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80035f4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80035f8:	6a3b      	ldr	r3, [r7, #32]
 80035fa:	ee07 3a90 	vmov	s15, r3
 80035fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003602:	ed97 6a04 	vldr	s12, [r7, #16]
 8003606:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8003828 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 800360a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800360e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003612:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003616:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800361a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800361e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8003622:	e068      	b.n	80036f6 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8003624:	69bb      	ldr	r3, [r7, #24]
 8003626:	ee07 3a90 	vmov	s15, r3
 800362a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800362e:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 800382c <HAL_RCCEx_GetPLL2ClockFreq+0x2d0>
 8003632:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003636:	6a3b      	ldr	r3, [r7, #32]
 8003638:	ee07 3a90 	vmov	s15, r3
 800363c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003640:	ed97 6a04 	vldr	s12, [r7, #16]
 8003644:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8003828 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8003648:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800364c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003650:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003654:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003658:	ee67 7a27 	vmul.f32	s15, s14, s15
 800365c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8003660:	e049      	b.n	80036f6 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8003662:	69bb      	ldr	r3, [r7, #24]
 8003664:	ee07 3a90 	vmov	s15, r3
 8003668:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800366c:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8003830 <HAL_RCCEx_GetPLL2ClockFreq+0x2d4>
 8003670:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003674:	6a3b      	ldr	r3, [r7, #32]
 8003676:	ee07 3a90 	vmov	s15, r3
 800367a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800367e:	ed97 6a04 	vldr	s12, [r7, #16]
 8003682:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8003828 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8003686:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800368a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800368e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003692:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003696:	ee67 7a27 	vmul.f32	s15, s14, s15
 800369a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 800369e:	e02a      	b.n	80036f6 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80036a0:	4b5f      	ldr	r3, [pc, #380]	@ (8003820 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	08db      	lsrs	r3, r3, #3
 80036a6:	f003 0303 	and.w	r3, r3, #3
 80036aa:	4a5e      	ldr	r2, [pc, #376]	@ (8003824 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 80036ac:	fa22 f303 	lsr.w	r3, r2, r3
 80036b0:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	ee07 3a90 	vmov	s15, r3
 80036b8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80036bc:	69bb      	ldr	r3, [r7, #24]
 80036be:	ee07 3a90 	vmov	s15, r3
 80036c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80036c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80036ca:	6a3b      	ldr	r3, [r7, #32]
 80036cc:	ee07 3a90 	vmov	s15, r3
 80036d0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80036d4:	ed97 6a04 	vldr	s12, [r7, #16]
 80036d8:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8003828 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 80036dc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80036e0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80036e4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80036e8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80036ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 80036f0:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 80036f4:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80036f6:	4b4a      	ldr	r3, [pc, #296]	@ (8003820 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80036fe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003702:	d121      	bne.n	8003748 <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 8003704:	4b46      	ldr	r3, [pc, #280]	@ (8003820 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8003706:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003708:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800370c:	2b00      	cmp	r3, #0
 800370e:	d017      	beq.n	8003740 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
      {
        pPLL2_Clocks->PLL2_P_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8003710:	4b43      	ldr	r3, [pc, #268]	@ (8003820 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8003712:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003714:	0a5b      	lsrs	r3, r3, #9
 8003716:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800371a:	ee07 3a90 	vmov	s15, r3
 800371e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2P) >> \
                                                                                  RCC_PLL2DIVR_PLL2P_Pos) + \
 8003722:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003726:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 800372a:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800372e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003732:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003736:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_P_Frequency = \
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	601a      	str	r2, [r3, #0]
 800373e:	e006      	b.n	800374e <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2200      	movs	r2, #0
 8003744:	601a      	str	r2, [r3, #0]
 8003746:	e002      	b.n	800374e <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	2200      	movs	r2, #0
 800374c:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800374e:	4b34      	ldr	r3, [pc, #208]	@ (8003820 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003756:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800375a:	d121      	bne.n	80037a0 <HAL_RCCEx_GetPLL2ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 800375c:	4b30      	ldr	r3, [pc, #192]	@ (8003820 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800375e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003760:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003764:	2b00      	cmp	r3, #0
 8003766:	d017      	beq.n	8003798 <HAL_RCCEx_GetPLL2ClockFreq+0x23c>
      {
        pPLL2_Clocks->PLL2_Q_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8003768:	4b2d      	ldr	r3, [pc, #180]	@ (8003820 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800376a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800376c:	0c1b      	lsrs	r3, r3, #16
 800376e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003772:	ee07 3a90 	vmov	s15, r3
 8003776:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2Q) >> \
                                                                                  RCC_PLL2DIVR_PLL2Q_Pos) + \
 800377a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800377e:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8003782:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8003786:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800378a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800378e:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_Q_Frequency = \
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	605a      	str	r2, [r3, #4]
 8003796:	e006      	b.n	80037a6 <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2200      	movs	r2, #0
 800379c:	605a      	str	r2, [r3, #4]
 800379e:	e002      	b.n	80037a6 <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2200      	movs	r2, #0
 80037a4:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80037a6:	4b1e      	ldr	r3, [pc, #120]	@ (8003820 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80037ae:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80037b2:	d121      	bne.n	80037f8 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 80037b4:	4b1a      	ldr	r3, [pc, #104]	@ (8003820 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80037b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037b8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d017      	beq.n	80037f0 <HAL_RCCEx_GetPLL2ClockFreq+0x294>
      {
        pPLL2_Clocks->PLL2_R_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80037c0:	4b17      	ldr	r3, [pc, #92]	@ (8003820 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80037c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037c4:	0e1b      	lsrs	r3, r3, #24
 80037c6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80037ca:	ee07 3a90 	vmov	s15, r3
 80037ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2R) >> \
                                                                                  RCC_PLL2DIVR_PLL2R_Pos) + \
 80037d2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80037d6:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 80037da:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80037de:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80037e2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80037e6:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_R_Frequency = \
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	609a      	str	r2, [r3, #8]
  {
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80037ee:	e010      	b.n	8003812 <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
        pPLL2_Clocks->PLL2_R_Frequency = 0U;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2200      	movs	r2, #0
 80037f4:	609a      	str	r2, [r3, #8]
}
 80037f6:	e00c      	b.n	8003812 <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
      pPLL2_Clocks->PLL2_R_Frequency = 0U;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2200      	movs	r2, #0
 80037fc:	609a      	str	r2, [r3, #8]
}
 80037fe:	e008      	b.n	8003812 <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2200      	movs	r2, #0
 8003804:	601a      	str	r2, [r3, #0]
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	2200      	movs	r2, #0
 800380a:	605a      	str	r2, [r3, #4]
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2200      	movs	r2, #0
 8003810:	609a      	str	r2, [r3, #8]
}
 8003812:	bf00      	nop
 8003814:	372c      	adds	r7, #44	@ 0x2c
 8003816:	46bd      	mov	sp, r7
 8003818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800381c:	4770      	bx	lr
 800381e:	bf00      	nop
 8003820:	44020c00 	.word	0x44020c00
 8003824:	03d09000 	.word	0x03d09000
 8003828:	46000000 	.word	0x46000000
 800382c:	4a742400 	.word	0x4a742400
 8003830:	4bbebc20 	.word	0x4bbebc20

08003834 <HAL_RCCEx_GetPeriphCLKFreq>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8003834:	b580      	push	{r7, lr}
 8003836:	b08c      	sub	sp, #48	@ 0x30
 8003838:	af00      	add	r7, sp, #0
 800383a:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 800383e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003842:	f102 417e 	add.w	r1, r2, #4261412864	@ 0xfe000000
 8003846:	430b      	orrs	r3, r1
 8003848:	d14b      	bne.n	80038e2 <HAL_RCCEx_GetPeriphCLKFreq+0xae>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 800384a:	4bc4      	ldr	r3, [pc, #784]	@ (8003b5c <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 800384c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003850:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003854:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 8003856:	4bc1      	ldr	r3, [pc, #772]	@ (8003b5c <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8003858:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800385c:	f003 0302 	and.w	r3, r3, #2
 8003860:	2b02      	cmp	r3, #2
 8003862:	d108      	bne.n	8003876 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8003864:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003866:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800386a:	d104      	bne.n	8003876 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 800386c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003870:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003872:	f000 bf14 	b.w	800469e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 8003876:	4bb9      	ldr	r3, [pc, #740]	@ (8003b5c <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8003878:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800387c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003880:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003884:	d108      	bne.n	8003898 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
 8003886:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003888:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800388c:	d104      	bne.n	8003898 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
    {
      frequency = LSI_VALUE;
 800388e:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8003892:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003894:	f000 bf03 	b.w	800469e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
    }
    /* Check if HSE is ready and if RTC clock selection is HSE_DIVx*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIVx))
 8003898:	4bb0      	ldr	r3, [pc, #704]	@ (8003b5c <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038a0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80038a4:	d119      	bne.n	80038da <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
 80038a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038a8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80038ac:	d115      	bne.n	80038da <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
    {
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 80038ae:	4bab      	ldr	r3, [pc, #684]	@ (8003b5c <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 80038b0:	69db      	ldr	r3, [r3, #28]
 80038b2:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 80038b6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80038ba:	d30a      	bcc.n	80038d2 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      {
        frequency = (HSE_VALUE / ((uint32_t)(__HAL_RCC_GET_RTC_HSE_PRESCALER() >> RCC_CFGR1_RTCPRE_Pos)));
 80038bc:	4ba7      	ldr	r3, [pc, #668]	@ (8003b5c <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 80038be:	69db      	ldr	r3, [r3, #28]
 80038c0:	0a1b      	lsrs	r3, r3, #8
 80038c2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80038c6:	4aa6      	ldr	r2, [pc, #664]	@ (8003b60 <HAL_RCCEx_GetPeriphCLKFreq+0x32c>)
 80038c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80038cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 80038ce:	f000 bee6 	b.w	800469e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
      }
      else
      {
        frequency = 0U;
 80038d2:	2300      	movs	r3, #0
 80038d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 80038d6:	f000 bee2 	b.w	800469e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 80038da:	2300      	movs	r3, #0
 80038dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80038de:	f000 bede 	b.w	800469e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    switch (PeriphClk)
 80038e2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80038e6:	f5a3 5180 	sub.w	r1, r3, #4096	@ 0x1000
 80038ea:	ea52 0301 	orrs.w	r3, r2, r1
 80038ee:	f000 838e 	beq.w	800400e <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
 80038f2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80038f6:	2a01      	cmp	r2, #1
 80038f8:	f573 5380 	sbcs.w	r3, r3, #4096	@ 0x1000
 80038fc:	f080 86cc 	bcs.w	8004698 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8003900:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003904:	f5a3 7100 	sub.w	r1, r3, #512	@ 0x200
 8003908:	ea52 0301 	orrs.w	r3, r2, r1
 800390c:	f000 82aa 	beq.w	8003e64 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
 8003910:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003914:	2a01      	cmp	r2, #1
 8003916:	f573 7300 	sbcs.w	r3, r3, #512	@ 0x200
 800391a:	f080 86bd 	bcs.w	8004698 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 800391e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003922:	f1a3 0110 	sub.w	r1, r3, #16
 8003926:	ea52 0301 	orrs.w	r3, r2, r1
 800392a:	f000 8681 	beq.w	8004630 <HAL_RCCEx_GetPeriphCLKFreq+0xdfc>
 800392e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003932:	2a01      	cmp	r2, #1
 8003934:	f173 0310 	sbcs.w	r3, r3, #16
 8003938:	f080 86ae 	bcs.w	8004698 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 800393c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003940:	1f19      	subs	r1, r3, #4
 8003942:	ea52 0301 	orrs.w	r3, r2, r1
 8003946:	f000 84b1 	beq.w	80042ac <HAL_RCCEx_GetPeriphCLKFreq+0xa78>
 800394a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800394e:	2a01      	cmp	r2, #1
 8003950:	f173 0304 	sbcs.w	r3, r3, #4
 8003954:	f080 86a0 	bcs.w	8004698 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8003958:	e9d7 2300 	ldrd	r2, r3, [r7]
 800395c:	f102 4160 	add.w	r1, r2, #3758096384	@ 0xe0000000
 8003960:	430b      	orrs	r3, r1
 8003962:	f000 85aa 	beq.w	80044ba <HAL_RCCEx_GetPeriphCLKFreq+0xc86>
 8003966:	e9d7 2300 	ldrd	r2, r3, [r7]
 800396a:	497e      	ldr	r1, [pc, #504]	@ (8003b64 <HAL_RCCEx_GetPeriphCLKFreq+0x330>)
 800396c:	428a      	cmp	r2, r1
 800396e:	f173 0300 	sbcs.w	r3, r3, #0
 8003972:	f080 8691 	bcs.w	8004698 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8003976:	e9d7 2300 	ldrd	r2, r3, [r7]
 800397a:	f102 4170 	add.w	r1, r2, #4026531840	@ 0xf0000000
 800397e:	430b      	orrs	r3, r1
 8003980:	f000 8532 	beq.w	80043e8 <HAL_RCCEx_GetPeriphCLKFreq+0xbb4>
 8003984:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003988:	4977      	ldr	r1, [pc, #476]	@ (8003b68 <HAL_RCCEx_GetPeriphCLKFreq+0x334>)
 800398a:	428a      	cmp	r2, r1
 800398c:	f173 0300 	sbcs.w	r3, r3, #0
 8003990:	f080 8682 	bcs.w	8004698 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8003994:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003998:	f102 4178 	add.w	r1, r2, #4160749568	@ 0xf8000000
 800399c:	430b      	orrs	r3, r1
 800399e:	f000 84bc 	beq.w	800431a <HAL_RCCEx_GetPeriphCLKFreq+0xae6>
 80039a2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80039a6:	4971      	ldr	r1, [pc, #452]	@ (8003b6c <HAL_RCCEx_GetPeriphCLKFreq+0x338>)
 80039a8:	428a      	cmp	r2, r1
 80039aa:	f173 0300 	sbcs.w	r3, r3, #0
 80039ae:	f080 8673 	bcs.w	8004698 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80039b2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80039b6:	f102 417c 	add.w	r1, r2, #4227858432	@ 0xfc000000
 80039ba:	430b      	orrs	r3, r1
 80039bc:	f000 85f2 	beq.w	80045a4 <HAL_RCCEx_GetPeriphCLKFreq+0xd70>
 80039c0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80039c4:	496a      	ldr	r1, [pc, #424]	@ (8003b70 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>)
 80039c6:	428a      	cmp	r2, r1
 80039c8:	f173 0300 	sbcs.w	r3, r3, #0
 80039cc:	f080 8664 	bcs.w	8004698 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80039d0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80039d4:	f5a2 1100 	sub.w	r1, r2, #2097152	@ 0x200000
 80039d8:	430b      	orrs	r3, r1
 80039da:	f000 81e5 	beq.w	8003da8 <HAL_RCCEx_GetPeriphCLKFreq+0x574>
 80039de:	e9d7 2300 	ldrd	r2, r3, [r7]
 80039e2:	4964      	ldr	r1, [pc, #400]	@ (8003b74 <HAL_RCCEx_GetPeriphCLKFreq+0x340>)
 80039e4:	428a      	cmp	r2, r1
 80039e6:	f173 0300 	sbcs.w	r3, r3, #0
 80039ea:	f080 8655 	bcs.w	8004698 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 80039ee:	e9d7 2300 	ldrd	r2, r3, [r7]
 80039f2:	f5a2 2180 	sub.w	r1, r2, #262144	@ 0x40000
 80039f6:	430b      	orrs	r3, r1
 80039f8:	f000 83cc 	beq.w	8004194 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 80039fc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003a00:	495d      	ldr	r1, [pc, #372]	@ (8003b78 <HAL_RCCEx_GetPeriphCLKFreq+0x344>)
 8003a02:	428a      	cmp	r2, r1
 8003a04:	f173 0300 	sbcs.w	r3, r3, #0
 8003a08:	f080 8646 	bcs.w	8004698 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8003a0c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003a10:	f5a2 3100 	sub.w	r1, r2, #131072	@ 0x20000
 8003a14:	430b      	orrs	r3, r1
 8003a16:	f000 8331 	beq.w	800407c <HAL_RCCEx_GetPeriphCLKFreq+0x848>
 8003a1a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003a1e:	4957      	ldr	r1, [pc, #348]	@ (8003b7c <HAL_RCCEx_GetPeriphCLKFreq+0x348>)
 8003a20:	428a      	cmp	r2, r1
 8003a22:	f173 0300 	sbcs.w	r3, r3, #0
 8003a26:	f080 8637 	bcs.w	8004698 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8003a2a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003a2e:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8003a32:	430b      	orrs	r3, r1
 8003a34:	f000 82bb 	beq.w	8003fae <HAL_RCCEx_GetPeriphCLKFreq+0x77a>
 8003a38:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003a3c:	f1b2 1f01 	cmp.w	r2, #65537	@ 0x10001
 8003a40:	f173 0300 	sbcs.w	r3, r3, #0
 8003a44:	f080 8628 	bcs.w	8004698 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8003a48:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003a4c:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8003a50:	430b      	orrs	r3, r1
 8003a52:	f000 826d 	beq.w	8003f30 <HAL_RCCEx_GetPeriphCLKFreq+0x6fc>
 8003a56:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003a5a:	f244 0101 	movw	r1, #16385	@ 0x4001
 8003a5e:	428a      	cmp	r2, r1
 8003a60:	f173 0300 	sbcs.w	r3, r3, #0
 8003a64:	f080 8618 	bcs.w	8004698 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8003a68:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003a6c:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8003a70:	430b      	orrs	r3, r1
 8003a72:	f000 821e 	beq.w	8003eb2 <HAL_RCCEx_GetPeriphCLKFreq+0x67e>
 8003a76:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003a7a:	f242 0101 	movw	r1, #8193	@ 0x2001
 8003a7e:	428a      	cmp	r2, r1
 8003a80:	f173 0300 	sbcs.w	r3, r3, #0
 8003a84:	f080 8608 	bcs.w	8004698 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8003a88:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003a8c:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8003a90:	430b      	orrs	r3, r1
 8003a92:	f000 8137 	beq.w	8003d04 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
 8003a96:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003a9a:	f241 0101 	movw	r1, #4097	@ 0x1001
 8003a9e:	428a      	cmp	r2, r1
 8003aa0:	f173 0300 	sbcs.w	r3, r3, #0
 8003aa4:	f080 85f8 	bcs.w	8004698 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8003aa8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003aac:	1f11      	subs	r1, r2, #4
 8003aae:	430b      	orrs	r3, r1
 8003ab0:	f000 80d2 	beq.w	8003c58 <HAL_RCCEx_GetPeriphCLKFreq+0x424>
 8003ab4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003ab8:	2a05      	cmp	r2, #5
 8003aba:	f173 0300 	sbcs.w	r3, r3, #0
 8003abe:	f080 85eb 	bcs.w	8004698 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8003ac2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003ac6:	1e51      	subs	r1, r2, #1
 8003ac8:	430b      	orrs	r3, r1
 8003aca:	d006      	beq.n	8003ada <HAL_RCCEx_GetPeriphCLKFreq+0x2a6>
 8003acc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003ad0:	1e91      	subs	r1, r2, #2
 8003ad2:	430b      	orrs	r3, r1
 8003ad4:	d06c      	beq.n	8003bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
 8003ad6:	f000 bddf 	b.w	8004698 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
        break;
#endif /* SDMMC2 */

      case RCC_PERIPHCLK_USART1:
        /* Get the current USART1 source */
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8003ada:	4b20      	ldr	r3, [pc, #128]	@ (8003b5c <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8003adc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003ae0:	f003 0307 	and.w	r3, r3, #7
 8003ae4:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8003ae6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d104      	bne.n	8003af6 <HAL_RCCEx_GetPeriphCLKFreq+0x2c2>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 8003aec:	f7fe fd7a 	bl	80025e4 <HAL_RCC_GetPCLK2Freq>
 8003af0:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for USART1 */
        else
        {
          frequency = 0U;
        }
        break;
 8003af2:	f000 bdd4 	b.w	800469e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL2Q))
 8003af6:	4b19      	ldr	r3, [pc, #100]	@ (8003b5c <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003afe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003b02:	d10a      	bne.n	8003b1a <HAL_RCCEx_GetPeriphCLKFreq+0x2e6>
 8003b04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b06:	2b01      	cmp	r3, #1
 8003b08:	d107      	bne.n	8003b1a <HAL_RCCEx_GetPeriphCLKFreq+0x2e6>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8003b0a:	f107 030c 	add.w	r3, r7, #12
 8003b0e:	4618      	mov	r0, r3
 8003b10:	f7ff fd24 	bl	800355c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8003b14:	693b      	ldr	r3, [r7, #16]
 8003b16:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003b18:	e048      	b.n	8003bac <HAL_RCCEx_GetPeriphCLKFreq+0x378>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8003b1a:	4b10      	ldr	r3, [pc, #64]	@ (8003b5c <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f003 0302 	and.w	r3, r3, #2
 8003b22:	2b02      	cmp	r3, #2
 8003b24:	d10c      	bne.n	8003b40 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
 8003b26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b28:	2b03      	cmp	r3, #3
 8003b2a:	d109      	bne.n	8003b40 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8003b2c:	4b0b      	ldr	r3, [pc, #44]	@ (8003b5c <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	08db      	lsrs	r3, r3, #3
 8003b32:	f003 0303 	and.w	r3, r3, #3
 8003b36:	4a12      	ldr	r2, [pc, #72]	@ (8003b80 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8003b38:	fa22 f303 	lsr.w	r3, r2, r3
 8003b3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003b3e:	e035      	b.n	8003bac <HAL_RCCEx_GetPeriphCLKFreq+0x378>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_CSI))
 8003b40:	4b06      	ldr	r3, [pc, #24]	@ (8003b5c <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003b48:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003b4c:	d11c      	bne.n	8003b88 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
 8003b4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b50:	2b04      	cmp	r3, #4
 8003b52:	d119      	bne.n	8003b88 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
          frequency = CSI_VALUE;
 8003b54:	4b0b      	ldr	r3, [pc, #44]	@ (8003b84 <HAL_RCCEx_GetPeriphCLKFreq+0x350>)
 8003b56:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003b58:	e028      	b.n	8003bac <HAL_RCCEx_GetPeriphCLKFreq+0x378>
 8003b5a:	bf00      	nop
 8003b5c:	44020c00 	.word	0x44020c00
 8003b60:	017d7840 	.word	0x017d7840
 8003b64:	20000001 	.word	0x20000001
 8003b68:	10000001 	.word	0x10000001
 8003b6c:	08000001 	.word	0x08000001
 8003b70:	04000001 	.word	0x04000001
 8003b74:	00200001 	.word	0x00200001
 8003b78:	00040001 	.word	0x00040001
 8003b7c:	00020001 	.word	0x00020001
 8003b80:	03d09000 	.word	0x03d09000
 8003b84:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 8003b88:	4b9f      	ldr	r3, [pc, #636]	@ (8003e08 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8003b8a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003b8e:	f003 0302 	and.w	r3, r3, #2
 8003b92:	2b02      	cmp	r3, #2
 8003b94:	d106      	bne.n	8003ba4 <HAL_RCCEx_GetPeriphCLKFreq+0x370>
 8003b96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b98:	2b05      	cmp	r3, #5
 8003b9a:	d103      	bne.n	8003ba4 <HAL_RCCEx_GetPeriphCLKFreq+0x370>
          frequency = LSE_VALUE;
 8003b9c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003ba0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003ba2:	e003      	b.n	8003bac <HAL_RCCEx_GetPeriphCLKFreq+0x378>
          frequency = 0U;
 8003ba4:	2300      	movs	r3, #0
 8003ba6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003ba8:	f000 bd79 	b.w	800469e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8003bac:	f000 bd77 	b.w	800469e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_USART2:
        /* Get the current USART2 source */
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8003bb0:	4b95      	ldr	r3, [pc, #596]	@ (8003e08 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8003bb2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003bb6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003bba:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 8003bbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d104      	bne.n	8003bcc <HAL_RCCEx_GetPeriphCLKFreq+0x398>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8003bc2:	f7fe fcf9 	bl	80025b8 <HAL_RCC_GetPCLK1Freq>
 8003bc6:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for USART2 */
        else
        {
          frequency = 0U;
        }
        break;
 8003bc8:	f000 bd69 	b.w	800469e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART2CLKSOURCE_PLL2Q))
 8003bcc:	4b8e      	ldr	r3, [pc, #568]	@ (8003e08 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003bd4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003bd8:	d10a      	bne.n	8003bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x3bc>
 8003bda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bdc:	2b08      	cmp	r3, #8
 8003bde:	d107      	bne.n	8003bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x3bc>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8003be0:	f107 030c 	add.w	r3, r7, #12
 8003be4:	4618      	mov	r0, r3
 8003be6:	f7ff fcb9 	bl	800355c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8003bea:	693b      	ldr	r3, [r7, #16]
 8003bec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003bee:	e031      	b.n	8003c54 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 8003bf0:	4b85      	ldr	r3, [pc, #532]	@ (8003e08 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f003 0302 	and.w	r3, r3, #2
 8003bf8:	2b02      	cmp	r3, #2
 8003bfa:	d10c      	bne.n	8003c16 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 8003bfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bfe:	2b18      	cmp	r3, #24
 8003c00:	d109      	bne.n	8003c16 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8003c02:	4b81      	ldr	r3, [pc, #516]	@ (8003e08 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	08db      	lsrs	r3, r3, #3
 8003c08:	f003 0303 	and.w	r3, r3, #3
 8003c0c:	4a7f      	ldr	r2, [pc, #508]	@ (8003e0c <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 8003c0e:	fa22 f303 	lsr.w	r3, r2, r3
 8003c12:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003c14:	e01e      	b.n	8003c54 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_CSI))
 8003c16:	4b7c      	ldr	r3, [pc, #496]	@ (8003e08 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003c1e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003c22:	d105      	bne.n	8003c30 <HAL_RCCEx_GetPeriphCLKFreq+0x3fc>
 8003c24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c26:	2b20      	cmp	r3, #32
 8003c28:	d102      	bne.n	8003c30 <HAL_RCCEx_GetPeriphCLKFreq+0x3fc>
          frequency = CSI_VALUE;
 8003c2a:	4b79      	ldr	r3, [pc, #484]	@ (8003e10 <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>)
 8003c2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003c2e:	e011      	b.n	8003c54 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 8003c30:	4b75      	ldr	r3, [pc, #468]	@ (8003e08 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8003c32:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003c36:	f003 0302 	and.w	r3, r3, #2
 8003c3a:	2b02      	cmp	r3, #2
 8003c3c:	d106      	bne.n	8003c4c <HAL_RCCEx_GetPeriphCLKFreq+0x418>
 8003c3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c40:	2b28      	cmp	r3, #40	@ 0x28
 8003c42:	d103      	bne.n	8003c4c <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          frequency = LSE_VALUE;
 8003c44:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003c48:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003c4a:	e003      	b.n	8003c54 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
          frequency = 0U;
 8003c4c:	2300      	movs	r3, #0
 8003c4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003c50:	f000 bd25 	b.w	800469e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8003c54:	f000 bd23 	b.w	800469e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_USART3:
        /* Get the current USART3 source */
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8003c58:	4b6b      	ldr	r3, [pc, #428]	@ (8003e08 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8003c5a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003c5e:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8003c62:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8003c64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d104      	bne.n	8003c74 <HAL_RCCEx_GetPeriphCLKFreq+0x440>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8003c6a:	f7fe fca5 	bl	80025b8 <HAL_RCC_GetPCLK1Freq>
 8003c6e:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for USART3 */
        else
        {
          frequency = 0U;
        }
        break;
 8003c70:	f000 bd15 	b.w	800469e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL2Q))
 8003c74:	4b64      	ldr	r3, [pc, #400]	@ (8003e08 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003c7c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003c80:	d10a      	bne.n	8003c98 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
 8003c82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c84:	2b40      	cmp	r3, #64	@ 0x40
 8003c86:	d107      	bne.n	8003c98 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8003c88:	f107 030c 	add.w	r3, r7, #12
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	f7ff fc65 	bl	800355c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8003c92:	693b      	ldr	r3, [r7, #16]
 8003c94:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003c96:	e033      	b.n	8003d00 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 8003c98:	4b5b      	ldr	r3, [pc, #364]	@ (8003e08 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f003 0302 	and.w	r3, r3, #2
 8003ca0:	2b02      	cmp	r3, #2
 8003ca2:	d10c      	bne.n	8003cbe <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 8003ca4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ca6:	2bc0      	cmp	r3, #192	@ 0xc0
 8003ca8:	d109      	bne.n	8003cbe <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8003caa:	4b57      	ldr	r3, [pc, #348]	@ (8003e08 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	08db      	lsrs	r3, r3, #3
 8003cb0:	f003 0303 	and.w	r3, r3, #3
 8003cb4:	4a55      	ldr	r2, [pc, #340]	@ (8003e0c <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 8003cb6:	fa22 f303 	lsr.w	r3, r2, r3
 8003cba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003cbc:	e020      	b.n	8003d00 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_CSI))
 8003cbe:	4b52      	ldr	r3, [pc, #328]	@ (8003e08 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003cc6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003cca:	d106      	bne.n	8003cda <HAL_RCCEx_GetPeriphCLKFreq+0x4a6>
 8003ccc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003cd2:	d102      	bne.n	8003cda <HAL_RCCEx_GetPeriphCLKFreq+0x4a6>
          frequency = CSI_VALUE;
 8003cd4:	4b4e      	ldr	r3, [pc, #312]	@ (8003e10 <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>)
 8003cd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003cd8:	e012      	b.n	8003d00 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 8003cda:	4b4b      	ldr	r3, [pc, #300]	@ (8003e08 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8003cdc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003ce0:	f003 0302 	and.w	r3, r3, #2
 8003ce4:	2b02      	cmp	r3, #2
 8003ce6:	d107      	bne.n	8003cf8 <HAL_RCCEx_GetPeriphCLKFreq+0x4c4>
 8003ce8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cea:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8003cee:	d103      	bne.n	8003cf8 <HAL_RCCEx_GetPeriphCLKFreq+0x4c4>
          frequency = LSE_VALUE;
 8003cf0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003cf4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003cf6:	e003      	b.n	8003d00 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
          frequency = 0U;
 8003cf8:	2300      	movs	r3, #0
 8003cfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003cfc:	f000 bccf 	b.w	800469e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8003d00:	f000 bccd 	b.w	800469e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        break;
#endif /* UART12 */

      case RCC_PERIPHCLK_LPUART1:
        /* Get the current LPUART1 source */
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8003d04:	4b40      	ldr	r3, [pc, #256]	@ (8003e08 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8003d06:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003d0a:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8003d0e:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 8003d10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d104      	bne.n	8003d20 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8003d16:	f7fe fc7b 	bl	8002610 <HAL_RCC_GetPCLK3Freq>
 8003d1a:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for LPUART1 */
        else
        {
          frequency = 0U;
        }
        break;
 8003d1c:	f000 bcbf 	b.w	800469e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL2Q)
 8003d20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d22:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003d26:	d108      	bne.n	8003d3a <HAL_RCCEx_GetPeriphCLKFreq+0x506>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8003d28:	f107 030c 	add.w	r3, r7, #12
 8003d2c:	4618      	mov	r0, r3
 8003d2e:	f7ff fc15 	bl	800355c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8003d32:	693b      	ldr	r3, [r7, #16]
 8003d34:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003d36:	f000 bcb2 	b.w	800469e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 8003d3a:	4b33      	ldr	r3, [pc, #204]	@ (8003e08 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f003 0302 	and.w	r3, r3, #2
 8003d42:	2b02      	cmp	r3, #2
 8003d44:	d10d      	bne.n	8003d62 <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
 8003d46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d48:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003d4c:	d109      	bne.n	8003d62 <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8003d4e:	4b2e      	ldr	r3, [pc, #184]	@ (8003e08 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	08db      	lsrs	r3, r3, #3
 8003d54:	f003 0303 	and.w	r3, r3, #3
 8003d58:	4a2c      	ldr	r2, [pc, #176]	@ (8003e0c <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 8003d5a:	fa22 f303 	lsr.w	r3, r2, r3
 8003d5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003d60:	e020      	b.n	8003da4 <HAL_RCCEx_GetPeriphCLKFreq+0x570>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_CSI))
 8003d62:	4b29      	ldr	r3, [pc, #164]	@ (8003e08 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003d6a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003d6e:	d106      	bne.n	8003d7e <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
 8003d70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d72:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003d76:	d102      	bne.n	8003d7e <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
          frequency = CSI_VALUE;
 8003d78:	4b25      	ldr	r3, [pc, #148]	@ (8003e10 <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>)
 8003d7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003d7c:	e012      	b.n	8003da4 <HAL_RCCEx_GetPeriphCLKFreq+0x570>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 8003d7e:	4b22      	ldr	r3, [pc, #136]	@ (8003e08 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8003d80:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003d84:	f003 0302 	and.w	r3, r3, #2
 8003d88:	2b02      	cmp	r3, #2
 8003d8a:	d107      	bne.n	8003d9c <HAL_RCCEx_GetPeriphCLKFreq+0x568>
 8003d8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d8e:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8003d92:	d103      	bne.n	8003d9c <HAL_RCCEx_GetPeriphCLKFreq+0x568>
          frequency = LSE_VALUE;
 8003d94:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003d98:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003d9a:	e003      	b.n	8003da4 <HAL_RCCEx_GetPeriphCLKFreq+0x570>
          frequency = 0U;
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003da0:	f000 bc7d 	b.w	800469e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8003da4:	f000 bc7b 	b.w	800469e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_ADCDAC:
        /* Get the current ADCDAC source */
        srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 8003da8:	4b17      	ldr	r3, [pc, #92]	@ (8003e08 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8003daa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003dae:	f003 0307 	and.w	r3, r3, #7
 8003db2:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 8003db4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d104      	bne.n	8003dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x590>
        {
          frequency = HAL_RCC_GetHCLKFreq();
 8003dba:	f7fe fbe1 	bl	8002580 <HAL_RCC_GetHCLKFreq>
 8003dbe:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for ADCDAC */
        else
        {
          frequency = 0U;
        }
        break;
 8003dc0:	f000 bc6d 	b.w	800469e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 8003dc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003dc6:	2b01      	cmp	r3, #1
 8003dc8:	d104      	bne.n	8003dd4 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>
          frequency = HAL_RCC_GetSysClockFreq();
 8003dca:	f7fe faad 	bl	8002328 <HAL_RCC_GetSysClockFreq>
 8003dce:	62f8      	str	r0, [r7, #44]	@ 0x2c
        break;
 8003dd0:	f000 bc65 	b.w	800469e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2R)
 8003dd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003dd6:	2b02      	cmp	r3, #2
 8003dd8:	d108      	bne.n	8003dec <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8003dda:	f107 030c 	add.w	r3, r7, #12
 8003dde:	4618      	mov	r0, r3
 8003de0:	f7ff fbbc 	bl	800355c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8003de4:	697b      	ldr	r3, [r7, #20]
 8003de6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003de8:	f000 bc59 	b.w	800469e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 8003dec:	4b06      	ldr	r3, [pc, #24]	@ (8003e08 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003df4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003df8:	d10e      	bne.n	8003e18 <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>
 8003dfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003dfc:	2b03      	cmp	r3, #3
 8003dfe:	d10b      	bne.n	8003e18 <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>
          frequency = HSE_VALUE;
 8003e00:	4b04      	ldr	r3, [pc, #16]	@ (8003e14 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 8003e02:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003e04:	e02c      	b.n	8003e60 <HAL_RCCEx_GetPeriphCLKFreq+0x62c>
 8003e06:	bf00      	nop
 8003e08:	44020c00 	.word	0x44020c00
 8003e0c:	03d09000 	.word	0x03d09000
 8003e10:	003d0900 	.word	0x003d0900
 8003e14:	017d7840 	.word	0x017d7840
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 8003e18:	4b95      	ldr	r3, [pc, #596]	@ (8004070 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f003 0302 	and.w	r3, r3, #2
 8003e20:	2b02      	cmp	r3, #2
 8003e22:	d10c      	bne.n	8003e3e <HAL_RCCEx_GetPeriphCLKFreq+0x60a>
 8003e24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e26:	2b04      	cmp	r3, #4
 8003e28:	d109      	bne.n	8003e3e <HAL_RCCEx_GetPeriphCLKFreq+0x60a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8003e2a:	4b91      	ldr	r3, [pc, #580]	@ (8004070 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	08db      	lsrs	r3, r3, #3
 8003e30:	f003 0303 	and.w	r3, r3, #3
 8003e34:	4a8f      	ldr	r2, [pc, #572]	@ (8004074 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8003e36:	fa22 f303 	lsr.w	r3, r2, r3
 8003e3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003e3c:	e010      	b.n	8003e60 <HAL_RCCEx_GetPeriphCLKFreq+0x62c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_CSI))
 8003e3e:	4b8c      	ldr	r3, [pc, #560]	@ (8004070 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003e46:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003e4a:	d105      	bne.n	8003e58 <HAL_RCCEx_GetPeriphCLKFreq+0x624>
 8003e4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e4e:	2b05      	cmp	r3, #5
 8003e50:	d102      	bne.n	8003e58 <HAL_RCCEx_GetPeriphCLKFreq+0x624>
          frequency = CSI_VALUE;
 8003e52:	4b89      	ldr	r3, [pc, #548]	@ (8004078 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8003e54:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003e56:	e003      	b.n	8003e60 <HAL_RCCEx_GetPeriphCLKFreq+0x62c>
          frequency = 0U;
 8003e58:	2300      	movs	r3, #0
 8003e5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003e5c:	f000 bc1f 	b.w	800469e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8003e60:	f000 bc1d 	b.w	800469e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>


      case RCC_PERIPHCLK_DAC_LP:
        /* Get the current DAC low-power source */
        srcclk = __HAL_RCC_GET_DAC_LP_SOURCE();
 8003e64:	4b82      	ldr	r3, [pc, #520]	@ (8004070 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8003e66:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003e6a:	f003 0308 	and.w	r3, r3, #8
 8003e6e:	62bb      	str	r3, [r7, #40]	@ 0x28

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSE))
 8003e70:	4b7f      	ldr	r3, [pc, #508]	@ (8004070 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8003e72:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003e76:	f003 0302 	and.w	r3, r3, #2
 8003e7a:	2b02      	cmp	r3, #2
 8003e7c:	d106      	bne.n	8003e8c <HAL_RCCEx_GetPeriphCLKFreq+0x658>
 8003e7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d103      	bne.n	8003e8c <HAL_RCCEx_GetPeriphCLKFreq+0x658>
        {
          frequency = LSE_VALUE;
 8003e84:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003e88:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003e8a:	e011      	b.n	8003eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSI))
 8003e8c:	4b78      	ldr	r3, [pc, #480]	@ (8004070 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8003e8e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003e92:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003e96:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003e9a:	d106      	bne.n	8003eaa <HAL_RCCEx_GetPeriphCLKFreq+0x676>
 8003e9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e9e:	2b08      	cmp	r3, #8
 8003ea0:	d103      	bne.n	8003eaa <HAL_RCCEx_GetPeriphCLKFreq+0x676>
        {
          frequency = LSI_VALUE;
 8003ea2:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8003ea6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003ea8:	e002      	b.n	8003eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        }

        /* Clock not enabled for DAC */
        else
        {
          frequency = 0U;
 8003eaa:	2300      	movs	r3, #0
 8003eac:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        break;
 8003eae:	e3f6      	b.n	800469e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8003eb0:	e3f5      	b.n	800469e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_I2C1:
        /* Get the current I2C1 source */
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8003eb2:	4b6f      	ldr	r3, [pc, #444]	@ (8004070 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8003eb4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003eb8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003ebc:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8003ebe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d103      	bne.n	8003ecc <HAL_RCCEx_GetPeriphCLKFreq+0x698>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8003ec4:	f7fe fb78 	bl	80025b8 <HAL_RCC_GetPCLK1Freq>
 8003ec8:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I2C1 */
        else
        {
          frequency = 0U;
        }
        break;
 8003eca:	e3e8      	b.n	800469e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I2C1CLKSOURCE_PLL2R)
 8003ecc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ece:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003ed2:	d107      	bne.n	8003ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8003ed4:	f107 030c 	add.w	r3, r7, #12
 8003ed8:	4618      	mov	r0, r3
 8003eda:	f7ff fb3f 	bl	800355c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8003ede:	697b      	ldr	r3, [r7, #20]
 8003ee0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003ee2:	e3dc      	b.n	800469e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 8003ee4:	4b62      	ldr	r3, [pc, #392]	@ (8004070 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f003 0302 	and.w	r3, r3, #2
 8003eec:	2b02      	cmp	r3, #2
 8003eee:	d10d      	bne.n	8003f0c <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
 8003ef0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ef2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003ef6:	d109      	bne.n	8003f0c <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8003ef8:	4b5d      	ldr	r3, [pc, #372]	@ (8004070 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	08db      	lsrs	r3, r3, #3
 8003efe:	f003 0303 	and.w	r3, r3, #3
 8003f02:	4a5c      	ldr	r2, [pc, #368]	@ (8004074 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8003f04:	fa22 f303 	lsr.w	r3, r2, r3
 8003f08:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003f0a:	e010      	b.n	8003f2e <HAL_RCCEx_GetPeriphCLKFreq+0x6fa>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C1CLKSOURCE_CSI))
 8003f0c:	4b58      	ldr	r3, [pc, #352]	@ (8004070 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003f14:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003f18:	d106      	bne.n	8003f28 <HAL_RCCEx_GetPeriphCLKFreq+0x6f4>
 8003f1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f1c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003f20:	d102      	bne.n	8003f28 <HAL_RCCEx_GetPeriphCLKFreq+0x6f4>
          frequency = CSI_VALUE;
 8003f22:	4b55      	ldr	r3, [pc, #340]	@ (8004078 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8003f24:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003f26:	e002      	b.n	8003f2e <HAL_RCCEx_GetPeriphCLKFreq+0x6fa>
          frequency = 0U;
 8003f28:	2300      	movs	r3, #0
 8003f2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003f2c:	e3b7      	b.n	800469e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8003f2e:	e3b6      	b.n	800469e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_I2C2:
        /* Get the current I2C2 source */
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8003f30:	4b4f      	ldr	r3, [pc, #316]	@ (8004070 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8003f32:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003f36:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8003f3a:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 8003f3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d103      	bne.n	8003f4a <HAL_RCCEx_GetPeriphCLKFreq+0x716>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8003f42:	f7fe fb39 	bl	80025b8 <HAL_RCC_GetPCLK1Freq>
 8003f46:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I2C2 */
        else
        {
          frequency = 0U;
        }
        break;
 8003f48:	e3a9      	b.n	800469e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I2C2CLKSOURCE_PLL2R)
 8003f4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f4c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003f50:	d107      	bne.n	8003f62 <HAL_RCCEx_GetPeriphCLKFreq+0x72e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8003f52:	f107 030c 	add.w	r3, r7, #12
 8003f56:	4618      	mov	r0, r3
 8003f58:	f7ff fb00 	bl	800355c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8003f5c:	697b      	ldr	r3, [r7, #20]
 8003f5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003f60:	e39d      	b.n	800469e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 8003f62:	4b43      	ldr	r3, [pc, #268]	@ (8004070 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f003 0302 	and.w	r3, r3, #2
 8003f6a:	2b02      	cmp	r3, #2
 8003f6c:	d10d      	bne.n	8003f8a <HAL_RCCEx_GetPeriphCLKFreq+0x756>
 8003f6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f70:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003f74:	d109      	bne.n	8003f8a <HAL_RCCEx_GetPeriphCLKFreq+0x756>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8003f76:	4b3e      	ldr	r3, [pc, #248]	@ (8004070 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	08db      	lsrs	r3, r3, #3
 8003f7c:	f003 0303 	and.w	r3, r3, #3
 8003f80:	4a3c      	ldr	r2, [pc, #240]	@ (8004074 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8003f82:	fa22 f303 	lsr.w	r3, r2, r3
 8003f86:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003f88:	e010      	b.n	8003fac <HAL_RCCEx_GetPeriphCLKFreq+0x778>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C2CLKSOURCE_CSI))
 8003f8a:	4b39      	ldr	r3, [pc, #228]	@ (8004070 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003f92:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003f96:	d106      	bne.n	8003fa6 <HAL_RCCEx_GetPeriphCLKFreq+0x772>
 8003f98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f9a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003f9e:	d102      	bne.n	8003fa6 <HAL_RCCEx_GetPeriphCLKFreq+0x772>
          frequency = CSI_VALUE;
 8003fa0:	4b35      	ldr	r3, [pc, #212]	@ (8004078 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8003fa2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003fa4:	e002      	b.n	8003fac <HAL_RCCEx_GetPeriphCLKFreq+0x778>
          frequency = 0U;
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003faa:	e378      	b.n	800469e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8003fac:	e377      	b.n	800469e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        break;
#endif /* I2C4 */

      case RCC_PERIPHCLK_I3C1:
        /* Get the current I3C1 source */
        srcclk = __HAL_RCC_GET_I3C1_SOURCE();
 8003fae:	4b30      	ldr	r3, [pc, #192]	@ (8004070 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8003fb0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003fb4:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8003fb8:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_I3C1CLKSOURCE_PCLK1)
 8003fba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d103      	bne.n	8003fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8003fc0:	f7fe fafa 	bl	80025b8 <HAL_RCC_GetPCLK1Freq>
 8003fc4:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I3C1 */
        else
        {
          frequency = 0U;
        }
        break;
 8003fc6:	e36a      	b.n	800469e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I3C1CLKSOURCE_PLL2R)
 8003fc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fca:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003fce:	d107      	bne.n	8003fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8003fd0:	f107 030c 	add.w	r3, r7, #12
 8003fd4:	4618      	mov	r0, r3
 8003fd6:	f7ff fac1 	bl	800355c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8003fda:	697b      	ldr	r3, [r7, #20]
 8003fdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003fde:	e35e      	b.n	800469e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C1CLKSOURCE_HSI))
 8003fe0:	4b23      	ldr	r3, [pc, #140]	@ (8004070 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	f003 0302 	and.w	r3, r3, #2
 8003fe8:	2b02      	cmp	r3, #2
 8003fea:	d10d      	bne.n	8004008 <HAL_RCCEx_GetPeriphCLKFreq+0x7d4>
 8003fec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fee:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003ff2:	d109      	bne.n	8004008 <HAL_RCCEx_GetPeriphCLKFreq+0x7d4>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8003ff4:	4b1e      	ldr	r3, [pc, #120]	@ (8004070 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	08db      	lsrs	r3, r3, #3
 8003ffa:	f003 0303 	and.w	r3, r3, #3
 8003ffe:	4a1d      	ldr	r2, [pc, #116]	@ (8004074 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8004000:	fa22 f303 	lsr.w	r3, r2, r3
 8004004:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004006:	e34a      	b.n	800469e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
          frequency = 0U;
 8004008:	2300      	movs	r3, #0
 800400a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800400c:	e347      	b.n	800469e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

#if defined(I3C2)
      case RCC_PERIPHCLK_I3C2:
        /* Get the current I3C2 source */
        srcclk = __HAL_RCC_GET_I3C2_SOURCE();
 800400e:	4b18      	ldr	r3, [pc, #96]	@ (8004070 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004010:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004014:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8004018:	62bb      	str	r3, [r7, #40]	@ 0x28
        if (srcclk == RCC_I3C2CLKSOURCE_PCLK3)
 800401a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800401c:	2b00      	cmp	r3, #0
 800401e:	d103      	bne.n	8004028 <HAL_RCCEx_GetPeriphCLKFreq+0x7f4>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8004020:	f7fe faf6 	bl	8002610 <HAL_RCC_GetPCLK3Freq>
 8004024:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I3C2 */
        else
        {
          frequency = 0U;
        }
        break;
 8004026:	e33a      	b.n	800469e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I3C2CLKSOURCE_PLL2R)
 8004028:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800402a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800402e:	d107      	bne.n	8004040 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004030:	f107 030c 	add.w	r3, r7, #12
 8004034:	4618      	mov	r0, r3
 8004036:	f7ff fa91 	bl	800355c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800403a:	697b      	ldr	r3, [r7, #20]
 800403c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800403e:	e32e      	b.n	800469e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C2CLKSOURCE_HSI))
 8004040:	4b0b      	ldr	r3, [pc, #44]	@ (8004070 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f003 0302 	and.w	r3, r3, #2
 8004048:	2b02      	cmp	r3, #2
 800404a:	d10d      	bne.n	8004068 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
 800404c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800404e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004052:	d109      	bne.n	8004068 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004054:	4b06      	ldr	r3, [pc, #24]	@ (8004070 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	08db      	lsrs	r3, r3, #3
 800405a:	f003 0303 	and.w	r3, r3, #3
 800405e:	4a05      	ldr	r2, [pc, #20]	@ (8004074 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8004060:	fa22 f303 	lsr.w	r3, r2, r3
 8004064:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004066:	e31a      	b.n	800469e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
          frequency = 0U;
 8004068:	2300      	movs	r3, #0
 800406a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800406c:	e317      	b.n	800469e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 800406e:	bf00      	nop
 8004070:	44020c00 	.word	0x44020c00
 8004074:	03d09000 	.word	0x03d09000
 8004078:	003d0900 	.word	0x003d0900
#endif /* I3C2*/

      case RCC_PERIPHCLK_LPTIM1:
        /* Get the current LPTIM1 source */
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 800407c:	4b9b      	ldr	r3, [pc, #620]	@ (80042ec <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800407e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004082:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004086:	62bb      	str	r3, [r7, #40]	@ 0x28

        switch (srcclk)
 8004088:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800408a:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800408e:	d044      	beq.n	800411a <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 8004090:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004092:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8004096:	d879      	bhi.n	800418c <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 8004098:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800409a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800409e:	d02d      	beq.n	80040fc <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 80040a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80040a6:	d871      	bhi.n	800418c <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 80040a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040aa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80040ae:	d017      	beq.n	80040e0 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>
 80040b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040b2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80040b6:	d869      	bhi.n	800418c <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 80040b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d004      	beq.n	80040c8 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
 80040be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040c0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80040c4:	d004      	beq.n	80040d0 <HAL_RCCEx_GetPeriphCLKFreq+0x89c>
 80040c6:	e061      	b.n	800418c <HAL_RCCEx_GetPeriphCLKFreq+0x958>
        {
          case RCC_LPTIM1CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 80040c8:	f7fe faa2 	bl	8002610 <HAL_RCC_GetPCLK3Freq>
 80040cc:	62f8      	str	r0, [r7, #44]	@ 0x2c
            break;
 80040ce:	e060      	b.n	8004192 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          case RCC_LPTIM1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80040d0:	f107 030c 	add.w	r3, r7, #12
 80040d4:	4618      	mov	r0, r3
 80040d6:	f7ff fa41 	bl	800355c <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80040de:	e058      	b.n	8004192 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
            break;
          }
#endif /* RCC_LPTIM1CLKSOURCE_PLL3R */
          case RCC_LPTIM1CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80040e0:	4b82      	ldr	r3, [pc, #520]	@ (80042ec <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80040e2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80040e6:	f003 0302 	and.w	r3, r3, #2
 80040ea:	2b02      	cmp	r3, #2
 80040ec:	d103      	bne.n	80040f6 <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
            {
              frequency = LSE_VALUE;
 80040ee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80040f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 80040f4:	e04d      	b.n	8004192 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
              frequency = 0;
 80040f6:	2300      	movs	r3, #0
 80040f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80040fa:	e04a      	b.n	8004192 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          case RCC_LPTIM1CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 80040fc:	4b7b      	ldr	r3, [pc, #492]	@ (80042ec <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80040fe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004102:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004106:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800410a:	d103      	bne.n	8004114 <HAL_RCCEx_GetPeriphCLKFreq+0x8e0>
            {
              frequency = LSI_VALUE;
 800410c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004110:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 8004112:	e03e      	b.n	8004192 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
              frequency = 0;
 8004114:	2300      	movs	r3, #0
 8004116:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004118:	e03b      	b.n	8004192 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          case RCC_LPTIM1CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM1 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800411a:	4b74      	ldr	r3, [pc, #464]	@ (80042ec <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800411c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004120:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8004124:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8004126:	4b71      	ldr	r3, [pc, #452]	@ (80042ec <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f003 0302 	and.w	r3, r3, #2
 800412e:	2b02      	cmp	r3, #2
 8004130:	d10c      	bne.n	800414c <HAL_RCCEx_GetPeriphCLKFreq+0x918>
 8004132:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004134:	2b00      	cmp	r3, #0
 8004136:	d109      	bne.n	800414c <HAL_RCCEx_GetPeriphCLKFreq+0x918>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004138:	4b6c      	ldr	r3, [pc, #432]	@ (80042ec <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	08db      	lsrs	r3, r3, #3
 800413e:	f003 0303 	and.w	r3, r3, #3
 8004142:	4a6b      	ldr	r2, [pc, #428]	@ (80042f0 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>)
 8004144:	fa22 f303 	lsr.w	r3, r2, r3
 8004148:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800414a:	e01e      	b.n	800418a <HAL_RCCEx_GetPeriphCLKFreq+0x956>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800414c:	4b67      	ldr	r3, [pc, #412]	@ (80042ec <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004154:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004158:	d106      	bne.n	8004168 <HAL_RCCEx_GetPeriphCLKFreq+0x934>
 800415a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800415c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004160:	d102      	bne.n	8004168 <HAL_RCCEx_GetPeriphCLKFreq+0x934>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8004162:	4b64      	ldr	r3, [pc, #400]	@ (80042f4 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>)
 8004164:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004166:	e010      	b.n	800418a <HAL_RCCEx_GetPeriphCLKFreq+0x956>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8004168:	4b60      	ldr	r3, [pc, #384]	@ (80042ec <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004170:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004174:	d106      	bne.n	8004184 <HAL_RCCEx_GetPeriphCLKFreq+0x950>
 8004176:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004178:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800417c:	d102      	bne.n	8004184 <HAL_RCCEx_GetPeriphCLKFreq+0x950>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800417e:	4b5e      	ldr	r3, [pc, #376]	@ (80042f8 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>)
 8004180:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004182:	e002      	b.n	800418a <HAL_RCCEx_GetPeriphCLKFreq+0x956>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8004184:	2300      	movs	r3, #0
 8004186:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 8004188:	e003      	b.n	8004192 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
 800418a:	e002      	b.n	8004192 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          default :
          {
            frequency = 0U;
 800418c:	2300      	movs	r3, #0
 800418e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004190:	bf00      	nop
          }
        }
        break;
 8004192:	e284      	b.n	800469e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_LPTIM2:
        /* Get the current LPTIM2 source */
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8004194:	4b55      	ldr	r3, [pc, #340]	@ (80042ec <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004196:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800419a:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800419e:	62bb      	str	r3, [r7, #40]	@ 0x28

        switch (srcclk)
 80041a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041a2:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80041a6:	d044      	beq.n	8004232 <HAL_RCCEx_GetPeriphCLKFreq+0x9fe>
 80041a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041aa:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80041ae:	d879      	bhi.n	80042a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 80041b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041b2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80041b6:	d02d      	beq.n	8004214 <HAL_RCCEx_GetPeriphCLKFreq+0x9e0>
 80041b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041ba:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80041be:	d871      	bhi.n	80042a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 80041c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041c2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80041c6:	d017      	beq.n	80041f8 <HAL_RCCEx_GetPeriphCLKFreq+0x9c4>
 80041c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041ca:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80041ce:	d869      	bhi.n	80042a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 80041d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d004      	beq.n	80041e0 <HAL_RCCEx_GetPeriphCLKFreq+0x9ac>
 80041d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80041dc:	d004      	beq.n	80041e8 <HAL_RCCEx_GetPeriphCLKFreq+0x9b4>
 80041de:	e061      	b.n	80042a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
        {
          case RCC_LPTIM2CLKSOURCE_PCLK1:
          {
            frequency = HAL_RCC_GetPCLK1Freq();
 80041e0:	f7fe f9ea 	bl	80025b8 <HAL_RCC_GetPCLK1Freq>
 80041e4:	62f8      	str	r0, [r7, #44]	@ 0x2c
            break;
 80041e6:	e060      	b.n	80042aa <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          case RCC_LPTIM2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80041e8:	f107 030c 	add.w	r3, r7, #12
 80041ec:	4618      	mov	r0, r3
 80041ee:	f7ff f9b5 	bl	800355c <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80041f6:	e058      	b.n	80042aa <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
            break;
          }
#endif /* RCC_LPTIM2CLKSOURCE_PLL3R */
          case RCC_LPTIM2CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80041f8:	4b3c      	ldr	r3, [pc, #240]	@ (80042ec <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80041fa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80041fe:	f003 0302 	and.w	r3, r3, #2
 8004202:	2b02      	cmp	r3, #2
 8004204:	d103      	bne.n	800420e <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
            {
              frequency = LSE_VALUE;
 8004206:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800420a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 800420c:	e04d      	b.n	80042aa <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
              frequency = 0;
 800420e:	2300      	movs	r3, #0
 8004210:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004212:	e04a      	b.n	80042aa <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          case RCC_LPTIM2CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8004214:	4b35      	ldr	r3, [pc, #212]	@ (80042ec <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004216:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800421a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800421e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004222:	d103      	bne.n	800422c <HAL_RCCEx_GetPeriphCLKFreq+0x9f8>
            {
              frequency = LSI_VALUE;
 8004224:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004228:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 800422a:	e03e      	b.n	80042aa <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
              frequency = 0;
 800422c:	2300      	movs	r3, #0
 800422e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004230:	e03b      	b.n	80042aa <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          case RCC_LPTIM2CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM2 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8004232:	4b2e      	ldr	r3, [pc, #184]	@ (80042ec <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004234:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004238:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800423c:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800423e:	4b2b      	ldr	r3, [pc, #172]	@ (80042ec <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f003 0302 	and.w	r3, r3, #2
 8004246:	2b02      	cmp	r3, #2
 8004248:	d10c      	bne.n	8004264 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
 800424a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800424c:	2b00      	cmp	r3, #0
 800424e:	d109      	bne.n	8004264 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004250:	4b26      	ldr	r3, [pc, #152]	@ (80042ec <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	08db      	lsrs	r3, r3, #3
 8004256:	f003 0303 	and.w	r3, r3, #3
 800425a:	4a25      	ldr	r2, [pc, #148]	@ (80042f0 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>)
 800425c:	fa22 f303 	lsr.w	r3, r2, r3
 8004260:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004262:	e01e      	b.n	80042a2 <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8004264:	4b21      	ldr	r3, [pc, #132]	@ (80042ec <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800426c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004270:	d106      	bne.n	8004280 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
 8004272:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004274:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004278:	d102      	bne.n	8004280 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800427a:	4b1e      	ldr	r3, [pc, #120]	@ (80042f4 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>)
 800427c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800427e:	e010      	b.n	80042a2 <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8004280:	4b1a      	ldr	r3, [pc, #104]	@ (80042ec <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004288:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800428c:	d106      	bne.n	800429c <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
 800428e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004290:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004294:	d102      	bne.n	800429c <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8004296:	4b18      	ldr	r3, [pc, #96]	@ (80042f8 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>)
 8004298:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800429a:	e002      	b.n	80042a2 <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800429c:	2300      	movs	r3, #0
 800429e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 80042a0:	e003      	b.n	80042aa <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
 80042a2:	e002      	b.n	80042aa <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          default :
          {
            frequency = 0U;
 80042a4:	2300      	movs	r3, #0
 80042a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80042a8:	bf00      	nop
          }
        }
        break;
 80042aa:	e1f8      	b.n	800469e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        break;
#endif /* LPTIM6 */

      case RCC_PERIPHCLK_FDCAN:
        /* Get the current FDCAN kernel source */
        srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 80042ac:	4b0f      	ldr	r3, [pc, #60]	@ (80042ec <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80042ae:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80042b2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80042b6:	62bb      	str	r3, [r7, #40]	@ 0x28

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCANCLKSOURCE_HSE))
 80042b8:	4b0c      	ldr	r3, [pc, #48]	@ (80042ec <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042c0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80042c4:	d105      	bne.n	80042d2 <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
 80042c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d102      	bne.n	80042d2 <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
        {
          frequency = HSE_VALUE;
 80042cc:	4b0a      	ldr	r3, [pc, #40]	@ (80042f8 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>)
 80042ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
        /* Clock not enabled for FDCAN */
        else
        {
          frequency = 0U;
        }
        break;
 80042d0:	e1e5      	b.n	800469e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL1Q)
 80042d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042d4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80042d8:	d110      	bne.n	80042fc <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80042da:	f107 0318 	add.w	r3, r7, #24
 80042de:	4618      	mov	r0, r3
 80042e0:	f7fe ffd0 	bl	8003284 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80042e4:	69fb      	ldr	r3, [r7, #28]
 80042e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80042e8:	e1d9      	b.n	800469e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 80042ea:	bf00      	nop
 80042ec:	44020c00 	.word	0x44020c00
 80042f0:	03d09000 	.word	0x03d09000
 80042f4:	003d0900 	.word	0x003d0900
 80042f8:	017d7840 	.word	0x017d7840
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL2Q)
 80042fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042fe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004302:	d107      	bne.n	8004314 <HAL_RCCEx_GetPeriphCLKFreq+0xae0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004304:	f107 030c 	add.w	r3, r7, #12
 8004308:	4618      	mov	r0, r3
 800430a:	f7ff f927 	bl	800355c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800430e:	693b      	ldr	r3, [r7, #16]
 8004310:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004312:	e1c4      	b.n	800469e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
          frequency = 0U;
 8004314:	2300      	movs	r3, #0
 8004316:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004318:	e1c1      	b.n	800469e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_SPI1:
        /* Get the current SPI1 kernel source */
        srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 800431a:	4b9d      	ldr	r3, [pc, #628]	@ (8004590 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800431c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004320:	f003 0307 	and.w	r3, r3, #7
 8004324:	62bb      	str	r3, [r7, #40]	@ 0x28
        switch (srcclk)
 8004326:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004328:	2b04      	cmp	r3, #4
 800432a:	d859      	bhi.n	80043e0 <HAL_RCCEx_GetPeriphCLKFreq+0xbac>
 800432c:	a201      	add	r2, pc, #4	@ (adr r2, 8004334 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800432e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004332:	bf00      	nop
 8004334:	08004349 	.word	0x08004349
 8004338:	08004359 	.word	0x08004359
 800433c:	080043e1 	.word	0x080043e1
 8004340:	08004369 	.word	0x08004369
 8004344:	0800436f 	.word	0x0800436f
        {
          case RCC_SPI1CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004348:	f107 0318 	add.w	r3, r7, #24
 800434c:	4618      	mov	r0, r3
 800434e:	f7fe ff99 	bl	8003284 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8004352:	69fb      	ldr	r3, [r7, #28]
 8004354:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004356:	e046      	b.n	80043e6 <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
          }
          case RCC_SPI1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004358:	f107 030c 	add.w	r3, r7, #12
 800435c:	4618      	mov	r0, r3
 800435e:	f7ff f8fd 	bl	800355c <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004366:	e03e      	b.n	80043e6 <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
            break;
          }
#endif /* RCC_SPI1CLKSOURCE_PLL3P */
          case RCC_SPI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8004368:	4b8a      	ldr	r3, [pc, #552]	@ (8004594 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 800436a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800436c:	e03b      	b.n	80043e6 <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
          }
          case RCC_SPI1CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800436e:	4b88      	ldr	r3, [pc, #544]	@ (8004590 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8004370:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004374:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8004378:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800437a:	4b85      	ldr	r3, [pc, #532]	@ (8004590 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f003 0302 	and.w	r3, r3, #2
 8004382:	2b02      	cmp	r3, #2
 8004384:	d10c      	bne.n	80043a0 <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
 8004386:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004388:	2b00      	cmp	r3, #0
 800438a:	d109      	bne.n	80043a0 <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800438c:	4b80      	ldr	r3, [pc, #512]	@ (8004590 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	08db      	lsrs	r3, r3, #3
 8004392:	f003 0303 	and.w	r3, r3, #3
 8004396:	4a80      	ldr	r2, [pc, #512]	@ (8004598 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8004398:	fa22 f303 	lsr.w	r3, r2, r3
 800439c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800439e:	e01e      	b.n	80043de <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80043a0:	4b7b      	ldr	r3, [pc, #492]	@ (8004590 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80043a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80043ac:	d106      	bne.n	80043bc <HAL_RCCEx_GetPeriphCLKFreq+0xb88>
 80043ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80043b4:	d102      	bne.n	80043bc <HAL_RCCEx_GetPeriphCLKFreq+0xb88>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80043b6:	4b79      	ldr	r3, [pc, #484]	@ (800459c <HAL_RCCEx_GetPeriphCLKFreq+0xd68>)
 80043b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80043ba:	e010      	b.n	80043de <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80043bc:	4b74      	ldr	r3, [pc, #464]	@ (8004590 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043c4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80043c8:	d106      	bne.n	80043d8 <HAL_RCCEx_GetPeriphCLKFreq+0xba4>
 80043ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043cc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80043d0:	d102      	bne.n	80043d8 <HAL_RCCEx_GetPeriphCLKFreq+0xba4>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80043d2:	4b73      	ldr	r3, [pc, #460]	@ (80045a0 <HAL_RCCEx_GetPeriphCLKFreq+0xd6c>)
 80043d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80043d6:	e002      	b.n	80043de <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80043d8:	2300      	movs	r3, #0
 80043da:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 80043dc:	e003      	b.n	80043e6 <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
 80043de:	e002      	b.n	80043e6 <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
          }
          default:
          {
            frequency = 0;
 80043e0:	2300      	movs	r3, #0
 80043e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80043e4:	bf00      	nop
          }
        }
        break;
 80043e6:	e15a      	b.n	800469e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_SPI2:
        /* Get the current SPI2 kernel source */
        srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 80043e8:	4b69      	ldr	r3, [pc, #420]	@ (8004590 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80043ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80043ee:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80043f2:	62bb      	str	r3, [r7, #40]	@ 0x28
        switch (srcclk)
 80043f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043f6:	2b20      	cmp	r3, #32
 80043f8:	d022      	beq.n	8004440 <HAL_RCCEx_GetPeriphCLKFreq+0xc0c>
 80043fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043fc:	2b20      	cmp	r3, #32
 80043fe:	d858      	bhi.n	80044b2 <HAL_RCCEx_GetPeriphCLKFreq+0xc7e>
 8004400:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004402:	2b18      	cmp	r3, #24
 8004404:	d019      	beq.n	800443a <HAL_RCCEx_GetPeriphCLKFreq+0xc06>
 8004406:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004408:	2b18      	cmp	r3, #24
 800440a:	d852      	bhi.n	80044b2 <HAL_RCCEx_GetPeriphCLKFreq+0xc7e>
 800440c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800440e:	2b00      	cmp	r3, #0
 8004410:	d003      	beq.n	800441a <HAL_RCCEx_GetPeriphCLKFreq+0xbe6>
 8004412:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004414:	2b08      	cmp	r3, #8
 8004416:	d008      	beq.n	800442a <HAL_RCCEx_GetPeriphCLKFreq+0xbf6>
 8004418:	e04b      	b.n	80044b2 <HAL_RCCEx_GetPeriphCLKFreq+0xc7e>
        {
          case RCC_SPI2CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800441a:	f107 0318 	add.w	r3, r7, #24
 800441e:	4618      	mov	r0, r3
 8004420:	f7fe ff30 	bl	8003284 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8004424:	69fb      	ldr	r3, [r7, #28]
 8004426:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004428:	e046      	b.n	80044b8 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
          }
          case RCC_SPI2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800442a:	f107 030c 	add.w	r3, r7, #12
 800442e:	4618      	mov	r0, r3
 8004430:	f7ff f894 	bl	800355c <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004438:	e03e      	b.n	80044b8 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
            break;
          }
#endif /* RCC_SPI2CLKSOURCE_PLL3P */
          case RCC_SPI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 800443a:	4b56      	ldr	r3, [pc, #344]	@ (8004594 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 800443c:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800443e:	e03b      	b.n	80044b8 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
          }
          case RCC_SPI2CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8004440:	4b53      	ldr	r3, [pc, #332]	@ (8004590 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8004442:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004446:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800444a:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800444c:	4b50      	ldr	r3, [pc, #320]	@ (8004590 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f003 0302 	and.w	r3, r3, #2
 8004454:	2b02      	cmp	r3, #2
 8004456:	d10c      	bne.n	8004472 <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
 8004458:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800445a:	2b00      	cmp	r3, #0
 800445c:	d109      	bne.n	8004472 <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800445e:	4b4c      	ldr	r3, [pc, #304]	@ (8004590 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	08db      	lsrs	r3, r3, #3
 8004464:	f003 0303 	and.w	r3, r3, #3
 8004468:	4a4b      	ldr	r2, [pc, #300]	@ (8004598 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 800446a:	fa22 f303 	lsr.w	r3, r2, r3
 800446e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004470:	e01e      	b.n	80044b0 <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8004472:	4b47      	ldr	r3, [pc, #284]	@ (8004590 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800447a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800447e:	d106      	bne.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0xc5a>
 8004480:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004482:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004486:	d102      	bne.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0xc5a>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8004488:	4b44      	ldr	r3, [pc, #272]	@ (800459c <HAL_RCCEx_GetPeriphCLKFreq+0xd68>)
 800448a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800448c:	e010      	b.n	80044b0 <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800448e:	4b40      	ldr	r3, [pc, #256]	@ (8004590 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004496:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800449a:	d106      	bne.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xc76>
 800449c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800449e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80044a2:	d102      	bne.n	80044aa <HAL_RCCEx_GetPeriphCLKFreq+0xc76>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80044a4:	4b3e      	ldr	r3, [pc, #248]	@ (80045a0 <HAL_RCCEx_GetPeriphCLKFreq+0xd6c>)
 80044a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80044a8:	e002      	b.n	80044b0 <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80044aa:	2300      	movs	r3, #0
 80044ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 80044ae:	e003      	b.n	80044b8 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
 80044b0:	e002      	b.n	80044b8 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
          }
          default:
          {
            frequency = 0;
 80044b2:	2300      	movs	r3, #0
 80044b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80044b6:	bf00      	nop
          }
        }
        break;
 80044b8:	e0f1      	b.n	800469e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_SPI3:
        /* Get the current SPI3 kernel source */
        srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 80044ba:	4b35      	ldr	r3, [pc, #212]	@ (8004590 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80044bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80044c0:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 80044c4:	62bb      	str	r3, [r7, #40]	@ 0x28
        switch (srcclk)
 80044c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044c8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80044cc:	d023      	beq.n	8004516 <HAL_RCCEx_GetPeriphCLKFreq+0xce2>
 80044ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044d0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80044d4:	d858      	bhi.n	8004588 <HAL_RCCEx_GetPeriphCLKFreq+0xd54>
 80044d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044d8:	2bc0      	cmp	r3, #192	@ 0xc0
 80044da:	d019      	beq.n	8004510 <HAL_RCCEx_GetPeriphCLKFreq+0xcdc>
 80044dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044de:	2bc0      	cmp	r3, #192	@ 0xc0
 80044e0:	d852      	bhi.n	8004588 <HAL_RCCEx_GetPeriphCLKFreq+0xd54>
 80044e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d003      	beq.n	80044f0 <HAL_RCCEx_GetPeriphCLKFreq+0xcbc>
 80044e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044ea:	2b40      	cmp	r3, #64	@ 0x40
 80044ec:	d008      	beq.n	8004500 <HAL_RCCEx_GetPeriphCLKFreq+0xccc>
 80044ee:	e04b      	b.n	8004588 <HAL_RCCEx_GetPeriphCLKFreq+0xd54>
        {
          case RCC_SPI3CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80044f0:	f107 0318 	add.w	r3, r7, #24
 80044f4:	4618      	mov	r0, r3
 80044f6:	f7fe fec5 	bl	8003284 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 80044fa:	69fb      	ldr	r3, [r7, #28]
 80044fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80044fe:	e046      	b.n	800458e <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
          }
          case RCC_SPI3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004500:	f107 030c 	add.w	r3, r7, #12
 8004504:	4618      	mov	r0, r3
 8004506:	f7ff f829 	bl	800355c <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800450e:	e03e      	b.n	800458e <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
            break;
          }
#endif /* RCC_SPI3CLKSOURCE_PLL3P */
          case RCC_SPI3CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8004510:	4b20      	ldr	r3, [pc, #128]	@ (8004594 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8004512:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004514:	e03b      	b.n	800458e <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
          }
          case RCC_SPI3CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8004516:	4b1e      	ldr	r3, [pc, #120]	@ (8004590 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8004518:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800451c:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8004520:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8004522:	4b1b      	ldr	r3, [pc, #108]	@ (8004590 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f003 0302 	and.w	r3, r3, #2
 800452a:	2b02      	cmp	r3, #2
 800452c:	d10c      	bne.n	8004548 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
 800452e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004530:	2b00      	cmp	r3, #0
 8004532:	d109      	bne.n	8004548 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004534:	4b16      	ldr	r3, [pc, #88]	@ (8004590 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	08db      	lsrs	r3, r3, #3
 800453a:	f003 0303 	and.w	r3, r3, #3
 800453e:	4a16      	ldr	r2, [pc, #88]	@ (8004598 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8004540:	fa22 f303 	lsr.w	r3, r2, r3
 8004544:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004546:	e01e      	b.n	8004586 <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8004548:	4b11      	ldr	r3, [pc, #68]	@ (8004590 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004550:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004554:	d106      	bne.n	8004564 <HAL_RCCEx_GetPeriphCLKFreq+0xd30>
 8004556:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004558:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800455c:	d102      	bne.n	8004564 <HAL_RCCEx_GetPeriphCLKFreq+0xd30>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800455e:	4b0f      	ldr	r3, [pc, #60]	@ (800459c <HAL_RCCEx_GetPeriphCLKFreq+0xd68>)
 8004560:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004562:	e010      	b.n	8004586 <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8004564:	4b0a      	ldr	r3, [pc, #40]	@ (8004590 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800456c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004570:	d106      	bne.n	8004580 <HAL_RCCEx_GetPeriphCLKFreq+0xd4c>
 8004572:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004574:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004578:	d102      	bne.n	8004580 <HAL_RCCEx_GetPeriphCLKFreq+0xd4c>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800457a:	4b09      	ldr	r3, [pc, #36]	@ (80045a0 <HAL_RCCEx_GetPeriphCLKFreq+0xd6c>)
 800457c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800457e:	e002      	b.n	8004586 <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8004580:	2300      	movs	r3, #0
 8004582:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 8004584:	e003      	b.n	800458e <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
 8004586:	e002      	b.n	800458e <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
          }
          default:
          {
            frequency = 0;
 8004588:	2300      	movs	r3, #0
 800458a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800458c:	bf00      	nop
          }
        }
        break;
 800458e:	e086      	b.n	800469e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004590:	44020c00 	.word	0x44020c00
 8004594:	00bb8000 	.word	0x00bb8000
 8004598:	03d09000 	.word	0x03d09000
 800459c:	003d0900 	.word	0x003d0900
 80045a0:	017d7840 	.word	0x017d7840
        break;
#endif /* CEC */

      case RCC_PERIPHCLK_RNG:
        /* Get the current RNG source */
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 80045a4:	4b40      	ldr	r3, [pc, #256]	@ (80046a8 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 80045a6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80045aa:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80045ae:	62bb      	str	r3, [r7, #40]	@ 0x28

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 80045b0:	4b3d      	ldr	r3, [pc, #244]	@ (80046a8 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80045b8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80045bc:	d105      	bne.n	80045ca <HAL_RCCEx_GetPeriphCLKFreq+0xd96>
 80045be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d102      	bne.n	80045ca <HAL_RCCEx_GetPeriphCLKFreq+0xd96>
        {
          frequency = HSI48_VALUE;
 80045c4:	4b39      	ldr	r3, [pc, #228]	@ (80046ac <HAL_RCCEx_GetPeriphCLKFreq+0xe78>)
 80045c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80045c8:	e031      	b.n	800462e <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY)) && (srcclk == RCC_RNGCLKSOURCE_PLL1Q))
 80045ca:	4b37      	ldr	r3, [pc, #220]	@ (80046a8 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045d2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80045d6:	d10a      	bne.n	80045ee <HAL_RCCEx_GetPeriphCLKFreq+0xdba>
 80045d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045da:	2b10      	cmp	r3, #16
 80045dc:	d107      	bne.n	80045ee <HAL_RCCEx_GetPeriphCLKFreq+0xdba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80045de:	f107 0318 	add.w	r3, r7, #24
 80045e2:	4618      	mov	r0, r3
 80045e4:	f7fe fe4e 	bl	8003284 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80045e8:	69fb      	ldr	r3, [r7, #28]
 80045ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80045ec:	e01f      	b.n	800462e <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RNGCLKSOURCE_LSE))
 80045ee:	4b2e      	ldr	r3, [pc, #184]	@ (80046a8 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 80045f0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80045f4:	f003 0302 	and.w	r3, r3, #2
 80045f8:	2b02      	cmp	r3, #2
 80045fa:	d106      	bne.n	800460a <HAL_RCCEx_GetPeriphCLKFreq+0xdd6>
 80045fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045fe:	2b20      	cmp	r3, #32
 8004600:	d103      	bne.n	800460a <HAL_RCCEx_GetPeriphCLKFreq+0xdd6>
        {
          frequency = LSE_VALUE;
 8004602:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004606:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004608:	e011      	b.n	800462e <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_LSI))
 800460a:	4b27      	ldr	r3, [pc, #156]	@ (80046a8 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 800460c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004610:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004614:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004618:	d106      	bne.n	8004628 <HAL_RCCEx_GetPeriphCLKFreq+0xdf4>
 800461a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800461c:	2b30      	cmp	r3, #48	@ 0x30
 800461e:	d103      	bne.n	8004628 <HAL_RCCEx_GetPeriphCLKFreq+0xdf4>
        {
          frequency = LSI_VALUE;
 8004620:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004624:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004626:	e002      	b.n	800462e <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }

        /* Clock not enabled for RNG */
        else
        {
          frequency = 0U;
 8004628:	2300      	movs	r3, #0
 800462a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        break;
 800462c:	e037      	b.n	800469e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 800462e:	e036      	b.n	800469e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

#if defined(USB_DRD_FS)
      case RCC_PERIPHCLK_USB:
        /* Get the current USB kernel source */
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 8004630:	4b1d      	ldr	r3, [pc, #116]	@ (80046a8 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8004632:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004636:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800463a:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USBCLKSOURCE_PLL1Q)
 800463c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800463e:	2b10      	cmp	r3, #16
 8004640:	d107      	bne.n	8004652 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004642:	f107 0318 	add.w	r3, r7, #24
 8004646:	4618      	mov	r0, r3
 8004648:	f7fe fe1c 	bl	8003284 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800464c:	69fb      	ldr	r3, [r7, #28]
 800464e:	62fb      	str	r3, [r7, #44]	@ 0x2c
          break;
 8004650:	e025      	b.n	800469e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
          frequency = pll3_clocks.PLL3_Q_Frequency;
        }
#else
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USBCLKSOURCE_PLL2Q))
 8004652:	4b15      	ldr	r3, [pc, #84]	@ (80046a8 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800465a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800465e:	d10a      	bne.n	8004676 <HAL_RCCEx_GetPeriphCLKFreq+0xe42>
 8004660:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004662:	2b20      	cmp	r3, #32
 8004664:	d107      	bne.n	8004676 <HAL_RCCEx_GetPeriphCLKFreq+0xe42>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004666:	f107 030c 	add.w	r3, r7, #12
 800466a:	4618      	mov	r0, r3
 800466c:	f7fe ff76 	bl	800355c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004670:	693b      	ldr	r3, [r7, #16]
 8004672:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004674:	e00f      	b.n	8004696 <HAL_RCCEx_GetPeriphCLKFreq+0xe62>
        }
#endif /* RCC_USBCLKSOURCE_PLL3 */
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_USBCLKSOURCE_HSI48))
 8004676:	4b0c      	ldr	r3, [pc, #48]	@ (80046a8 <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800467e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004682:	d105      	bne.n	8004690 <HAL_RCCEx_GetPeriphCLKFreq+0xe5c>
 8004684:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004686:	2b30      	cmp	r3, #48	@ 0x30
 8004688:	d102      	bne.n	8004690 <HAL_RCCEx_GetPeriphCLKFreq+0xe5c>
        {
          frequency = HSI48_VALUE;
 800468a:	4b08      	ldr	r3, [pc, #32]	@ (80046ac <HAL_RCCEx_GetPeriphCLKFreq+0xe78>)
 800468c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800468e:	e002      	b.n	8004696 <HAL_RCCEx_GetPeriphCLKFreq+0xe62>
        }
        /* Clock not enabled for USB */
        else
        {
          frequency = 0U;
 8004690:	2300      	movs	r3, #0
 8004692:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }

        break;
 8004694:	e003      	b.n	800469e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004696:	e002      	b.n	800469e <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>


      default:
        frequency = 0U;
 8004698:	2300      	movs	r3, #0
 800469a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800469c:	bf00      	nop
#endif /* USB_DRD_FS */
    }
  }
  return (frequency);
 800469e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 80046a0:	4618      	mov	r0, r3
 80046a2:	3730      	adds	r7, #48	@ 0x30
 80046a4:	46bd      	mov	sp, r7
 80046a6:	bd80      	pop	{r7, pc}
 80046a8:	44020c00 	.word	0x44020c00
 80046ac:	02dc6c00 	.word	0x02dc6c00

080046b0 <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 80046b0:	b580      	push	{r7, lr}
 80046b2:	b084      	sub	sp, #16
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 80046b8:	4b48      	ldr	r3, [pc, #288]	@ (80047dc <RCCEx_PLL2_Config+0x12c>)
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	4a47      	ldr	r2, [pc, #284]	@ (80047dc <RCCEx_PLL2_Config+0x12c>)
 80046be:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80046c2:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80046c4:	f7fc fb64 	bl	8000d90 <HAL_GetTick>
 80046c8:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80046ca:	e008      	b.n	80046de <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80046cc:	f7fc fb60 	bl	8000d90 <HAL_GetTick>
 80046d0:	4602      	mov	r2, r0
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	1ad3      	subs	r3, r2, r3
 80046d6:	2b02      	cmp	r3, #2
 80046d8:	d901      	bls.n	80046de <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 80046da:	2303      	movs	r3, #3
 80046dc:	e07a      	b.n	80047d4 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80046de:	4b3f      	ldr	r3, [pc, #252]	@ (80047dc <RCCEx_PLL2_Config+0x12c>)
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d1f0      	bne.n	80046cc <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 80046ea:	4b3c      	ldr	r3, [pc, #240]	@ (80047dc <RCCEx_PLL2_Config+0x12c>)
 80046ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046ee:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80046f2:	f023 0303 	bic.w	r3, r3, #3
 80046f6:	687a      	ldr	r2, [r7, #4]
 80046f8:	6811      	ldr	r1, [r2, #0]
 80046fa:	687a      	ldr	r2, [r7, #4]
 80046fc:	6852      	ldr	r2, [r2, #4]
 80046fe:	0212      	lsls	r2, r2, #8
 8004700:	430a      	orrs	r2, r1
 8004702:	4936      	ldr	r1, [pc, #216]	@ (80047dc <RCCEx_PLL2_Config+0x12c>)
 8004704:	4313      	orrs	r3, r2
 8004706:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	689b      	ldr	r3, [r3, #8]
 800470c:	3b01      	subs	r3, #1
 800470e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	68db      	ldr	r3, [r3, #12]
 8004716:	3b01      	subs	r3, #1
 8004718:	025b      	lsls	r3, r3, #9
 800471a:	b29b      	uxth	r3, r3
 800471c:	431a      	orrs	r2, r3
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	691b      	ldr	r3, [r3, #16]
 8004722:	3b01      	subs	r3, #1
 8004724:	041b      	lsls	r3, r3, #16
 8004726:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800472a:	431a      	orrs	r2, r3
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	695b      	ldr	r3, [r3, #20]
 8004730:	3b01      	subs	r3, #1
 8004732:	061b      	lsls	r3, r3, #24
 8004734:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004738:	4928      	ldr	r1, [pc, #160]	@ (80047dc <RCCEx_PLL2_Config+0x12c>)
 800473a:	4313      	orrs	r3, r2
 800473c:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 800473e:	4b27      	ldr	r3, [pc, #156]	@ (80047dc <RCCEx_PLL2_Config+0x12c>)
 8004740:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004742:	f023 020c 	bic.w	r2, r3, #12
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	699b      	ldr	r3, [r3, #24]
 800474a:	4924      	ldr	r1, [pc, #144]	@ (80047dc <RCCEx_PLL2_Config+0x12c>)
 800474c:	4313      	orrs	r3, r2
 800474e:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 8004750:	4b22      	ldr	r3, [pc, #136]	@ (80047dc <RCCEx_PLL2_Config+0x12c>)
 8004752:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004754:	f023 0220 	bic.w	r2, r3, #32
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	69db      	ldr	r3, [r3, #28]
 800475c:	491f      	ldr	r1, [pc, #124]	@ (80047dc <RCCEx_PLL2_Config+0x12c>)
 800475e:	4313      	orrs	r3, r2
 8004760:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 8004762:	4b1e      	ldr	r3, [pc, #120]	@ (80047dc <RCCEx_PLL2_Config+0x12c>)
 8004764:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800476a:	491c      	ldr	r1, [pc, #112]	@ (80047dc <RCCEx_PLL2_Config+0x12c>)
 800476c:	4313      	orrs	r3, r2
 800476e:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 8004770:	4b1a      	ldr	r3, [pc, #104]	@ (80047dc <RCCEx_PLL2_Config+0x12c>)
 8004772:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004774:	4a19      	ldr	r2, [pc, #100]	@ (80047dc <RCCEx_PLL2_Config+0x12c>)
 8004776:	f023 0310 	bic.w	r3, r3, #16
 800477a:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 800477c:	4b17      	ldr	r3, [pc, #92]	@ (80047dc <RCCEx_PLL2_Config+0x12c>)
 800477e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004780:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004784:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8004788:	687a      	ldr	r2, [r7, #4]
 800478a:	6a12      	ldr	r2, [r2, #32]
 800478c:	00d2      	lsls	r2, r2, #3
 800478e:	4913      	ldr	r1, [pc, #76]	@ (80047dc <RCCEx_PLL2_Config+0x12c>)
 8004790:	4313      	orrs	r3, r2
 8004792:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 8004794:	4b11      	ldr	r3, [pc, #68]	@ (80047dc <RCCEx_PLL2_Config+0x12c>)
 8004796:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004798:	4a10      	ldr	r2, [pc, #64]	@ (80047dc <RCCEx_PLL2_Config+0x12c>)
 800479a:	f043 0310 	orr.w	r3, r3, #16
 800479e:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2. */
  __HAL_RCC_PLL2_ENABLE();
 80047a0:	4b0e      	ldr	r3, [pc, #56]	@ (80047dc <RCCEx_PLL2_Config+0x12c>)
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	4a0d      	ldr	r2, [pc, #52]	@ (80047dc <RCCEx_PLL2_Config+0x12c>)
 80047a6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80047aa:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80047ac:	f7fc faf0 	bl	8000d90 <HAL_GetTick>
 80047b0:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80047b2:	e008      	b.n	80047c6 <RCCEx_PLL2_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80047b4:	f7fc faec 	bl	8000d90 <HAL_GetTick>
 80047b8:	4602      	mov	r2, r0
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	1ad3      	subs	r3, r2, r3
 80047be:	2b02      	cmp	r3, #2
 80047c0:	d901      	bls.n	80047c6 <RCCEx_PLL2_Config+0x116>
    {
      return HAL_TIMEOUT;
 80047c2:	2303      	movs	r3, #3
 80047c4:	e006      	b.n	80047d4 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80047c6:	4b05      	ldr	r3, [pc, #20]	@ (80047dc <RCCEx_PLL2_Config+0x12c>)
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d0f0      	beq.n	80047b4 <RCCEx_PLL2_Config+0x104>
    }
  }
  return HAL_OK;
 80047d2:	2300      	movs	r3, #0

}
 80047d4:	4618      	mov	r0, r3
 80047d6:	3710      	adds	r7, #16
 80047d8:	46bd      	mov	sp, r7
 80047da:	bd80      	pop	{r7, pc}
 80047dc:	44020c00 	.word	0x44020c00

080047e0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80047e0:	b580      	push	{r7, lr}
 80047e2:	b082      	sub	sp, #8
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d101      	bne.n	80047f2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80047ee:	2301      	movs	r3, #1
 80047f0:	e042      	b.n	8004878 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d106      	bne.n	800480a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2200      	movs	r2, #0
 8004800:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004804:	6878      	ldr	r0, [r7, #4]
 8004806:	f7fc f891 	bl	800092c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	2224      	movs	r2, #36	@ 0x24
 800480e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	681a      	ldr	r2, [r3, #0]
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f022 0201 	bic.w	r2, r2, #1
 8004820:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004826:	2b00      	cmp	r3, #0
 8004828:	d002      	beq.n	8004830 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800482a:	6878      	ldr	r0, [r7, #4]
 800482c:	f000 fd0e 	bl	800524c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004830:	6878      	ldr	r0, [r7, #4]
 8004832:	f000 fb8d 	bl	8004f50 <UART_SetConfig>
 8004836:	4603      	mov	r3, r0
 8004838:	2b01      	cmp	r3, #1
 800483a:	d101      	bne.n	8004840 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800483c:	2301      	movs	r3, #1
 800483e:	e01b      	b.n	8004878 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	685a      	ldr	r2, [r3, #4]
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800484e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	689a      	ldr	r2, [r3, #8]
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800485e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	681a      	ldr	r2, [r3, #0]
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	f042 0201 	orr.w	r2, r2, #1
 800486e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004870:	6878      	ldr	r0, [r7, #4]
 8004872:	f000 fd8d 	bl	8005390 <UART_CheckIdleState>
 8004876:	4603      	mov	r3, r0
}
 8004878:	4618      	mov	r0, r3
 800487a:	3708      	adds	r7, #8
 800487c:	46bd      	mov	sp, r7
 800487e:	bd80      	pop	{r7, pc}

08004880 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004880:	b580      	push	{r7, lr}
 8004882:	b08a      	sub	sp, #40	@ 0x28
 8004884:	af00      	add	r7, sp, #0
 8004886:	60f8      	str	r0, [r7, #12]
 8004888:	60b9      	str	r1, [r7, #8]
 800488a:	4613      	mov	r3, r2
 800488c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004894:	2b20      	cmp	r3, #32
 8004896:	d146      	bne.n	8004926 <HAL_UART_Receive_IT+0xa6>
  {
    if ((pData == NULL) || (Size == 0U))
 8004898:	68bb      	ldr	r3, [r7, #8]
 800489a:	2b00      	cmp	r3, #0
 800489c:	d002      	beq.n	80048a4 <HAL_UART_Receive_IT+0x24>
 800489e:	88fb      	ldrh	r3, [r7, #6]
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d101      	bne.n	80048a8 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80048a4:	2301      	movs	r3, #1
 80048a6:	e03f      	b.n	8004928 <HAL_UART_Receive_IT+0xa8>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	2200      	movs	r2, #0
 80048ac:	66da      	str	r2, [r3, #108]	@ 0x6c

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Rx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	689b      	ldr	r3, [r3, #8]
 80048b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048b8:	2b40      	cmp	r3, #64	@ 0x40
 80048ba:	d107      	bne.n	80048cc <HAL_UART_Receive_IT+0x4c>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	689a      	ldr	r2, [r3, #8]
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80048ca:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	4a17      	ldr	r2, [pc, #92]	@ (8004930 <HAL_UART_Receive_IT+0xb0>)
 80048d2:	4293      	cmp	r3, r2
 80048d4:	d01f      	beq.n	8004916 <HAL_UART_Receive_IT+0x96>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	685b      	ldr	r3, [r3, #4]
 80048dc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d018      	beq.n	8004916 <HAL_UART_Receive_IT+0x96>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048ea:	697b      	ldr	r3, [r7, #20]
 80048ec:	e853 3f00 	ldrex	r3, [r3]
 80048f0:	613b      	str	r3, [r7, #16]
   return(result);
 80048f2:	693b      	ldr	r3, [r7, #16]
 80048f4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80048f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	461a      	mov	r2, r3
 8004900:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004902:	623b      	str	r3, [r7, #32]
 8004904:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004906:	69f9      	ldr	r1, [r7, #28]
 8004908:	6a3a      	ldr	r2, [r7, #32]
 800490a:	e841 2300 	strex	r3, r2, [r1]
 800490e:	61bb      	str	r3, [r7, #24]
   return(result);
 8004910:	69bb      	ldr	r3, [r7, #24]
 8004912:	2b00      	cmp	r3, #0
 8004914:	d1e6      	bne.n	80048e4 <HAL_UART_Receive_IT+0x64>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004916:	88fb      	ldrh	r3, [r7, #6]
 8004918:	461a      	mov	r2, r3
 800491a:	68b9      	ldr	r1, [r7, #8]
 800491c:	68f8      	ldr	r0, [r7, #12]
 800491e:	f000 fe4f 	bl	80055c0 <UART_Start_Receive_IT>
 8004922:	4603      	mov	r3, r0
 8004924:	e000      	b.n	8004928 <HAL_UART_Receive_IT+0xa8>
  }
  else
  {
    return HAL_BUSY;
 8004926:	2302      	movs	r3, #2
  }
}
 8004928:	4618      	mov	r0, r3
 800492a:	3728      	adds	r7, #40	@ 0x28
 800492c:	46bd      	mov	sp, r7
 800492e:	bd80      	pop	{r7, pc}
 8004930:	44002400 	.word	0x44002400

08004934 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004934:	b580      	push	{r7, lr}
 8004936:	b0ae      	sub	sp, #184	@ 0xb8
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	69db      	ldr	r3, [r3, #28]
 8004942:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	689b      	ldr	r3, [r3, #8]
 8004956:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800495a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800495e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8004962:	4013      	ands	r3, r2
 8004964:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (errorflags == 0U)
 8004968:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800496c:	2b00      	cmp	r3, #0
 800496e:	d11b      	bne.n	80049a8 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8004970:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004974:	f003 0320 	and.w	r3, r3, #32
 8004978:	2b00      	cmp	r3, #0
 800497a:	d015      	beq.n	80049a8 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800497c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004980:	f003 0320 	and.w	r3, r3, #32
 8004984:	2b00      	cmp	r3, #0
 8004986:	d105      	bne.n	8004994 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8004988:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800498c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004990:	2b00      	cmp	r3, #0
 8004992:	d009      	beq.n	80049a8 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004998:	2b00      	cmp	r3, #0
 800499a:	f000 82ac 	beq.w	8004ef6 <HAL_UART_IRQHandler+0x5c2>
      {
        huart->RxISR(huart);
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80049a2:	6878      	ldr	r0, [r7, #4]
 80049a4:	4798      	blx	r3
      }
      return;
 80049a6:	e2a6      	b.n	8004ef6 <HAL_UART_IRQHandler+0x5c2>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80049a8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	f000 80fd 	beq.w	8004bac <HAL_UART_IRQHandler+0x278>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80049b2:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80049b6:	4b7a      	ldr	r3, [pc, #488]	@ (8004ba0 <HAL_UART_IRQHandler+0x26c>)
 80049b8:	4013      	ands	r3, r2
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d106      	bne.n	80049cc <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80049be:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80049c2:	4b78      	ldr	r3, [pc, #480]	@ (8004ba4 <HAL_UART_IRQHandler+0x270>)
 80049c4:	4013      	ands	r3, r2
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	f000 80f0 	beq.w	8004bac <HAL_UART_IRQHandler+0x278>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80049cc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80049d0:	f003 0301 	and.w	r3, r3, #1
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d011      	beq.n	80049fc <HAL_UART_IRQHandler+0xc8>
 80049d8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80049dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d00b      	beq.n	80049fc <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	2201      	movs	r2, #1
 80049ea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049f2:	f043 0201 	orr.w	r2, r3, #1
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80049fc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004a00:	f003 0302 	and.w	r3, r3, #2
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d011      	beq.n	8004a2c <HAL_UART_IRQHandler+0xf8>
 8004a08:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004a0c:	f003 0301 	and.w	r3, r3, #1
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d00b      	beq.n	8004a2c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	2202      	movs	r2, #2
 8004a1a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a22:	f043 0204 	orr.w	r2, r3, #4
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004a2c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004a30:	f003 0304 	and.w	r3, r3, #4
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d011      	beq.n	8004a5c <HAL_UART_IRQHandler+0x128>
 8004a38:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004a3c:	f003 0301 	and.w	r3, r3, #1
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d00b      	beq.n	8004a5c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	2204      	movs	r2, #4
 8004a4a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a52:	f043 0202 	orr.w	r2, r3, #2
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004a5c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004a60:	f003 0308 	and.w	r3, r3, #8
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d017      	beq.n	8004a98 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8004a68:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004a6c:	f003 0320 	and.w	r3, r3, #32
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d105      	bne.n	8004a80 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8004a74:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004a78:	4b49      	ldr	r3, [pc, #292]	@ (8004ba0 <HAL_UART_IRQHandler+0x26c>)
 8004a7a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d00b      	beq.n	8004a98 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	2208      	movs	r2, #8
 8004a86:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a8e:	f043 0208 	orr.w	r2, r3, #8
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004a98:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004a9c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d012      	beq.n	8004aca <HAL_UART_IRQHandler+0x196>
 8004aa4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004aa8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d00c      	beq.n	8004aca <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004ab8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ac0:	f043 0220 	orr.w	r2, r3, #32
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	f000 8212 	beq.w	8004efa <HAL_UART_IRQHandler+0x5c6>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8004ad6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004ada:	f003 0320 	and.w	r3, r3, #32
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d013      	beq.n	8004b0a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8004ae2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004ae6:	f003 0320 	and.w	r3, r3, #32
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d105      	bne.n	8004afa <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8004aee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004af2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d007      	beq.n	8004b0a <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d003      	beq.n	8004b0a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b06:	6878      	ldr	r0, [r7, #4]
 8004b08:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b10:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	689b      	ldr	r3, [r3, #8]
 8004b1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b1e:	2b40      	cmp	r3, #64	@ 0x40
 8004b20:	d005      	beq.n	8004b2e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004b22:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004b26:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d02e      	beq.n	8004b8c <HAL_UART_IRQHandler+0x258>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004b2e:	6878      	ldr	r0, [r7, #4]
 8004b30:	f000 fe68 	bl	8005804 <UART_EndRxTransfer>

#if defined(HAL_DMA_MODULE_ENABLED)
        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	689b      	ldr	r3, [r3, #8]
 8004b3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b3e:	2b40      	cmp	r3, #64	@ 0x40
 8004b40:	d120      	bne.n	8004b84 <HAL_UART_IRQHandler+0x250>
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d017      	beq.n	8004b7c <HAL_UART_IRQHandler+0x248>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004b52:	4a15      	ldr	r2, [pc, #84]	@ (8004ba8 <HAL_UART_IRQHandler+0x274>)
 8004b54:	66da      	str	r2, [r3, #108]	@ 0x6c

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004b5c:	4618      	mov	r0, r3
 8004b5e:	f7fc fb2f 	bl	80011c0 <HAL_DMA_Abort_IT>
 8004b62:	4603      	mov	r3, r0
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d019      	beq.n	8004b9c <HAL_UART_IRQHandler+0x268>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004b6e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004b70:	687a      	ldr	r2, [r7, #4]
 8004b72:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8004b76:	4610      	mov	r0, r2
 8004b78:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b7a:	e00f      	b.n	8004b9c <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004b7c:	6878      	ldr	r0, [r7, #4]
 8004b7e:	f000 f9d1 	bl	8004f24 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b82:	e00b      	b.n	8004b9c <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004b84:	6878      	ldr	r0, [r7, #4]
 8004b86:	f000 f9cd 	bl	8004f24 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b8a:	e007      	b.n	8004b9c <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004b8c:	6878      	ldr	r0, [r7, #4]
 8004b8e:	f000 f9c9 	bl	8004f24 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	2200      	movs	r2, #0
 8004b96:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8004b9a:	e1ae      	b.n	8004efa <HAL_UART_IRQHandler+0x5c6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b9c:	bf00      	nop
    return;
 8004b9e:	e1ac      	b.n	8004efa <HAL_UART_IRQHandler+0x5c6>
 8004ba0:	10000001 	.word	0x10000001
 8004ba4:	04000120 	.word	0x04000120
 8004ba8:	080058d1 	.word	0x080058d1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004bb0:	2b01      	cmp	r3, #1
 8004bb2:	f040 8142 	bne.w	8004e3a <HAL_UART_IRQHandler+0x506>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004bb6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004bba:	f003 0310 	and.w	r3, r3, #16
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	f000 813b 	beq.w	8004e3a <HAL_UART_IRQHandler+0x506>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004bc4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004bc8:	f003 0310 	and.w	r3, r3, #16
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	f000 8134 	beq.w	8004e3a <HAL_UART_IRQHandler+0x506>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	2210      	movs	r2, #16
 8004bd8:	621a      	str	r2, [r3, #32]

#if defined(HAL_DMA_MODULE_ENABLED)
    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	689b      	ldr	r3, [r3, #8]
 8004be0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004be4:	2b40      	cmp	r3, #64	@ 0x40
 8004be6:	f040 80aa 	bne.w	8004d3e <HAL_UART_IRQHandler+0x40a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004bf4:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
      if ((nb_remaining_rx_data > 0U)
 8004bf8:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	f000 8084 	beq.w	8004d0a <HAL_UART_IRQHandler+0x3d6>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004c08:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 8004c0c:	429a      	cmp	r2, r3
 8004c0e:	d27c      	bcs.n	8004d0a <HAL_UART_IRQHandler+0x3d6>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 8004c16:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Mode != DMA_LINKEDLIST_CIRCULAR)
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004c20:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c22:	2b81      	cmp	r3, #129	@ 0x81
 8004c24:	d060      	beq.n	8004ce8 <HAL_UART_IRQHandler+0x3b4>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c2c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004c2e:	e853 3f00 	ldrex	r3, [r3]
 8004c32:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004c34:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004c36:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004c3a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	461a      	mov	r2, r3
 8004c44:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004c48:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004c4c:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c4e:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004c50:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004c54:	e841 2300 	strex	r3, r2, [r1]
 8004c58:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004c5a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d1e2      	bne.n	8004c26 <HAL_UART_IRQHandler+0x2f2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	3308      	adds	r3, #8
 8004c66:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c68:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004c6a:	e853 3f00 	ldrex	r3, [r3]
 8004c6e:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004c70:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004c72:	f023 0301 	bic.w	r3, r3, #1
 8004c76:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	3308      	adds	r3, #8
 8004c80:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8004c84:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004c86:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c88:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004c8a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004c8c:	e841 2300 	strex	r3, r2, [r1]
 8004c90:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004c92:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d1e3      	bne.n	8004c60 <HAL_UART_IRQHandler+0x32c>
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	2220      	movs	r2, #32
 8004c9c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	2200      	movs	r2, #0
 8004ca4:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004cae:	e853 3f00 	ldrex	r3, [r3]
 8004cb2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004cb4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004cb6:	f023 0310 	bic.w	r3, r3, #16
 8004cba:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	461a      	mov	r2, r3
 8004cc4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004cc8:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004cca:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ccc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004cce:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004cd0:	e841 2300 	strex	r3, r2, [r1]
 8004cd4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004cd6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d1e4      	bne.n	8004ca6 <HAL_UART_IRQHandler+0x372>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004ce2:	4618      	mov	r0, r3
 8004ce4:	f7fc f9f0 	bl	80010c8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	2202      	movs	r2, #2
 8004cec:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004cfa:	b29b      	uxth	r3, r3
 8004cfc:	1ad3      	subs	r3, r2, r3
 8004cfe:	b29b      	uxth	r3, r3
 8004d00:	4619      	mov	r1, r3
 8004d02:	6878      	ldr	r0, [r7, #4]
 8004d04:	f000 f918 	bl	8004f38 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004d08:	e0f9      	b.n	8004efe <HAL_UART_IRQHandler+0x5ca>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004d10:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 8004d14:	429a      	cmp	r2, r3
 8004d16:	f040 80f2 	bne.w	8004efe <HAL_UART_IRQHandler+0x5ca>
          if (huart->hdmarx->Mode == DMA_LINKEDLIST_CIRCULAR)
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004d20:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d22:	2b81      	cmp	r3, #129	@ 0x81
 8004d24:	f040 80eb 	bne.w	8004efe <HAL_UART_IRQHandler+0x5ca>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2202      	movs	r2, #2
 8004d2c:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004d34:	4619      	mov	r1, r3
 8004d36:	6878      	ldr	r0, [r7, #4]
 8004d38:	f000 f8fe 	bl	8004f38 <HAL_UARTEx_RxEventCallback>
      return;
 8004d3c:	e0df      	b.n	8004efe <HAL_UART_IRQHandler+0x5ca>
    {
#endif /* HAL_DMA_MODULE_ENABLED */
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004d4a:	b29b      	uxth	r3, r3
 8004d4c:	1ad3      	subs	r3, r2, r3
 8004d4e:	f8a7 30a2 	strh.w	r3, [r7, #162]	@ 0xa2
      if ((huart->RxXferCount > 0U)
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004d58:	b29b      	uxth	r3, r3
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	f000 80d1 	beq.w	8004f02 <HAL_UART_IRQHandler+0x5ce>
          && (nb_rx_data > 0U))
 8004d60:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	f000 80cc 	beq.w	8004f02 <HAL_UART_IRQHandler+0x5ce>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d72:	e853 3f00 	ldrex	r3, [r3]
 8004d76:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004d78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d7a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004d7e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	461a      	mov	r2, r3
 8004d88:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004d8c:	647b      	str	r3, [r7, #68]	@ 0x44
 8004d8e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d90:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004d92:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004d94:	e841 2300 	strex	r3, r2, [r1]
 8004d98:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004d9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d1e4      	bne.n	8004d6a <HAL_UART_IRQHandler+0x436>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	3308      	adds	r3, #8
 8004da6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004da8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004daa:	e853 3f00 	ldrex	r3, [r3]
 8004dae:	623b      	str	r3, [r7, #32]
   return(result);
 8004db0:	6a3b      	ldr	r3, [r7, #32]
 8004db2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004db6:	f023 0301 	bic.w	r3, r3, #1
 8004dba:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	3308      	adds	r3, #8
 8004dc4:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8004dc8:	633a      	str	r2, [r7, #48]	@ 0x30
 8004dca:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dcc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004dce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004dd0:	e841 2300 	strex	r3, r2, [r1]
 8004dd4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004dd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d1e1      	bne.n	8004da0 <HAL_UART_IRQHandler+0x46c>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	2220      	movs	r2, #32
 8004de0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	2200      	movs	r2, #0
 8004de8:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	2200      	movs	r2, #0
 8004dee:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004df6:	693b      	ldr	r3, [r7, #16]
 8004df8:	e853 3f00 	ldrex	r3, [r3]
 8004dfc:	60fb      	str	r3, [r7, #12]
   return(result);
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	f023 0310 	bic.w	r3, r3, #16
 8004e04:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	461a      	mov	r2, r3
 8004e0e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004e12:	61fb      	str	r3, [r7, #28]
 8004e14:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e16:	69b9      	ldr	r1, [r7, #24]
 8004e18:	69fa      	ldr	r2, [r7, #28]
 8004e1a:	e841 2300 	strex	r3, r2, [r1]
 8004e1e:	617b      	str	r3, [r7, #20]
   return(result);
 8004e20:	697b      	ldr	r3, [r7, #20]
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d1e4      	bne.n	8004df0 <HAL_UART_IRQHandler+0x4bc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	2202      	movs	r2, #2
 8004e2a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004e2c:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 8004e30:	4619      	mov	r1, r3
 8004e32:	6878      	ldr	r0, [r7, #4]
 8004e34:	f000 f880 	bl	8004f38 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004e38:	e063      	b.n	8004f02 <HAL_UART_IRQHandler+0x5ce>
    }
#endif /* HAL_DMA_MODULE_ENABLED */
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004e3a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004e3e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d00e      	beq.n	8004e64 <HAL_UART_IRQHandler+0x530>
 8004e46:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004e4a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d008      	beq.n	8004e64 <HAL_UART_IRQHandler+0x530>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8004e5a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004e5c:	6878      	ldr	r0, [r7, #4]
 8004e5e:	f001 fa95 	bl	800638c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004e62:	e051      	b.n	8004f08 <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8004e64:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004e68:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d014      	beq.n	8004e9a <HAL_UART_IRQHandler+0x566>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8004e70:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004e74:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d105      	bne.n	8004e88 <HAL_UART_IRQHandler+0x554>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8004e7c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004e80:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d008      	beq.n	8004e9a <HAL_UART_IRQHandler+0x566>
  {
    if (huart->TxISR != NULL)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d03a      	beq.n	8004f06 <HAL_UART_IRQHandler+0x5d2>
    {
      huart->TxISR(huart);
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004e94:	6878      	ldr	r0, [r7, #4]
 8004e96:	4798      	blx	r3
    }
    return;
 8004e98:	e035      	b.n	8004f06 <HAL_UART_IRQHandler+0x5d2>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004e9a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004e9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d009      	beq.n	8004eba <HAL_UART_IRQHandler+0x586>
 8004ea6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004eaa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d003      	beq.n	8004eba <HAL_UART_IRQHandler+0x586>
  {
    UART_EndTransmit_IT(huart);
 8004eb2:	6878      	ldr	r0, [r7, #4]
 8004eb4:	f000 fd1e 	bl	80058f4 <UART_EndTransmit_IT>
    return;
 8004eb8:	e026      	b.n	8004f08 <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8004eba:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004ebe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d009      	beq.n	8004eda <HAL_UART_IRQHandler+0x5a6>
 8004ec6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004eca:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d003      	beq.n	8004eda <HAL_UART_IRQHandler+0x5a6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8004ed2:	6878      	ldr	r0, [r7, #4]
 8004ed4:	f001 fa6e 	bl	80063b4 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004ed8:	e016      	b.n	8004f08 <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8004eda:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004ede:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d010      	beq.n	8004f08 <HAL_UART_IRQHandler+0x5d4>
 8004ee6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	da0c      	bge.n	8004f08 <HAL_UART_IRQHandler+0x5d4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8004eee:	6878      	ldr	r0, [r7, #4]
 8004ef0:	f001 fa56 	bl	80063a0 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004ef4:	e008      	b.n	8004f08 <HAL_UART_IRQHandler+0x5d4>
      return;
 8004ef6:	bf00      	nop
 8004ef8:	e006      	b.n	8004f08 <HAL_UART_IRQHandler+0x5d4>
    return;
 8004efa:	bf00      	nop
 8004efc:	e004      	b.n	8004f08 <HAL_UART_IRQHandler+0x5d4>
      return;
 8004efe:	bf00      	nop
 8004f00:	e002      	b.n	8004f08 <HAL_UART_IRQHandler+0x5d4>
      return;
 8004f02:	bf00      	nop
 8004f04:	e000      	b.n	8004f08 <HAL_UART_IRQHandler+0x5d4>
    return;
 8004f06:	bf00      	nop
  }
}
 8004f08:	37b8      	adds	r7, #184	@ 0xb8
 8004f0a:	46bd      	mov	sp, r7
 8004f0c:	bd80      	pop	{r7, pc}
 8004f0e:	bf00      	nop

08004f10 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004f10:	b480      	push	{r7}
 8004f12:	b083      	sub	sp, #12
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004f18:	bf00      	nop
 8004f1a:	370c      	adds	r7, #12
 8004f1c:	46bd      	mov	sp, r7
 8004f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f22:	4770      	bx	lr

08004f24 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004f24:	b480      	push	{r7}
 8004f26:	b083      	sub	sp, #12
 8004f28:	af00      	add	r7, sp, #0
 8004f2a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004f2c:	bf00      	nop
 8004f2e:	370c      	adds	r7, #12
 8004f30:	46bd      	mov	sp, r7
 8004f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f36:	4770      	bx	lr

08004f38 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004f38:	b480      	push	{r7}
 8004f3a:	b083      	sub	sp, #12
 8004f3c:	af00      	add	r7, sp, #0
 8004f3e:	6078      	str	r0, [r7, #4]
 8004f40:	460b      	mov	r3, r1
 8004f42:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004f44:	bf00      	nop
 8004f46:	370c      	adds	r7, #12
 8004f48:	46bd      	mov	sp, r7
 8004f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4e:	4770      	bx	lr

08004f50 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004f50:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004f54:	b094      	sub	sp, #80	@ 0x50
 8004f56:	af00      	add	r7, sp, #0
 8004f58:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004f5a:	2300      	movs	r3, #0
 8004f5c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004f60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f62:	689a      	ldr	r2, [r3, #8]
 8004f64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f66:	691b      	ldr	r3, [r3, #16]
 8004f68:	431a      	orrs	r2, r3
 8004f6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f6c:	695b      	ldr	r3, [r3, #20]
 8004f6e:	431a      	orrs	r2, r3
 8004f70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f72:	69db      	ldr	r3, [r3, #28]
 8004f74:	4313      	orrs	r3, r2
 8004f76:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004f78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	498a      	ldr	r1, [pc, #552]	@ (80051a8 <UART_SetConfig+0x258>)
 8004f80:	4019      	ands	r1, r3
 8004f82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f84:	681a      	ldr	r2, [r3, #0]
 8004f86:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004f88:	430b      	orrs	r3, r1
 8004f8a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004f8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	685b      	ldr	r3, [r3, #4]
 8004f92:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004f96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f98:	68d9      	ldr	r1, [r3, #12]
 8004f9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f9c:	681a      	ldr	r2, [r3, #0]
 8004f9e:	ea40 0301 	orr.w	r3, r0, r1
 8004fa2:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004fa4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004fa6:	699b      	ldr	r3, [r3, #24]
 8004fa8:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004faa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004fac:	681a      	ldr	r2, [r3, #0]
 8004fae:	4b7f      	ldr	r3, [pc, #508]	@ (80051ac <UART_SetConfig+0x25c>)
 8004fb0:	429a      	cmp	r2, r3
 8004fb2:	d004      	beq.n	8004fbe <UART_SetConfig+0x6e>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004fb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004fb6:	6a1a      	ldr	r2, [r3, #32]
 8004fb8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004fba:	4313      	orrs	r3, r2
 8004fbc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004fbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	689b      	ldr	r3, [r3, #8]
 8004fc4:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 8004fc8:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 8004fcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004fce:	681a      	ldr	r2, [r3, #0]
 8004fd0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004fd2:	430b      	orrs	r3, r1
 8004fd4:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004fd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fdc:	f023 000f 	bic.w	r0, r3, #15
 8004fe0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004fe2:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8004fe4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004fe6:	681a      	ldr	r2, [r3, #0]
 8004fe8:	ea40 0301 	orr.w	r3, r0, r1
 8004fec:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004fee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ff0:	681a      	ldr	r2, [r3, #0]
 8004ff2:	4b6f      	ldr	r3, [pc, #444]	@ (80051b0 <UART_SetConfig+0x260>)
 8004ff4:	429a      	cmp	r2, r3
 8004ff6:	d102      	bne.n	8004ffe <UART_SetConfig+0xae>
 8004ff8:	2301      	movs	r3, #1
 8004ffa:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004ffc:	e01a      	b.n	8005034 <UART_SetConfig+0xe4>
 8004ffe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005000:	681a      	ldr	r2, [r3, #0]
 8005002:	4b6c      	ldr	r3, [pc, #432]	@ (80051b4 <UART_SetConfig+0x264>)
 8005004:	429a      	cmp	r2, r3
 8005006:	d102      	bne.n	800500e <UART_SetConfig+0xbe>
 8005008:	2302      	movs	r3, #2
 800500a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800500c:	e012      	b.n	8005034 <UART_SetConfig+0xe4>
 800500e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005010:	681a      	ldr	r2, [r3, #0]
 8005012:	4b69      	ldr	r3, [pc, #420]	@ (80051b8 <UART_SetConfig+0x268>)
 8005014:	429a      	cmp	r2, r3
 8005016:	d102      	bne.n	800501e <UART_SetConfig+0xce>
 8005018:	2304      	movs	r3, #4
 800501a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800501c:	e00a      	b.n	8005034 <UART_SetConfig+0xe4>
 800501e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005020:	681a      	ldr	r2, [r3, #0]
 8005022:	4b62      	ldr	r3, [pc, #392]	@ (80051ac <UART_SetConfig+0x25c>)
 8005024:	429a      	cmp	r2, r3
 8005026:	d103      	bne.n	8005030 <UART_SetConfig+0xe0>
 8005028:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800502c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800502e:	e001      	b.n	8005034 <UART_SetConfig+0xe4>
 8005030:	2300      	movs	r3, #0
 8005032:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005034:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005036:	681a      	ldr	r2, [r3, #0]
 8005038:	4b5c      	ldr	r3, [pc, #368]	@ (80051ac <UART_SetConfig+0x25c>)
 800503a:	429a      	cmp	r2, r3
 800503c:	d171      	bne.n	8005122 <UART_SetConfig+0x1d2>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800503e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005040:	2200      	movs	r2, #0
 8005042:	623b      	str	r3, [r7, #32]
 8005044:	627a      	str	r2, [r7, #36]	@ 0x24
 8005046:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800504a:	f7fe fbf3 	bl	8003834 <HAL_RCCEx_GetPeriphCLKFreq>
 800504e:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 8005050:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005052:	2b00      	cmp	r3, #0
 8005054:	f000 80e2 	beq.w	800521c <UART_SetConfig+0x2cc>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005058:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800505a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800505c:	4a57      	ldr	r2, [pc, #348]	@ (80051bc <UART_SetConfig+0x26c>)
 800505e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005062:	461a      	mov	r2, r3
 8005064:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005066:	fbb3 f3f2 	udiv	r3, r3, r2
 800506a:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800506c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800506e:	685a      	ldr	r2, [r3, #4]
 8005070:	4613      	mov	r3, r2
 8005072:	005b      	lsls	r3, r3, #1
 8005074:	4413      	add	r3, r2
 8005076:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005078:	429a      	cmp	r2, r3
 800507a:	d305      	bcc.n	8005088 <UART_SetConfig+0x138>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800507c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800507e:	685b      	ldr	r3, [r3, #4]
 8005080:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005082:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005084:	429a      	cmp	r2, r3
 8005086:	d903      	bls.n	8005090 <UART_SetConfig+0x140>
      {
        ret = HAL_ERROR;
 8005088:	2301      	movs	r3, #1
 800508a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800508e:	e0c5      	b.n	800521c <UART_SetConfig+0x2cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005090:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005092:	2200      	movs	r2, #0
 8005094:	61bb      	str	r3, [r7, #24]
 8005096:	61fa      	str	r2, [r7, #28]
 8005098:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800509a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800509c:	4a47      	ldr	r2, [pc, #284]	@ (80051bc <UART_SetConfig+0x26c>)
 800509e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80050a2:	b29b      	uxth	r3, r3
 80050a4:	2200      	movs	r2, #0
 80050a6:	613b      	str	r3, [r7, #16]
 80050a8:	617a      	str	r2, [r7, #20]
 80050aa:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80050ae:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80050b2:	f7fb f8f1 	bl	8000298 <__aeabi_uldivmod>
 80050b6:	4602      	mov	r2, r0
 80050b8:	460b      	mov	r3, r1
 80050ba:	4610      	mov	r0, r2
 80050bc:	4619      	mov	r1, r3
 80050be:	f04f 0200 	mov.w	r2, #0
 80050c2:	f04f 0300 	mov.w	r3, #0
 80050c6:	020b      	lsls	r3, r1, #8
 80050c8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80050cc:	0202      	lsls	r2, r0, #8
 80050ce:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80050d0:	6849      	ldr	r1, [r1, #4]
 80050d2:	0849      	lsrs	r1, r1, #1
 80050d4:	2000      	movs	r0, #0
 80050d6:	460c      	mov	r4, r1
 80050d8:	4605      	mov	r5, r0
 80050da:	eb12 0804 	adds.w	r8, r2, r4
 80050de:	eb43 0905 	adc.w	r9, r3, r5
 80050e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050e4:	685b      	ldr	r3, [r3, #4]
 80050e6:	2200      	movs	r2, #0
 80050e8:	60bb      	str	r3, [r7, #8]
 80050ea:	60fa      	str	r2, [r7, #12]
 80050ec:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80050f0:	4640      	mov	r0, r8
 80050f2:	4649      	mov	r1, r9
 80050f4:	f7fb f8d0 	bl	8000298 <__aeabi_uldivmod>
 80050f8:	4602      	mov	r2, r0
 80050fa:	460b      	mov	r3, r1
 80050fc:	4613      	mov	r3, r2
 80050fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005100:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005102:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005106:	d308      	bcc.n	800511a <UART_SetConfig+0x1ca>
 8005108:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800510a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800510e:	d204      	bcs.n	800511a <UART_SetConfig+0x1ca>
        {
          huart->Instance->BRR = usartdiv;
 8005110:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005116:	60da      	str	r2, [r3, #12]
 8005118:	e080      	b.n	800521c <UART_SetConfig+0x2cc>
        }
        else
        {
          ret = HAL_ERROR;
 800511a:	2301      	movs	r3, #1
 800511c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8005120:	e07c      	b.n	800521c <UART_SetConfig+0x2cc>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005122:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005124:	69db      	ldr	r3, [r3, #28]
 8005126:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800512a:	d149      	bne.n	80051c0 <UART_SetConfig+0x270>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800512c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800512e:	2200      	movs	r2, #0
 8005130:	603b      	str	r3, [r7, #0]
 8005132:	607a      	str	r2, [r7, #4]
 8005134:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005138:	f7fe fb7c 	bl	8003834 <HAL_RCCEx_GetPeriphCLKFreq>
 800513c:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800513e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005140:	2b00      	cmp	r3, #0
 8005142:	d06b      	beq.n	800521c <UART_SetConfig+0x2cc>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005144:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005146:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005148:	4a1c      	ldr	r2, [pc, #112]	@ (80051bc <UART_SetConfig+0x26c>)
 800514a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800514e:	461a      	mov	r2, r3
 8005150:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005152:	fbb3 f3f2 	udiv	r3, r3, r2
 8005156:	005a      	lsls	r2, r3, #1
 8005158:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800515a:	685b      	ldr	r3, [r3, #4]
 800515c:	085b      	lsrs	r3, r3, #1
 800515e:	441a      	add	r2, r3
 8005160:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005162:	685b      	ldr	r3, [r3, #4]
 8005164:	fbb2 f3f3 	udiv	r3, r2, r3
 8005168:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800516a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800516c:	2b0f      	cmp	r3, #15
 800516e:	d916      	bls.n	800519e <UART_SetConfig+0x24e>
 8005170:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005172:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005176:	d212      	bcs.n	800519e <UART_SetConfig+0x24e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005178:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800517a:	b29b      	uxth	r3, r3
 800517c:	f023 030f 	bic.w	r3, r3, #15
 8005180:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005182:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005184:	085b      	lsrs	r3, r3, #1
 8005186:	b29b      	uxth	r3, r3
 8005188:	f003 0307 	and.w	r3, r3, #7
 800518c:	b29a      	uxth	r2, r3
 800518e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8005190:	4313      	orrs	r3, r2
 8005192:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 8005194:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800519a:	60da      	str	r2, [r3, #12]
 800519c:	e03e      	b.n	800521c <UART_SetConfig+0x2cc>
      }
      else
      {
        ret = HAL_ERROR;
 800519e:	2301      	movs	r3, #1
 80051a0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80051a4:	e03a      	b.n	800521c <UART_SetConfig+0x2cc>
 80051a6:	bf00      	nop
 80051a8:	cfff69f3 	.word	0xcfff69f3
 80051ac:	44002400 	.word	0x44002400
 80051b0:	40013800 	.word	0x40013800
 80051b4:	40004400 	.word	0x40004400
 80051b8:	40004800 	.word	0x40004800
 80051bc:	0800679c 	.word	0x0800679c
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 80051c0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80051c2:	2200      	movs	r2, #0
 80051c4:	469a      	mov	sl, r3
 80051c6:	4693      	mov	fp, r2
 80051c8:	4650      	mov	r0, sl
 80051ca:	4659      	mov	r1, fp
 80051cc:	f7fe fb32 	bl	8003834 <HAL_RCCEx_GetPeriphCLKFreq>
 80051d0:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 80051d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d021      	beq.n	800521c <UART_SetConfig+0x2cc>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80051d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051dc:	4a1a      	ldr	r2, [pc, #104]	@ (8005248 <UART_SetConfig+0x2f8>)
 80051de:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80051e2:	461a      	mov	r2, r3
 80051e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80051e6:	fbb3 f2f2 	udiv	r2, r3, r2
 80051ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051ec:	685b      	ldr	r3, [r3, #4]
 80051ee:	085b      	lsrs	r3, r3, #1
 80051f0:	441a      	add	r2, r3
 80051f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051f4:	685b      	ldr	r3, [r3, #4]
 80051f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80051fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80051fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80051fe:	2b0f      	cmp	r3, #15
 8005200:	d909      	bls.n	8005216 <UART_SetConfig+0x2c6>
 8005202:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005204:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005208:	d205      	bcs.n	8005216 <UART_SetConfig+0x2c6>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800520a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800520c:	b29a      	uxth	r2, r3
 800520e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	60da      	str	r2, [r3, #12]
 8005214:	e002      	b.n	800521c <UART_SetConfig+0x2cc>
      }
      else
      {
        ret = HAL_ERROR;
 8005216:	2301      	movs	r3, #1
 8005218:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800521c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800521e:	2201      	movs	r2, #1
 8005220:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8005224:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005226:	2201      	movs	r2, #1
 8005228:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800522c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800522e:	2200      	movs	r2, #0
 8005230:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8005232:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005234:	2200      	movs	r2, #0
 8005236:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8005238:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 800523c:	4618      	mov	r0, r3
 800523e:	3750      	adds	r7, #80	@ 0x50
 8005240:	46bd      	mov	sp, r7
 8005242:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005246:	bf00      	nop
 8005248:	0800679c 	.word	0x0800679c

0800524c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800524c:	b480      	push	{r7}
 800524e:	b083      	sub	sp, #12
 8005250:	af00      	add	r7, sp, #0
 8005252:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005258:	f003 0308 	and.w	r3, r3, #8
 800525c:	2b00      	cmp	r3, #0
 800525e:	d00a      	beq.n	8005276 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	685b      	ldr	r3, [r3, #4]
 8005266:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	430a      	orrs	r2, r1
 8005274:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800527a:	f003 0301 	and.w	r3, r3, #1
 800527e:	2b00      	cmp	r3, #0
 8005280:	d00a      	beq.n	8005298 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	685b      	ldr	r3, [r3, #4]
 8005288:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	430a      	orrs	r2, r1
 8005296:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800529c:	f003 0302 	and.w	r3, r3, #2
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d00a      	beq.n	80052ba <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	685b      	ldr	r3, [r3, #4]
 80052aa:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	430a      	orrs	r2, r1
 80052b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052be:	f003 0304 	and.w	r3, r3, #4
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d00a      	beq.n	80052dc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	685b      	ldr	r3, [r3, #4]
 80052cc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	430a      	orrs	r2, r1
 80052da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052e0:	f003 0310 	and.w	r3, r3, #16
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d00a      	beq.n	80052fe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	689b      	ldr	r3, [r3, #8]
 80052ee:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	430a      	orrs	r2, r1
 80052fc:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005302:	f003 0320 	and.w	r3, r3, #32
 8005306:	2b00      	cmp	r3, #0
 8005308:	d00a      	beq.n	8005320 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	689b      	ldr	r3, [r3, #8]
 8005310:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	430a      	orrs	r2, r1
 800531e:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005324:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005328:	2b00      	cmp	r3, #0
 800532a:	d01a      	beq.n	8005362 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	685b      	ldr	r3, [r3, #4]
 8005332:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	430a      	orrs	r2, r1
 8005340:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005346:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800534a:	d10a      	bne.n	8005362 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	685b      	ldr	r3, [r3, #4]
 8005352:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	430a      	orrs	r2, r1
 8005360:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005366:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800536a:	2b00      	cmp	r3, #0
 800536c:	d00a      	beq.n	8005384 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	685b      	ldr	r3, [r3, #4]
 8005374:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	430a      	orrs	r2, r1
 8005382:	605a      	str	r2, [r3, #4]
  }
}
 8005384:	bf00      	nop
 8005386:	370c      	adds	r7, #12
 8005388:	46bd      	mov	sp, r7
 800538a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800538e:	4770      	bx	lr

08005390 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005390:	b580      	push	{r7, lr}
 8005392:	b098      	sub	sp, #96	@ 0x60
 8005394:	af02      	add	r7, sp, #8
 8005396:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	2200      	movs	r2, #0
 800539c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80053a0:	f7fb fcf6 	bl	8000d90 <HAL_GetTick>
 80053a4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	f003 0308 	and.w	r3, r3, #8
 80053b0:	2b08      	cmp	r3, #8
 80053b2:	d12f      	bne.n	8005414 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80053b4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80053b8:	9300      	str	r3, [sp, #0]
 80053ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80053bc:	2200      	movs	r2, #0
 80053be:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80053c2:	6878      	ldr	r0, [r7, #4]
 80053c4:	f000 f88e 	bl	80054e4 <UART_WaitOnFlagUntilTimeout>
 80053c8:	4603      	mov	r3, r0
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d022      	beq.n	8005414 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053d6:	e853 3f00 	ldrex	r3, [r3]
 80053da:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80053dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80053de:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80053e2:	653b      	str	r3, [r7, #80]	@ 0x50
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	461a      	mov	r2, r3
 80053ea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80053ec:	647b      	str	r3, [r7, #68]	@ 0x44
 80053ee:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053f0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80053f2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80053f4:	e841 2300 	strex	r3, r2, [r1]
 80053f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80053fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d1e6      	bne.n	80053ce <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	2220      	movs	r2, #32
 8005404:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2200      	movs	r2, #0
 800540c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005410:	2303      	movs	r3, #3
 8005412:	e063      	b.n	80054dc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	f003 0304 	and.w	r3, r3, #4
 800541e:	2b04      	cmp	r3, #4
 8005420:	d149      	bne.n	80054b6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005422:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005426:	9300      	str	r3, [sp, #0]
 8005428:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800542a:	2200      	movs	r2, #0
 800542c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005430:	6878      	ldr	r0, [r7, #4]
 8005432:	f000 f857 	bl	80054e4 <UART_WaitOnFlagUntilTimeout>
 8005436:	4603      	mov	r3, r0
 8005438:	2b00      	cmp	r3, #0
 800543a:	d03c      	beq.n	80054b6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005442:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005444:	e853 3f00 	ldrex	r3, [r3]
 8005448:	623b      	str	r3, [r7, #32]
   return(result);
 800544a:	6a3b      	ldr	r3, [r7, #32]
 800544c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005450:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	461a      	mov	r2, r3
 8005458:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800545a:	633b      	str	r3, [r7, #48]	@ 0x30
 800545c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800545e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005460:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005462:	e841 2300 	strex	r3, r2, [r1]
 8005466:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005468:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800546a:	2b00      	cmp	r3, #0
 800546c:	d1e6      	bne.n	800543c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	3308      	adds	r3, #8
 8005474:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005476:	693b      	ldr	r3, [r7, #16]
 8005478:	e853 3f00 	ldrex	r3, [r3]
 800547c:	60fb      	str	r3, [r7, #12]
   return(result);
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	f023 0301 	bic.w	r3, r3, #1
 8005484:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	3308      	adds	r3, #8
 800548c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800548e:	61fa      	str	r2, [r7, #28]
 8005490:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005492:	69b9      	ldr	r1, [r7, #24]
 8005494:	69fa      	ldr	r2, [r7, #28]
 8005496:	e841 2300 	strex	r3, r2, [r1]
 800549a:	617b      	str	r3, [r7, #20]
   return(result);
 800549c:	697b      	ldr	r3, [r7, #20]
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d1e5      	bne.n	800546e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	2220      	movs	r2, #32
 80054a6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	2200      	movs	r2, #0
 80054ae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80054b2:	2303      	movs	r3, #3
 80054b4:	e012      	b.n	80054dc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	2220      	movs	r2, #32
 80054ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	2220      	movs	r2, #32
 80054c2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	2200      	movs	r2, #0
 80054ca:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	2200      	movs	r2, #0
 80054d0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	2200      	movs	r2, #0
 80054d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80054da:	2300      	movs	r3, #0
}
 80054dc:	4618      	mov	r0, r3
 80054de:	3758      	adds	r7, #88	@ 0x58
 80054e0:	46bd      	mov	sp, r7
 80054e2:	bd80      	pop	{r7, pc}

080054e4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80054e4:	b580      	push	{r7, lr}
 80054e6:	b084      	sub	sp, #16
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	60f8      	str	r0, [r7, #12]
 80054ec:	60b9      	str	r1, [r7, #8]
 80054ee:	603b      	str	r3, [r7, #0]
 80054f0:	4613      	mov	r3, r2
 80054f2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80054f4:	e04f      	b.n	8005596 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80054f6:	69bb      	ldr	r3, [r7, #24]
 80054f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054fc:	d04b      	beq.n	8005596 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80054fe:	f7fb fc47 	bl	8000d90 <HAL_GetTick>
 8005502:	4602      	mov	r2, r0
 8005504:	683b      	ldr	r3, [r7, #0]
 8005506:	1ad3      	subs	r3, r2, r3
 8005508:	69ba      	ldr	r2, [r7, #24]
 800550a:	429a      	cmp	r2, r3
 800550c:	d302      	bcc.n	8005514 <UART_WaitOnFlagUntilTimeout+0x30>
 800550e:	69bb      	ldr	r3, [r7, #24]
 8005510:	2b00      	cmp	r3, #0
 8005512:	d101      	bne.n	8005518 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005514:	2303      	movs	r3, #3
 8005516:	e04e      	b.n	80055b6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	f003 0304 	and.w	r3, r3, #4
 8005522:	2b00      	cmp	r3, #0
 8005524:	d037      	beq.n	8005596 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005526:	68bb      	ldr	r3, [r7, #8]
 8005528:	2b80      	cmp	r3, #128	@ 0x80
 800552a:	d034      	beq.n	8005596 <UART_WaitOnFlagUntilTimeout+0xb2>
 800552c:	68bb      	ldr	r3, [r7, #8]
 800552e:	2b40      	cmp	r3, #64	@ 0x40
 8005530:	d031      	beq.n	8005596 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	69db      	ldr	r3, [r3, #28]
 8005538:	f003 0308 	and.w	r3, r3, #8
 800553c:	2b08      	cmp	r3, #8
 800553e:	d110      	bne.n	8005562 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	2208      	movs	r2, #8
 8005546:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005548:	68f8      	ldr	r0, [r7, #12]
 800554a:	f000 f95b 	bl	8005804 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	2208      	movs	r2, #8
 8005552:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	2200      	movs	r2, #0
 800555a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800555e:	2301      	movs	r3, #1
 8005560:	e029      	b.n	80055b6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	69db      	ldr	r3, [r3, #28]
 8005568:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800556c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005570:	d111      	bne.n	8005596 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800557a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800557c:	68f8      	ldr	r0, [r7, #12]
 800557e:	f000 f941 	bl	8005804 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	2220      	movs	r2, #32
 8005586:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	2200      	movs	r2, #0
 800558e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8005592:	2303      	movs	r3, #3
 8005594:	e00f      	b.n	80055b6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	69da      	ldr	r2, [r3, #28]
 800559c:	68bb      	ldr	r3, [r7, #8]
 800559e:	4013      	ands	r3, r2
 80055a0:	68ba      	ldr	r2, [r7, #8]
 80055a2:	429a      	cmp	r2, r3
 80055a4:	bf0c      	ite	eq
 80055a6:	2301      	moveq	r3, #1
 80055a8:	2300      	movne	r3, #0
 80055aa:	b2db      	uxtb	r3, r3
 80055ac:	461a      	mov	r2, r3
 80055ae:	79fb      	ldrb	r3, [r7, #7]
 80055b0:	429a      	cmp	r2, r3
 80055b2:	d0a0      	beq.n	80054f6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80055b4:	2300      	movs	r3, #0
}
 80055b6:	4618      	mov	r0, r3
 80055b8:	3710      	adds	r7, #16
 80055ba:	46bd      	mov	sp, r7
 80055bc:	bd80      	pop	{r7, pc}
	...

080055c0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80055c0:	b480      	push	{r7}
 80055c2:	b0a3      	sub	sp, #140	@ 0x8c
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	60f8      	str	r0, [r7, #12]
 80055c8:	60b9      	str	r1, [r7, #8]
 80055ca:	4613      	mov	r3, r2
 80055cc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	68ba      	ldr	r2, [r7, #8]
 80055d2:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	88fa      	ldrh	r2, [r7, #6]
 80055d8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	88fa      	ldrh	r2, [r7, #6]
 80055e0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	2200      	movs	r2, #0
 80055e8:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	689b      	ldr	r3, [r3, #8]
 80055ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80055f2:	d10e      	bne.n	8005612 <UART_Start_Receive_IT+0x52>
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	691b      	ldr	r3, [r3, #16]
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d105      	bne.n	8005608 <UART_Start_Receive_IT+0x48>
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8005602:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005606:	e02d      	b.n	8005664 <UART_Start_Receive_IT+0xa4>
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	22ff      	movs	r2, #255	@ 0xff
 800560c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005610:	e028      	b.n	8005664 <UART_Start_Receive_IT+0xa4>
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	689b      	ldr	r3, [r3, #8]
 8005616:	2b00      	cmp	r3, #0
 8005618:	d10d      	bne.n	8005636 <UART_Start_Receive_IT+0x76>
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	691b      	ldr	r3, [r3, #16]
 800561e:	2b00      	cmp	r3, #0
 8005620:	d104      	bne.n	800562c <UART_Start_Receive_IT+0x6c>
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	22ff      	movs	r2, #255	@ 0xff
 8005626:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800562a:	e01b      	b.n	8005664 <UART_Start_Receive_IT+0xa4>
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	227f      	movs	r2, #127	@ 0x7f
 8005630:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005634:	e016      	b.n	8005664 <UART_Start_Receive_IT+0xa4>
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	689b      	ldr	r3, [r3, #8]
 800563a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800563e:	d10d      	bne.n	800565c <UART_Start_Receive_IT+0x9c>
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	691b      	ldr	r3, [r3, #16]
 8005644:	2b00      	cmp	r3, #0
 8005646:	d104      	bne.n	8005652 <UART_Start_Receive_IT+0x92>
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	227f      	movs	r2, #127	@ 0x7f
 800564c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005650:	e008      	b.n	8005664 <UART_Start_Receive_IT+0xa4>
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	223f      	movs	r2, #63	@ 0x3f
 8005656:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800565a:	e003      	b.n	8005664 <UART_Start_Receive_IT+0xa4>
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	2200      	movs	r2, #0
 8005660:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	2200      	movs	r2, #0
 8005668:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	2222      	movs	r2, #34	@ 0x22
 8005670:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	3308      	adds	r3, #8
 800567a:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800567c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800567e:	e853 3f00 	ldrex	r3, [r3]
 8005682:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8005684:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005686:	f043 0301 	orr.w	r3, r3, #1
 800568a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	3308      	adds	r3, #8
 8005694:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8005698:	673a      	str	r2, [r7, #112]	@ 0x70
 800569a:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800569c:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800569e:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80056a0:	e841 2300 	strex	r3, r2, [r1]
 80056a4:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 80056a6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d1e3      	bne.n	8005674 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80056b0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80056b4:	d14f      	bne.n	8005756 <UART_Start_Receive_IT+0x196>
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80056bc:	88fa      	ldrh	r2, [r7, #6]
 80056be:	429a      	cmp	r2, r3
 80056c0:	d349      	bcc.n	8005756 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	689b      	ldr	r3, [r3, #8]
 80056c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80056ca:	d107      	bne.n	80056dc <UART_Start_Receive_IT+0x11c>
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	691b      	ldr	r3, [r3, #16]
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d103      	bne.n	80056dc <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	4a47      	ldr	r2, [pc, #284]	@ (80057f4 <UART_Start_Receive_IT+0x234>)
 80056d8:	675a      	str	r2, [r3, #116]	@ 0x74
 80056da:	e002      	b.n	80056e2 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	4a46      	ldr	r2, [pc, #280]	@ (80057f8 <UART_Start_Receive_IT+0x238>)
 80056e0:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	691b      	ldr	r3, [r3, #16]
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d01a      	beq.n	8005720 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056f0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80056f2:	e853 3f00 	ldrex	r3, [r3]
 80056f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80056f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80056fa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80056fe:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	461a      	mov	r2, r3
 8005708:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800570c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800570e:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005710:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8005712:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8005714:	e841 2300 	strex	r3, r2, [r1]
 8005718:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800571a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800571c:	2b00      	cmp	r3, #0
 800571e:	d1e4      	bne.n	80056ea <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	3308      	adds	r3, #8
 8005726:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005728:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800572a:	e853 3f00 	ldrex	r3, [r3]
 800572e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005730:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005732:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005736:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	3308      	adds	r3, #8
 800573e:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8005740:	64ba      	str	r2, [r7, #72]	@ 0x48
 8005742:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005744:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005746:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005748:	e841 2300 	strex	r3, r2, [r1]
 800574c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800574e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005750:	2b00      	cmp	r3, #0
 8005752:	d1e5      	bne.n	8005720 <UART_Start_Receive_IT+0x160>
 8005754:	e046      	b.n	80057e4 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	689b      	ldr	r3, [r3, #8]
 800575a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800575e:	d107      	bne.n	8005770 <UART_Start_Receive_IT+0x1b0>
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	691b      	ldr	r3, [r3, #16]
 8005764:	2b00      	cmp	r3, #0
 8005766:	d103      	bne.n	8005770 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	4a24      	ldr	r2, [pc, #144]	@ (80057fc <UART_Start_Receive_IT+0x23c>)
 800576c:	675a      	str	r2, [r3, #116]	@ 0x74
 800576e:	e002      	b.n	8005776 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	4a23      	ldr	r2, [pc, #140]	@ (8005800 <UART_Start_Receive_IT+0x240>)
 8005774:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	691b      	ldr	r3, [r3, #16]
 800577a:	2b00      	cmp	r3, #0
 800577c:	d019      	beq.n	80057b2 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005784:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005786:	e853 3f00 	ldrex	r3, [r3]
 800578a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800578c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800578e:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8005792:	677b      	str	r3, [r7, #116]	@ 0x74
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	461a      	mov	r2, r3
 800579a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800579c:	637b      	str	r3, [r7, #52]	@ 0x34
 800579e:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057a0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80057a2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80057a4:	e841 2300 	strex	r3, r2, [r1]
 80057a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80057aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d1e6      	bne.n	800577e <UART_Start_Receive_IT+0x1be>
 80057b0:	e018      	b.n	80057e4 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057b8:	697b      	ldr	r3, [r7, #20]
 80057ba:	e853 3f00 	ldrex	r3, [r3]
 80057be:	613b      	str	r3, [r7, #16]
   return(result);
 80057c0:	693b      	ldr	r3, [r7, #16]
 80057c2:	f043 0320 	orr.w	r3, r3, #32
 80057c6:	67bb      	str	r3, [r7, #120]	@ 0x78
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	461a      	mov	r2, r3
 80057ce:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80057d0:	623b      	str	r3, [r7, #32]
 80057d2:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057d4:	69f9      	ldr	r1, [r7, #28]
 80057d6:	6a3a      	ldr	r2, [r7, #32]
 80057d8:	e841 2300 	strex	r3, r2, [r1]
 80057dc:	61bb      	str	r3, [r7, #24]
   return(result);
 80057de:	69bb      	ldr	r3, [r7, #24]
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d1e6      	bne.n	80057b2 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 80057e4:	2300      	movs	r3, #0
}
 80057e6:	4618      	mov	r0, r3
 80057e8:	378c      	adds	r7, #140	@ 0x8c
 80057ea:	46bd      	mov	sp, r7
 80057ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f0:	4770      	bx	lr
 80057f2:	bf00      	nop
 80057f4:	08006021 	.word	0x08006021
 80057f8:	08005cbd 	.word	0x08005cbd
 80057fc:	08005b05 	.word	0x08005b05
 8005800:	0800594d 	.word	0x0800594d

08005804 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005804:	b480      	push	{r7}
 8005806:	b095      	sub	sp, #84	@ 0x54
 8005808:	af00      	add	r7, sp, #0
 800580a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005812:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005814:	e853 3f00 	ldrex	r3, [r3]
 8005818:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800581a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800581c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005820:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	461a      	mov	r2, r3
 8005828:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800582a:	643b      	str	r3, [r7, #64]	@ 0x40
 800582c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800582e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005830:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005832:	e841 2300 	strex	r3, r2, [r1]
 8005836:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005838:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800583a:	2b00      	cmp	r3, #0
 800583c:	d1e6      	bne.n	800580c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	3308      	adds	r3, #8
 8005844:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005846:	6a3b      	ldr	r3, [r7, #32]
 8005848:	e853 3f00 	ldrex	r3, [r3]
 800584c:	61fb      	str	r3, [r7, #28]
   return(result);
 800584e:	69fb      	ldr	r3, [r7, #28]
 8005850:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005854:	f023 0301 	bic.w	r3, r3, #1
 8005858:	64bb      	str	r3, [r7, #72]	@ 0x48
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	3308      	adds	r3, #8
 8005860:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005862:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005864:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005866:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005868:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800586a:	e841 2300 	strex	r3, r2, [r1]
 800586e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005870:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005872:	2b00      	cmp	r3, #0
 8005874:	d1e3      	bne.n	800583e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800587a:	2b01      	cmp	r3, #1
 800587c:	d118      	bne.n	80058b0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	e853 3f00 	ldrex	r3, [r3]
 800588a:	60bb      	str	r3, [r7, #8]
   return(result);
 800588c:	68bb      	ldr	r3, [r7, #8]
 800588e:	f023 0310 	bic.w	r3, r3, #16
 8005892:	647b      	str	r3, [r7, #68]	@ 0x44
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	461a      	mov	r2, r3
 800589a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800589c:	61bb      	str	r3, [r7, #24]
 800589e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058a0:	6979      	ldr	r1, [r7, #20]
 80058a2:	69ba      	ldr	r2, [r7, #24]
 80058a4:	e841 2300 	strex	r3, r2, [r1]
 80058a8:	613b      	str	r3, [r7, #16]
   return(result);
 80058aa:	693b      	ldr	r3, [r7, #16]
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d1e6      	bne.n	800587e <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	2220      	movs	r2, #32
 80058b4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	2200      	movs	r2, #0
 80058bc:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	2200      	movs	r2, #0
 80058c2:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80058c4:	bf00      	nop
 80058c6:	3754      	adds	r7, #84	@ 0x54
 80058c8:	46bd      	mov	sp, r7
 80058ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ce:	4770      	bx	lr

080058d0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80058d0:	b580      	push	{r7, lr}
 80058d2:	b084      	sub	sp, #16
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80058dc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	2200      	movs	r2, #0
 80058e2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80058e6:	68f8      	ldr	r0, [r7, #12]
 80058e8:	f7ff fb1c 	bl	8004f24 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80058ec:	bf00      	nop
 80058ee:	3710      	adds	r7, #16
 80058f0:	46bd      	mov	sp, r7
 80058f2:	bd80      	pop	{r7, pc}

080058f4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80058f4:	b580      	push	{r7, lr}
 80058f6:	b088      	sub	sp, #32
 80058f8:	af00      	add	r7, sp, #0
 80058fa:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	e853 3f00 	ldrex	r3, [r3]
 8005908:	60bb      	str	r3, [r7, #8]
   return(result);
 800590a:	68bb      	ldr	r3, [r7, #8]
 800590c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005910:	61fb      	str	r3, [r7, #28]
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	461a      	mov	r2, r3
 8005918:	69fb      	ldr	r3, [r7, #28]
 800591a:	61bb      	str	r3, [r7, #24]
 800591c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800591e:	6979      	ldr	r1, [r7, #20]
 8005920:	69ba      	ldr	r2, [r7, #24]
 8005922:	e841 2300 	strex	r3, r2, [r1]
 8005926:	613b      	str	r3, [r7, #16]
   return(result);
 8005928:	693b      	ldr	r3, [r7, #16]
 800592a:	2b00      	cmp	r3, #0
 800592c:	d1e6      	bne.n	80058fc <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	2220      	movs	r2, #32
 8005932:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	2200      	movs	r2, #0
 800593a:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800593c:	6878      	ldr	r0, [r7, #4]
 800593e:	f7ff fae7 	bl	8004f10 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005942:	bf00      	nop
 8005944:	3720      	adds	r7, #32
 8005946:	46bd      	mov	sp, r7
 8005948:	bd80      	pop	{r7, pc}
	...

0800594c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800594c:	b580      	push	{r7, lr}
 800594e:	b09c      	sub	sp, #112	@ 0x70
 8005950:	af00      	add	r7, sp, #0
 8005952:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800595a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005964:	2b22      	cmp	r3, #34	@ 0x22
 8005966:	f040 80be 	bne.w	8005ae6 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005970:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005974:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8005978:	b2d9      	uxtb	r1, r3
 800597a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800597e:	b2da      	uxtb	r2, r3
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005984:	400a      	ands	r2, r1
 8005986:	b2d2      	uxtb	r2, r2
 8005988:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800598e:	1c5a      	adds	r2, r3, #1
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800599a:	b29b      	uxth	r3, r3
 800599c:	3b01      	subs	r3, #1
 800599e:	b29a      	uxth	r2, r3
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80059ac:	b29b      	uxth	r3, r3
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	f040 80a1 	bne.w	8005af6 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059ba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80059bc:	e853 3f00 	ldrex	r3, [r3]
 80059c0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80059c2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80059c4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80059c8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	461a      	mov	r2, r3
 80059d0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80059d2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80059d4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059d6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80059d8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80059da:	e841 2300 	strex	r3, r2, [r1]
 80059de:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80059e0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d1e6      	bne.n	80059b4 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	3308      	adds	r3, #8
 80059ec:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059f0:	e853 3f00 	ldrex	r3, [r3]
 80059f4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80059f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80059f8:	f023 0301 	bic.w	r3, r3, #1
 80059fc:	667b      	str	r3, [r7, #100]	@ 0x64
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	3308      	adds	r3, #8
 8005a04:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005a06:	647a      	str	r2, [r7, #68]	@ 0x44
 8005a08:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a0a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005a0c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005a0e:	e841 2300 	strex	r3, r2, [r1]
 8005a12:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005a14:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d1e5      	bne.n	80059e6 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	2220      	movs	r2, #32
 8005a1e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	2200      	movs	r2, #0
 8005a26:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	2200      	movs	r2, #0
 8005a2c:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	4a33      	ldr	r2, [pc, #204]	@ (8005b00 <UART_RxISR_8BIT+0x1b4>)
 8005a34:	4293      	cmp	r3, r2
 8005a36:	d01f      	beq.n	8005a78 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	685b      	ldr	r3, [r3, #4]
 8005a3e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d018      	beq.n	8005a78 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a4e:	e853 3f00 	ldrex	r3, [r3]
 8005a52:	623b      	str	r3, [r7, #32]
   return(result);
 8005a54:	6a3b      	ldr	r3, [r7, #32]
 8005a56:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005a5a:	663b      	str	r3, [r7, #96]	@ 0x60
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	461a      	mov	r2, r3
 8005a62:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005a64:	633b      	str	r3, [r7, #48]	@ 0x30
 8005a66:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a68:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005a6a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005a6c:	e841 2300 	strex	r3, r2, [r1]
 8005a70:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005a72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d1e6      	bne.n	8005a46 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005a7c:	2b01      	cmp	r3, #1
 8005a7e:	d12e      	bne.n	8005ade <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	2200      	movs	r2, #0
 8005a84:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a8c:	693b      	ldr	r3, [r7, #16]
 8005a8e:	e853 3f00 	ldrex	r3, [r3]
 8005a92:	60fb      	str	r3, [r7, #12]
   return(result);
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	f023 0310 	bic.w	r3, r3, #16
 8005a9a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	461a      	mov	r2, r3
 8005aa2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005aa4:	61fb      	str	r3, [r7, #28]
 8005aa6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005aa8:	69b9      	ldr	r1, [r7, #24]
 8005aaa:	69fa      	ldr	r2, [r7, #28]
 8005aac:	e841 2300 	strex	r3, r2, [r1]
 8005ab0:	617b      	str	r3, [r7, #20]
   return(result);
 8005ab2:	697b      	ldr	r3, [r7, #20]
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d1e6      	bne.n	8005a86 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	69db      	ldr	r3, [r3, #28]
 8005abe:	f003 0310 	and.w	r3, r3, #16
 8005ac2:	2b10      	cmp	r3, #16
 8005ac4:	d103      	bne.n	8005ace <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	2210      	movs	r2, #16
 8005acc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005ad4:	4619      	mov	r1, r3
 8005ad6:	6878      	ldr	r0, [r7, #4]
 8005ad8:	f7ff fa2e 	bl	8004f38 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005adc:	e00b      	b.n	8005af6 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8005ade:	6878      	ldr	r0, [r7, #4]
 8005ae0:	f7fa fd98 	bl	8000614 <HAL_UART_RxCpltCallback>
}
 8005ae4:	e007      	b.n	8005af6 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	699a      	ldr	r2, [r3, #24]
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	f042 0208 	orr.w	r2, r2, #8
 8005af4:	619a      	str	r2, [r3, #24]
}
 8005af6:	bf00      	nop
 8005af8:	3770      	adds	r7, #112	@ 0x70
 8005afa:	46bd      	mov	sp, r7
 8005afc:	bd80      	pop	{r7, pc}
 8005afe:	bf00      	nop
 8005b00:	44002400 	.word	0x44002400

08005b04 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005b04:	b580      	push	{r7, lr}
 8005b06:	b09c      	sub	sp, #112	@ 0x70
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8005b12:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005b1c:	2b22      	cmp	r3, #34	@ 0x22
 8005b1e:	f040 80be 	bne.w	8005c9e <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b28:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b30:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8005b32:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8005b36:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8005b3a:	4013      	ands	r3, r2
 8005b3c:	b29a      	uxth	r2, r3
 8005b3e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005b40:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b46:	1c9a      	adds	r2, r3, #2
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005b52:	b29b      	uxth	r3, r3
 8005b54:	3b01      	subs	r3, #1
 8005b56:	b29a      	uxth	r2, r3
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005b64:	b29b      	uxth	r3, r3
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	f040 80a1 	bne.w	8005cae <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b72:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005b74:	e853 3f00 	ldrex	r3, [r3]
 8005b78:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8005b7a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005b7c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005b80:	667b      	str	r3, [r7, #100]	@ 0x64
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	461a      	mov	r2, r3
 8005b88:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005b8a:	657b      	str	r3, [r7, #84]	@ 0x54
 8005b8c:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b8e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005b90:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005b92:	e841 2300 	strex	r3, r2, [r1]
 8005b96:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8005b98:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d1e6      	bne.n	8005b6c <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	3308      	adds	r3, #8
 8005ba4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ba6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ba8:	e853 3f00 	ldrex	r3, [r3]
 8005bac:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005bae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bb0:	f023 0301 	bic.w	r3, r3, #1
 8005bb4:	663b      	str	r3, [r7, #96]	@ 0x60
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	3308      	adds	r3, #8
 8005bbc:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005bbe:	643a      	str	r2, [r7, #64]	@ 0x40
 8005bc0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bc2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005bc4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005bc6:	e841 2300 	strex	r3, r2, [r1]
 8005bca:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005bcc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d1e5      	bne.n	8005b9e <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	2220      	movs	r2, #32
 8005bd6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	2200      	movs	r2, #0
 8005bde:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2200      	movs	r2, #0
 8005be4:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	4a33      	ldr	r2, [pc, #204]	@ (8005cb8 <UART_RxISR_16BIT+0x1b4>)
 8005bec:	4293      	cmp	r3, r2
 8005bee:	d01f      	beq.n	8005c30 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	685b      	ldr	r3, [r3, #4]
 8005bf6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d018      	beq.n	8005c30 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c04:	6a3b      	ldr	r3, [r7, #32]
 8005c06:	e853 3f00 	ldrex	r3, [r3]
 8005c0a:	61fb      	str	r3, [r7, #28]
   return(result);
 8005c0c:	69fb      	ldr	r3, [r7, #28]
 8005c0e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005c12:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	461a      	mov	r2, r3
 8005c1a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005c1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005c1e:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c20:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005c22:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005c24:	e841 2300 	strex	r3, r2, [r1]
 8005c28:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005c2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d1e6      	bne.n	8005bfe <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005c34:	2b01      	cmp	r3, #1
 8005c36:	d12e      	bne.n	8005c96 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	2200      	movs	r2, #0
 8005c3c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	e853 3f00 	ldrex	r3, [r3]
 8005c4a:	60bb      	str	r3, [r7, #8]
   return(result);
 8005c4c:	68bb      	ldr	r3, [r7, #8]
 8005c4e:	f023 0310 	bic.w	r3, r3, #16
 8005c52:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	461a      	mov	r2, r3
 8005c5a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005c5c:	61bb      	str	r3, [r7, #24]
 8005c5e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c60:	6979      	ldr	r1, [r7, #20]
 8005c62:	69ba      	ldr	r2, [r7, #24]
 8005c64:	e841 2300 	strex	r3, r2, [r1]
 8005c68:	613b      	str	r3, [r7, #16]
   return(result);
 8005c6a:	693b      	ldr	r3, [r7, #16]
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d1e6      	bne.n	8005c3e <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	69db      	ldr	r3, [r3, #28]
 8005c76:	f003 0310 	and.w	r3, r3, #16
 8005c7a:	2b10      	cmp	r3, #16
 8005c7c:	d103      	bne.n	8005c86 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	2210      	movs	r2, #16
 8005c84:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005c8c:	4619      	mov	r1, r3
 8005c8e:	6878      	ldr	r0, [r7, #4]
 8005c90:	f7ff f952 	bl	8004f38 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005c94:	e00b      	b.n	8005cae <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8005c96:	6878      	ldr	r0, [r7, #4]
 8005c98:	f7fa fcbc 	bl	8000614 <HAL_UART_RxCpltCallback>
}
 8005c9c:	e007      	b.n	8005cae <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	699a      	ldr	r2, [r3, #24]
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	f042 0208 	orr.w	r2, r2, #8
 8005cac:	619a      	str	r2, [r3, #24]
}
 8005cae:	bf00      	nop
 8005cb0:	3770      	adds	r7, #112	@ 0x70
 8005cb2:	46bd      	mov	sp, r7
 8005cb4:	bd80      	pop	{r7, pc}
 8005cb6:	bf00      	nop
 8005cb8:	44002400 	.word	0x44002400

08005cbc <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8005cbc:	b580      	push	{r7, lr}
 8005cbe:	b0ac      	sub	sp, #176	@ 0xb0
 8005cc0:	af00      	add	r7, sp, #0
 8005cc2:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8005cca:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	69db      	ldr	r3, [r3, #28]
 8005cd4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	689b      	ldr	r3, [r3, #8]
 8005ce8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005cf2:	2b22      	cmp	r3, #34	@ 0x22
 8005cf4:	f040 8183 	bne.w	8005ffe <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8005cfe:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8005d02:	e126      	b.n	8005f52 <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d0a:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005d0e:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8005d12:	b2d9      	uxtb	r1, r3
 8005d14:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8005d18:	b2da      	uxtb	r2, r3
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d1e:	400a      	ands	r2, r1
 8005d20:	b2d2      	uxtb	r2, r2
 8005d22:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d28:	1c5a      	adds	r2, r3, #1
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005d34:	b29b      	uxth	r3, r3
 8005d36:	3b01      	subs	r3, #1
 8005d38:	b29a      	uxth	r2, r3
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	69db      	ldr	r3, [r3, #28]
 8005d46:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8005d4a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005d4e:	f003 0307 	and.w	r3, r3, #7
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d053      	beq.n	8005dfe <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005d56:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005d5a:	f003 0301 	and.w	r3, r3, #1
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d011      	beq.n	8005d86 <UART_RxISR_8BIT_FIFOEN+0xca>
 8005d62:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005d66:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d00b      	beq.n	8005d86 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	2201      	movs	r2, #1
 8005d74:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d7c:	f043 0201 	orr.w	r2, r3, #1
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005d86:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005d8a:	f003 0302 	and.w	r3, r3, #2
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d011      	beq.n	8005db6 <UART_RxISR_8BIT_FIFOEN+0xfa>
 8005d92:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005d96:	f003 0301 	and.w	r3, r3, #1
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d00b      	beq.n	8005db6 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	2202      	movs	r2, #2
 8005da4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005dac:	f043 0204 	orr.w	r2, r3, #4
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005db6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005dba:	f003 0304 	and.w	r3, r3, #4
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d011      	beq.n	8005de6 <UART_RxISR_8BIT_FIFOEN+0x12a>
 8005dc2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005dc6:	f003 0301 	and.w	r3, r3, #1
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d00b      	beq.n	8005de6 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	2204      	movs	r2, #4
 8005dd4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ddc:	f043 0202 	orr.w	r2, r3, #2
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d006      	beq.n	8005dfe <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005df0:	6878      	ldr	r0, [r7, #4]
 8005df2:	f7ff f897 	bl	8004f24 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	2200      	movs	r2, #0
 8005dfa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005e04:	b29b      	uxth	r3, r3
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	f040 80a3 	bne.w	8005f52 <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e12:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005e14:	e853 3f00 	ldrex	r3, [r3]
 8005e18:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8005e1a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005e1c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005e20:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	461a      	mov	r2, r3
 8005e2a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005e2e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005e30:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e32:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8005e34:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8005e36:	e841 2300 	strex	r3, r2, [r1]
 8005e3a:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8005e3c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d1e4      	bne.n	8005e0c <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	3308      	adds	r3, #8
 8005e48:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e4a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005e4c:	e853 3f00 	ldrex	r3, [r3]
 8005e50:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8005e52:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005e54:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005e58:	f023 0301 	bic.w	r3, r3, #1
 8005e5c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	3308      	adds	r3, #8
 8005e66:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005e6a:	66ba      	str	r2, [r7, #104]	@ 0x68
 8005e6c:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e6e:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8005e70:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8005e72:	e841 2300 	strex	r3, r2, [r1]
 8005e76:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8005e78:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d1e1      	bne.n	8005e42 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	2220      	movs	r2, #32
 8005e82:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	2200      	movs	r2, #0
 8005e8a:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	2200      	movs	r2, #0
 8005e90:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	4a60      	ldr	r2, [pc, #384]	@ (8006018 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8005e98:	4293      	cmp	r3, r2
 8005e9a:	d021      	beq.n	8005ee0 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	685b      	ldr	r3, [r3, #4]
 8005ea2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d01a      	beq.n	8005ee0 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005eb0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005eb2:	e853 3f00 	ldrex	r3, [r3]
 8005eb6:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8005eb8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005eba:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005ebe:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	461a      	mov	r2, r3
 8005ec8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005ecc:	657b      	str	r3, [r7, #84]	@ 0x54
 8005ece:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ed0:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005ed2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005ed4:	e841 2300 	strex	r3, r2, [r1]
 8005ed8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8005eda:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d1e4      	bne.n	8005eaa <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005ee4:	2b01      	cmp	r3, #1
 8005ee6:	d130      	bne.n	8005f4a <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	2200      	movs	r2, #0
 8005eec:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ef4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ef6:	e853 3f00 	ldrex	r3, [r3]
 8005efa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005efc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005efe:	f023 0310 	bic.w	r3, r3, #16
 8005f02:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	461a      	mov	r2, r3
 8005f0c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005f10:	643b      	str	r3, [r7, #64]	@ 0x40
 8005f12:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f14:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005f16:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005f18:	e841 2300 	strex	r3, r2, [r1]
 8005f1c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005f1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d1e4      	bne.n	8005eee <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	69db      	ldr	r3, [r3, #28]
 8005f2a:	f003 0310 	and.w	r3, r3, #16
 8005f2e:	2b10      	cmp	r3, #16
 8005f30:	d103      	bne.n	8005f3a <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	2210      	movs	r2, #16
 8005f38:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005f40:	4619      	mov	r1, r3
 8005f42:	6878      	ldr	r0, [r7, #4]
 8005f44:	f7fe fff8 	bl	8004f38 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8005f48:	e00e      	b.n	8005f68 <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 8005f4a:	6878      	ldr	r0, [r7, #4]
 8005f4c:	f7fa fb62 	bl	8000614 <HAL_UART_RxCpltCallback>
        break;
 8005f50:	e00a      	b.n	8005f68 <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8005f52:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d006      	beq.n	8005f68 <UART_RxISR_8BIT_FIFOEN+0x2ac>
 8005f5a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005f5e:	f003 0320 	and.w	r3, r3, #32
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	f47f aece 	bne.w	8005d04 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005f6e:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8005f72:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d049      	beq.n	800600e <UART_RxISR_8BIT_FIFOEN+0x352>
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8005f80:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8005f84:	429a      	cmp	r2, r3
 8005f86:	d242      	bcs.n	800600e <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	3308      	adds	r3, #8
 8005f8e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f90:	6a3b      	ldr	r3, [r7, #32]
 8005f92:	e853 3f00 	ldrex	r3, [r3]
 8005f96:	61fb      	str	r3, [r7, #28]
   return(result);
 8005f98:	69fb      	ldr	r3, [r7, #28]
 8005f9a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005f9e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	3308      	adds	r3, #8
 8005fa8:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8005fac:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005fae:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fb0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005fb2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005fb4:	e841 2300 	strex	r3, r2, [r1]
 8005fb8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005fba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d1e3      	bne.n	8005f88 <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	4a16      	ldr	r2, [pc, #88]	@ (800601c <UART_RxISR_8BIT_FIFOEN+0x360>)
 8005fc4:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	e853 3f00 	ldrex	r3, [r3]
 8005fd2:	60bb      	str	r3, [r7, #8]
   return(result);
 8005fd4:	68bb      	ldr	r3, [r7, #8]
 8005fd6:	f043 0320 	orr.w	r3, r3, #32
 8005fda:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	461a      	mov	r2, r3
 8005fe4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005fe8:	61bb      	str	r3, [r7, #24]
 8005fea:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fec:	6979      	ldr	r1, [r7, #20]
 8005fee:	69ba      	ldr	r2, [r7, #24]
 8005ff0:	e841 2300 	strex	r3, r2, [r1]
 8005ff4:	613b      	str	r3, [r7, #16]
   return(result);
 8005ff6:	693b      	ldr	r3, [r7, #16]
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d1e4      	bne.n	8005fc6 <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005ffc:	e007      	b.n	800600e <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	699a      	ldr	r2, [r3, #24]
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	f042 0208 	orr.w	r2, r2, #8
 800600c:	619a      	str	r2, [r3, #24]
}
 800600e:	bf00      	nop
 8006010:	37b0      	adds	r7, #176	@ 0xb0
 8006012:	46bd      	mov	sp, r7
 8006014:	bd80      	pop	{r7, pc}
 8006016:	bf00      	nop
 8006018:	44002400 	.word	0x44002400
 800601c:	0800594d 	.word	0x0800594d

08006020 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8006020:	b580      	push	{r7, lr}
 8006022:	b0ae      	sub	sp, #184	@ 0xb8
 8006024:	af00      	add	r7, sp, #0
 8006026:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800602e:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	69db      	ldr	r3, [r3, #28]
 8006038:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	689b      	ldr	r3, [r3, #8]
 800604c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006056:	2b22      	cmp	r3, #34	@ 0x22
 8006058:	f040 8187 	bne.w	800636a <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8006062:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006066:	e12a      	b.n	80062be <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800606e:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006076:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800607a:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800607e:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8006082:	4013      	ands	r3, r2
 8006084:	b29a      	uxth	r2, r3
 8006086:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800608a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006090:	1c9a      	adds	r2, r3, #2
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800609c:	b29b      	uxth	r3, r3
 800609e:	3b01      	subs	r3, #1
 80060a0:	b29a      	uxth	r2, r3
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	69db      	ldr	r3, [r3, #28]
 80060ae:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80060b2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80060b6:	f003 0307 	and.w	r3, r3, #7
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d053      	beq.n	8006166 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80060be:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80060c2:	f003 0301 	and.w	r3, r3, #1
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d011      	beq.n	80060ee <UART_RxISR_16BIT_FIFOEN+0xce>
 80060ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80060ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d00b      	beq.n	80060ee <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	2201      	movs	r2, #1
 80060dc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80060e4:	f043 0201 	orr.w	r2, r3, #1
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80060ee:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80060f2:	f003 0302 	and.w	r3, r3, #2
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d011      	beq.n	800611e <UART_RxISR_16BIT_FIFOEN+0xfe>
 80060fa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80060fe:	f003 0301 	and.w	r3, r3, #1
 8006102:	2b00      	cmp	r3, #0
 8006104:	d00b      	beq.n	800611e <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	2202      	movs	r2, #2
 800610c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006114:	f043 0204 	orr.w	r2, r3, #4
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800611e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006122:	f003 0304 	and.w	r3, r3, #4
 8006126:	2b00      	cmp	r3, #0
 8006128:	d011      	beq.n	800614e <UART_RxISR_16BIT_FIFOEN+0x12e>
 800612a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800612e:	f003 0301 	and.w	r3, r3, #1
 8006132:	2b00      	cmp	r3, #0
 8006134:	d00b      	beq.n	800614e <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	2204      	movs	r2, #4
 800613c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006144:	f043 0202 	orr.w	r2, r3, #2
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006154:	2b00      	cmp	r3, #0
 8006156:	d006      	beq.n	8006166 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006158:	6878      	ldr	r0, [r7, #4]
 800615a:	f7fe fee3 	bl	8004f24 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	2200      	movs	r2, #0
 8006162:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800616c:	b29b      	uxth	r3, r3
 800616e:	2b00      	cmp	r3, #0
 8006170:	f040 80a5 	bne.w	80062be <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800617a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800617c:	e853 3f00 	ldrex	r3, [r3]
 8006180:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006182:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006184:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006188:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	461a      	mov	r2, r3
 8006192:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006196:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800619a:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800619c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800619e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80061a2:	e841 2300 	strex	r3, r2, [r1]
 80061a6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80061a8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d1e2      	bne.n	8006174 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	3308      	adds	r3, #8
 80061b4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061b6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80061b8:	e853 3f00 	ldrex	r3, [r3]
 80061bc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80061be:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80061c0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80061c4:	f023 0301 	bic.w	r3, r3, #1
 80061c8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	3308      	adds	r3, #8
 80061d2:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 80061d6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80061d8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061da:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80061dc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80061de:	e841 2300 	strex	r3, r2, [r1]
 80061e2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80061e4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d1e1      	bne.n	80061ae <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	2220      	movs	r2, #32
 80061ee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	2200      	movs	r2, #0
 80061f6:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	2200      	movs	r2, #0
 80061fc:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	4a60      	ldr	r2, [pc, #384]	@ (8006384 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8006204:	4293      	cmp	r3, r2
 8006206:	d021      	beq.n	800624c <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	685b      	ldr	r3, [r3, #4]
 800620e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006212:	2b00      	cmp	r3, #0
 8006214:	d01a      	beq.n	800624c <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800621c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800621e:	e853 3f00 	ldrex	r3, [r3]
 8006222:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006224:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006226:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800622a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	461a      	mov	r2, r3
 8006234:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006238:	65bb      	str	r3, [r7, #88]	@ 0x58
 800623a:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800623c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800623e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006240:	e841 2300 	strex	r3, r2, [r1]
 8006244:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006246:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006248:	2b00      	cmp	r3, #0
 800624a:	d1e4      	bne.n	8006216 <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006250:	2b01      	cmp	r3, #1
 8006252:	d130      	bne.n	80062b6 <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	2200      	movs	r2, #0
 8006258:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006260:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006262:	e853 3f00 	ldrex	r3, [r3]
 8006266:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006268:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800626a:	f023 0310 	bic.w	r3, r3, #16
 800626e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	461a      	mov	r2, r3
 8006278:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800627c:	647b      	str	r3, [r7, #68]	@ 0x44
 800627e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006280:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006282:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006284:	e841 2300 	strex	r3, r2, [r1]
 8006288:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800628a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800628c:	2b00      	cmp	r3, #0
 800628e:	d1e4      	bne.n	800625a <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	69db      	ldr	r3, [r3, #28]
 8006296:	f003 0310 	and.w	r3, r3, #16
 800629a:	2b10      	cmp	r3, #16
 800629c:	d103      	bne.n	80062a6 <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	2210      	movs	r2, #16
 80062a4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80062ac:	4619      	mov	r1, r3
 80062ae:	6878      	ldr	r0, [r7, #4]
 80062b0:	f7fe fe42 	bl	8004f38 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 80062b4:	e00e      	b.n	80062d4 <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 80062b6:	6878      	ldr	r0, [r7, #4]
 80062b8:	f7fa f9ac 	bl	8000614 <HAL_UART_RxCpltCallback>
        break;
 80062bc:	e00a      	b.n	80062d4 <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80062be:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d006      	beq.n	80062d4 <UART_RxISR_16BIT_FIFOEN+0x2b4>
 80062c6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80062ca:	f003 0320 	and.w	r3, r3, #32
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	f47f aeca 	bne.w	8006068 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80062da:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80062de:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d049      	beq.n	800637a <UART_RxISR_16BIT_FIFOEN+0x35a>
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80062ec:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 80062f0:	429a      	cmp	r2, r3
 80062f2:	d242      	bcs.n	800637a <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	3308      	adds	r3, #8
 80062fa:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062fe:	e853 3f00 	ldrex	r3, [r3]
 8006302:	623b      	str	r3, [r7, #32]
   return(result);
 8006304:	6a3b      	ldr	r3, [r7, #32]
 8006306:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800630a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	3308      	adds	r3, #8
 8006314:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8006318:	633a      	str	r2, [r7, #48]	@ 0x30
 800631a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800631c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800631e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006320:	e841 2300 	strex	r3, r2, [r1]
 8006324:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006326:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006328:	2b00      	cmp	r3, #0
 800632a:	d1e3      	bne.n	80062f4 <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	4a16      	ldr	r2, [pc, #88]	@ (8006388 <UART_RxISR_16BIT_FIFOEN+0x368>)
 8006330:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006338:	693b      	ldr	r3, [r7, #16]
 800633a:	e853 3f00 	ldrex	r3, [r3]
 800633e:	60fb      	str	r3, [r7, #12]
   return(result);
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	f043 0320 	orr.w	r3, r3, #32
 8006346:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	461a      	mov	r2, r3
 8006350:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006354:	61fb      	str	r3, [r7, #28]
 8006356:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006358:	69b9      	ldr	r1, [r7, #24]
 800635a:	69fa      	ldr	r2, [r7, #28]
 800635c:	e841 2300 	strex	r3, r2, [r1]
 8006360:	617b      	str	r3, [r7, #20]
   return(result);
 8006362:	697b      	ldr	r3, [r7, #20]
 8006364:	2b00      	cmp	r3, #0
 8006366:	d1e4      	bne.n	8006332 <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006368:	e007      	b.n	800637a <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	699a      	ldr	r2, [r3, #24]
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	f042 0208 	orr.w	r2, r2, #8
 8006378:	619a      	str	r2, [r3, #24]
}
 800637a:	bf00      	nop
 800637c:	37b8      	adds	r7, #184	@ 0xb8
 800637e:	46bd      	mov	sp, r7
 8006380:	bd80      	pop	{r7, pc}
 8006382:	bf00      	nop
 8006384:	44002400 	.word	0x44002400
 8006388:	08005b05 	.word	0x08005b05

0800638c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800638c:	b480      	push	{r7}
 800638e:	b083      	sub	sp, #12
 8006390:	af00      	add	r7, sp, #0
 8006392:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006394:	bf00      	nop
 8006396:	370c      	adds	r7, #12
 8006398:	46bd      	mov	sp, r7
 800639a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800639e:	4770      	bx	lr

080063a0 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80063a0:	b480      	push	{r7}
 80063a2:	b083      	sub	sp, #12
 80063a4:	af00      	add	r7, sp, #0
 80063a6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80063a8:	bf00      	nop
 80063aa:	370c      	adds	r7, #12
 80063ac:	46bd      	mov	sp, r7
 80063ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b2:	4770      	bx	lr

080063b4 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80063b4:	b480      	push	{r7}
 80063b6:	b083      	sub	sp, #12
 80063b8:	af00      	add	r7, sp, #0
 80063ba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80063bc:	bf00      	nop
 80063be:	370c      	adds	r7, #12
 80063c0:	46bd      	mov	sp, r7
 80063c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c6:	4770      	bx	lr

080063c8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80063c8:	b480      	push	{r7}
 80063ca:	b085      	sub	sp, #20
 80063cc:	af00      	add	r7, sp, #0
 80063ce:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80063d6:	2b01      	cmp	r3, #1
 80063d8:	d101      	bne.n	80063de <HAL_UARTEx_DisableFifoMode+0x16>
 80063da:	2302      	movs	r3, #2
 80063dc:	e027      	b.n	800642e <HAL_UARTEx_DisableFifoMode+0x66>
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	2201      	movs	r2, #1
 80063e2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	2224      	movs	r2, #36	@ 0x24
 80063ea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	681a      	ldr	r2, [r3, #0]
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	f022 0201 	bic.w	r2, r2, #1
 8006404:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800640c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	2200      	movs	r2, #0
 8006412:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	68fa      	ldr	r2, [r7, #12]
 800641a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2220      	movs	r2, #32
 8006420:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	2200      	movs	r2, #0
 8006428:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800642c:	2300      	movs	r3, #0
}
 800642e:	4618      	mov	r0, r3
 8006430:	3714      	adds	r7, #20
 8006432:	46bd      	mov	sp, r7
 8006434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006438:	4770      	bx	lr

0800643a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800643a:	b580      	push	{r7, lr}
 800643c:	b084      	sub	sp, #16
 800643e:	af00      	add	r7, sp, #0
 8006440:	6078      	str	r0, [r7, #4]
 8006442:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800644a:	2b01      	cmp	r3, #1
 800644c:	d101      	bne.n	8006452 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800644e:	2302      	movs	r3, #2
 8006450:	e02d      	b.n	80064ae <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	2201      	movs	r2, #1
 8006456:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	2224      	movs	r2, #36	@ 0x24
 800645e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	681a      	ldr	r2, [r3, #0]
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	f022 0201 	bic.w	r2, r2, #1
 8006478:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	689b      	ldr	r3, [r3, #8]
 8006480:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	683a      	ldr	r2, [r7, #0]
 800648a:	430a      	orrs	r2, r1
 800648c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800648e:	6878      	ldr	r0, [r7, #4]
 8006490:	f000 f850 	bl	8006534 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	68fa      	ldr	r2, [r7, #12]
 800649a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	2220      	movs	r2, #32
 80064a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	2200      	movs	r2, #0
 80064a8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80064ac:	2300      	movs	r3, #0
}
 80064ae:	4618      	mov	r0, r3
 80064b0:	3710      	adds	r7, #16
 80064b2:	46bd      	mov	sp, r7
 80064b4:	bd80      	pop	{r7, pc}

080064b6 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80064b6:	b580      	push	{r7, lr}
 80064b8:	b084      	sub	sp, #16
 80064ba:	af00      	add	r7, sp, #0
 80064bc:	6078      	str	r0, [r7, #4]
 80064be:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80064c6:	2b01      	cmp	r3, #1
 80064c8:	d101      	bne.n	80064ce <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80064ca:	2302      	movs	r3, #2
 80064cc:	e02d      	b.n	800652a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	2201      	movs	r2, #1
 80064d2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	2224      	movs	r2, #36	@ 0x24
 80064da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	681a      	ldr	r2, [r3, #0]
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	f022 0201 	bic.w	r2, r2, #1
 80064f4:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	689b      	ldr	r3, [r3, #8]
 80064fc:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	683a      	ldr	r2, [r7, #0]
 8006506:	430a      	orrs	r2, r1
 8006508:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800650a:	6878      	ldr	r0, [r7, #4]
 800650c:	f000 f812 	bl	8006534 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	68fa      	ldr	r2, [r7, #12]
 8006516:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	2220      	movs	r2, #32
 800651c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	2200      	movs	r2, #0
 8006524:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006528:	2300      	movs	r3, #0
}
 800652a:	4618      	mov	r0, r3
 800652c:	3710      	adds	r7, #16
 800652e:	46bd      	mov	sp, r7
 8006530:	bd80      	pop	{r7, pc}
	...

08006534 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006534:	b480      	push	{r7}
 8006536:	b085      	sub	sp, #20
 8006538:	af00      	add	r7, sp, #0
 800653a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006540:	2b00      	cmp	r3, #0
 8006542:	d108      	bne.n	8006556 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	2201      	movs	r2, #1
 8006548:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	2201      	movs	r2, #1
 8006550:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006554:	e031      	b.n	80065ba <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006556:	2308      	movs	r3, #8
 8006558:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800655a:	2308      	movs	r3, #8
 800655c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	689b      	ldr	r3, [r3, #8]
 8006564:	0e5b      	lsrs	r3, r3, #25
 8006566:	b2db      	uxtb	r3, r3
 8006568:	f003 0307 	and.w	r3, r3, #7
 800656c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	689b      	ldr	r3, [r3, #8]
 8006574:	0f5b      	lsrs	r3, r3, #29
 8006576:	b2db      	uxtb	r3, r3
 8006578:	f003 0307 	and.w	r3, r3, #7
 800657c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800657e:	7bbb      	ldrb	r3, [r7, #14]
 8006580:	7b3a      	ldrb	r2, [r7, #12]
 8006582:	4911      	ldr	r1, [pc, #68]	@ (80065c8 <UARTEx_SetNbDataToProcess+0x94>)
 8006584:	5c8a      	ldrb	r2, [r1, r2]
 8006586:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800658a:	7b3a      	ldrb	r2, [r7, #12]
 800658c:	490f      	ldr	r1, [pc, #60]	@ (80065cc <UARTEx_SetNbDataToProcess+0x98>)
 800658e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006590:	fb93 f3f2 	sdiv	r3, r3, r2
 8006594:	b29a      	uxth	r2, r3
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800659c:	7bfb      	ldrb	r3, [r7, #15]
 800659e:	7b7a      	ldrb	r2, [r7, #13]
 80065a0:	4909      	ldr	r1, [pc, #36]	@ (80065c8 <UARTEx_SetNbDataToProcess+0x94>)
 80065a2:	5c8a      	ldrb	r2, [r1, r2]
 80065a4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80065a8:	7b7a      	ldrb	r2, [r7, #13]
 80065aa:	4908      	ldr	r1, [pc, #32]	@ (80065cc <UARTEx_SetNbDataToProcess+0x98>)
 80065ac:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80065ae:	fb93 f3f2 	sdiv	r3, r3, r2
 80065b2:	b29a      	uxth	r2, r3
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80065ba:	bf00      	nop
 80065bc:	3714      	adds	r7, #20
 80065be:	46bd      	mov	sp, r7
 80065c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c4:	4770      	bx	lr
 80065c6:	bf00      	nop
 80065c8:	080067b4 	.word	0x080067b4
 80065cc:	080067bc 	.word	0x080067bc

080065d0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_DRD_TypeDef *USBx)
{
 80065d0:	b480      	push	{r7}
 80065d2:	b083      	sub	sp, #12
 80065d4:	af00      	add	r7, sp, #0
 80065d6:	6078      	str	r0, [r7, #4]
  /* Disable Host Mode */
  USBx->CNTR &= ~USB_CNTR_HOST;
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065dc:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Force Reset IP */
  USBx->CNTR |= USB_CNTR_USBRST;
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065e8:	f043 0201 	orr.w	r2, r3, #1
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	641a      	str	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80065f0:	2300      	movs	r3, #0
}
 80065f2:	4618      	mov	r0, r3
 80065f4:	370c      	adds	r7, #12
 80065f6:	46bd      	mov	sp, r7
 80065f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065fc:	4770      	bx	lr

080065fe <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_DRD_TypeDef *USBx, USB_DRD_CfgTypeDef cfg)
{
 80065fe:	b084      	sub	sp, #16
 8006600:	b580      	push	{r7, lr}
 8006602:	b084      	sub	sp, #16
 8006604:	af00      	add	r7, sp, #0
 8006606:	6078      	str	r0, [r7, #4]
 8006608:	f107 001c 	add.w	r0, r7, #28
 800660c:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  UNUSED(cfg);

  if (USBx == NULL)
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	2b00      	cmp	r3, #0
 8006614:	d101      	bne.n	800661a <USB_CoreInit+0x1c>
  {
    return HAL_ERROR;
 8006616:	2301      	movs	r3, #1
 8006618:	e008      	b.n	800662c <USB_CoreInit+0x2e>
  }

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 800661a:	6878      	ldr	r0, [r7, #4]
 800661c:	f7ff ffd8 	bl	80065d0 <USB_CoreReset>
 8006620:	4603      	mov	r3, r0
 8006622:	73fb      	strb	r3, [r7, #15]

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	2200      	movs	r2, #0
 8006628:	645a      	str	r2, [r3, #68]	@ 0x44

  return ret;
 800662a:	7bfb      	ldrb	r3, [r7, #15]
}
 800662c:	4618      	mov	r0, r3
 800662e:	3710      	adds	r7, #16
 8006630:	46bd      	mov	sp, r7
 8006632:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006636:	b004      	add	sp, #16
 8006638:	4770      	bx	lr

0800663a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_DRD_TypeDef *USBx)
{
 800663a:	b480      	push	{r7}
 800663c:	b085      	sub	sp, #20
 800663e:	af00      	add	r7, sp, #0
 8006640:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8006642:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8006646:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	43db      	mvns	r3, r3
 8006650:	401a      	ands	r2, r3
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	641a      	str	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8006656:	2300      	movs	r3, #0
}
 8006658:	4618      	mov	r0, r3
 800665a:	3714      	adds	r7, #20
 800665c:	46bd      	mov	sp, r7
 800665e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006662:	4770      	bx	lr

08006664 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_DRD_TypeDef *USBx, USB_DRD_ModeTypeDef mode)
{
 8006664:	b480      	push	{r7}
 8006666:	b083      	sub	sp, #12
 8006668:	af00      	add	r7, sp, #0
 800666a:	6078      	str	r0, [r7, #4]
 800666c:	460b      	mov	r3, r1
 800666e:	70fb      	strb	r3, [r7, #3]
  if (mode == USB_DEVICE_MODE)
 8006670:	78fb      	ldrb	r3, [r7, #3]
 8006672:	2b00      	cmp	r3, #0
 8006674:	d106      	bne.n	8006684 <USB_SetCurrentMode+0x20>
  {
    USBx->CNTR &= ~USB_CNTR_HOST;
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800667a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	641a      	str	r2, [r3, #64]	@ 0x40
 8006682:	e00b      	b.n	800669c <USB_SetCurrentMode+0x38>
  }
  else if (mode == USB_HOST_MODE)
 8006684:	78fb      	ldrb	r3, [r7, #3]
 8006686:	2b01      	cmp	r3, #1
 8006688:	d106      	bne.n	8006698 <USB_SetCurrentMode+0x34>
  {
    USBx->CNTR |= USB_CNTR_HOST;
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800668e:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	641a      	str	r2, [r3, #64]	@ 0x40
 8006696:	e001      	b.n	800669c <USB_SetCurrentMode+0x38>
  }
  else
  {
    return HAL_ERROR;
 8006698:	2301      	movs	r3, #1
 800669a:	e000      	b.n	800669e <USB_SetCurrentMode+0x3a>
  }

  return HAL_OK;
 800669c:	2300      	movs	r3, #0
}
 800669e:	4618      	mov	r0, r3
 80066a0:	370c      	adds	r7, #12
 80066a2:	46bd      	mov	sp, r7
 80066a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a8:	4770      	bx	lr

080066aa <USB_DevInit>:
  * @param  cfg  pointer to a USB_DRD_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_DRD_TypeDef *USBx, USB_DRD_CfgTypeDef cfg)
{
 80066aa:	b084      	sub	sp, #16
 80066ac:	b580      	push	{r7, lr}
 80066ae:	b084      	sub	sp, #16
 80066b0:	af00      	add	r7, sp, #0
 80066b2:	6078      	str	r0, [r7, #4]
 80066b4:	f107 001c 	add.w	r0, r7, #28
 80066b8:	e880 000e 	stmia.w	r0, {r1, r2, r3}

  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Force Reset */
  USBx->CNTR = USB_CNTR_USBRST;
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	2201      	movs	r2, #1
 80066c0:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Release Reset */
  USBx->CNTR &= ~USB_CNTR_USBRST;
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066c6:	f023 0201 	bic.w	r2, r3, #1
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the Device Mode */
  ret = USB_SetCurrentMode(USBx, USB_DEVICE_MODE);
 80066ce:	2100      	movs	r1, #0
 80066d0:	6878      	ldr	r0, [r7, #4]
 80066d2:	f7ff ffc7 	bl	8006664 <USB_SetCurrentMode>
 80066d6:	4603      	mov	r3, r0
 80066d8:	73fb      	strb	r3, [r7, #15]

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	2200      	movs	r2, #0
 80066de:	645a      	str	r2, [r3, #68]	@ 0x44

  return ret;
 80066e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80066e2:	4618      	mov	r0, r3
 80066e4:	3710      	adds	r7, #16
 80066e6:	46bd      	mov	sp, r7
 80066e8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80066ec:	b004      	add	sp, #16
 80066ee:	4770      	bx	lr

080066f0 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_DRD_TypeDef *USBx)
{
 80066f0:	b480      	push	{r7}
 80066f2:	b083      	sub	sp, #12
 80066f4:	af00      	add	r7, sp, #0
 80066f6:	6078      	str	r0, [r7, #4]
  /* Disable DP Pull-Up bit to disconnect the Internal PU resistor on USB DP line */
  USBx->BCDR &= ~(USB_BCDR_DPPU);
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80066fc:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	659a      	str	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 8006704:	2300      	movs	r3, #0
}
 8006706:	4618      	mov	r0, r3
 8006708:	370c      	adds	r7, #12
 800670a:	46bd      	mov	sp, r7
 800670c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006710:	4770      	bx	lr

08006712 <memset>:
 8006712:	4402      	add	r2, r0
 8006714:	4603      	mov	r3, r0
 8006716:	4293      	cmp	r3, r2
 8006718:	d100      	bne.n	800671c <memset+0xa>
 800671a:	4770      	bx	lr
 800671c:	f803 1b01 	strb.w	r1, [r3], #1
 8006720:	e7f9      	b.n	8006716 <memset+0x4>
	...

08006724 <__libc_init_array>:
 8006724:	b570      	push	{r4, r5, r6, lr}
 8006726:	4d0d      	ldr	r5, [pc, #52]	@ (800675c <__libc_init_array+0x38>)
 8006728:	2600      	movs	r6, #0
 800672a:	4c0d      	ldr	r4, [pc, #52]	@ (8006760 <__libc_init_array+0x3c>)
 800672c:	1b64      	subs	r4, r4, r5
 800672e:	10a4      	asrs	r4, r4, #2
 8006730:	42a6      	cmp	r6, r4
 8006732:	d109      	bne.n	8006748 <__libc_init_array+0x24>
 8006734:	4d0b      	ldr	r5, [pc, #44]	@ (8006764 <__libc_init_array+0x40>)
 8006736:	2600      	movs	r6, #0
 8006738:	4c0b      	ldr	r4, [pc, #44]	@ (8006768 <__libc_init_array+0x44>)
 800673a:	f000 f817 	bl	800676c <_init>
 800673e:	1b64      	subs	r4, r4, r5
 8006740:	10a4      	asrs	r4, r4, #2
 8006742:	42a6      	cmp	r6, r4
 8006744:	d105      	bne.n	8006752 <__libc_init_array+0x2e>
 8006746:	bd70      	pop	{r4, r5, r6, pc}
 8006748:	f855 3b04 	ldr.w	r3, [r5], #4
 800674c:	3601      	adds	r6, #1
 800674e:	4798      	blx	r3
 8006750:	e7ee      	b.n	8006730 <__libc_init_array+0xc>
 8006752:	f855 3b04 	ldr.w	r3, [r5], #4
 8006756:	3601      	adds	r6, #1
 8006758:	4798      	blx	r3
 800675a:	e7f2      	b.n	8006742 <__libc_init_array+0x1e>
 800675c:	080067cc 	.word	0x080067cc
 8006760:	080067cc 	.word	0x080067cc
 8006764:	080067cc 	.word	0x080067cc
 8006768:	080067d0 	.word	0x080067d0

0800676c <_init>:
 800676c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800676e:	bf00      	nop
 8006770:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006772:	bc08      	pop	{r3}
 8006774:	469e      	mov	lr, r3
 8006776:	4770      	bx	lr

08006778 <_fini>:
 8006778:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800677a:	bf00      	nop
 800677c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800677e:	bc08      	pop	{r3}
 8006780:	469e      	mov	lr, r3
 8006782:	4770      	bx	lr
