
Flying-Probe_tester.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c17c  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006b8  0800c34c  0800c34c  0000d34c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ca04  0800ca04  0000e0c0  2**0
                  CONTENTS
  4 .ARM          00000008  0800ca04  0800ca04  0000da04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ca0c  0800ca0c  0000e0c0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ca0c  0800ca0c  0000da0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ca10  0800ca10  0000da10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000c0  20000000  0800ca14  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000fe8  200000c0  0800cad4  0000e0c0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200010a8  0800cad4  0000f0a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e0c0  2**0
                  CONTENTS, READONLY
 12 .debug_info   000232fb  00000000  00000000  0000e0f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004add  00000000  00000000  000313eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001bb0  00000000  00000000  00035ec8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000156b  00000000  00000000  00037a78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b240  00000000  00000000  00038fe3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002938d  00000000  00000000  00064223  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f98e6  00000000  00000000  0008d5b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00186e96  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007980  00000000  00000000  00186edc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  0018e85c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200000c0 	.word	0x200000c0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800c334 	.word	0x0800c334

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200000c4 	.word	0x200000c4
 800020c:	0800c334 	.word	0x0800c334

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b96a 	b.w	80005ac <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	460c      	mov	r4, r1
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	d14e      	bne.n	800039a <__udivmoddi4+0xaa>
 80002fc:	4694      	mov	ip, r2
 80002fe:	458c      	cmp	ip, r1
 8000300:	4686      	mov	lr, r0
 8000302:	fab2 f282 	clz	r2, r2
 8000306:	d962      	bls.n	80003ce <__udivmoddi4+0xde>
 8000308:	b14a      	cbz	r2, 800031e <__udivmoddi4+0x2e>
 800030a:	f1c2 0320 	rsb	r3, r2, #32
 800030e:	4091      	lsls	r1, r2
 8000310:	fa20 f303 	lsr.w	r3, r0, r3
 8000314:	fa0c fc02 	lsl.w	ip, ip, r2
 8000318:	4319      	orrs	r1, r3
 800031a:	fa00 fe02 	lsl.w	lr, r0, r2
 800031e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000322:	fa1f f68c 	uxth.w	r6, ip
 8000326:	fbb1 f4f7 	udiv	r4, r1, r7
 800032a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800032e:	fb07 1114 	mls	r1, r7, r4, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb04 f106 	mul.w	r1, r4, r6
 800033a:	4299      	cmp	r1, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x64>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f104 30ff 	add.w	r0, r4, #4294967295
 8000346:	f080 8112 	bcs.w	800056e <__udivmoddi4+0x27e>
 800034a:	4299      	cmp	r1, r3
 800034c:	f240 810f 	bls.w	800056e <__udivmoddi4+0x27e>
 8000350:	3c02      	subs	r4, #2
 8000352:	4463      	add	r3, ip
 8000354:	1a59      	subs	r1, r3, r1
 8000356:	fa1f f38e 	uxth.w	r3, lr
 800035a:	fbb1 f0f7 	udiv	r0, r1, r7
 800035e:	fb07 1110 	mls	r1, r7, r0, r1
 8000362:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000366:	fb00 f606 	mul.w	r6, r0, r6
 800036a:	429e      	cmp	r6, r3
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x94>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f100 31ff 	add.w	r1, r0, #4294967295
 8000376:	f080 80fc 	bcs.w	8000572 <__udivmoddi4+0x282>
 800037a:	429e      	cmp	r6, r3
 800037c:	f240 80f9 	bls.w	8000572 <__udivmoddi4+0x282>
 8000380:	4463      	add	r3, ip
 8000382:	3802      	subs	r0, #2
 8000384:	1b9b      	subs	r3, r3, r6
 8000386:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800038a:	2100      	movs	r1, #0
 800038c:	b11d      	cbz	r5, 8000396 <__udivmoddi4+0xa6>
 800038e:	40d3      	lsrs	r3, r2
 8000390:	2200      	movs	r2, #0
 8000392:	e9c5 3200 	strd	r3, r2, [r5]
 8000396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039a:	428b      	cmp	r3, r1
 800039c:	d905      	bls.n	80003aa <__udivmoddi4+0xba>
 800039e:	b10d      	cbz	r5, 80003a4 <__udivmoddi4+0xb4>
 80003a0:	e9c5 0100 	strd	r0, r1, [r5]
 80003a4:	2100      	movs	r1, #0
 80003a6:	4608      	mov	r0, r1
 80003a8:	e7f5      	b.n	8000396 <__udivmoddi4+0xa6>
 80003aa:	fab3 f183 	clz	r1, r3
 80003ae:	2900      	cmp	r1, #0
 80003b0:	d146      	bne.n	8000440 <__udivmoddi4+0x150>
 80003b2:	42a3      	cmp	r3, r4
 80003b4:	d302      	bcc.n	80003bc <__udivmoddi4+0xcc>
 80003b6:	4290      	cmp	r0, r2
 80003b8:	f0c0 80f0 	bcc.w	800059c <__udivmoddi4+0x2ac>
 80003bc:	1a86      	subs	r6, r0, r2
 80003be:	eb64 0303 	sbc.w	r3, r4, r3
 80003c2:	2001      	movs	r0, #1
 80003c4:	2d00      	cmp	r5, #0
 80003c6:	d0e6      	beq.n	8000396 <__udivmoddi4+0xa6>
 80003c8:	e9c5 6300 	strd	r6, r3, [r5]
 80003cc:	e7e3      	b.n	8000396 <__udivmoddi4+0xa6>
 80003ce:	2a00      	cmp	r2, #0
 80003d0:	f040 8090 	bne.w	80004f4 <__udivmoddi4+0x204>
 80003d4:	eba1 040c 	sub.w	r4, r1, ip
 80003d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003dc:	fa1f f78c 	uxth.w	r7, ip
 80003e0:	2101      	movs	r1, #1
 80003e2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003e6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ea:	fb08 4416 	mls	r4, r8, r6, r4
 80003ee:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003f2:	fb07 f006 	mul.w	r0, r7, r6
 80003f6:	4298      	cmp	r0, r3
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x11c>
 80003fa:	eb1c 0303 	adds.w	r3, ip, r3
 80003fe:	f106 34ff 	add.w	r4, r6, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x11a>
 8000404:	4298      	cmp	r0, r3
 8000406:	f200 80cd 	bhi.w	80005a4 <__udivmoddi4+0x2b4>
 800040a:	4626      	mov	r6, r4
 800040c:	1a1c      	subs	r4, r3, r0
 800040e:	fa1f f38e 	uxth.w	r3, lr
 8000412:	fbb4 f0f8 	udiv	r0, r4, r8
 8000416:	fb08 4410 	mls	r4, r8, r0, r4
 800041a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800041e:	fb00 f707 	mul.w	r7, r0, r7
 8000422:	429f      	cmp	r7, r3
 8000424:	d908      	bls.n	8000438 <__udivmoddi4+0x148>
 8000426:	eb1c 0303 	adds.w	r3, ip, r3
 800042a:	f100 34ff 	add.w	r4, r0, #4294967295
 800042e:	d202      	bcs.n	8000436 <__udivmoddi4+0x146>
 8000430:	429f      	cmp	r7, r3
 8000432:	f200 80b0 	bhi.w	8000596 <__udivmoddi4+0x2a6>
 8000436:	4620      	mov	r0, r4
 8000438:	1bdb      	subs	r3, r3, r7
 800043a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800043e:	e7a5      	b.n	800038c <__udivmoddi4+0x9c>
 8000440:	f1c1 0620 	rsb	r6, r1, #32
 8000444:	408b      	lsls	r3, r1
 8000446:	fa22 f706 	lsr.w	r7, r2, r6
 800044a:	431f      	orrs	r7, r3
 800044c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000450:	fa04 f301 	lsl.w	r3, r4, r1
 8000454:	ea43 030c 	orr.w	r3, r3, ip
 8000458:	40f4      	lsrs	r4, r6
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	0c38      	lsrs	r0, r7, #16
 8000460:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000464:	fbb4 fef0 	udiv	lr, r4, r0
 8000468:	fa1f fc87 	uxth.w	ip, r7
 800046c:	fb00 441e 	mls	r4, r0, lr, r4
 8000470:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000474:	fb0e f90c 	mul.w	r9, lr, ip
 8000478:	45a1      	cmp	r9, r4
 800047a:	fa02 f201 	lsl.w	r2, r2, r1
 800047e:	d90a      	bls.n	8000496 <__udivmoddi4+0x1a6>
 8000480:	193c      	adds	r4, r7, r4
 8000482:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000486:	f080 8084 	bcs.w	8000592 <__udivmoddi4+0x2a2>
 800048a:	45a1      	cmp	r9, r4
 800048c:	f240 8081 	bls.w	8000592 <__udivmoddi4+0x2a2>
 8000490:	f1ae 0e02 	sub.w	lr, lr, #2
 8000494:	443c      	add	r4, r7
 8000496:	eba4 0409 	sub.w	r4, r4, r9
 800049a:	fa1f f983 	uxth.w	r9, r3
 800049e:	fbb4 f3f0 	udiv	r3, r4, r0
 80004a2:	fb00 4413 	mls	r4, r0, r3, r4
 80004a6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004aa:	fb03 fc0c 	mul.w	ip, r3, ip
 80004ae:	45a4      	cmp	ip, r4
 80004b0:	d907      	bls.n	80004c2 <__udivmoddi4+0x1d2>
 80004b2:	193c      	adds	r4, r7, r4
 80004b4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004b8:	d267      	bcs.n	800058a <__udivmoddi4+0x29a>
 80004ba:	45a4      	cmp	ip, r4
 80004bc:	d965      	bls.n	800058a <__udivmoddi4+0x29a>
 80004be:	3b02      	subs	r3, #2
 80004c0:	443c      	add	r4, r7
 80004c2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004c6:	fba0 9302 	umull	r9, r3, r0, r2
 80004ca:	eba4 040c 	sub.w	r4, r4, ip
 80004ce:	429c      	cmp	r4, r3
 80004d0:	46ce      	mov	lr, r9
 80004d2:	469c      	mov	ip, r3
 80004d4:	d351      	bcc.n	800057a <__udivmoddi4+0x28a>
 80004d6:	d04e      	beq.n	8000576 <__udivmoddi4+0x286>
 80004d8:	b155      	cbz	r5, 80004f0 <__udivmoddi4+0x200>
 80004da:	ebb8 030e 	subs.w	r3, r8, lr
 80004de:	eb64 040c 	sbc.w	r4, r4, ip
 80004e2:	fa04 f606 	lsl.w	r6, r4, r6
 80004e6:	40cb      	lsrs	r3, r1
 80004e8:	431e      	orrs	r6, r3
 80004ea:	40cc      	lsrs	r4, r1
 80004ec:	e9c5 6400 	strd	r6, r4, [r5]
 80004f0:	2100      	movs	r1, #0
 80004f2:	e750      	b.n	8000396 <__udivmoddi4+0xa6>
 80004f4:	f1c2 0320 	rsb	r3, r2, #32
 80004f8:	fa20 f103 	lsr.w	r1, r0, r3
 80004fc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000500:	fa24 f303 	lsr.w	r3, r4, r3
 8000504:	4094      	lsls	r4, r2
 8000506:	430c      	orrs	r4, r1
 8000508:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800050c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000510:	fa1f f78c 	uxth.w	r7, ip
 8000514:	fbb3 f0f8 	udiv	r0, r3, r8
 8000518:	fb08 3110 	mls	r1, r8, r0, r3
 800051c:	0c23      	lsrs	r3, r4, #16
 800051e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000522:	fb00 f107 	mul.w	r1, r0, r7
 8000526:	4299      	cmp	r1, r3
 8000528:	d908      	bls.n	800053c <__udivmoddi4+0x24c>
 800052a:	eb1c 0303 	adds.w	r3, ip, r3
 800052e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000532:	d22c      	bcs.n	800058e <__udivmoddi4+0x29e>
 8000534:	4299      	cmp	r1, r3
 8000536:	d92a      	bls.n	800058e <__udivmoddi4+0x29e>
 8000538:	3802      	subs	r0, #2
 800053a:	4463      	add	r3, ip
 800053c:	1a5b      	subs	r3, r3, r1
 800053e:	b2a4      	uxth	r4, r4
 8000540:	fbb3 f1f8 	udiv	r1, r3, r8
 8000544:	fb08 3311 	mls	r3, r8, r1, r3
 8000548:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800054c:	fb01 f307 	mul.w	r3, r1, r7
 8000550:	42a3      	cmp	r3, r4
 8000552:	d908      	bls.n	8000566 <__udivmoddi4+0x276>
 8000554:	eb1c 0404 	adds.w	r4, ip, r4
 8000558:	f101 36ff 	add.w	r6, r1, #4294967295
 800055c:	d213      	bcs.n	8000586 <__udivmoddi4+0x296>
 800055e:	42a3      	cmp	r3, r4
 8000560:	d911      	bls.n	8000586 <__udivmoddi4+0x296>
 8000562:	3902      	subs	r1, #2
 8000564:	4464      	add	r4, ip
 8000566:	1ae4      	subs	r4, r4, r3
 8000568:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800056c:	e739      	b.n	80003e2 <__udivmoddi4+0xf2>
 800056e:	4604      	mov	r4, r0
 8000570:	e6f0      	b.n	8000354 <__udivmoddi4+0x64>
 8000572:	4608      	mov	r0, r1
 8000574:	e706      	b.n	8000384 <__udivmoddi4+0x94>
 8000576:	45c8      	cmp	r8, r9
 8000578:	d2ae      	bcs.n	80004d8 <__udivmoddi4+0x1e8>
 800057a:	ebb9 0e02 	subs.w	lr, r9, r2
 800057e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000582:	3801      	subs	r0, #1
 8000584:	e7a8      	b.n	80004d8 <__udivmoddi4+0x1e8>
 8000586:	4631      	mov	r1, r6
 8000588:	e7ed      	b.n	8000566 <__udivmoddi4+0x276>
 800058a:	4603      	mov	r3, r0
 800058c:	e799      	b.n	80004c2 <__udivmoddi4+0x1d2>
 800058e:	4630      	mov	r0, r6
 8000590:	e7d4      	b.n	800053c <__udivmoddi4+0x24c>
 8000592:	46d6      	mov	lr, sl
 8000594:	e77f      	b.n	8000496 <__udivmoddi4+0x1a6>
 8000596:	4463      	add	r3, ip
 8000598:	3802      	subs	r0, #2
 800059a:	e74d      	b.n	8000438 <__udivmoddi4+0x148>
 800059c:	4606      	mov	r6, r0
 800059e:	4623      	mov	r3, r4
 80005a0:	4608      	mov	r0, r1
 80005a2:	e70f      	b.n	80003c4 <__udivmoddi4+0xd4>
 80005a4:	3e02      	subs	r6, #2
 80005a6:	4463      	add	r3, ip
 80005a8:	e730      	b.n	800040c <__udivmoddi4+0x11c>
 80005aa:	bf00      	nop

080005ac <__aeabi_idiv0>:
 80005ac:	4770      	bx	lr
 80005ae:	bf00      	nop

080005b0 <__lcd_delay_us>:
 * @param[in] htim     : LCD timer handler
 * @param[in] delay_us : Delay period in microseconds
 * @return None
 */
void __lcd_delay_us(LCD_TimerType htim, uint16_t delay_us)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b082      	sub	sp, #8
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	6078      	str	r0, [r7, #4]
 80005b8:	460b      	mov	r3, r1
 80005ba:	807b      	strh	r3, [r7, #2]
  __HAL_TIM_SET_COUNTER(htim, 0);
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	681b      	ldr	r3, [r3, #0]
 80005c0:	2200      	movs	r2, #0
 80005c2:	625a      	str	r2, [r3, #36]	@ 0x24
  HAL_TIM_Base_Start(htim);
 80005c4:	6878      	ldr	r0, [r7, #4]
 80005c6:	f007 f97f 	bl	80078c8 <HAL_TIM_Base_Start>
  while(__HAL_TIM_GET_COUNTER(htim) < delay_us);
 80005ca:	bf00      	nop
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	681b      	ldr	r3, [r3, #0]
 80005d0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80005d2:	887b      	ldrh	r3, [r7, #2]
 80005d4:	429a      	cmp	r2, r3
 80005d6:	d3f9      	bcc.n	80005cc <__lcd_delay_us+0x1c>
  HAL_TIM_Base_Stop(htim);
 80005d8:	6878      	ldr	r0, [r7, #4]
 80005da:	f007 f9e5 	bl	80079a8 <HAL_TIM_Base_Stop>
}
 80005de:	bf00      	nop
 80005e0:	3708      	adds	r7, #8
 80005e2:	46bd      	mov	sp, r7
 80005e4:	bd80      	pop	{r7, pc}
	...

080005e8 <__lcd_i2c_write>:
 * @param[in] hlcd : LCD handler with I2C interface
 * @param[in] data : Display data byte
 * @return None
 */
void __lcd_i2c_write(LCD_I2C_HandleTypeDef* hlcd, uint8_t rsRwBits, uint8_t data)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b084      	sub	sp, #16
 80005ec:	af02      	add	r7, sp, #8
 80005ee:	6078      	str	r0, [r7, #4]
 80005f0:	460b      	mov	r3, r1
 80005f2:	70fb      	strb	r3, [r7, #3]
 80005f4:	4613      	mov	r3, r2
 80005f6:	70bb      	strb	r3, [r7, #2]
    /* most significant nibble */
    __lcd_i2c_buffer[0] = rsRwBits | LCD_I2C_BIT_E | LCD_I2C_BIT_BACKIGHT_ON | (data & 0xF0);
 80005f8:	78bb      	ldrb	r3, [r7, #2]
 80005fa:	f023 030f 	bic.w	r3, r3, #15
 80005fe:	b2da      	uxtb	r2, r3
 8000600:	78fb      	ldrb	r3, [r7, #3]
 8000602:	4313      	orrs	r3, r2
 8000604:	b2db      	uxtb	r3, r3
 8000606:	f043 030c 	orr.w	r3, r3, #12
 800060a:	b2da      	uxtb	r2, r3
 800060c:	4b21      	ldr	r3, [pc, #132]	@ (8000694 <__lcd_i2c_write+0xac>)
 800060e:	701a      	strb	r2, [r3, #0]
    __lcd_i2c_buffer[1] = __lcd_i2c_buffer[0];
 8000610:	4b20      	ldr	r3, [pc, #128]	@ (8000694 <__lcd_i2c_write+0xac>)
 8000612:	781a      	ldrb	r2, [r3, #0]
 8000614:	4b1f      	ldr	r3, [pc, #124]	@ (8000694 <__lcd_i2c_write+0xac>)
 8000616:	705a      	strb	r2, [r3, #1]
    __lcd_i2c_buffer[2] = rsRwBits | LCD_I2C_BIT_BACKIGHT_ON | (data & 0xF0);
 8000618:	78bb      	ldrb	r3, [r7, #2]
 800061a:	f023 030f 	bic.w	r3, r3, #15
 800061e:	b2da      	uxtb	r2, r3
 8000620:	78fb      	ldrb	r3, [r7, #3]
 8000622:	4313      	orrs	r3, r2
 8000624:	b2db      	uxtb	r3, r3
 8000626:	f043 0308 	orr.w	r3, r3, #8
 800062a:	b2da      	uxtb	r2, r3
 800062c:	4b19      	ldr	r3, [pc, #100]	@ (8000694 <__lcd_i2c_write+0xac>)
 800062e:	709a      	strb	r2, [r3, #2]

    /* least significant nibble */
    __lcd_i2c_buffer[3] = rsRwBits | LCD_I2C_BIT_E | LCD_I2C_BIT_BACKIGHT_ON | ((data << 4) & 0xF0);
 8000630:	78bb      	ldrb	r3, [r7, #2]
 8000632:	011b      	lsls	r3, r3, #4
 8000634:	b2da      	uxtb	r2, r3
 8000636:	78fb      	ldrb	r3, [r7, #3]
 8000638:	4313      	orrs	r3, r2
 800063a:	b2db      	uxtb	r3, r3
 800063c:	f043 030c 	orr.w	r3, r3, #12
 8000640:	b2da      	uxtb	r2, r3
 8000642:	4b14      	ldr	r3, [pc, #80]	@ (8000694 <__lcd_i2c_write+0xac>)
 8000644:	70da      	strb	r2, [r3, #3]
    __lcd_i2c_buffer[4] = __lcd_i2c_buffer[3];
 8000646:	4b13      	ldr	r3, [pc, #76]	@ (8000694 <__lcd_i2c_write+0xac>)
 8000648:	78da      	ldrb	r2, [r3, #3]
 800064a:	4b12      	ldr	r3, [pc, #72]	@ (8000694 <__lcd_i2c_write+0xac>)
 800064c:	711a      	strb	r2, [r3, #4]
    __lcd_i2c_buffer[5] = rsRwBits | LCD_I2C_BIT_BACKIGHT_ON | ((data << 4) & 0xF0);
 800064e:	78bb      	ldrb	r3, [r7, #2]
 8000650:	011b      	lsls	r3, r3, #4
 8000652:	b2da      	uxtb	r2, r3
 8000654:	78fb      	ldrb	r3, [r7, #3]
 8000656:	4313      	orrs	r3, r2
 8000658:	b2db      	uxtb	r3, r3
 800065a:	f043 0308 	orr.w	r3, r3, #8
 800065e:	b2da      	uxtb	r2, r3
 8000660:	4b0c      	ldr	r3, [pc, #48]	@ (8000694 <__lcd_i2c_write+0xac>)
 8000662:	715a      	strb	r2, [r3, #5]

    HAL_I2C_Master_Transmit(hlcd->I2C, (hlcd->Address << 1), (uint8_t*)__lcd_i2c_buffer, 6, hlcd->Timeout);
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	6818      	ldr	r0, [r3, #0]
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	889b      	ldrh	r3, [r3, #4]
 800066c:	005b      	lsls	r3, r3, #1
 800066e:	b299      	uxth	r1, r3
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	689b      	ldr	r3, [r3, #8]
 8000674:	9300      	str	r3, [sp, #0]
 8000676:	2306      	movs	r3, #6
 8000678:	4a06      	ldr	r2, [pc, #24]	@ (8000694 <__lcd_i2c_write+0xac>)
 800067a:	f004 fce5 	bl	8005048 <HAL_I2C_Master_Transmit>

    __lcd_delay(hlcd->Timer, 0.05);  // > 41 us
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	68db      	ldr	r3, [r3, #12]
 8000682:	2132      	movs	r1, #50	@ 0x32
 8000684:	4618      	mov	r0, r3
 8000686:	f7ff ff93 	bl	80005b0 <__lcd_delay_us>
}
 800068a:	bf00      	nop
 800068c:	3708      	adds	r7, #8
 800068e:	46bd      	mov	sp, r7
 8000690:	bd80      	pop	{r7, pc}
 8000692:	bf00      	nop
 8000694:	200000dc 	.word	0x200000dc

08000698 <__lcd_i2c_write_command>:
 * @param[in] hlcd    : LCD handler with I2C interface
 * @param[in] command : Display command @see lcd.h/Define
 * @return None
 */
void __lcd_i2c_write_command(LCD_I2C_HandleTypeDef* hlcd, uint8_t data)
{
 8000698:	b580      	push	{r7, lr}
 800069a:	b082      	sub	sp, #8
 800069c:	af00      	add	r7, sp, #0
 800069e:	6078      	str	r0, [r7, #4]
 80006a0:	460b      	mov	r3, r1
 80006a2:	70fb      	strb	r3, [r7, #3]
  __lcd_i2c_write(hlcd, LCD_COMMAND_REG, data);
 80006a4:	78fb      	ldrb	r3, [r7, #3]
 80006a6:	461a      	mov	r2, r3
 80006a8:	2100      	movs	r1, #0
 80006aa:	6878      	ldr	r0, [r7, #4]
 80006ac:	f7ff ff9c 	bl	80005e8 <__lcd_i2c_write>
}
 80006b0:	bf00      	nop
 80006b2:	3708      	adds	r7, #8
 80006b4:	46bd      	mov	sp, r7
 80006b6:	bd80      	pop	{r7, pc}

080006b8 <__lcd_i2c_write_data>:
 * @param[in] hlcd : LCD handler with I2C interface
 * @param[in] data : Display data byte
 * @return None
 */
void __lcd_i2c_write_data(LCD_I2C_HandleTypeDef* hlcd, uint8_t data)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b082      	sub	sp, #8
 80006bc:	af00      	add	r7, sp, #0
 80006be:	6078      	str	r0, [r7, #4]
 80006c0:	460b      	mov	r3, r1
 80006c2:	70fb      	strb	r3, [r7, #3]
  __lcd_i2c_write(hlcd, LCD_DATA_REG, data);
 80006c4:	78fb      	ldrb	r3, [r7, #3]
 80006c6:	461a      	mov	r2, r3
 80006c8:	2101      	movs	r1, #1
 80006ca:	6878      	ldr	r0, [r7, #4]
 80006cc:	f7ff ff8c 	bl	80005e8 <__lcd_i2c_write>
}
 80006d0:	bf00      	nop
 80006d2:	3708      	adds	r7, #8
 80006d4:	46bd      	mov	sp, r7
 80006d6:	bd80      	pop	{r7, pc}

080006d8 <LCD_I2C_Init>:
 * @note Cursor off, Cursor increment on, No blink @see HD44780 technical note.
 * @param[in] hlcd : LCD handler with I2C interface
 * @return None
 */
void LCD_I2C_Init(LCD_I2C_HandleTypeDef* hlcd)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	b082      	sub	sp, #8
 80006dc:	af00      	add	r7, sp, #0
 80006de:	6078      	str	r0, [r7, #4]
    // Step 1: Initial delay after power-on
    __lcd_delay(hlcd->Timer, 50); // Wait at least 40 ms after power-on
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	68db      	ldr	r3, [r3, #12]
 80006e4:	f24c 3150 	movw	r1, #50000	@ 0xc350
 80006e8:	4618      	mov	r0, r3
 80006ea:	f7ff ff61 	bl	80005b0 <__lcd_delay_us>

    // Step 2: Force LCD into 4-bit mode
    __lcd_i2c_write_command(hlcd, 0x03);  // Function set: 8-bit mode
 80006ee:	2103      	movs	r1, #3
 80006f0:	6878      	ldr	r0, [r7, #4]
 80006f2:	f7ff ffd1 	bl	8000698 <__lcd_i2c_write_command>
    __lcd_delay(hlcd->Timer, 5);          // Wait > 4.1 ms
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	68db      	ldr	r3, [r3, #12]
 80006fa:	f241 3188 	movw	r1, #5000	@ 0x1388
 80006fe:	4618      	mov	r0, r3
 8000700:	f7ff ff56 	bl	80005b0 <__lcd_delay_us>

    __lcd_i2c_write_command(hlcd, 0x03);  // Function set: 8-bit mode
 8000704:	2103      	movs	r1, #3
 8000706:	6878      	ldr	r0, [r7, #4]
 8000708:	f7ff ffc6 	bl	8000698 <__lcd_i2c_write_command>
    __lcd_delay(hlcd->Timer, 1);          // Wait > 100 Âµs
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	68db      	ldr	r3, [r3, #12]
 8000710:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000714:	4618      	mov	r0, r3
 8000716:	f7ff ff4b 	bl	80005b0 <__lcd_delay_us>

    __lcd_i2c_write_command(hlcd, 0x03);  // Function set: 8-bit mode
 800071a:	2103      	movs	r1, #3
 800071c:	6878      	ldr	r0, [r7, #4]
 800071e:	f7ff ffbb 	bl	8000698 <__lcd_i2c_write_command>
    __lcd_delay(hlcd->Timer, 1);          // Short delay
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	68db      	ldr	r3, [r3, #12]
 8000726:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800072a:	4618      	mov	r0, r3
 800072c:	f7ff ff40 	bl	80005b0 <__lcd_delay_us>

    __lcd_i2c_write_command(hlcd, 0x02);  // Function set: 4-bit mode
 8000730:	2102      	movs	r1, #2
 8000732:	6878      	ldr	r0, [r7, #4]
 8000734:	f7ff ffb0 	bl	8000698 <__lcd_i2c_write_command>
    __lcd_delay(hlcd->Timer, 1);          // Short delay
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	68db      	ldr	r3, [r3, #12]
 800073c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000740:	4618      	mov	r0, r3
 8000742:	f7ff ff35 	bl	80005b0 <__lcd_delay_us>

    // Step 3: Configure display
    __lcd_i2c_write_command(hlcd, LCD_FUNCTION_SET | LCD_OPT_N);        // Function set: 4-bit, 2-line, 5x8 dots
 8000746:	2128      	movs	r1, #40	@ 0x28
 8000748:	6878      	ldr	r0, [r7, #4]
 800074a:	f7ff ffa5 	bl	8000698 <__lcd_i2c_write_command>
    __lcd_i2c_write_command(hlcd, LCD_DISPLAY_ON_OFF_CONTROL | LCD_OPT_D); // Display on, cursor off, blink off
 800074e:	210c      	movs	r1, #12
 8000750:	6878      	ldr	r0, [r7, #4]
 8000752:	f7ff ffa1 	bl	8000698 <__lcd_i2c_write_command>
    __lcd_i2c_write_command(hlcd, LCD_CLEAR_DISPLAY);                   // Clear display
 8000756:	2101      	movs	r1, #1
 8000758:	6878      	ldr	r0, [r7, #4]
 800075a:	f7ff ff9d 	bl	8000698 <__lcd_i2c_write_command>
    __lcd_delay(hlcd->Timer, 2);                                        // Wait > 1.52 ms
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	68db      	ldr	r3, [r3, #12]
 8000762:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8000766:	4618      	mov	r0, r3
 8000768:	f7ff ff22 	bl	80005b0 <__lcd_delay_us>
    __lcd_i2c_write_command(hlcd, LCD_ENTRY_MODE_SET | LCD_OPT_INC);    // Entry mode: increment cursor, no shift
 800076c:	2106      	movs	r1, #6
 800076e:	6878      	ldr	r0, [r7, #4]
 8000770:	f7ff ff92 	bl	8000698 <__lcd_i2c_write_command>

    // Mark as initialized
    hlcd->IsInitialized = 1;
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	2201      	movs	r2, #1
 8000778:	741a      	strb	r2, [r3, #16]
}
 800077a:	bf00      	nop
 800077c:	3708      	adds	r7, #8
 800077e:	46bd      	mov	sp, r7
 8000780:	bd80      	pop	{r7, pc}

08000782 <LCD_I2C_printCustomChar>:
 * @param[in] hlcd   : LCD custom character handler with I2C interface
 * @return None
 */


void LCD_I2C_printCustomChar(LCD_I2C_HandleTypeDef* hlcd, uint8_t code) {
 8000782:	b580      	push	{r7, lr}
 8000784:	b082      	sub	sp, #8
 8000786:	af00      	add	r7, sp, #0
 8000788:	6078      	str	r0, [r7, #4]
 800078a:	460b      	mov	r3, r1
 800078c:	70fb      	strb	r3, [r7, #3]
  // Assuming __lcd_i2c_write_data allows sending custom character code directly
  __lcd_i2c_write_data(hlcd, code);
 800078e:	78fb      	ldrb	r3, [r7, #3]
 8000790:	4619      	mov	r1, r3
 8000792:	6878      	ldr	r0, [r7, #4]
 8000794:	f7ff ff90 	bl	80006b8 <__lcd_i2c_write_data>
}
 8000798:	bf00      	nop
 800079a:	3708      	adds	r7, #8
 800079c:	46bd      	mov	sp, r7
 800079e:	bd80      	pop	{r7, pc}

080007a0 <LCD_I2C_Cursor>:
 * @param[in] row  : Display row (line): 0 to N
 * @param[in] col  : Display column: 0 to 15 (16 character display) or 19 (20 character display)
 * @return None
 */
void LCD_I2C_Cursor(LCD_I2C_HandleTypeDef* hlcd, uint8_t row, uint8_t col)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b082      	sub	sp, #8
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	6078      	str	r0, [r7, #4]
 80007a8:	460b      	mov	r3, r1
 80007aa:	70fb      	strb	r3, [r7, #3]
 80007ac:	4613      	mov	r3, r2
 80007ae:	70bb      	strb	r3, [r7, #2]
  #ifdef LCD20xN
  __lcd_i2c_write_command(hlcd, LCD_SET_DDRAM_ADDR + LCD_ROW_20[row] + col);
  #endif

  #ifdef LCD16xN
  __lcd_i2c_write_command(hlcd, LCD_SET_DDRAM_ADDR + LCD_ROW_16[row] + col);
 80007b0:	78fb      	ldrb	r3, [r7, #3]
 80007b2:	4a07      	ldr	r2, [pc, #28]	@ (80007d0 <LCD_I2C_Cursor+0x30>)
 80007b4:	5cd2      	ldrb	r2, [r2, r3]
 80007b6:	78bb      	ldrb	r3, [r7, #2]
 80007b8:	4413      	add	r3, r2
 80007ba:	b2db      	uxtb	r3, r3
 80007bc:	3b80      	subs	r3, #128	@ 0x80
 80007be:	b2db      	uxtb	r3, r3
 80007c0:	4619      	mov	r1, r3
 80007c2:	6878      	ldr	r0, [r7, #4]
 80007c4:	f7ff ff68 	bl	8000698 <__lcd_i2c_write_command>
  #endif
}
 80007c8:	bf00      	nop
 80007ca:	3708      	adds	r7, #8
 80007cc:	46bd      	mov	sp, r7
 80007ce:	bd80      	pop	{r7, pc}
 80007d0:	0800c9ac 	.word	0x0800c9ac

080007d4 <LCD_I2C_SetCursor>:
void LCD_I2C_SetCursor(LCD_I2C_HandleTypeDef* hlcd, uint8_t row, uint8_t col){
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b082      	sub	sp, #8
 80007d8:	af00      	add	r7, sp, #0
 80007da:	6078      	str	r0, [r7, #4]
 80007dc:	460b      	mov	r3, r1
 80007de:	70fb      	strb	r3, [r7, #3]
 80007e0:	4613      	mov	r3, r2
 80007e2:	70bb      	strb	r3, [r7, #2]
	if(row >=2){
 80007e4:	78fb      	ldrb	r3, [r7, #3]
 80007e6:	2b01      	cmp	r3, #1
 80007e8:	d90a      	bls.n	8000800 <LCD_I2C_SetCursor+0x2c>
		LCD_I2C_Cursor(hlcd,row-2,col+20);
 80007ea:	78fb      	ldrb	r3, [r7, #3]
 80007ec:	3b02      	subs	r3, #2
 80007ee:	b2d9      	uxtb	r1, r3
 80007f0:	78bb      	ldrb	r3, [r7, #2]
 80007f2:	3314      	adds	r3, #20
 80007f4:	b2db      	uxtb	r3, r3
 80007f6:	461a      	mov	r2, r3
 80007f8:	6878      	ldr	r0, [r7, #4]
 80007fa:	f7ff ffd1 	bl	80007a0 <LCD_I2C_Cursor>
}
	else{
		LCD_I2C_Cursor(hlcd,row,col);
	}
}
 80007fe:	e005      	b.n	800080c <LCD_I2C_SetCursor+0x38>
		LCD_I2C_Cursor(hlcd,row,col);
 8000800:	78ba      	ldrb	r2, [r7, #2]
 8000802:	78fb      	ldrb	r3, [r7, #3]
 8000804:	4619      	mov	r1, r3
 8000806:	6878      	ldr	r0, [r7, #4]
 8000808:	f7ff ffca 	bl	80007a0 <LCD_I2C_Cursor>
}
 800080c:	bf00      	nop
 800080e:	3708      	adds	r7, #8
 8000810:	46bd      	mov	sp, r7
 8000812:	bd80      	pop	{r7, pc}

08000814 <LCD_I2C_Clear>:
 * @brief Clear the screen.
 * @param[in] hlcd : LCD handler with I2C interface
 * @return None
 */
void LCD_I2C_Clear(LCD_I2C_HandleTypeDef * hlcd)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	b082      	sub	sp, #8
 8000818:	af00      	add	r7, sp, #0
 800081a:	6078      	str	r0, [r7, #4]
  __lcd_i2c_write_command(hlcd, LCD_CLEAR_DISPLAY);
 800081c:	2101      	movs	r1, #1
 800081e:	6878      	ldr	r0, [r7, #4]
 8000820:	f7ff ff3a 	bl	8000698 <__lcd_i2c_write_command>
}
 8000824:	bf00      	nop
 8000826:	3708      	adds	r7, #8
 8000828:	46bd      	mov	sp, r7
 800082a:	bd80      	pop	{r7, pc}

0800082c <LCD_I2C_DefineChar>:
 * @param[in] code   : Defined character code in display memory @see HD44780 technical note.
 * @param[in] bitmap : Defined character array @see HD44780 technical note.
 * @return None
 */
void LCD_I2C_DefineChar(LCD_I2C_HandleTypeDef* hlcd, uint8_t code, uint8_t bitmap[])
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b086      	sub	sp, #24
 8000830:	af00      	add	r7, sp, #0
 8000832:	60f8      	str	r0, [r7, #12]
 8000834:	460b      	mov	r3, r1
 8000836:	607a      	str	r2, [r7, #4]
 8000838:	72fb      	strb	r3, [r7, #11]
  __lcd_i2c_write_command(hlcd, LCD_SETCGRAM_ADDR + (code << 3));
 800083a:	7afb      	ldrb	r3, [r7, #11]
 800083c:	00db      	lsls	r3, r3, #3
 800083e:	b2db      	uxtb	r3, r3
 8000840:	3340      	adds	r3, #64	@ 0x40
 8000842:	b2db      	uxtb	r3, r3
 8000844:	4619      	mov	r1, r3
 8000846:	68f8      	ldr	r0, [r7, #12]
 8000848:	f7ff ff26 	bl	8000698 <__lcd_i2c_write_command>

  for(uint8_t i=0; i < 8; ++i)
 800084c:	2300      	movs	r3, #0
 800084e:	75fb      	strb	r3, [r7, #23]
 8000850:	e00a      	b.n	8000868 <LCD_I2C_DefineChar+0x3c>
    __lcd_i2c_write_data(hlcd, bitmap[i]);
 8000852:	7dfb      	ldrb	r3, [r7, #23]
 8000854:	687a      	ldr	r2, [r7, #4]
 8000856:	4413      	add	r3, r2
 8000858:	781b      	ldrb	r3, [r3, #0]
 800085a:	4619      	mov	r1, r3
 800085c:	68f8      	ldr	r0, [r7, #12]
 800085e:	f7ff ff2b 	bl	80006b8 <__lcd_i2c_write_data>
  for(uint8_t i=0; i < 8; ++i)
 8000862:	7dfb      	ldrb	r3, [r7, #23]
 8000864:	3301      	adds	r3, #1
 8000866:	75fb      	strb	r3, [r7, #23]
 8000868:	7dfb      	ldrb	r3, [r7, #23]
 800086a:	2b07      	cmp	r3, #7
 800086c:	d9f1      	bls.n	8000852 <LCD_I2C_DefineChar+0x26>
}
 800086e:	bf00      	nop
 8000870:	bf00      	nop
 8000872:	3718      	adds	r7, #24
 8000874:	46bd      	mov	sp, r7
 8000876:	bd80      	pop	{r7, pc}

08000878 <LCD_I2C_DisplaySequentialGlossyText>:
 * @param[in] hlcd : LCD handler with I2C interface
 * @param[in] row  : Row number to display the text
 * @return None
 */
void LCD_I2C_DisplaySequentialGlossyText(LCD_I2C_HandleTypeDef* hlcd, uint8_t row)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	b088      	sub	sp, #32
 800087c:	af00      	add	r7, sp, #0
 800087e:	6078      	str	r0, [r7, #4]
 8000880:	460b      	mov	r3, r1
 8000882:	70fb      	strb	r3, [r7, #3]
    // Ensure row is valid (0 or 1 for a 2x16 LCD)


    const char* text = "BONGO BONG";
 8000884:	4b23      	ldr	r3, [pc, #140]	@ (8000914 <LCD_I2C_DisplaySequentialGlossyText+0x9c>)
 8000886:	61bb      	str	r3, [r7, #24]
    uint8_t len = strlen(text);
 8000888:	69b8      	ldr	r0, [r7, #24]
 800088a:	f7ff fcc1 	bl	8000210 <strlen>
 800088e:	4603      	mov	r3, r0
 8000890:	75fb      	strb	r3, [r7, #23]

    // Create a highlight custom character
    uint8_t highlight_char[8] = {
 8000892:	4a21      	ldr	r2, [pc, #132]	@ (8000918 <LCD_I2C_DisplaySequentialGlossyText+0xa0>)
 8000894:	f107 030c 	add.w	r3, r7, #12
 8000898:	e892 0003 	ldmia.w	r2, {r0, r1}
 800089c:	e883 0003 	stmia.w	r3, {r0, r1}
        0b11111,
        0b11111
    };

    // Define the custom character in CGRAM
    LCD_I2C_DefineChar(hlcd, 0, highlight_char);
 80008a0:	f107 030c 	add.w	r3, r7, #12
 80008a4:	461a      	mov	r2, r3
 80008a6:	2100      	movs	r1, #0
 80008a8:	6878      	ldr	r0, [r7, #4]
 80008aa:	f7ff ffbf 	bl	800082c <LCD_I2C_DefineChar>

    // Start from the first character
    for (uint8_t i = 0; i < len; i++) {
 80008ae:	2300      	movs	r3, #0
 80008b0:	77fb      	strb	r3, [r7, #31]
 80008b2:	e025      	b.n	8000900 <LCD_I2C_DisplaySequentialGlossyText+0x88>
        // Highlight the current character
        LCD_I2C_SetCursor(hlcd, row, i+3);
 80008b4:	7ffb      	ldrb	r3, [r7, #31]
 80008b6:	3303      	adds	r3, #3
 80008b8:	b2da      	uxtb	r2, r3
 80008ba:	78fb      	ldrb	r3, [r7, #3]
 80008bc:	4619      	mov	r1, r3
 80008be:	6878      	ldr	r0, [r7, #4]
 80008c0:	f7ff ff88 	bl	80007d4 <LCD_I2C_SetCursor>
        LCD_I2C_printCustomChar(hlcd, 0);
 80008c4:	2100      	movs	r1, #0
 80008c6:	6878      	ldr	r0, [r7, #4]
 80008c8:	f7ff ff5b 	bl	8000782 <LCD_I2C_printCustomChar>

        // Wait to create the glossy effect
        __lcd_delay(hlcd->Timer, 200); // Adjust delay for visual preference
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	68db      	ldr	r3, [r3, #12]
 80008d0:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80008d4:	4618      	mov	r0, r3
 80008d6:	f7ff fe6b 	bl	80005b0 <__lcd_delay_us>

        // Replace the highlighted character with the original character
        LCD_I2C_SetCursor(hlcd, row, i+3);
 80008da:	7ffb      	ldrb	r3, [r7, #31]
 80008dc:	3303      	adds	r3, #3
 80008de:	b2da      	uxtb	r2, r3
 80008e0:	78fb      	ldrb	r3, [r7, #3]
 80008e2:	4619      	mov	r1, r3
 80008e4:	6878      	ldr	r0, [r7, #4]
 80008e6:	f7ff ff75 	bl	80007d4 <LCD_I2C_SetCursor>
        __lcd_i2c_write_data(hlcd, text[i]);
 80008ea:	7ffb      	ldrb	r3, [r7, #31]
 80008ec:	69ba      	ldr	r2, [r7, #24]
 80008ee:	4413      	add	r3, r2
 80008f0:	781b      	ldrb	r3, [r3, #0]
 80008f2:	4619      	mov	r1, r3
 80008f4:	6878      	ldr	r0, [r7, #4]
 80008f6:	f7ff fedf 	bl	80006b8 <__lcd_i2c_write_data>
    for (uint8_t i = 0; i < len; i++) {
 80008fa:	7ffb      	ldrb	r3, [r7, #31]
 80008fc:	3301      	adds	r3, #1
 80008fe:	77fb      	strb	r3, [r7, #31]
 8000900:	7ffa      	ldrb	r2, [r7, #31]
 8000902:	7dfb      	ldrb	r3, [r7, #23]
 8000904:	429a      	cmp	r2, r3
 8000906:	d3d5      	bcc.n	80008b4 <LCD_I2C_DisplaySequentialGlossyText+0x3c>
    }
}
 8000908:	bf00      	nop
 800090a:	bf00      	nop
 800090c:	3720      	adds	r7, #32
 800090e:	46bd      	mov	sp, r7
 8000910:	bd80      	pop	{r7, pc}
 8000912:	bf00      	nop
 8000914:	0800c358 	.word	0x0800c358
 8000918:	0800c364 	.word	0x0800c364

0800091c <HAL_TIM_PWM_PulseFinishedCallback>:
uint32_t CurrentPosition;
////////// HAL FUNCTIONS //////////

// PWM callback for step counting
void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	b084      	sub	sp, #16
 8000920:	af00      	add	r7, sp, #0
 8000922:	6078      	str	r0, [r7, #4]
  for(int i = 0; i < MAX_MOTORS; i++){
 8000924:	2300      	movs	r3, #0
 8000926:	60fb      	str	r3, [r7, #12]
 8000928:	e07d      	b.n	8000a26 <HAL_TIM_PWM_PulseFinishedCallback+0x10a>
	  if (htim->Instance == motors[i].driver.htim->Instance){ // Check which motor's timer called back
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	681a      	ldr	r2, [r3, #0]
 800092e:	4942      	ldr	r1, [pc, #264]	@ (8000a38 <HAL_TIM_PWM_PulseFinishedCallback+0x11c>)
 8000930:	68fb      	ldr	r3, [r7, #12]
 8000932:	2064      	movs	r0, #100	@ 0x64
 8000934:	fb00 f303 	mul.w	r3, r0, r3
 8000938:	440b      	add	r3, r1
 800093a:	330c      	adds	r3, #12
 800093c:	681b      	ldr	r3, [r3, #0]
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	429a      	cmp	r2, r3
 8000942:	d16d      	bne.n	8000a20 <HAL_TIM_PWM_PulseFinishedCallback+0x104>
		  motors[i].stepsTaken++;
 8000944:	4a3c      	ldr	r2, [pc, #240]	@ (8000a38 <HAL_TIM_PWM_PulseFinishedCallback+0x11c>)
 8000946:	68fb      	ldr	r3, [r7, #12]
 8000948:	2164      	movs	r1, #100	@ 0x64
 800094a:	fb01 f303 	mul.w	r3, r1, r3
 800094e:	4413      	add	r3, r2
 8000950:	3344      	adds	r3, #68	@ 0x44
 8000952:	681b      	ldr	r3, [r3, #0]
 8000954:	1c5a      	adds	r2, r3, #1
 8000956:	4938      	ldr	r1, [pc, #224]	@ (8000a38 <HAL_TIM_PWM_PulseFinishedCallback+0x11c>)
 8000958:	68fb      	ldr	r3, [r7, #12]
 800095a:	2064      	movs	r0, #100	@ 0x64
 800095c:	fb00 f303 	mul.w	r3, r0, r3
 8000960:	440b      	add	r3, r1
 8000962:	3344      	adds	r3, #68	@ 0x44
 8000964:	601a      	str	r2, [r3, #0]
		  stepsTaken[i] = motors[i].stepsTaken;
 8000966:	4a34      	ldr	r2, [pc, #208]	@ (8000a38 <HAL_TIM_PWM_PulseFinishedCallback+0x11c>)
 8000968:	68fb      	ldr	r3, [r7, #12]
 800096a:	2164      	movs	r1, #100	@ 0x64
 800096c:	fb01 f303 	mul.w	r3, r1, r3
 8000970:	4413      	add	r3, r2
 8000972:	3344      	adds	r3, #68	@ 0x44
 8000974:	681a      	ldr	r2, [r3, #0]
 8000976:	4931      	ldr	r1, [pc, #196]	@ (8000a3c <HAL_TIM_PWM_PulseFinishedCallback+0x120>)
 8000978:	68fb      	ldr	r3, [r7, #12]
 800097a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		  if(HAL_GPIO_ReadPin(motors[i].driver.dir_port, motors[i].driver.dir_pin) == GPIO_PIN_SET){
 800097e:	4a2e      	ldr	r2, [pc, #184]	@ (8000a38 <HAL_TIM_PWM_PulseFinishedCallback+0x11c>)
 8000980:	68fb      	ldr	r3, [r7, #12]
 8000982:	2164      	movs	r1, #100	@ 0x64
 8000984:	fb01 f303 	mul.w	r3, r1, r3
 8000988:	4413      	add	r3, r2
 800098a:	331c      	adds	r3, #28
 800098c:	681a      	ldr	r2, [r3, #0]
 800098e:	492a      	ldr	r1, [pc, #168]	@ (8000a38 <HAL_TIM_PWM_PulseFinishedCallback+0x11c>)
 8000990:	68fb      	ldr	r3, [r7, #12]
 8000992:	2064      	movs	r0, #100	@ 0x64
 8000994:	fb00 f303 	mul.w	r3, r0, r3
 8000998:	440b      	add	r3, r1
 800099a:	3320      	adds	r3, #32
 800099c:	881b      	ldrh	r3, [r3, #0]
 800099e:	4619      	mov	r1, r3
 80009a0:	4610      	mov	r0, r2
 80009a2:	f004 fa6b 	bl	8004e7c <HAL_GPIO_ReadPin>
 80009a6:	4603      	mov	r3, r0
 80009a8:	2b01      	cmp	r3, #1
 80009aa:	d111      	bne.n	80009d0 <HAL_TIM_PWM_PulseFinishedCallback+0xb4>
		  motors[i].StepsFront++;
 80009ac:	4a22      	ldr	r2, [pc, #136]	@ (8000a38 <HAL_TIM_PWM_PulseFinishedCallback+0x11c>)
 80009ae:	68fb      	ldr	r3, [r7, #12]
 80009b0:	2164      	movs	r1, #100	@ 0x64
 80009b2:	fb01 f303 	mul.w	r3, r1, r3
 80009b6:	4413      	add	r3, r2
 80009b8:	3358      	adds	r3, #88	@ 0x58
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	1c5a      	adds	r2, r3, #1
 80009be:	491e      	ldr	r1, [pc, #120]	@ (8000a38 <HAL_TIM_PWM_PulseFinishedCallback+0x11c>)
 80009c0:	68fb      	ldr	r3, [r7, #12]
 80009c2:	2064      	movs	r0, #100	@ 0x64
 80009c4:	fb00 f303 	mul.w	r3, r0, r3
 80009c8:	440b      	add	r3, r1
 80009ca:	3358      	adds	r3, #88	@ 0x58
 80009cc:	601a      	str	r2, [r3, #0]
 80009ce:	e027      	b.n	8000a20 <HAL_TIM_PWM_PulseFinishedCallback+0x104>
		  }
		  else if(HAL_GPIO_ReadPin(motors[i].driver.dir_port, motors[i].driver.dir_pin) == GPIO_PIN_RESET){
 80009d0:	4a19      	ldr	r2, [pc, #100]	@ (8000a38 <HAL_TIM_PWM_PulseFinishedCallback+0x11c>)
 80009d2:	68fb      	ldr	r3, [r7, #12]
 80009d4:	2164      	movs	r1, #100	@ 0x64
 80009d6:	fb01 f303 	mul.w	r3, r1, r3
 80009da:	4413      	add	r3, r2
 80009dc:	331c      	adds	r3, #28
 80009de:	681a      	ldr	r2, [r3, #0]
 80009e0:	4915      	ldr	r1, [pc, #84]	@ (8000a38 <HAL_TIM_PWM_PulseFinishedCallback+0x11c>)
 80009e2:	68fb      	ldr	r3, [r7, #12]
 80009e4:	2064      	movs	r0, #100	@ 0x64
 80009e6:	fb00 f303 	mul.w	r3, r0, r3
 80009ea:	440b      	add	r3, r1
 80009ec:	3320      	adds	r3, #32
 80009ee:	881b      	ldrh	r3, [r3, #0]
 80009f0:	4619      	mov	r1, r3
 80009f2:	4610      	mov	r0, r2
 80009f4:	f004 fa42 	bl	8004e7c <HAL_GPIO_ReadPin>
 80009f8:	4603      	mov	r3, r0
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d110      	bne.n	8000a20 <HAL_TIM_PWM_PulseFinishedCallback+0x104>

			  		  motors[i].StepsBack++;
 80009fe:	4a0e      	ldr	r2, [pc, #56]	@ (8000a38 <HAL_TIM_PWM_PulseFinishedCallback+0x11c>)
 8000a00:	68fb      	ldr	r3, [r7, #12]
 8000a02:	2164      	movs	r1, #100	@ 0x64
 8000a04:	fb01 f303 	mul.w	r3, r1, r3
 8000a08:	4413      	add	r3, r2
 8000a0a:	335c      	adds	r3, #92	@ 0x5c
 8000a0c:	681b      	ldr	r3, [r3, #0]
 8000a0e:	1c5a      	adds	r2, r3, #1
 8000a10:	4909      	ldr	r1, [pc, #36]	@ (8000a38 <HAL_TIM_PWM_PulseFinishedCallback+0x11c>)
 8000a12:	68fb      	ldr	r3, [r7, #12]
 8000a14:	2064      	movs	r0, #100	@ 0x64
 8000a16:	fb00 f303 	mul.w	r3, r0, r3
 8000a1a:	440b      	add	r3, r1
 8000a1c:	335c      	adds	r3, #92	@ 0x5c
 8000a1e:	601a      	str	r2, [r3, #0]
  for(int i = 0; i < MAX_MOTORS; i++){
 8000a20:	68fb      	ldr	r3, [r7, #12]
 8000a22:	3301      	adds	r3, #1
 8000a24:	60fb      	str	r3, [r7, #12]
 8000a26:	68fb      	ldr	r3, [r7, #12]
 8000a28:	2b03      	cmp	r3, #3
 8000a2a:	f77f af7e 	ble.w	800092a <HAL_TIM_PWM_PulseFinishedCallback+0xe>
		 }
      }

    }
}
 8000a2e:	bf00      	nop
 8000a30:	bf00      	nop
 8000a32:	3710      	adds	r7, #16
 8000a34:	46bd      	mov	sp, r7
 8000a36:	bd80      	pop	{r7, pc}
 8000a38:	20000d58 	.word	0x20000d58
 8000a3c:	200000f8 	.word	0x200000f8

08000a40 <TMC2209_SetDirection>:


// Set the direction of the motor
void TMC2209_SetDirection(Motor *motor, GPIO_PinState state) {
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b082      	sub	sp, #8
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]
 8000a48:	460b      	mov	r3, r1
 8000a4a:	70fb      	strb	r3, [r7, #3]
    HAL_GPIO_WritePin(motor->driver.dir_port, motor->driver.dir_pin, state);
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	69d8      	ldr	r0, [r3, #28]
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	8c1b      	ldrh	r3, [r3, #32]
 8000a54:	78fa      	ldrb	r2, [r7, #3]
 8000a56:	4619      	mov	r1, r3
 8000a58:	f004 fa28 	bl	8004eac <HAL_GPIO_WritePin>
    direction = state;
 8000a5c:	4a03      	ldr	r2, [pc, #12]	@ (8000a6c <TMC2209_SetDirection+0x2c>)
 8000a5e:	78fb      	ldrb	r3, [r7, #3]
 8000a60:	7013      	strb	r3, [r2, #0]
}
 8000a62:	bf00      	nop
 8000a64:	3708      	adds	r7, #8
 8000a66:	46bd      	mov	sp, r7
 8000a68:	bd80      	pop	{r7, pc}
 8000a6a:	bf00      	nop
 8000a6c:	200000f5 	.word	0x200000f5

08000a70 <TMC2209_EnableDriver>:

// Enable or disable the driver
void TMC2209_EnableDriver(Motor *motor, GPIO_PinState state) {
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b082      	sub	sp, #8
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	6078      	str	r0, [r7, #4]
 8000a78:	460b      	mov	r3, r1
 8000a7a:	70fb      	strb	r3, [r7, #3]
    HAL_GPIO_WritePin(motor->driver.enn_port, motor->driver.enn_pin, state); // LOW = motor enabled, HIGH = motor disabled
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8000a84:	78fa      	ldrb	r2, [r7, #3]
 8000a86:	4619      	mov	r1, r3
 8000a88:	f004 fa10 	bl	8004eac <HAL_GPIO_WritePin>
}
 8000a8c:	bf00      	nop
 8000a8e:	3708      	adds	r7, #8
 8000a90:	46bd      	mov	sp, r7
 8000a92:	bd80      	pop	{r7, pc}

08000a94 <TMC2209_SetSpeed>:
    return HAL_GPIO_ReadPin(motor->driver.index_port, motor->driver.index_pin); // Returns the INDEX pin state
}


// Start stepping with PWM
void TMC2209_SetSpeed(Motor *motor, uint32_t StepFrequency) {
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b086      	sub	sp, #24
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]
 8000a9c:	6039      	str	r1, [r7, #0]
	uint32_t prescaler = motor->driver.htim->Init.Prescaler;
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	68db      	ldr	r3, [r3, #12]
 8000aa2:	685b      	ldr	r3, [r3, #4]
 8000aa4:	617b      	str	r3, [r7, #20]
    uint32_t timerClock = HAL_RCC_GetHCLKFreq() / prescaler ;
 8000aa6:	f005 fcc9 	bl	800643c <HAL_RCC_GetHCLKFreq>
 8000aaa:	4602      	mov	r2, r0
 8000aac:	697b      	ldr	r3, [r7, #20]
 8000aae:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ab2:	613b      	str	r3, [r7, #16]
    uint32_t ARR = (timerClock / StepFrequency) - 1; // Auto-reload value
 8000ab4:	693a      	ldr	r2, [r7, #16]
 8000ab6:	683b      	ldr	r3, [r7, #0]
 8000ab8:	fbb2 f3f3 	udiv	r3, r2, r3
 8000abc:	3b01      	subs	r3, #1
 8000abe:	60fb      	str	r3, [r7, #12]

    __HAL_TIM_SET_AUTORELOAD(motor->driver.htim, ARR); // Period
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	68db      	ldr	r3, [r3, #12]
 8000ac4:	681b      	ldr	r3, [r3, #0]
 8000ac6:	68fa      	ldr	r2, [r7, #12]
 8000ac8:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	68db      	ldr	r3, [r3, #12]
 8000ace:	68fa      	ldr	r2, [r7, #12]
 8000ad0:	60da      	str	r2, [r3, #12]
    __HAL_TIM_SET_COMPARE(motor->driver.htim, motor->driver.step_channel, ARR / 2); // Duty cycle
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	691b      	ldr	r3, [r3, #16]
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d106      	bne.n	8000ae8 <TMC2209_SetSpeed+0x54>
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	68db      	ldr	r3, [r3, #12]
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	68fa      	ldr	r2, [r7, #12]
 8000ae2:	0852      	lsrs	r2, r2, #1
 8000ae4:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8000ae6:	e031      	b.n	8000b4c <TMC2209_SetSpeed+0xb8>
    __HAL_TIM_SET_COMPARE(motor->driver.htim, motor->driver.step_channel, ARR / 2); // Duty cycle
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	691b      	ldr	r3, [r3, #16]
 8000aec:	2b04      	cmp	r3, #4
 8000aee:	d106      	bne.n	8000afe <TMC2209_SetSpeed+0x6a>
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	68db      	ldr	r3, [r3, #12]
 8000af4:	681a      	ldr	r2, [r3, #0]
 8000af6:	68fb      	ldr	r3, [r7, #12]
 8000af8:	085b      	lsrs	r3, r3, #1
 8000afa:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8000afc:	e026      	b.n	8000b4c <TMC2209_SetSpeed+0xb8>
    __HAL_TIM_SET_COMPARE(motor->driver.htim, motor->driver.step_channel, ARR / 2); // Duty cycle
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	691b      	ldr	r3, [r3, #16]
 8000b02:	2b08      	cmp	r3, #8
 8000b04:	d106      	bne.n	8000b14 <TMC2209_SetSpeed+0x80>
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	68db      	ldr	r3, [r3, #12]
 8000b0a:	681a      	ldr	r2, [r3, #0]
 8000b0c:	68fb      	ldr	r3, [r7, #12]
 8000b0e:	085b      	lsrs	r3, r3, #1
 8000b10:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8000b12:	e01b      	b.n	8000b4c <TMC2209_SetSpeed+0xb8>
    __HAL_TIM_SET_COMPARE(motor->driver.htim, motor->driver.step_channel, ARR / 2); // Duty cycle
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	691b      	ldr	r3, [r3, #16]
 8000b18:	2b0c      	cmp	r3, #12
 8000b1a:	d106      	bne.n	8000b2a <TMC2209_SetSpeed+0x96>
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	68db      	ldr	r3, [r3, #12]
 8000b20:	681a      	ldr	r2, [r3, #0]
 8000b22:	68fb      	ldr	r3, [r7, #12]
 8000b24:	085b      	lsrs	r3, r3, #1
 8000b26:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000b28:	e010      	b.n	8000b4c <TMC2209_SetSpeed+0xb8>
    __HAL_TIM_SET_COMPARE(motor->driver.htim, motor->driver.step_channel, ARR / 2); // Duty cycle
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	691b      	ldr	r3, [r3, #16]
 8000b2e:	2b10      	cmp	r3, #16
 8000b30:	d106      	bne.n	8000b40 <TMC2209_SetSpeed+0xac>
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	68db      	ldr	r3, [r3, #12]
 8000b36:	681a      	ldr	r2, [r3, #0]
 8000b38:	68fb      	ldr	r3, [r7, #12]
 8000b3a:	085b      	lsrs	r3, r3, #1
 8000b3c:	6593      	str	r3, [r2, #88]	@ 0x58
}
 8000b3e:	e005      	b.n	8000b4c <TMC2209_SetSpeed+0xb8>
    __HAL_TIM_SET_COMPARE(motor->driver.htim, motor->driver.step_channel, ARR / 2); // Duty cycle
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	68db      	ldr	r3, [r3, #12]
 8000b44:	681a      	ldr	r2, [r3, #0]
 8000b46:	68fb      	ldr	r3, [r7, #12]
 8000b48:	085b      	lsrs	r3, r3, #1
 8000b4a:	65d3      	str	r3, [r2, #92]	@ 0x5c
}
 8000b4c:	bf00      	nop
 8000b4e:	3718      	adds	r7, #24
 8000b50:	46bd      	mov	sp, r7
 8000b52:	bd80      	pop	{r7, pc}

08000b54 <TMC2209_Stop>:


// Stop stepping
void TMC2209_Stop(Motor *motor) {
 8000b54:	b580      	push	{r7, lr}
 8000b56:	b084      	sub	sp, #16
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	6078      	str	r0, [r7, #4]
	TIM_HandleTypeDef *htim = motor->driver.htim;
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	68db      	ldr	r3, [r3, #12]
 8000b60:	60fb      	str	r3, [r7, #12]
	uint32_t channel = motor->driver.step_channel;
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	691b      	ldr	r3, [r3, #16]
 8000b66:	60bb      	str	r3, [r7, #8]
	TMC2209_EnableDriver(motor, GPIO_PIN_SET);
 8000b68:	2101      	movs	r1, #1
 8000b6a:	6878      	ldr	r0, [r7, #4]
 8000b6c:	f7ff ff80 	bl	8000a70 <TMC2209_EnableDriver>
    HAL_TIM_PWM_Stop_IT(htim, channel);
 8000b70:	68b9      	ldr	r1, [r7, #8]
 8000b72:	68f8      	ldr	r0, [r7, #12]
 8000b74:	f007 f9d8 	bl	8007f28 <HAL_TIM_PWM_Stop_IT>
}
 8000b78:	bf00      	nop
 8000b7a:	3710      	adds	r7, #16
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	bd80      	pop	{r7, pc}

08000b80 <TMC2209_Start>:

void TMC2209_Start(Motor *motor) {
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b084      	sub	sp, #16
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	6078      	str	r0, [r7, #4]
	TIM_HandleTypeDef *htim = motor->driver.htim;
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	68db      	ldr	r3, [r3, #12]
 8000b8c:	60fb      	str	r3, [r7, #12]
	uint32_t channel = motor->driver.step_channel;
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	691b      	ldr	r3, [r3, #16]
 8000b92:	60bb      	str	r3, [r7, #8]

	TMC2209_EnableDriver(motor, GPIO_PIN_RESET);
 8000b94:	2100      	movs	r1, #0
 8000b96:	6878      	ldr	r0, [r7, #4]
 8000b98:	f7ff ff6a 	bl	8000a70 <TMC2209_EnableDriver>
    HAL_TIM_PWM_Start_IT(htim, channel);
 8000b9c:	68b9      	ldr	r1, [r7, #8]
 8000b9e:	68f8      	ldr	r0, [r7, #12]
 8000ba0:	f007 f87a 	bl	8007c98 <HAL_TIM_PWM_Start_IT>
    motor->isStepping = true;
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	2201      	movs	r2, #1
 8000ba8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
}
 8000bac:	bf00      	nop
 8000bae:	3710      	adds	r7, #16
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	bd80      	pop	{r7, pc}

08000bb4 <TMC2209_Start_C>:
void TMC2209_Start_C(Motor *motor) {
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b084      	sub	sp, #16
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	6078      	str	r0, [r7, #4]
	TIM_HandleTypeDef *htim = motor->driver.htim;
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	68db      	ldr	r3, [r3, #12]
 8000bc0:	60fb      	str	r3, [r7, #12]
	uint32_t channel = motor->driver.step_channel;
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	691b      	ldr	r3, [r3, #16]
 8000bc6:	60bb      	str	r3, [r7, #8]
   //motor->stepsTaken = 0;
	TMC2209_EnableDriver(motor, GPIO_PIN_RESET);
 8000bc8:	2100      	movs	r1, #0
 8000bca:	6878      	ldr	r0, [r7, #4]
 8000bcc:	f7ff ff50 	bl	8000a70 <TMC2209_EnableDriver>
    HAL_TIM_PWM_Start_IT(htim, channel);
 8000bd0:	68b9      	ldr	r1, [r7, #8]
 8000bd2:	68f8      	ldr	r0, [r7, #12]
 8000bd4:	f007 f860 	bl	8007c98 <HAL_TIM_PWM_Start_IT>
    motor->isStepping = true;
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	2201      	movs	r2, #1
 8000bdc:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
}
 8000be0:	bf00      	nop
 8000be2:	3710      	adds	r7, #16
 8000be4:	46bd      	mov	sp, r7
 8000be6:	bd80      	pop	{r7, pc}

08000be8 <TMC2209_CountSteps>:



static void TMC2209_CountSteps(Motor *motor, uint32_t totalSteps){ // Static for now unless we need to expose it later
 8000be8:	b480      	push	{r7}
 8000bea:	b083      	sub	sp, #12
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
 8000bf0:	6039      	str	r1, [r7, #0]
	motor->nextTotalSteps = totalSteps;
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	683a      	ldr	r2, [r7, #0]
 8000bf6:	649a      	str	r2, [r3, #72]	@ 0x48
	motor->stepsTaken = 0;
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	645a      	str	r2, [r3, #68]	@ 0x44
	while (motor->stepsTaken < motor->nextTotalSteps); // Wait until we reach required steps
 8000bfe:	bf00      	nop
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c04:	461a      	mov	r2, r3
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000c0a:	429a      	cmp	r2, r3
 8000c0c:	d3f8      	bcc.n	8000c00 <TMC2209_CountSteps+0x18>
	//HAL_Delay(1); // To not fad the cpu --NOTE: CHECK IF THERE SHOULD BE A DELAY
	motor->nextTotalSteps = 0;
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	2200      	movs	r2, #0
 8000c12:	649a      	str	r2, [r3, #72]	@ 0x48
}
 8000c14:	bf00      	nop
 8000c16:	370c      	adds	r7, #12
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1e:	4770      	bx	lr

08000c20 <TMC2209_Step>:

	TMC2209_Stop(motor);

}

void TMC2209_Step(Motor *motor, uint32_t steps){ // This doesn't work anymore since we have MoveTo
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b082      	sub	sp, #8
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
 8000c28:	6039      	str	r1, [r7, #0]
	TMC2209_Start(motor);
 8000c2a:	6878      	ldr	r0, [r7, #4]
 8000c2c:	f7ff ffa8 	bl	8000b80 <TMC2209_Start>
	TMC2209_CountSteps(motor, steps);
 8000c30:	6839      	ldr	r1, [r7, #0]
 8000c32:	6878      	ldr	r0, [r7, #4]
 8000c34:	f7ff ffd8 	bl	8000be8 <TMC2209_CountSteps>
	TMC2209_Stop(motor);
 8000c38:	6878      	ldr	r0, [r7, #4]
 8000c3a:	f7ff ff8b 	bl	8000b54 <TMC2209_Stop>

}
 8000c3e:	bf00      	nop
 8000c40:	3708      	adds	r7, #8
 8000c42:	46bd      	mov	sp, r7
 8000c44:	bd80      	pop	{r7, pc}
	...

08000c48 <debug_print>:
    }
    (void)dummy;
}


void debug_print(const char* msg) {
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b082      	sub	sp, #8
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart3, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8000c50:	6878      	ldr	r0, [r7, #4]
 8000c52:	f7ff fadd 	bl	8000210 <strlen>
 8000c56:	4603      	mov	r3, r0
 8000c58:	b29a      	uxth	r2, r3
 8000c5a:	f04f 33ff 	mov.w	r3, #4294967295
 8000c5e:	6879      	ldr	r1, [r7, #4]
 8000c60:	4803      	ldr	r0, [pc, #12]	@ (8000c70 <debug_print+0x28>)
 8000c62:	f008 fbb3 	bl	80093cc <HAL_UART_Transmit>
}
 8000c66:	bf00      	nop
 8000c68:	3708      	adds	r7, #8
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	bd80      	pop	{r7, pc}
 8000c6e:	bf00      	nop
 8000c70:	200005d8 	.word	0x200005d8

08000c74 <debug_print_hex>:

 void debug_print_hex(uint8_t* data, uint8_t length) {
 8000c74:	b580      	push	{r7, lr}
 8000c76:	b0c4      	sub	sp, #272	@ 0x110
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000c7e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8000c82:	6018      	str	r0, [r3, #0]
 8000c84:	460a      	mov	r2, r1
 8000c86:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000c8a:	f2a3 130d 	subw	r3, r3, #269	@ 0x10d
 8000c8e:	701a      	strb	r2, [r3, #0]
    char buffer[256];
    char* ptr = buffer;
 8000c90:	f107 0308 	add.w	r3, r7, #8
 8000c94:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c

    ptr += sprintf(ptr, "[");
 8000c98:	4924      	ldr	r1, [pc, #144]	@ (8000d2c <debug_print_hex+0xb8>)
 8000c9a:	f8d7 010c 	ldr.w	r0, [r7, #268]	@ 0x10c
 8000c9e:	f00a fe53 	bl	800b948 <siprintf>
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	461a      	mov	r2, r3
 8000ca6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000caa:	4413      	add	r3, r2
 8000cac:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    for(uint8_t i = 0; i < length; i++) {
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
 8000cb6:	e01a      	b.n	8000cee <debug_print_hex+0x7a>
        ptr += sprintf(ptr, "%02X ", data[i]);
 8000cb8:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8000cbc:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8000cc0:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 8000cc4:	6812      	ldr	r2, [r2, #0]
 8000cc6:	4413      	add	r3, r2
 8000cc8:	781b      	ldrb	r3, [r3, #0]
 8000cca:	461a      	mov	r2, r3
 8000ccc:	4918      	ldr	r1, [pc, #96]	@ (8000d30 <debug_print_hex+0xbc>)
 8000cce:	f8d7 010c 	ldr.w	r0, [r7, #268]	@ 0x10c
 8000cd2:	f00a fe39 	bl	800b948 <siprintf>
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	461a      	mov	r2, r3
 8000cda:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000cde:	4413      	add	r3, r2
 8000ce0:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    for(uint8_t i = 0; i < length; i++) {
 8000ce4:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8000ce8:	3301      	adds	r3, #1
 8000cea:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
 8000cee:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000cf2:	f2a3 130d 	subw	r3, r3, #269	@ 0x10d
 8000cf6:	f897 210b 	ldrb.w	r2, [r7, #267]	@ 0x10b
 8000cfa:	781b      	ldrb	r3, [r3, #0]
 8000cfc:	429a      	cmp	r2, r3
 8000cfe:	d3db      	bcc.n	8000cb8 <debug_print_hex+0x44>
    }
    ptr += sprintf(ptr, "]\r\n");
 8000d00:	490c      	ldr	r1, [pc, #48]	@ (8000d34 <debug_print_hex+0xc0>)
 8000d02:	f8d7 010c 	ldr.w	r0, [r7, #268]	@ 0x10c
 8000d06:	f00a fe1f 	bl	800b948 <siprintf>
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	461a      	mov	r2, r3
 8000d0e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000d12:	4413      	add	r3, r2
 8000d14:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c

    debug_print(buffer);
 8000d18:	f107 0308 	add.w	r3, r7, #8
 8000d1c:	4618      	mov	r0, r3
 8000d1e:	f7ff ff93 	bl	8000c48 <debug_print>
}
 8000d22:	bf00      	nop
 8000d24:	f507 7788 	add.w	r7, r7, #272	@ 0x110
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	bd80      	pop	{r7, pc}
 8000d2c:	0800c484 	.word	0x0800c484
 8000d30:	0800c488 	.word	0x0800c488
 8000d34:	0800c490 	.word	0x0800c490

08000d38 <calculate_CRC>:

uint8_t calculate_CRC(uint8_t *datagram, uint8_t length) {
 8000d38:	b480      	push	{r7}
 8000d3a:	b085      	sub	sp, #20
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	6078      	str	r0, [r7, #4]
 8000d40:	460b      	mov	r3, r1
 8000d42:	70fb      	strb	r3, [r7, #3]
    uint8_t crc = 0;
 8000d44:	2300      	movs	r3, #0
 8000d46:	73fb      	strb	r3, [r7, #15]
    for(uint8_t i = 0; i < length; i++) {
 8000d48:	2300      	movs	r3, #0
 8000d4a:	73bb      	strb	r3, [r7, #14]
 8000d4c:	e027      	b.n	8000d9e <calculate_CRC+0x66>
        uint8_t currentByte = datagram[i];
 8000d4e:	7bbb      	ldrb	r3, [r7, #14]
 8000d50:	687a      	ldr	r2, [r7, #4]
 8000d52:	4413      	add	r3, r2
 8000d54:	781b      	ldrb	r3, [r3, #0]
 8000d56:	737b      	strb	r3, [r7, #13]
        for(uint8_t j = 0; j < 8; j++) {
 8000d58:	2300      	movs	r3, #0
 8000d5a:	733b      	strb	r3, [r7, #12]
 8000d5c:	e019      	b.n	8000d92 <calculate_CRC+0x5a>
            if((crc >> 7) ^ (currentByte & 0x01)) {
 8000d5e:	7bfb      	ldrb	r3, [r7, #15]
 8000d60:	09db      	lsrs	r3, r3, #7
 8000d62:	b2db      	uxtb	r3, r3
 8000d64:	461a      	mov	r2, r3
 8000d66:	7b7b      	ldrb	r3, [r7, #13]
 8000d68:	f003 0301 	and.w	r3, r3, #1
 8000d6c:	429a      	cmp	r2, r3
 8000d6e:	d007      	beq.n	8000d80 <calculate_CRC+0x48>
                crc = (crc << 1) ^ 0x07;
 8000d70:	7bfb      	ldrb	r3, [r7, #15]
 8000d72:	005b      	lsls	r3, r3, #1
 8000d74:	b25b      	sxtb	r3, r3
 8000d76:	f083 0307 	eor.w	r3, r3, #7
 8000d7a:	b25b      	sxtb	r3, r3
 8000d7c:	73fb      	strb	r3, [r7, #15]
 8000d7e:	e002      	b.n	8000d86 <calculate_CRC+0x4e>
            } else {
                crc = crc << 1;
 8000d80:	7bfb      	ldrb	r3, [r7, #15]
 8000d82:	005b      	lsls	r3, r3, #1
 8000d84:	73fb      	strb	r3, [r7, #15]
            }
            currentByte >>= 1;
 8000d86:	7b7b      	ldrb	r3, [r7, #13]
 8000d88:	085b      	lsrs	r3, r3, #1
 8000d8a:	737b      	strb	r3, [r7, #13]
        for(uint8_t j = 0; j < 8; j++) {
 8000d8c:	7b3b      	ldrb	r3, [r7, #12]
 8000d8e:	3301      	adds	r3, #1
 8000d90:	733b      	strb	r3, [r7, #12]
 8000d92:	7b3b      	ldrb	r3, [r7, #12]
 8000d94:	2b07      	cmp	r3, #7
 8000d96:	d9e2      	bls.n	8000d5e <calculate_CRC+0x26>
    for(uint8_t i = 0; i < length; i++) {
 8000d98:	7bbb      	ldrb	r3, [r7, #14]
 8000d9a:	3301      	adds	r3, #1
 8000d9c:	73bb      	strb	r3, [r7, #14]
 8000d9e:	7bba      	ldrb	r2, [r7, #14]
 8000da0:	78fb      	ldrb	r3, [r7, #3]
 8000da2:	429a      	cmp	r2, r3
 8000da4:	d3d3      	bcc.n	8000d4e <calculate_CRC+0x16>
        }
    }
    return crc;
 8000da6:	7bfb      	ldrb	r3, [r7, #15]
}
 8000da8:	4618      	mov	r0, r3
 8000daa:	3714      	adds	r7, #20
 8000dac:	46bd      	mov	sp, r7
 8000dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db2:	4770      	bx	lr

08000db4 <TMC2209_WaitForReply>:




uint8_t TMC2209_WaitForReply(uint32_t timeout) {
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b084      	sub	sp, #16
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]
     uint32_t startTime = HAL_GetTick();
 8000dbc:	f003 f966 	bl	800408c <HAL_GetTick>
 8000dc0:	60f8      	str	r0, [r7, #12]
     while (!rxBufferReady) {
 8000dc2:	e00c      	b.n	8000dde <TMC2209_WaitForReply+0x2a>
         if ((HAL_GetTick() - startTime) > timeout) {
 8000dc4:	f003 f962 	bl	800408c <HAL_GetTick>
 8000dc8:	4602      	mov	r2, r0
 8000dca:	68fb      	ldr	r3, [r7, #12]
 8000dcc:	1ad3      	subs	r3, r2, r3
 8000dce:	687a      	ldr	r2, [r7, #4]
 8000dd0:	429a      	cmp	r2, r3
 8000dd2:	d204      	bcs.n	8000dde <TMC2209_WaitForReply+0x2a>
             debug_print("Timeout waiting for reply.\r\n");
 8000dd4:	4808      	ldr	r0, [pc, #32]	@ (8000df8 <TMC2209_WaitForReply+0x44>)
 8000dd6:	f7ff ff37 	bl	8000c48 <debug_print>
             return 0; // Timeout
 8000dda:	2300      	movs	r3, #0
 8000ddc:	e008      	b.n	8000df0 <TMC2209_WaitForReply+0x3c>
     while (!rxBufferReady) {
 8000dde:	4b07      	ldr	r3, [pc, #28]	@ (8000dfc <TMC2209_WaitForReply+0x48>)
 8000de0:	781b      	ldrb	r3, [r3, #0]
 8000de2:	b2db      	uxtb	r3, r3
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d0ed      	beq.n	8000dc4 <TMC2209_WaitForReply+0x10>
         }
     }
     rxBufferReady = 0; // Clear flag for next use
 8000de8:	4b04      	ldr	r3, [pc, #16]	@ (8000dfc <TMC2209_WaitForReply+0x48>)
 8000dea:	2200      	movs	r2, #0
 8000dec:	701a      	strb	r2, [r3, #0]
     return 1; // Success
 8000dee:	2301      	movs	r3, #1
 }
 8000df0:	4618      	mov	r0, r3
 8000df2:	3710      	adds	r7, #16
 8000df4:	46bd      	mov	sp, r7
 8000df6:	bd80      	pop	{r7, pc}
 8000df8:	0800c494 	.word	0x0800c494
 8000dfc:	20000124 	.word	0x20000124

08000e00 <TMC2209_sendCommand>:


uint8_t *TMC2209_sendCommand(uint8_t *command, size_t writeLength, size_t readLength, Motor *tmc2209) {
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b086      	sub	sp, #24
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	60f8      	str	r0, [r7, #12]
 8000e08:	60b9      	str	r1, [r7, #8]
 8000e0a:	607a      	str	r2, [r7, #4]
 8000e0c:	603b      	str	r3, [r7, #0]
	uint8_t flag = 1;
 8000e0e:	2301      	movs	r3, #1
 8000e10:	75fb      	strb	r3, [r7, #23]
	//clear_UART_buffers(&huart2);
     // Send the command
     if (HAL_UART_Transmit(tmc2209->driver.huart, command, writeLength, HAL_MAX_DELAY) != HAL_OK) {
 8000e12:	683b      	ldr	r3, [r7, #0]
 8000e14:	6858      	ldr	r0, [r3, #4]
 8000e16:	68bb      	ldr	r3, [r7, #8]
 8000e18:	b29a      	uxth	r2, r3
 8000e1a:	f04f 33ff 	mov.w	r3, #4294967295
 8000e1e:	68f9      	ldr	r1, [r7, #12]
 8000e20:	f008 fad4 	bl	80093cc <HAL_UART_Transmit>
 8000e24:	4603      	mov	r3, r0
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d004      	beq.n	8000e34 <TMC2209_sendCommand+0x34>
         debug_print("Failed to send command.\r\n");
 8000e2a:	481a      	ldr	r0, [pc, #104]	@ (8000e94 <TMC2209_sendCommand+0x94>)
 8000e2c:	f7ff ff0c 	bl	8000c48 <debug_print>
         return 0;
 8000e30:	2300      	movs	r3, #0
 8000e32:	e02a      	b.n	8000e8a <TMC2209_sendCommand+0x8a>
     }


     if(readLength){
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d026      	beq.n	8000e88 <TMC2209_sendCommand+0x88>

     // Wait for reply
     HAL_UART_Receive_DMA(tmc2209->driver.huart, rxData, readLength + 1);
 8000e3a:	683b      	ldr	r3, [r7, #0]
 8000e3c:	6858      	ldr	r0, [r3, #4]
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	b29b      	uxth	r3, r3
 8000e42:	3301      	adds	r3, #1
 8000e44:	b29b      	uxth	r3, r3
 8000e46:	461a      	mov	r2, r3
 8000e48:	4913      	ldr	r1, [pc, #76]	@ (8000e98 <TMC2209_sendCommand+0x98>)
 8000e4a:	f008 fb48 	bl	80094de <HAL_UART_Receive_DMA>
     if (!TMC2209_WaitForReply(200)) { // Wait 200ms if no reply, timeout
 8000e4e:	20c8      	movs	r0, #200	@ 0xc8
 8000e50:	f7ff ffb0 	bl	8000db4 <TMC2209_WaitForReply>
 8000e54:	4603      	mov	r3, r0
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d104      	bne.n	8000e64 <TMC2209_sendCommand+0x64>
         debug_print("No reply received.\r\n");
 8000e5a:	4810      	ldr	r0, [pc, #64]	@ (8000e9c <TMC2209_sendCommand+0x9c>)
 8000e5c:	f7ff fef4 	bl	8000c48 <debug_print>
         return 0; // command failed
 8000e60:	2300      	movs	r3, #0
 8000e62:	e012      	b.n	8000e8a <TMC2209_sendCommand+0x8a>
     }
     /// DEBUG ///
     // Send transmitted data -- Note: this can't be called before receiving or else it will interfere with huart2

     debug_print("Data Transmitted: ");
 8000e64:	480e      	ldr	r0, [pc, #56]	@ (8000ea0 <TMC2209_sendCommand+0xa0>)
 8000e66:	f7ff feef 	bl	8000c48 <debug_print>
     debug_print_hex(command, writeLength);
 8000e6a:	68bb      	ldr	r3, [r7, #8]
 8000e6c:	b2db      	uxtb	r3, r3
 8000e6e:	4619      	mov	r1, r3
 8000e70:	68f8      	ldr	r0, [r7, #12]
 8000e72:	f7ff feff 	bl	8000c74 <debug_print_hex>
     // Process received data in rxBuffer
     debug_print("Reply received:\r\n");
 8000e76:	480b      	ldr	r0, [pc, #44]	@ (8000ea4 <TMC2209_sendCommand+0xa4>)
 8000e78:	f7ff fee6 	bl	8000c48 <debug_print>
     debug_print_hex(rxBuffer, TMC_REPLY_SIZE);
 8000e7c:	2108      	movs	r1, #8
 8000e7e:	480a      	ldr	r0, [pc, #40]	@ (8000ea8 <TMC2209_sendCommand+0xa8>)
 8000e80:	f7ff fef8 	bl	8000c74 <debug_print_hex>

     return rxBuffer; // Success
 8000e84:	4b08      	ldr	r3, [pc, #32]	@ (8000ea8 <TMC2209_sendCommand+0xa8>)
 8000e86:	e000      	b.n	8000e8a <TMC2209_sendCommand+0x8a>
     }

     return flag;
 8000e88:	7dfb      	ldrb	r3, [r7, #23]
 }
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	3718      	adds	r7, #24
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	bd80      	pop	{r7, pc}
 8000e92:	bf00      	nop
 8000e94:	0800c4b4 	.word	0x0800c4b4
 8000e98:	20000110 	.word	0x20000110
 8000e9c:	0800c4d0 	.word	0x0800c4d0
 8000ea0:	0800c4e8 	.word	0x0800c4e8
 8000ea4:	0800c4fc 	.word	0x0800c4fc
 8000ea8:	2000011c 	.word	0x2000011c

08000eac <TMC2209_writeInit>:


void TMC2209_writeInit(Motor *tmc2209, uint8_t regAddress, int32_t value){
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b086      	sub	sp, #24
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	60f8      	str	r0, [r7, #12]
 8000eb4:	460b      	mov	r3, r1
 8000eb6:	607a      	str	r2, [r7, #4]
 8000eb8:	72fb      	strb	r3, [r7, #11]
 	uint8_t write_request_command[8];
 	write_request_command[0] = SYNC; // SYNC Byte for TMC2209
 8000eba:	2305      	movs	r3, #5
 8000ebc:	743b      	strb	r3, [r7, #16]
 	write_request_command[1] = tmc2209->driver.address; // Driver address configure it using MS1(LSB) AND MS2
 8000ebe:	68fb      	ldr	r3, [r7, #12]
 8000ec0:	7a1b      	ldrb	r3, [r3, #8]
 8000ec2:	747b      	strb	r3, [r7, #17]
 	write_request_command[2] = regAddress | 0x80; // Register address to write 0x80 for writing
 8000ec4:	7afb      	ldrb	r3, [r7, #11]
 8000ec6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000eca:	b2db      	uxtb	r3, r3
 8000ecc:	74bb      	strb	r3, [r7, #18]
 	write_request_command[3] = (value >> 24) & 0xFF;
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	0e1b      	lsrs	r3, r3, #24
 8000ed2:	b2db      	uxtb	r3, r3
 8000ed4:	74fb      	strb	r3, [r7, #19]
 	write_request_command[4] = (value >> 16) & 0xFF;
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	141b      	asrs	r3, r3, #16
 8000eda:	b2db      	uxtb	r3, r3
 8000edc:	753b      	strb	r3, [r7, #20]
 	write_request_command[5] = (value >> 8 ) & 0xFF;
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	121b      	asrs	r3, r3, #8
 8000ee2:	b2db      	uxtb	r3, r3
 8000ee4:	757b      	strb	r3, [r7, #21]
 	write_request_command[6] = (value      ) & 0xFF;
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	b2db      	uxtb	r3, r3
 8000eea:	75bb      	strb	r3, [r7, #22]
 	write_request_command[7] = calculate_CRC(write_request_command, 7); // checksum
 8000eec:	f107 0310 	add.w	r3, r7, #16
 8000ef0:	2107      	movs	r1, #7
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	f7ff ff20 	bl	8000d38 <calculate_CRC>
 8000ef8:	4603      	mov	r3, r0
 8000efa:	75fb      	strb	r3, [r7, #23]
 	TMC2209_sendCommand(&write_request_command[0], TMC_WRITE_DATAGRAM_SIZE, 0, tmc2209); // We don't actually need receive buffer here when we call ReadWrite so we just pass data
 8000efc:	f107 0010 	add.w	r0, r7, #16
 8000f00:	68fb      	ldr	r3, [r7, #12]
 8000f02:	2200      	movs	r2, #0
 8000f04:	2108      	movs	r1, #8
 8000f06:	f7ff ff7b 	bl	8000e00 <TMC2209_sendCommand>

 }
 8000f0a:	bf00      	nop
 8000f0c:	3718      	adds	r7, #24
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	bd80      	pop	{r7, pc}
	...

08000f14 <TMC2209_readInit>:

int32_t TMC2209_readInit(Motor *tmc2209, uint8_t regAddress){
 8000f14:	b590      	push	{r4, r7, lr}
 8000f16:	b087      	sub	sp, #28
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
 8000f1c:	460b      	mov	r3, r1
 8000f1e:	70fb      	strb	r3, [r7, #3]
 	uint8_t read_request_command[8] = { 0 };
 8000f20:	2300      	movs	r3, #0
 8000f22:	60fb      	str	r3, [r7, #12]
 8000f24:	2300      	movs	r3, #0
 8000f26:	613b      	str	r3, [r7, #16]

// 	if (!TMC_IS_READABLE(tmc2209->registerAccess[address]))
// 		return tmc2209->config->shadowRegister[address];

 	read_request_command[0] = SYNC;
 8000f28:	2305      	movs	r3, #5
 8000f2a:	733b      	strb	r3, [r7, #12]
 	read_request_command[1] = tmc2209->driver.address;
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	7a1b      	ldrb	r3, [r3, #8]
 8000f30:	737b      	strb	r3, [r7, #13]
 	read_request_command[2] = regAddress;
 8000f32:	78fb      	ldrb	r3, [r7, #3]
 8000f34:	73bb      	strb	r3, [r7, #14]
 	read_request_command[3] = calculate_CRC(read_request_command, 3);
 8000f36:	f107 030c 	add.w	r3, r7, #12
 8000f3a:	2103      	movs	r1, #3
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	f7ff fefb 	bl	8000d38 <calculate_CRC>
 8000f42:	4603      	mov	r3, r0
 8000f44:	73fb      	strb	r3, [r7, #15]

 	uint8_t *verifyBuffer = TMC2209_sendCommand(read_request_command, TMC_READ_REQUEST_DATAGRAM_SIZE, TMC_REPLY_SIZE, tmc2209);
 8000f46:	f107 000c 	add.w	r0, r7, #12
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	2208      	movs	r2, #8
 8000f4e:	2104      	movs	r1, #4
 8000f50:	f7ff ff56 	bl	8000e00 <TMC2209_sendCommand>
 8000f54:	6178      	str	r0, [r7, #20]
 	// Byte 0: Sync nibble correct?
 	if (verifyBuffer[0] != 0x05){
 8000f56:	697b      	ldr	r3, [r7, #20]
 8000f58:	781b      	ldrb	r3, [r3, #0]
 8000f5a:	2b05      	cmp	r3, #5
 8000f5c:	d00c      	beq.n	8000f78 <TMC2209_readInit+0x64>
 		// If first byte equals 0 then it means no reply so return
 		if (verifyBuffer[0] == 0)
 8000f5e:	697b      	ldr	r3, [r7, #20]
 8000f60:	781b      	ldrb	r3, [r3, #0]
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d102      	bne.n	8000f6c <TMC2209_readInit+0x58>
 			return -1;
 8000f66:	f04f 33ff 	mov.w	r3, #4294967295
 8000f6a:	e03e      	b.n	8000fea <TMC2209_readInit+0xd6>
 		debug_print("Invalid data received!(SYNC Byte)\r\n");
 8000f6c:	4821      	ldr	r0, [pc, #132]	@ (8000ff4 <TMC2209_readInit+0xe0>)
 8000f6e:	f7ff fe6b 	bl	8000c48 <debug_print>
 		return -1;
 8000f72:	f04f 33ff 	mov.w	r3, #4294967295
 8000f76:	e038      	b.n	8000fea <TMC2209_readInit+0xd6>
 	}
 	// Byte 1: Master address correct?
 	if (verifyBuffer[1] != 0xFF){
 8000f78:	697b      	ldr	r3, [r7, #20]
 8000f7a:	3301      	adds	r3, #1
 8000f7c:	781b      	ldrb	r3, [r3, #0]
 8000f7e:	2bff      	cmp	r3, #255	@ 0xff
 8000f80:	d005      	beq.n	8000f8e <TMC2209_readInit+0x7a>
 		debug_print("Invalid data received!(MCU Address)\r\n");
 8000f82:	481d      	ldr	r0, [pc, #116]	@ (8000ff8 <TMC2209_readInit+0xe4>)
 8000f84:	f7ff fe60 	bl	8000c48 <debug_print>
 		return -1;
 8000f88:	f04f 33ff 	mov.w	r3, #4294967295
 8000f8c:	e02d      	b.n	8000fea <TMC2209_readInit+0xd6>
 	}
 	// Byte 2: Register address correct?
 	if (verifyBuffer[2] != regAddress){
 8000f8e:	697b      	ldr	r3, [r7, #20]
 8000f90:	3302      	adds	r3, #2
 8000f92:	781b      	ldrb	r3, [r3, #0]
 8000f94:	78fa      	ldrb	r2, [r7, #3]
 8000f96:	429a      	cmp	r2, r3
 8000f98:	d005      	beq.n	8000fa6 <TMC2209_readInit+0x92>
 		debug_print("Invalid data received!(Register Address)\r\n");
 8000f9a:	4818      	ldr	r0, [pc, #96]	@ (8000ffc <TMC2209_readInit+0xe8>)
 8000f9c:	f7ff fe54 	bl	8000c48 <debug_print>
 		return -1;
 8000fa0:	f04f 33ff 	mov.w	r3, #4294967295
 8000fa4:	e021      	b.n	8000fea <TMC2209_readInit+0xd6>
 	}
 	// Byte 7: CRC correct?
 	if (verifyBuffer[7] != calculate_CRC(verifyBuffer, 7)){
 8000fa6:	697b      	ldr	r3, [r7, #20]
 8000fa8:	3307      	adds	r3, #7
 8000faa:	781c      	ldrb	r4, [r3, #0]
 8000fac:	2107      	movs	r1, #7
 8000fae:	6978      	ldr	r0, [r7, #20]
 8000fb0:	f7ff fec2 	bl	8000d38 <calculate_CRC>
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	429c      	cmp	r4, r3
 8000fb8:	d005      	beq.n	8000fc6 <TMC2209_readInit+0xb2>
 		debug_print("Invalid data received!(CRC)\r\n");
 8000fba:	4811      	ldr	r0, [pc, #68]	@ (8001000 <TMC2209_readInit+0xec>)
 8000fbc:	f7ff fe44 	bl	8000c48 <debug_print>
 		return -1;
 8000fc0:	f04f 33ff 	mov.w	r3, #4294967295
 8000fc4:	e011      	b.n	8000fea <TMC2209_readInit+0xd6>
 	}
 	return (verifyBuffer[3] << 24) | (verifyBuffer[4] << 16) | (verifyBuffer[5] << 8) | verifyBuffer[6];
 8000fc6:	697b      	ldr	r3, [r7, #20]
 8000fc8:	3303      	adds	r3, #3
 8000fca:	781b      	ldrb	r3, [r3, #0]
 8000fcc:	061a      	lsls	r2, r3, #24
 8000fce:	697b      	ldr	r3, [r7, #20]
 8000fd0:	3304      	adds	r3, #4
 8000fd2:	781b      	ldrb	r3, [r3, #0]
 8000fd4:	041b      	lsls	r3, r3, #16
 8000fd6:	431a      	orrs	r2, r3
 8000fd8:	697b      	ldr	r3, [r7, #20]
 8000fda:	3305      	adds	r3, #5
 8000fdc:	781b      	ldrb	r3, [r3, #0]
 8000fde:	021b      	lsls	r3, r3, #8
 8000fe0:	4313      	orrs	r3, r2
 8000fe2:	697a      	ldr	r2, [r7, #20]
 8000fe4:	3206      	adds	r2, #6
 8000fe6:	7812      	ldrb	r2, [r2, #0]
 8000fe8:	4313      	orrs	r3, r2
 }
 8000fea:	4618      	mov	r0, r3
 8000fec:	371c      	adds	r7, #28
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bd90      	pop	{r4, r7, pc}
 8000ff2:	bf00      	nop
 8000ff4:	0800c510 	.word	0x0800c510
 8000ff8:	0800c534 	.word	0x0800c534
 8000ffc:	0800c55c 	.word	0x0800c55c
 8001000:	0800c588 	.word	0x0800c588

08001004 <setMicrosteppingResolution>:

 }


// Function to set the microstepping resolution through UART
void setMicrosteppingResolution(Motor *tmc2209, uint16_t resolution) {
 8001004:	b580      	push	{r7, lr}
 8001006:	b0ac      	sub	sp, #176	@ 0xb0
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
 800100c:	460b      	mov	r3, r1
 800100e:	807b      	strh	r3, [r7, #2]
	HAL_Delay(1);
 8001010:	2001      	movs	r0, #1
 8001012:	f003 f847 	bl	80040a4 <HAL_Delay>
    uint8_t driverID = tmc2209->driver.id;
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	781b      	ldrb	r3, [r3, #0]
 800101a:	f887 30ae 	strb.w	r3, [r7, #174]	@ 0xae
    char debug_msg[150];

    snprintf(debug_msg, sizeof(debug_msg), "----- Setting Microstepping For Driver ID: %u -----\r\n", driverID);
 800101e:	f897 30ae 	ldrb.w	r3, [r7, #174]	@ 0xae
 8001022:	f107 0008 	add.w	r0, r7, #8
 8001026:	4a6d      	ldr	r2, [pc, #436]	@ (80011dc <setMicrosteppingResolution+0x1d8>)
 8001028:	2196      	movs	r1, #150	@ 0x96
 800102a:	f00a fc59 	bl	800b8e0 <sniprintf>
    debug_print(debug_msg);
 800102e:	f107 0308 	add.w	r3, r7, #8
 8001032:	4618      	mov	r0, r3
 8001034:	f7ff fe08 	bl	8000c48 <debug_print>
    memset(debug_msg, 0, sizeof(debug_msg)); // clear buffer
 8001038:	f107 0308 	add.w	r3, r7, #8
 800103c:	2296      	movs	r2, #150	@ 0x96
 800103e:	2100      	movs	r1, #0
 8001040:	4618      	mov	r0, r3
 8001042:	f00a fca1 	bl	800b988 <memset>
    // Ensure GCONF is set to enable UART control for microstepping resolution
    uint8_t gconf = 0x80; // Bit 7 (mstep_reg_select) set to 1. This to change the option to control mstepping using UART instead of MS1 & MS2 pins
 8001046:	2380      	movs	r3, #128	@ 0x80
 8001048:	f887 30ad 	strb.w	r3, [r7, #173]	@ 0xad
    TMC2209_writeInit(tmc2209, TMC2209_REG_GCONF, gconf);
 800104c:	f897 30ad 	ldrb.w	r3, [r7, #173]	@ 0xad
 8001050:	461a      	mov	r2, r3
 8001052:	2100      	movs	r1, #0
 8001054:	6878      	ldr	r0, [r7, #4]
 8001056:	f7ff ff29 	bl	8000eac <TMC2209_writeInit>

    HAL_Delay(2);
 800105a:	2002      	movs	r0, #2
 800105c:	f003 f822 	bl	80040a4 <HAL_Delay>
    // Read the current CHOPCONF register value
    uint32_t currentCHOPCONF = TMC2209_readInit(tmc2209, TMC2209_REG_CHOPCONF);
 8001060:	216c      	movs	r1, #108	@ 0x6c
 8001062:	6878      	ldr	r0, [r7, #4]
 8001064:	f7ff ff56 	bl	8000f14 <TMC2209_readInit>
 8001068:	4603      	mov	r3, r0
 800106a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8


    // Extract the current microstepping resolution (MRES) bits [24:27]
    uint8_t currentMRES = (currentCHOPCONF >> 24) & 0x0F;
 800106e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001072:	0e1b      	lsrs	r3, r3, #24
 8001074:	b2db      	uxtb	r3, r3
 8001076:	f003 030f 	and.w	r3, r3, #15
 800107a:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7

    // Determine the MRES value for the new resolution
    uint8_t newMRES;
    switch (resolution) {
 800107e:	887b      	ldrh	r3, [r7, #2]
 8001080:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001084:	d053      	beq.n	800112e <setMicrosteppingResolution+0x12a>
 8001086:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800108a:	dc74      	bgt.n	8001176 <setMicrosteppingResolution+0x172>
 800108c:	2b80      	cmp	r3, #128	@ 0x80
 800108e:	d052      	beq.n	8001136 <setMicrosteppingResolution+0x132>
 8001090:	2b80      	cmp	r3, #128	@ 0x80
 8001092:	dc70      	bgt.n	8001176 <setMicrosteppingResolution+0x172>
 8001094:	2b20      	cmp	r3, #32
 8001096:	dc47      	bgt.n	8001128 <setMicrosteppingResolution+0x124>
 8001098:	2b00      	cmp	r3, #0
 800109a:	dd6c      	ble.n	8001176 <setMicrosteppingResolution+0x172>
 800109c:	3b01      	subs	r3, #1
 800109e:	2b1f      	cmp	r3, #31
 80010a0:	d869      	bhi.n	8001176 <setMicrosteppingResolution+0x172>
 80010a2:	a201      	add	r2, pc, #4	@ (adr r2, 80010a8 <setMicrosteppingResolution+0xa4>)
 80010a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010a8:	0800116f 	.word	0x0800116f
 80010ac:	08001167 	.word	0x08001167
 80010b0:	08001177 	.word	0x08001177
 80010b4:	0800115f 	.word	0x0800115f
 80010b8:	08001177 	.word	0x08001177
 80010bc:	08001177 	.word	0x08001177
 80010c0:	08001177 	.word	0x08001177
 80010c4:	08001157 	.word	0x08001157
 80010c8:	08001177 	.word	0x08001177
 80010cc:	08001177 	.word	0x08001177
 80010d0:	08001177 	.word	0x08001177
 80010d4:	08001177 	.word	0x08001177
 80010d8:	08001177 	.word	0x08001177
 80010dc:	08001177 	.word	0x08001177
 80010e0:	08001177 	.word	0x08001177
 80010e4:	0800114f 	.word	0x0800114f
 80010e8:	08001177 	.word	0x08001177
 80010ec:	08001177 	.word	0x08001177
 80010f0:	08001177 	.word	0x08001177
 80010f4:	08001177 	.word	0x08001177
 80010f8:	08001177 	.word	0x08001177
 80010fc:	08001177 	.word	0x08001177
 8001100:	08001177 	.word	0x08001177
 8001104:	08001177 	.word	0x08001177
 8001108:	08001177 	.word	0x08001177
 800110c:	08001177 	.word	0x08001177
 8001110:	08001177 	.word	0x08001177
 8001114:	08001177 	.word	0x08001177
 8001118:	08001177 	.word	0x08001177
 800111c:	08001177 	.word	0x08001177
 8001120:	08001177 	.word	0x08001177
 8001124:	08001147 	.word	0x08001147
 8001128:	2b40      	cmp	r3, #64	@ 0x40
 800112a:	d008      	beq.n	800113e <setMicrosteppingResolution+0x13a>
 800112c:	e023      	b.n	8001176 <setMicrosteppingResolution+0x172>
        case 256:
            newMRES = 0x00; // %0000 -> 256 microsteps
 800112e:	2300      	movs	r3, #0
 8001130:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf
            break;
 8001134:	e024      	b.n	8001180 <setMicrosteppingResolution+0x17c>
        case 128:
            newMRES = 0x01; // %0001 -> 128 microsteps
 8001136:	2301      	movs	r3, #1
 8001138:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf
            break;
 800113c:	e020      	b.n	8001180 <setMicrosteppingResolution+0x17c>
        case 64:
            newMRES = 0x02; // %0010 -> 64 microsteps
 800113e:	2302      	movs	r3, #2
 8001140:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf
            break;
 8001144:	e01c      	b.n	8001180 <setMicrosteppingResolution+0x17c>
        case 32:
            newMRES = 0x03; // %0011 -> 32 microsteps
 8001146:	2303      	movs	r3, #3
 8001148:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf
            break;
 800114c:	e018      	b.n	8001180 <setMicrosteppingResolution+0x17c>
        case 16:
            newMRES = 0x04; // %0100 -> 16 microsteps
 800114e:	2304      	movs	r3, #4
 8001150:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf
            break;
 8001154:	e014      	b.n	8001180 <setMicrosteppingResolution+0x17c>
        case 8:
            newMRES = 0x05; // %0101 -> 8 microsteps
 8001156:	2305      	movs	r3, #5
 8001158:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf
            break;
 800115c:	e010      	b.n	8001180 <setMicrosteppingResolution+0x17c>
        case 4:
            newMRES = 0x06; // %0110 -> 4 microsteps
 800115e:	2306      	movs	r3, #6
 8001160:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf
            break;
 8001164:	e00c      	b.n	8001180 <setMicrosteppingResolution+0x17c>
        case 2:
            newMRES = 0x07; // %0111 -> 2 microsteps
 8001166:	2307      	movs	r3, #7
 8001168:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf
            break;
 800116c:	e008      	b.n	8001180 <setMicrosteppingResolution+0x17c>
        case 1:
            newMRES = 0x08; // %1000 -> Full step
 800116e:	2308      	movs	r3, #8
 8001170:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf
            break;
 8001174:	e004      	b.n	8001180 <setMicrosteppingResolution+0x17c>
        default:
            newMRES = currentMRES; // Keep the current resolution if invalid value is provided
 8001176:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800117a:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf
            break;
 800117e:	bf00      	nop
    }

    // If the resolution has not changed, do nothing
    if (newMRES == currentMRES) {
 8001180:	f897 20af 	ldrb.w	r2, [r7, #175]	@ 0xaf
 8001184:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8001188:	429a      	cmp	r2, r3
 800118a:	d103      	bne.n	8001194 <setMicrosteppingResolution+0x190>
        debug_print("Resolution unchanged, no update needed.\n");
 800118c:	4814      	ldr	r0, [pc, #80]	@ (80011e0 <setMicrosteppingResolution+0x1dc>)
 800118e:	f7ff fd5b 	bl	8000c48 <debug_print>
 8001192:	e01f      	b.n	80011d4 <setMicrosteppingResolution+0x1d0>
        return;
    }
    HAL_Delay(2);
 8001194:	2002      	movs	r0, #2
 8001196:	f002 ff85 	bl	80040a4 <HAL_Delay>
    // Update the CHOPCONF register with the new MRES value
    uint32_t updatedCHOPCONF = (currentCHOPCONF & ~(0x0F << 24)) | (newMRES << 24);
 800119a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800119e:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
 80011a2:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 80011a6:	061b      	lsls	r3, r3, #24
 80011a8:	4313      	orrs	r3, r2
 80011aa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    TMC2209_writeInit(tmc2209, TMC2209_REG_CHOPCONF, updatedCHOPCONF);
 80011ae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80011b2:	461a      	mov	r2, r3
 80011b4:	216c      	movs	r1, #108	@ 0x6c
 80011b6:	6878      	ldr	r0, [r7, #4]
 80011b8:	f7ff fe78 	bl	8000eac <TMC2209_writeInit>

    // Debug
    sprintf(debug_msg, "Updated microstepping resolution to: %d\r\n", resolution);
 80011bc:	887a      	ldrh	r2, [r7, #2]
 80011be:	f107 0308 	add.w	r3, r7, #8
 80011c2:	4908      	ldr	r1, [pc, #32]	@ (80011e4 <setMicrosteppingResolution+0x1e0>)
 80011c4:	4618      	mov	r0, r3
 80011c6:	f00a fbbf 	bl	800b948 <siprintf>
    debug_print(debug_msg);
 80011ca:	f107 0308 	add.w	r3, r7, #8
 80011ce:	4618      	mov	r0, r3
 80011d0:	f7ff fd3a 	bl	8000c48 <debug_print>

}
 80011d4:	37b0      	adds	r7, #176	@ 0xb0
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd80      	pop	{r7, pc}
 80011da:	bf00      	nop
 80011dc:	0800c76c 	.word	0x0800c76c
 80011e0:	0800c7a4 	.word	0x0800c7a4
 80011e4:	0800c7d0 	.word	0x0800c7d0

080011e8 <configureGCONF>:
    debug_print(debug_msg);

    return irun_value;
}

void configureGCONF(Motor *tmc2209) {
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b084      	sub	sp, #16
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
	HAL_Delay(1);
 80011f0:	2001      	movs	r0, #1
 80011f2:	f002 ff57 	bl	80040a4 <HAL_Delay>
    uint32_t gconf = 0x000000C0; // pdn_disable = 1, mstep_reg_select = 1
 80011f6:	23c0      	movs	r3, #192	@ 0xc0
 80011f8:	60fb      	str	r3, [r7, #12]
    TMC2209_writeInit(tmc2209, TMC2209_REG_GCONF, gconf);
 80011fa:	68fb      	ldr	r3, [r7, #12]
 80011fc:	461a      	mov	r2, r3
 80011fe:	2100      	movs	r1, #0
 8001200:	6878      	ldr	r0, [r7, #4]
 8001202:	f7ff fe53 	bl	8000eac <TMC2209_writeInit>
    HAL_Delay(1);
 8001206:	2001      	movs	r0, #1
 8001208:	f002 ff4c 	bl	80040a4 <HAL_Delay>
}
 800120c:	bf00      	nop
 800120e:	3710      	adds	r7, #16
 8001210:	46bd      	mov	sp, r7
 8001212:	bd80      	pop	{r7, pc}

08001214 <TMC2209_setMotorsConfiguration>:
	debug_print("Send Delay set successfully! \r\n");

}

void TMC2209_setMotorsConfiguration(Motor *motors, uint8_t sendDelay, bool enableSpreadCycle)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b084      	sub	sp, #16
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
 800121c:	460b      	mov	r3, r1
 800121e:	70fb      	strb	r3, [r7, #3]
 8001220:	4613      	mov	r3, r2
 8001222:	70bb      	strb	r3, [r7, #2]
    for (uint8_t i = 0; i < MAX_MOTORS; i++) {
 8001224:	2300      	movs	r3, #0
 8001226:	73fb      	strb	r3, [r7, #15]
 8001228:	e026      	b.n	8001278 <TMC2209_setMotorsConfiguration+0x64>
    	HAL_Delay(2000);
 800122a:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800122e:	f002 ff39 	bl	80040a4 <HAL_Delay>
    	configureGCONF(&motors[i]);
 8001232:	7bfb      	ldrb	r3, [r7, #15]
 8001234:	2264      	movs	r2, #100	@ 0x64
 8001236:	fb02 f303 	mul.w	r3, r2, r3
 800123a:	687a      	ldr	r2, [r7, #4]
 800123c:	4413      	add	r3, r2
 800123e:	4618      	mov	r0, r3
 8001240:	f7ff ffd2 	bl	80011e8 <configureGCONF>
    	HAL_Delay(1000);
 8001244:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001248:	f002 ff2c 	bl	80040a4 <HAL_Delay>
    	uint16_t mstep = motors[i].driver.mstep;
 800124c:	7bfb      	ldrb	r3, [r7, #15]
 800124e:	2264      	movs	r2, #100	@ 0x64
 8001250:	fb02 f303 	mul.w	r3, r2, r3
 8001254:	687a      	ldr	r2, [r7, #4]
 8001256:	4413      	add	r3, r2
 8001258:	885b      	ldrh	r3, [r3, #2]
 800125a:	81bb      	strh	r3, [r7, #12]
        setMicrosteppingResolution(&motors[i], mstep);
 800125c:	7bfb      	ldrb	r3, [r7, #15]
 800125e:	2264      	movs	r2, #100	@ 0x64
 8001260:	fb02 f303 	mul.w	r3, r2, r3
 8001264:	687a      	ldr	r2, [r7, #4]
 8001266:	4413      	add	r3, r2
 8001268:	89ba      	ldrh	r2, [r7, #12]
 800126a:	4611      	mov	r1, r2
 800126c:	4618      	mov	r0, r3
 800126e:	f7ff fec9 	bl	8001004 <setMicrosteppingResolution>
    for (uint8_t i = 0; i < MAX_MOTORS; i++) {
 8001272:	7bfb      	ldrb	r3, [r7, #15]
 8001274:	3301      	adds	r3, #1
 8001276:	73fb      	strb	r3, [r7, #15]
 8001278:	7bfb      	ldrb	r3, [r7, #15]
 800127a:	2b03      	cmp	r3, #3
 800127c:	d9d5      	bls.n	800122a <TMC2209_setMotorsConfiguration+0x16>
       // HAL_Delay(1000);
       // checkMicrosteppingResolution(&motors[i]);
       // HAL_Delay(1000);
       // TMC2209_SetSpreadCycle(&motors[i], enableSpreadCycle);
    }
}
 800127e:	bf00      	nop
 8001280:	bf00      	nop
 8001282:	3710      	adds	r7, #16
 8001284:	46bd      	mov	sp, r7
 8001286:	bd80      	pop	{r7, pc}

08001288 <MotorsHoming>:



void MotorsHoming(Motor *motor){
 8001288:	b580      	push	{r7, lr}
 800128a:	b084      	sub	sp, #16
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
	for(int i = 0; i<4; i++){
 8001290:	2300      	movs	r3, #0
 8001292:	60fb      	str	r3, [r7, #12]
 8001294:	e156      	b.n	8001544 <MotorsHoming+0x2bc>
		if(i == 0){
 8001296:	68fb      	ldr	r3, [r7, #12]
 8001298:	2b00      	cmp	r3, #0
 800129a:	d13f      	bne.n	800131c <MotorsHoming+0x94>
			TMC2209_SetDirection(&motor[0],1);
 800129c:	2101      	movs	r1, #1
 800129e:	6878      	ldr	r0, [r7, #4]
 80012a0:	f7ff fbce 	bl	8000a40 <TMC2209_SetDirection>
			TMC2209_SetSpeed(&motor[0],16000);
 80012a4:	f44f 517a 	mov.w	r1, #16000	@ 0x3e80
 80012a8:	6878      	ldr	r0, [r7, #4]
 80012aa:	f7ff fbf3 	bl	8000a94 <TMC2209_SetSpeed>
			if(IsSensorTriggered(EndStop1_GPIO_Port,EndStop1_Pin) == 0){
 80012ae:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80012b2:	48a9      	ldr	r0, [pc, #676]	@ (8001558 <MotorsHoming+0x2d0>)
 80012b4:	f000 feb8 	bl	8002028 <IsSensorTriggered>
 80012b8:	4603      	mov	r3, r0
 80012ba:	f083 0301 	eor.w	r3, r3, #1
 80012be:	b2db      	uxtb	r3, r3
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d028      	beq.n	8001316 <MotorsHoming+0x8e>
					TMC2209_Start(&motor[0]);
 80012c4:	6878      	ldr	r0, [r7, #4]
 80012c6:	f7ff fc5b 	bl	8000b80 <TMC2209_Start>
					while(IsSensorTriggered(EndStop1_GPIO_Port,EndStop1_Pin) == 0);
 80012ca:	bf00      	nop
 80012cc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80012d0:	48a1      	ldr	r0, [pc, #644]	@ (8001558 <MotorsHoming+0x2d0>)
 80012d2:	f000 fea9 	bl	8002028 <IsSensorTriggered>
 80012d6:	4603      	mov	r3, r0
 80012d8:	f083 0301 	eor.w	r3, r3, #1
 80012dc:	b2db      	uxtb	r3, r3
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d1f4      	bne.n	80012cc <MotorsHoming+0x44>
					if((IsSensorTriggered(EndStop1_GPIO_Port,EndStop1_Pin) == 1)){
 80012e2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80012e6:	489c      	ldr	r0, [pc, #624]	@ (8001558 <MotorsHoming+0x2d0>)
 80012e8:	f000 fe9e 	bl	8002028 <IsSensorTriggered>
 80012ec:	4603      	mov	r3, r0
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d011      	beq.n	8001316 <MotorsHoming+0x8e>
						TMC2209_Stop(&motor[0]);
 80012f2:	6878      	ldr	r0, [r7, #4]
 80012f4:	f7ff fc2e 	bl	8000b54 <TMC2209_Stop>
						motor[0].currentPositionMM = 0;
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	f04f 0200 	mov.w	r2, #0
 80012fe:	64da      	str	r2, [r3, #76]	@ 0x4c
						motor[0].stepsTaken = 0;
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	2200      	movs	r2, #0
 8001304:	645a      	str	r2, [r3, #68]	@ 0x44
						motor[i].StepsBack = 0;
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	2264      	movs	r2, #100	@ 0x64
 800130a:	fb02 f303 	mul.w	r3, r2, r3
 800130e:	687a      	ldr	r2, [r7, #4]
 8001310:	4413      	add	r3, r2
 8001312:	2200      	movs	r2, #0
 8001314:	65da      	str	r2, [r3, #92]	@ 0x5c

					}

				}
			TMC2209_Stop(&motor[0]);
 8001316:	6878      	ldr	r0, [r7, #4]
 8001318:	f7ff fc1c 	bl	8000b54 <TMC2209_Stop>

		}
		if(i == 1){
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	2b01      	cmp	r3, #1
 8001320:	d153      	bne.n	80013ca <MotorsHoming+0x142>
			TMC2209_SetDirection(&motor[1],0);
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	3364      	adds	r3, #100	@ 0x64
 8001326:	2100      	movs	r1, #0
 8001328:	4618      	mov	r0, r3
 800132a:	f7ff fb89 	bl	8000a40 <TMC2209_SetDirection>
			TMC2209_SetSpeed(&motor[1],10000);
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	3364      	adds	r3, #100	@ 0x64
 8001332:	f242 7110 	movw	r1, #10000	@ 0x2710
 8001336:	4618      	mov	r0, r3
 8001338:	f7ff fbac 	bl	8000a94 <TMC2209_SetSpeed>
			if(IsSensorTriggered(EndStop2_GPIO_Port,EndStop2_Pin) == 0){
 800133c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001340:	4886      	ldr	r0, [pc, #536]	@ (800155c <MotorsHoming+0x2d4>)
 8001342:	f000 fe71 	bl	8002028 <IsSensorTriggered>
 8001346:	4603      	mov	r3, r0
 8001348:	f083 0301 	eor.w	r3, r3, #1
 800134c:	b2db      	uxtb	r3, r3
 800134e:	2b00      	cmp	r3, #0
 8001350:	d036      	beq.n	80013c0 <MotorsHoming+0x138>
				TMC2209_Start(&motor[1]);
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	3364      	adds	r3, #100	@ 0x64
 8001356:	4618      	mov	r0, r3
 8001358:	f7ff fc12 	bl	8000b80 <TMC2209_Start>
				while(IsSensorTriggered(EndStop2_GPIO_Port,EndStop2_Pin) == 0);
 800135c:	bf00      	nop
 800135e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001362:	487e      	ldr	r0, [pc, #504]	@ (800155c <MotorsHoming+0x2d4>)
 8001364:	f000 fe60 	bl	8002028 <IsSensorTriggered>
 8001368:	4603      	mov	r3, r0
 800136a:	f083 0301 	eor.w	r3, r3, #1
 800136e:	b2db      	uxtb	r3, r3
 8001370:	2b00      	cmp	r3, #0
 8001372:	d1f4      	bne.n	800135e <MotorsHoming+0xd6>
				if((IsSensorTriggered(EndStop2_GPIO_Port,EndStop2_Pin) == 1)){
 8001374:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001378:	4878      	ldr	r0, [pc, #480]	@ (800155c <MotorsHoming+0x2d4>)
 800137a:	f000 fe55 	bl	8002028 <IsSensorTriggered>
 800137e:	4603      	mov	r3, r0
 8001380:	2b00      	cmp	r3, #0
 8001382:	d01d      	beq.n	80013c0 <MotorsHoming+0x138>
					TMC2209_Stop(&motor[1]);
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	3364      	adds	r3, #100	@ 0x64
 8001388:	4618      	mov	r0, r3
 800138a:	f7ff fbe3 	bl	8000b54 <TMC2209_Stop>
					motor[i].currentPositionMM = 0;
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	2264      	movs	r2, #100	@ 0x64
 8001392:	fb02 f303 	mul.w	r3, r2, r3
 8001396:	687a      	ldr	r2, [r7, #4]
 8001398:	4413      	add	r3, r2
 800139a:	f04f 0200 	mov.w	r2, #0
 800139e:	64da      	str	r2, [r3, #76]	@ 0x4c
					motor[i].stepsTaken = 0;
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	2264      	movs	r2, #100	@ 0x64
 80013a4:	fb02 f303 	mul.w	r3, r2, r3
 80013a8:	687a      	ldr	r2, [r7, #4]
 80013aa:	4413      	add	r3, r2
 80013ac:	2200      	movs	r2, #0
 80013ae:	645a      	str	r2, [r3, #68]	@ 0x44
	                motor[i].StepsFront = 0;
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	2264      	movs	r2, #100	@ 0x64
 80013b4:	fb02 f303 	mul.w	r3, r2, r3
 80013b8:	687a      	ldr	r2, [r7, #4]
 80013ba:	4413      	add	r3, r2
 80013bc:	2200      	movs	r2, #0
 80013be:	659a      	str	r2, [r3, #88]	@ 0x58
				}
			}
			TMC2209_Stop(&motor[1]);
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	3364      	adds	r3, #100	@ 0x64
 80013c4:	4618      	mov	r0, r3
 80013c6:	f7ff fbc5 	bl	8000b54 <TMC2209_Stop>
		}
		if(i == 2){
 80013ca:	68fb      	ldr	r3, [r7, #12]
 80013cc:	2b02      	cmp	r3, #2
 80013ce:	d15b      	bne.n	8001488 <MotorsHoming+0x200>
			TMC2209_SetDirection(&motor[2],0);
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	33c8      	adds	r3, #200	@ 0xc8
 80013d4:	2100      	movs	r1, #0
 80013d6:	4618      	mov	r0, r3
 80013d8:	f7ff fb32 	bl	8000a40 <TMC2209_SetDirection>
			TMC2209_SetSpeed(&motor[2],16000);
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	33c8      	adds	r3, #200	@ 0xc8
 80013e0:	f44f 517a 	mov.w	r1, #16000	@ 0x3e80
 80013e4:	4618      	mov	r0, r3
 80013e6:	f7ff fb55 	bl	8000a94 <TMC2209_SetSpeed>
			if(IsSensorTriggered(EndStop3_GPIO_Port,EndStop3_Pin) == 0){
 80013ea:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80013ee:	485b      	ldr	r0, [pc, #364]	@ (800155c <MotorsHoming+0x2d4>)
 80013f0:	f000 fe1a 	bl	8002028 <IsSensorTriggered>
 80013f4:	4603      	mov	r3, r0
 80013f6:	f083 0301 	eor.w	r3, r3, #1
 80013fa:	b2db      	uxtb	r3, r3
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d03e      	beq.n	800147e <MotorsHoming+0x1f6>
				TMC2209_Start(&motor[2]);
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	33c8      	adds	r3, #200	@ 0xc8
 8001404:	4618      	mov	r0, r3
 8001406:	f7ff fbbb 	bl	8000b80 <TMC2209_Start>
				while(IsSensorTriggered(EndStop3_GPIO_Port,EndStop3_Pin) == 0);
 800140a:	bf00      	nop
 800140c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001410:	4852      	ldr	r0, [pc, #328]	@ (800155c <MotorsHoming+0x2d4>)
 8001412:	f000 fe09 	bl	8002028 <IsSensorTriggered>
 8001416:	4603      	mov	r3, r0
 8001418:	f083 0301 	eor.w	r3, r3, #1
 800141c:	b2db      	uxtb	r3, r3
 800141e:	2b00      	cmp	r3, #0
 8001420:	d1f4      	bne.n	800140c <MotorsHoming+0x184>
				if((IsSensorTriggered(EndStop3_GPIO_Port,EndStop3_Pin) == 1)){
 8001422:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001426:	484d      	ldr	r0, [pc, #308]	@ (800155c <MotorsHoming+0x2d4>)
 8001428:	f000 fdfe 	bl	8002028 <IsSensorTriggered>
 800142c:	4603      	mov	r3, r0
 800142e:	2b00      	cmp	r3, #0
 8001430:	d025      	beq.n	800147e <MotorsHoming+0x1f6>
					TMC2209_Stop(&motor[2]);
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	33c8      	adds	r3, #200	@ 0xc8
 8001436:	4618      	mov	r0, r3
 8001438:	f7ff fb8c 	bl	8000b54 <TMC2209_Stop>
					motor[i].currentPositionMM = 0;
 800143c:	68fb      	ldr	r3, [r7, #12]
 800143e:	2264      	movs	r2, #100	@ 0x64
 8001440:	fb02 f303 	mul.w	r3, r2, r3
 8001444:	687a      	ldr	r2, [r7, #4]
 8001446:	4413      	add	r3, r2
 8001448:	f04f 0200 	mov.w	r2, #0
 800144c:	64da      	str	r2, [r3, #76]	@ 0x4c
					motor[i].stepsTaken = 0;
 800144e:	68fb      	ldr	r3, [r7, #12]
 8001450:	2264      	movs	r2, #100	@ 0x64
 8001452:	fb02 f303 	mul.w	r3, r2, r3
 8001456:	687a      	ldr	r2, [r7, #4]
 8001458:	4413      	add	r3, r2
 800145a:	2200      	movs	r2, #0
 800145c:	645a      	str	r2, [r3, #68]	@ 0x44
				    motor[i].StepsFront = 0;
 800145e:	68fb      	ldr	r3, [r7, #12]
 8001460:	2264      	movs	r2, #100	@ 0x64
 8001462:	fb02 f303 	mul.w	r3, r2, r3
 8001466:	687a      	ldr	r2, [r7, #4]
 8001468:	4413      	add	r3, r2
 800146a:	2200      	movs	r2, #0
 800146c:	659a      	str	r2, [r3, #88]	@ 0x58
				    motor[i].StepsBack = 0;
 800146e:	68fb      	ldr	r3, [r7, #12]
 8001470:	2264      	movs	r2, #100	@ 0x64
 8001472:	fb02 f303 	mul.w	r3, r2, r3
 8001476:	687a      	ldr	r2, [r7, #4]
 8001478:	4413      	add	r3, r2
 800147a:	2200      	movs	r2, #0
 800147c:	65da      	str	r2, [r3, #92]	@ 0x5c

				}
			}
			TMC2209_Stop(&motor[2]);
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	33c8      	adds	r3, #200	@ 0xc8
 8001482:	4618      	mov	r0, r3
 8001484:	f7ff fb66 	bl	8000b54 <TMC2209_Stop>
	}
		if(i == 3){
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	2b03      	cmp	r3, #3
 800148c:	d157      	bne.n	800153e <MotorsHoming+0x2b6>
			TMC2209_SetDirection(&motor[3],0);
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	f503 7396 	add.w	r3, r3, #300	@ 0x12c
 8001494:	2100      	movs	r1, #0
 8001496:	4618      	mov	r0, r3
 8001498:	f7ff fad2 	bl	8000a40 <TMC2209_SetDirection>
			TMC2209_SetSpeed(&motor[3],10000);
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	f503 7396 	add.w	r3, r3, #300	@ 0x12c
 80014a2:	f242 7110 	movw	r1, #10000	@ 0x2710
 80014a6:	4618      	mov	r0, r3
 80014a8:	f7ff faf4 	bl	8000a94 <TMC2209_SetSpeed>
			if(IsSensorTriggered(EndStop4_GPIO_Port,EndStop4_Pin) == 0){
 80014ac:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80014b0:	4829      	ldr	r0, [pc, #164]	@ (8001558 <MotorsHoming+0x2d0>)
 80014b2:	f000 fdb9 	bl	8002028 <IsSensorTriggered>
 80014b6:	4603      	mov	r3, r0
 80014b8:	f083 0301 	eor.w	r3, r3, #1
 80014bc:	b2db      	uxtb	r3, r3
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d037      	beq.n	8001532 <MotorsHoming+0x2aa>
				TMC2209_Start(&motor[3]);
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	f503 7396 	add.w	r3, r3, #300	@ 0x12c
 80014c8:	4618      	mov	r0, r3
 80014ca:	f7ff fb59 	bl	8000b80 <TMC2209_Start>
				while(IsSensorTriggered(EndStop4_GPIO_Port,EndStop4_Pin) == 0);
 80014ce:	bf00      	nop
 80014d0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80014d4:	4820      	ldr	r0, [pc, #128]	@ (8001558 <MotorsHoming+0x2d0>)
 80014d6:	f000 fda7 	bl	8002028 <IsSensorTriggered>
 80014da:	4603      	mov	r3, r0
 80014dc:	f083 0301 	eor.w	r3, r3, #1
 80014e0:	b2db      	uxtb	r3, r3
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d1f4      	bne.n	80014d0 <MotorsHoming+0x248>
				if((IsSensorTriggered(EndStop4_GPIO_Port,EndStop4_Pin) == 1)){
 80014e6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80014ea:	481b      	ldr	r0, [pc, #108]	@ (8001558 <MotorsHoming+0x2d0>)
 80014ec:	f000 fd9c 	bl	8002028 <IsSensorTriggered>
 80014f0:	4603      	mov	r3, r0
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d01d      	beq.n	8001532 <MotorsHoming+0x2aa>
					TMC2209_Stop(&motor[3]);
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	f503 7396 	add.w	r3, r3, #300	@ 0x12c
 80014fc:	4618      	mov	r0, r3
 80014fe:	f7ff fb29 	bl	8000b54 <TMC2209_Stop>
					motor[i].currentPositionMM = 450;
 8001502:	68fb      	ldr	r3, [r7, #12]
 8001504:	2264      	movs	r2, #100	@ 0x64
 8001506:	fb02 f303 	mul.w	r3, r2, r3
 800150a:	687a      	ldr	r2, [r7, #4]
 800150c:	4413      	add	r3, r2
 800150e:	4a14      	ldr	r2, [pc, #80]	@ (8001560 <MotorsHoming+0x2d8>)
 8001510:	64da      	str	r2, [r3, #76]	@ 0x4c
					motor[i].stepsTaken = 0;
 8001512:	68fb      	ldr	r3, [r7, #12]
 8001514:	2264      	movs	r2, #100	@ 0x64
 8001516:	fb02 f303 	mul.w	r3, r2, r3
 800151a:	687a      	ldr	r2, [r7, #4]
 800151c:	4413      	add	r3, r2
 800151e:	2200      	movs	r2, #0
 8001520:	645a      	str	r2, [r3, #68]	@ 0x44
				    motor[i].StepsBack = 0;
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	2264      	movs	r2, #100	@ 0x64
 8001526:	fb02 f303 	mul.w	r3, r2, r3
 800152a:	687a      	ldr	r2, [r7, #4]
 800152c:	4413      	add	r3, r2
 800152e:	2200      	movs	r2, #0
 8001530:	65da      	str	r2, [r3, #92]	@ 0x5c
				}
			}
			TMC2209_Stop(&motor[3]);
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	f503 7396 	add.w	r3, r3, #300	@ 0x12c
 8001538:	4618      	mov	r0, r3
 800153a:	f7ff fb0b 	bl	8000b54 <TMC2209_Stop>
	for(int i = 0; i<4; i++){
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	3301      	adds	r3, #1
 8001542:	60fb      	str	r3, [r7, #12]
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	2b03      	cmp	r3, #3
 8001548:	f77f aea5 	ble.w	8001296 <MotorsHoming+0xe>




}
}
 800154c:	bf00      	nop
 800154e:	bf00      	nop
 8001550:	3710      	adds	r7, #16
 8001552:	46bd      	mov	sp, r7
 8001554:	bd80      	pop	{r7, pc}
 8001556:	bf00      	nop
 8001558:	40021400 	.word	0x40021400
 800155c:	40021000 	.word	0x40021000
 8001560:	43e10000 	.word	0x43e10000

08001564 <MotorControl_ButtonHandler>:
void MotorControl_ButtonHandler(Motor *motors) {
 8001564:	b580      	push	{r7, lr}
 8001566:	b086      	sub	sp, #24
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
	static uint8_t CtrPressedFlag = 0; // Flag to detect button press edge
	    // StepsFront[0] = 0;
	    uint32_t pressStartTime = 0;
 800156c:	2300      	movs	r3, #0
 800156e:	617b      	str	r3, [r7, #20]
	    uint32_t debounceTime = 50;
 8001570:	2332      	movs	r3, #50	@ 0x32
 8001572:	613b      	str	r3, [r7, #16]
	    uint32_t currentTime = HAL_GetTick();
 8001574:	f002 fd8a 	bl	800408c <HAL_GetTick>
 8001578:	60f8      	str	r0, [r7, #12]
	    static uint32_t lastPressTime = 0; // Last valid press timestamp

	    if (HAL_GPIO_ReadPin(BtnCtr_GPIO_Port, BtnCtr_Pin) == GPIO_PIN_SET) {
 800157a:	2101      	movs	r1, #1
 800157c:	48b7      	ldr	r0, [pc, #732]	@ (800185c <MotorControl_ButtonHandler+0x2f8>)
 800157e:	f003 fc7d 	bl	8004e7c <HAL_GPIO_ReadPin>
 8001582:	4603      	mov	r3, r0
 8001584:	2b01      	cmp	r3, #1
 8001586:	d10a      	bne.n	800159e <MotorControl_ButtonHandler+0x3a>
	        if (CtrPressedFlag == 0) { // Only increment on first press
 8001588:	4bb5      	ldr	r3, [pc, #724]	@ (8001860 <MotorControl_ButtonHandler+0x2fc>)
 800158a:	781b      	ldrb	r3, [r3, #0]
 800158c:	2b00      	cmp	r3, #0
 800158e:	f040 817b 	bne.w	8001888 <MotorControl_ButtonHandler+0x324>
	            pressStartTime = currentTime;
 8001592:	68fb      	ldr	r3, [r7, #12]
 8001594:	617b      	str	r3, [r7, #20]
	            CtrPressedFlag = 1; // Set flag to avoid multiple increments
 8001596:	4bb2      	ldr	r3, [pc, #712]	@ (8001860 <MotorControl_ButtonHandler+0x2fc>)
 8001598:	2201      	movs	r2, #1
 800159a:	701a      	strb	r2, [r3, #0]
 800159c:	e174      	b.n	8001888 <MotorControl_ButtonHandler+0x324>
	        }
	    } else {
	        if (CtrPressedFlag == 1 && (currentTime - pressStartTime) >= debounceTime) {
 800159e:	4bb0      	ldr	r3, [pc, #704]	@ (8001860 <MotorControl_ButtonHandler+0x2fc>)
 80015a0:	781b      	ldrb	r3, [r3, #0]
 80015a2:	2b01      	cmp	r3, #1
 80015a4:	d10e      	bne.n	80015c4 <MotorControl_ButtonHandler+0x60>
 80015a6:	68fa      	ldr	r2, [r7, #12]
 80015a8:	697b      	ldr	r3, [r7, #20]
 80015aa:	1ad3      	subs	r3, r2, r3
 80015ac:	693a      	ldr	r2, [r7, #16]
 80015ae:	429a      	cmp	r2, r3
 80015b0:	d808      	bhi.n	80015c4 <MotorControl_ButtonHandler+0x60>
	            Pressed += 1;
 80015b2:	4bac      	ldr	r3, [pc, #688]	@ (8001864 <MotorControl_ButtonHandler+0x300>)
 80015b4:	781b      	ldrb	r3, [r3, #0]
 80015b6:	3301      	adds	r3, #1
 80015b8:	b2da      	uxtb	r2, r3
 80015ba:	4baa      	ldr	r3, [pc, #680]	@ (8001864 <MotorControl_ButtonHandler+0x300>)
 80015bc:	701a      	strb	r2, [r3, #0]
	            lastPressTime = currentTime; // Update the last valid press time
 80015be:	4aaa      	ldr	r2, [pc, #680]	@ (8001868 <MotorControl_ButtonHandler+0x304>)
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	6013      	str	r3, [r2, #0]
	              }
	        CtrPressedFlag = 0; // Reset flag when button is released
 80015c4:	4ba6      	ldr	r3, [pc, #664]	@ (8001860 <MotorControl_ButtonHandler+0x2fc>)
 80015c6:	2200      	movs	r2, #0
 80015c8:	701a      	strb	r2, [r3, #0]
        switch (Pressed) {
 80015ca:	4ba6      	ldr	r3, [pc, #664]	@ (8001864 <MotorControl_ButtonHandler+0x300>)
 80015cc:	781b      	ldrb	r3, [r3, #0]
 80015ce:	2b01      	cmp	r3, #1
 80015d0:	d003      	beq.n	80015da <MotorControl_ButtonHandler+0x76>
 80015d2:	2b02      	cmp	r3, #2
 80015d4:	f000 80a5 	beq.w	8001722 <MotorControl_ButtonHandler+0x1be>
 80015d8:	e152      	b.n	8001880 <MotorControl_ButtonHandler+0x31c>
            case 1:
                // Save calibration for first press
                motors[motorGroup * 2].currentPositionMM =
                    abs(motors[motorGroup * 2].StepsFront - motors[motorGroup * 2].StepsBack) / 160;
 80015da:	4ba4      	ldr	r3, [pc, #656]	@ (800186c <MotorControl_ButtonHandler+0x308>)
 80015dc:	781b      	ldrb	r3, [r3, #0]
 80015de:	461a      	mov	r2, r3
 80015e0:	23c8      	movs	r3, #200	@ 0xc8
 80015e2:	fb02 f303 	mul.w	r3, r2, r3
 80015e6:	687a      	ldr	r2, [r7, #4]
 80015e8:	4413      	add	r3, r2
 80015ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015ec:	4a9f      	ldr	r2, [pc, #636]	@ (800186c <MotorControl_ButtonHandler+0x308>)
 80015ee:	7812      	ldrb	r2, [r2, #0]
 80015f0:	4611      	mov	r1, r2
 80015f2:	22c8      	movs	r2, #200	@ 0xc8
 80015f4:	fb01 f202 	mul.w	r2, r1, r2
 80015f8:	6879      	ldr	r1, [r7, #4]
 80015fa:	440a      	add	r2, r1
 80015fc:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80015fe:	1a9b      	subs	r3, r3, r2
 8001600:	2b00      	cmp	r3, #0
 8001602:	bfb8      	it	lt
 8001604:	425b      	neglt	r3, r3
 8001606:	4a9a      	ldr	r2, [pc, #616]	@ (8001870 <MotorControl_ButtonHandler+0x30c>)
 8001608:	fb82 1203 	smull	r1, r2, r2, r3
 800160c:	1192      	asrs	r2, r2, #6
 800160e:	17db      	asrs	r3, r3, #31
 8001610:	1ad1      	subs	r1, r2, r3
                motors[motorGroup * 2].currentPositionMM =
 8001612:	4b96      	ldr	r3, [pc, #600]	@ (800186c <MotorControl_ButtonHandler+0x308>)
 8001614:	781b      	ldrb	r3, [r3, #0]
 8001616:	461a      	mov	r2, r3
 8001618:	23c8      	movs	r3, #200	@ 0xc8
 800161a:	fb02 f303 	mul.w	r3, r2, r3
 800161e:	687a      	ldr	r2, [r7, #4]
 8001620:	4413      	add	r3, r2
 8001622:	ee07 1a90 	vmov	s15, r1
 8001626:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800162a:	edc3 7a13 	vstr	s15, [r3, #76]	@ 0x4c
                motors[motorGroup * 2 + 1].currentPositionMM =
                    abs(motors[motorGroup * 2 + 1].StepsBack - motors[motorGroup * 2 + 1].StepsFront) / 400;
 800162e:	4b8f      	ldr	r3, [pc, #572]	@ (800186c <MotorControl_ButtonHandler+0x308>)
 8001630:	781b      	ldrb	r3, [r3, #0]
 8001632:	461a      	mov	r2, r3
 8001634:	23c8      	movs	r3, #200	@ 0xc8
 8001636:	fb02 f303 	mul.w	r3, r2, r3
 800163a:	3364      	adds	r3, #100	@ 0x64
 800163c:	687a      	ldr	r2, [r7, #4]
 800163e:	4413      	add	r3, r2
 8001640:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001642:	4619      	mov	r1, r3
 8001644:	4b89      	ldr	r3, [pc, #548]	@ (800186c <MotorControl_ButtonHandler+0x308>)
 8001646:	781b      	ldrb	r3, [r3, #0]
 8001648:	461a      	mov	r2, r3
 800164a:	23c8      	movs	r3, #200	@ 0xc8
 800164c:	fb02 f303 	mul.w	r3, r2, r3
 8001650:	3364      	adds	r3, #100	@ 0x64
 8001652:	687a      	ldr	r2, [r7, #4]
 8001654:	4413      	add	r3, r2
 8001656:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001658:	1acb      	subs	r3, r1, r3
 800165a:	2b00      	cmp	r3, #0
 800165c:	bfb8      	it	lt
 800165e:	425b      	neglt	r3, r3
 8001660:	4a84      	ldr	r2, [pc, #528]	@ (8001874 <MotorControl_ButtonHandler+0x310>)
 8001662:	fb82 1203 	smull	r1, r2, r2, r3
 8001666:	11d2      	asrs	r2, r2, #7
 8001668:	17db      	asrs	r3, r3, #31
 800166a:	1ad1      	subs	r1, r2, r3
                motors[motorGroup * 2 + 1].currentPositionMM =
 800166c:	4b7f      	ldr	r3, [pc, #508]	@ (800186c <MotorControl_ButtonHandler+0x308>)
 800166e:	781b      	ldrb	r3, [r3, #0]
 8001670:	461a      	mov	r2, r3
 8001672:	23c8      	movs	r3, #200	@ 0xc8
 8001674:	fb02 f303 	mul.w	r3, r2, r3
 8001678:	3364      	adds	r3, #100	@ 0x64
 800167a:	687a      	ldr	r2, [r7, #4]
 800167c:	4413      	add	r3, r2
 800167e:	ee07 1a90 	vmov	s15, r1
 8001682:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001686:	edc3 7a13 	vstr	s15, [r3, #76]	@ 0x4c

                motors[motorGroup * 2].calib[0] = motors[motorGroup * 2].currentPositionMM;
 800168a:	4b78      	ldr	r3, [pc, #480]	@ (800186c <MotorControl_ButtonHandler+0x308>)
 800168c:	781b      	ldrb	r3, [r3, #0]
 800168e:	461a      	mov	r2, r3
 8001690:	23c8      	movs	r3, #200	@ 0xc8
 8001692:	fb02 f303 	mul.w	r3, r2, r3
 8001696:	687a      	ldr	r2, [r7, #4]
 8001698:	4413      	add	r3, r2
 800169a:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 800169e:	4b73      	ldr	r3, [pc, #460]	@ (800186c <MotorControl_ButtonHandler+0x308>)
 80016a0:	781b      	ldrb	r3, [r3, #0]
 80016a2:	461a      	mov	r2, r3
 80016a4:	23c8      	movs	r3, #200	@ 0xc8
 80016a6:	fb02 f303 	mul.w	r3, r2, r3
 80016aa:	687a      	ldr	r2, [r7, #4]
 80016ac:	4413      	add	r3, r2
 80016ae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80016b2:	ee17 2a90 	vmov	r2, s15
 80016b6:	b292      	uxth	r2, r2
 80016b8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
                motors[motorGroup * 2 + 1].calib[0] = motors[motorGroup * 2 + 1].currentPositionMM;
 80016bc:	4b6b      	ldr	r3, [pc, #428]	@ (800186c <MotorControl_ButtonHandler+0x308>)
 80016be:	781b      	ldrb	r3, [r3, #0]
 80016c0:	461a      	mov	r2, r3
 80016c2:	23c8      	movs	r3, #200	@ 0xc8
 80016c4:	fb02 f303 	mul.w	r3, r2, r3
 80016c8:	3364      	adds	r3, #100	@ 0x64
 80016ca:	687a      	ldr	r2, [r7, #4]
 80016cc:	4413      	add	r3, r2
 80016ce:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 80016d2:	4b66      	ldr	r3, [pc, #408]	@ (800186c <MotorControl_ButtonHandler+0x308>)
 80016d4:	781b      	ldrb	r3, [r3, #0]
 80016d6:	461a      	mov	r2, r3
 80016d8:	23c8      	movs	r3, #200	@ 0xc8
 80016da:	fb02 f303 	mul.w	r3, r2, r3
 80016de:	3364      	adds	r3, #100	@ 0x64
 80016e0:	687a      	ldr	r2, [r7, #4]
 80016e2:	4413      	add	r3, r2
 80016e4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80016e8:	ee17 2a90 	vmov	r2, s15
 80016ec:	b292      	uxth	r2, r2
 80016ee:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

                motors[motorGroup * 2].currentPositionMM = 0;
 80016f2:	4b5e      	ldr	r3, [pc, #376]	@ (800186c <MotorControl_ButtonHandler+0x308>)
 80016f4:	781b      	ldrb	r3, [r3, #0]
 80016f6:	461a      	mov	r2, r3
 80016f8:	23c8      	movs	r3, #200	@ 0xc8
 80016fa:	fb02 f303 	mul.w	r3, r2, r3
 80016fe:	687a      	ldr	r2, [r7, #4]
 8001700:	4413      	add	r3, r2
 8001702:	f04f 0200 	mov.w	r2, #0
 8001706:	64da      	str	r2, [r3, #76]	@ 0x4c
                motors[motorGroup * 2 + 1].currentPositionMM = 0;
 8001708:	4b58      	ldr	r3, [pc, #352]	@ (800186c <MotorControl_ButtonHandler+0x308>)
 800170a:	781b      	ldrb	r3, [r3, #0]
 800170c:	461a      	mov	r2, r3
 800170e:	23c8      	movs	r3, #200	@ 0xc8
 8001710:	fb02 f303 	mul.w	r3, r2, r3
 8001714:	3364      	adds	r3, #100	@ 0x64
 8001716:	687a      	ldr	r2, [r7, #4]
 8001718:	4413      	add	r3, r2
 800171a:	f04f 0200 	mov.w	r2, #0
 800171e:	64da      	str	r2, [r3, #76]	@ 0x4c
                break;
 8001720:	e0b2      	b.n	8001888 <MotorControl_ButtonHandler+0x324>

            case 2:
                // Save calibration for second press
                motors[motorGroup * 2].currentPositionMM =
                    abs(motors[motorGroup * 2].StepsFront - motors[motorGroup * 2].StepsBack) / 160.0f;
 8001722:	4b52      	ldr	r3, [pc, #328]	@ (800186c <MotorControl_ButtonHandler+0x308>)
 8001724:	781b      	ldrb	r3, [r3, #0]
 8001726:	461a      	mov	r2, r3
 8001728:	23c8      	movs	r3, #200	@ 0xc8
 800172a:	fb02 f303 	mul.w	r3, r2, r3
 800172e:	687a      	ldr	r2, [r7, #4]
 8001730:	4413      	add	r3, r2
 8001732:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001734:	4a4d      	ldr	r2, [pc, #308]	@ (800186c <MotorControl_ButtonHandler+0x308>)
 8001736:	7812      	ldrb	r2, [r2, #0]
 8001738:	4611      	mov	r1, r2
 800173a:	22c8      	movs	r2, #200	@ 0xc8
 800173c:	fb01 f202 	mul.w	r2, r1, r2
 8001740:	6879      	ldr	r1, [r7, #4]
 8001742:	440a      	add	r2, r1
 8001744:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001746:	1a9b      	subs	r3, r3, r2
 8001748:	2b00      	cmp	r3, #0
 800174a:	bfb8      	it	lt
 800174c:	425b      	neglt	r3, r3
 800174e:	ee07 3a90 	vmov	s15, r3
 8001752:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
                motors[motorGroup * 2].currentPositionMM =
 8001756:	4b45      	ldr	r3, [pc, #276]	@ (800186c <MotorControl_ButtonHandler+0x308>)
 8001758:	781b      	ldrb	r3, [r3, #0]
 800175a:	461a      	mov	r2, r3
 800175c:	23c8      	movs	r3, #200	@ 0xc8
 800175e:	fb02 f303 	mul.w	r3, r2, r3
 8001762:	687a      	ldr	r2, [r7, #4]
 8001764:	4413      	add	r3, r2
                    abs(motors[motorGroup * 2].StepsFront - motors[motorGroup * 2].StepsBack) / 160.0f;
 8001766:	eddf 6a44 	vldr	s13, [pc, #272]	@ 8001878 <MotorControl_ButtonHandler+0x314>
 800176a:	eec7 7a26 	vdiv.f32	s15, s14, s13
                motors[motorGroup * 2].currentPositionMM =
 800176e:	edc3 7a13 	vstr	s15, [r3, #76]	@ 0x4c
                motors[motorGroup * 2 + 1].currentPositionMM =
                    abs(motors[motorGroup * 2 + 1].StepsBack - motors[motorGroup * 2 + 1].StepsFront) / 400.0f;
 8001772:	4b3e      	ldr	r3, [pc, #248]	@ (800186c <MotorControl_ButtonHandler+0x308>)
 8001774:	781b      	ldrb	r3, [r3, #0]
 8001776:	461a      	mov	r2, r3
 8001778:	23c8      	movs	r3, #200	@ 0xc8
 800177a:	fb02 f303 	mul.w	r3, r2, r3
 800177e:	3364      	adds	r3, #100	@ 0x64
 8001780:	687a      	ldr	r2, [r7, #4]
 8001782:	4413      	add	r3, r2
 8001784:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001786:	4619      	mov	r1, r3
 8001788:	4b38      	ldr	r3, [pc, #224]	@ (800186c <MotorControl_ButtonHandler+0x308>)
 800178a:	781b      	ldrb	r3, [r3, #0]
 800178c:	461a      	mov	r2, r3
 800178e:	23c8      	movs	r3, #200	@ 0xc8
 8001790:	fb02 f303 	mul.w	r3, r2, r3
 8001794:	3364      	adds	r3, #100	@ 0x64
 8001796:	687a      	ldr	r2, [r7, #4]
 8001798:	4413      	add	r3, r2
 800179a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800179c:	1acb      	subs	r3, r1, r3
 800179e:	2b00      	cmp	r3, #0
 80017a0:	bfb8      	it	lt
 80017a2:	425b      	neglt	r3, r3
 80017a4:	ee07 3a90 	vmov	s15, r3
 80017a8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
                motors[motorGroup * 2 + 1].currentPositionMM =
 80017ac:	4b2f      	ldr	r3, [pc, #188]	@ (800186c <MotorControl_ButtonHandler+0x308>)
 80017ae:	781b      	ldrb	r3, [r3, #0]
 80017b0:	461a      	mov	r2, r3
 80017b2:	23c8      	movs	r3, #200	@ 0xc8
 80017b4:	fb02 f303 	mul.w	r3, r2, r3
 80017b8:	3364      	adds	r3, #100	@ 0x64
 80017ba:	687a      	ldr	r2, [r7, #4]
 80017bc:	4413      	add	r3, r2
                    abs(motors[motorGroup * 2 + 1].StepsBack - motors[motorGroup * 2 + 1].StepsFront) / 400.0f;
 80017be:	eddf 6a2f 	vldr	s13, [pc, #188]	@ 800187c <MotorControl_ButtonHandler+0x318>
 80017c2:	eec7 7a26 	vdiv.f32	s15, s14, s13
                motors[motorGroup * 2 + 1].currentPositionMM =
 80017c6:	edc3 7a13 	vstr	s15, [r3, #76]	@ 0x4c

                motors[motorGroup * 2].calib[1] = motors[motorGroup * 2].currentPositionMM;
 80017ca:	4b28      	ldr	r3, [pc, #160]	@ (800186c <MotorControl_ButtonHandler+0x308>)
 80017cc:	781b      	ldrb	r3, [r3, #0]
 80017ce:	461a      	mov	r2, r3
 80017d0:	23c8      	movs	r3, #200	@ 0xc8
 80017d2:	fb02 f303 	mul.w	r3, r2, r3
 80017d6:	687a      	ldr	r2, [r7, #4]
 80017d8:	4413      	add	r3, r2
 80017da:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 80017de:	4b23      	ldr	r3, [pc, #140]	@ (800186c <MotorControl_ButtonHandler+0x308>)
 80017e0:	781b      	ldrb	r3, [r3, #0]
 80017e2:	461a      	mov	r2, r3
 80017e4:	23c8      	movs	r3, #200	@ 0xc8
 80017e6:	fb02 f303 	mul.w	r3, r2, r3
 80017ea:	687a      	ldr	r2, [r7, #4]
 80017ec:	4413      	add	r3, r2
 80017ee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80017f2:	ee17 2a90 	vmov	r2, s15
 80017f6:	b292      	uxth	r2, r2
 80017f8:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
                motors[motorGroup * 2 + 1].calib[1] = motors[motorGroup * 2 + 1].currentPositionMM;
 80017fc:	4b1b      	ldr	r3, [pc, #108]	@ (800186c <MotorControl_ButtonHandler+0x308>)
 80017fe:	781b      	ldrb	r3, [r3, #0]
 8001800:	461a      	mov	r2, r3
 8001802:	23c8      	movs	r3, #200	@ 0xc8
 8001804:	fb02 f303 	mul.w	r3, r2, r3
 8001808:	3364      	adds	r3, #100	@ 0x64
 800180a:	687a      	ldr	r2, [r7, #4]
 800180c:	4413      	add	r3, r2
 800180e:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 8001812:	4b16      	ldr	r3, [pc, #88]	@ (800186c <MotorControl_ButtonHandler+0x308>)
 8001814:	781b      	ldrb	r3, [r3, #0]
 8001816:	461a      	mov	r2, r3
 8001818:	23c8      	movs	r3, #200	@ 0xc8
 800181a:	fb02 f303 	mul.w	r3, r2, r3
 800181e:	3364      	adds	r3, #100	@ 0x64
 8001820:	687a      	ldr	r2, [r7, #4]
 8001822:	4413      	add	r3, r2
 8001824:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001828:	ee17 2a90 	vmov	r2, s15
 800182c:	b292      	uxth	r2, r2
 800182e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
                motorGroup += 1;
 8001832:	4b0e      	ldr	r3, [pc, #56]	@ (800186c <MotorControl_ButtonHandler+0x308>)
 8001834:	781b      	ldrb	r3, [r3, #0]
 8001836:	3301      	adds	r3, #1
 8001838:	b2da      	uxtb	r2, r3
 800183a:	4b0c      	ldr	r3, [pc, #48]	@ (800186c <MotorControl_ButtonHandler+0x308>)
 800183c:	701a      	strb	r2, [r3, #0]
                if (motorGroup >= 2) {
 800183e:	4b0b      	ldr	r3, [pc, #44]	@ (800186c <MotorControl_ButtonHandler+0x308>)
 8001840:	781b      	ldrb	r3, [r3, #0]
 8001842:	2b01      	cmp	r3, #1
 8001844:	d902      	bls.n	800184c <MotorControl_ButtonHandler+0x2e8>
                       motorGroup = 0;  // Reset or handle as per your system's requirement
 8001846:	4b09      	ldr	r3, [pc, #36]	@ (800186c <MotorControl_ButtonHandler+0x308>)
 8001848:	2200      	movs	r2, #0
 800184a:	701a      	strb	r2, [r3, #0]
                  }
                // Perform homing for all motors
                  MotorsHoming(motors);
 800184c:	6878      	ldr	r0, [r7, #4]
 800184e:	f7ff fd1b 	bl	8001288 <MotorsHoming>
//                for(int i = 0; i < 4; i++) {
//                TMC2209_MoveTo(axis,motorIndex,targetPositionMM);
//              }

           // Reset Pressed counter to prevent further calibration steps
                Pressed = 0;
 8001852:	4b04      	ldr	r3, [pc, #16]	@ (8001864 <MotorControl_ButtonHandler+0x300>)
 8001854:	2200      	movs	r2, #0
 8001856:	701a      	strb	r2, [r3, #0]
                    break;
 8001858:	e016      	b.n	8001888 <MotorControl_ButtonHandler+0x324>
 800185a:	bf00      	nop
 800185c:	40020c00 	.word	0x40020c00
 8001860:	20000108 	.word	0x20000108
 8001864:	200000f4 	.word	0x200000f4
 8001868:	2000010c 	.word	0x2000010c
 800186c:	200000f6 	.word	0x200000f6
 8001870:	66666667 	.word	0x66666667
 8001874:	51eb851f 	.word	0x51eb851f
 8001878:	43200000 	.word	0x43200000
 800187c:	43c80000 	.word	0x43c80000

                 default:
                                // Handle unexpected Pressed value
                   Pressed = 0;
 8001880:	4b79      	ldr	r3, [pc, #484]	@ (8001a68 <MotorControl_ButtonHandler+0x504>)
 8001882:	2200      	movs	r2, #0
 8001884:	701a      	strb	r2, [r3, #0]
                   break;
 8001886:	bf00      	nop

    }



	if(HAL_GPIO_ReadPin(BtnUp_GPIO_Port, BtnUp_Pin) == GPIO_PIN_RESET){
 8001888:	2102      	movs	r1, #2
 800188a:	4878      	ldr	r0, [pc, #480]	@ (8001a6c <MotorControl_ButtonHandler+0x508>)
 800188c:	f003 faf6 	bl	8004e7c <HAL_GPIO_ReadPin>
 8001890:	4603      	mov	r3, r0
 8001892:	2b00      	cmp	r3, #0
 8001894:	d11e      	bne.n	80018d4 <MotorControl_ButtonHandler+0x370>
		    // Send one step for each millisecond the button is pressed
	    //setMicrosteppingResolution(&motors[motorGroup *2], 16);
		//TMC2209_SetSpeed(&motors[motorGroup *2+1],16000);
			//StepsFront[0] = 0;
            //LastSteps[0] += StepsFront[0];
			TMC2209_SetDirection(&motors[motorGroup * 2], GPIO_PIN_SET);
 8001896:	4b76      	ldr	r3, [pc, #472]	@ (8001a70 <MotorControl_ButtonHandler+0x50c>)
 8001898:	781b      	ldrb	r3, [r3, #0]
 800189a:	461a      	mov	r2, r3
 800189c:	23c8      	movs	r3, #200	@ 0xc8
 800189e:	fb02 f303 	mul.w	r3, r2, r3
 80018a2:	687a      	ldr	r2, [r7, #4]
 80018a4:	4413      	add	r3, r2
 80018a6:	2101      	movs	r1, #1
 80018a8:	4618      	mov	r0, r3
 80018aa:	f7ff f8c9 	bl	8000a40 <TMC2209_SetDirection>
		    TMC2209_Start_C(&motors[motorGroup * 2]);
 80018ae:	4b70      	ldr	r3, [pc, #448]	@ (8001a70 <MotorControl_ButtonHandler+0x50c>)
 80018b0:	781b      	ldrb	r3, [r3, #0]
 80018b2:	461a      	mov	r2, r3
 80018b4:	23c8      	movs	r3, #200	@ 0xc8
 80018b6:	fb02 f303 	mul.w	r3, r2, r3
 80018ba:	687a      	ldr	r2, [r7, #4]
 80018bc:	4413      	add	r3, r2
 80018be:	4618      	mov	r0, r3
 80018c0:	f7ff f978 	bl	8000bb4 <TMC2209_Start_C>
		    while(HAL_GPIO_ReadPin(BtnUp_GPIO_Port, BtnUp_Pin) == GPIO_PIN_RESET){
 80018c4:	bf00      	nop
 80018c6:	2102      	movs	r1, #2
 80018c8:	4868      	ldr	r0, [pc, #416]	@ (8001a6c <MotorControl_ButtonHandler+0x508>)
 80018ca:	f003 fad7 	bl	8004e7c <HAL_GPIO_ReadPin>
 80018ce:	4603      	mov	r3, r0
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d0f8      	beq.n	80018c6 <MotorControl_ButtonHandler+0x362>
//        	TMC2209_Stop(&motors[motorGroup * 2]);
//        	StepsFront[0] = 0;

    	//}
}
    if (HAL_GPIO_ReadPin(BtnUp_GPIO_Port, BtnUp_Pin) == GPIO_PIN_SET ) {
 80018d4:	2102      	movs	r1, #2
 80018d6:	4865      	ldr	r0, [pc, #404]	@ (8001a6c <MotorControl_ButtonHandler+0x508>)
 80018d8:	f003 fad0 	bl	8004e7c <HAL_GPIO_ReadPin>
 80018dc:	4603      	mov	r3, r0
 80018de:	2b01      	cmp	r3, #1
 80018e0:	d10a      	bne.n	80018f8 <MotorControl_ButtonHandler+0x394>
    	TMC2209_Stop(&motors[motorGroup * 2]);
 80018e2:	4b63      	ldr	r3, [pc, #396]	@ (8001a70 <MotorControl_ButtonHandler+0x50c>)
 80018e4:	781b      	ldrb	r3, [r3, #0]
 80018e6:	461a      	mov	r2, r3
 80018e8:	23c8      	movs	r3, #200	@ 0xc8
 80018ea:	fb02 f303 	mul.w	r3, r2, r3
 80018ee:	687a      	ldr	r2, [r7, #4]
 80018f0:	4413      	add	r3, r2
 80018f2:	4618      	mov	r0, r3
 80018f4:	f7ff f92e 	bl	8000b54 <TMC2209_Stop>
    }


	if(HAL_GPIO_ReadPin(BtnDown_GPIO_Port, BtnDown_Pin) == GPIO_PIN_RESET){
 80018f8:	2101      	movs	r1, #1
 80018fa:	485c      	ldr	r0, [pc, #368]	@ (8001a6c <MotorControl_ButtonHandler+0x508>)
 80018fc:	f003 fabe 	bl	8004e7c <HAL_GPIO_ReadPin>
 8001900:	4603      	mov	r3, r0
 8001902:	2b00      	cmp	r3, #0
 8001904:	d11e      	bne.n	8001944 <MotorControl_ButtonHandler+0x3e0>
		//motors[motorGroup*2].stepsTaken = 0;
		//StepsBack[0] = 0;
		//StepsBack[0] += motors[motorGroup*2].stepsTaken;
		TMC2209_SetDirection(&motors[motorGroup * 2], GPIO_PIN_RESET);
 8001906:	4b5a      	ldr	r3, [pc, #360]	@ (8001a70 <MotorControl_ButtonHandler+0x50c>)
 8001908:	781b      	ldrb	r3, [r3, #0]
 800190a:	461a      	mov	r2, r3
 800190c:	23c8      	movs	r3, #200	@ 0xc8
 800190e:	fb02 f303 	mul.w	r3, r2, r3
 8001912:	687a      	ldr	r2, [r7, #4]
 8001914:	4413      	add	r3, r2
 8001916:	2100      	movs	r1, #0
 8001918:	4618      	mov	r0, r3
 800191a:	f7ff f891 	bl	8000a40 <TMC2209_SetDirection>
		TMC2209_Start_C(&motors[motorGroup * 2]);
 800191e:	4b54      	ldr	r3, [pc, #336]	@ (8001a70 <MotorControl_ButtonHandler+0x50c>)
 8001920:	781b      	ldrb	r3, [r3, #0]
 8001922:	461a      	mov	r2, r3
 8001924:	23c8      	movs	r3, #200	@ 0xc8
 8001926:	fb02 f303 	mul.w	r3, r2, r3
 800192a:	687a      	ldr	r2, [r7, #4]
 800192c:	4413      	add	r3, r2
 800192e:	4618      	mov	r0, r3
 8001930:	f7ff f940 	bl	8000bb4 <TMC2209_Start_C>
		while(HAL_GPIO_ReadPin(BtnDown_GPIO_Port, BtnDown_Pin) == GPIO_PIN_RESET){
 8001934:	bf00      	nop
 8001936:	2101      	movs	r1, #1
 8001938:	484c      	ldr	r0, [pc, #304]	@ (8001a6c <MotorControl_ButtonHandler+0x508>)
 800193a:	f003 fa9f 	bl	8004e7c <HAL_GPIO_ReadPin>
 800193e:	4603      	mov	r3, r0
 8001940:	2b00      	cmp	r3, #0
 8001942:	d0f8      	beq.n	8001936 <MotorControl_ButtonHandler+0x3d2>
//
//    	}


}
    if (HAL_GPIO_ReadPin(BtnDown_GPIO_Port, BtnDown_Pin) == GPIO_PIN_SET || StepsBack[0] > 28000) {
 8001944:	2101      	movs	r1, #1
 8001946:	4849      	ldr	r0, [pc, #292]	@ (8001a6c <MotorControl_ButtonHandler+0x508>)
 8001948:	f003 fa98 	bl	8004e7c <HAL_GPIO_ReadPin>
 800194c:	4603      	mov	r3, r0
 800194e:	2b01      	cmp	r3, #1
 8001950:	d005      	beq.n	800195e <MotorControl_ButtonHandler+0x3fa>
 8001952:	4b48      	ldr	r3, [pc, #288]	@ (8001a74 <MotorControl_ButtonHandler+0x510>)
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	f646 5260 	movw	r2, #28000	@ 0x6d60
 800195a:	4293      	cmp	r3, r2
 800195c:	dd0a      	ble.n	8001974 <MotorControl_ButtonHandler+0x410>
        // Button 1 pressed (Step Motor in one direction)
    	TMC2209_Stop(&motors[motorGroup * 2]);
 800195e:	4b44      	ldr	r3, [pc, #272]	@ (8001a70 <MotorControl_ButtonHandler+0x50c>)
 8001960:	781b      	ldrb	r3, [r3, #0]
 8001962:	461a      	mov	r2, r3
 8001964:	23c8      	movs	r3, #200	@ 0xc8
 8001966:	fb02 f303 	mul.w	r3, r2, r3
 800196a:	687a      	ldr	r2, [r7, #4]
 800196c:	4413      	add	r3, r2
 800196e:	4618      	mov	r0, r3
 8001970:	f7ff f8f0 	bl	8000b54 <TMC2209_Stop>

        //TMC2209_CountSteps_C(&motors[motorGroup * 2],StepsBack[0]);
    }


	if(HAL_GPIO_ReadPin(BtnRight_GPIO_Port, BtnRight_Pin) == GPIO_PIN_RESET){
 8001974:	2102      	movs	r1, #2
 8001976:	4840      	ldr	r0, [pc, #256]	@ (8001a78 <MotorControl_ButtonHandler+0x514>)
 8001978:	f003 fa80 	bl	8004e7c <HAL_GPIO_ReadPin>
 800197c:	4603      	mov	r3, r0
 800197e:	2b00      	cmp	r3, #0
 8001980:	d120      	bne.n	80019c4 <MotorControl_ButtonHandler+0x460>
        TMC2209_SetDirection(&motors[motorGroup * 2+1], GPIO_PIN_SET);
 8001982:	4b3b      	ldr	r3, [pc, #236]	@ (8001a70 <MotorControl_ButtonHandler+0x50c>)
 8001984:	781b      	ldrb	r3, [r3, #0]
 8001986:	461a      	mov	r2, r3
 8001988:	23c8      	movs	r3, #200	@ 0xc8
 800198a:	fb02 f303 	mul.w	r3, r2, r3
 800198e:	3364      	adds	r3, #100	@ 0x64
 8001990:	687a      	ldr	r2, [r7, #4]
 8001992:	4413      	add	r3, r2
 8001994:	2101      	movs	r1, #1
 8001996:	4618      	mov	r0, r3
 8001998:	f7ff f852 	bl	8000a40 <TMC2209_SetDirection>
        TMC2209_Start_C(&motors[motorGroup * 2+1]);
 800199c:	4b34      	ldr	r3, [pc, #208]	@ (8001a70 <MotorControl_ButtonHandler+0x50c>)
 800199e:	781b      	ldrb	r3, [r3, #0]
 80019a0:	461a      	mov	r2, r3
 80019a2:	23c8      	movs	r3, #200	@ 0xc8
 80019a4:	fb02 f303 	mul.w	r3, r2, r3
 80019a8:	3364      	adds	r3, #100	@ 0x64
 80019aa:	687a      	ldr	r2, [r7, #4]
 80019ac:	4413      	add	r3, r2
 80019ae:	4618      	mov	r0, r3
 80019b0:	f7ff f900 	bl	8000bb4 <TMC2209_Start_C>
        while(HAL_GPIO_ReadPin(BtnRight_GPIO_Port, BtnRight_Pin) == GPIO_PIN_RESET);
 80019b4:	bf00      	nop
 80019b6:	2102      	movs	r1, #2
 80019b8:	482f      	ldr	r0, [pc, #188]	@ (8001a78 <MotorControl_ButtonHandler+0x514>)
 80019ba:	f003 fa5f 	bl	8004e7c <HAL_GPIO_ReadPin>
 80019be:	4603      	mov	r3, r0
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d0f8      	beq.n	80019b6 <MotorControl_ButtonHandler+0x452>
}
    if (HAL_GPIO_ReadPin(BtnRight_GPIO_Port, BtnRight_Pin) == GPIO_PIN_SET) {
 80019c4:	2102      	movs	r1, #2
 80019c6:	482c      	ldr	r0, [pc, #176]	@ (8001a78 <MotorControl_ButtonHandler+0x514>)
 80019c8:	f003 fa58 	bl	8004e7c <HAL_GPIO_ReadPin>
 80019cc:	4603      	mov	r3, r0
 80019ce:	2b01      	cmp	r3, #1
 80019d0:	d10b      	bne.n	80019ea <MotorControl_ButtonHandler+0x486>
        // Button 1 pressed (Step Motor in one direction)
        TMC2209_Stop(&motors[motorGroup * 2 + 1]);
 80019d2:	4b27      	ldr	r3, [pc, #156]	@ (8001a70 <MotorControl_ButtonHandler+0x50c>)
 80019d4:	781b      	ldrb	r3, [r3, #0]
 80019d6:	461a      	mov	r2, r3
 80019d8:	23c8      	movs	r3, #200	@ 0xc8
 80019da:	fb02 f303 	mul.w	r3, r2, r3
 80019de:	3364      	adds	r3, #100	@ 0x64
 80019e0:	687a      	ldr	r2, [r7, #4]
 80019e2:	4413      	add	r3, r2
 80019e4:	4618      	mov	r0, r3
 80019e6:	f7ff f8b5 	bl	8000b54 <TMC2209_Stop>
    }


	if(HAL_GPIO_ReadPin(BtnLeft_GPIO_Port, BtnLeft_Pin) == GPIO_PIN_RESET){
 80019ea:	2101      	movs	r1, #1
 80019ec:	4823      	ldr	r0, [pc, #140]	@ (8001a7c <MotorControl_ButtonHandler+0x518>)
 80019ee:	f003 fa45 	bl	8004e7c <HAL_GPIO_ReadPin>
 80019f2:	4603      	mov	r3, r0
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d120      	bne.n	8001a3a <MotorControl_ButtonHandler+0x4d6>
        TMC2209_SetDirection(&motors[motorGroup * 2+1], GPIO_PIN_RESET);
 80019f8:	4b1d      	ldr	r3, [pc, #116]	@ (8001a70 <MotorControl_ButtonHandler+0x50c>)
 80019fa:	781b      	ldrb	r3, [r3, #0]
 80019fc:	461a      	mov	r2, r3
 80019fe:	23c8      	movs	r3, #200	@ 0xc8
 8001a00:	fb02 f303 	mul.w	r3, r2, r3
 8001a04:	3364      	adds	r3, #100	@ 0x64
 8001a06:	687a      	ldr	r2, [r7, #4]
 8001a08:	4413      	add	r3, r2
 8001a0a:	2100      	movs	r1, #0
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	f7ff f817 	bl	8000a40 <TMC2209_SetDirection>
        TMC2209_Start_C(&motors[motorGroup * 2+1]);
 8001a12:	4b17      	ldr	r3, [pc, #92]	@ (8001a70 <MotorControl_ButtonHandler+0x50c>)
 8001a14:	781b      	ldrb	r3, [r3, #0]
 8001a16:	461a      	mov	r2, r3
 8001a18:	23c8      	movs	r3, #200	@ 0xc8
 8001a1a:	fb02 f303 	mul.w	r3, r2, r3
 8001a1e:	3364      	adds	r3, #100	@ 0x64
 8001a20:	687a      	ldr	r2, [r7, #4]
 8001a22:	4413      	add	r3, r2
 8001a24:	4618      	mov	r0, r3
 8001a26:	f7ff f8c5 	bl	8000bb4 <TMC2209_Start_C>
        while(HAL_GPIO_ReadPin(BtnLeft_GPIO_Port, BtnLeft_Pin) == GPIO_PIN_RESET);
 8001a2a:	bf00      	nop
 8001a2c:	2101      	movs	r1, #1
 8001a2e:	4813      	ldr	r0, [pc, #76]	@ (8001a7c <MotorControl_ButtonHandler+0x518>)
 8001a30:	f003 fa24 	bl	8004e7c <HAL_GPIO_ReadPin>
 8001a34:	4603      	mov	r3, r0
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d0f8      	beq.n	8001a2c <MotorControl_ButtonHandler+0x4c8>
}
    if (HAL_GPIO_ReadPin(BtnLeft_GPIO_Port, BtnLeft_Pin) == GPIO_PIN_SET) {
 8001a3a:	2101      	movs	r1, #1
 8001a3c:	480f      	ldr	r0, [pc, #60]	@ (8001a7c <MotorControl_ButtonHandler+0x518>)
 8001a3e:	f003 fa1d 	bl	8004e7c <HAL_GPIO_ReadPin>
 8001a42:	4603      	mov	r3, r0
 8001a44:	2b01      	cmp	r3, #1
 8001a46:	d10b      	bne.n	8001a60 <MotorControl_ButtonHandler+0x4fc>
        // Button 1 pressed (Step Motor in one direction)
        TMC2209_Stop(&motors[motorGroup * 2+1]);
 8001a48:	4b09      	ldr	r3, [pc, #36]	@ (8001a70 <MotorControl_ButtonHandler+0x50c>)
 8001a4a:	781b      	ldrb	r3, [r3, #0]
 8001a4c:	461a      	mov	r2, r3
 8001a4e:	23c8      	movs	r3, #200	@ 0xc8
 8001a50:	fb02 f303 	mul.w	r3, r2, r3
 8001a54:	3364      	adds	r3, #100	@ 0x64
 8001a56:	687a      	ldr	r2, [r7, #4]
 8001a58:	4413      	add	r3, r2
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	f7ff f87a 	bl	8000b54 <TMC2209_Stop>
    }
}
 8001a60:	bf00      	nop
 8001a62:	3718      	adds	r7, #24
 8001a64:	46bd      	mov	sp, r7
 8001a66:	bd80      	pop	{r7, pc}
 8001a68:	200000f4 	.word	0x200000f4
 8001a6c:	40021400 	.word	0x40021400
 8001a70:	200000f6 	.word	0x200000f6
 8001a74:	200000e4 	.word	0x200000e4
 8001a78:	40020c00 	.word	0x40020c00
 8001a7c:	40021800 	.word	0x40021800

08001a80 <initializeMotors>:
// Motors & axis
extern Motor motors[MAX_MOTORS];
extern Axis axes[MAX_MOTORS_PER_AXIS];


void initializeMotors() {
 8001a80:	b480      	push	{r7}
 8001a82:	b083      	sub	sp, #12
 8001a84:	af00      	add	r7, sp, #0
    // Initialize each motor in the array
    for (int i = 0; i < MAX_MOTORS; i++) {
 8001a86:	2300      	movs	r3, #0
 8001a88:	607b      	str	r3, [r7, #4]
 8001a8a:	e1fa      	b.n	8001e82 <initializeMotors+0x402>
    	// Setting all for all drivers/motors
    	 // UART handler
    	motors[i].driver.address = 0x00; // Address : 0x00, 0x01 ... Depends on MS1 AND MS2
 8001a8c:	4ab8      	ldr	r2, [pc, #736]	@ (8001d70 <initializeMotors+0x2f0>)
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	2164      	movs	r1, #100	@ 0x64
 8001a92:	fb01 f303 	mul.w	r3, r1, r3
 8001a96:	4413      	add	r3, r2
 8001a98:	3308      	adds	r3, #8
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	701a      	strb	r2, [r3, #0]

    	// Motor Parameters
    	motors[i].driver.id = i ;
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	b2d8      	uxtb	r0, r3
 8001aa2:	4ab3      	ldr	r2, [pc, #716]	@ (8001d70 <initializeMotors+0x2f0>)
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	2164      	movs	r1, #100	@ 0x64
 8001aa8:	fb01 f303 	mul.w	r3, r1, r3
 8001aac:	4413      	add	r3, r2
 8001aae:	4602      	mov	r2, r0
 8001ab0:	701a      	strb	r2, [r3, #0]

        motors[i].stepsTaken = 0;
 8001ab2:	4aaf      	ldr	r2, [pc, #700]	@ (8001d70 <initializeMotors+0x2f0>)
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	2164      	movs	r1, #100	@ 0x64
 8001ab8:	fb01 f303 	mul.w	r3, r1, r3
 8001abc:	4413      	add	r3, r2
 8001abe:	3344      	adds	r3, #68	@ 0x44
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	601a      	str	r2, [r3, #0]
        motors[i].nextTotalSteps = 0;
 8001ac4:	4aaa      	ldr	r2, [pc, #680]	@ (8001d70 <initializeMotors+0x2f0>)
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	2164      	movs	r1, #100	@ 0x64
 8001aca:	fb01 f303 	mul.w	r3, r1, r3
 8001ace:	4413      	add	r3, r2
 8001ad0:	3348      	adds	r3, #72	@ 0x48
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	601a      	str	r2, [r3, #0]
        motors[i].currentPositionMM = 0;
 8001ad6:	4aa6      	ldr	r2, [pc, #664]	@ (8001d70 <initializeMotors+0x2f0>)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	2164      	movs	r1, #100	@ 0x64
 8001adc:	fb01 f303 	mul.w	r3, r1, r3
 8001ae0:	4413      	add	r3, r2
 8001ae2:	334c      	adds	r3, #76	@ 0x4c
 8001ae4:	f04f 0200 	mov.w	r2, #0
 8001ae8:	601a      	str	r2, [r3, #0]
        motors[i].nextPositionMM = 0;
 8001aea:	4aa1      	ldr	r2, [pc, #644]	@ (8001d70 <initializeMotors+0x2f0>)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	2164      	movs	r1, #100	@ 0x64
 8001af0:	fb01 f303 	mul.w	r3, r1, r3
 8001af4:	4413      	add	r3, r2
 8001af6:	3350      	adds	r3, #80	@ 0x50
 8001af8:	f04f 0200 	mov.w	r2, #0
 8001afc:	601a      	str	r2, [r3, #0]
        motors[i].isStepping = false;
 8001afe:	4a9c      	ldr	r2, [pc, #624]	@ (8001d70 <initializeMotors+0x2f0>)
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	2164      	movs	r1, #100	@ 0x64
 8001b04:	fb01 f303 	mul.w	r3, r1, r3
 8001b08:	4413      	add	r3, r2
 8001b0a:	3354      	adds	r3, #84	@ 0x54
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	701a      	strb	r2, [r3, #0]



        if(i == 0){
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d166      	bne.n	8001be4 <initializeMotors+0x164>
         // Configure motor 1 X-axis

        // TIMER configurations
        motors[i].driver.htim = &htim2;				 // TIMER HANDLER
 8001b16:	4a96      	ldr	r2, [pc, #600]	@ (8001d70 <initializeMotors+0x2f0>)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	2164      	movs	r1, #100	@ 0x64
 8001b1c:	fb01 f303 	mul.w	r3, r1, r3
 8001b20:	4413      	add	r3, r2
 8001b22:	330c      	adds	r3, #12
 8001b24:	4a93      	ldr	r2, [pc, #588]	@ (8001d74 <initializeMotors+0x2f4>)
 8001b26:	601a      	str	r2, [r3, #0]
        motors[i].driver.step_channel = TIM_CHANNEL_3; // PWM channel for motor 1
 8001b28:	4a91      	ldr	r2, [pc, #580]	@ (8001d70 <initializeMotors+0x2f0>)
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	2164      	movs	r1, #100	@ 0x64
 8001b2e:	fb01 f303 	mul.w	r3, r1, r3
 8001b32:	4413      	add	r3, r2
 8001b34:	3310      	adds	r3, #16
 8001b36:	2208      	movs	r2, #8
 8001b38:	601a      	str	r2, [r3, #0]
        motors[i].driver.mstep = 16;
 8001b3a:	4a8d      	ldr	r2, [pc, #564]	@ (8001d70 <initializeMotors+0x2f0>)
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	2164      	movs	r1, #100	@ 0x64
 8001b40:	fb01 f303 	mul.w	r3, r1, r3
 8001b44:	4413      	add	r3, r2
 8001b46:	3302      	adds	r3, #2
 8001b48:	2210      	movs	r2, #16
 8001b4a:	801a      	strh	r2, [r3, #0]
        motors[i].driver.huart = &huart2;
 8001b4c:	4a88      	ldr	r2, [pc, #544]	@ (8001d70 <initializeMotors+0x2f0>)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	2164      	movs	r1, #100	@ 0x64
 8001b52:	fb01 f303 	mul.w	r3, r1, r3
 8001b56:	4413      	add	r3, r2
 8001b58:	3304      	adds	r3, #4
 8001b5a:	4a87      	ldr	r2, [pc, #540]	@ (8001d78 <initializeMotors+0x2f8>)
 8001b5c:	601a      	str	r2, [r3, #0]
        motors[i].stepsPerRevolution = 400;
 8001b5e:	4a84      	ldr	r2, [pc, #528]	@ (8001d70 <initializeMotors+0x2f0>)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	2164      	movs	r1, #100	@ 0x64
 8001b64:	fb01 f303 	mul.w	r3, r1, r3
 8001b68:	4413      	add	r3, r2
 8001b6a:	333c      	adds	r3, #60	@ 0x3c
 8001b6c:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8001b70:	601a      	str	r2, [r3, #0]
        // GPIO PINS
        motors[i].driver.step_port = STEP1_GPIO_Port;
 8001b72:	4a7f      	ldr	r2, [pc, #508]	@ (8001d70 <initializeMotors+0x2f0>)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	2164      	movs	r1, #100	@ 0x64
 8001b78:	fb01 f303 	mul.w	r3, r1, r3
 8001b7c:	4413      	add	r3, r2
 8001b7e:	3314      	adds	r3, #20
 8001b80:	4a7e      	ldr	r2, [pc, #504]	@ (8001d7c <initializeMotors+0x2fc>)
 8001b82:	601a      	str	r2, [r3, #0]
        motors[i].driver.step_pin = STEP1_Pin;
 8001b84:	4a7a      	ldr	r2, [pc, #488]	@ (8001d70 <initializeMotors+0x2f0>)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	2164      	movs	r1, #100	@ 0x64
 8001b8a:	fb01 f303 	mul.w	r3, r1, r3
 8001b8e:	4413      	add	r3, r2
 8001b90:	3318      	adds	r3, #24
 8001b92:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001b96:	801a      	strh	r2, [r3, #0]
        motors[i].driver.dir_port = DIR1_GPIO_Port;
 8001b98:	4a75      	ldr	r2, [pc, #468]	@ (8001d70 <initializeMotors+0x2f0>)
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	2164      	movs	r1, #100	@ 0x64
 8001b9e:	fb01 f303 	mul.w	r3, r1, r3
 8001ba2:	4413      	add	r3, r2
 8001ba4:	331c      	adds	r3, #28
 8001ba6:	4a76      	ldr	r2, [pc, #472]	@ (8001d80 <initializeMotors+0x300>)
 8001ba8:	601a      	str	r2, [r3, #0]
        motors[i].driver.dir_pin = DIR1_Pin;
 8001baa:	4a71      	ldr	r2, [pc, #452]	@ (8001d70 <initializeMotors+0x2f0>)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	2164      	movs	r1, #100	@ 0x64
 8001bb0:	fb01 f303 	mul.w	r3, r1, r3
 8001bb4:	4413      	add	r3, r2
 8001bb6:	3320      	adds	r3, #32
 8001bb8:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001bbc:	801a      	strh	r2, [r3, #0]
        motors[i].driver.enn_port = ENN1_GPIO_Port;
 8001bbe:	4a6c      	ldr	r2, [pc, #432]	@ (8001d70 <initializeMotors+0x2f0>)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	2164      	movs	r1, #100	@ 0x64
 8001bc4:	fb01 f303 	mul.w	r3, r1, r3
 8001bc8:	4413      	add	r3, r2
 8001bca:	3324      	adds	r3, #36	@ 0x24
 8001bcc:	4a6b      	ldr	r2, [pc, #428]	@ (8001d7c <initializeMotors+0x2fc>)
 8001bce:	601a      	str	r2, [r3, #0]
        motors[i].driver.enn_pin = ENN1_Pin;
 8001bd0:	4a67      	ldr	r2, [pc, #412]	@ (8001d70 <initializeMotors+0x2f0>)
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	2164      	movs	r1, #100	@ 0x64
 8001bd6:	fb01 f303 	mul.w	r3, r1, r3
 8001bda:	4413      	add	r3, r2
 8001bdc:	3328      	adds	r3, #40	@ 0x28
 8001bde:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001be2:	801a      	strh	r2, [r3, #0]

        }


        if(i == 1){
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	2b01      	cmp	r3, #1
 8001be8:	d165      	bne.n	8001cb6 <initializeMotors+0x236>
        	// Configure motor 2 X-axis
            // TIMER configurations
            motors[i].driver.htim = &htim1;				 // TIMER HANDLER
 8001bea:	4a61      	ldr	r2, [pc, #388]	@ (8001d70 <initializeMotors+0x2f0>)
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	2164      	movs	r1, #100	@ 0x64
 8001bf0:	fb01 f303 	mul.w	r3, r1, r3
 8001bf4:	4413      	add	r3, r2
 8001bf6:	330c      	adds	r3, #12
 8001bf8:	4a62      	ldr	r2, [pc, #392]	@ (8001d84 <initializeMotors+0x304>)
 8001bfa:	601a      	str	r2, [r3, #0]
            motors[i].driver.step_channel = TIM_CHANNEL_4; // PWM channel for motor 1
 8001bfc:	4a5c      	ldr	r2, [pc, #368]	@ (8001d70 <initializeMotors+0x2f0>)
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	2164      	movs	r1, #100	@ 0x64
 8001c02:	fb01 f303 	mul.w	r3, r1, r3
 8001c06:	4413      	add	r3, r2
 8001c08:	3310      	adds	r3, #16
 8001c0a:	220c      	movs	r2, #12
 8001c0c:	601a      	str	r2, [r3, #0]
            motors[i].driver.mstep = 16;
 8001c0e:	4a58      	ldr	r2, [pc, #352]	@ (8001d70 <initializeMotors+0x2f0>)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	2164      	movs	r1, #100	@ 0x64
 8001c14:	fb01 f303 	mul.w	r3, r1, r3
 8001c18:	4413      	add	r3, r2
 8001c1a:	3302      	adds	r3, #2
 8001c1c:	2210      	movs	r2, #16
 8001c1e:	801a      	strh	r2, [r3, #0]
            motors[i].driver.huart = &huart4;
 8001c20:	4a53      	ldr	r2, [pc, #332]	@ (8001d70 <initializeMotors+0x2f0>)
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	2164      	movs	r1, #100	@ 0x64
 8001c26:	fb01 f303 	mul.w	r3, r1, r3
 8001c2a:	4413      	add	r3, r2
 8001c2c:	3304      	adds	r3, #4
 8001c2e:	4a56      	ldr	r2, [pc, #344]	@ (8001d88 <initializeMotors+0x308>)
 8001c30:	601a      	str	r2, [r3, #0]
            motors[i].stepsPerRevolution = 200;
 8001c32:	4a4f      	ldr	r2, [pc, #316]	@ (8001d70 <initializeMotors+0x2f0>)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	2164      	movs	r1, #100	@ 0x64
 8001c38:	fb01 f303 	mul.w	r3, r1, r3
 8001c3c:	4413      	add	r3, r2
 8001c3e:	333c      	adds	r3, #60	@ 0x3c
 8001c40:	22c8      	movs	r2, #200	@ 0xc8
 8001c42:	601a      	str	r2, [r3, #0]
            // GPIO PINS
            motors[i].driver.step_port = STEP2_GPIO_Port;
 8001c44:	4a4a      	ldr	r2, [pc, #296]	@ (8001d70 <initializeMotors+0x2f0>)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	2164      	movs	r1, #100	@ 0x64
 8001c4a:	fb01 f303 	mul.w	r3, r1, r3
 8001c4e:	4413      	add	r3, r2
 8001c50:	3314      	adds	r3, #20
 8001c52:	4a4b      	ldr	r2, [pc, #300]	@ (8001d80 <initializeMotors+0x300>)
 8001c54:	601a      	str	r2, [r3, #0]
            motors[i].driver.step_pin = STEP2_Pin;
 8001c56:	4a46      	ldr	r2, [pc, #280]	@ (8001d70 <initializeMotors+0x2f0>)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	2164      	movs	r1, #100	@ 0x64
 8001c5c:	fb01 f303 	mul.w	r3, r1, r3
 8001c60:	4413      	add	r3, r2
 8001c62:	3318      	adds	r3, #24
 8001c64:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001c68:	801a      	strh	r2, [r3, #0]
            motors[i].driver.dir_port = DIR2_GPIO_Port;
 8001c6a:	4a41      	ldr	r2, [pc, #260]	@ (8001d70 <initializeMotors+0x2f0>)
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	2164      	movs	r1, #100	@ 0x64
 8001c70:	fb01 f303 	mul.w	r3, r1, r3
 8001c74:	4413      	add	r3, r2
 8001c76:	331c      	adds	r3, #28
 8001c78:	4a41      	ldr	r2, [pc, #260]	@ (8001d80 <initializeMotors+0x300>)
 8001c7a:	601a      	str	r2, [r3, #0]
            motors[i].driver.dir_pin = DIR2_Pin;
 8001c7c:	4a3c      	ldr	r2, [pc, #240]	@ (8001d70 <initializeMotors+0x2f0>)
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	2164      	movs	r1, #100	@ 0x64
 8001c82:	fb01 f303 	mul.w	r3, r1, r3
 8001c86:	4413      	add	r3, r2
 8001c88:	3320      	adds	r3, #32
 8001c8a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001c8e:	801a      	strh	r2, [r3, #0]
            motors[i].driver.enn_port = ENN2_GPIO_Port;
 8001c90:	4a37      	ldr	r2, [pc, #220]	@ (8001d70 <initializeMotors+0x2f0>)
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	2164      	movs	r1, #100	@ 0x64
 8001c96:	fb01 f303 	mul.w	r3, r1, r3
 8001c9a:	4413      	add	r3, r2
 8001c9c:	3324      	adds	r3, #36	@ 0x24
 8001c9e:	4a38      	ldr	r2, [pc, #224]	@ (8001d80 <initializeMotors+0x300>)
 8001ca0:	601a      	str	r2, [r3, #0]
            motors[i].driver.enn_pin = ENN2_Pin;
 8001ca2:	4a33      	ldr	r2, [pc, #204]	@ (8001d70 <initializeMotors+0x2f0>)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	2164      	movs	r1, #100	@ 0x64
 8001ca8:	fb01 f303 	mul.w	r3, r1, r3
 8001cac:	4413      	add	r3, r2
 8001cae:	3328      	adds	r3, #40	@ 0x28
 8001cb0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001cb4:	801a      	strh	r2, [r3, #0]


        }
        if(i == 2){
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	2b02      	cmp	r3, #2
 8001cba:	d178      	bne.n	8001dae <initializeMotors+0x32e>
        	        	// Configure motor 3 Y-axis
        	            // TIMER configurations
            motors[i].driver.htim = &htim5;				 // TIMER HANDLER
 8001cbc:	4a2c      	ldr	r2, [pc, #176]	@ (8001d70 <initializeMotors+0x2f0>)
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	2164      	movs	r1, #100	@ 0x64
 8001cc2:	fb01 f303 	mul.w	r3, r1, r3
 8001cc6:	4413      	add	r3, r2
 8001cc8:	330c      	adds	r3, #12
 8001cca:	4a30      	ldr	r2, [pc, #192]	@ (8001d8c <initializeMotors+0x30c>)
 8001ccc:	601a      	str	r2, [r3, #0]
        	motors[i].driver.step_channel = TIM_CHANNEL_1; // PWM channel for motor 1
 8001cce:	4a28      	ldr	r2, [pc, #160]	@ (8001d70 <initializeMotors+0x2f0>)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	2164      	movs	r1, #100	@ 0x64
 8001cd4:	fb01 f303 	mul.w	r3, r1, r3
 8001cd8:	4413      	add	r3, r2
 8001cda:	3310      	adds	r3, #16
 8001cdc:	2200      	movs	r2, #0
 8001cde:	601a      	str	r2, [r3, #0]
            motors[i].driver.mstep = 16;
 8001ce0:	4a23      	ldr	r2, [pc, #140]	@ (8001d70 <initializeMotors+0x2f0>)
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	2164      	movs	r1, #100	@ 0x64
 8001ce6:	fb01 f303 	mul.w	r3, r1, r3
 8001cea:	4413      	add	r3, r2
 8001cec:	3302      	adds	r3, #2
 8001cee:	2210      	movs	r2, #16
 8001cf0:	801a      	strh	r2, [r3, #0]
            motors[i].driver.huart = &huart5;
 8001cf2:	4a1f      	ldr	r2, [pc, #124]	@ (8001d70 <initializeMotors+0x2f0>)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	2164      	movs	r1, #100	@ 0x64
 8001cf8:	fb01 f303 	mul.w	r3, r1, r3
 8001cfc:	4413      	add	r3, r2
 8001cfe:	3304      	adds	r3, #4
 8001d00:	4a23      	ldr	r2, [pc, #140]	@ (8001d90 <initializeMotors+0x310>)
 8001d02:	601a      	str	r2, [r3, #0]
        	motors[i].stepsPerRevolution = 400;
 8001d04:	4a1a      	ldr	r2, [pc, #104]	@ (8001d70 <initializeMotors+0x2f0>)
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	2164      	movs	r1, #100	@ 0x64
 8001d0a:	fb01 f303 	mul.w	r3, r1, r3
 8001d0e:	4413      	add	r3, r2
 8001d10:	333c      	adds	r3, #60	@ 0x3c
 8001d12:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8001d16:	601a      	str	r2, [r3, #0]
        	            // GPIO PINS
            motors[i].driver.step_port = STEP3_GPIO_Port;
 8001d18:	4a15      	ldr	r2, [pc, #84]	@ (8001d70 <initializeMotors+0x2f0>)
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	2164      	movs	r1, #100	@ 0x64
 8001d1e:	fb01 f303 	mul.w	r3, r1, r3
 8001d22:	4413      	add	r3, r2
 8001d24:	3314      	adds	r3, #20
 8001d26:	4a1b      	ldr	r2, [pc, #108]	@ (8001d94 <initializeMotors+0x314>)
 8001d28:	601a      	str	r2, [r3, #0]
            motors[i].driver.step_pin = STEP3_Pin;
 8001d2a:	4a11      	ldr	r2, [pc, #68]	@ (8001d70 <initializeMotors+0x2f0>)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	2164      	movs	r1, #100	@ 0x64
 8001d30:	fb01 f303 	mul.w	r3, r1, r3
 8001d34:	4413      	add	r3, r2
 8001d36:	3318      	adds	r3, #24
 8001d38:	2201      	movs	r2, #1
 8001d3a:	801a      	strh	r2, [r3, #0]
            motors[i].driver.dir_port = DIR3_GPIO_Port;
 8001d3c:	4a0c      	ldr	r2, [pc, #48]	@ (8001d70 <initializeMotors+0x2f0>)
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	2164      	movs	r1, #100	@ 0x64
 8001d42:	fb01 f303 	mul.w	r3, r1, r3
 8001d46:	4413      	add	r3, r2
 8001d48:	331c      	adds	r3, #28
 8001d4a:	4a0d      	ldr	r2, [pc, #52]	@ (8001d80 <initializeMotors+0x300>)
 8001d4c:	601a      	str	r2, [r3, #0]
            motors[i].driver.dir_pin = DIR3_Pin;
 8001d4e:	4a08      	ldr	r2, [pc, #32]	@ (8001d70 <initializeMotors+0x2f0>)
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	2164      	movs	r1, #100	@ 0x64
 8001d54:	fb01 f303 	mul.w	r3, r1, r3
 8001d58:	4413      	add	r3, r2
 8001d5a:	3320      	adds	r3, #32
 8001d5c:	2204      	movs	r2, #4
 8001d5e:	801a      	strh	r2, [r3, #0]
            motors[i].driver.enn_port = ENN3_GPIO_Port;
 8001d60:	4a03      	ldr	r2, [pc, #12]	@ (8001d70 <initializeMotors+0x2f0>)
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	2164      	movs	r1, #100	@ 0x64
 8001d66:	fb01 f303 	mul.w	r3, r1, r3
 8001d6a:	4413      	add	r3, r2
 8001d6c:	3324      	adds	r3, #36	@ 0x24
 8001d6e:	e013      	b.n	8001d98 <initializeMotors+0x318>
 8001d70:	20000d58 	.word	0x20000d58
 8001d74:	2000022c 	.word	0x2000022c
 8001d78:	20000550 	.word	0x20000550
 8001d7c:	40020400 	.word	0x40020400
 8001d80:	40021000 	.word	0x40021000
 8001d84:	200001e0 	.word	0x200001e0
 8001d88:	20000440 	.word	0x20000440
 8001d8c:	20000310 	.word	0x20000310
 8001d90:	200004c8 	.word	0x200004c8
 8001d94:	40020000 	.word	0x40020000
 8001d98:	4a3f      	ldr	r2, [pc, #252]	@ (8001e98 <initializeMotors+0x418>)
 8001d9a:	601a      	str	r2, [r3, #0]
            motors[i].driver.enn_pin = ENN3_Pin;
 8001d9c:	4a3f      	ldr	r2, [pc, #252]	@ (8001e9c <initializeMotors+0x41c>)
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	2164      	movs	r1, #100	@ 0x64
 8001da2:	fb01 f303 	mul.w	r3, r1, r3
 8001da6:	4413      	add	r3, r2
 8001da8:	3328      	adds	r3, #40	@ 0x28
 8001daa:	2280      	movs	r2, #128	@ 0x80
 8001dac:	801a      	strh	r2, [r3, #0]


        }

        if(i == 3){
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	2b03      	cmp	r3, #3
 8001db2:	d163      	bne.n	8001e7c <initializeMotors+0x3fc>
        	// Configure motor 4 Y-axis
            // TIMER configurations
            motors[i].driver.htim = &htim3;				 // TIMER HANDLER
 8001db4:	4a39      	ldr	r2, [pc, #228]	@ (8001e9c <initializeMotors+0x41c>)
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	2164      	movs	r1, #100	@ 0x64
 8001dba:	fb01 f303 	mul.w	r3, r1, r3
 8001dbe:	4413      	add	r3, r2
 8001dc0:	330c      	adds	r3, #12
 8001dc2:	4a37      	ldr	r2, [pc, #220]	@ (8001ea0 <initializeMotors+0x420>)
 8001dc4:	601a      	str	r2, [r3, #0]
            motors[i].driver.step_channel = TIM_CHANNEL_3; // PWM channel for motor 1
 8001dc6:	4a35      	ldr	r2, [pc, #212]	@ (8001e9c <initializeMotors+0x41c>)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	2164      	movs	r1, #100	@ 0x64
 8001dcc:	fb01 f303 	mul.w	r3, r1, r3
 8001dd0:	4413      	add	r3, r2
 8001dd2:	3310      	adds	r3, #16
 8001dd4:	2208      	movs	r2, #8
 8001dd6:	601a      	str	r2, [r3, #0]
            motors[i].driver.mstep = 16;
 8001dd8:	4a30      	ldr	r2, [pc, #192]	@ (8001e9c <initializeMotors+0x41c>)
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	2164      	movs	r1, #100	@ 0x64
 8001dde:	fb01 f303 	mul.w	r3, r1, r3
 8001de2:	4413      	add	r3, r2
 8001de4:	3302      	adds	r3, #2
 8001de6:	2210      	movs	r2, #16
 8001de8:	801a      	strh	r2, [r3, #0]
            motors[i].driver.huart = &huart6;
 8001dea:	4a2c      	ldr	r2, [pc, #176]	@ (8001e9c <initializeMotors+0x41c>)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	2164      	movs	r1, #100	@ 0x64
 8001df0:	fb01 f303 	mul.w	r3, r1, r3
 8001df4:	4413      	add	r3, r2
 8001df6:	3304      	adds	r3, #4
 8001df8:	4a2a      	ldr	r2, [pc, #168]	@ (8001ea4 <initializeMotors+0x424>)
 8001dfa:	601a      	str	r2, [r3, #0]
            motors[i].stepsPerRevolution = 200;
 8001dfc:	4a27      	ldr	r2, [pc, #156]	@ (8001e9c <initializeMotors+0x41c>)
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	2164      	movs	r1, #100	@ 0x64
 8001e02:	fb01 f303 	mul.w	r3, r1, r3
 8001e06:	4413      	add	r3, r2
 8001e08:	333c      	adds	r3, #60	@ 0x3c
 8001e0a:	22c8      	movs	r2, #200	@ 0xc8
 8001e0c:	601a      	str	r2, [r3, #0]
            // GPIO PINS
            motors[i].driver.step_port = STEP4_GPIO_Port;
 8001e0e:	4a23      	ldr	r2, [pc, #140]	@ (8001e9c <initializeMotors+0x41c>)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	2164      	movs	r1, #100	@ 0x64
 8001e14:	fb01 f303 	mul.w	r3, r1, r3
 8001e18:	4413      	add	r3, r2
 8001e1a:	3314      	adds	r3, #20
 8001e1c:	4a22      	ldr	r2, [pc, #136]	@ (8001ea8 <initializeMotors+0x428>)
 8001e1e:	601a      	str	r2, [r3, #0]
            motors[i].driver.step_pin = STEP4_Pin;
 8001e20:	4a1e      	ldr	r2, [pc, #120]	@ (8001e9c <initializeMotors+0x41c>)
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	2164      	movs	r1, #100	@ 0x64
 8001e26:	fb01 f303 	mul.w	r3, r1, r3
 8001e2a:	4413      	add	r3, r2
 8001e2c:	3318      	adds	r3, #24
 8001e2e:	2201      	movs	r2, #1
 8001e30:	801a      	strh	r2, [r3, #0]
            motors[i].driver.dir_port = DIR4_GPIO_Port;
 8001e32:	4a1a      	ldr	r2, [pc, #104]	@ (8001e9c <initializeMotors+0x41c>)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	2164      	movs	r1, #100	@ 0x64
 8001e38:	fb01 f303 	mul.w	r3, r1, r3
 8001e3c:	4413      	add	r3, r2
 8001e3e:	331c      	adds	r3, #28
 8001e40:	4a15      	ldr	r2, [pc, #84]	@ (8001e98 <initializeMotors+0x418>)
 8001e42:	601a      	str	r2, [r3, #0]
            motors[i].driver.dir_pin = DIR4_Pin;
 8001e44:	4a15      	ldr	r2, [pc, #84]	@ (8001e9c <initializeMotors+0x41c>)
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	2164      	movs	r1, #100	@ 0x64
 8001e4a:	fb01 f303 	mul.w	r3, r1, r3
 8001e4e:	4413      	add	r3, r2
 8001e50:	3320      	adds	r3, #32
 8001e52:	2201      	movs	r2, #1
 8001e54:	801a      	strh	r2, [r3, #0]
            motors[i].driver.enn_port = ENN4_GPIO_Port;
 8001e56:	4a11      	ldr	r2, [pc, #68]	@ (8001e9c <initializeMotors+0x41c>)
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	2164      	movs	r1, #100	@ 0x64
 8001e5c:	fb01 f303 	mul.w	r3, r1, r3
 8001e60:	4413      	add	r3, r2
 8001e62:	3324      	adds	r3, #36	@ 0x24
 8001e64:	4a0c      	ldr	r2, [pc, #48]	@ (8001e98 <initializeMotors+0x418>)
 8001e66:	601a      	str	r2, [r3, #0]
            motors[i].driver.enn_pin = ENN4_Pin;
 8001e68:	4a0c      	ldr	r2, [pc, #48]	@ (8001e9c <initializeMotors+0x41c>)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	2164      	movs	r1, #100	@ 0x64
 8001e6e:	fb01 f303 	mul.w	r3, r1, r3
 8001e72:	4413      	add	r3, r2
 8001e74:	3328      	adds	r3, #40	@ 0x28
 8001e76:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001e7a:	801a      	strh	r2, [r3, #0]
    for (int i = 0; i < MAX_MOTORS; i++) {
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	3301      	adds	r3, #1
 8001e80:	607b      	str	r3, [r7, #4]
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	2b03      	cmp	r3, #3
 8001e86:	f77f ae01 	ble.w	8001a8c <initializeMotors+0xc>


    }


}
 8001e8a:	bf00      	nop
 8001e8c:	bf00      	nop
 8001e8e:	370c      	adds	r7, #12
 8001e90:	46bd      	mov	sp, r7
 8001e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e96:	4770      	bx	lr
 8001e98:	40021000 	.word	0x40021000
 8001e9c:	20000d58 	.word	0x20000d58
 8001ea0:	20000278 	.word	0x20000278
 8001ea4:	20000660 	.word	0x20000660
 8001ea8:	40020400 	.word	0x40020400

08001eac <initializeAxis>:


void initializeAxis(Axis *axis, Motor *motor1, Motor *motor2, uint8_t circumference, const char *axisName) {
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b088      	sub	sp, #32
 8001eb0:	af02      	add	r7, sp, #8
 8001eb2:	60f8      	str	r0, [r7, #12]
 8001eb4:	60b9      	str	r1, [r7, #8]
 8001eb6:	607a      	str	r2, [r7, #4]
 8001eb8:	70fb      	strb	r3, [r7, #3]
    // Assign motors to the axis
    axis->motors[0] = motor1;
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	68ba      	ldr	r2, [r7, #8]
 8001ebe:	601a      	str	r2, [r3, #0]
    axis->motors[1] = motor2;
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	687a      	ldr	r2, [r7, #4]
 8001ec4:	605a      	str	r2, [r3, #4]
    // The circumference variable is calculated based on the physical setup. For example: GT2 20-tooth pulley with 2mm pitch(PulleyÂ Circumference = NumberÂ ofÂ Teeth * BeltÂ Pitch)

    // Axis dimensions and step calculations
    axis->motors[0]->currentPositionMM = 0;
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	f04f 0200 	mov.w	r2, #0
 8001ece:	64da      	str	r2, [r3, #76]	@ 0x4c
    axis->motors[1]->currentPositionMM = 0;
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	685b      	ldr	r3, [r3, #4]
 8001ed4:	f04f 0200 	mov.w	r2, #0
 8001ed8:	64da      	str	r2, [r3, #76]	@ 0x4c
    uint32_t totalStepsPerRevolution = motor1->stepsPerRevolution * motor1->driver.mstep; // Both motors use the same microstepping
 8001eda:	68bb      	ldr	r3, [r7, #8]
 8001edc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ede:	68ba      	ldr	r2, [r7, #8]
 8001ee0:	8852      	ldrh	r2, [r2, #2]
 8001ee2:	fb02 f303 	mul.w	r3, r2, r3
 8001ee6:	617b      	str	r3, [r7, #20]
    motor1->totalStepsPerRevolution = totalStepsPerRevolution;
 8001ee8:	68bb      	ldr	r3, [r7, #8]
 8001eea:	697a      	ldr	r2, [r7, #20]
 8001eec:	641a      	str	r2, [r3, #64]	@ 0x40
    motor2->totalStepsPerRevolution = totalStepsPerRevolution;
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	697a      	ldr	r2, [r7, #20]
 8001ef2:	641a      	str	r2, [r3, #64]	@ 0x40
    axis->stepPerUnit = totalStepsPerRevolution / circumference;;
 8001ef4:	78fb      	ldrb	r3, [r7, #3]
 8001ef6:	697a      	ldr	r2, [r7, #20]
 8001ef8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001efc:	ee07 3a90 	vmov	s15, r3
 8001f00:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	edc3 7a04 	vstr	s15, [r3, #16]

    // IDs for motors controlling the axis, eg. X1, X2
    snprintf(axis->id[0], sizeof(axis->id[0]), "%s%d", axisName, motor1->driver.id);
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	f103 0014 	add.w	r0, r3, #20
 8001f10:	68bb      	ldr	r3, [r7, #8]
 8001f12:	781b      	ldrb	r3, [r3, #0]
 8001f14:	9300      	str	r3, [sp, #0]
 8001f16:	6a3b      	ldr	r3, [r7, #32]
 8001f18:	4a0a      	ldr	r2, [pc, #40]	@ (8001f44 <initializeAxis+0x98>)
 8001f1a:	210a      	movs	r1, #10
 8001f1c:	f009 fce0 	bl	800b8e0 <sniprintf>
    if (motor2 != NULL) {
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d00a      	beq.n	8001f3c <initializeAxis+0x90>
        snprintf(axis->id[1], sizeof(axis->id[1]), "%s%d", axisName, motor2->driver.id);
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	f103 001e 	add.w	r0, r3, #30
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	781b      	ldrb	r3, [r3, #0]
 8001f30:	9300      	str	r3, [sp, #0]
 8001f32:	6a3b      	ldr	r3, [r7, #32]
 8001f34:	4a03      	ldr	r2, [pc, #12]	@ (8001f44 <initializeAxis+0x98>)
 8001f36:	210a      	movs	r1, #10
 8001f38:	f009 fcd2 	bl	800b8e0 <sniprintf>
    }
}
 8001f3c:	bf00      	nop
 8001f3e:	3718      	adds	r7, #24
 8001f40:	46bd      	mov	sp, r7
 8001f42:	bd80      	pop	{r7, pc}
 8001f44:	0800c99c 	.word	0x0800c99c

08001f48 <initializeSystem>:

void initializeSystem(){
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b082      	sub	sp, #8
 8001f4c:	af02      	add	r7, sp, #8
    // X-axis
    initializeAxis(&axes[0], &motors[0],&motors[2], 40, "Y");
 8001f4e:	4b09      	ldr	r3, [pc, #36]	@ (8001f74 <initializeSystem+0x2c>)
 8001f50:	9300      	str	r3, [sp, #0]
 8001f52:	2328      	movs	r3, #40	@ 0x28
 8001f54:	4a08      	ldr	r2, [pc, #32]	@ (8001f78 <initializeSystem+0x30>)
 8001f56:	4909      	ldr	r1, [pc, #36]	@ (8001f7c <initializeSystem+0x34>)
 8001f58:	4809      	ldr	r0, [pc, #36]	@ (8001f80 <initializeSystem+0x38>)
 8001f5a:	f7ff ffa7 	bl	8001eac <initializeAxis>
    initializeAxis(&axes[1], &motors[1],&motors[3], 8, "X");
 8001f5e:	4b09      	ldr	r3, [pc, #36]	@ (8001f84 <initializeSystem+0x3c>)
 8001f60:	9300      	str	r3, [sp, #0]
 8001f62:	2308      	movs	r3, #8
 8001f64:	4a08      	ldr	r2, [pc, #32]	@ (8001f88 <initializeSystem+0x40>)
 8001f66:	4909      	ldr	r1, [pc, #36]	@ (8001f8c <initializeSystem+0x44>)
 8001f68:	4809      	ldr	r0, [pc, #36]	@ (8001f90 <initializeSystem+0x48>)
 8001f6a:	f7ff ff9f 	bl	8001eac <initializeAxis>

    // Y-axis
   // initializeAxis(&axes[1], &motors[1], &motors[3], Y_AXIS_LENGTH, "Y");
    // TODO: ADD Z-AXIS should be a servo
}
 8001f6e:	bf00      	nop
 8001f70:	46bd      	mov	sp, r7
 8001f72:	bd80      	pop	{r7, pc}
 8001f74:	0800c9a4 	.word	0x0800c9a4
 8001f78:	20000e20 	.word	0x20000e20
 8001f7c:	20000d58 	.word	0x20000d58
 8001f80:	20000ee8 	.word	0x20000ee8
 8001f84:	0800c9a8 	.word	0x0800c9a8
 8001f88:	20000e84 	.word	0x20000e84
 8001f8c:	20000dbc 	.word	0x20000dbc
 8001f90:	20000f10 	.word	0x20000f10

08001f94 <ENC_Init>:
 * @brief Rotary quadrature encoder hardware initialization.
 * @param[in] henc : Encoder handler
 * @return None
 */
void ENC_Init(ENC_Handle_TypeDef* henc)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b082      	sub	sp, #8
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
	HAL_TIM_Encoder_Start(henc->Timer, TIM_CHANNEL_ALL); // Start Timer 4 in encoder mode with interrupts enabled
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	213c      	movs	r1, #60	@ 0x3c
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	f006 f934 	bl	8008210 <HAL_TIM_Encoder_Start>
}
 8001fa8:	bf00      	nop
 8001faa:	3708      	adds	r7, #8
 8001fac:	46bd      	mov	sp, r7
 8001fae:	bd80      	pop	{r7, pc}

08001fb0 <CheckConnection>:



#include "extras.h"

bool CheckConnection(SERVO_Handle_TypeDef* hservo,SERVO_Handle_TypeDef* hservo1){
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b084      	sub	sp, #16
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
 8001fb8:	6039      	str	r1, [r7, #0]

	SERVO_WritePosition(hservo, 50);
 8001fba:	ed9f 0a16 	vldr	s0, [pc, #88]	@ 8002014 <CheckConnection+0x64>
 8001fbe:	6878      	ldr	r0, [r7, #4]
 8001fc0:	f000 f8ec 	bl	800219c <SERVO_WritePosition>
	SERVO_WritePosition(hservo1, 52);
 8001fc4:	ed9f 0a14 	vldr	s0, [pc, #80]	@ 8002018 <CheckConnection+0x68>
 8001fc8:	6838      	ldr	r0, [r7, #0]
 8001fca:	f000 f8e7 	bl	800219c <SERVO_WritePosition>
	HAL_Delay(2000);
 8001fce:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001fd2:	f002 f867 	bl	80040a4 <HAL_Delay>
	bool x =0;
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	73fb      	strb	r3, [r7, #15]
	if(HAL_GPIO_ReadPin(Probe_GPIO_Port,Probe_Pin) == GPIO_PIN_SET){
 8001fda:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001fde:	480f      	ldr	r0, [pc, #60]	@ (800201c <CheckConnection+0x6c>)
 8001fe0:	f002 ff4c 	bl	8004e7c <HAL_GPIO_ReadPin>
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	2b01      	cmp	r3, #1
 8001fe8:	d102      	bne.n	8001ff0 <CheckConnection+0x40>
	     x = true;
 8001fea:	2301      	movs	r3, #1
 8001fec:	73fb      	strb	r3, [r7, #15]
 8001fee:	e001      	b.n	8001ff4 <CheckConnection+0x44>
	}
	else{
		 x=false;
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	73fb      	strb	r3, [r7, #15]
	}
	SERVO_WritePosition(hservo, 90);
 8001ff4:	ed9f 0a0a 	vldr	s0, [pc, #40]	@ 8002020 <CheckConnection+0x70>
 8001ff8:	6878      	ldr	r0, [r7, #4]
 8001ffa:	f000 f8cf 	bl	800219c <SERVO_WritePosition>
	SERVO_WritePosition(hservo1, 92);
 8001ffe:	ed9f 0a09 	vldr	s0, [pc, #36]	@ 8002024 <CheckConnection+0x74>
 8002002:	6838      	ldr	r0, [r7, #0]
 8002004:	f000 f8ca 	bl	800219c <SERVO_WritePosition>
	return x;
 8002008:	7bfb      	ldrb	r3, [r7, #15]
}
 800200a:	4618      	mov	r0, r3
 800200c:	3710      	adds	r7, #16
 800200e:	46bd      	mov	sp, r7
 8002010:	bd80      	pop	{r7, pc}
 8002012:	bf00      	nop
 8002014:	42480000 	.word	0x42480000
 8002018:	42500000 	.word	0x42500000
 800201c:	40021000 	.word	0x40021000
 8002020:	42b40000 	.word	0x42b40000
 8002024:	42b80000 	.word	0x42b80000

08002028 <IsSensorTriggered>:
bool IsSensorTriggered(GPIO_TypeDef *sensorPort, uint16_t sensorPin)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b084      	sub	sp, #16
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
 8002030:	460b      	mov	r3, r1
 8002032:	807b      	strh	r3, [r7, #2]
    // Read the sensor state
    GPIO_PinState sensor_state = HAL_GPIO_ReadPin(sensorPort, sensorPin);
 8002034:	887b      	ldrh	r3, [r7, #2]
 8002036:	4619      	mov	r1, r3
 8002038:	6878      	ldr	r0, [r7, #4]
 800203a:	f002 ff1f 	bl	8004e7c <HAL_GPIO_ReadPin>
 800203e:	4603      	mov	r3, r0
 8002040:	73fb      	strb	r3, [r7, #15]

    // Small delay to avoid button bounce or noise
    if(sensor_state == GPIO_PIN_SET){
 8002042:	7bfb      	ldrb	r3, [r7, #15]
 8002044:	2b01      	cmp	r3, #1
 8002046:	d101      	bne.n	800204c <IsSensorTriggered+0x24>
    	return false;
 8002048:	2300      	movs	r3, #0
 800204a:	e000      	b.n	800204e <IsSensorTriggered+0x26>

    }
    else{
    	return true;
 800204c:	2301      	movs	r3, #1
    }
    // Return true if the sensor is triggered (GPIO_PIN_SET), false otherwise

}
 800204e:	4618      	mov	r0, r3
 8002050:	3710      	adds	r7, #16
 8002052:	46bd      	mov	sp, r7
 8002054:	bd80      	pop	{r7, pc}

08002056 <PWM_Init>:
  * @param[in/out] hpwm   : PWM output handler
  * @retval None
  */

void PWM_Init(PWM_Handle_TypeDef* hpwm)
{
 8002056:	b580      	push	{r7, lr}
 8002058:	b082      	sub	sp, #8
 800205a:	af00      	add	r7, sp, #0
 800205c:	6078      	str	r0, [r7, #4]
  PWM_WriteDuty(hpwm, hpwm->Duty);
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	edd3 7a02 	vldr	s15, [r3, #8]
 8002064:	eeb0 0a67 	vmov.f32	s0, s15
 8002068:	6878      	ldr	r0, [r7, #4]
 800206a:	f000 f80d 	bl	8002088 <PWM_WriteDuty>
  HAL_TIM_PWM_Start(hpwm->Timer, hpwm->Channel);
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681a      	ldr	r2, [r3, #0]
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	685b      	ldr	r3, [r3, #4]
 8002076:	4619      	mov	r1, r3
 8002078:	4610      	mov	r0, r2
 800207a:	f005 fd13 	bl	8007aa4 <HAL_TIM_PWM_Start>
}
 800207e:	bf00      	nop
 8002080:	3708      	adds	r7, #8
 8002082:	46bd      	mov	sp, r7
 8002084:	bd80      	pop	{r7, pc}
	...

08002088 <PWM_WriteDuty>:
  * @param[in/out] hpwm   : PWM output handler
  * @param[in]     duty   : PWM duty cycle in percents (0. - 100.)
  * @retval None
  */
void PWM_WriteDuty(PWM_Handle_TypeDef* hpwm, float duty)
{
 8002088:	b480      	push	{r7}
 800208a:	b085      	sub	sp, #20
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
 8002090:	ed87 0a00 	vstr	s0, [r7]
  // Saturate duty cycle value
  if(duty < 0.0f)
 8002094:	edd7 7a00 	vldr	s15, [r7]
 8002098:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800209c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020a0:	d503      	bpl.n	80020aa <PWM_WriteDuty+0x22>
    duty = 0.0;
 80020a2:	f04f 0300 	mov.w	r3, #0
 80020a6:	603b      	str	r3, [r7, #0]
 80020a8:	e00a      	b.n	80020c0 <PWM_WriteDuty+0x38>
  else if(duty > 100.0f)
 80020aa:	edd7 7a00 	vldr	s15, [r7]
 80020ae:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800216c <PWM_WriteDuty+0xe4>
 80020b2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80020b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020ba:	dd01      	ble.n	80020c0 <PWM_WriteDuty+0x38>
    duty = 100.0f;
 80020bc:	4b2c      	ldr	r3, [pc, #176]	@ (8002170 <PWM_WriteDuty+0xe8>)
 80020be:	603b      	str	r3, [r7, #0]
  // Write duty to handle field
  hpwm->Duty = duty;
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	683a      	ldr	r2, [r7, #0]
 80020c4:	609a      	str	r2, [r3, #8]
  // Compute Capture/Compare Register value
  int COMPARE = (duty * (__HAL_TIM_GET_AUTORELOAD(hpwm->Timer)+1)) / 100;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020ce:	3301      	adds	r3, #1
 80020d0:	ee07 3a90 	vmov	s15, r3
 80020d4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80020d8:	edd7 7a00 	vldr	s15, [r7]
 80020dc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80020e0:	eddf 6a22 	vldr	s13, [pc, #136]	@ 800216c <PWM_WriteDuty+0xe4>
 80020e4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80020e8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80020ec:	ee17 3a90 	vmov	r3, s15
 80020f0:	60fb      	str	r3, [r7, #12]
  // Write value to register
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	685b      	ldr	r3, [r3, #4]
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d105      	bne.n	8002106 <PWM_WriteDuty+0x7e>
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	68fa      	ldr	r2, [r7, #12]
 8002102:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8002104:	e02c      	b.n	8002160 <PWM_WriteDuty+0xd8>
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	685b      	ldr	r3, [r3, #4]
 800210a:	2b04      	cmp	r3, #4
 800210c:	d105      	bne.n	800211a <PWM_WriteDuty+0x92>
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	681a      	ldr	r2, [r3, #0]
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8002118:	e022      	b.n	8002160 <PWM_WriteDuty+0xd8>
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	685b      	ldr	r3, [r3, #4]
 800211e:	2b08      	cmp	r3, #8
 8002120:	d105      	bne.n	800212e <PWM_WriteDuty+0xa6>
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	681a      	ldr	r2, [r3, #0]
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 800212c:	e018      	b.n	8002160 <PWM_WriteDuty+0xd8>
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	685b      	ldr	r3, [r3, #4]
 8002132:	2b0c      	cmp	r3, #12
 8002134:	d105      	bne.n	8002142 <PWM_WriteDuty+0xba>
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	681a      	ldr	r2, [r3, #0]
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8002140:	e00e      	b.n	8002160 <PWM_WriteDuty+0xd8>
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	685b      	ldr	r3, [r3, #4]
 8002146:	2b10      	cmp	r3, #16
 8002148:	d105      	bne.n	8002156 <PWM_WriteDuty+0xce>
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	681a      	ldr	r2, [r3, #0]
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	6593      	str	r3, [r2, #88]	@ 0x58
}
 8002154:	e004      	b.n	8002160 <PWM_WriteDuty+0xd8>
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	681a      	ldr	r2, [r3, #0]
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	65d3      	str	r3, [r2, #92]	@ 0x5c
}
 8002160:	bf00      	nop
 8002162:	3714      	adds	r7, #20
 8002164:	46bd      	mov	sp, r7
 8002166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216a:	4770      	bx	lr
 800216c:	42c80000 	.word	0x42c80000
 8002170:	42c80000 	.word	0x42c80000

08002174 <SERVO_Init>:
float PWM_ReadDuty(const PWM_Handle_TypeDef* hpwm)
{
  return hpwm->Duty;
}
void SERVO_Init(SERVO_Handle_TypeDef* hservo)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b082      	sub	sp, #8
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
	SERVO_WritePosition(hservo, 70.0f);
 800217c:	ed9f 0a06 	vldr	s0, [pc, #24]	@ 8002198 <SERVO_Init+0x24>
 8002180:	6878      	ldr	r0, [r7, #4]
 8002182:	f000 f80b 	bl	800219c <SERVO_WritePosition>
	PWM_Init(&(hservo->PwmOut));
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	4618      	mov	r0, r3
 800218a:	f7ff ff64 	bl	8002056 <PWM_Init>
}
 800218e:	bf00      	nop
 8002190:	3708      	adds	r7, #8
 8002192:	46bd      	mov	sp, r7
 8002194:	bd80      	pop	{r7, pc}
 8002196:	bf00      	nop
 8002198:	428c0000 	.word	0x428c0000

0800219c <SERVO_WritePosition>:

void SERVO_WritePosition(SERVO_Handle_TypeDef* hservo, float pos)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	b084      	sub	sp, #16
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
 80021a4:	ed87 0a00 	vstr	s0, [r7]
	hservo->Position = __SATURATION(pos, 0.0f, 180.0f);
 80021a8:	eddf 0a16 	vldr	s1, [pc, #88]	@ 8002204 <SERVO_WritePosition+0x68>
 80021ac:	ed97 0a00 	vldr	s0, [r7]
 80021b0:	f00a f887 	bl	800c2c2 <fminf>
 80021b4:	eef0 7a40 	vmov.f32	s15, s0
 80021b8:	eddf 0a13 	vldr	s1, [pc, #76]	@ 8002208 <SERVO_WritePosition+0x6c>
 80021bc:	eeb0 0a67 	vmov.f32	s0, s15
 80021c0:	f00a f862 	bl	800c288 <fmaxf>
 80021c4:	eef0 7a40 	vmov.f32	s15, s0
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	edc3 7a03 	vstr	s15, [r3, #12]
	float duty = __LINEAR_TRANSFORM(hservo->Position, 0.0f, 180.0f, SERVO_MIN_DUTY, SERVO_MAX_DUTY);
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	ed93 7a03 	vldr	s14, [r3, #12]
 80021d4:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 8002204 <SERVO_WritePosition+0x68>
 80021d8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80021dc:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80021e0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80021e4:	eeb0 7a04 	vmov.f32	s14, #4	@ 0x40200000  2.5
 80021e8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80021ec:	edc7 7a03 	vstr	s15, [r7, #12]
	PWM_WriteDuty(&(hservo->PwmOut), duty);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	ed97 0a03 	vldr	s0, [r7, #12]
 80021f6:	4618      	mov	r0, r3
 80021f8:	f7ff ff46 	bl	8002088 <PWM_WriteDuty>
}
 80021fc:	bf00      	nop
 80021fe:	3710      	adds	r7, #16
 8002200:	46bd      	mov	sp, r7
 8002202:	bd80      	pop	{r7, pc}
 8002204:	43340000 	.word	0x43340000
 8002208:	00000000 	.word	0x00000000

0800220c <HAL_UART_RxCpltCallback>:

uint8_t uart3_rxData[PCB2GCODE_REPLY_SIZE];
volatile bool uart3_commandReceived = false;

// UART Receive Complete Callback
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 800220c:	b580      	push	{r7, lr}
 800220e:	b082      	sub	sp, #8
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
	// UART callback for read from TMC2209
    if (huart->Instance == USART2 || huart->Instance == USART6 || huart->Instance == UART4 || huart->Instance == UART5) {
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	4a0f      	ldr	r2, [pc, #60]	@ (8002258 <HAL_UART_RxCpltCallback+0x4c>)
 800221a:	4293      	cmp	r3, r2
 800221c:	d00e      	beq.n	800223c <HAL_UART_RxCpltCallback+0x30>
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	4a0e      	ldr	r2, [pc, #56]	@ (800225c <HAL_UART_RxCpltCallback+0x50>)
 8002224:	4293      	cmp	r3, r2
 8002226:	d009      	beq.n	800223c <HAL_UART_RxCpltCallback+0x30>
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	4a0c      	ldr	r2, [pc, #48]	@ (8002260 <HAL_UART_RxCpltCallback+0x54>)
 800222e:	4293      	cmp	r3, r2
 8002230:	d004      	beq.n	800223c <HAL_UART_RxCpltCallback+0x30>
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	4a0b      	ldr	r2, [pc, #44]	@ (8002264 <HAL_UART_RxCpltCallback+0x58>)
 8002238:	4293      	cmp	r3, r2
 800223a:	d108      	bne.n	800224e <HAL_UART_RxCpltCallback+0x42>
        // Prevent buffer overflow by iterating only up to TMC_REPLY_SIZE
        memcpy(rxBuffer, rxData + 1, TMC_REPLY_SIZE+1);
 800223c:	4b0a      	ldr	r3, [pc, #40]	@ (8002268 <HAL_UART_RxCpltCallback+0x5c>)
 800223e:	2209      	movs	r2, #9
 8002240:	4619      	mov	r1, r3
 8002242:	480a      	ldr	r0, [pc, #40]	@ (800226c <HAL_UART_RxCpltCallback+0x60>)
 8002244:	f009 fbd4 	bl	800b9f0 <memcpy>
        rxBufferReady = 1;
 8002248:	4b09      	ldr	r3, [pc, #36]	@ (8002270 <HAL_UART_RxCpltCallback+0x64>)
 800224a:	2201      	movs	r2, #1
 800224c:	701a      	strb	r2, [r3, #0]

    }

    // TODO: UART callback for read from PCB2Gcode

}
 800224e:	bf00      	nop
 8002250:	3708      	adds	r7, #8
 8002252:	46bd      	mov	sp, r7
 8002254:	bd80      	pop	{r7, pc}
 8002256:	bf00      	nop
 8002258:	40004400 	.word	0x40004400
 800225c:	40011400 	.word	0x40011400
 8002260:	40004c00 	.word	0x40004c00
 8002264:	40005000 	.word	0x40005000
 8002268:	20000111 	.word	0x20000111
 800226c:	2000011c 	.word	0x2000011c
 8002270:	20000124 	.word	0x20000124

08002274 <HAL_GPIO_EXTI_Callback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002274:	b480      	push	{r7}
 8002276:	b083      	sub	sp, #12
 8002278:	af00      	add	r7, sp, #0
 800227a:	4603      	mov	r3, r0
 800227c:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == USER_Btn_Pin) // Check if the interrupt is for the correct button
 800227e:	88fb      	ldrh	r3, [r7, #6]
 8002280:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002284:	d102      	bne.n	800228c <HAL_GPIO_EXTI_Callback+0x18>
    {
        // Disable further interrupts for the button

        // Reset the motor steps and trigger motion
    	Flag = 1;
 8002286:	4b04      	ldr	r3, [pc, #16]	@ (8002298 <HAL_GPIO_EXTI_Callback+0x24>)
 8002288:	2201      	movs	r2, #1
 800228a:	701a      	strb	r2, [r3, #0]


        // Re-enable the interrupt after the motion is complete (done in a later step)

}
}
 800228c:	bf00      	nop
 800228e:	370c      	adds	r7, #12
 8002290:	46bd      	mov	sp, r7
 8002292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002296:	4770      	bx	lr
 8002298:	20000d4d 	.word	0x20000d4d

0800229c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80022a0:	f001 fea3 	bl	8003fea <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80022a4:	f000 f8f2 	bl	800248c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80022a8:	f000 fe70 	bl	8002f8c <MX_GPIO_Init>
  MX_DMA_Init();
 80022ac:	f000 fe2c 	bl	8002f08 <MX_DMA_Init>
  MX_USART3_UART_Init();
 80022b0:	f000 fd9c 	bl	8002dec <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80022b4:	f000 fdfa 	bl	8002eac <MX_USB_OTG_FS_PCD_Init>
  MX_TIM7_Init();
 80022b8:	f000 fc22 	bl	8002b00 <MX_TIM7_Init>
  MX_TIM4_Init();
 80022bc:	f000 fb6e 	bl	800299c <MX_TIM4_Init>
  MX_TIM2_Init();
 80022c0:	f000 fa7c 	bl	80027bc <MX_TIM2_Init>
  MX_USART2_UART_Init();
 80022c4:	f000 fd62 	bl	8002d8c <MX_USART2_UART_Init>
  MX_FATFS_Init();
 80022c8:	f008 fd60 	bl	800ad8c <MX_FATFS_Init>
  MX_SPI2_Init();
 80022cc:	f000 f98c 	bl	80025e8 <MX_SPI2_Init>
  MX_TIM3_Init();
 80022d0:	f000 faec 	bl	80028ac <MX_TIM3_Init>
  MX_TIM14_Init();
 80022d4:	f000 fcac 	bl	8002c30 <MX_TIM14_Init>
  MX_TIM5_Init();
 80022d8:	f000 fbb6 	bl	8002a48 <MX_TIM5_Init>
  MX_TIM9_Init();
 80022dc:	f000 fc46 	bl	8002b6c <MX_TIM9_Init>
  MX_I2C1_Init();
 80022e0:	f000 f942 	bl	8002568 <MX_I2C1_Init>
  MX_USART6_UART_Init();
 80022e4:	f000 fdb2 	bl	8002e4c <MX_USART6_UART_Init>
  MX_UART4_Init();
 80022e8:	f000 fcf0 	bl	8002ccc <MX_UART4_Init>
  MX_UART5_Init();
 80022ec:	f000 fd1e 	bl	8002d2c <MX_UART5_Init>
  MX_TIM1_Init();
 80022f0:	f000 f9b8 	bl	8002664 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  SERVO_Init(&hservo1);
 80022f4:	4853      	ldr	r0, [pc, #332]	@ (8002444 <main+0x1a8>)
 80022f6:	f7ff ff3d 	bl	8002174 <SERVO_Init>
  SERVO_Init(&hservo2);
 80022fa:	4853      	ldr	r0, [pc, #332]	@ (8002448 <main+0x1ac>)
 80022fc:	f7ff ff3a 	bl	8002174 <SERVO_Init>

  initializeMotors();
 8002300:	f7ff fbbe 	bl	8001a80 <initializeMotors>
  initializeSystem();
 8002304:	f7ff fe20 	bl	8001f48 <initializeSystem>
   ENC_Init(&henc1);
 8002308:	4850      	ldr	r0, [pc, #320]	@ (800244c <main+0x1b0>)
 800230a:	f7ff fe43 	bl	8001f94 <ENC_Init>
   //HAL_TIM_Encoder_Start_IT(&htim4,TIM_CHANNEL_ALL);



 TMC2209_setMotorsConfiguration(motors,8,1);
 800230e:	2201      	movs	r2, #1
 8002310:	2108      	movs	r1, #8
 8002312:	484f      	ldr	r0, [pc, #316]	@ (8002450 <main+0x1b4>)
 8002314:	f7fe ff7e 	bl	8001214 <TMC2209_setMotorsConfiguration>

//   TMC2209_enable_PDNuart(&motors[0]);
//   TMC2209_read_ifcnt(&motors[0]);
//   TMC2209_SetSpreadCycle(&motors[0], 1);
  // configureGCONF(&motors[2]);
   TMC2209_SetSpeed(&motors[0], 15000);
 8002318:	f643 2198 	movw	r1, #15000	@ 0x3a98
 800231c:	484c      	ldr	r0, [pc, #304]	@ (8002450 <main+0x1b4>)
 800231e:	f7fe fbb9 	bl	8000a94 <TMC2209_SetSpeed>
   TMC2209_SetSpeed(&motors[1], 15000);
 8002322:	f643 2198 	movw	r1, #15000	@ 0x3a98
 8002326:	484b      	ldr	r0, [pc, #300]	@ (8002454 <main+0x1b8>)
 8002328:	f7fe fbb4 	bl	8000a94 <TMC2209_SetSpeed>
   TMC2209_SetSpeed(&motors[2], 15000);
 800232c:	f643 2198 	movw	r1, #15000	@ 0x3a98
 8002330:	4849      	ldr	r0, [pc, #292]	@ (8002458 <main+0x1bc>)
 8002332:	f7fe fbaf 	bl	8000a94 <TMC2209_SetSpeed>
   TMC2209_SetSpeed(&motors[3], 15000);
 8002336:	f643 2198 	movw	r1, #15000	@ 0x3a98
 800233a:	4848      	ldr	r0, [pc, #288]	@ (800245c <main+0x1c0>)
 800233c:	f7fe fbaa 	bl	8000a94 <TMC2209_SetSpeed>
   TMC2209_SetDirection(&motors[2], 0);
 8002340:	2100      	movs	r1, #0
 8002342:	4845      	ldr	r0, [pc, #276]	@ (8002458 <main+0x1bc>)
 8002344:	f7fe fb7c 	bl	8000a40 <TMC2209_SetDirection>
   TMC2209_Step(&motors[0], 10000);
 8002348:	f242 7110 	movw	r1, #10000	@ 0x2710
 800234c:	4840      	ldr	r0, [pc, #256]	@ (8002450 <main+0x1b4>)
 800234e:	f7fe fc67 	bl	8000c20 <TMC2209_Step>


  // TMC2209_Step(&motors[2], 10000);
  // TMC2209_Step(&motors[3], 1000);

   LCD_I2C_Init(&hlcd3);
 8002352:	4843      	ldr	r0, [pc, #268]	@ (8002460 <main+0x1c4>)
 8002354:	f7fe f9c0 	bl	80006d8 <LCD_I2C_Init>
   LCD_I2C_Clear(&hlcd3);
 8002358:	4841      	ldr	r0, [pc, #260]	@ (8002460 <main+0x1c4>)
 800235a:	f7fe fa5b 	bl	8000814 <LCD_I2C_Clear>
   LCD_I2C_DisplaySequentialGlossyText(&hlcd3,2);
 800235e:	2102      	movs	r1, #2
 8002360:	483f      	ldr	r0, [pc, #252]	@ (8002460 <main+0x1c4>)
 8002362:	f7fe fa89 	bl	8000878 <LCD_I2C_DisplaySequentialGlossyText>

   spiPre = SD_SPI_HANDLE.Instance->CR1;
 8002366:	4b3f      	ldr	r3, [pc, #252]	@ (8002464 <main+0x1c8>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	4a3e      	ldr	r2, [pc, #248]	@ (8002468 <main+0x1cc>)
 800236e:	6013      	str	r3, [r2, #0]

   //sd_card_read_gcode();
   spiPre = SD_SPI_HANDLE.Instance->CR1;
 8002370:	4b3c      	ldr	r3, [pc, #240]	@ (8002464 <main+0x1c8>)
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	4a3c      	ldr	r2, [pc, #240]	@ (8002468 <main+0x1cc>)
 8002378:	6013      	str	r3, [r2, #0]
   //TMC2209_MoveTo(&axes[0], 0, 100); // Axis X, Motor X1*/
   //TMC2209_MoveTo(&axes[1], 0, -100); // Axis X, Motor X1
 // Axis X, Motor X1
   //TMC2209_Step(&motors[1], 3200);
//   TMC2209_SetDirection(&motors[0], dir);
     TMC2209_SetSpeed(&motors[0], 25000);
 800237a:	f246 11a8 	movw	r1, #25000	@ 0x61a8
 800237e:	4834      	ldr	r0, [pc, #208]	@ (8002450 <main+0x1b4>)
 8002380:	f7fe fb88 	bl	8000a94 <TMC2209_SetSpeed>
//   TMC2209_SetDirection(&motors[1], dir);
     TMC2209_SetSpeed(&motors[1], 12000);
 8002384:	f642 61e0 	movw	r1, #12000	@ 0x2ee0
 8002388:	4832      	ldr	r0, [pc, #200]	@ (8002454 <main+0x1b8>)
 800238a:	f7fe fb83 	bl	8000a94 <TMC2209_SetSpeed>
//   TMC2209_SetDirection(&motors[2], dir);
   TMC2209_SetSpeed(&motors[2], 25000);
 800238e:	f246 11a8 	movw	r1, #25000	@ 0x61a8
 8002392:	4831      	ldr	r0, [pc, #196]	@ (8002458 <main+0x1bc>)
 8002394:	f7fe fb7e 	bl	8000a94 <TMC2209_SetSpeed>
   //TMC2209_Step(&motors[3], 6400);
   //TMC2209_EnableDriver(&motors[0], 1);
   //TMC2209_EnableDriver(&motors[1], 1);
   //TMC2209_EnableDriver(&motors[2], 1);
   //TMC2209_EnableDriver(&motors[3], 1);
   CheckConnection(&hservo2,&hservo1);
 8002398:	492a      	ldr	r1, [pc, #168]	@ (8002444 <main+0x1a8>)
 800239a:	482b      	ldr	r0, [pc, #172]	@ (8002448 <main+0x1ac>)
 800239c:	f7ff fe08 	bl	8001fb0 <CheckConnection>
//   HAL_Delay(300);
//   SERVO_WritePosition(&hservo2, 40);
//   HAL_Delay(300);
   while (1){

      if (Flag) // Adjust based on button state
 80023a0:	4b32      	ldr	r3, [pc, #200]	@ (800246c <main+0x1d0>)
 80023a2:	781b      	ldrb	r3, [r3, #0]
 80023a4:	b2db      	uxtb	r3, r3
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d005      	beq.n	80023b6 <main+0x11a>
    	         //TMC2209_Step(&motors[1], 16000);
    	         //TMC2209_Start(&motors[0]);
    	         //TMC2209_Start(&motors[1]);


    	         MotorsHoming(&motors);
 80023aa:	4829      	ldr	r0, [pc, #164]	@ (8002450 <main+0x1b4>)
 80023ac:	f7fe ff6c 	bl	8001288 <MotorsHoming>
//    	         stepsTaken[0] = 0;
//    	         HAL_Delay(200);
    	         //TMC2209_MoveTo(&axes[0], 0, -100); // Axis X, Motor X1
    	  	  	 Flag = 0;
 80023b0:	4b2e      	ldr	r3, [pc, #184]	@ (800246c <main+0x1d0>)
 80023b2:	2200      	movs	r2, #0
 80023b4:	701a      	strb	r2, [r3, #0]

      }
      //TMC2209_MoveTo(&axes[0], 0, -100); // Axis X, Motor X1
//
     es = IsSensorTriggered(EndStop4_GPIO_Port,EndStop4_Pin);
 80023b6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80023ba:	482d      	ldr	r0, [pc, #180]	@ (8002470 <main+0x1d4>)
 80023bc:	f7ff fe34 	bl	8002028 <IsSensorTriggered>
 80023c0:	4603      	mov	r3, r0
 80023c2:	461a      	mov	r2, r3
 80023c4:	4b2b      	ldr	r3, [pc, #172]	@ (8002474 <main+0x1d8>)
 80023c6:	701a      	strb	r2, [r3, #0]
      x = IsSensorTriggered(EndStop3_GPIO_Port,EndStop3_Pin);
 80023c8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80023cc:	482a      	ldr	r0, [pc, #168]	@ (8002478 <main+0x1dc>)
 80023ce:	f7ff fe2b 	bl	8002028 <IsSensorTriggered>
 80023d2:	4603      	mov	r3, r0
 80023d4:	461a      	mov	r2, r3
 80023d6:	4b29      	ldr	r3, [pc, #164]	@ (800247c <main+0x1e0>)
 80023d8:	701a      	strb	r2, [r3, #0]
      sensorX1=IsSensorTriggered(EndStop1_GPIO_Port, EndStop1_Pin);
 80023da:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80023de:	4824      	ldr	r0, [pc, #144]	@ (8002470 <main+0x1d4>)
 80023e0:	f7ff fe22 	bl	8002028 <IsSensorTriggered>
 80023e4:	4603      	mov	r3, r0
 80023e6:	461a      	mov	r2, r3
 80023e8:	4b25      	ldr	r3, [pc, #148]	@ (8002480 <main+0x1e4>)
 80023ea:	701a      	strb	r2, [r3, #0]
      xx =IsSensorTriggered(EndStop2_GPIO_Port, EndStop2_Pin);
 80023ec:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80023f0:	4821      	ldr	r0, [pc, #132]	@ (8002478 <main+0x1dc>)
 80023f2:	f7ff fe19 	bl	8002028 <IsSensorTriggered>
 80023f6:	4603      	mov	r3, r0
 80023f8:	461a      	mov	r2, r3
 80023fa:	4b22      	ldr	r3, [pc, #136]	@ (8002484 <main+0x1e8>)
 80023fc:	701a      	strb	r2, [r3, #0]
      //xx= CheckConnection(&hservo2,&hservo1);



      if(es && x &&sensorX1 && xx){
 80023fe:	4b1d      	ldr	r3, [pc, #116]	@ (8002474 <main+0x1d8>)
 8002400:	781b      	ldrb	r3, [r3, #0]
 8002402:	b2db      	uxtb	r3, r3
 8002404:	2b00      	cmp	r3, #0
 8002406:	d0cb      	beq.n	80023a0 <main+0x104>
 8002408:	4b1c      	ldr	r3, [pc, #112]	@ (800247c <main+0x1e0>)
 800240a:	781b      	ldrb	r3, [r3, #0]
 800240c:	b2db      	uxtb	r3, r3
 800240e:	2b00      	cmp	r3, #0
 8002410:	d0c6      	beq.n	80023a0 <main+0x104>
 8002412:	4b1b      	ldr	r3, [pc, #108]	@ (8002480 <main+0x1e4>)
 8002414:	781b      	ldrb	r3, [r3, #0]
 8002416:	b2db      	uxtb	r3, r3
 8002418:	2b00      	cmp	r3, #0
 800241a:	d0c1      	beq.n	80023a0 <main+0x104>
 800241c:	4b19      	ldr	r3, [pc, #100]	@ (8002484 <main+0x1e8>)
 800241e:	781b      	ldrb	r3, [r3, #0]
 8002420:	b2db      	uxtb	r3, r3
 8002422:	2b00      	cmp	r3, #0
 8002424:	d0bc      	beq.n	80023a0 <main+0x104>
    	  c++;
 8002426:	4b18      	ldr	r3, [pc, #96]	@ (8002488 <main+0x1ec>)
 8002428:	781b      	ldrb	r3, [r3, #0]
 800242a:	3301      	adds	r3, #1
 800242c:	b2da      	uxtb	r2, r3
 800242e:	4b16      	ldr	r3, [pc, #88]	@ (8002488 <main+0x1ec>)
 8002430:	701a      	strb	r2, [r3, #0]
      while(c){
 8002432:	e002      	b.n	800243a <main+0x19e>
      MotorControl_ButtonHandler(&motors);
 8002434:	4806      	ldr	r0, [pc, #24]	@ (8002450 <main+0x1b4>)
 8002436:	f7ff f895 	bl	8001564 <MotorControl_ButtonHandler>
      while(c){
 800243a:	4b13      	ldr	r3, [pc, #76]	@ (8002488 <main+0x1ec>)
 800243c:	781b      	ldrb	r3, [r3, #0]
 800243e:	2b00      	cmp	r3, #0
 8002440:	d1f8      	bne.n	8002434 <main+0x198>
      if (Flag) // Adjust based on button state
 8002442:	e7ad      	b.n	80023a0 <main+0x104>
 8002444:	2000002c 	.word	0x2000002c
 8002448:	2000003c 	.word	0x2000003c
 800244c:	20000000 	.word	0x20000000
 8002450:	20000d58 	.word	0x20000d58
 8002454:	20000dbc 	.word	0x20000dbc
 8002458:	20000e20 	.word	0x20000e20
 800245c:	20000e84 	.word	0x20000e84
 8002460:	20000018 	.word	0x20000018
 8002464:	2000017c 	.word	0x2000017c
 8002468:	20000d50 	.word	0x20000d50
 800246c:	20000d4d 	.word	0x20000d4d
 8002470:	40021400 	.word	0x40021400
 8002474:	20000d48 	.word	0x20000d48
 8002478:	40021000 	.word	0x40021000
 800247c:	20000d49 	.word	0x20000d49
 8002480:	20000d4b 	.word	0x20000d4b
 8002484:	20000d4a 	.word	0x20000d4a
 8002488:	20000d4c 	.word	0x20000d4c

0800248c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b094      	sub	sp, #80	@ 0x50
 8002490:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002492:	f107 0320 	add.w	r3, r7, #32
 8002496:	2230      	movs	r2, #48	@ 0x30
 8002498:	2100      	movs	r1, #0
 800249a:	4618      	mov	r0, r3
 800249c:	f009 fa74 	bl	800b988 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80024a0:	f107 030c 	add.w	r3, r7, #12
 80024a4:	2200      	movs	r2, #0
 80024a6:	601a      	str	r2, [r3, #0]
 80024a8:	605a      	str	r2, [r3, #4]
 80024aa:	609a      	str	r2, [r3, #8]
 80024ac:	60da      	str	r2, [r3, #12]
 80024ae:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80024b0:	f003 face 	bl	8005a50 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80024b4:	4b2a      	ldr	r3, [pc, #168]	@ (8002560 <SystemClock_Config+0xd4>)
 80024b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024b8:	4a29      	ldr	r2, [pc, #164]	@ (8002560 <SystemClock_Config+0xd4>)
 80024ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80024be:	6413      	str	r3, [r2, #64]	@ 0x40
 80024c0:	4b27      	ldr	r3, [pc, #156]	@ (8002560 <SystemClock_Config+0xd4>)
 80024c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024c8:	60bb      	str	r3, [r7, #8]
 80024ca:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80024cc:	4b25      	ldr	r3, [pc, #148]	@ (8002564 <SystemClock_Config+0xd8>)
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	4a24      	ldr	r2, [pc, #144]	@ (8002564 <SystemClock_Config+0xd8>)
 80024d2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80024d6:	6013      	str	r3, [r2, #0]
 80024d8:	4b22      	ldr	r3, [pc, #136]	@ (8002564 <SystemClock_Config+0xd8>)
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80024e0:	607b      	str	r3, [r7, #4]
 80024e2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80024e4:	2301      	movs	r3, #1
 80024e6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80024e8:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80024ec:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80024ee:	2302      	movs	r3, #2
 80024f0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80024f2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80024f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80024f8:	2304      	movs	r3, #4
 80024fa:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 216;
 80024fc:	23d8      	movs	r3, #216	@ 0xd8
 80024fe:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002500:	2302      	movs	r3, #2
 8002502:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8002504:	2309      	movs	r3, #9
 8002506:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002508:	f107 0320 	add.w	r3, r7, #32
 800250c:	4618      	mov	r0, r3
 800250e:	f003 faff 	bl	8005b10 <HAL_RCC_OscConfig>
 8002512:	4603      	mov	r3, r0
 8002514:	2b00      	cmp	r3, #0
 8002516:	d001      	beq.n	800251c <SystemClock_Config+0x90>
  {
    Error_Handler();
 8002518:	f000 fe54 	bl	80031c4 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800251c:	f003 faa8 	bl	8005a70 <HAL_PWREx_EnableOverDrive>
 8002520:	4603      	mov	r3, r0
 8002522:	2b00      	cmp	r3, #0
 8002524:	d001      	beq.n	800252a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8002526:	f000 fe4d 	bl	80031c4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800252a:	230f      	movs	r3, #15
 800252c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800252e:	2302      	movs	r3, #2
 8002530:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002532:	2300      	movs	r3, #0
 8002534:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002536:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800253a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 800253c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002540:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8002542:	f107 030c 	add.w	r3, r7, #12
 8002546:	2107      	movs	r1, #7
 8002548:	4618      	mov	r0, r3
 800254a:	f003 fd85 	bl	8006058 <HAL_RCC_ClockConfig>
 800254e:	4603      	mov	r3, r0
 8002550:	2b00      	cmp	r3, #0
 8002552:	d001      	beq.n	8002558 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8002554:	f000 fe36 	bl	80031c4 <Error_Handler>
  }
}
 8002558:	bf00      	nop
 800255a:	3750      	adds	r7, #80	@ 0x50
 800255c:	46bd      	mov	sp, r7
 800255e:	bd80      	pop	{r7, pc}
 8002560:	40023800 	.word	0x40023800
 8002564:	40007000 	.word	0x40007000

08002568 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800256c:	4b1b      	ldr	r3, [pc, #108]	@ (80025dc <MX_I2C1_Init+0x74>)
 800256e:	4a1c      	ldr	r2, [pc, #112]	@ (80025e0 <MX_I2C1_Init+0x78>)
 8002570:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20404768;
 8002572:	4b1a      	ldr	r3, [pc, #104]	@ (80025dc <MX_I2C1_Init+0x74>)
 8002574:	4a1b      	ldr	r2, [pc, #108]	@ (80025e4 <MX_I2C1_Init+0x7c>)
 8002576:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002578:	4b18      	ldr	r3, [pc, #96]	@ (80025dc <MX_I2C1_Init+0x74>)
 800257a:	2200      	movs	r2, #0
 800257c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800257e:	4b17      	ldr	r3, [pc, #92]	@ (80025dc <MX_I2C1_Init+0x74>)
 8002580:	2201      	movs	r2, #1
 8002582:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002584:	4b15      	ldr	r3, [pc, #84]	@ (80025dc <MX_I2C1_Init+0x74>)
 8002586:	2200      	movs	r2, #0
 8002588:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800258a:	4b14      	ldr	r3, [pc, #80]	@ (80025dc <MX_I2C1_Init+0x74>)
 800258c:	2200      	movs	r2, #0
 800258e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002590:	4b12      	ldr	r3, [pc, #72]	@ (80025dc <MX_I2C1_Init+0x74>)
 8002592:	2200      	movs	r2, #0
 8002594:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002596:	4b11      	ldr	r3, [pc, #68]	@ (80025dc <MX_I2C1_Init+0x74>)
 8002598:	2200      	movs	r2, #0
 800259a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800259c:	4b0f      	ldr	r3, [pc, #60]	@ (80025dc <MX_I2C1_Init+0x74>)
 800259e:	2200      	movs	r2, #0
 80025a0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80025a2:	480e      	ldr	r0, [pc, #56]	@ (80025dc <MX_I2C1_Init+0x74>)
 80025a4:	f002 fcb4 	bl	8004f10 <HAL_I2C_Init>
 80025a8:	4603      	mov	r3, r0
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d001      	beq.n	80025b2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80025ae:	f000 fe09 	bl	80031c4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80025b2:	2100      	movs	r1, #0
 80025b4:	4809      	ldr	r0, [pc, #36]	@ (80025dc <MX_I2C1_Init+0x74>)
 80025b6:	f003 f879 	bl	80056ac <HAL_I2CEx_ConfigAnalogFilter>
 80025ba:	4603      	mov	r3, r0
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d001      	beq.n	80025c4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80025c0:	f000 fe00 	bl	80031c4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80025c4:	2100      	movs	r1, #0
 80025c6:	4805      	ldr	r0, [pc, #20]	@ (80025dc <MX_I2C1_Init+0x74>)
 80025c8:	f003 f8bb 	bl	8005742 <HAL_I2CEx_ConfigDigitalFilter>
 80025cc:	4603      	mov	r3, r0
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d001      	beq.n	80025d6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80025d2:	f000 fdf7 	bl	80031c4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80025d6:	bf00      	nop
 80025d8:	bd80      	pop	{r7, pc}
 80025da:	bf00      	nop
 80025dc:	20000128 	.word	0x20000128
 80025e0:	40005400 	.word	0x40005400
 80025e4:	20404768 	.word	0x20404768

080025e8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80025ec:	4b1b      	ldr	r3, [pc, #108]	@ (800265c <MX_SPI2_Init+0x74>)
 80025ee:	4a1c      	ldr	r2, [pc, #112]	@ (8002660 <MX_SPI2_Init+0x78>)
 80025f0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80025f2:	4b1a      	ldr	r3, [pc, #104]	@ (800265c <MX_SPI2_Init+0x74>)
 80025f4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80025f8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80025fa:	4b18      	ldr	r3, [pc, #96]	@ (800265c <MX_SPI2_Init+0x74>)
 80025fc:	2200      	movs	r2, #0
 80025fe:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002600:	4b16      	ldr	r3, [pc, #88]	@ (800265c <MX_SPI2_Init+0x74>)
 8002602:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8002606:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002608:	4b14      	ldr	r3, [pc, #80]	@ (800265c <MX_SPI2_Init+0x74>)
 800260a:	2200      	movs	r2, #0
 800260c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800260e:	4b13      	ldr	r3, [pc, #76]	@ (800265c <MX_SPI2_Init+0x74>)
 8002610:	2200      	movs	r2, #0
 8002612:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002614:	4b11      	ldr	r3, [pc, #68]	@ (800265c <MX_SPI2_Init+0x74>)
 8002616:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800261a:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 800261c:	4b0f      	ldr	r3, [pc, #60]	@ (800265c <MX_SPI2_Init+0x74>)
 800261e:	2238      	movs	r2, #56	@ 0x38
 8002620:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002622:	4b0e      	ldr	r3, [pc, #56]	@ (800265c <MX_SPI2_Init+0x74>)
 8002624:	2200      	movs	r2, #0
 8002626:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002628:	4b0c      	ldr	r3, [pc, #48]	@ (800265c <MX_SPI2_Init+0x74>)
 800262a:	2200      	movs	r2, #0
 800262c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800262e:	4b0b      	ldr	r3, [pc, #44]	@ (800265c <MX_SPI2_Init+0x74>)
 8002630:	2200      	movs	r2, #0
 8002632:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8002634:	4b09      	ldr	r3, [pc, #36]	@ (800265c <MX_SPI2_Init+0x74>)
 8002636:	2207      	movs	r2, #7
 8002638:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800263a:	4b08      	ldr	r3, [pc, #32]	@ (800265c <MX_SPI2_Init+0x74>)
 800263c:	2200      	movs	r2, #0
 800263e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002640:	4b06      	ldr	r3, [pc, #24]	@ (800265c <MX_SPI2_Init+0x74>)
 8002642:	2208      	movs	r2, #8
 8002644:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002646:	4805      	ldr	r0, [pc, #20]	@ (800265c <MX_SPI2_Init+0x74>)
 8002648:	f004 fb1c 	bl	8006c84 <HAL_SPI_Init>
 800264c:	4603      	mov	r3, r0
 800264e:	2b00      	cmp	r3, #0
 8002650:	d001      	beq.n	8002656 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8002652:	f000 fdb7 	bl	80031c4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002656:	bf00      	nop
 8002658:	bd80      	pop	{r7, pc}
 800265a:	bf00      	nop
 800265c:	2000017c 	.word	0x2000017c
 8002660:	40003800 	.word	0x40003800

08002664 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b09a      	sub	sp, #104	@ 0x68
 8002668:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800266a:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800266e:	2200      	movs	r2, #0
 8002670:	601a      	str	r2, [r3, #0]
 8002672:	605a      	str	r2, [r3, #4]
 8002674:	609a      	str	r2, [r3, #8]
 8002676:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002678:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800267c:	2200      	movs	r2, #0
 800267e:	601a      	str	r2, [r3, #0]
 8002680:	605a      	str	r2, [r3, #4]
 8002682:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002684:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002688:	2200      	movs	r2, #0
 800268a:	601a      	str	r2, [r3, #0]
 800268c:	605a      	str	r2, [r3, #4]
 800268e:	609a      	str	r2, [r3, #8]
 8002690:	60da      	str	r2, [r3, #12]
 8002692:	611a      	str	r2, [r3, #16]
 8002694:	615a      	str	r2, [r3, #20]
 8002696:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002698:	1d3b      	adds	r3, r7, #4
 800269a:	222c      	movs	r2, #44	@ 0x2c
 800269c:	2100      	movs	r1, #0
 800269e:	4618      	mov	r0, r3
 80026a0:	f009 f972 	bl	800b988 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80026a4:	4b43      	ldr	r3, [pc, #268]	@ (80027b4 <MX_TIM1_Init+0x150>)
 80026a6:	4a44      	ldr	r2, [pc, #272]	@ (80027b8 <MX_TIM1_Init+0x154>)
 80026a8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 215;
 80026aa:	4b42      	ldr	r3, [pc, #264]	@ (80027b4 <MX_TIM1_Init+0x150>)
 80026ac:	22d7      	movs	r2, #215	@ 0xd7
 80026ae:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026b0:	4b40      	ldr	r3, [pc, #256]	@ (80027b4 <MX_TIM1_Init+0x150>)
 80026b2:	2200      	movs	r2, #0
 80026b4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000;
 80026b6:	4b3f      	ldr	r3, [pc, #252]	@ (80027b4 <MX_TIM1_Init+0x150>)
 80026b8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80026bc:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80026be:	4b3d      	ldr	r3, [pc, #244]	@ (80027b4 <MX_TIM1_Init+0x150>)
 80026c0:	2200      	movs	r2, #0
 80026c2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80026c4:	4b3b      	ldr	r3, [pc, #236]	@ (80027b4 <MX_TIM1_Init+0x150>)
 80026c6:	2200      	movs	r2, #0
 80026c8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80026ca:	4b3a      	ldr	r3, [pc, #232]	@ (80027b4 <MX_TIM1_Init+0x150>)
 80026cc:	2200      	movs	r2, #0
 80026ce:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80026d0:	4838      	ldr	r0, [pc, #224]	@ (80027b4 <MX_TIM1_Init+0x150>)
 80026d2:	f005 f8a1 	bl	8007818 <HAL_TIM_Base_Init>
 80026d6:	4603      	mov	r3, r0
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d001      	beq.n	80026e0 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 80026dc:	f000 fd72 	bl	80031c4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80026e0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80026e4:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80026e6:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80026ea:	4619      	mov	r1, r3
 80026ec:	4831      	ldr	r0, [pc, #196]	@ (80027b4 <MX_TIM1_Init+0x150>)
 80026ee:	f006 f839 	bl	8008764 <HAL_TIM_ConfigClockSource>
 80026f2:	4603      	mov	r3, r0
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d001      	beq.n	80026fc <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80026f8:	f000 fd64 	bl	80031c4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80026fc:	482d      	ldr	r0, [pc, #180]	@ (80027b4 <MX_TIM1_Init+0x150>)
 80026fe:	f005 f97a 	bl	80079f6 <HAL_TIM_PWM_Init>
 8002702:	4603      	mov	r3, r0
 8002704:	2b00      	cmp	r3, #0
 8002706:	d001      	beq.n	800270c <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8002708:	f000 fd5c 	bl	80031c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800270c:	2300      	movs	r3, #0
 800270e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002710:	2300      	movs	r3, #0
 8002712:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002714:	2300      	movs	r3, #0
 8002716:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002718:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800271c:	4619      	mov	r1, r3
 800271e:	4825      	ldr	r0, [pc, #148]	@ (80027b4 <MX_TIM1_Init+0x150>)
 8002720:	f006 fcdc 	bl	80090dc <HAL_TIMEx_MasterConfigSynchronization>
 8002724:	4603      	mov	r3, r0
 8002726:	2b00      	cmp	r3, #0
 8002728:	d001      	beq.n	800272e <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 800272a:	f000 fd4b 	bl	80031c4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800272e:	2360      	movs	r3, #96	@ 0x60
 8002730:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 500;
 8002732:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8002736:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002738:	2300      	movs	r3, #0
 800273a:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800273c:	2300      	movs	r3, #0
 800273e:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002740:	2300      	movs	r3, #0
 8002742:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002744:	2300      	movs	r3, #0
 8002746:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002748:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800274c:	220c      	movs	r2, #12
 800274e:	4619      	mov	r1, r3
 8002750:	4818      	ldr	r0, [pc, #96]	@ (80027b4 <MX_TIM1_Init+0x150>)
 8002752:	f005 fef3 	bl	800853c <HAL_TIM_PWM_ConfigChannel>
 8002756:	4603      	mov	r3, r0
 8002758:	2b00      	cmp	r3, #0
 800275a:	d001      	beq.n	8002760 <MX_TIM1_Init+0xfc>
  {
    Error_Handler();
 800275c:	f000 fd32 	bl	80031c4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002760:	2300      	movs	r3, #0
 8002762:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002764:	2300      	movs	r3, #0
 8002766:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002768:	2300      	movs	r3, #0
 800276a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800276c:	2300      	movs	r3, #0
 800276e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002770:	2300      	movs	r3, #0
 8002772:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002774:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002778:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800277a:	2300      	movs	r3, #0
 800277c:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800277e:	2300      	movs	r3, #0
 8002780:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8002782:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002786:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8002788:	2300      	movs	r3, #0
 800278a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800278c:	2300      	movs	r3, #0
 800278e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002790:	1d3b      	adds	r3, r7, #4
 8002792:	4619      	mov	r1, r3
 8002794:	4807      	ldr	r0, [pc, #28]	@ (80027b4 <MX_TIM1_Init+0x150>)
 8002796:	f006 fd2f 	bl	80091f8 <HAL_TIMEx_ConfigBreakDeadTime>
 800279a:	4603      	mov	r3, r0
 800279c:	2b00      	cmp	r3, #0
 800279e:	d001      	beq.n	80027a4 <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 80027a0:	f000 fd10 	bl	80031c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80027a4:	4803      	ldr	r0, [pc, #12]	@ (80027b4 <MX_TIM1_Init+0x150>)
 80027a6:	f000 ff03 	bl	80035b0 <HAL_TIM_MspPostInit>

}
 80027aa:	bf00      	nop
 80027ac:	3768      	adds	r7, #104	@ 0x68
 80027ae:	46bd      	mov	sp, r7
 80027b0:	bd80      	pop	{r7, pc}
 80027b2:	bf00      	nop
 80027b4:	200001e0 	.word	0x200001e0
 80027b8:	40010000 	.word	0x40010000

080027bc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	b08e      	sub	sp, #56	@ 0x38
 80027c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80027c2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80027c6:	2200      	movs	r2, #0
 80027c8:	601a      	str	r2, [r3, #0]
 80027ca:	605a      	str	r2, [r3, #4]
 80027cc:	609a      	str	r2, [r3, #8]
 80027ce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80027d0:	f107 031c 	add.w	r3, r7, #28
 80027d4:	2200      	movs	r2, #0
 80027d6:	601a      	str	r2, [r3, #0]
 80027d8:	605a      	str	r2, [r3, #4]
 80027da:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80027dc:	463b      	mov	r3, r7
 80027de:	2200      	movs	r2, #0
 80027e0:	601a      	str	r2, [r3, #0]
 80027e2:	605a      	str	r2, [r3, #4]
 80027e4:	609a      	str	r2, [r3, #8]
 80027e6:	60da      	str	r2, [r3, #12]
 80027e8:	611a      	str	r2, [r3, #16]
 80027ea:	615a      	str	r2, [r3, #20]
 80027ec:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80027ee:	4b2e      	ldr	r3, [pc, #184]	@ (80028a8 <MX_TIM2_Init+0xec>)
 80027f0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80027f4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 215;
 80027f6:	4b2c      	ldr	r3, [pc, #176]	@ (80028a8 <MX_TIM2_Init+0xec>)
 80027f8:	22d7      	movs	r2, #215	@ 0xd7
 80027fa:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80027fc:	4b2a      	ldr	r3, [pc, #168]	@ (80028a8 <MX_TIM2_Init+0xec>)
 80027fe:	2200      	movs	r2, #0
 8002800:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 8002802:	4b29      	ldr	r3, [pc, #164]	@ (80028a8 <MX_TIM2_Init+0xec>)
 8002804:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002808:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800280a:	4b27      	ldr	r3, [pc, #156]	@ (80028a8 <MX_TIM2_Init+0xec>)
 800280c:	2200      	movs	r2, #0
 800280e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002810:	4b25      	ldr	r3, [pc, #148]	@ (80028a8 <MX_TIM2_Init+0xec>)
 8002812:	2200      	movs	r2, #0
 8002814:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002816:	4824      	ldr	r0, [pc, #144]	@ (80028a8 <MX_TIM2_Init+0xec>)
 8002818:	f004 fffe 	bl	8007818 <HAL_TIM_Base_Init>
 800281c:	4603      	mov	r3, r0
 800281e:	2b00      	cmp	r3, #0
 8002820:	d001      	beq.n	8002826 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8002822:	f000 fccf 	bl	80031c4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002826:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800282a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800282c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002830:	4619      	mov	r1, r3
 8002832:	481d      	ldr	r0, [pc, #116]	@ (80028a8 <MX_TIM2_Init+0xec>)
 8002834:	f005 ff96 	bl	8008764 <HAL_TIM_ConfigClockSource>
 8002838:	4603      	mov	r3, r0
 800283a:	2b00      	cmp	r3, #0
 800283c:	d001      	beq.n	8002842 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 800283e:	f000 fcc1 	bl	80031c4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002842:	4819      	ldr	r0, [pc, #100]	@ (80028a8 <MX_TIM2_Init+0xec>)
 8002844:	f005 f8d7 	bl	80079f6 <HAL_TIM_PWM_Init>
 8002848:	4603      	mov	r3, r0
 800284a:	2b00      	cmp	r3, #0
 800284c:	d001      	beq.n	8002852 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 800284e:	f000 fcb9 	bl	80031c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002852:	2300      	movs	r3, #0
 8002854:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002856:	2300      	movs	r3, #0
 8002858:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800285a:	f107 031c 	add.w	r3, r7, #28
 800285e:	4619      	mov	r1, r3
 8002860:	4811      	ldr	r0, [pc, #68]	@ (80028a8 <MX_TIM2_Init+0xec>)
 8002862:	f006 fc3b 	bl	80090dc <HAL_TIMEx_MasterConfigSynchronization>
 8002866:	4603      	mov	r3, r0
 8002868:	2b00      	cmp	r3, #0
 800286a:	d001      	beq.n	8002870 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 800286c:	f000 fcaa 	bl	80031c4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002870:	2360      	movs	r3, #96	@ 0x60
 8002872:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 500;
 8002874:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8002878:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800287a:	2300      	movs	r3, #0
 800287c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800287e:	2300      	movs	r3, #0
 8002880:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002882:	463b      	mov	r3, r7
 8002884:	2208      	movs	r2, #8
 8002886:	4619      	mov	r1, r3
 8002888:	4807      	ldr	r0, [pc, #28]	@ (80028a8 <MX_TIM2_Init+0xec>)
 800288a:	f005 fe57 	bl	800853c <HAL_TIM_PWM_ConfigChannel>
 800288e:	4603      	mov	r3, r0
 8002890:	2b00      	cmp	r3, #0
 8002892:	d001      	beq.n	8002898 <MX_TIM2_Init+0xdc>
  {
    Error_Handler();
 8002894:	f000 fc96 	bl	80031c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002898:	4803      	ldr	r0, [pc, #12]	@ (80028a8 <MX_TIM2_Init+0xec>)
 800289a:	f000 fe89 	bl	80035b0 <HAL_TIM_MspPostInit>

}
 800289e:	bf00      	nop
 80028a0:	3738      	adds	r7, #56	@ 0x38
 80028a2:	46bd      	mov	sp, r7
 80028a4:	bd80      	pop	{r7, pc}
 80028a6:	bf00      	nop
 80028a8:	2000022c 	.word	0x2000022c

080028ac <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b08e      	sub	sp, #56	@ 0x38
 80028b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80028b2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80028b6:	2200      	movs	r2, #0
 80028b8:	601a      	str	r2, [r3, #0]
 80028ba:	605a      	str	r2, [r3, #4]
 80028bc:	609a      	str	r2, [r3, #8]
 80028be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80028c0:	f107 031c 	add.w	r3, r7, #28
 80028c4:	2200      	movs	r2, #0
 80028c6:	601a      	str	r2, [r3, #0]
 80028c8:	605a      	str	r2, [r3, #4]
 80028ca:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80028cc:	463b      	mov	r3, r7
 80028ce:	2200      	movs	r2, #0
 80028d0:	601a      	str	r2, [r3, #0]
 80028d2:	605a      	str	r2, [r3, #4]
 80028d4:	609a      	str	r2, [r3, #8]
 80028d6:	60da      	str	r2, [r3, #12]
 80028d8:	611a      	str	r2, [r3, #16]
 80028da:	615a      	str	r2, [r3, #20]
 80028dc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80028de:	4b2d      	ldr	r3, [pc, #180]	@ (8002994 <MX_TIM3_Init+0xe8>)
 80028e0:	4a2d      	ldr	r2, [pc, #180]	@ (8002998 <MX_TIM3_Init+0xec>)
 80028e2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 215;
 80028e4:	4b2b      	ldr	r3, [pc, #172]	@ (8002994 <MX_TIM3_Init+0xe8>)
 80028e6:	22d7      	movs	r2, #215	@ 0xd7
 80028e8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80028ea:	4b2a      	ldr	r3, [pc, #168]	@ (8002994 <MX_TIM3_Init+0xe8>)
 80028ec:	2200      	movs	r2, #0
 80028ee:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000;
 80028f0:	4b28      	ldr	r3, [pc, #160]	@ (8002994 <MX_TIM3_Init+0xe8>)
 80028f2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80028f6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80028f8:	4b26      	ldr	r3, [pc, #152]	@ (8002994 <MX_TIM3_Init+0xe8>)
 80028fa:	2200      	movs	r2, #0
 80028fc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80028fe:	4b25      	ldr	r3, [pc, #148]	@ (8002994 <MX_TIM3_Init+0xe8>)
 8002900:	2200      	movs	r2, #0
 8002902:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002904:	4823      	ldr	r0, [pc, #140]	@ (8002994 <MX_TIM3_Init+0xe8>)
 8002906:	f004 ff87 	bl	8007818 <HAL_TIM_Base_Init>
 800290a:	4603      	mov	r3, r0
 800290c:	2b00      	cmp	r3, #0
 800290e:	d001      	beq.n	8002914 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8002910:	f000 fc58 	bl	80031c4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002914:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002918:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800291a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800291e:	4619      	mov	r1, r3
 8002920:	481c      	ldr	r0, [pc, #112]	@ (8002994 <MX_TIM3_Init+0xe8>)
 8002922:	f005 ff1f 	bl	8008764 <HAL_TIM_ConfigClockSource>
 8002926:	4603      	mov	r3, r0
 8002928:	2b00      	cmp	r3, #0
 800292a:	d001      	beq.n	8002930 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 800292c:	f000 fc4a 	bl	80031c4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002930:	4818      	ldr	r0, [pc, #96]	@ (8002994 <MX_TIM3_Init+0xe8>)
 8002932:	f005 f860 	bl	80079f6 <HAL_TIM_PWM_Init>
 8002936:	4603      	mov	r3, r0
 8002938:	2b00      	cmp	r3, #0
 800293a:	d001      	beq.n	8002940 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 800293c:	f000 fc42 	bl	80031c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002940:	2300      	movs	r3, #0
 8002942:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002944:	2300      	movs	r3, #0
 8002946:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002948:	f107 031c 	add.w	r3, r7, #28
 800294c:	4619      	mov	r1, r3
 800294e:	4811      	ldr	r0, [pc, #68]	@ (8002994 <MX_TIM3_Init+0xe8>)
 8002950:	f006 fbc4 	bl	80090dc <HAL_TIMEx_MasterConfigSynchronization>
 8002954:	4603      	mov	r3, r0
 8002956:	2b00      	cmp	r3, #0
 8002958:	d001      	beq.n	800295e <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 800295a:	f000 fc33 	bl	80031c4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800295e:	2360      	movs	r3, #96	@ 0x60
 8002960:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 500;
 8002962:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8002966:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002968:	2300      	movs	r3, #0
 800296a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800296c:	2300      	movs	r3, #0
 800296e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002970:	463b      	mov	r3, r7
 8002972:	2208      	movs	r2, #8
 8002974:	4619      	mov	r1, r3
 8002976:	4807      	ldr	r0, [pc, #28]	@ (8002994 <MX_TIM3_Init+0xe8>)
 8002978:	f005 fde0 	bl	800853c <HAL_TIM_PWM_ConfigChannel>
 800297c:	4603      	mov	r3, r0
 800297e:	2b00      	cmp	r3, #0
 8002980:	d001      	beq.n	8002986 <MX_TIM3_Init+0xda>
  {
    Error_Handler();
 8002982:	f000 fc1f 	bl	80031c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002986:	4803      	ldr	r0, [pc, #12]	@ (8002994 <MX_TIM3_Init+0xe8>)
 8002988:	f000 fe12 	bl	80035b0 <HAL_TIM_MspPostInit>

}
 800298c:	bf00      	nop
 800298e:	3738      	adds	r7, #56	@ 0x38
 8002990:	46bd      	mov	sp, r7
 8002992:	bd80      	pop	{r7, pc}
 8002994:	20000278 	.word	0x20000278
 8002998:	40000400 	.word	0x40000400

0800299c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	b08c      	sub	sp, #48	@ 0x30
 80029a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80029a2:	f107 030c 	add.w	r3, r7, #12
 80029a6:	2224      	movs	r2, #36	@ 0x24
 80029a8:	2100      	movs	r1, #0
 80029aa:	4618      	mov	r0, r3
 80029ac:	f008 ffec 	bl	800b988 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80029b0:	463b      	mov	r3, r7
 80029b2:	2200      	movs	r2, #0
 80029b4:	601a      	str	r2, [r3, #0]
 80029b6:	605a      	str	r2, [r3, #4]
 80029b8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80029ba:	4b21      	ldr	r3, [pc, #132]	@ (8002a40 <MX_TIM4_Init+0xa4>)
 80029bc:	4a21      	ldr	r2, [pc, #132]	@ (8002a44 <MX_TIM4_Init+0xa8>)
 80029be:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80029c0:	4b1f      	ldr	r3, [pc, #124]	@ (8002a40 <MX_TIM4_Init+0xa4>)
 80029c2:	2200      	movs	r2, #0
 80029c4:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80029c6:	4b1e      	ldr	r3, [pc, #120]	@ (8002a40 <MX_TIM4_Init+0xa4>)
 80029c8:	2200      	movs	r2, #0
 80029ca:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 400;
 80029cc:	4b1c      	ldr	r3, [pc, #112]	@ (8002a40 <MX_TIM4_Init+0xa4>)
 80029ce:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 80029d2:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80029d4:	4b1a      	ldr	r3, [pc, #104]	@ (8002a40 <MX_TIM4_Init+0xa4>)
 80029d6:	2200      	movs	r2, #0
 80029d8:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80029da:	4b19      	ldr	r3, [pc, #100]	@ (8002a40 <MX_TIM4_Init+0xa4>)
 80029dc:	2200      	movs	r2, #0
 80029de:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80029e0:	2303      	movs	r3, #3
 80029e2:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80029e4:	2300      	movs	r3, #0
 80029e6:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80029e8:	2301      	movs	r3, #1
 80029ea:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80029ec:	2300      	movs	r3, #0
 80029ee:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 80029f0:	230f      	movs	r3, #15
 80029f2:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80029f4:	2300      	movs	r3, #0
 80029f6:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80029f8:	2301      	movs	r3, #1
 80029fa:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80029fc:	2300      	movs	r3, #0
 80029fe:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 15;
 8002a00:	230f      	movs	r3, #15
 8002a02:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8002a04:	f107 030c 	add.w	r3, r7, #12
 8002a08:	4619      	mov	r1, r3
 8002a0a:	480d      	ldr	r0, [pc, #52]	@ (8002a40 <MX_TIM4_Init+0xa4>)
 8002a0c:	f005 fb5a 	bl	80080c4 <HAL_TIM_Encoder_Init>
 8002a10:	4603      	mov	r3, r0
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d001      	beq.n	8002a1a <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8002a16:	f000 fbd5 	bl	80031c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002a1e:	2300      	movs	r3, #0
 8002a20:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002a22:	463b      	mov	r3, r7
 8002a24:	4619      	mov	r1, r3
 8002a26:	4806      	ldr	r0, [pc, #24]	@ (8002a40 <MX_TIM4_Init+0xa4>)
 8002a28:	f006 fb58 	bl	80090dc <HAL_TIMEx_MasterConfigSynchronization>
 8002a2c:	4603      	mov	r3, r0
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d001      	beq.n	8002a36 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8002a32:	f000 fbc7 	bl	80031c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002a36:	bf00      	nop
 8002a38:	3730      	adds	r7, #48	@ 0x30
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bd80      	pop	{r7, pc}
 8002a3e:	bf00      	nop
 8002a40:	200002c4 	.word	0x200002c4
 8002a44:	40000800 	.word	0x40000800

08002a48 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b08a      	sub	sp, #40	@ 0x28
 8002a4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002a4e:	f107 031c 	add.w	r3, r7, #28
 8002a52:	2200      	movs	r2, #0
 8002a54:	601a      	str	r2, [r3, #0]
 8002a56:	605a      	str	r2, [r3, #4]
 8002a58:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002a5a:	463b      	mov	r3, r7
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	601a      	str	r2, [r3, #0]
 8002a60:	605a      	str	r2, [r3, #4]
 8002a62:	609a      	str	r2, [r3, #8]
 8002a64:	60da      	str	r2, [r3, #12]
 8002a66:	611a      	str	r2, [r3, #16]
 8002a68:	615a      	str	r2, [r3, #20]
 8002a6a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002a6c:	4b22      	ldr	r3, [pc, #136]	@ (8002af8 <MX_TIM5_Init+0xb0>)
 8002a6e:	4a23      	ldr	r2, [pc, #140]	@ (8002afc <MX_TIM5_Init+0xb4>)
 8002a70:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 216-1;
 8002a72:	4b21      	ldr	r3, [pc, #132]	@ (8002af8 <MX_TIM5_Init+0xb0>)
 8002a74:	22d7      	movs	r2, #215	@ 0xd7
 8002a76:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a78:	4b1f      	ldr	r3, [pc, #124]	@ (8002af8 <MX_TIM5_Init+0xb0>)
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 1000-1;
 8002a7e:	4b1e      	ldr	r3, [pc, #120]	@ (8002af8 <MX_TIM5_Init+0xb0>)
 8002a80:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002a84:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a86:	4b1c      	ldr	r3, [pc, #112]	@ (8002af8 <MX_TIM5_Init+0xb0>)
 8002a88:	2200      	movs	r2, #0
 8002a8a:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002a8c:	4b1a      	ldr	r3, [pc, #104]	@ (8002af8 <MX_TIM5_Init+0xb0>)
 8002a8e:	2200      	movs	r2, #0
 8002a90:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8002a92:	4819      	ldr	r0, [pc, #100]	@ (8002af8 <MX_TIM5_Init+0xb0>)
 8002a94:	f004 ffaf 	bl	80079f6 <HAL_TIM_PWM_Init>
 8002a98:	4603      	mov	r3, r0
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d001      	beq.n	8002aa2 <MX_TIM5_Init+0x5a>
  {
    Error_Handler();
 8002a9e:	f000 fb91 	bl	80031c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002aa6:	2300      	movs	r3, #0
 8002aa8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002aaa:	f107 031c 	add.w	r3, r7, #28
 8002aae:	4619      	mov	r1, r3
 8002ab0:	4811      	ldr	r0, [pc, #68]	@ (8002af8 <MX_TIM5_Init+0xb0>)
 8002ab2:	f006 fb13 	bl	80090dc <HAL_TIMEx_MasterConfigSynchronization>
 8002ab6:	4603      	mov	r3, r0
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d001      	beq.n	8002ac0 <MX_TIM5_Init+0x78>
  {
    Error_Handler();
 8002abc:	f000 fb82 	bl	80031c4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002ac0:	2360      	movs	r3, #96	@ 0x60
 8002ac2:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 500;
 8002ac4:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8002ac8:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002aca:	2300      	movs	r3, #0
 8002acc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002ace:	2300      	movs	r3, #0
 8002ad0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002ad2:	463b      	mov	r3, r7
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	4619      	mov	r1, r3
 8002ad8:	4807      	ldr	r0, [pc, #28]	@ (8002af8 <MX_TIM5_Init+0xb0>)
 8002ada:	f005 fd2f 	bl	800853c <HAL_TIM_PWM_ConfigChannel>
 8002ade:	4603      	mov	r3, r0
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d001      	beq.n	8002ae8 <MX_TIM5_Init+0xa0>
  {
    Error_Handler();
 8002ae4:	f000 fb6e 	bl	80031c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8002ae8:	4803      	ldr	r0, [pc, #12]	@ (8002af8 <MX_TIM5_Init+0xb0>)
 8002aea:	f000 fd61 	bl	80035b0 <HAL_TIM_MspPostInit>

}
 8002aee:	bf00      	nop
 8002af0:	3728      	adds	r7, #40	@ 0x28
 8002af2:	46bd      	mov	sp, r7
 8002af4:	bd80      	pop	{r7, pc}
 8002af6:	bf00      	nop
 8002af8:	20000310 	.word	0x20000310
 8002afc:	40000c00 	.word	0x40000c00

08002b00 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b084      	sub	sp, #16
 8002b04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002b06:	1d3b      	adds	r3, r7, #4
 8002b08:	2200      	movs	r2, #0
 8002b0a:	601a      	str	r2, [r3, #0]
 8002b0c:	605a      	str	r2, [r3, #4]
 8002b0e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8002b10:	4b14      	ldr	r3, [pc, #80]	@ (8002b64 <MX_TIM7_Init+0x64>)
 8002b12:	4a15      	ldr	r2, [pc, #84]	@ (8002b68 <MX_TIM7_Init+0x68>)
 8002b14:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 215;
 8002b16:	4b13      	ldr	r3, [pc, #76]	@ (8002b64 <MX_TIM7_Init+0x64>)
 8002b18:	22d7      	movs	r2, #215	@ 0xd7
 8002b1a:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b1c:	4b11      	ldr	r3, [pc, #68]	@ (8002b64 <MX_TIM7_Init+0x64>)
 8002b1e:	2200      	movs	r2, #0
 8002b20:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 8002b22:	4b10      	ldr	r3, [pc, #64]	@ (8002b64 <MX_TIM7_Init+0x64>)
 8002b24:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002b28:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002b2a:	4b0e      	ldr	r3, [pc, #56]	@ (8002b64 <MX_TIM7_Init+0x64>)
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8002b30:	480c      	ldr	r0, [pc, #48]	@ (8002b64 <MX_TIM7_Init+0x64>)
 8002b32:	f004 fe71 	bl	8007818 <HAL_TIM_Base_Init>
 8002b36:	4603      	mov	r3, r0
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d001      	beq.n	8002b40 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8002b3c:	f000 fb42 	bl	80031c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002b40:	2300      	movs	r3, #0
 8002b42:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002b44:	2300      	movs	r3, #0
 8002b46:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8002b48:	1d3b      	adds	r3, r7, #4
 8002b4a:	4619      	mov	r1, r3
 8002b4c:	4805      	ldr	r0, [pc, #20]	@ (8002b64 <MX_TIM7_Init+0x64>)
 8002b4e:	f006 fac5 	bl	80090dc <HAL_TIMEx_MasterConfigSynchronization>
 8002b52:	4603      	mov	r3, r0
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d001      	beq.n	8002b5c <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8002b58:	f000 fb34 	bl	80031c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8002b5c:	bf00      	nop
 8002b5e:	3710      	adds	r7, #16
 8002b60:	46bd      	mov	sp, r7
 8002b62:	bd80      	pop	{r7, pc}
 8002b64:	2000035c 	.word	0x2000035c
 8002b68:	40001400 	.word	0x40001400

08002b6c <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b08c      	sub	sp, #48	@ 0x30
 8002b70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002b72:	f107 0320 	add.w	r3, r7, #32
 8002b76:	2200      	movs	r2, #0
 8002b78:	601a      	str	r2, [r3, #0]
 8002b7a:	605a      	str	r2, [r3, #4]
 8002b7c:	609a      	str	r2, [r3, #8]
 8002b7e:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002b80:	1d3b      	adds	r3, r7, #4
 8002b82:	2200      	movs	r2, #0
 8002b84:	601a      	str	r2, [r3, #0]
 8002b86:	605a      	str	r2, [r3, #4]
 8002b88:	609a      	str	r2, [r3, #8]
 8002b8a:	60da      	str	r2, [r3, #12]
 8002b8c:	611a      	str	r2, [r3, #16]
 8002b8e:	615a      	str	r2, [r3, #20]
 8002b90:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8002b92:	4b25      	ldr	r3, [pc, #148]	@ (8002c28 <MX_TIM9_Init+0xbc>)
 8002b94:	4a25      	ldr	r2, [pc, #148]	@ (8002c2c <MX_TIM9_Init+0xc0>)
 8002b96:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 107;
 8002b98:	4b23      	ldr	r3, [pc, #140]	@ (8002c28 <MX_TIM9_Init+0xbc>)
 8002b9a:	226b      	movs	r2, #107	@ 0x6b
 8002b9c:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b9e:	4b22      	ldr	r3, [pc, #136]	@ (8002c28 <MX_TIM9_Init+0xbc>)
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 20000-1;
 8002ba4:	4b20      	ldr	r3, [pc, #128]	@ (8002c28 <MX_TIM9_Init+0xbc>)
 8002ba6:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8002baa:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002bac:	4b1e      	ldr	r3, [pc, #120]	@ (8002c28 <MX_TIM9_Init+0xbc>)
 8002bae:	2200      	movs	r2, #0
 8002bb0:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002bb2:	4b1d      	ldr	r3, [pc, #116]	@ (8002c28 <MX_TIM9_Init+0xbc>)
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8002bb8:	481b      	ldr	r0, [pc, #108]	@ (8002c28 <MX_TIM9_Init+0xbc>)
 8002bba:	f004 fe2d 	bl	8007818 <HAL_TIM_Base_Init>
 8002bbe:	4603      	mov	r3, r0
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d001      	beq.n	8002bc8 <MX_TIM9_Init+0x5c>
  {
    Error_Handler();
 8002bc4:	f000 fafe 	bl	80031c4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002bc8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002bcc:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8002bce:	f107 0320 	add.w	r3, r7, #32
 8002bd2:	4619      	mov	r1, r3
 8002bd4:	4814      	ldr	r0, [pc, #80]	@ (8002c28 <MX_TIM9_Init+0xbc>)
 8002bd6:	f005 fdc5 	bl	8008764 <HAL_TIM_ConfigClockSource>
 8002bda:	4603      	mov	r3, r0
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d001      	beq.n	8002be4 <MX_TIM9_Init+0x78>
  {
    Error_Handler();
 8002be0:	f000 faf0 	bl	80031c4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 8002be4:	4810      	ldr	r0, [pc, #64]	@ (8002c28 <MX_TIM9_Init+0xbc>)
 8002be6:	f004 ff06 	bl	80079f6 <HAL_TIM_PWM_Init>
 8002bea:	4603      	mov	r3, r0
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d001      	beq.n	8002bf4 <MX_TIM9_Init+0x88>
  {
    Error_Handler();
 8002bf0:	f000 fae8 	bl	80031c4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002bf4:	2360      	movs	r3, #96	@ 0x60
 8002bf6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 10;
 8002bf8:	230a      	movs	r3, #10
 8002bfa:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002c00:	2300      	movs	r3, #0
 8002c02:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002c04:	1d3b      	adds	r3, r7, #4
 8002c06:	2200      	movs	r2, #0
 8002c08:	4619      	mov	r1, r3
 8002c0a:	4807      	ldr	r0, [pc, #28]	@ (8002c28 <MX_TIM9_Init+0xbc>)
 8002c0c:	f005 fc96 	bl	800853c <HAL_TIM_PWM_ConfigChannel>
 8002c10:	4603      	mov	r3, r0
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d001      	beq.n	8002c1a <MX_TIM9_Init+0xae>
  {
    Error_Handler();
 8002c16:	f000 fad5 	bl	80031c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 8002c1a:	4803      	ldr	r0, [pc, #12]	@ (8002c28 <MX_TIM9_Init+0xbc>)
 8002c1c:	f000 fcc8 	bl	80035b0 <HAL_TIM_MspPostInit>

}
 8002c20:	bf00      	nop
 8002c22:	3730      	adds	r7, #48	@ 0x30
 8002c24:	46bd      	mov	sp, r7
 8002c26:	bd80      	pop	{r7, pc}
 8002c28:	200003a8 	.word	0x200003a8
 8002c2c:	40014000 	.word	0x40014000

08002c30 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b088      	sub	sp, #32
 8002c34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8002c36:	1d3b      	adds	r3, r7, #4
 8002c38:	2200      	movs	r2, #0
 8002c3a:	601a      	str	r2, [r3, #0]
 8002c3c:	605a      	str	r2, [r3, #4]
 8002c3e:	609a      	str	r2, [r3, #8]
 8002c40:	60da      	str	r2, [r3, #12]
 8002c42:	611a      	str	r2, [r3, #16]
 8002c44:	615a      	str	r2, [r3, #20]
 8002c46:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8002c48:	4b1e      	ldr	r3, [pc, #120]	@ (8002cc4 <MX_TIM14_Init+0x94>)
 8002c4a:	4a1f      	ldr	r2, [pc, #124]	@ (8002cc8 <MX_TIM14_Init+0x98>)
 8002c4c:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 107;
 8002c4e:	4b1d      	ldr	r3, [pc, #116]	@ (8002cc4 <MX_TIM14_Init+0x94>)
 8002c50:	226b      	movs	r2, #107	@ 0x6b
 8002c52:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c54:	4b1b      	ldr	r3, [pc, #108]	@ (8002cc4 <MX_TIM14_Init+0x94>)
 8002c56:	2200      	movs	r2, #0
 8002c58:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 20000-1;
 8002c5a:	4b1a      	ldr	r3, [pc, #104]	@ (8002cc4 <MX_TIM14_Init+0x94>)
 8002c5c:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8002c60:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c62:	4b18      	ldr	r3, [pc, #96]	@ (8002cc4 <MX_TIM14_Init+0x94>)
 8002c64:	2200      	movs	r2, #0
 8002c66:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002c68:	4b16      	ldr	r3, [pc, #88]	@ (8002cc4 <MX_TIM14_Init+0x94>)
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8002c6e:	4815      	ldr	r0, [pc, #84]	@ (8002cc4 <MX_TIM14_Init+0x94>)
 8002c70:	f004 fdd2 	bl	8007818 <HAL_TIM_Base_Init>
 8002c74:	4603      	mov	r3, r0
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d001      	beq.n	8002c7e <MX_TIM14_Init+0x4e>
  {
    Error_Handler();
 8002c7a:	f000 faa3 	bl	80031c4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim14) != HAL_OK)
 8002c7e:	4811      	ldr	r0, [pc, #68]	@ (8002cc4 <MX_TIM14_Init+0x94>)
 8002c80:	f004 feb9 	bl	80079f6 <HAL_TIM_PWM_Init>
 8002c84:	4603      	mov	r3, r0
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d001      	beq.n	8002c8e <MX_TIM14_Init+0x5e>
  {
    Error_Handler();
 8002c8a:	f000 fa9b 	bl	80031c4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002c8e:	2360      	movs	r3, #96	@ 0x60
 8002c90:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 10;
 8002c92:	230a      	movs	r3, #10
 8002c94:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002c96:	2300      	movs	r3, #0
 8002c98:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002c9e:	1d3b      	adds	r3, r7, #4
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	4619      	mov	r1, r3
 8002ca4:	4807      	ldr	r0, [pc, #28]	@ (8002cc4 <MX_TIM14_Init+0x94>)
 8002ca6:	f005 fc49 	bl	800853c <HAL_TIM_PWM_ConfigChannel>
 8002caa:	4603      	mov	r3, r0
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d001      	beq.n	8002cb4 <MX_TIM14_Init+0x84>
  {
    Error_Handler();
 8002cb0:	f000 fa88 	bl	80031c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */
  HAL_TIM_MspPostInit(&htim14);
 8002cb4:	4803      	ldr	r0, [pc, #12]	@ (8002cc4 <MX_TIM14_Init+0x94>)
 8002cb6:	f000 fc7b 	bl	80035b0 <HAL_TIM_MspPostInit>

}
 8002cba:	bf00      	nop
 8002cbc:	3720      	adds	r7, #32
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	bd80      	pop	{r7, pc}
 8002cc2:	bf00      	nop
 8002cc4:	200003f4 	.word	0x200003f4
 8002cc8:	40002000 	.word	0x40002000

08002ccc <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8002cd0:	4b14      	ldr	r3, [pc, #80]	@ (8002d24 <MX_UART4_Init+0x58>)
 8002cd2:	4a15      	ldr	r2, [pc, #84]	@ (8002d28 <MX_UART4_Init+0x5c>)
 8002cd4:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8002cd6:	4b13      	ldr	r3, [pc, #76]	@ (8002d24 <MX_UART4_Init+0x58>)
 8002cd8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002cdc:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8002cde:	4b11      	ldr	r3, [pc, #68]	@ (8002d24 <MX_UART4_Init+0x58>)
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8002ce4:	4b0f      	ldr	r3, [pc, #60]	@ (8002d24 <MX_UART4_Init+0x58>)
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8002cea:	4b0e      	ldr	r3, [pc, #56]	@ (8002d24 <MX_UART4_Init+0x58>)
 8002cec:	2200      	movs	r2, #0
 8002cee:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8002cf0:	4b0c      	ldr	r3, [pc, #48]	@ (8002d24 <MX_UART4_Init+0x58>)
 8002cf2:	220c      	movs	r2, #12
 8002cf4:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002cf6:	4b0b      	ldr	r3, [pc, #44]	@ (8002d24 <MX_UART4_Init+0x58>)
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8002cfc:	4b09      	ldr	r3, [pc, #36]	@ (8002d24 <MX_UART4_Init+0x58>)
 8002cfe:	2200      	movs	r2, #0
 8002d00:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002d02:	4b08      	ldr	r3, [pc, #32]	@ (8002d24 <MX_UART4_Init+0x58>)
 8002d04:	2200      	movs	r2, #0
 8002d06:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002d08:	4b06      	ldr	r3, [pc, #24]	@ (8002d24 <MX_UART4_Init+0x58>)
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8002d0e:	4805      	ldr	r0, [pc, #20]	@ (8002d24 <MX_UART4_Init+0x58>)
 8002d10:	f006 fb0e 	bl	8009330 <HAL_UART_Init>
 8002d14:	4603      	mov	r3, r0
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d001      	beq.n	8002d1e <MX_UART4_Init+0x52>
  {
    Error_Handler();
 8002d1a:	f000 fa53 	bl	80031c4 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8002d1e:	bf00      	nop
 8002d20:	bd80      	pop	{r7, pc}
 8002d22:	bf00      	nop
 8002d24:	20000440 	.word	0x20000440
 8002d28:	40004c00 	.word	0x40004c00

08002d2c <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8002d30:	4b14      	ldr	r3, [pc, #80]	@ (8002d84 <MX_UART5_Init+0x58>)
 8002d32:	4a15      	ldr	r2, [pc, #84]	@ (8002d88 <MX_UART5_Init+0x5c>)
 8002d34:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8002d36:	4b13      	ldr	r3, [pc, #76]	@ (8002d84 <MX_UART5_Init+0x58>)
 8002d38:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002d3c:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8002d3e:	4b11      	ldr	r3, [pc, #68]	@ (8002d84 <MX_UART5_Init+0x58>)
 8002d40:	2200      	movs	r2, #0
 8002d42:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8002d44:	4b0f      	ldr	r3, [pc, #60]	@ (8002d84 <MX_UART5_Init+0x58>)
 8002d46:	2200      	movs	r2, #0
 8002d48:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8002d4a:	4b0e      	ldr	r3, [pc, #56]	@ (8002d84 <MX_UART5_Init+0x58>)
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8002d50:	4b0c      	ldr	r3, [pc, #48]	@ (8002d84 <MX_UART5_Init+0x58>)
 8002d52:	220c      	movs	r2, #12
 8002d54:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002d56:	4b0b      	ldr	r3, [pc, #44]	@ (8002d84 <MX_UART5_Init+0x58>)
 8002d58:	2200      	movs	r2, #0
 8002d5a:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8002d5c:	4b09      	ldr	r3, [pc, #36]	@ (8002d84 <MX_UART5_Init+0x58>)
 8002d5e:	2200      	movs	r2, #0
 8002d60:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002d62:	4b08      	ldr	r3, [pc, #32]	@ (8002d84 <MX_UART5_Init+0x58>)
 8002d64:	2200      	movs	r2, #0
 8002d66:	621a      	str	r2, [r3, #32]
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002d68:	4b06      	ldr	r3, [pc, #24]	@ (8002d84 <MX_UART5_Init+0x58>)
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8002d6e:	4805      	ldr	r0, [pc, #20]	@ (8002d84 <MX_UART5_Init+0x58>)
 8002d70:	f006 fade 	bl	8009330 <HAL_UART_Init>
 8002d74:	4603      	mov	r3, r0
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d001      	beq.n	8002d7e <MX_UART5_Init+0x52>
  {
    Error_Handler();
 8002d7a:	f000 fa23 	bl	80031c4 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8002d7e:	bf00      	nop
 8002d80:	bd80      	pop	{r7, pc}
 8002d82:	bf00      	nop
 8002d84:	200004c8 	.word	0x200004c8
 8002d88:	40005000 	.word	0x40005000

08002d8c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002d90:	4b14      	ldr	r3, [pc, #80]	@ (8002de4 <MX_USART2_UART_Init+0x58>)
 8002d92:	4a15      	ldr	r2, [pc, #84]	@ (8002de8 <MX_USART2_UART_Init+0x5c>)
 8002d94:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002d96:	4b13      	ldr	r3, [pc, #76]	@ (8002de4 <MX_USART2_UART_Init+0x58>)
 8002d98:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002d9c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002d9e:	4b11      	ldr	r3, [pc, #68]	@ (8002de4 <MX_USART2_UART_Init+0x58>)
 8002da0:	2200      	movs	r2, #0
 8002da2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002da4:	4b0f      	ldr	r3, [pc, #60]	@ (8002de4 <MX_USART2_UART_Init+0x58>)
 8002da6:	2200      	movs	r2, #0
 8002da8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002daa:	4b0e      	ldr	r3, [pc, #56]	@ (8002de4 <MX_USART2_UART_Init+0x58>)
 8002dac:	2200      	movs	r2, #0
 8002dae:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002db0:	4b0c      	ldr	r3, [pc, #48]	@ (8002de4 <MX_USART2_UART_Init+0x58>)
 8002db2:	220c      	movs	r2, #12
 8002db4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002db6:	4b0b      	ldr	r3, [pc, #44]	@ (8002de4 <MX_USART2_UART_Init+0x58>)
 8002db8:	2200      	movs	r2, #0
 8002dba:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002dbc:	4b09      	ldr	r3, [pc, #36]	@ (8002de4 <MX_USART2_UART_Init+0x58>)
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002dc2:	4b08      	ldr	r3, [pc, #32]	@ (8002de4 <MX_USART2_UART_Init+0x58>)
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002dc8:	4b06      	ldr	r3, [pc, #24]	@ (8002de4 <MX_USART2_UART_Init+0x58>)
 8002dca:	2200      	movs	r2, #0
 8002dcc:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002dce:	4805      	ldr	r0, [pc, #20]	@ (8002de4 <MX_USART2_UART_Init+0x58>)
 8002dd0:	f006 faae 	bl	8009330 <HAL_UART_Init>
 8002dd4:	4603      	mov	r3, r0
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d001      	beq.n	8002dde <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8002dda:	f000 f9f3 	bl	80031c4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002dde:	bf00      	nop
 8002de0:	bd80      	pop	{r7, pc}
 8002de2:	bf00      	nop
 8002de4:	20000550 	.word	0x20000550
 8002de8:	40004400 	.word	0x40004400

08002dec <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002df0:	4b14      	ldr	r3, [pc, #80]	@ (8002e44 <MX_USART3_UART_Init+0x58>)
 8002df2:	4a15      	ldr	r2, [pc, #84]	@ (8002e48 <MX_USART3_UART_Init+0x5c>)
 8002df4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 256000;
 8002df6:	4b13      	ldr	r3, [pc, #76]	@ (8002e44 <MX_USART3_UART_Init+0x58>)
 8002df8:	f44f 327a 	mov.w	r2, #256000	@ 0x3e800
 8002dfc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002dfe:	4b11      	ldr	r3, [pc, #68]	@ (8002e44 <MX_USART3_UART_Init+0x58>)
 8002e00:	2200      	movs	r2, #0
 8002e02:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002e04:	4b0f      	ldr	r3, [pc, #60]	@ (8002e44 <MX_USART3_UART_Init+0x58>)
 8002e06:	2200      	movs	r2, #0
 8002e08:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002e0a:	4b0e      	ldr	r3, [pc, #56]	@ (8002e44 <MX_USART3_UART_Init+0x58>)
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002e10:	4b0c      	ldr	r3, [pc, #48]	@ (8002e44 <MX_USART3_UART_Init+0x58>)
 8002e12:	220c      	movs	r2, #12
 8002e14:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002e16:	4b0b      	ldr	r3, [pc, #44]	@ (8002e44 <MX_USART3_UART_Init+0x58>)
 8002e18:	2200      	movs	r2, #0
 8002e1a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002e1c:	4b09      	ldr	r3, [pc, #36]	@ (8002e44 <MX_USART3_UART_Init+0x58>)
 8002e1e:	2200      	movs	r2, #0
 8002e20:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002e22:	4b08      	ldr	r3, [pc, #32]	@ (8002e44 <MX_USART3_UART_Init+0x58>)
 8002e24:	2200      	movs	r2, #0
 8002e26:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002e28:	4b06      	ldr	r3, [pc, #24]	@ (8002e44 <MX_USART3_UART_Init+0x58>)
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002e2e:	4805      	ldr	r0, [pc, #20]	@ (8002e44 <MX_USART3_UART_Init+0x58>)
 8002e30:	f006 fa7e 	bl	8009330 <HAL_UART_Init>
 8002e34:	4603      	mov	r3, r0
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d001      	beq.n	8002e3e <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8002e3a:	f000 f9c3 	bl	80031c4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002e3e:	bf00      	nop
 8002e40:	bd80      	pop	{r7, pc}
 8002e42:	bf00      	nop
 8002e44:	200005d8 	.word	0x200005d8
 8002e48:	40004800 	.word	0x40004800

08002e4c <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8002e50:	4b14      	ldr	r3, [pc, #80]	@ (8002ea4 <MX_USART6_UART_Init+0x58>)
 8002e52:	4a15      	ldr	r2, [pc, #84]	@ (8002ea8 <MX_USART6_UART_Init+0x5c>)
 8002e54:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8002e56:	4b13      	ldr	r3, [pc, #76]	@ (8002ea4 <MX_USART6_UART_Init+0x58>)
 8002e58:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002e5c:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8002e5e:	4b11      	ldr	r3, [pc, #68]	@ (8002ea4 <MX_USART6_UART_Init+0x58>)
 8002e60:	2200      	movs	r2, #0
 8002e62:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8002e64:	4b0f      	ldr	r3, [pc, #60]	@ (8002ea4 <MX_USART6_UART_Init+0x58>)
 8002e66:	2200      	movs	r2, #0
 8002e68:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8002e6a:	4b0e      	ldr	r3, [pc, #56]	@ (8002ea4 <MX_USART6_UART_Init+0x58>)
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8002e70:	4b0c      	ldr	r3, [pc, #48]	@ (8002ea4 <MX_USART6_UART_Init+0x58>)
 8002e72:	220c      	movs	r2, #12
 8002e74:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002e76:	4b0b      	ldr	r3, [pc, #44]	@ (8002ea4 <MX_USART6_UART_Init+0x58>)
 8002e78:	2200      	movs	r2, #0
 8002e7a:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8002e7c:	4b09      	ldr	r3, [pc, #36]	@ (8002ea4 <MX_USART6_UART_Init+0x58>)
 8002e7e:	2200      	movs	r2, #0
 8002e80:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002e82:	4b08      	ldr	r3, [pc, #32]	@ (8002ea4 <MX_USART6_UART_Init+0x58>)
 8002e84:	2200      	movs	r2, #0
 8002e86:	621a      	str	r2, [r3, #32]
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002e88:	4b06      	ldr	r3, [pc, #24]	@ (8002ea4 <MX_USART6_UART_Init+0x58>)
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8002e8e:	4805      	ldr	r0, [pc, #20]	@ (8002ea4 <MX_USART6_UART_Init+0x58>)
 8002e90:	f006 fa4e 	bl	8009330 <HAL_UART_Init>
 8002e94:	4603      	mov	r3, r0
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d001      	beq.n	8002e9e <MX_USART6_UART_Init+0x52>
  {
    Error_Handler();
 8002e9a:	f000 f993 	bl	80031c4 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8002e9e:	bf00      	nop
 8002ea0:	bd80      	pop	{r7, pc}
 8002ea2:	bf00      	nop
 8002ea4:	20000660 	.word	0x20000660
 8002ea8:	40011400 	.word	0x40011400

08002eac <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8002eb0:	4b14      	ldr	r3, [pc, #80]	@ (8002f04 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002eb2:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8002eb6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8002eb8:	4b12      	ldr	r3, [pc, #72]	@ (8002f04 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002eba:	2206      	movs	r2, #6
 8002ebc:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8002ebe:	4b11      	ldr	r3, [pc, #68]	@ (8002f04 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002ec0:	2202      	movs	r2, #2
 8002ec2:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8002ec4:	4b0f      	ldr	r3, [pc, #60]	@ (8002f04 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8002eca:	4b0e      	ldr	r3, [pc, #56]	@ (8002f04 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002ecc:	2202      	movs	r2, #2
 8002ece:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8002ed0:	4b0c      	ldr	r3, [pc, #48]	@ (8002f04 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002ed2:	2201      	movs	r2, #1
 8002ed4:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8002ed6:	4b0b      	ldr	r3, [pc, #44]	@ (8002f04 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002ed8:	2200      	movs	r2, #0
 8002eda:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8002edc:	4b09      	ldr	r3, [pc, #36]	@ (8002f04 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002ede:	2200      	movs	r2, #0
 8002ee0:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8002ee2:	4b08      	ldr	r3, [pc, #32]	@ (8002f04 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002ee4:	2201      	movs	r2, #1
 8002ee6:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8002ee8:	4b06      	ldr	r3, [pc, #24]	@ (8002f04 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002eea:	2200      	movs	r2, #0
 8002eec:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8002eee:	4805      	ldr	r0, [pc, #20]	@ (8002f04 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002ef0:	f002 fc73 	bl	80057da <HAL_PCD_Init>
 8002ef4:	4603      	mov	r3, r0
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d001      	beq.n	8002efe <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8002efa:	f000 f963 	bl	80031c4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8002efe:	bf00      	nop
 8002f00:	bd80      	pop	{r7, pc}
 8002f02:	bf00      	nop
 8002f04:	20000868 	.word	0x20000868

08002f08 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b082      	sub	sp, #8
 8002f0c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002f0e:	4b1e      	ldr	r3, [pc, #120]	@ (8002f88 <MX_DMA_Init+0x80>)
 8002f10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f12:	4a1d      	ldr	r2, [pc, #116]	@ (8002f88 <MX_DMA_Init+0x80>)
 8002f14:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002f18:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f1a:	4b1b      	ldr	r3, [pc, #108]	@ (8002f88 <MX_DMA_Init+0x80>)
 8002f1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f1e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f22:	607b      	str	r3, [r7, #4]
 8002f24:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002f26:	4b18      	ldr	r3, [pc, #96]	@ (8002f88 <MX_DMA_Init+0x80>)
 8002f28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f2a:	4a17      	ldr	r2, [pc, #92]	@ (8002f88 <MX_DMA_Init+0x80>)
 8002f2c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002f30:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f32:	4b15      	ldr	r3, [pc, #84]	@ (8002f88 <MX_DMA_Init+0x80>)
 8002f34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f36:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002f3a:	603b      	str	r3, [r7, #0]
 8002f3c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8002f3e:	2200      	movs	r2, #0
 8002f40:	2100      	movs	r1, #0
 8002f42:	200b      	movs	r0, #11
 8002f44:	f001 f9ad 	bl	80042a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8002f48:	200b      	movs	r0, #11
 8002f4a:	f001 f9c6 	bl	80042da <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8002f4e:	2200      	movs	r2, #0
 8002f50:	2100      	movs	r1, #0
 8002f52:	200d      	movs	r0, #13
 8002f54:	f001 f9a5 	bl	80042a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8002f58:	200d      	movs	r0, #13
 8002f5a:	f001 f9be 	bl	80042da <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8002f5e:	2200      	movs	r2, #0
 8002f60:	2100      	movs	r1, #0
 8002f62:	2010      	movs	r0, #16
 8002f64:	f001 f99d 	bl	80042a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8002f68:	2010      	movs	r0, #16
 8002f6a:	f001 f9b6 	bl	80042da <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 8002f6e:	2200      	movs	r2, #0
 8002f70:	2100      	movs	r1, #0
 8002f72:	2039      	movs	r0, #57	@ 0x39
 8002f74:	f001 f995 	bl	80042a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8002f78:	2039      	movs	r0, #57	@ 0x39
 8002f7a:	f001 f9ae 	bl	80042da <HAL_NVIC_EnableIRQ>

}
 8002f7e:	bf00      	nop
 8002f80:	3708      	adds	r7, #8
 8002f82:	46bd      	mov	sp, r7
 8002f84:	bd80      	pop	{r7, pc}
 8002f86:	bf00      	nop
 8002f88:	40023800 	.word	0x40023800

08002f8c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b08e      	sub	sp, #56	@ 0x38
 8002f90:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f92:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002f96:	2200      	movs	r2, #0
 8002f98:	601a      	str	r2, [r3, #0]
 8002f9a:	605a      	str	r2, [r3, #4]
 8002f9c:	609a      	str	r2, [r3, #8]
 8002f9e:	60da      	str	r2, [r3, #12]
 8002fa0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002fa2:	4b81      	ldr	r3, [pc, #516]	@ (80031a8 <MX_GPIO_Init+0x21c>)
 8002fa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fa6:	4a80      	ldr	r2, [pc, #512]	@ (80031a8 <MX_GPIO_Init+0x21c>)
 8002fa8:	f043 0310 	orr.w	r3, r3, #16
 8002fac:	6313      	str	r3, [r2, #48]	@ 0x30
 8002fae:	4b7e      	ldr	r3, [pc, #504]	@ (80031a8 <MX_GPIO_Init+0x21c>)
 8002fb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fb2:	f003 0310 	and.w	r3, r3, #16
 8002fb6:	623b      	str	r3, [r7, #32]
 8002fb8:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002fba:	4b7b      	ldr	r3, [pc, #492]	@ (80031a8 <MX_GPIO_Init+0x21c>)
 8002fbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fbe:	4a7a      	ldr	r2, [pc, #488]	@ (80031a8 <MX_GPIO_Init+0x21c>)
 8002fc0:	f043 0304 	orr.w	r3, r3, #4
 8002fc4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002fc6:	4b78      	ldr	r3, [pc, #480]	@ (80031a8 <MX_GPIO_Init+0x21c>)
 8002fc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fca:	f003 0304 	and.w	r3, r3, #4
 8002fce:	61fb      	str	r3, [r7, #28]
 8002fd0:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002fd2:	4b75      	ldr	r3, [pc, #468]	@ (80031a8 <MX_GPIO_Init+0x21c>)
 8002fd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fd6:	4a74      	ldr	r2, [pc, #464]	@ (80031a8 <MX_GPIO_Init+0x21c>)
 8002fd8:	f043 0320 	orr.w	r3, r3, #32
 8002fdc:	6313      	str	r3, [r2, #48]	@ 0x30
 8002fde:	4b72      	ldr	r3, [pc, #456]	@ (80031a8 <MX_GPIO_Init+0x21c>)
 8002fe0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fe2:	f003 0320 	and.w	r3, r3, #32
 8002fe6:	61bb      	str	r3, [r7, #24]
 8002fe8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002fea:	4b6f      	ldr	r3, [pc, #444]	@ (80031a8 <MX_GPIO_Init+0x21c>)
 8002fec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fee:	4a6e      	ldr	r2, [pc, #440]	@ (80031a8 <MX_GPIO_Init+0x21c>)
 8002ff0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002ff4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ff6:	4b6c      	ldr	r3, [pc, #432]	@ (80031a8 <MX_GPIO_Init+0x21c>)
 8002ff8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ffa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ffe:	617b      	str	r3, [r7, #20]
 8003000:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003002:	4b69      	ldr	r3, [pc, #420]	@ (80031a8 <MX_GPIO_Init+0x21c>)
 8003004:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003006:	4a68      	ldr	r2, [pc, #416]	@ (80031a8 <MX_GPIO_Init+0x21c>)
 8003008:	f043 0301 	orr.w	r3, r3, #1
 800300c:	6313      	str	r3, [r2, #48]	@ 0x30
 800300e:	4b66      	ldr	r3, [pc, #408]	@ (80031a8 <MX_GPIO_Init+0x21c>)
 8003010:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003012:	f003 0301 	and.w	r3, r3, #1
 8003016:	613b      	str	r3, [r7, #16]
 8003018:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800301a:	4b63      	ldr	r3, [pc, #396]	@ (80031a8 <MX_GPIO_Init+0x21c>)
 800301c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800301e:	4a62      	ldr	r2, [pc, #392]	@ (80031a8 <MX_GPIO_Init+0x21c>)
 8003020:	f043 0302 	orr.w	r3, r3, #2
 8003024:	6313      	str	r3, [r2, #48]	@ 0x30
 8003026:	4b60      	ldr	r3, [pc, #384]	@ (80031a8 <MX_GPIO_Init+0x21c>)
 8003028:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800302a:	f003 0302 	and.w	r3, r3, #2
 800302e:	60fb      	str	r3, [r7, #12]
 8003030:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8003032:	4b5d      	ldr	r3, [pc, #372]	@ (80031a8 <MX_GPIO_Init+0x21c>)
 8003034:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003036:	4a5c      	ldr	r2, [pc, #368]	@ (80031a8 <MX_GPIO_Init+0x21c>)
 8003038:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800303c:	6313      	str	r3, [r2, #48]	@ 0x30
 800303e:	4b5a      	ldr	r3, [pc, #360]	@ (80031a8 <MX_GPIO_Init+0x21c>)
 8003040:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003042:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003046:	60bb      	str	r3, [r7, #8]
 8003048:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800304a:	4b57      	ldr	r3, [pc, #348]	@ (80031a8 <MX_GPIO_Init+0x21c>)
 800304c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800304e:	4a56      	ldr	r2, [pc, #344]	@ (80031a8 <MX_GPIO_Init+0x21c>)
 8003050:	f043 0308 	orr.w	r3, r3, #8
 8003054:	6313      	str	r3, [r2, #48]	@ 0x30
 8003056:	4b54      	ldr	r3, [pc, #336]	@ (80031a8 <MX_GPIO_Init+0x21c>)
 8003058:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800305a:	f003 0308 	and.w	r3, r3, #8
 800305e:	607b      	str	r3, [r7, #4]
 8003060:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DIR3_Pin|ENN3_Pin|ENN4_Pin|ENN2_Pin
 8003062:	2200      	movs	r2, #0
 8003064:	f249 5185 	movw	r1, #38277	@ 0x9585
 8003068:	4850      	ldr	r0, [pc, #320]	@ (80031ac <MX_GPIO_Init+0x220>)
 800306a:	f001 ff1f 	bl	8004eac <HAL_GPIO_WritePin>
                          |DIR2_Pin|DIR1_Pin|DIR4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ENN1_Pin|SPI_cs_Pin, GPIO_PIN_RESET);
 800306e:	2200      	movs	r2, #0
 8003070:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8003074:	484e      	ldr	r0, [pc, #312]	@ (80031b0 <MX_GPIO_Init+0x224>)
 8003076:	f001 ff19 	bl	8004eac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 800307a:	2200      	movs	r2, #0
 800307c:	2140      	movs	r1, #64	@ 0x40
 800307e:	484d      	ldr	r0, [pc, #308]	@ (80031b4 <MX_GPIO_Init+0x228>)
 8003080:	f001 ff14 	bl	8004eac <HAL_GPIO_WritePin>

  /*Configure GPIO pins : DIR3_Pin ENN3_Pin ENN4_Pin ENN2_Pin
                           DIR2_Pin DIR1_Pin DIR4_Pin */
  GPIO_InitStruct.Pin = DIR3_Pin|ENN3_Pin|ENN4_Pin|ENN2_Pin
 8003084:	f249 5385 	movw	r3, #38277	@ 0x9585
 8003088:	627b      	str	r3, [r7, #36]	@ 0x24
                          |DIR2_Pin|DIR1_Pin|DIR4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800308a:	2301      	movs	r3, #1
 800308c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800308e:	2300      	movs	r3, #0
 8003090:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003092:	2300      	movs	r3, #0
 8003094:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003096:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800309a:	4619      	mov	r1, r3
 800309c:	4843      	ldr	r0, [pc, #268]	@ (80031ac <MX_GPIO_Init+0x220>)
 800309e:	f001 fd41 	bl	8004b24 <HAL_GPIO_Init>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80030a2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80030a6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80030a8:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80030ac:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030ae:	2300      	movs	r3, #0
 80030b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80030b2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80030b6:	4619      	mov	r1, r3
 80030b8:	483f      	ldr	r0, [pc, #252]	@ (80031b8 <MX_GPIO_Init+0x22c>)
 80030ba:	f001 fd33 	bl	8004b24 <HAL_GPIO_Init>

  /*Configure GPIO pins : BtnDown_Pin BtnUp_Pin EndStop1_Pin EndStop4_Pin
                           BtnDownF15_Pin */
  GPIO_InitStruct.Pin = BtnDown_Pin|BtnUp_Pin|EndStop1_Pin|EndStop4_Pin
 80030be:	f24e 0303 	movw	r3, #57347	@ 0xe003
 80030c2:	627b      	str	r3, [r7, #36]	@ 0x24
                          |BtnDownF15_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80030c4:	2300      	movs	r3, #0
 80030c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80030c8:	2301      	movs	r3, #1
 80030ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80030cc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80030d0:	4619      	mov	r1, r3
 80030d2:	483a      	ldr	r0, [pc, #232]	@ (80031bc <MX_GPIO_Init+0x230>)
 80030d4:	f001 fd26 	bl	8004b24 <HAL_GPIO_Init>

  /*Configure GPIO pins : BtnLeft_Pin USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = BtnLeft_Pin|USB_OverCurrent_Pin;
 80030d8:	2381      	movs	r3, #129	@ 0x81
 80030da:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80030dc:	2300      	movs	r3, #0
 80030de:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030e0:	2300      	movs	r3, #0
 80030e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80030e4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80030e8:	4619      	mov	r1, r3
 80030ea:	4832      	ldr	r0, [pc, #200]	@ (80031b4 <MX_GPIO_Init+0x228>)
 80030ec:	f001 fd1a 	bl	8004b24 <HAL_GPIO_Init>

  /*Configure GPIO pins : EndStop2_Pin EndStop3_Pin */
  GPIO_InitStruct.Pin = EndStop2_Pin|EndStop3_Pin;
 80030f0:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 80030f4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80030f6:	2300      	movs	r3, #0
 80030f8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80030fa:	2301      	movs	r3, #1
 80030fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80030fe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003102:	4619      	mov	r1, r3
 8003104:	4829      	ldr	r0, [pc, #164]	@ (80031ac <MX_GPIO_Init+0x220>)
 8003106:	f001 fd0d 	bl	8004b24 <HAL_GPIO_Init>

  /*Configure GPIO pin : Probe_Pin */
  GPIO_InitStruct.Pin = Probe_Pin;
 800310a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800310e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003110:	2300      	movs	r3, #0
 8003112:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003114:	2300      	movs	r3, #0
 8003116:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(Probe_GPIO_Port, &GPIO_InitStruct);
 8003118:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800311c:	4619      	mov	r1, r3
 800311e:	4823      	ldr	r0, [pc, #140]	@ (80031ac <MX_GPIO_Init+0x220>)
 8003120:	f001 fd00 	bl	8004b24 <HAL_GPIO_Init>

  /*Configure GPIO pins : ENN1_Pin SPI_cs_Pin */
  GPIO_InitStruct.Pin = ENN1_Pin|SPI_cs_Pin;
 8003124:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8003128:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800312a:	2301      	movs	r3, #1
 800312c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800312e:	2300      	movs	r3, #0
 8003130:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003132:	2300      	movs	r3, #0
 8003134:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003136:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800313a:	4619      	mov	r1, r3
 800313c:	481c      	ldr	r0, [pc, #112]	@ (80031b0 <MX_GPIO_Init+0x224>)
 800313e:	f001 fcf1 	bl	8004b24 <HAL_GPIO_Init>

  /*Configure GPIO pin : EncoderBtn_Pin */
  GPIO_InitStruct.Pin = EncoderBtn_Pin;
 8003142:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003146:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003148:	2300      	movs	r3, #0
 800314a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800314c:	2300      	movs	r3, #0
 800314e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(EncoderBtn_GPIO_Port, &GPIO_InitStruct);
 8003150:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003154:	4619      	mov	r1, r3
 8003156:	481a      	ldr	r0, [pc, #104]	@ (80031c0 <MX_GPIO_Init+0x234>)
 8003158:	f001 fce4 	bl	8004b24 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 800315c:	2340      	movs	r3, #64	@ 0x40
 800315e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003160:	2301      	movs	r3, #1
 8003162:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003164:	2300      	movs	r3, #0
 8003166:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003168:	2300      	movs	r3, #0
 800316a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800316c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003170:	4619      	mov	r1, r3
 8003172:	4810      	ldr	r0, [pc, #64]	@ (80031b4 <MX_GPIO_Init+0x228>)
 8003174:	f001 fcd6 	bl	8004b24 <HAL_GPIO_Init>

  /*Configure GPIO pins : BtnCtr_Pin BtnRight_Pin */
  GPIO_InitStruct.Pin = BtnCtr_Pin|BtnRight_Pin;
 8003178:	2303      	movs	r3, #3
 800317a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800317c:	2300      	movs	r3, #0
 800317e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003180:	2301      	movs	r3, #1
 8003182:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003184:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003188:	4619      	mov	r1, r3
 800318a:	480d      	ldr	r0, [pc, #52]	@ (80031c0 <MX_GPIO_Init+0x234>)
 800318c:	f001 fcca 	bl	8004b24 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8003190:	2200      	movs	r2, #0
 8003192:	2100      	movs	r1, #0
 8003194:	2028      	movs	r0, #40	@ 0x28
 8003196:	f001 f884 	bl	80042a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800319a:	2028      	movs	r0, #40	@ 0x28
 800319c:	f001 f89d 	bl	80042da <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80031a0:	bf00      	nop
 80031a2:	3738      	adds	r7, #56	@ 0x38
 80031a4:	46bd      	mov	sp, r7
 80031a6:	bd80      	pop	{r7, pc}
 80031a8:	40023800 	.word	0x40023800
 80031ac:	40021000 	.word	0x40021000
 80031b0:	40020400 	.word	0x40020400
 80031b4:	40021800 	.word	0x40021800
 80031b8:	40020800 	.word	0x40020800
 80031bc:	40021400 	.word	0x40021400
 80031c0:	40020c00 	.word	0x40020c00

080031c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80031c4:	b480      	push	{r7}
 80031c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80031c8:	b672      	cpsid	i
}
 80031ca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80031cc:	bf00      	nop
 80031ce:	e7fd      	b.n	80031cc <Error_Handler+0x8>

080031d0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80031d0:	b480      	push	{r7}
 80031d2:	b083      	sub	sp, #12
 80031d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80031d6:	4b0f      	ldr	r3, [pc, #60]	@ (8003214 <HAL_MspInit+0x44>)
 80031d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031da:	4a0e      	ldr	r2, [pc, #56]	@ (8003214 <HAL_MspInit+0x44>)
 80031dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80031e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80031e2:	4b0c      	ldr	r3, [pc, #48]	@ (8003214 <HAL_MspInit+0x44>)
 80031e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031ea:	607b      	str	r3, [r7, #4]
 80031ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80031ee:	4b09      	ldr	r3, [pc, #36]	@ (8003214 <HAL_MspInit+0x44>)
 80031f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031f2:	4a08      	ldr	r2, [pc, #32]	@ (8003214 <HAL_MspInit+0x44>)
 80031f4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80031f8:	6453      	str	r3, [r2, #68]	@ 0x44
 80031fa:	4b06      	ldr	r3, [pc, #24]	@ (8003214 <HAL_MspInit+0x44>)
 80031fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031fe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003202:	603b      	str	r3, [r7, #0]
 8003204:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003206:	bf00      	nop
 8003208:	370c      	adds	r7, #12
 800320a:	46bd      	mov	sp, r7
 800320c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003210:	4770      	bx	lr
 8003212:	bf00      	nop
 8003214:	40023800 	.word	0x40023800

08003218 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b0aa      	sub	sp, #168	@ 0xa8
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003220:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8003224:	2200      	movs	r2, #0
 8003226:	601a      	str	r2, [r3, #0]
 8003228:	605a      	str	r2, [r3, #4]
 800322a:	609a      	str	r2, [r3, #8]
 800322c:	60da      	str	r2, [r3, #12]
 800322e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003230:	f107 0310 	add.w	r3, r7, #16
 8003234:	2284      	movs	r2, #132	@ 0x84
 8003236:	2100      	movs	r1, #0
 8003238:	4618      	mov	r0, r3
 800323a:	f008 fba5 	bl	800b988 <memset>
  if(hi2c->Instance==I2C1)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	4a22      	ldr	r2, [pc, #136]	@ (80032cc <HAL_I2C_MspInit+0xb4>)
 8003244:	4293      	cmp	r3, r2
 8003246:	d13c      	bne.n	80032c2 <HAL_I2C_MspInit+0xaa>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8003248:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800324c:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800324e:	2300      	movs	r3, #0
 8003250:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003252:	f107 0310 	add.w	r3, r7, #16
 8003256:	4618      	mov	r0, r3
 8003258:	f003 f924 	bl	80064a4 <HAL_RCCEx_PeriphCLKConfig>
 800325c:	4603      	mov	r3, r0
 800325e:	2b00      	cmp	r3, #0
 8003260:	d001      	beq.n	8003266 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8003262:	f7ff ffaf 	bl	80031c4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003266:	4b1a      	ldr	r3, [pc, #104]	@ (80032d0 <HAL_I2C_MspInit+0xb8>)
 8003268:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800326a:	4a19      	ldr	r2, [pc, #100]	@ (80032d0 <HAL_I2C_MspInit+0xb8>)
 800326c:	f043 0302 	orr.w	r3, r3, #2
 8003270:	6313      	str	r3, [r2, #48]	@ 0x30
 8003272:	4b17      	ldr	r3, [pc, #92]	@ (80032d0 <HAL_I2C_MspInit+0xb8>)
 8003274:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003276:	f003 0302 	and.w	r3, r3, #2
 800327a:	60fb      	str	r3, [r7, #12]
 800327c:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = LCD_SCL_Pin|LCD_SDA_Pin;
 800327e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003282:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003286:	2312      	movs	r3, #18
 8003288:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800328c:	2300      	movs	r3, #0
 800328e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003292:	2303      	movs	r3, #3
 8003294:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003298:	2304      	movs	r3, #4
 800329a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800329e:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80032a2:	4619      	mov	r1, r3
 80032a4:	480b      	ldr	r0, [pc, #44]	@ (80032d4 <HAL_I2C_MspInit+0xbc>)
 80032a6:	f001 fc3d 	bl	8004b24 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80032aa:	4b09      	ldr	r3, [pc, #36]	@ (80032d0 <HAL_I2C_MspInit+0xb8>)
 80032ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032ae:	4a08      	ldr	r2, [pc, #32]	@ (80032d0 <HAL_I2C_MspInit+0xb8>)
 80032b0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80032b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80032b6:	4b06      	ldr	r3, [pc, #24]	@ (80032d0 <HAL_I2C_MspInit+0xb8>)
 80032b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032ba:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80032be:	60bb      	str	r3, [r7, #8]
 80032c0:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 80032c2:	bf00      	nop
 80032c4:	37a8      	adds	r7, #168	@ 0xa8
 80032c6:	46bd      	mov	sp, r7
 80032c8:	bd80      	pop	{r7, pc}
 80032ca:	bf00      	nop
 80032cc:	40005400 	.word	0x40005400
 80032d0:	40023800 	.word	0x40023800
 80032d4:	40020400 	.word	0x40020400

080032d8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80032d8:	b580      	push	{r7, lr}
 80032da:	b08a      	sub	sp, #40	@ 0x28
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032e0:	f107 0314 	add.w	r3, r7, #20
 80032e4:	2200      	movs	r2, #0
 80032e6:	601a      	str	r2, [r3, #0]
 80032e8:	605a      	str	r2, [r3, #4]
 80032ea:	609a      	str	r2, [r3, #8]
 80032ec:	60da      	str	r2, [r3, #12]
 80032ee:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	4a25      	ldr	r2, [pc, #148]	@ (800338c <HAL_SPI_MspInit+0xb4>)
 80032f6:	4293      	cmp	r3, r2
 80032f8:	d144      	bne.n	8003384 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80032fa:	4b25      	ldr	r3, [pc, #148]	@ (8003390 <HAL_SPI_MspInit+0xb8>)
 80032fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032fe:	4a24      	ldr	r2, [pc, #144]	@ (8003390 <HAL_SPI_MspInit+0xb8>)
 8003300:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003304:	6413      	str	r3, [r2, #64]	@ 0x40
 8003306:	4b22      	ldr	r3, [pc, #136]	@ (8003390 <HAL_SPI_MspInit+0xb8>)
 8003308:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800330a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800330e:	613b      	str	r3, [r7, #16]
 8003310:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003312:	4b1f      	ldr	r3, [pc, #124]	@ (8003390 <HAL_SPI_MspInit+0xb8>)
 8003314:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003316:	4a1e      	ldr	r2, [pc, #120]	@ (8003390 <HAL_SPI_MspInit+0xb8>)
 8003318:	f043 0304 	orr.w	r3, r3, #4
 800331c:	6313      	str	r3, [r2, #48]	@ 0x30
 800331e:	4b1c      	ldr	r3, [pc, #112]	@ (8003390 <HAL_SPI_MspInit+0xb8>)
 8003320:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003322:	f003 0304 	and.w	r3, r3, #4
 8003326:	60fb      	str	r3, [r7, #12]
 8003328:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800332a:	4b19      	ldr	r3, [pc, #100]	@ (8003390 <HAL_SPI_MspInit+0xb8>)
 800332c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800332e:	4a18      	ldr	r2, [pc, #96]	@ (8003390 <HAL_SPI_MspInit+0xb8>)
 8003330:	f043 0302 	orr.w	r3, r3, #2
 8003334:	6313      	str	r3, [r2, #48]	@ 0x30
 8003336:	4b16      	ldr	r3, [pc, #88]	@ (8003390 <HAL_SPI_MspInit+0xb8>)
 8003338:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800333a:	f003 0302 	and.w	r3, r3, #2
 800333e:	60bb      	str	r3, [r7, #8]
 8003340:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003342:	2304      	movs	r3, #4
 8003344:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003346:	2302      	movs	r3, #2
 8003348:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800334a:	2300      	movs	r3, #0
 800334c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800334e:	2303      	movs	r3, #3
 8003350:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003352:	2305      	movs	r3, #5
 8003354:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003356:	f107 0314 	add.w	r3, r7, #20
 800335a:	4619      	mov	r1, r3
 800335c:	480d      	ldr	r0, [pc, #52]	@ (8003394 <HAL_SPI_MspInit+0xbc>)
 800335e:	f001 fbe1 	bl	8004b24 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8003362:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8003366:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003368:	2302      	movs	r3, #2
 800336a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800336c:	2300      	movs	r3, #0
 800336e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003370:	2303      	movs	r3, #3
 8003372:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003374:	2305      	movs	r3, #5
 8003376:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003378:	f107 0314 	add.w	r3, r7, #20
 800337c:	4619      	mov	r1, r3
 800337e:	4806      	ldr	r0, [pc, #24]	@ (8003398 <HAL_SPI_MspInit+0xc0>)
 8003380:	f001 fbd0 	bl	8004b24 <HAL_GPIO_Init>

  /* USER CODE END SPI2_MspInit 1 */

  }

}
 8003384:	bf00      	nop
 8003386:	3728      	adds	r7, #40	@ 0x28
 8003388:	46bd      	mov	sp, r7
 800338a:	bd80      	pop	{r7, pc}
 800338c:	40003800 	.word	0x40003800
 8003390:	40023800 	.word	0x40023800
 8003394:	40020800 	.word	0x40020800
 8003398:	40020400 	.word	0x40020400

0800339c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	b088      	sub	sp, #32
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	4a42      	ldr	r2, [pc, #264]	@ (80034b4 <HAL_TIM_Base_MspInit+0x118>)
 80033aa:	4293      	cmp	r3, r2
 80033ac:	d114      	bne.n	80033d8 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80033ae:	4b42      	ldr	r3, [pc, #264]	@ (80034b8 <HAL_TIM_Base_MspInit+0x11c>)
 80033b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033b2:	4a41      	ldr	r2, [pc, #260]	@ (80034b8 <HAL_TIM_Base_MspInit+0x11c>)
 80033b4:	f043 0301 	orr.w	r3, r3, #1
 80033b8:	6453      	str	r3, [r2, #68]	@ 0x44
 80033ba:	4b3f      	ldr	r3, [pc, #252]	@ (80034b8 <HAL_TIM_Base_MspInit+0x11c>)
 80033bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033be:	f003 0301 	and.w	r3, r3, #1
 80033c2:	61fb      	str	r3, [r7, #28]
 80033c4:	69fb      	ldr	r3, [r7, #28]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 80033c6:	2200      	movs	r2, #0
 80033c8:	2100      	movs	r1, #0
 80033ca:	201b      	movs	r0, #27
 80033cc:	f000 ff69 	bl	80042a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 80033d0:	201b      	movs	r0, #27
 80033d2:	f000 ff82 	bl	80042da <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 80033d6:	e068      	b.n	80034aa <HAL_TIM_Base_MspInit+0x10e>
  else if(htim_base->Instance==TIM2)
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80033e0:	d114      	bne.n	800340c <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80033e2:	4b35      	ldr	r3, [pc, #212]	@ (80034b8 <HAL_TIM_Base_MspInit+0x11c>)
 80033e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033e6:	4a34      	ldr	r2, [pc, #208]	@ (80034b8 <HAL_TIM_Base_MspInit+0x11c>)
 80033e8:	f043 0301 	orr.w	r3, r3, #1
 80033ec:	6413      	str	r3, [r2, #64]	@ 0x40
 80033ee:	4b32      	ldr	r3, [pc, #200]	@ (80034b8 <HAL_TIM_Base_MspInit+0x11c>)
 80033f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033f2:	f003 0301 	and.w	r3, r3, #1
 80033f6:	61bb      	str	r3, [r7, #24]
 80033f8:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80033fa:	2200      	movs	r2, #0
 80033fc:	2100      	movs	r1, #0
 80033fe:	201c      	movs	r0, #28
 8003400:	f000 ff4f 	bl	80042a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003404:	201c      	movs	r0, #28
 8003406:	f000 ff68 	bl	80042da <HAL_NVIC_EnableIRQ>
}
 800340a:	e04e      	b.n	80034aa <HAL_TIM_Base_MspInit+0x10e>
  else if(htim_base->Instance==TIM3)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	4a2a      	ldr	r2, [pc, #168]	@ (80034bc <HAL_TIM_Base_MspInit+0x120>)
 8003412:	4293      	cmp	r3, r2
 8003414:	d114      	bne.n	8003440 <HAL_TIM_Base_MspInit+0xa4>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003416:	4b28      	ldr	r3, [pc, #160]	@ (80034b8 <HAL_TIM_Base_MspInit+0x11c>)
 8003418:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800341a:	4a27      	ldr	r2, [pc, #156]	@ (80034b8 <HAL_TIM_Base_MspInit+0x11c>)
 800341c:	f043 0302 	orr.w	r3, r3, #2
 8003420:	6413      	str	r3, [r2, #64]	@ 0x40
 8003422:	4b25      	ldr	r3, [pc, #148]	@ (80034b8 <HAL_TIM_Base_MspInit+0x11c>)
 8003424:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003426:	f003 0302 	and.w	r3, r3, #2
 800342a:	617b      	str	r3, [r7, #20]
 800342c:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800342e:	2200      	movs	r2, #0
 8003430:	2100      	movs	r1, #0
 8003432:	201d      	movs	r0, #29
 8003434:	f000 ff35 	bl	80042a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003438:	201d      	movs	r0, #29
 800343a:	f000 ff4e 	bl	80042da <HAL_NVIC_EnableIRQ>
}
 800343e:	e034      	b.n	80034aa <HAL_TIM_Base_MspInit+0x10e>
  else if(htim_base->Instance==TIM7)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	4a1e      	ldr	r2, [pc, #120]	@ (80034c0 <HAL_TIM_Base_MspInit+0x124>)
 8003446:	4293      	cmp	r3, r2
 8003448:	d10c      	bne.n	8003464 <HAL_TIM_Base_MspInit+0xc8>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800344a:	4b1b      	ldr	r3, [pc, #108]	@ (80034b8 <HAL_TIM_Base_MspInit+0x11c>)
 800344c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800344e:	4a1a      	ldr	r2, [pc, #104]	@ (80034b8 <HAL_TIM_Base_MspInit+0x11c>)
 8003450:	f043 0320 	orr.w	r3, r3, #32
 8003454:	6413      	str	r3, [r2, #64]	@ 0x40
 8003456:	4b18      	ldr	r3, [pc, #96]	@ (80034b8 <HAL_TIM_Base_MspInit+0x11c>)
 8003458:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800345a:	f003 0320 	and.w	r3, r3, #32
 800345e:	613b      	str	r3, [r7, #16]
 8003460:	693b      	ldr	r3, [r7, #16]
}
 8003462:	e022      	b.n	80034aa <HAL_TIM_Base_MspInit+0x10e>
  else if(htim_base->Instance==TIM9)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	4a16      	ldr	r2, [pc, #88]	@ (80034c4 <HAL_TIM_Base_MspInit+0x128>)
 800346a:	4293      	cmp	r3, r2
 800346c:	d10c      	bne.n	8003488 <HAL_TIM_Base_MspInit+0xec>
    __HAL_RCC_TIM9_CLK_ENABLE();
 800346e:	4b12      	ldr	r3, [pc, #72]	@ (80034b8 <HAL_TIM_Base_MspInit+0x11c>)
 8003470:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003472:	4a11      	ldr	r2, [pc, #68]	@ (80034b8 <HAL_TIM_Base_MspInit+0x11c>)
 8003474:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003478:	6453      	str	r3, [r2, #68]	@ 0x44
 800347a:	4b0f      	ldr	r3, [pc, #60]	@ (80034b8 <HAL_TIM_Base_MspInit+0x11c>)
 800347c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800347e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003482:	60fb      	str	r3, [r7, #12]
 8003484:	68fb      	ldr	r3, [r7, #12]
}
 8003486:	e010      	b.n	80034aa <HAL_TIM_Base_MspInit+0x10e>
  else if(htim_base->Instance==TIM14)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	4a0e      	ldr	r2, [pc, #56]	@ (80034c8 <HAL_TIM_Base_MspInit+0x12c>)
 800348e:	4293      	cmp	r3, r2
 8003490:	d10b      	bne.n	80034aa <HAL_TIM_Base_MspInit+0x10e>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8003492:	4b09      	ldr	r3, [pc, #36]	@ (80034b8 <HAL_TIM_Base_MspInit+0x11c>)
 8003494:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003496:	4a08      	ldr	r2, [pc, #32]	@ (80034b8 <HAL_TIM_Base_MspInit+0x11c>)
 8003498:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800349c:	6413      	str	r3, [r2, #64]	@ 0x40
 800349e:	4b06      	ldr	r3, [pc, #24]	@ (80034b8 <HAL_TIM_Base_MspInit+0x11c>)
 80034a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034a6:	60bb      	str	r3, [r7, #8]
 80034a8:	68bb      	ldr	r3, [r7, #8]
}
 80034aa:	bf00      	nop
 80034ac:	3720      	adds	r7, #32
 80034ae:	46bd      	mov	sp, r7
 80034b0:	bd80      	pop	{r7, pc}
 80034b2:	bf00      	nop
 80034b4:	40010000 	.word	0x40010000
 80034b8:	40023800 	.word	0x40023800
 80034bc:	40000400 	.word	0x40000400
 80034c0:	40001400 	.word	0x40001400
 80034c4:	40014000 	.word	0x40014000
 80034c8:	40002000 	.word	0x40002000

080034cc <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	b08a      	sub	sp, #40	@ 0x28
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034d4:	f107 0314 	add.w	r3, r7, #20
 80034d8:	2200      	movs	r2, #0
 80034da:	601a      	str	r2, [r3, #0]
 80034dc:	605a      	str	r2, [r3, #4]
 80034de:	609a      	str	r2, [r3, #8]
 80034e0:	60da      	str	r2, [r3, #12]
 80034e2:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM4)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	4a1b      	ldr	r2, [pc, #108]	@ (8003558 <HAL_TIM_Encoder_MspInit+0x8c>)
 80034ea:	4293      	cmp	r3, r2
 80034ec:	d130      	bne.n	8003550 <HAL_TIM_Encoder_MspInit+0x84>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80034ee:	4b1b      	ldr	r3, [pc, #108]	@ (800355c <HAL_TIM_Encoder_MspInit+0x90>)
 80034f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034f2:	4a1a      	ldr	r2, [pc, #104]	@ (800355c <HAL_TIM_Encoder_MspInit+0x90>)
 80034f4:	f043 0304 	orr.w	r3, r3, #4
 80034f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80034fa:	4b18      	ldr	r3, [pc, #96]	@ (800355c <HAL_TIM_Encoder_MspInit+0x90>)
 80034fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034fe:	f003 0304 	and.w	r3, r3, #4
 8003502:	613b      	str	r3, [r7, #16]
 8003504:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003506:	4b15      	ldr	r3, [pc, #84]	@ (800355c <HAL_TIM_Encoder_MspInit+0x90>)
 8003508:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800350a:	4a14      	ldr	r2, [pc, #80]	@ (800355c <HAL_TIM_Encoder_MspInit+0x90>)
 800350c:	f043 0308 	orr.w	r3, r3, #8
 8003510:	6313      	str	r3, [r2, #48]	@ 0x30
 8003512:	4b12      	ldr	r3, [pc, #72]	@ (800355c <HAL_TIM_Encoder_MspInit+0x90>)
 8003514:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003516:	f003 0308 	and.w	r3, r3, #8
 800351a:	60fb      	str	r3, [r7, #12]
 800351c:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PD12     ------> TIM4_CH1
    PD13     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = ENC_DT_Pin|ENC_CLK_Pin;
 800351e:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8003522:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003524:	2302      	movs	r3, #2
 8003526:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003528:	2300      	movs	r3, #0
 800352a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800352c:	2300      	movs	r3, #0
 800352e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003530:	2302      	movs	r3, #2
 8003532:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003534:	f107 0314 	add.w	r3, r7, #20
 8003538:	4619      	mov	r1, r3
 800353a:	4809      	ldr	r0, [pc, #36]	@ (8003560 <HAL_TIM_Encoder_MspInit+0x94>)
 800353c:	f001 faf2 	bl	8004b24 <HAL_GPIO_Init>

    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8003540:	2200      	movs	r2, #0
 8003542:	2100      	movs	r1, #0
 8003544:	201e      	movs	r0, #30
 8003546:	f000 feac 	bl	80042a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800354a:	201e      	movs	r0, #30
 800354c:	f000 fec5 	bl	80042da <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM4_MspInit 1 */

  }

}
 8003550:	bf00      	nop
 8003552:	3728      	adds	r7, #40	@ 0x28
 8003554:	46bd      	mov	sp, r7
 8003556:	bd80      	pop	{r7, pc}
 8003558:	40000800 	.word	0x40000800
 800355c:	40023800 	.word	0x40023800
 8003560:	40020c00 	.word	0x40020c00

08003564 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003564:	b580      	push	{r7, lr}
 8003566:	b084      	sub	sp, #16
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM5)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	4a0d      	ldr	r2, [pc, #52]	@ (80035a8 <HAL_TIM_PWM_MspInit+0x44>)
 8003572:	4293      	cmp	r3, r2
 8003574:	d113      	bne.n	800359e <HAL_TIM_PWM_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 8003576:	4b0d      	ldr	r3, [pc, #52]	@ (80035ac <HAL_TIM_PWM_MspInit+0x48>)
 8003578:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800357a:	4a0c      	ldr	r2, [pc, #48]	@ (80035ac <HAL_TIM_PWM_MspInit+0x48>)
 800357c:	f043 0308 	orr.w	r3, r3, #8
 8003580:	6413      	str	r3, [r2, #64]	@ 0x40
 8003582:	4b0a      	ldr	r3, [pc, #40]	@ (80035ac <HAL_TIM_PWM_MspInit+0x48>)
 8003584:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003586:	f003 0308 	and.w	r3, r3, #8
 800358a:	60fb      	str	r3, [r7, #12]
 800358c:	68fb      	ldr	r3, [r7, #12]
    /* TIM5 interrupt Init */
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 800358e:	2200      	movs	r2, #0
 8003590:	2100      	movs	r1, #0
 8003592:	2032      	movs	r0, #50	@ 0x32
 8003594:	f000 fe85 	bl	80042a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8003598:	2032      	movs	r0, #50	@ 0x32
 800359a:	f000 fe9e 	bl	80042da <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM5_MspInit 1 */

  }

}
 800359e:	bf00      	nop
 80035a0:	3710      	adds	r7, #16
 80035a2:	46bd      	mov	sp, r7
 80035a4:	bd80      	pop	{r7, pc}
 80035a6:	bf00      	nop
 80035a8:	40000c00 	.word	0x40000c00
 80035ac:	40023800 	.word	0x40023800

080035b0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b08e      	sub	sp, #56	@ 0x38
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035b8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80035bc:	2200      	movs	r2, #0
 80035be:	601a      	str	r2, [r3, #0]
 80035c0:	605a      	str	r2, [r3, #4]
 80035c2:	609a      	str	r2, [r3, #8]
 80035c4:	60da      	str	r2, [r3, #12]
 80035c6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	4a67      	ldr	r2, [pc, #412]	@ (800376c <HAL_TIM_MspPostInit+0x1bc>)
 80035ce:	4293      	cmp	r3, r2
 80035d0:	d11d      	bne.n	800360e <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80035d2:	4b67      	ldr	r3, [pc, #412]	@ (8003770 <HAL_TIM_MspPostInit+0x1c0>)
 80035d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035d6:	4a66      	ldr	r2, [pc, #408]	@ (8003770 <HAL_TIM_MspPostInit+0x1c0>)
 80035d8:	f043 0310 	orr.w	r3, r3, #16
 80035dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80035de:	4b64      	ldr	r3, [pc, #400]	@ (8003770 <HAL_TIM_MspPostInit+0x1c0>)
 80035e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035e2:	f003 0310 	and.w	r3, r3, #16
 80035e6:	623b      	str	r3, [r7, #32]
 80035e8:	6a3b      	ldr	r3, [r7, #32]
    /**TIM1 GPIO Configuration
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = STEP2_Pin;
 80035ea:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80035ee:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035f0:	2302      	movs	r3, #2
 80035f2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035f4:	2300      	movs	r3, #0
 80035f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035f8:	2300      	movs	r3, #0
 80035fa:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80035fc:	2301      	movs	r3, #1
 80035fe:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(STEP2_GPIO_Port, &GPIO_InitStruct);
 8003600:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003604:	4619      	mov	r1, r3
 8003606:	485b      	ldr	r0, [pc, #364]	@ (8003774 <HAL_TIM_MspPostInit+0x1c4>)
 8003608:	f001 fa8c 	bl	8004b24 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM14_MspPostInit 1 */

  /* USER CODE END TIM14_MspPostInit 1 */
  }

}
 800360c:	e0a9      	b.n	8003762 <HAL_TIM_MspPostInit+0x1b2>
  else if(htim->Instance==TIM2)
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003616:	d11d      	bne.n	8003654 <HAL_TIM_MspPostInit+0xa4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003618:	4b55      	ldr	r3, [pc, #340]	@ (8003770 <HAL_TIM_MspPostInit+0x1c0>)
 800361a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800361c:	4a54      	ldr	r2, [pc, #336]	@ (8003770 <HAL_TIM_MspPostInit+0x1c0>)
 800361e:	f043 0302 	orr.w	r3, r3, #2
 8003622:	6313      	str	r3, [r2, #48]	@ 0x30
 8003624:	4b52      	ldr	r3, [pc, #328]	@ (8003770 <HAL_TIM_MspPostInit+0x1c0>)
 8003626:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003628:	f003 0302 	and.w	r3, r3, #2
 800362c:	61fb      	str	r3, [r7, #28]
 800362e:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = STEP1_Pin;
 8003630:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003634:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003636:	2302      	movs	r3, #2
 8003638:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800363a:	2300      	movs	r3, #0
 800363c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800363e:	2300      	movs	r3, #0
 8003640:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003642:	2301      	movs	r3, #1
 8003644:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(STEP1_GPIO_Port, &GPIO_InitStruct);
 8003646:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800364a:	4619      	mov	r1, r3
 800364c:	484a      	ldr	r0, [pc, #296]	@ (8003778 <HAL_TIM_MspPostInit+0x1c8>)
 800364e:	f001 fa69 	bl	8004b24 <HAL_GPIO_Init>
}
 8003652:	e086      	b.n	8003762 <HAL_TIM_MspPostInit+0x1b2>
  else if(htim->Instance==TIM3)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	4a48      	ldr	r2, [pc, #288]	@ (800377c <HAL_TIM_MspPostInit+0x1cc>)
 800365a:	4293      	cmp	r3, r2
 800365c:	d11c      	bne.n	8003698 <HAL_TIM_MspPostInit+0xe8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800365e:	4b44      	ldr	r3, [pc, #272]	@ (8003770 <HAL_TIM_MspPostInit+0x1c0>)
 8003660:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003662:	4a43      	ldr	r2, [pc, #268]	@ (8003770 <HAL_TIM_MspPostInit+0x1c0>)
 8003664:	f043 0302 	orr.w	r3, r3, #2
 8003668:	6313      	str	r3, [r2, #48]	@ 0x30
 800366a:	4b41      	ldr	r3, [pc, #260]	@ (8003770 <HAL_TIM_MspPostInit+0x1c0>)
 800366c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800366e:	f003 0302 	and.w	r3, r3, #2
 8003672:	61bb      	str	r3, [r7, #24]
 8003674:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = STEP4_Pin;
 8003676:	2301      	movs	r3, #1
 8003678:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800367a:	2302      	movs	r3, #2
 800367c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800367e:	2300      	movs	r3, #0
 8003680:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003682:	2300      	movs	r3, #0
 8003684:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003686:	2302      	movs	r3, #2
 8003688:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(STEP4_GPIO_Port, &GPIO_InitStruct);
 800368a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800368e:	4619      	mov	r1, r3
 8003690:	4839      	ldr	r0, [pc, #228]	@ (8003778 <HAL_TIM_MspPostInit+0x1c8>)
 8003692:	f001 fa47 	bl	8004b24 <HAL_GPIO_Init>
}
 8003696:	e064      	b.n	8003762 <HAL_TIM_MspPostInit+0x1b2>
  else if(htim->Instance==TIM5)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	4a38      	ldr	r2, [pc, #224]	@ (8003780 <HAL_TIM_MspPostInit+0x1d0>)
 800369e:	4293      	cmp	r3, r2
 80036a0:	d11c      	bne.n	80036dc <HAL_TIM_MspPostInit+0x12c>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80036a2:	4b33      	ldr	r3, [pc, #204]	@ (8003770 <HAL_TIM_MspPostInit+0x1c0>)
 80036a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036a6:	4a32      	ldr	r2, [pc, #200]	@ (8003770 <HAL_TIM_MspPostInit+0x1c0>)
 80036a8:	f043 0301 	orr.w	r3, r3, #1
 80036ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80036ae:	4b30      	ldr	r3, [pc, #192]	@ (8003770 <HAL_TIM_MspPostInit+0x1c0>)
 80036b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036b2:	f003 0301 	and.w	r3, r3, #1
 80036b6:	617b      	str	r3, [r7, #20]
 80036b8:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = STEP3_Pin;
 80036ba:	2301      	movs	r3, #1
 80036bc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036be:	2302      	movs	r3, #2
 80036c0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036c2:	2300      	movs	r3, #0
 80036c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036c6:	2300      	movs	r3, #0
 80036c8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80036ca:	2302      	movs	r3, #2
 80036cc:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(STEP3_GPIO_Port, &GPIO_InitStruct);
 80036ce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80036d2:	4619      	mov	r1, r3
 80036d4:	482b      	ldr	r0, [pc, #172]	@ (8003784 <HAL_TIM_MspPostInit+0x1d4>)
 80036d6:	f001 fa25 	bl	8004b24 <HAL_GPIO_Init>
}
 80036da:	e042      	b.n	8003762 <HAL_TIM_MspPostInit+0x1b2>
  else if(htim->Instance==TIM9)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	4a29      	ldr	r2, [pc, #164]	@ (8003788 <HAL_TIM_MspPostInit+0x1d8>)
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d11c      	bne.n	8003720 <HAL_TIM_MspPostInit+0x170>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80036e6:	4b22      	ldr	r3, [pc, #136]	@ (8003770 <HAL_TIM_MspPostInit+0x1c0>)
 80036e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036ea:	4a21      	ldr	r2, [pc, #132]	@ (8003770 <HAL_TIM_MspPostInit+0x1c0>)
 80036ec:	f043 0310 	orr.w	r3, r3, #16
 80036f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80036f2:	4b1f      	ldr	r3, [pc, #124]	@ (8003770 <HAL_TIM_MspPostInit+0x1c0>)
 80036f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036f6:	f003 0310 	and.w	r3, r3, #16
 80036fa:	613b      	str	r3, [r7, #16]
 80036fc:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = Servo2PWM_Pin;
 80036fe:	2320      	movs	r3, #32
 8003700:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003702:	2302      	movs	r3, #2
 8003704:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003706:	2300      	movs	r3, #0
 8003708:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800370a:	2300      	movs	r3, #0
 800370c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 800370e:	2303      	movs	r3, #3
 8003710:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(Servo2PWM_GPIO_Port, &GPIO_InitStruct);
 8003712:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003716:	4619      	mov	r1, r3
 8003718:	4816      	ldr	r0, [pc, #88]	@ (8003774 <HAL_TIM_MspPostInit+0x1c4>)
 800371a:	f001 fa03 	bl	8004b24 <HAL_GPIO_Init>
}
 800371e:	e020      	b.n	8003762 <HAL_TIM_MspPostInit+0x1b2>
  else if(htim->Instance==TIM14)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	4a19      	ldr	r2, [pc, #100]	@ (800378c <HAL_TIM_MspPostInit+0x1dc>)
 8003726:	4293      	cmp	r3, r2
 8003728:	d11b      	bne.n	8003762 <HAL_TIM_MspPostInit+0x1b2>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800372a:	4b11      	ldr	r3, [pc, #68]	@ (8003770 <HAL_TIM_MspPostInit+0x1c0>)
 800372c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800372e:	4a10      	ldr	r2, [pc, #64]	@ (8003770 <HAL_TIM_MspPostInit+0x1c0>)
 8003730:	f043 0301 	orr.w	r3, r3, #1
 8003734:	6313      	str	r3, [r2, #48]	@ 0x30
 8003736:	4b0e      	ldr	r3, [pc, #56]	@ (8003770 <HAL_TIM_MspPostInit+0x1c0>)
 8003738:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800373a:	f003 0301 	and.w	r3, r3, #1
 800373e:	60fb      	str	r3, [r7, #12]
 8003740:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Servo1PWM_Pin;
 8003742:	2380      	movs	r3, #128	@ 0x80
 8003744:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003746:	2302      	movs	r3, #2
 8003748:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800374a:	2300      	movs	r3, #0
 800374c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800374e:	2300      	movs	r3, #0
 8003750:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM14;
 8003752:	2309      	movs	r3, #9
 8003754:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(Servo1PWM_GPIO_Port, &GPIO_InitStruct);
 8003756:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800375a:	4619      	mov	r1, r3
 800375c:	4809      	ldr	r0, [pc, #36]	@ (8003784 <HAL_TIM_MspPostInit+0x1d4>)
 800375e:	f001 f9e1 	bl	8004b24 <HAL_GPIO_Init>
}
 8003762:	bf00      	nop
 8003764:	3738      	adds	r7, #56	@ 0x38
 8003766:	46bd      	mov	sp, r7
 8003768:	bd80      	pop	{r7, pc}
 800376a:	bf00      	nop
 800376c:	40010000 	.word	0x40010000
 8003770:	40023800 	.word	0x40023800
 8003774:	40021000 	.word	0x40021000
 8003778:	40020400 	.word	0x40020400
 800377c:	40000400 	.word	0x40000400
 8003780:	40000c00 	.word	0x40000c00
 8003784:	40020000 	.word	0x40020000
 8003788:	40014000 	.word	0x40014000
 800378c:	40002000 	.word	0x40002000

08003790 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003790:	b580      	push	{r7, lr}
 8003792:	b0b4      	sub	sp, #208	@ 0xd0
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003798:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 800379c:	2200      	movs	r2, #0
 800379e:	601a      	str	r2, [r3, #0]
 80037a0:	605a      	str	r2, [r3, #4]
 80037a2:	609a      	str	r2, [r3, #8]
 80037a4:	60da      	str	r2, [r3, #12]
 80037a6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80037a8:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80037ac:	2284      	movs	r2, #132	@ 0x84
 80037ae:	2100      	movs	r1, #0
 80037b0:	4618      	mov	r0, r3
 80037b2:	f008 f8e9 	bl	800b988 <memset>
  if(huart->Instance==UART4)
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	4a8a      	ldr	r2, [pc, #552]	@ (80039e4 <HAL_UART_MspInit+0x254>)
 80037bc:	4293      	cmp	r3, r2
 80037be:	d174      	bne.n	80038aa <HAL_UART_MspInit+0x11a>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 80037c0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80037c4:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 80037c6:	2300      	movs	r3, #0
 80037c8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80037cc:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80037d0:	4618      	mov	r0, r3
 80037d2:	f002 fe67 	bl	80064a4 <HAL_RCCEx_PeriphCLKConfig>
 80037d6:	4603      	mov	r3, r0
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d001      	beq.n	80037e0 <HAL_UART_MspInit+0x50>
    {
      Error_Handler();
 80037dc:	f7ff fcf2 	bl	80031c4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80037e0:	4b81      	ldr	r3, [pc, #516]	@ (80039e8 <HAL_UART_MspInit+0x258>)
 80037e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037e4:	4a80      	ldr	r2, [pc, #512]	@ (80039e8 <HAL_UART_MspInit+0x258>)
 80037e6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80037ea:	6413      	str	r3, [r2, #64]	@ 0x40
 80037ec:	4b7e      	ldr	r3, [pc, #504]	@ (80039e8 <HAL_UART_MspInit+0x258>)
 80037ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037f0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80037f4:	637b      	str	r3, [r7, #52]	@ 0x34
 80037f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80037f8:	4b7b      	ldr	r3, [pc, #492]	@ (80039e8 <HAL_UART_MspInit+0x258>)
 80037fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037fc:	4a7a      	ldr	r2, [pc, #488]	@ (80039e8 <HAL_UART_MspInit+0x258>)
 80037fe:	f043 0304 	orr.w	r3, r3, #4
 8003802:	6313      	str	r3, [r2, #48]	@ 0x30
 8003804:	4b78      	ldr	r3, [pc, #480]	@ (80039e8 <HAL_UART_MspInit+0x258>)
 8003806:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003808:	f003 0304 	and.w	r3, r3, #4
 800380c:	633b      	str	r3, [r7, #48]	@ 0x30
 800380e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003810:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8003814:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003818:	2302      	movs	r3, #2
 800381a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800381e:	2300      	movs	r3, #0
 8003820:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003824:	2303      	movs	r3, #3
 8003826:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800382a:	2308      	movs	r3, #8
 800382c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003830:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 8003834:	4619      	mov	r1, r3
 8003836:	486d      	ldr	r0, [pc, #436]	@ (80039ec <HAL_UART_MspInit+0x25c>)
 8003838:	f001 f974 	bl	8004b24 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream2;
 800383c:	4b6c      	ldr	r3, [pc, #432]	@ (80039f0 <HAL_UART_MspInit+0x260>)
 800383e:	4a6d      	ldr	r2, [pc, #436]	@ (80039f4 <HAL_UART_MspInit+0x264>)
 8003840:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Channel = DMA_CHANNEL_4;
 8003842:	4b6b      	ldr	r3, [pc, #428]	@ (80039f0 <HAL_UART_MspInit+0x260>)
 8003844:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8003848:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800384a:	4b69      	ldr	r3, [pc, #420]	@ (80039f0 <HAL_UART_MspInit+0x260>)
 800384c:	2200      	movs	r2, #0
 800384e:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003850:	4b67      	ldr	r3, [pc, #412]	@ (80039f0 <HAL_UART_MspInit+0x260>)
 8003852:	2200      	movs	r2, #0
 8003854:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003856:	4b66      	ldr	r3, [pc, #408]	@ (80039f0 <HAL_UART_MspInit+0x260>)
 8003858:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800385c:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800385e:	4b64      	ldr	r3, [pc, #400]	@ (80039f0 <HAL_UART_MspInit+0x260>)
 8003860:	2200      	movs	r2, #0
 8003862:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003864:	4b62      	ldr	r3, [pc, #392]	@ (80039f0 <HAL_UART_MspInit+0x260>)
 8003866:	2200      	movs	r2, #0
 8003868:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 800386a:	4b61      	ldr	r3, [pc, #388]	@ (80039f0 <HAL_UART_MspInit+0x260>)
 800386c:	2200      	movs	r2, #0
 800386e:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003870:	4b5f      	ldr	r3, [pc, #380]	@ (80039f0 <HAL_UART_MspInit+0x260>)
 8003872:	2200      	movs	r2, #0
 8003874:	621a      	str	r2, [r3, #32]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003876:	4b5e      	ldr	r3, [pc, #376]	@ (80039f0 <HAL_UART_MspInit+0x260>)
 8003878:	2200      	movs	r2, #0
 800387a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 800387c:	485c      	ldr	r0, [pc, #368]	@ (80039f0 <HAL_UART_MspInit+0x260>)
 800387e:	f000 fd47 	bl	8004310 <HAL_DMA_Init>
 8003882:	4603      	mov	r3, r0
 8003884:	2b00      	cmp	r3, #0
 8003886:	d001      	beq.n	800388c <HAL_UART_MspInit+0xfc>
    {
      Error_Handler();
 8003888:	f7ff fc9c 	bl	80031c4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	4a58      	ldr	r2, [pc, #352]	@ (80039f0 <HAL_UART_MspInit+0x260>)
 8003890:	675a      	str	r2, [r3, #116]	@ 0x74
 8003892:	4a57      	ldr	r2, [pc, #348]	@ (80039f0 <HAL_UART_MspInit+0x260>)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	6393      	str	r3, [r2, #56]	@ 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8003898:	2200      	movs	r2, #0
 800389a:	2100      	movs	r1, #0
 800389c:	2034      	movs	r0, #52	@ 0x34
 800389e:	f000 fd00 	bl	80042a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 80038a2:	2034      	movs	r0, #52	@ 0x34
 80038a4:	f000 fd19 	bl	80042da <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 80038a8:	e1e2      	b.n	8003c70 <HAL_UART_MspInit+0x4e0>
  else if(huart->Instance==UART5)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	4a52      	ldr	r2, [pc, #328]	@ (80039f8 <HAL_UART_MspInit+0x268>)
 80038b0:	4293      	cmp	r3, r2
 80038b2:	f040 80a9 	bne.w	8003a08 <HAL_UART_MspInit+0x278>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 80038b6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80038ba:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
 80038bc:	2300      	movs	r3, #0
 80038be:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80038c2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80038c6:	4618      	mov	r0, r3
 80038c8:	f002 fdec 	bl	80064a4 <HAL_RCCEx_PeriphCLKConfig>
 80038cc:	4603      	mov	r3, r0
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d001      	beq.n	80038d6 <HAL_UART_MspInit+0x146>
      Error_Handler();
 80038d2:	f7ff fc77 	bl	80031c4 <Error_Handler>
    __HAL_RCC_UART5_CLK_ENABLE();
 80038d6:	4b44      	ldr	r3, [pc, #272]	@ (80039e8 <HAL_UART_MspInit+0x258>)
 80038d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038da:	4a43      	ldr	r2, [pc, #268]	@ (80039e8 <HAL_UART_MspInit+0x258>)
 80038dc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80038e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80038e2:	4b41      	ldr	r3, [pc, #260]	@ (80039e8 <HAL_UART_MspInit+0x258>)
 80038e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038e6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80038ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80038ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80038ee:	4b3e      	ldr	r3, [pc, #248]	@ (80039e8 <HAL_UART_MspInit+0x258>)
 80038f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038f2:	4a3d      	ldr	r2, [pc, #244]	@ (80039e8 <HAL_UART_MspInit+0x258>)
 80038f4:	f043 0304 	orr.w	r3, r3, #4
 80038f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80038fa:	4b3b      	ldr	r3, [pc, #236]	@ (80039e8 <HAL_UART_MspInit+0x258>)
 80038fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038fe:	f003 0304 	and.w	r3, r3, #4
 8003902:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003904:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003906:	4b38      	ldr	r3, [pc, #224]	@ (80039e8 <HAL_UART_MspInit+0x258>)
 8003908:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800390a:	4a37      	ldr	r2, [pc, #220]	@ (80039e8 <HAL_UART_MspInit+0x258>)
 800390c:	f043 0308 	orr.w	r3, r3, #8
 8003910:	6313      	str	r3, [r2, #48]	@ 0x30
 8003912:	4b35      	ldr	r3, [pc, #212]	@ (80039e8 <HAL_UART_MspInit+0x258>)
 8003914:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003916:	f003 0308 	and.w	r3, r3, #8
 800391a:	627b      	str	r3, [r7, #36]	@ 0x24
 800391c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800391e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003922:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003926:	2302      	movs	r3, #2
 8003928:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800392c:	2300      	movs	r3, #0
 800392e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003932:	2303      	movs	r3, #3
 8003934:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8003938:	2308      	movs	r3, #8
 800393a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800393e:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 8003942:	4619      	mov	r1, r3
 8003944:	4829      	ldr	r0, [pc, #164]	@ (80039ec <HAL_UART_MspInit+0x25c>)
 8003946:	f001 f8ed 	bl	8004b24 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800394a:	2304      	movs	r3, #4
 800394c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003950:	2302      	movs	r3, #2
 8003952:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003956:	2300      	movs	r3, #0
 8003958:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800395c:	2303      	movs	r3, #3
 800395e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8003962:	2308      	movs	r3, #8
 8003964:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003968:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 800396c:	4619      	mov	r1, r3
 800396e:	4823      	ldr	r0, [pc, #140]	@ (80039fc <HAL_UART_MspInit+0x26c>)
 8003970:	f001 f8d8 	bl	8004b24 <HAL_GPIO_Init>
    hdma_uart5_rx.Instance = DMA1_Stream0;
 8003974:	4b22      	ldr	r3, [pc, #136]	@ (8003a00 <HAL_UART_MspInit+0x270>)
 8003976:	4a23      	ldr	r2, [pc, #140]	@ (8003a04 <HAL_UART_MspInit+0x274>)
 8003978:	601a      	str	r2, [r3, #0]
    hdma_uart5_rx.Init.Channel = DMA_CHANNEL_4;
 800397a:	4b21      	ldr	r3, [pc, #132]	@ (8003a00 <HAL_UART_MspInit+0x270>)
 800397c:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8003980:	605a      	str	r2, [r3, #4]
    hdma_uart5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003982:	4b1f      	ldr	r3, [pc, #124]	@ (8003a00 <HAL_UART_MspInit+0x270>)
 8003984:	2200      	movs	r2, #0
 8003986:	609a      	str	r2, [r3, #8]
    hdma_uart5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003988:	4b1d      	ldr	r3, [pc, #116]	@ (8003a00 <HAL_UART_MspInit+0x270>)
 800398a:	2200      	movs	r2, #0
 800398c:	60da      	str	r2, [r3, #12]
    hdma_uart5_rx.Init.MemInc = DMA_MINC_ENABLE;
 800398e:	4b1c      	ldr	r3, [pc, #112]	@ (8003a00 <HAL_UART_MspInit+0x270>)
 8003990:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003994:	611a      	str	r2, [r3, #16]
    hdma_uart5_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003996:	4b1a      	ldr	r3, [pc, #104]	@ (8003a00 <HAL_UART_MspInit+0x270>)
 8003998:	2200      	movs	r2, #0
 800399a:	615a      	str	r2, [r3, #20]
    hdma_uart5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800399c:	4b18      	ldr	r3, [pc, #96]	@ (8003a00 <HAL_UART_MspInit+0x270>)
 800399e:	2200      	movs	r2, #0
 80039a0:	619a      	str	r2, [r3, #24]
    hdma_uart5_rx.Init.Mode = DMA_NORMAL;
 80039a2:	4b17      	ldr	r3, [pc, #92]	@ (8003a00 <HAL_UART_MspInit+0x270>)
 80039a4:	2200      	movs	r2, #0
 80039a6:	61da      	str	r2, [r3, #28]
    hdma_uart5_rx.Init.Priority = DMA_PRIORITY_LOW;
 80039a8:	4b15      	ldr	r3, [pc, #84]	@ (8003a00 <HAL_UART_MspInit+0x270>)
 80039aa:	2200      	movs	r2, #0
 80039ac:	621a      	str	r2, [r3, #32]
    hdma_uart5_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80039ae:	4b14      	ldr	r3, [pc, #80]	@ (8003a00 <HAL_UART_MspInit+0x270>)
 80039b0:	2200      	movs	r2, #0
 80039b2:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart5_rx) != HAL_OK)
 80039b4:	4812      	ldr	r0, [pc, #72]	@ (8003a00 <HAL_UART_MspInit+0x270>)
 80039b6:	f000 fcab 	bl	8004310 <HAL_DMA_Init>
 80039ba:	4603      	mov	r3, r0
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d001      	beq.n	80039c4 <HAL_UART_MspInit+0x234>
      Error_Handler();
 80039c0:	f7ff fc00 	bl	80031c4 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_uart5_rx);
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	4a0e      	ldr	r2, [pc, #56]	@ (8003a00 <HAL_UART_MspInit+0x270>)
 80039c8:	675a      	str	r2, [r3, #116]	@ 0x74
 80039ca:	4a0d      	ldr	r2, [pc, #52]	@ (8003a00 <HAL_UART_MspInit+0x270>)
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 80039d0:	2200      	movs	r2, #0
 80039d2:	2100      	movs	r1, #0
 80039d4:	2035      	movs	r0, #53	@ 0x35
 80039d6:	f000 fc64 	bl	80042a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 80039da:	2035      	movs	r0, #53	@ 0x35
 80039dc:	f000 fc7d 	bl	80042da <HAL_NVIC_EnableIRQ>
}
 80039e0:	e146      	b.n	8003c70 <HAL_UART_MspInit+0x4e0>
 80039e2:	bf00      	nop
 80039e4:	40004c00 	.word	0x40004c00
 80039e8:	40023800 	.word	0x40023800
 80039ec:	40020800 	.word	0x40020800
 80039f0:	200006e8 	.word	0x200006e8
 80039f4:	40026040 	.word	0x40026040
 80039f8:	40005000 	.word	0x40005000
 80039fc:	40020c00 	.word	0x40020c00
 8003a00:	20000748 	.word	0x20000748
 8003a04:	40026010 	.word	0x40026010
  else if(huart->Instance==USART2)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	4a9a      	ldr	r2, [pc, #616]	@ (8003c78 <HAL_UART_MspInit+0x4e8>)
 8003a0e:	4293      	cmp	r3, r2
 8003a10:	d172      	bne.n	8003af8 <HAL_UART_MspInit+0x368>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8003a12:	2380      	movs	r3, #128	@ 0x80
 8003a14:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8003a16:	2300      	movs	r3, #0
 8003a18:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003a1c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8003a20:	4618      	mov	r0, r3
 8003a22:	f002 fd3f 	bl	80064a4 <HAL_RCCEx_PeriphCLKConfig>
 8003a26:	4603      	mov	r3, r0
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d001      	beq.n	8003a30 <HAL_UART_MspInit+0x2a0>
      Error_Handler();
 8003a2c:	f7ff fbca 	bl	80031c4 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8003a30:	4b92      	ldr	r3, [pc, #584]	@ (8003c7c <HAL_UART_MspInit+0x4ec>)
 8003a32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a34:	4a91      	ldr	r2, [pc, #580]	@ (8003c7c <HAL_UART_MspInit+0x4ec>)
 8003a36:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a3a:	6413      	str	r3, [r2, #64]	@ 0x40
 8003a3c:	4b8f      	ldr	r3, [pc, #572]	@ (8003c7c <HAL_UART_MspInit+0x4ec>)
 8003a3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a40:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a44:	623b      	str	r3, [r7, #32]
 8003a46:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003a48:	4b8c      	ldr	r3, [pc, #560]	@ (8003c7c <HAL_UART_MspInit+0x4ec>)
 8003a4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a4c:	4a8b      	ldr	r2, [pc, #556]	@ (8003c7c <HAL_UART_MspInit+0x4ec>)
 8003a4e:	f043 0308 	orr.w	r3, r3, #8
 8003a52:	6313      	str	r3, [r2, #48]	@ 0x30
 8003a54:	4b89      	ldr	r3, [pc, #548]	@ (8003c7c <HAL_UART_MspInit+0x4ec>)
 8003a56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a58:	f003 0308 	and.w	r3, r3, #8
 8003a5c:	61fb      	str	r3, [r7, #28]
 8003a5e:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8003a60:	2360      	movs	r3, #96	@ 0x60
 8003a62:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a66:	2302      	movs	r3, #2
 8003a68:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a6c:	2300      	movs	r3, #0
 8003a6e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a72:	2303      	movs	r3, #3
 8003a74:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003a78:	2307      	movs	r3, #7
 8003a7a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003a7e:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 8003a82:	4619      	mov	r1, r3
 8003a84:	487e      	ldr	r0, [pc, #504]	@ (8003c80 <HAL_UART_MspInit+0x4f0>)
 8003a86:	f001 f84d 	bl	8004b24 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8003a8a:	4b7e      	ldr	r3, [pc, #504]	@ (8003c84 <HAL_UART_MspInit+0x4f4>)
 8003a8c:	4a7e      	ldr	r2, [pc, #504]	@ (8003c88 <HAL_UART_MspInit+0x4f8>)
 8003a8e:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8003a90:	4b7c      	ldr	r3, [pc, #496]	@ (8003c84 <HAL_UART_MspInit+0x4f4>)
 8003a92:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8003a96:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003a98:	4b7a      	ldr	r3, [pc, #488]	@ (8003c84 <HAL_UART_MspInit+0x4f4>)
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003a9e:	4b79      	ldr	r3, [pc, #484]	@ (8003c84 <HAL_UART_MspInit+0x4f4>)
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003aa4:	4b77      	ldr	r3, [pc, #476]	@ (8003c84 <HAL_UART_MspInit+0x4f4>)
 8003aa6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003aaa:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003aac:	4b75      	ldr	r3, [pc, #468]	@ (8003c84 <HAL_UART_MspInit+0x4f4>)
 8003aae:	2200      	movs	r2, #0
 8003ab0:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003ab2:	4b74      	ldr	r3, [pc, #464]	@ (8003c84 <HAL_UART_MspInit+0x4f4>)
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8003ab8:	4b72      	ldr	r3, [pc, #456]	@ (8003c84 <HAL_UART_MspInit+0x4f4>)
 8003aba:	2200      	movs	r2, #0
 8003abc:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003abe:	4b71      	ldr	r3, [pc, #452]	@ (8003c84 <HAL_UART_MspInit+0x4f4>)
 8003ac0:	2200      	movs	r2, #0
 8003ac2:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003ac4:	4b6f      	ldr	r3, [pc, #444]	@ (8003c84 <HAL_UART_MspInit+0x4f4>)
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8003aca:	486e      	ldr	r0, [pc, #440]	@ (8003c84 <HAL_UART_MspInit+0x4f4>)
 8003acc:	f000 fc20 	bl	8004310 <HAL_DMA_Init>
 8003ad0:	4603      	mov	r3, r0
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d001      	beq.n	8003ada <HAL_UART_MspInit+0x34a>
      Error_Handler();
 8003ad6:	f7ff fb75 	bl	80031c4 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	4a69      	ldr	r2, [pc, #420]	@ (8003c84 <HAL_UART_MspInit+0x4f4>)
 8003ade:	675a      	str	r2, [r3, #116]	@ 0x74
 8003ae0:	4a68      	ldr	r2, [pc, #416]	@ (8003c84 <HAL_UART_MspInit+0x4f4>)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003ae6:	2200      	movs	r2, #0
 8003ae8:	2100      	movs	r1, #0
 8003aea:	2026      	movs	r0, #38	@ 0x26
 8003aec:	f000 fbd9 	bl	80042a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003af0:	2026      	movs	r0, #38	@ 0x26
 8003af2:	f000 fbf2 	bl	80042da <HAL_NVIC_EnableIRQ>
}
 8003af6:	e0bb      	b.n	8003c70 <HAL_UART_MspInit+0x4e0>
  else if(huart->Instance==USART3)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	4a63      	ldr	r2, [pc, #396]	@ (8003c8c <HAL_UART_MspInit+0x4fc>)
 8003afe:	4293      	cmp	r3, r2
 8003b00:	d13e      	bne.n	8003b80 <HAL_UART_MspInit+0x3f0>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8003b02:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003b06:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8003b08:	2300      	movs	r3, #0
 8003b0a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003b0e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8003b12:	4618      	mov	r0, r3
 8003b14:	f002 fcc6 	bl	80064a4 <HAL_RCCEx_PeriphCLKConfig>
 8003b18:	4603      	mov	r3, r0
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d001      	beq.n	8003b22 <HAL_UART_MspInit+0x392>
      Error_Handler();
 8003b1e:	f7ff fb51 	bl	80031c4 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003b22:	4b56      	ldr	r3, [pc, #344]	@ (8003c7c <HAL_UART_MspInit+0x4ec>)
 8003b24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b26:	4a55      	ldr	r2, [pc, #340]	@ (8003c7c <HAL_UART_MspInit+0x4ec>)
 8003b28:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003b2c:	6413      	str	r3, [r2, #64]	@ 0x40
 8003b2e:	4b53      	ldr	r3, [pc, #332]	@ (8003c7c <HAL_UART_MspInit+0x4ec>)
 8003b30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b32:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003b36:	61bb      	str	r3, [r7, #24]
 8003b38:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003b3a:	4b50      	ldr	r3, [pc, #320]	@ (8003c7c <HAL_UART_MspInit+0x4ec>)
 8003b3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b3e:	4a4f      	ldr	r2, [pc, #316]	@ (8003c7c <HAL_UART_MspInit+0x4ec>)
 8003b40:	f043 0308 	orr.w	r3, r3, #8
 8003b44:	6313      	str	r3, [r2, #48]	@ 0x30
 8003b46:	4b4d      	ldr	r3, [pc, #308]	@ (8003c7c <HAL_UART_MspInit+0x4ec>)
 8003b48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b4a:	f003 0308 	and.w	r3, r3, #8
 8003b4e:	617b      	str	r3, [r7, #20]
 8003b50:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8003b52:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003b56:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b5a:	2302      	movs	r3, #2
 8003b5c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003b60:	2301      	movs	r3, #1
 8003b62:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b66:	2303      	movs	r3, #3
 8003b68:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003b6c:	2307      	movs	r3, #7
 8003b6e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003b72:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 8003b76:	4619      	mov	r1, r3
 8003b78:	4841      	ldr	r0, [pc, #260]	@ (8003c80 <HAL_UART_MspInit+0x4f0>)
 8003b7a:	f000 ffd3 	bl	8004b24 <HAL_GPIO_Init>
}
 8003b7e:	e077      	b.n	8003c70 <HAL_UART_MspInit+0x4e0>
  else if(huart->Instance==USART6)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	4a42      	ldr	r2, [pc, #264]	@ (8003c90 <HAL_UART_MspInit+0x500>)
 8003b86:	4293      	cmp	r3, r2
 8003b88:	d172      	bne.n	8003c70 <HAL_UART_MspInit+0x4e0>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8003b8a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003b8e:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 8003b90:	2300      	movs	r3, #0
 8003b92:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003b96:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8003b9a:	4618      	mov	r0, r3
 8003b9c:	f002 fc82 	bl	80064a4 <HAL_RCCEx_PeriphCLKConfig>
 8003ba0:	4603      	mov	r3, r0
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d001      	beq.n	8003baa <HAL_UART_MspInit+0x41a>
      Error_Handler();
 8003ba6:	f7ff fb0d 	bl	80031c4 <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 8003baa:	4b34      	ldr	r3, [pc, #208]	@ (8003c7c <HAL_UART_MspInit+0x4ec>)
 8003bac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bae:	4a33      	ldr	r2, [pc, #204]	@ (8003c7c <HAL_UART_MspInit+0x4ec>)
 8003bb0:	f043 0320 	orr.w	r3, r3, #32
 8003bb4:	6453      	str	r3, [r2, #68]	@ 0x44
 8003bb6:	4b31      	ldr	r3, [pc, #196]	@ (8003c7c <HAL_UART_MspInit+0x4ec>)
 8003bb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bba:	f003 0320 	and.w	r3, r3, #32
 8003bbe:	613b      	str	r3, [r7, #16]
 8003bc0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003bc2:	4b2e      	ldr	r3, [pc, #184]	@ (8003c7c <HAL_UART_MspInit+0x4ec>)
 8003bc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bc6:	4a2d      	ldr	r2, [pc, #180]	@ (8003c7c <HAL_UART_MspInit+0x4ec>)
 8003bc8:	f043 0304 	orr.w	r3, r3, #4
 8003bcc:	6313      	str	r3, [r2, #48]	@ 0x30
 8003bce:	4b2b      	ldr	r3, [pc, #172]	@ (8003c7c <HAL_UART_MspInit+0x4ec>)
 8003bd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bd2:	f003 0304 	and.w	r3, r3, #4
 8003bd6:	60fb      	str	r3, [r7, #12]
 8003bd8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003bda:	23c0      	movs	r3, #192	@ 0xc0
 8003bdc:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003be0:	2302      	movs	r3, #2
 8003be2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003be6:	2300      	movs	r3, #0
 8003be8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003bec:	2303      	movs	r3, #3
 8003bee:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8003bf2:	2308      	movs	r3, #8
 8003bf4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003bf8:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 8003bfc:	4619      	mov	r1, r3
 8003bfe:	4825      	ldr	r0, [pc, #148]	@ (8003c94 <HAL_UART_MspInit+0x504>)
 8003c00:	f000 ff90 	bl	8004b24 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 8003c04:	4b24      	ldr	r3, [pc, #144]	@ (8003c98 <HAL_UART_MspInit+0x508>)
 8003c06:	4a25      	ldr	r2, [pc, #148]	@ (8003c9c <HAL_UART_MspInit+0x50c>)
 8003c08:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8003c0a:	4b23      	ldr	r3, [pc, #140]	@ (8003c98 <HAL_UART_MspInit+0x508>)
 8003c0c:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 8003c10:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003c12:	4b21      	ldr	r3, [pc, #132]	@ (8003c98 <HAL_UART_MspInit+0x508>)
 8003c14:	2200      	movs	r2, #0
 8003c16:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003c18:	4b1f      	ldr	r3, [pc, #124]	@ (8003c98 <HAL_UART_MspInit+0x508>)
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003c1e:	4b1e      	ldr	r3, [pc, #120]	@ (8003c98 <HAL_UART_MspInit+0x508>)
 8003c20:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003c24:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003c26:	4b1c      	ldr	r3, [pc, #112]	@ (8003c98 <HAL_UART_MspInit+0x508>)
 8003c28:	2200      	movs	r2, #0
 8003c2a:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003c2c:	4b1a      	ldr	r3, [pc, #104]	@ (8003c98 <HAL_UART_MspInit+0x508>)
 8003c2e:	2200      	movs	r2, #0
 8003c30:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 8003c32:	4b19      	ldr	r3, [pc, #100]	@ (8003c98 <HAL_UART_MspInit+0x508>)
 8003c34:	2200      	movs	r2, #0
 8003c36:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003c38:	4b17      	ldr	r3, [pc, #92]	@ (8003c98 <HAL_UART_MspInit+0x508>)
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003c3e:	4b16      	ldr	r3, [pc, #88]	@ (8003c98 <HAL_UART_MspInit+0x508>)
 8003c40:	2200      	movs	r2, #0
 8003c42:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8003c44:	4814      	ldr	r0, [pc, #80]	@ (8003c98 <HAL_UART_MspInit+0x508>)
 8003c46:	f000 fb63 	bl	8004310 <HAL_DMA_Init>
 8003c4a:	4603      	mov	r3, r0
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d001      	beq.n	8003c54 <HAL_UART_MspInit+0x4c4>
      Error_Handler();
 8003c50:	f7ff fab8 	bl	80031c4 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	4a10      	ldr	r2, [pc, #64]	@ (8003c98 <HAL_UART_MspInit+0x508>)
 8003c58:	675a      	str	r2, [r3, #116]	@ 0x74
 8003c5a:	4a0f      	ldr	r2, [pc, #60]	@ (8003c98 <HAL_UART_MspInit+0x508>)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8003c60:	2200      	movs	r2, #0
 8003c62:	2100      	movs	r1, #0
 8003c64:	2047      	movs	r0, #71	@ 0x47
 8003c66:	f000 fb1c 	bl	80042a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8003c6a:	2047      	movs	r0, #71	@ 0x47
 8003c6c:	f000 fb35 	bl	80042da <HAL_NVIC_EnableIRQ>
}
 8003c70:	bf00      	nop
 8003c72:	37d0      	adds	r7, #208	@ 0xd0
 8003c74:	46bd      	mov	sp, r7
 8003c76:	bd80      	pop	{r7, pc}
 8003c78:	40004400 	.word	0x40004400
 8003c7c:	40023800 	.word	0x40023800
 8003c80:	40020c00 	.word	0x40020c00
 8003c84:	200007a8 	.word	0x200007a8
 8003c88:	40026088 	.word	0x40026088
 8003c8c:	40004800 	.word	0x40004800
 8003c90:	40011400 	.word	0x40011400
 8003c94:	40020800 	.word	0x40020800
 8003c98:	20000808 	.word	0x20000808
 8003c9c:	40026428 	.word	0x40026428

08003ca0 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8003ca0:	b580      	push	{r7, lr}
 8003ca2:	b0ac      	sub	sp, #176	@ 0xb0
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ca8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8003cac:	2200      	movs	r2, #0
 8003cae:	601a      	str	r2, [r3, #0]
 8003cb0:	605a      	str	r2, [r3, #4]
 8003cb2:	609a      	str	r2, [r3, #8]
 8003cb4:	60da      	str	r2, [r3, #12]
 8003cb6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003cb8:	f107 0318 	add.w	r3, r7, #24
 8003cbc:	2284      	movs	r2, #132	@ 0x84
 8003cbe:	2100      	movs	r1, #0
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	f007 fe61 	bl	800b988 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003cce:	d159      	bne.n	8003d84 <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8003cd0:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8003cd4:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8003cd6:	2300      	movs	r3, #0
 8003cd8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003cdc:	f107 0318 	add.w	r3, r7, #24
 8003ce0:	4618      	mov	r0, r3
 8003ce2:	f002 fbdf 	bl	80064a4 <HAL_RCCEx_PeriphCLKConfig>
 8003ce6:	4603      	mov	r3, r0
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d001      	beq.n	8003cf0 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8003cec:	f7ff fa6a 	bl	80031c4 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003cf0:	4b26      	ldr	r3, [pc, #152]	@ (8003d8c <HAL_PCD_MspInit+0xec>)
 8003cf2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cf4:	4a25      	ldr	r2, [pc, #148]	@ (8003d8c <HAL_PCD_MspInit+0xec>)
 8003cf6:	f043 0301 	orr.w	r3, r3, #1
 8003cfa:	6313      	str	r3, [r2, #48]	@ 0x30
 8003cfc:	4b23      	ldr	r3, [pc, #140]	@ (8003d8c <HAL_PCD_MspInit+0xec>)
 8003cfe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d00:	f003 0301 	and.w	r3, r3, #1
 8003d04:	617b      	str	r3, [r7, #20]
 8003d06:	697b      	ldr	r3, [r7, #20]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8003d08:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8003d0c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d10:	2302      	movs	r3, #2
 8003d12:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d16:	2300      	movs	r3, #0
 8003d18:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003d1c:	2303      	movs	r3, #3
 8003d1e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8003d22:	230a      	movs	r3, #10
 8003d24:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d28:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8003d2c:	4619      	mov	r1, r3
 8003d2e:	4818      	ldr	r0, [pc, #96]	@ (8003d90 <HAL_PCD_MspInit+0xf0>)
 8003d30:	f000 fef8 	bl	8004b24 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8003d34:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003d38:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003d3c:	2300      	movs	r3, #0
 8003d3e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d42:	2300      	movs	r3, #0
 8003d44:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8003d48:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8003d4c:	4619      	mov	r1, r3
 8003d4e:	4810      	ldr	r0, [pc, #64]	@ (8003d90 <HAL_PCD_MspInit+0xf0>)
 8003d50:	f000 fee8 	bl	8004b24 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8003d54:	4b0d      	ldr	r3, [pc, #52]	@ (8003d8c <HAL_PCD_MspInit+0xec>)
 8003d56:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d58:	4a0c      	ldr	r2, [pc, #48]	@ (8003d8c <HAL_PCD_MspInit+0xec>)
 8003d5a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003d5e:	6353      	str	r3, [r2, #52]	@ 0x34
 8003d60:	4b0a      	ldr	r3, [pc, #40]	@ (8003d8c <HAL_PCD_MspInit+0xec>)
 8003d62:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d64:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d68:	613b      	str	r3, [r7, #16]
 8003d6a:	693b      	ldr	r3, [r7, #16]
 8003d6c:	4b07      	ldr	r3, [pc, #28]	@ (8003d8c <HAL_PCD_MspInit+0xec>)
 8003d6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d70:	4a06      	ldr	r2, [pc, #24]	@ (8003d8c <HAL_PCD_MspInit+0xec>)
 8003d72:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003d76:	6453      	str	r3, [r2, #68]	@ 0x44
 8003d78:	4b04      	ldr	r3, [pc, #16]	@ (8003d8c <HAL_PCD_MspInit+0xec>)
 8003d7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d7c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003d80:	60fb      	str	r3, [r7, #12]
 8003d82:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8003d84:	bf00      	nop
 8003d86:	37b0      	adds	r7, #176	@ 0xb0
 8003d88:	46bd      	mov	sp, r7
 8003d8a:	bd80      	pop	{r7, pc}
 8003d8c:	40023800 	.word	0x40023800
 8003d90:	40020000 	.word	0x40020000

08003d94 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003d94:	b480      	push	{r7}
 8003d96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003d98:	bf00      	nop
 8003d9a:	e7fd      	b.n	8003d98 <NMI_Handler+0x4>

08003d9c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003d9c:	b480      	push	{r7}
 8003d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003da0:	bf00      	nop
 8003da2:	e7fd      	b.n	8003da0 <HardFault_Handler+0x4>

08003da4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003da4:	b480      	push	{r7}
 8003da6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003da8:	bf00      	nop
 8003daa:	e7fd      	b.n	8003da8 <MemManage_Handler+0x4>

08003dac <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003dac:	b480      	push	{r7}
 8003dae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003db0:	bf00      	nop
 8003db2:	e7fd      	b.n	8003db0 <BusFault_Handler+0x4>

08003db4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003db4:	b480      	push	{r7}
 8003db6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003db8:	bf00      	nop
 8003dba:	e7fd      	b.n	8003db8 <UsageFault_Handler+0x4>

08003dbc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003dbc:	b480      	push	{r7}
 8003dbe:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003dc0:	bf00      	nop
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc8:	4770      	bx	lr

08003dca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003dca:	b480      	push	{r7}
 8003dcc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003dce:	bf00      	nop
 8003dd0:	46bd      	mov	sp, r7
 8003dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd6:	4770      	bx	lr

08003dd8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003dd8:	b480      	push	{r7}
 8003dda:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003ddc:	bf00      	nop
 8003dde:	46bd      	mov	sp, r7
 8003de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de4:	4770      	bx	lr

08003de6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003de6:	b580      	push	{r7, lr}
 8003de8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003dea:	f000 f93b 	bl	8004064 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003dee:	bf00      	nop
 8003df0:	bd80      	pop	{r7, pc}
	...

08003df4 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8003df4:	b580      	push	{r7, lr}
 8003df6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_rx);
 8003df8:	4802      	ldr	r0, [pc, #8]	@ (8003e04 <DMA1_Stream0_IRQHandler+0x10>)
 8003dfa:	f000 fc29 	bl	8004650 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8003dfe:	bf00      	nop
 8003e00:	bd80      	pop	{r7, pc}
 8003e02:	bf00      	nop
 8003e04:	20000748 	.word	0x20000748

08003e08 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 8003e0c:	4802      	ldr	r0, [pc, #8]	@ (8003e18 <DMA1_Stream2_IRQHandler+0x10>)
 8003e0e:	f000 fc1f 	bl	8004650 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8003e12:	bf00      	nop
 8003e14:	bd80      	pop	{r7, pc}
 8003e16:	bf00      	nop
 8003e18:	200006e8 	.word	0x200006e8

08003e1c <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8003e1c:	b580      	push	{r7, lr}
 8003e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8003e20:	4802      	ldr	r0, [pc, #8]	@ (8003e2c <DMA1_Stream5_IRQHandler+0x10>)
 8003e22:	f000 fc15 	bl	8004650 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8003e26:	bf00      	nop
 8003e28:	bd80      	pop	{r7, pc}
 8003e2a:	bf00      	nop
 8003e2c:	200007a8 	.word	0x200007a8

08003e30 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003e34:	4802      	ldr	r0, [pc, #8]	@ (8003e40 <TIM1_CC_IRQHandler+0x10>)
 8003e36:	f004 fa79 	bl	800832c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8003e3a:	bf00      	nop
 8003e3c:	bd80      	pop	{r7, pc}
 8003e3e:	bf00      	nop
 8003e40:	200001e0 	.word	0x200001e0

08003e44 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003e44:	b580      	push	{r7, lr}
 8003e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003e48:	4802      	ldr	r0, [pc, #8]	@ (8003e54 <TIM2_IRQHandler+0x10>)
 8003e4a:	f004 fa6f 	bl	800832c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003e4e:	bf00      	nop
 8003e50:	bd80      	pop	{r7, pc}
 8003e52:	bf00      	nop
 8003e54:	2000022c 	.word	0x2000022c

08003e58 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003e58:	b580      	push	{r7, lr}
 8003e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003e5c:	4802      	ldr	r0, [pc, #8]	@ (8003e68 <TIM3_IRQHandler+0x10>)
 8003e5e:	f004 fa65 	bl	800832c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8003e62:	bf00      	nop
 8003e64:	bd80      	pop	{r7, pc}
 8003e66:	bf00      	nop
 8003e68:	20000278 	.word	0x20000278

08003e6c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8003e70:	4802      	ldr	r0, [pc, #8]	@ (8003e7c <TIM4_IRQHandler+0x10>)
 8003e72:	f004 fa5b 	bl	800832c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8003e76:	bf00      	nop
 8003e78:	bd80      	pop	{r7, pc}
 8003e7a:	bf00      	nop
 8003e7c:	200002c4 	.word	0x200002c4

08003e80 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003e84:	4802      	ldr	r0, [pc, #8]	@ (8003e90 <USART2_IRQHandler+0x10>)
 8003e86:	f005 fb6f 	bl	8009568 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003e8a:	bf00      	nop
 8003e8c:	bd80      	pop	{r7, pc}
 8003e8e:	bf00      	nop
 8003e90:	20000550 	.word	0x20000550

08003e94 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_Btn_Pin);
 8003e98:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8003e9c:	f001 f820 	bl	8004ee0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003ea0:	bf00      	nop
 8003ea2:	bd80      	pop	{r7, pc}

08003ea4 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8003ea8:	4802      	ldr	r0, [pc, #8]	@ (8003eb4 <TIM5_IRQHandler+0x10>)
 8003eaa:	f004 fa3f 	bl	800832c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8003eae:	bf00      	nop
 8003eb0:	bd80      	pop	{r7, pc}
 8003eb2:	bf00      	nop
 8003eb4:	20000310 	.word	0x20000310

08003eb8 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8003ebc:	4802      	ldr	r0, [pc, #8]	@ (8003ec8 <UART4_IRQHandler+0x10>)
 8003ebe:	f005 fb53 	bl	8009568 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8003ec2:	bf00      	nop
 8003ec4:	bd80      	pop	{r7, pc}
 8003ec6:	bf00      	nop
 8003ec8:	20000440 	.word	0x20000440

08003ecc <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8003ecc:	b580      	push	{r7, lr}
 8003ece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8003ed0:	4802      	ldr	r0, [pc, #8]	@ (8003edc <UART5_IRQHandler+0x10>)
 8003ed2:	f005 fb49 	bl	8009568 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 8003ed6:	bf00      	nop
 8003ed8:	bd80      	pop	{r7, pc}
 8003eda:	bf00      	nop
 8003edc:	200004c8 	.word	0x200004c8

08003ee0 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8003ee4:	4802      	ldr	r0, [pc, #8]	@ (8003ef0 <DMA2_Stream1_IRQHandler+0x10>)
 8003ee6:	f000 fbb3 	bl	8004650 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8003eea:	bf00      	nop
 8003eec:	bd80      	pop	{r7, pc}
 8003eee:	bf00      	nop
 8003ef0:	20000808 	.word	0x20000808

08003ef4 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8003ef8:	4802      	ldr	r0, [pc, #8]	@ (8003f04 <USART6_IRQHandler+0x10>)
 8003efa:	f005 fb35 	bl	8009568 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8003efe:	bf00      	nop
 8003f00:	bd80      	pop	{r7, pc}
 8003f02:	bf00      	nop
 8003f04:	20000660 	.word	0x20000660

08003f08 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	b086      	sub	sp, #24
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003f10:	4a14      	ldr	r2, [pc, #80]	@ (8003f64 <_sbrk+0x5c>)
 8003f12:	4b15      	ldr	r3, [pc, #84]	@ (8003f68 <_sbrk+0x60>)
 8003f14:	1ad3      	subs	r3, r2, r3
 8003f16:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003f18:	697b      	ldr	r3, [r7, #20]
 8003f1a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003f1c:	4b13      	ldr	r3, [pc, #76]	@ (8003f6c <_sbrk+0x64>)
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d102      	bne.n	8003f2a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003f24:	4b11      	ldr	r3, [pc, #68]	@ (8003f6c <_sbrk+0x64>)
 8003f26:	4a12      	ldr	r2, [pc, #72]	@ (8003f70 <_sbrk+0x68>)
 8003f28:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003f2a:	4b10      	ldr	r3, [pc, #64]	@ (8003f6c <_sbrk+0x64>)
 8003f2c:	681a      	ldr	r2, [r3, #0]
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	4413      	add	r3, r2
 8003f32:	693a      	ldr	r2, [r7, #16]
 8003f34:	429a      	cmp	r2, r3
 8003f36:	d207      	bcs.n	8003f48 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003f38:	f007 fd2e 	bl	800b998 <__errno>
 8003f3c:	4603      	mov	r3, r0
 8003f3e:	220c      	movs	r2, #12
 8003f40:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003f42:	f04f 33ff 	mov.w	r3, #4294967295
 8003f46:	e009      	b.n	8003f5c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003f48:	4b08      	ldr	r3, [pc, #32]	@ (8003f6c <_sbrk+0x64>)
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003f4e:	4b07      	ldr	r3, [pc, #28]	@ (8003f6c <_sbrk+0x64>)
 8003f50:	681a      	ldr	r2, [r3, #0]
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	4413      	add	r3, r2
 8003f56:	4a05      	ldr	r2, [pc, #20]	@ (8003f6c <_sbrk+0x64>)
 8003f58:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003f5a:	68fb      	ldr	r3, [r7, #12]
}
 8003f5c:	4618      	mov	r0, r3
 8003f5e:	3718      	adds	r7, #24
 8003f60:	46bd      	mov	sp, r7
 8003f62:	bd80      	pop	{r7, pc}
 8003f64:	20050000 	.word	0x20050000
 8003f68:	00000400 	.word	0x00000400
 8003f6c:	20000f38 	.word	0x20000f38
 8003f70:	200010a8 	.word	0x200010a8

08003f74 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003f74:	b480      	push	{r7}
 8003f76:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003f78:	4b06      	ldr	r3, [pc, #24]	@ (8003f94 <SystemInit+0x20>)
 8003f7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f7e:	4a05      	ldr	r2, [pc, #20]	@ (8003f94 <SystemInit+0x20>)
 8003f80:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003f84:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003f88:	bf00      	nop
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f90:	4770      	bx	lr
 8003f92:	bf00      	nop
 8003f94:	e000ed00 	.word	0xe000ed00

08003f98 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   sp, =_estack      /* set stack pointer */
 8003f98:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003fd0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003f9c:	f7ff ffea 	bl	8003f74 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003fa0:	480c      	ldr	r0, [pc, #48]	@ (8003fd4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003fa2:	490d      	ldr	r1, [pc, #52]	@ (8003fd8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003fa4:	4a0d      	ldr	r2, [pc, #52]	@ (8003fdc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003fa6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003fa8:	e002      	b.n	8003fb0 <LoopCopyDataInit>

08003faa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003faa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003fac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003fae:	3304      	adds	r3, #4

08003fb0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003fb0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003fb2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003fb4:	d3f9      	bcc.n	8003faa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003fb6:	4a0a      	ldr	r2, [pc, #40]	@ (8003fe0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003fb8:	4c0a      	ldr	r4, [pc, #40]	@ (8003fe4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003fba:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003fbc:	e001      	b.n	8003fc2 <LoopFillZerobss>

08003fbe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003fbe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003fc0:	3204      	adds	r2, #4

08003fc2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003fc2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003fc4:	d3fb      	bcc.n	8003fbe <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8003fc6:	f007 fced 	bl	800b9a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003fca:	f7fe f967 	bl	800229c <main>
  bx  lr    
 8003fce:	4770      	bx	lr
   ldr   sp, =_estack      /* set stack pointer */
 8003fd0:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8003fd4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003fd8:	200000c0 	.word	0x200000c0
  ldr r2, =_sidata
 8003fdc:	0800ca14 	.word	0x0800ca14
  ldr r2, =_sbss
 8003fe0:	200000c0 	.word	0x200000c0
  ldr r4, =_ebss
 8003fe4:	200010a8 	.word	0x200010a8

08003fe8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003fe8:	e7fe      	b.n	8003fe8 <ADC_IRQHandler>

08003fea <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003fea:	b580      	push	{r7, lr}
 8003fec:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003fee:	2003      	movs	r0, #3
 8003ff0:	f000 f94c 	bl	800428c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003ff4:	2000      	movs	r0, #0
 8003ff6:	f000 f805 	bl	8004004 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003ffa:	f7ff f8e9 	bl	80031d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003ffe:	2300      	movs	r3, #0
}
 8004000:	4618      	mov	r0, r3
 8004002:	bd80      	pop	{r7, pc}

08004004 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004004:	b580      	push	{r7, lr}
 8004006:	b082      	sub	sp, #8
 8004008:	af00      	add	r7, sp, #0
 800400a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800400c:	4b12      	ldr	r3, [pc, #72]	@ (8004058 <HAL_InitTick+0x54>)
 800400e:	681a      	ldr	r2, [r3, #0]
 8004010:	4b12      	ldr	r3, [pc, #72]	@ (800405c <HAL_InitTick+0x58>)
 8004012:	781b      	ldrb	r3, [r3, #0]
 8004014:	4619      	mov	r1, r3
 8004016:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800401a:	fbb3 f3f1 	udiv	r3, r3, r1
 800401e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004022:	4618      	mov	r0, r3
 8004024:	f000 f967 	bl	80042f6 <HAL_SYSTICK_Config>
 8004028:	4603      	mov	r3, r0
 800402a:	2b00      	cmp	r3, #0
 800402c:	d001      	beq.n	8004032 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800402e:	2301      	movs	r3, #1
 8004030:	e00e      	b.n	8004050 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	2b0f      	cmp	r3, #15
 8004036:	d80a      	bhi.n	800404e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004038:	2200      	movs	r2, #0
 800403a:	6879      	ldr	r1, [r7, #4]
 800403c:	f04f 30ff 	mov.w	r0, #4294967295
 8004040:	f000 f92f 	bl	80042a2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004044:	4a06      	ldr	r2, [pc, #24]	@ (8004060 <HAL_InitTick+0x5c>)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800404a:	2300      	movs	r3, #0
 800404c:	e000      	b.n	8004050 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800404e:	2301      	movs	r3, #1
}
 8004050:	4618      	mov	r0, r3
 8004052:	3708      	adds	r7, #8
 8004054:	46bd      	mov	sp, r7
 8004056:	bd80      	pop	{r7, pc}
 8004058:	2000004c 	.word	0x2000004c
 800405c:	20000054 	.word	0x20000054
 8004060:	20000050 	.word	0x20000050

08004064 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004064:	b480      	push	{r7}
 8004066:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004068:	4b06      	ldr	r3, [pc, #24]	@ (8004084 <HAL_IncTick+0x20>)
 800406a:	781b      	ldrb	r3, [r3, #0]
 800406c:	461a      	mov	r2, r3
 800406e:	4b06      	ldr	r3, [pc, #24]	@ (8004088 <HAL_IncTick+0x24>)
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	4413      	add	r3, r2
 8004074:	4a04      	ldr	r2, [pc, #16]	@ (8004088 <HAL_IncTick+0x24>)
 8004076:	6013      	str	r3, [r2, #0]
}
 8004078:	bf00      	nop
 800407a:	46bd      	mov	sp, r7
 800407c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004080:	4770      	bx	lr
 8004082:	bf00      	nop
 8004084:	20000054 	.word	0x20000054
 8004088:	20000f3c 	.word	0x20000f3c

0800408c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800408c:	b480      	push	{r7}
 800408e:	af00      	add	r7, sp, #0
  return uwTick;
 8004090:	4b03      	ldr	r3, [pc, #12]	@ (80040a0 <HAL_GetTick+0x14>)
 8004092:	681b      	ldr	r3, [r3, #0]
}
 8004094:	4618      	mov	r0, r3
 8004096:	46bd      	mov	sp, r7
 8004098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800409c:	4770      	bx	lr
 800409e:	bf00      	nop
 80040a0:	20000f3c 	.word	0x20000f3c

080040a4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80040a4:	b580      	push	{r7, lr}
 80040a6:	b084      	sub	sp, #16
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80040ac:	f7ff ffee 	bl	800408c <HAL_GetTick>
 80040b0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040bc:	d005      	beq.n	80040ca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80040be:	4b0a      	ldr	r3, [pc, #40]	@ (80040e8 <HAL_Delay+0x44>)
 80040c0:	781b      	ldrb	r3, [r3, #0]
 80040c2:	461a      	mov	r2, r3
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	4413      	add	r3, r2
 80040c8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80040ca:	bf00      	nop
 80040cc:	f7ff ffde 	bl	800408c <HAL_GetTick>
 80040d0:	4602      	mov	r2, r0
 80040d2:	68bb      	ldr	r3, [r7, #8]
 80040d4:	1ad3      	subs	r3, r2, r3
 80040d6:	68fa      	ldr	r2, [r7, #12]
 80040d8:	429a      	cmp	r2, r3
 80040da:	d8f7      	bhi.n	80040cc <HAL_Delay+0x28>
  {
  }
}
 80040dc:	bf00      	nop
 80040de:	bf00      	nop
 80040e0:	3710      	adds	r7, #16
 80040e2:	46bd      	mov	sp, r7
 80040e4:	bd80      	pop	{r7, pc}
 80040e6:	bf00      	nop
 80040e8:	20000054 	.word	0x20000054

080040ec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80040ec:	b480      	push	{r7}
 80040ee:	b085      	sub	sp, #20
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	f003 0307 	and.w	r3, r3, #7
 80040fa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80040fc:	4b0b      	ldr	r3, [pc, #44]	@ (800412c <__NVIC_SetPriorityGrouping+0x40>)
 80040fe:	68db      	ldr	r3, [r3, #12]
 8004100:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004102:	68ba      	ldr	r2, [r7, #8]
 8004104:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004108:	4013      	ands	r3, r2
 800410a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004110:	68bb      	ldr	r3, [r7, #8]
 8004112:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8004114:	4b06      	ldr	r3, [pc, #24]	@ (8004130 <__NVIC_SetPriorityGrouping+0x44>)
 8004116:	4313      	orrs	r3, r2
 8004118:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800411a:	4a04      	ldr	r2, [pc, #16]	@ (800412c <__NVIC_SetPriorityGrouping+0x40>)
 800411c:	68bb      	ldr	r3, [r7, #8]
 800411e:	60d3      	str	r3, [r2, #12]
}
 8004120:	bf00      	nop
 8004122:	3714      	adds	r7, #20
 8004124:	46bd      	mov	sp, r7
 8004126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800412a:	4770      	bx	lr
 800412c:	e000ed00 	.word	0xe000ed00
 8004130:	05fa0000 	.word	0x05fa0000

08004134 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004134:	b480      	push	{r7}
 8004136:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004138:	4b04      	ldr	r3, [pc, #16]	@ (800414c <__NVIC_GetPriorityGrouping+0x18>)
 800413a:	68db      	ldr	r3, [r3, #12]
 800413c:	0a1b      	lsrs	r3, r3, #8
 800413e:	f003 0307 	and.w	r3, r3, #7
}
 8004142:	4618      	mov	r0, r3
 8004144:	46bd      	mov	sp, r7
 8004146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800414a:	4770      	bx	lr
 800414c:	e000ed00 	.word	0xe000ed00

08004150 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004150:	b480      	push	{r7}
 8004152:	b083      	sub	sp, #12
 8004154:	af00      	add	r7, sp, #0
 8004156:	4603      	mov	r3, r0
 8004158:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800415a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800415e:	2b00      	cmp	r3, #0
 8004160:	db0b      	blt.n	800417a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004162:	79fb      	ldrb	r3, [r7, #7]
 8004164:	f003 021f 	and.w	r2, r3, #31
 8004168:	4907      	ldr	r1, [pc, #28]	@ (8004188 <__NVIC_EnableIRQ+0x38>)
 800416a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800416e:	095b      	lsrs	r3, r3, #5
 8004170:	2001      	movs	r0, #1
 8004172:	fa00 f202 	lsl.w	r2, r0, r2
 8004176:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800417a:	bf00      	nop
 800417c:	370c      	adds	r7, #12
 800417e:	46bd      	mov	sp, r7
 8004180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004184:	4770      	bx	lr
 8004186:	bf00      	nop
 8004188:	e000e100 	.word	0xe000e100

0800418c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800418c:	b480      	push	{r7}
 800418e:	b083      	sub	sp, #12
 8004190:	af00      	add	r7, sp, #0
 8004192:	4603      	mov	r3, r0
 8004194:	6039      	str	r1, [r7, #0]
 8004196:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004198:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800419c:	2b00      	cmp	r3, #0
 800419e:	db0a      	blt.n	80041b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80041a0:	683b      	ldr	r3, [r7, #0]
 80041a2:	b2da      	uxtb	r2, r3
 80041a4:	490c      	ldr	r1, [pc, #48]	@ (80041d8 <__NVIC_SetPriority+0x4c>)
 80041a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041aa:	0112      	lsls	r2, r2, #4
 80041ac:	b2d2      	uxtb	r2, r2
 80041ae:	440b      	add	r3, r1
 80041b0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80041b4:	e00a      	b.n	80041cc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80041b6:	683b      	ldr	r3, [r7, #0]
 80041b8:	b2da      	uxtb	r2, r3
 80041ba:	4908      	ldr	r1, [pc, #32]	@ (80041dc <__NVIC_SetPriority+0x50>)
 80041bc:	79fb      	ldrb	r3, [r7, #7]
 80041be:	f003 030f 	and.w	r3, r3, #15
 80041c2:	3b04      	subs	r3, #4
 80041c4:	0112      	lsls	r2, r2, #4
 80041c6:	b2d2      	uxtb	r2, r2
 80041c8:	440b      	add	r3, r1
 80041ca:	761a      	strb	r2, [r3, #24]
}
 80041cc:	bf00      	nop
 80041ce:	370c      	adds	r7, #12
 80041d0:	46bd      	mov	sp, r7
 80041d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d6:	4770      	bx	lr
 80041d8:	e000e100 	.word	0xe000e100
 80041dc:	e000ed00 	.word	0xe000ed00

080041e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80041e0:	b480      	push	{r7}
 80041e2:	b089      	sub	sp, #36	@ 0x24
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	60f8      	str	r0, [r7, #12]
 80041e8:	60b9      	str	r1, [r7, #8]
 80041ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	f003 0307 	and.w	r3, r3, #7
 80041f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80041f4:	69fb      	ldr	r3, [r7, #28]
 80041f6:	f1c3 0307 	rsb	r3, r3, #7
 80041fa:	2b04      	cmp	r3, #4
 80041fc:	bf28      	it	cs
 80041fe:	2304      	movcs	r3, #4
 8004200:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004202:	69fb      	ldr	r3, [r7, #28]
 8004204:	3304      	adds	r3, #4
 8004206:	2b06      	cmp	r3, #6
 8004208:	d902      	bls.n	8004210 <NVIC_EncodePriority+0x30>
 800420a:	69fb      	ldr	r3, [r7, #28]
 800420c:	3b03      	subs	r3, #3
 800420e:	e000      	b.n	8004212 <NVIC_EncodePriority+0x32>
 8004210:	2300      	movs	r3, #0
 8004212:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004214:	f04f 32ff 	mov.w	r2, #4294967295
 8004218:	69bb      	ldr	r3, [r7, #24]
 800421a:	fa02 f303 	lsl.w	r3, r2, r3
 800421e:	43da      	mvns	r2, r3
 8004220:	68bb      	ldr	r3, [r7, #8]
 8004222:	401a      	ands	r2, r3
 8004224:	697b      	ldr	r3, [r7, #20]
 8004226:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004228:	f04f 31ff 	mov.w	r1, #4294967295
 800422c:	697b      	ldr	r3, [r7, #20]
 800422e:	fa01 f303 	lsl.w	r3, r1, r3
 8004232:	43d9      	mvns	r1, r3
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004238:	4313      	orrs	r3, r2
         );
}
 800423a:	4618      	mov	r0, r3
 800423c:	3724      	adds	r7, #36	@ 0x24
 800423e:	46bd      	mov	sp, r7
 8004240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004244:	4770      	bx	lr
	...

08004248 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004248:	b580      	push	{r7, lr}
 800424a:	b082      	sub	sp, #8
 800424c:	af00      	add	r7, sp, #0
 800424e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	3b01      	subs	r3, #1
 8004254:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004258:	d301      	bcc.n	800425e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800425a:	2301      	movs	r3, #1
 800425c:	e00f      	b.n	800427e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800425e:	4a0a      	ldr	r2, [pc, #40]	@ (8004288 <SysTick_Config+0x40>)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	3b01      	subs	r3, #1
 8004264:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004266:	210f      	movs	r1, #15
 8004268:	f04f 30ff 	mov.w	r0, #4294967295
 800426c:	f7ff ff8e 	bl	800418c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004270:	4b05      	ldr	r3, [pc, #20]	@ (8004288 <SysTick_Config+0x40>)
 8004272:	2200      	movs	r2, #0
 8004274:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004276:	4b04      	ldr	r3, [pc, #16]	@ (8004288 <SysTick_Config+0x40>)
 8004278:	2207      	movs	r2, #7
 800427a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800427c:	2300      	movs	r3, #0
}
 800427e:	4618      	mov	r0, r3
 8004280:	3708      	adds	r7, #8
 8004282:	46bd      	mov	sp, r7
 8004284:	bd80      	pop	{r7, pc}
 8004286:	bf00      	nop
 8004288:	e000e010 	.word	0xe000e010

0800428c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800428c:	b580      	push	{r7, lr}
 800428e:	b082      	sub	sp, #8
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004294:	6878      	ldr	r0, [r7, #4]
 8004296:	f7ff ff29 	bl	80040ec <__NVIC_SetPriorityGrouping>
}
 800429a:	bf00      	nop
 800429c:	3708      	adds	r7, #8
 800429e:	46bd      	mov	sp, r7
 80042a0:	bd80      	pop	{r7, pc}

080042a2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80042a2:	b580      	push	{r7, lr}
 80042a4:	b086      	sub	sp, #24
 80042a6:	af00      	add	r7, sp, #0
 80042a8:	4603      	mov	r3, r0
 80042aa:	60b9      	str	r1, [r7, #8]
 80042ac:	607a      	str	r2, [r7, #4]
 80042ae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80042b0:	2300      	movs	r3, #0
 80042b2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80042b4:	f7ff ff3e 	bl	8004134 <__NVIC_GetPriorityGrouping>
 80042b8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80042ba:	687a      	ldr	r2, [r7, #4]
 80042bc:	68b9      	ldr	r1, [r7, #8]
 80042be:	6978      	ldr	r0, [r7, #20]
 80042c0:	f7ff ff8e 	bl	80041e0 <NVIC_EncodePriority>
 80042c4:	4602      	mov	r2, r0
 80042c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80042ca:	4611      	mov	r1, r2
 80042cc:	4618      	mov	r0, r3
 80042ce:	f7ff ff5d 	bl	800418c <__NVIC_SetPriority>
}
 80042d2:	bf00      	nop
 80042d4:	3718      	adds	r7, #24
 80042d6:	46bd      	mov	sp, r7
 80042d8:	bd80      	pop	{r7, pc}

080042da <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80042da:	b580      	push	{r7, lr}
 80042dc:	b082      	sub	sp, #8
 80042de:	af00      	add	r7, sp, #0
 80042e0:	4603      	mov	r3, r0
 80042e2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80042e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042e8:	4618      	mov	r0, r3
 80042ea:	f7ff ff31 	bl	8004150 <__NVIC_EnableIRQ>
}
 80042ee:	bf00      	nop
 80042f0:	3708      	adds	r7, #8
 80042f2:	46bd      	mov	sp, r7
 80042f4:	bd80      	pop	{r7, pc}

080042f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80042f6:	b580      	push	{r7, lr}
 80042f8:	b082      	sub	sp, #8
 80042fa:	af00      	add	r7, sp, #0
 80042fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80042fe:	6878      	ldr	r0, [r7, #4]
 8004300:	f7ff ffa2 	bl	8004248 <SysTick_Config>
 8004304:	4603      	mov	r3, r0
}
 8004306:	4618      	mov	r0, r3
 8004308:	3708      	adds	r7, #8
 800430a:	46bd      	mov	sp, r7
 800430c:	bd80      	pop	{r7, pc}
	...

08004310 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004310:	b580      	push	{r7, lr}
 8004312:	b086      	sub	sp, #24
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004318:	2300      	movs	r3, #0
 800431a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800431c:	f7ff feb6 	bl	800408c <HAL_GetTick>
 8004320:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	2b00      	cmp	r3, #0
 8004326:	d101      	bne.n	800432c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004328:	2301      	movs	r3, #1
 800432a:	e099      	b.n	8004460 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	2202      	movs	r2, #2
 8004330:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	2200      	movs	r2, #0
 8004338:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	681a      	ldr	r2, [r3, #0]
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f022 0201 	bic.w	r2, r2, #1
 800434a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800434c:	e00f      	b.n	800436e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800434e:	f7ff fe9d 	bl	800408c <HAL_GetTick>
 8004352:	4602      	mov	r2, r0
 8004354:	693b      	ldr	r3, [r7, #16]
 8004356:	1ad3      	subs	r3, r2, r3
 8004358:	2b05      	cmp	r3, #5
 800435a:	d908      	bls.n	800436e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2220      	movs	r2, #32
 8004360:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	2203      	movs	r2, #3
 8004366:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800436a:	2303      	movs	r3, #3
 800436c:	e078      	b.n	8004460 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f003 0301 	and.w	r3, r3, #1
 8004378:	2b00      	cmp	r3, #0
 800437a:	d1e8      	bne.n	800434e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004384:	697a      	ldr	r2, [r7, #20]
 8004386:	4b38      	ldr	r3, [pc, #224]	@ (8004468 <HAL_DMA_Init+0x158>)
 8004388:	4013      	ands	r3, r2
 800438a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	685a      	ldr	r2, [r3, #4]
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	689b      	ldr	r3, [r3, #8]
 8004394:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800439a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	691b      	ldr	r3, [r3, #16]
 80043a0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80043a6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	699b      	ldr	r3, [r3, #24]
 80043ac:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80043b2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	6a1b      	ldr	r3, [r3, #32]
 80043b8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80043ba:	697a      	ldr	r2, [r7, #20]
 80043bc:	4313      	orrs	r3, r2
 80043be:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043c4:	2b04      	cmp	r3, #4
 80043c6:	d107      	bne.n	80043d8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043d0:	4313      	orrs	r3, r2
 80043d2:	697a      	ldr	r2, [r7, #20]
 80043d4:	4313      	orrs	r3, r2
 80043d6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	697a      	ldr	r2, [r7, #20]
 80043de:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	695b      	ldr	r3, [r3, #20]
 80043e6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80043e8:	697b      	ldr	r3, [r7, #20]
 80043ea:	f023 0307 	bic.w	r3, r3, #7
 80043ee:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043f4:	697a      	ldr	r2, [r7, #20]
 80043f6:	4313      	orrs	r3, r2
 80043f8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043fe:	2b04      	cmp	r3, #4
 8004400:	d117      	bne.n	8004432 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004406:	697a      	ldr	r2, [r7, #20]
 8004408:	4313      	orrs	r3, r2
 800440a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004410:	2b00      	cmp	r3, #0
 8004412:	d00e      	beq.n	8004432 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004414:	6878      	ldr	r0, [r7, #4]
 8004416:	f000 fb09 	bl	8004a2c <DMA_CheckFifoParam>
 800441a:	4603      	mov	r3, r0
 800441c:	2b00      	cmp	r3, #0
 800441e:	d008      	beq.n	8004432 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	2240      	movs	r2, #64	@ 0x40
 8004424:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_RESET;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	2200      	movs	r2, #0
 800442a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800442e:	2301      	movs	r3, #1
 8004430:	e016      	b.n	8004460 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	697a      	ldr	r2, [r7, #20]
 8004438:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800443a:	6878      	ldr	r0, [r7, #4]
 800443c:	f000 fac0 	bl	80049c0 <DMA_CalcBaseAndBitshift>
 8004440:	4603      	mov	r3, r0
 8004442:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004448:	223f      	movs	r2, #63	@ 0x3f
 800444a:	409a      	lsls	r2, r3
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2200      	movs	r2, #0
 8004454:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	2201      	movs	r2, #1
 800445a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800445e:	2300      	movs	r3, #0
}
 8004460:	4618      	mov	r0, r3
 8004462:	3718      	adds	r7, #24
 8004464:	46bd      	mov	sp, r7
 8004466:	bd80      	pop	{r7, pc}
 8004468:	f010803f 	.word	0xf010803f

0800446c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800446c:	b580      	push	{r7, lr}
 800446e:	b086      	sub	sp, #24
 8004470:	af00      	add	r7, sp, #0
 8004472:	60f8      	str	r0, [r7, #12]
 8004474:	60b9      	str	r1, [r7, #8]
 8004476:	607a      	str	r2, [r7, #4]
 8004478:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800447a:	2300      	movs	r3, #0
 800447c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004482:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800448a:	2b01      	cmp	r3, #1
 800448c:	d101      	bne.n	8004492 <HAL_DMA_Start_IT+0x26>
 800448e:	2302      	movs	r3, #2
 8004490:	e048      	b.n	8004524 <HAL_DMA_Start_IT+0xb8>
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	2201      	movs	r2, #1
 8004496:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80044a0:	b2db      	uxtb	r3, r3
 80044a2:	2b01      	cmp	r3, #1
 80044a4:	d137      	bne.n	8004516 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	2202      	movs	r2, #2
 80044aa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	2200      	movs	r2, #0
 80044b2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80044b4:	683b      	ldr	r3, [r7, #0]
 80044b6:	687a      	ldr	r2, [r7, #4]
 80044b8:	68b9      	ldr	r1, [r7, #8]
 80044ba:	68f8      	ldr	r0, [r7, #12]
 80044bc:	f000 fa52 	bl	8004964 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044c4:	223f      	movs	r2, #63	@ 0x3f
 80044c6:	409a      	lsls	r2, r3
 80044c8:	693b      	ldr	r3, [r7, #16]
 80044ca:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	681a      	ldr	r2, [r3, #0]
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	f042 0216 	orr.w	r2, r2, #22
 80044da:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	695a      	ldr	r2, [r3, #20]
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80044ea:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d007      	beq.n	8004504 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	681a      	ldr	r2, [r3, #0]
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f042 0208 	orr.w	r2, r2, #8
 8004502:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	681a      	ldr	r2, [r3, #0]
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f042 0201 	orr.w	r2, r2, #1
 8004512:	601a      	str	r2, [r3, #0]
 8004514:	e005      	b.n	8004522 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	2200      	movs	r2, #0
 800451a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800451e:	2302      	movs	r3, #2
 8004520:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004522:	7dfb      	ldrb	r3, [r7, #23]
}
 8004524:	4618      	mov	r0, r3
 8004526:	3718      	adds	r7, #24
 8004528:	46bd      	mov	sp, r7
 800452a:	bd80      	pop	{r7, pc}

0800452c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800452c:	b580      	push	{r7, lr}
 800452e:	b084      	sub	sp, #16
 8004530:	af00      	add	r7, sp, #0
 8004532:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004538:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800453a:	f7ff fda7 	bl	800408c <HAL_GetTick>
 800453e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004546:	b2db      	uxtb	r3, r3
 8004548:	2b02      	cmp	r3, #2
 800454a:	d008      	beq.n	800455e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2280      	movs	r2, #128	@ 0x80
 8004550:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	2200      	movs	r2, #0
 8004556:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800455a:	2301      	movs	r3, #1
 800455c:	e052      	b.n	8004604 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	681a      	ldr	r2, [r3, #0]
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f022 0216 	bic.w	r2, r2, #22
 800456c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	695a      	ldr	r2, [r3, #20]
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800457c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004582:	2b00      	cmp	r3, #0
 8004584:	d103      	bne.n	800458e <HAL_DMA_Abort+0x62>
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800458a:	2b00      	cmp	r3, #0
 800458c:	d007      	beq.n	800459e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	681a      	ldr	r2, [r3, #0]
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f022 0208 	bic.w	r2, r2, #8
 800459c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	681a      	ldr	r2, [r3, #0]
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f022 0201 	bic.w	r2, r2, #1
 80045ac:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80045ae:	e013      	b.n	80045d8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80045b0:	f7ff fd6c 	bl	800408c <HAL_GetTick>
 80045b4:	4602      	mov	r2, r0
 80045b6:	68bb      	ldr	r3, [r7, #8]
 80045b8:	1ad3      	subs	r3, r2, r3
 80045ba:	2b05      	cmp	r3, #5
 80045bc:	d90c      	bls.n	80045d8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	2220      	movs	r2, #32
 80045c2:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2203      	movs	r2, #3
 80045c8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	2200      	movs	r2, #0
 80045d0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 80045d4:	2303      	movs	r3, #3
 80045d6:	e015      	b.n	8004604 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f003 0301 	and.w	r3, r3, #1
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d1e4      	bne.n	80045b0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045ea:	223f      	movs	r2, #63	@ 0x3f
 80045ec:	409a      	lsls	r2, r3
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	2201      	movs	r2, #1
 80045f6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	2200      	movs	r2, #0
 80045fe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 8004602:	2300      	movs	r3, #0
}
 8004604:	4618      	mov	r0, r3
 8004606:	3710      	adds	r7, #16
 8004608:	46bd      	mov	sp, r7
 800460a:	bd80      	pop	{r7, pc}

0800460c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800460c:	b480      	push	{r7}
 800460e:	b083      	sub	sp, #12
 8004610:	af00      	add	r7, sp, #0
 8004612:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800461a:	b2db      	uxtb	r3, r3
 800461c:	2b02      	cmp	r3, #2
 800461e:	d004      	beq.n	800462a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2280      	movs	r2, #128	@ 0x80
 8004624:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8004626:	2301      	movs	r3, #1
 8004628:	e00c      	b.n	8004644 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	2205      	movs	r2, #5
 800462e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	681a      	ldr	r2, [r3, #0]
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f022 0201 	bic.w	r2, r2, #1
 8004640:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004642:	2300      	movs	r3, #0
}
 8004644:	4618      	mov	r0, r3
 8004646:	370c      	adds	r7, #12
 8004648:	46bd      	mov	sp, r7
 800464a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464e:	4770      	bx	lr

08004650 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004650:	b580      	push	{r7, lr}
 8004652:	b086      	sub	sp, #24
 8004654:	af00      	add	r7, sp, #0
 8004656:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8004658:	2300      	movs	r3, #0
 800465a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 800465c:	4b8e      	ldr	r3, [pc, #568]	@ (8004898 <HAL_DMA_IRQHandler+0x248>)
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	4a8e      	ldr	r2, [pc, #568]	@ (800489c <HAL_DMA_IRQHandler+0x24c>)
 8004662:	fba2 2303 	umull	r2, r3, r2, r3
 8004666:	0a9b      	lsrs	r3, r3, #10
 8004668:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800466e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004670:	693b      	ldr	r3, [r7, #16]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800467a:	2208      	movs	r2, #8
 800467c:	409a      	lsls	r2, r3
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	4013      	ands	r3, r2
 8004682:	2b00      	cmp	r3, #0
 8004684:	d01a      	beq.n	80046bc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	f003 0304 	and.w	r3, r3, #4
 8004690:	2b00      	cmp	r3, #0
 8004692:	d013      	beq.n	80046bc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	681a      	ldr	r2, [r3, #0]
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f022 0204 	bic.w	r2, r2, #4
 80046a2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046a8:	2208      	movs	r2, #8
 80046aa:	409a      	lsls	r2, r3
 80046ac:	693b      	ldr	r3, [r7, #16]
 80046ae:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046b4:	f043 0201 	orr.w	r2, r3, #1
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046c0:	2201      	movs	r2, #1
 80046c2:	409a      	lsls	r2, r3
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	4013      	ands	r3, r2
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d012      	beq.n	80046f2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	695b      	ldr	r3, [r3, #20]
 80046d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d00b      	beq.n	80046f2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046de:	2201      	movs	r2, #1
 80046e0:	409a      	lsls	r2, r3
 80046e2:	693b      	ldr	r3, [r7, #16]
 80046e4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046ea:	f043 0202 	orr.w	r2, r3, #2
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046f6:	2204      	movs	r2, #4
 80046f8:	409a      	lsls	r2, r3
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	4013      	ands	r3, r2
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d012      	beq.n	8004728 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f003 0302 	and.w	r3, r3, #2
 800470c:	2b00      	cmp	r3, #0
 800470e:	d00b      	beq.n	8004728 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004714:	2204      	movs	r2, #4
 8004716:	409a      	lsls	r2, r3
 8004718:	693b      	ldr	r3, [r7, #16]
 800471a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004720:	f043 0204 	orr.w	r2, r3, #4
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800472c:	2210      	movs	r2, #16
 800472e:	409a      	lsls	r2, r3
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	4013      	ands	r3, r2
 8004734:	2b00      	cmp	r3, #0
 8004736:	d043      	beq.n	80047c0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f003 0308 	and.w	r3, r3, #8
 8004742:	2b00      	cmp	r3, #0
 8004744:	d03c      	beq.n	80047c0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800474a:	2210      	movs	r2, #16
 800474c:	409a      	lsls	r2, r3
 800474e:	693b      	ldr	r3, [r7, #16]
 8004750:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800475c:	2b00      	cmp	r3, #0
 800475e:	d018      	beq.n	8004792 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800476a:	2b00      	cmp	r3, #0
 800476c:	d108      	bne.n	8004780 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004772:	2b00      	cmp	r3, #0
 8004774:	d024      	beq.n	80047c0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800477a:	6878      	ldr	r0, [r7, #4]
 800477c:	4798      	blx	r3
 800477e:	e01f      	b.n	80047c0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004784:	2b00      	cmp	r3, #0
 8004786:	d01b      	beq.n	80047c0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800478c:	6878      	ldr	r0, [r7, #4]
 800478e:	4798      	blx	r3
 8004790:	e016      	b.n	80047c0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800479c:	2b00      	cmp	r3, #0
 800479e:	d107      	bne.n	80047b0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	681a      	ldr	r2, [r3, #0]
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f022 0208 	bic.w	r2, r2, #8
 80047ae:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d003      	beq.n	80047c0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047bc:	6878      	ldr	r0, [r7, #4]
 80047be:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047c4:	2220      	movs	r2, #32
 80047c6:	409a      	lsls	r2, r3
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	4013      	ands	r3, r2
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	f000 808f 	beq.w	80048f0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f003 0310 	and.w	r3, r3, #16
 80047dc:	2b00      	cmp	r3, #0
 80047de:	f000 8087 	beq.w	80048f0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047e6:	2220      	movs	r2, #32
 80047e8:	409a      	lsls	r2, r3
 80047ea:	693b      	ldr	r3, [r7, #16]
 80047ec:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80047f4:	b2db      	uxtb	r3, r3
 80047f6:	2b05      	cmp	r3, #5
 80047f8:	d136      	bne.n	8004868 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	681a      	ldr	r2, [r3, #0]
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	f022 0216 	bic.w	r2, r2, #22
 8004808:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	695a      	ldr	r2, [r3, #20]
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004818:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800481e:	2b00      	cmp	r3, #0
 8004820:	d103      	bne.n	800482a <HAL_DMA_IRQHandler+0x1da>
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004826:	2b00      	cmp	r3, #0
 8004828:	d007      	beq.n	800483a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	681a      	ldr	r2, [r3, #0]
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f022 0208 	bic.w	r2, r2, #8
 8004838:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800483e:	223f      	movs	r2, #63	@ 0x3f
 8004840:	409a      	lsls	r2, r3
 8004842:	693b      	ldr	r3, [r7, #16]
 8004844:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	2201      	movs	r2, #1
 800484a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	2200      	movs	r2, #0
 8004852:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800485a:	2b00      	cmp	r3, #0
 800485c:	d07e      	beq.n	800495c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004862:	6878      	ldr	r0, [r7, #4]
 8004864:	4798      	blx	r3
        }
        return;
 8004866:	e079      	b.n	800495c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004872:	2b00      	cmp	r3, #0
 8004874:	d01d      	beq.n	80048b2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004880:	2b00      	cmp	r3, #0
 8004882:	d10d      	bne.n	80048a0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004888:	2b00      	cmp	r3, #0
 800488a:	d031      	beq.n	80048f0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004890:	6878      	ldr	r0, [r7, #4]
 8004892:	4798      	blx	r3
 8004894:	e02c      	b.n	80048f0 <HAL_DMA_IRQHandler+0x2a0>
 8004896:	bf00      	nop
 8004898:	2000004c 	.word	0x2000004c
 800489c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d023      	beq.n	80048f0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048ac:	6878      	ldr	r0, [r7, #4]
 80048ae:	4798      	blx	r3
 80048b0:	e01e      	b.n	80048f0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d10f      	bne.n	80048e0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	681a      	ldr	r2, [r3, #0]
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f022 0210 	bic.w	r2, r2, #16
 80048ce:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	2201      	movs	r2, #1
 80048d4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	2200      	movs	r2, #0
 80048dc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d003      	beq.n	80048f0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048ec:	6878      	ldr	r0, [r7, #4]
 80048ee:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d032      	beq.n	800495e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048fc:	f003 0301 	and.w	r3, r3, #1
 8004900:	2b00      	cmp	r3, #0
 8004902:	d022      	beq.n	800494a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2205      	movs	r2, #5
 8004908:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	681a      	ldr	r2, [r3, #0]
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f022 0201 	bic.w	r2, r2, #1
 800491a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800491c:	68bb      	ldr	r3, [r7, #8]
 800491e:	3301      	adds	r3, #1
 8004920:	60bb      	str	r3, [r7, #8]
 8004922:	697a      	ldr	r2, [r7, #20]
 8004924:	429a      	cmp	r2, r3
 8004926:	d307      	bcc.n	8004938 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f003 0301 	and.w	r3, r3, #1
 8004932:	2b00      	cmp	r3, #0
 8004934:	d1f2      	bne.n	800491c <HAL_DMA_IRQHandler+0x2cc>
 8004936:	e000      	b.n	800493a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004938:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	2201      	movs	r2, #1
 800493e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	2200      	movs	r2, #0
 8004946:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800494e:	2b00      	cmp	r3, #0
 8004950:	d005      	beq.n	800495e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004956:	6878      	ldr	r0, [r7, #4]
 8004958:	4798      	blx	r3
 800495a:	e000      	b.n	800495e <HAL_DMA_IRQHandler+0x30e>
        return;
 800495c:	bf00      	nop
    }
  }
}
 800495e:	3718      	adds	r7, #24
 8004960:	46bd      	mov	sp, r7
 8004962:	bd80      	pop	{r7, pc}

08004964 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004964:	b480      	push	{r7}
 8004966:	b085      	sub	sp, #20
 8004968:	af00      	add	r7, sp, #0
 800496a:	60f8      	str	r0, [r7, #12]
 800496c:	60b9      	str	r1, [r7, #8]
 800496e:	607a      	str	r2, [r7, #4]
 8004970:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	681a      	ldr	r2, [r3, #0]
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004980:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	683a      	ldr	r2, [r7, #0]
 8004988:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	689b      	ldr	r3, [r3, #8]
 800498e:	2b40      	cmp	r3, #64	@ 0x40
 8004990:	d108      	bne.n	80049a4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	687a      	ldr	r2, [r7, #4]
 8004998:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	68ba      	ldr	r2, [r7, #8]
 80049a0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80049a2:	e007      	b.n	80049b4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	68ba      	ldr	r2, [r7, #8]
 80049aa:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	687a      	ldr	r2, [r7, #4]
 80049b2:	60da      	str	r2, [r3, #12]
}
 80049b4:	bf00      	nop
 80049b6:	3714      	adds	r7, #20
 80049b8:	46bd      	mov	sp, r7
 80049ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049be:	4770      	bx	lr

080049c0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80049c0:	b480      	push	{r7}
 80049c2:	b085      	sub	sp, #20
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	b2db      	uxtb	r3, r3
 80049ce:	3b10      	subs	r3, #16
 80049d0:	4a13      	ldr	r2, [pc, #76]	@ (8004a20 <DMA_CalcBaseAndBitshift+0x60>)
 80049d2:	fba2 2303 	umull	r2, r3, r2, r3
 80049d6:	091b      	lsrs	r3, r3, #4
 80049d8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80049da:	4a12      	ldr	r2, [pc, #72]	@ (8004a24 <DMA_CalcBaseAndBitshift+0x64>)
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	4413      	add	r3, r2
 80049e0:	781b      	ldrb	r3, [r3, #0]
 80049e2:	461a      	mov	r2, r3
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	2b03      	cmp	r3, #3
 80049ec:	d908      	bls.n	8004a00 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	461a      	mov	r2, r3
 80049f4:	4b0c      	ldr	r3, [pc, #48]	@ (8004a28 <DMA_CalcBaseAndBitshift+0x68>)
 80049f6:	4013      	ands	r3, r2
 80049f8:	1d1a      	adds	r2, r3, #4
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	659a      	str	r2, [r3, #88]	@ 0x58
 80049fe:	e006      	b.n	8004a0e <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	461a      	mov	r2, r3
 8004a06:	4b08      	ldr	r3, [pc, #32]	@ (8004a28 <DMA_CalcBaseAndBitshift+0x68>)
 8004a08:	4013      	ands	r3, r2
 8004a0a:	687a      	ldr	r2, [r7, #4]
 8004a0c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004a12:	4618      	mov	r0, r3
 8004a14:	3714      	adds	r7, #20
 8004a16:	46bd      	mov	sp, r7
 8004a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a1c:	4770      	bx	lr
 8004a1e:	bf00      	nop
 8004a20:	aaaaaaab 	.word	0xaaaaaaab
 8004a24:	0800c9c8 	.word	0x0800c9c8
 8004a28:	fffffc00 	.word	0xfffffc00

08004a2c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004a2c:	b480      	push	{r7}
 8004a2e:	b085      	sub	sp, #20
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004a34:	2300      	movs	r3, #0
 8004a36:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a3c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	699b      	ldr	r3, [r3, #24]
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d11f      	bne.n	8004a86 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004a46:	68bb      	ldr	r3, [r7, #8]
 8004a48:	2b03      	cmp	r3, #3
 8004a4a:	d856      	bhi.n	8004afa <DMA_CheckFifoParam+0xce>
 8004a4c:	a201      	add	r2, pc, #4	@ (adr r2, 8004a54 <DMA_CheckFifoParam+0x28>)
 8004a4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a52:	bf00      	nop
 8004a54:	08004a65 	.word	0x08004a65
 8004a58:	08004a77 	.word	0x08004a77
 8004a5c:	08004a65 	.word	0x08004a65
 8004a60:	08004afb 	.word	0x08004afb
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a68:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d046      	beq.n	8004afe <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004a70:	2301      	movs	r3, #1
 8004a72:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004a74:	e043      	b.n	8004afe <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a7a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004a7e:	d140      	bne.n	8004b02 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004a80:	2301      	movs	r3, #1
 8004a82:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004a84:	e03d      	b.n	8004b02 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	699b      	ldr	r3, [r3, #24]
 8004a8a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004a8e:	d121      	bne.n	8004ad4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004a90:	68bb      	ldr	r3, [r7, #8]
 8004a92:	2b03      	cmp	r3, #3
 8004a94:	d837      	bhi.n	8004b06 <DMA_CheckFifoParam+0xda>
 8004a96:	a201      	add	r2, pc, #4	@ (adr r2, 8004a9c <DMA_CheckFifoParam+0x70>)
 8004a98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a9c:	08004aad 	.word	0x08004aad
 8004aa0:	08004ab3 	.word	0x08004ab3
 8004aa4:	08004aad 	.word	0x08004aad
 8004aa8:	08004ac5 	.word	0x08004ac5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004aac:	2301      	movs	r3, #1
 8004aae:	73fb      	strb	r3, [r7, #15]
      break;
 8004ab0:	e030      	b.n	8004b14 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ab6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d025      	beq.n	8004b0a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004abe:	2301      	movs	r3, #1
 8004ac0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004ac2:	e022      	b.n	8004b0a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ac8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004acc:	d11f      	bne.n	8004b0e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004ace:	2301      	movs	r3, #1
 8004ad0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004ad2:	e01c      	b.n	8004b0e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004ad4:	68bb      	ldr	r3, [r7, #8]
 8004ad6:	2b02      	cmp	r3, #2
 8004ad8:	d903      	bls.n	8004ae2 <DMA_CheckFifoParam+0xb6>
 8004ada:	68bb      	ldr	r3, [r7, #8]
 8004adc:	2b03      	cmp	r3, #3
 8004ade:	d003      	beq.n	8004ae8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004ae0:	e018      	b.n	8004b14 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004ae2:	2301      	movs	r3, #1
 8004ae4:	73fb      	strb	r3, [r7, #15]
      break;
 8004ae6:	e015      	b.n	8004b14 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004aec:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d00e      	beq.n	8004b12 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004af4:	2301      	movs	r3, #1
 8004af6:	73fb      	strb	r3, [r7, #15]
      break;
 8004af8:	e00b      	b.n	8004b12 <DMA_CheckFifoParam+0xe6>
      break;
 8004afa:	bf00      	nop
 8004afc:	e00a      	b.n	8004b14 <DMA_CheckFifoParam+0xe8>
      break;
 8004afe:	bf00      	nop
 8004b00:	e008      	b.n	8004b14 <DMA_CheckFifoParam+0xe8>
      break;
 8004b02:	bf00      	nop
 8004b04:	e006      	b.n	8004b14 <DMA_CheckFifoParam+0xe8>
      break;
 8004b06:	bf00      	nop
 8004b08:	e004      	b.n	8004b14 <DMA_CheckFifoParam+0xe8>
      break;
 8004b0a:	bf00      	nop
 8004b0c:	e002      	b.n	8004b14 <DMA_CheckFifoParam+0xe8>
      break;   
 8004b0e:	bf00      	nop
 8004b10:	e000      	b.n	8004b14 <DMA_CheckFifoParam+0xe8>
      break;
 8004b12:	bf00      	nop
    }
  } 
  
  return status; 
 8004b14:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b16:	4618      	mov	r0, r3
 8004b18:	3714      	adds	r7, #20
 8004b1a:	46bd      	mov	sp, r7
 8004b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b20:	4770      	bx	lr
 8004b22:	bf00      	nop

08004b24 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004b24:	b480      	push	{r7}
 8004b26:	b089      	sub	sp, #36	@ 0x24
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	6078      	str	r0, [r7, #4]
 8004b2c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8004b2e:	2300      	movs	r3, #0
 8004b30:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8004b32:	2300      	movs	r3, #0
 8004b34:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8004b36:	2300      	movs	r3, #0
 8004b38:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8004b3a:	2300      	movs	r3, #0
 8004b3c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8004b3e:	2300      	movs	r3, #0
 8004b40:	61fb      	str	r3, [r7, #28]
 8004b42:	e175      	b.n	8004e30 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8004b44:	2201      	movs	r2, #1
 8004b46:	69fb      	ldr	r3, [r7, #28]
 8004b48:	fa02 f303 	lsl.w	r3, r2, r3
 8004b4c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004b4e:	683b      	ldr	r3, [r7, #0]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	697a      	ldr	r2, [r7, #20]
 8004b54:	4013      	ands	r3, r2
 8004b56:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8004b58:	693a      	ldr	r2, [r7, #16]
 8004b5a:	697b      	ldr	r3, [r7, #20]
 8004b5c:	429a      	cmp	r2, r3
 8004b5e:	f040 8164 	bne.w	8004e2a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004b62:	683b      	ldr	r3, [r7, #0]
 8004b64:	685b      	ldr	r3, [r3, #4]
 8004b66:	f003 0303 	and.w	r3, r3, #3
 8004b6a:	2b01      	cmp	r3, #1
 8004b6c:	d005      	beq.n	8004b7a <HAL_GPIO_Init+0x56>
 8004b6e:	683b      	ldr	r3, [r7, #0]
 8004b70:	685b      	ldr	r3, [r3, #4]
 8004b72:	f003 0303 	and.w	r3, r3, #3
 8004b76:	2b02      	cmp	r3, #2
 8004b78:	d130      	bne.n	8004bdc <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	689b      	ldr	r3, [r3, #8]
 8004b7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8004b80:	69fb      	ldr	r3, [r7, #28]
 8004b82:	005b      	lsls	r3, r3, #1
 8004b84:	2203      	movs	r2, #3
 8004b86:	fa02 f303 	lsl.w	r3, r2, r3
 8004b8a:	43db      	mvns	r3, r3
 8004b8c:	69ba      	ldr	r2, [r7, #24]
 8004b8e:	4013      	ands	r3, r2
 8004b90:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8004b92:	683b      	ldr	r3, [r7, #0]
 8004b94:	68da      	ldr	r2, [r3, #12]
 8004b96:	69fb      	ldr	r3, [r7, #28]
 8004b98:	005b      	lsls	r3, r3, #1
 8004b9a:	fa02 f303 	lsl.w	r3, r2, r3
 8004b9e:	69ba      	ldr	r2, [r7, #24]
 8004ba0:	4313      	orrs	r3, r2
 8004ba2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	69ba      	ldr	r2, [r7, #24]
 8004ba8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	685b      	ldr	r3, [r3, #4]
 8004bae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004bb0:	2201      	movs	r2, #1
 8004bb2:	69fb      	ldr	r3, [r7, #28]
 8004bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8004bb8:	43db      	mvns	r3, r3
 8004bba:	69ba      	ldr	r2, [r7, #24]
 8004bbc:	4013      	ands	r3, r2
 8004bbe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004bc0:	683b      	ldr	r3, [r7, #0]
 8004bc2:	685b      	ldr	r3, [r3, #4]
 8004bc4:	091b      	lsrs	r3, r3, #4
 8004bc6:	f003 0201 	and.w	r2, r3, #1
 8004bca:	69fb      	ldr	r3, [r7, #28]
 8004bcc:	fa02 f303 	lsl.w	r3, r2, r3
 8004bd0:	69ba      	ldr	r2, [r7, #24]
 8004bd2:	4313      	orrs	r3, r2
 8004bd4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	69ba      	ldr	r2, [r7, #24]
 8004bda:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004bdc:	683b      	ldr	r3, [r7, #0]
 8004bde:	685b      	ldr	r3, [r3, #4]
 8004be0:	f003 0303 	and.w	r3, r3, #3
 8004be4:	2b03      	cmp	r3, #3
 8004be6:	d017      	beq.n	8004c18 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	68db      	ldr	r3, [r3, #12]
 8004bec:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8004bee:	69fb      	ldr	r3, [r7, #28]
 8004bf0:	005b      	lsls	r3, r3, #1
 8004bf2:	2203      	movs	r2, #3
 8004bf4:	fa02 f303 	lsl.w	r3, r2, r3
 8004bf8:	43db      	mvns	r3, r3
 8004bfa:	69ba      	ldr	r2, [r7, #24]
 8004bfc:	4013      	ands	r3, r2
 8004bfe:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8004c00:	683b      	ldr	r3, [r7, #0]
 8004c02:	689a      	ldr	r2, [r3, #8]
 8004c04:	69fb      	ldr	r3, [r7, #28]
 8004c06:	005b      	lsls	r3, r3, #1
 8004c08:	fa02 f303 	lsl.w	r3, r2, r3
 8004c0c:	69ba      	ldr	r2, [r7, #24]
 8004c0e:	4313      	orrs	r3, r2
 8004c10:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	69ba      	ldr	r2, [r7, #24]
 8004c16:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004c18:	683b      	ldr	r3, [r7, #0]
 8004c1a:	685b      	ldr	r3, [r3, #4]
 8004c1c:	f003 0303 	and.w	r3, r3, #3
 8004c20:	2b02      	cmp	r3, #2
 8004c22:	d123      	bne.n	8004c6c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8004c24:	69fb      	ldr	r3, [r7, #28]
 8004c26:	08da      	lsrs	r2, r3, #3
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	3208      	adds	r2, #8
 8004c2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004c30:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8004c32:	69fb      	ldr	r3, [r7, #28]
 8004c34:	f003 0307 	and.w	r3, r3, #7
 8004c38:	009b      	lsls	r3, r3, #2
 8004c3a:	220f      	movs	r2, #15
 8004c3c:	fa02 f303 	lsl.w	r3, r2, r3
 8004c40:	43db      	mvns	r3, r3
 8004c42:	69ba      	ldr	r2, [r7, #24]
 8004c44:	4013      	ands	r3, r2
 8004c46:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8004c48:	683b      	ldr	r3, [r7, #0]
 8004c4a:	691a      	ldr	r2, [r3, #16]
 8004c4c:	69fb      	ldr	r3, [r7, #28]
 8004c4e:	f003 0307 	and.w	r3, r3, #7
 8004c52:	009b      	lsls	r3, r3, #2
 8004c54:	fa02 f303 	lsl.w	r3, r2, r3
 8004c58:	69ba      	ldr	r2, [r7, #24]
 8004c5a:	4313      	orrs	r3, r2
 8004c5c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8004c5e:	69fb      	ldr	r3, [r7, #28]
 8004c60:	08da      	lsrs	r2, r3, #3
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	3208      	adds	r2, #8
 8004c66:	69b9      	ldr	r1, [r7, #24]
 8004c68:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8004c72:	69fb      	ldr	r3, [r7, #28]
 8004c74:	005b      	lsls	r3, r3, #1
 8004c76:	2203      	movs	r2, #3
 8004c78:	fa02 f303 	lsl.w	r3, r2, r3
 8004c7c:	43db      	mvns	r3, r3
 8004c7e:	69ba      	ldr	r2, [r7, #24]
 8004c80:	4013      	ands	r3, r2
 8004c82:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8004c84:	683b      	ldr	r3, [r7, #0]
 8004c86:	685b      	ldr	r3, [r3, #4]
 8004c88:	f003 0203 	and.w	r2, r3, #3
 8004c8c:	69fb      	ldr	r3, [r7, #28]
 8004c8e:	005b      	lsls	r3, r3, #1
 8004c90:	fa02 f303 	lsl.w	r3, r2, r3
 8004c94:	69ba      	ldr	r2, [r7, #24]
 8004c96:	4313      	orrs	r3, r2
 8004c98:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	69ba      	ldr	r2, [r7, #24]
 8004c9e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004ca0:	683b      	ldr	r3, [r7, #0]
 8004ca2:	685b      	ldr	r3, [r3, #4]
 8004ca4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	f000 80be 	beq.w	8004e2a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004cae:	4b66      	ldr	r3, [pc, #408]	@ (8004e48 <HAL_GPIO_Init+0x324>)
 8004cb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cb2:	4a65      	ldr	r2, [pc, #404]	@ (8004e48 <HAL_GPIO_Init+0x324>)
 8004cb4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004cb8:	6453      	str	r3, [r2, #68]	@ 0x44
 8004cba:	4b63      	ldr	r3, [pc, #396]	@ (8004e48 <HAL_GPIO_Init+0x324>)
 8004cbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cbe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004cc2:	60fb      	str	r3, [r7, #12]
 8004cc4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8004cc6:	4a61      	ldr	r2, [pc, #388]	@ (8004e4c <HAL_GPIO_Init+0x328>)
 8004cc8:	69fb      	ldr	r3, [r7, #28]
 8004cca:	089b      	lsrs	r3, r3, #2
 8004ccc:	3302      	adds	r3, #2
 8004cce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004cd2:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8004cd4:	69fb      	ldr	r3, [r7, #28]
 8004cd6:	f003 0303 	and.w	r3, r3, #3
 8004cda:	009b      	lsls	r3, r3, #2
 8004cdc:	220f      	movs	r2, #15
 8004cde:	fa02 f303 	lsl.w	r3, r2, r3
 8004ce2:	43db      	mvns	r3, r3
 8004ce4:	69ba      	ldr	r2, [r7, #24]
 8004ce6:	4013      	ands	r3, r2
 8004ce8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	4a58      	ldr	r2, [pc, #352]	@ (8004e50 <HAL_GPIO_Init+0x32c>)
 8004cee:	4293      	cmp	r3, r2
 8004cf0:	d037      	beq.n	8004d62 <HAL_GPIO_Init+0x23e>
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	4a57      	ldr	r2, [pc, #348]	@ (8004e54 <HAL_GPIO_Init+0x330>)
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	d031      	beq.n	8004d5e <HAL_GPIO_Init+0x23a>
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	4a56      	ldr	r2, [pc, #344]	@ (8004e58 <HAL_GPIO_Init+0x334>)
 8004cfe:	4293      	cmp	r3, r2
 8004d00:	d02b      	beq.n	8004d5a <HAL_GPIO_Init+0x236>
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	4a55      	ldr	r2, [pc, #340]	@ (8004e5c <HAL_GPIO_Init+0x338>)
 8004d06:	4293      	cmp	r3, r2
 8004d08:	d025      	beq.n	8004d56 <HAL_GPIO_Init+0x232>
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	4a54      	ldr	r2, [pc, #336]	@ (8004e60 <HAL_GPIO_Init+0x33c>)
 8004d0e:	4293      	cmp	r3, r2
 8004d10:	d01f      	beq.n	8004d52 <HAL_GPIO_Init+0x22e>
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	4a53      	ldr	r2, [pc, #332]	@ (8004e64 <HAL_GPIO_Init+0x340>)
 8004d16:	4293      	cmp	r3, r2
 8004d18:	d019      	beq.n	8004d4e <HAL_GPIO_Init+0x22a>
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	4a52      	ldr	r2, [pc, #328]	@ (8004e68 <HAL_GPIO_Init+0x344>)
 8004d1e:	4293      	cmp	r3, r2
 8004d20:	d013      	beq.n	8004d4a <HAL_GPIO_Init+0x226>
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	4a51      	ldr	r2, [pc, #324]	@ (8004e6c <HAL_GPIO_Init+0x348>)
 8004d26:	4293      	cmp	r3, r2
 8004d28:	d00d      	beq.n	8004d46 <HAL_GPIO_Init+0x222>
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	4a50      	ldr	r2, [pc, #320]	@ (8004e70 <HAL_GPIO_Init+0x34c>)
 8004d2e:	4293      	cmp	r3, r2
 8004d30:	d007      	beq.n	8004d42 <HAL_GPIO_Init+0x21e>
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	4a4f      	ldr	r2, [pc, #316]	@ (8004e74 <HAL_GPIO_Init+0x350>)
 8004d36:	4293      	cmp	r3, r2
 8004d38:	d101      	bne.n	8004d3e <HAL_GPIO_Init+0x21a>
 8004d3a:	2309      	movs	r3, #9
 8004d3c:	e012      	b.n	8004d64 <HAL_GPIO_Init+0x240>
 8004d3e:	230a      	movs	r3, #10
 8004d40:	e010      	b.n	8004d64 <HAL_GPIO_Init+0x240>
 8004d42:	2308      	movs	r3, #8
 8004d44:	e00e      	b.n	8004d64 <HAL_GPIO_Init+0x240>
 8004d46:	2307      	movs	r3, #7
 8004d48:	e00c      	b.n	8004d64 <HAL_GPIO_Init+0x240>
 8004d4a:	2306      	movs	r3, #6
 8004d4c:	e00a      	b.n	8004d64 <HAL_GPIO_Init+0x240>
 8004d4e:	2305      	movs	r3, #5
 8004d50:	e008      	b.n	8004d64 <HAL_GPIO_Init+0x240>
 8004d52:	2304      	movs	r3, #4
 8004d54:	e006      	b.n	8004d64 <HAL_GPIO_Init+0x240>
 8004d56:	2303      	movs	r3, #3
 8004d58:	e004      	b.n	8004d64 <HAL_GPIO_Init+0x240>
 8004d5a:	2302      	movs	r3, #2
 8004d5c:	e002      	b.n	8004d64 <HAL_GPIO_Init+0x240>
 8004d5e:	2301      	movs	r3, #1
 8004d60:	e000      	b.n	8004d64 <HAL_GPIO_Init+0x240>
 8004d62:	2300      	movs	r3, #0
 8004d64:	69fa      	ldr	r2, [r7, #28]
 8004d66:	f002 0203 	and.w	r2, r2, #3
 8004d6a:	0092      	lsls	r2, r2, #2
 8004d6c:	4093      	lsls	r3, r2
 8004d6e:	69ba      	ldr	r2, [r7, #24]
 8004d70:	4313      	orrs	r3, r2
 8004d72:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8004d74:	4935      	ldr	r1, [pc, #212]	@ (8004e4c <HAL_GPIO_Init+0x328>)
 8004d76:	69fb      	ldr	r3, [r7, #28]
 8004d78:	089b      	lsrs	r3, r3, #2
 8004d7a:	3302      	adds	r3, #2
 8004d7c:	69ba      	ldr	r2, [r7, #24]
 8004d7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004d82:	4b3d      	ldr	r3, [pc, #244]	@ (8004e78 <HAL_GPIO_Init+0x354>)
 8004d84:	689b      	ldr	r3, [r3, #8]
 8004d86:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004d88:	693b      	ldr	r3, [r7, #16]
 8004d8a:	43db      	mvns	r3, r3
 8004d8c:	69ba      	ldr	r2, [r7, #24]
 8004d8e:	4013      	ands	r3, r2
 8004d90:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004d92:	683b      	ldr	r3, [r7, #0]
 8004d94:	685b      	ldr	r3, [r3, #4]
 8004d96:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d003      	beq.n	8004da6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8004d9e:	69ba      	ldr	r2, [r7, #24]
 8004da0:	693b      	ldr	r3, [r7, #16]
 8004da2:	4313      	orrs	r3, r2
 8004da4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004da6:	4a34      	ldr	r2, [pc, #208]	@ (8004e78 <HAL_GPIO_Init+0x354>)
 8004da8:	69bb      	ldr	r3, [r7, #24]
 8004daa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004dac:	4b32      	ldr	r3, [pc, #200]	@ (8004e78 <HAL_GPIO_Init+0x354>)
 8004dae:	68db      	ldr	r3, [r3, #12]
 8004db0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004db2:	693b      	ldr	r3, [r7, #16]
 8004db4:	43db      	mvns	r3, r3
 8004db6:	69ba      	ldr	r2, [r7, #24]
 8004db8:	4013      	ands	r3, r2
 8004dba:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004dbc:	683b      	ldr	r3, [r7, #0]
 8004dbe:	685b      	ldr	r3, [r3, #4]
 8004dc0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d003      	beq.n	8004dd0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004dc8:	69ba      	ldr	r2, [r7, #24]
 8004dca:	693b      	ldr	r3, [r7, #16]
 8004dcc:	4313      	orrs	r3, r2
 8004dce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004dd0:	4a29      	ldr	r2, [pc, #164]	@ (8004e78 <HAL_GPIO_Init+0x354>)
 8004dd2:	69bb      	ldr	r3, [r7, #24]
 8004dd4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004dd6:	4b28      	ldr	r3, [pc, #160]	@ (8004e78 <HAL_GPIO_Init+0x354>)
 8004dd8:	685b      	ldr	r3, [r3, #4]
 8004dda:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004ddc:	693b      	ldr	r3, [r7, #16]
 8004dde:	43db      	mvns	r3, r3
 8004de0:	69ba      	ldr	r2, [r7, #24]
 8004de2:	4013      	ands	r3, r2
 8004de4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004de6:	683b      	ldr	r3, [r7, #0]
 8004de8:	685b      	ldr	r3, [r3, #4]
 8004dea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d003      	beq.n	8004dfa <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8004df2:	69ba      	ldr	r2, [r7, #24]
 8004df4:	693b      	ldr	r3, [r7, #16]
 8004df6:	4313      	orrs	r3, r2
 8004df8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004dfa:	4a1f      	ldr	r2, [pc, #124]	@ (8004e78 <HAL_GPIO_Init+0x354>)
 8004dfc:	69bb      	ldr	r3, [r7, #24]
 8004dfe:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004e00:	4b1d      	ldr	r3, [pc, #116]	@ (8004e78 <HAL_GPIO_Init+0x354>)
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004e06:	693b      	ldr	r3, [r7, #16]
 8004e08:	43db      	mvns	r3, r3
 8004e0a:	69ba      	ldr	r2, [r7, #24]
 8004e0c:	4013      	ands	r3, r2
 8004e0e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004e10:	683b      	ldr	r3, [r7, #0]
 8004e12:	685b      	ldr	r3, [r3, #4]
 8004e14:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d003      	beq.n	8004e24 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004e1c:	69ba      	ldr	r2, [r7, #24]
 8004e1e:	693b      	ldr	r3, [r7, #16]
 8004e20:	4313      	orrs	r3, r2
 8004e22:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004e24:	4a14      	ldr	r2, [pc, #80]	@ (8004e78 <HAL_GPIO_Init+0x354>)
 8004e26:	69bb      	ldr	r3, [r7, #24]
 8004e28:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8004e2a:	69fb      	ldr	r3, [r7, #28]
 8004e2c:	3301      	adds	r3, #1
 8004e2e:	61fb      	str	r3, [r7, #28]
 8004e30:	69fb      	ldr	r3, [r7, #28]
 8004e32:	2b0f      	cmp	r3, #15
 8004e34:	f67f ae86 	bls.w	8004b44 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8004e38:	bf00      	nop
 8004e3a:	bf00      	nop
 8004e3c:	3724      	adds	r7, #36	@ 0x24
 8004e3e:	46bd      	mov	sp, r7
 8004e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e44:	4770      	bx	lr
 8004e46:	bf00      	nop
 8004e48:	40023800 	.word	0x40023800
 8004e4c:	40013800 	.word	0x40013800
 8004e50:	40020000 	.word	0x40020000
 8004e54:	40020400 	.word	0x40020400
 8004e58:	40020800 	.word	0x40020800
 8004e5c:	40020c00 	.word	0x40020c00
 8004e60:	40021000 	.word	0x40021000
 8004e64:	40021400 	.word	0x40021400
 8004e68:	40021800 	.word	0x40021800
 8004e6c:	40021c00 	.word	0x40021c00
 8004e70:	40022000 	.word	0x40022000
 8004e74:	40022400 	.word	0x40022400
 8004e78:	40013c00 	.word	0x40013c00

08004e7c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004e7c:	b480      	push	{r7}
 8004e7e:	b085      	sub	sp, #20
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	6078      	str	r0, [r7, #4]
 8004e84:	460b      	mov	r3, r1
 8004e86:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	691a      	ldr	r2, [r3, #16]
 8004e8c:	887b      	ldrh	r3, [r7, #2]
 8004e8e:	4013      	ands	r3, r2
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d002      	beq.n	8004e9a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004e94:	2301      	movs	r3, #1
 8004e96:	73fb      	strb	r3, [r7, #15]
 8004e98:	e001      	b.n	8004e9e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004e9a:	2300      	movs	r3, #0
 8004e9c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004e9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ea0:	4618      	mov	r0, r3
 8004ea2:	3714      	adds	r7, #20
 8004ea4:	46bd      	mov	sp, r7
 8004ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eaa:	4770      	bx	lr

08004eac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004eac:	b480      	push	{r7}
 8004eae:	b083      	sub	sp, #12
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	6078      	str	r0, [r7, #4]
 8004eb4:	460b      	mov	r3, r1
 8004eb6:	807b      	strh	r3, [r7, #2]
 8004eb8:	4613      	mov	r3, r2
 8004eba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004ebc:	787b      	ldrb	r3, [r7, #1]
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d003      	beq.n	8004eca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004ec2:	887a      	ldrh	r2, [r7, #2]
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8004ec8:	e003      	b.n	8004ed2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8004eca:	887b      	ldrh	r3, [r7, #2]
 8004ecc:	041a      	lsls	r2, r3, #16
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	619a      	str	r2, [r3, #24]
}
 8004ed2:	bf00      	nop
 8004ed4:	370c      	adds	r7, #12
 8004ed6:	46bd      	mov	sp, r7
 8004ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004edc:	4770      	bx	lr
	...

08004ee0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004ee0:	b580      	push	{r7, lr}
 8004ee2:	b082      	sub	sp, #8
 8004ee4:	af00      	add	r7, sp, #0
 8004ee6:	4603      	mov	r3, r0
 8004ee8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004eea:	4b08      	ldr	r3, [pc, #32]	@ (8004f0c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004eec:	695a      	ldr	r2, [r3, #20]
 8004eee:	88fb      	ldrh	r3, [r7, #6]
 8004ef0:	4013      	ands	r3, r2
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d006      	beq.n	8004f04 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004ef6:	4a05      	ldr	r2, [pc, #20]	@ (8004f0c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004ef8:	88fb      	ldrh	r3, [r7, #6]
 8004efa:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004efc:	88fb      	ldrh	r3, [r7, #6]
 8004efe:	4618      	mov	r0, r3
 8004f00:	f7fd f9b8 	bl	8002274 <HAL_GPIO_EXTI_Callback>
  }
}
 8004f04:	bf00      	nop
 8004f06:	3708      	adds	r7, #8
 8004f08:	46bd      	mov	sp, r7
 8004f0a:	bd80      	pop	{r7, pc}
 8004f0c:	40013c00 	.word	0x40013c00

08004f10 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004f10:	b580      	push	{r7, lr}
 8004f12:	b082      	sub	sp, #8
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d101      	bne.n	8004f22 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004f1e:	2301      	movs	r3, #1
 8004f20:	e08b      	b.n	800503a <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004f28:	b2db      	uxtb	r3, r3
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d106      	bne.n	8004f3c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	2200      	movs	r2, #0
 8004f32:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004f36:	6878      	ldr	r0, [r7, #4]
 8004f38:	f7fe f96e 	bl	8003218 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2224      	movs	r2, #36	@ 0x24
 8004f40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	681a      	ldr	r2, [r3, #0]
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f022 0201 	bic.w	r2, r2, #1
 8004f52:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	685a      	ldr	r2, [r3, #4]
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004f60:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	689a      	ldr	r2, [r3, #8]
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004f70:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	68db      	ldr	r3, [r3, #12]
 8004f76:	2b01      	cmp	r3, #1
 8004f78:	d107      	bne.n	8004f8a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	689a      	ldr	r2, [r3, #8]
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004f86:	609a      	str	r2, [r3, #8]
 8004f88:	e006      	b.n	8004f98 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	689a      	ldr	r2, [r3, #8]
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8004f96:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	68db      	ldr	r3, [r3, #12]
 8004f9c:	2b02      	cmp	r3, #2
 8004f9e:	d108      	bne.n	8004fb2 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	685a      	ldr	r2, [r3, #4]
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004fae:	605a      	str	r2, [r3, #4]
 8004fb0:	e007      	b.n	8004fc2 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	685a      	ldr	r2, [r3, #4]
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004fc0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	6859      	ldr	r1, [r3, #4]
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681a      	ldr	r2, [r3, #0]
 8004fcc:	4b1d      	ldr	r3, [pc, #116]	@ (8005044 <HAL_I2C_Init+0x134>)
 8004fce:	430b      	orrs	r3, r1
 8004fd0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	68da      	ldr	r2, [r3, #12]
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004fe0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	691a      	ldr	r2, [r3, #16]
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	695b      	ldr	r3, [r3, #20]
 8004fea:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	699b      	ldr	r3, [r3, #24]
 8004ff2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	430a      	orrs	r2, r1
 8004ffa:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	69d9      	ldr	r1, [r3, #28]
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	6a1a      	ldr	r2, [r3, #32]
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	430a      	orrs	r2, r1
 800500a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	681a      	ldr	r2, [r3, #0]
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	f042 0201 	orr.w	r2, r2, #1
 800501a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	2200      	movs	r2, #0
 8005020:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	2220      	movs	r2, #32
 8005026:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	2200      	movs	r2, #0
 800502e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	2200      	movs	r2, #0
 8005034:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8005038:	2300      	movs	r3, #0
}
 800503a:	4618      	mov	r0, r3
 800503c:	3708      	adds	r7, #8
 800503e:	46bd      	mov	sp, r7
 8005040:	bd80      	pop	{r7, pc}
 8005042:	bf00      	nop
 8005044:	02008000 	.word	0x02008000

08005048 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005048:	b580      	push	{r7, lr}
 800504a:	b088      	sub	sp, #32
 800504c:	af02      	add	r7, sp, #8
 800504e:	60f8      	str	r0, [r7, #12]
 8005050:	607a      	str	r2, [r7, #4]
 8005052:	461a      	mov	r2, r3
 8005054:	460b      	mov	r3, r1
 8005056:	817b      	strh	r3, [r7, #10]
 8005058:	4613      	mov	r3, r2
 800505a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005062:	b2db      	uxtb	r3, r3
 8005064:	2b20      	cmp	r3, #32
 8005066:	f040 80fd 	bne.w	8005264 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005070:	2b01      	cmp	r3, #1
 8005072:	d101      	bne.n	8005078 <HAL_I2C_Master_Transmit+0x30>
 8005074:	2302      	movs	r3, #2
 8005076:	e0f6      	b.n	8005266 <HAL_I2C_Master_Transmit+0x21e>
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	2201      	movs	r2, #1
 800507c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005080:	f7ff f804 	bl	800408c <HAL_GetTick>
 8005084:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005086:	693b      	ldr	r3, [r7, #16]
 8005088:	9300      	str	r3, [sp, #0]
 800508a:	2319      	movs	r3, #25
 800508c:	2201      	movs	r2, #1
 800508e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005092:	68f8      	ldr	r0, [r7, #12]
 8005094:	f000 f914 	bl	80052c0 <I2C_WaitOnFlagUntilTimeout>
 8005098:	4603      	mov	r3, r0
 800509a:	2b00      	cmp	r3, #0
 800509c:	d001      	beq.n	80050a2 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800509e:	2301      	movs	r3, #1
 80050a0:	e0e1      	b.n	8005266 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	2221      	movs	r2, #33	@ 0x21
 80050a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	2210      	movs	r2, #16
 80050ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	2200      	movs	r2, #0
 80050b6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	687a      	ldr	r2, [r7, #4]
 80050bc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	893a      	ldrh	r2, [r7, #8]
 80050c2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	2200      	movs	r2, #0
 80050c8:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050ce:	b29b      	uxth	r3, r3
 80050d0:	2bff      	cmp	r3, #255	@ 0xff
 80050d2:	d906      	bls.n	80050e2 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	22ff      	movs	r2, #255	@ 0xff
 80050d8:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 80050da:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80050de:	617b      	str	r3, [r7, #20]
 80050e0:	e007      	b.n	80050f2 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050e6:	b29a      	uxth	r2, r3
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 80050ec:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80050f0:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d024      	beq.n	8005144 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050fe:	781a      	ldrb	r2, [r3, #0]
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800510a:	1c5a      	adds	r2, r3, #1
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005114:	b29b      	uxth	r3, r3
 8005116:	3b01      	subs	r3, #1
 8005118:	b29a      	uxth	r2, r3
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005122:	3b01      	subs	r3, #1
 8005124:	b29a      	uxth	r2, r3
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800512e:	b2db      	uxtb	r3, r3
 8005130:	3301      	adds	r3, #1
 8005132:	b2da      	uxtb	r2, r3
 8005134:	8979      	ldrh	r1, [r7, #10]
 8005136:	4b4e      	ldr	r3, [pc, #312]	@ (8005270 <HAL_I2C_Master_Transmit+0x228>)
 8005138:	9300      	str	r3, [sp, #0]
 800513a:	697b      	ldr	r3, [r7, #20]
 800513c:	68f8      	ldr	r0, [r7, #12]
 800513e:	f000 fa83 	bl	8005648 <I2C_TransferConfig>
 8005142:	e066      	b.n	8005212 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005148:	b2da      	uxtb	r2, r3
 800514a:	8979      	ldrh	r1, [r7, #10]
 800514c:	4b48      	ldr	r3, [pc, #288]	@ (8005270 <HAL_I2C_Master_Transmit+0x228>)
 800514e:	9300      	str	r3, [sp, #0]
 8005150:	697b      	ldr	r3, [r7, #20]
 8005152:	68f8      	ldr	r0, [r7, #12]
 8005154:	f000 fa78 	bl	8005648 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8005158:	e05b      	b.n	8005212 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800515a:	693a      	ldr	r2, [r7, #16]
 800515c:	6a39      	ldr	r1, [r7, #32]
 800515e:	68f8      	ldr	r0, [r7, #12]
 8005160:	f000 f907 	bl	8005372 <I2C_WaitOnTXISFlagUntilTimeout>
 8005164:	4603      	mov	r3, r0
 8005166:	2b00      	cmp	r3, #0
 8005168:	d001      	beq.n	800516e <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 800516a:	2301      	movs	r3, #1
 800516c:	e07b      	b.n	8005266 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005172:	781a      	ldrb	r2, [r3, #0]
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800517e:	1c5a      	adds	r2, r3, #1
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005188:	b29b      	uxth	r3, r3
 800518a:	3b01      	subs	r3, #1
 800518c:	b29a      	uxth	r2, r3
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005196:	3b01      	subs	r3, #1
 8005198:	b29a      	uxth	r2, r3
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051a2:	b29b      	uxth	r3, r3
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d034      	beq.n	8005212 <HAL_I2C_Master_Transmit+0x1ca>
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d130      	bne.n	8005212 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80051b0:	693b      	ldr	r3, [r7, #16]
 80051b2:	9300      	str	r3, [sp, #0]
 80051b4:	6a3b      	ldr	r3, [r7, #32]
 80051b6:	2200      	movs	r2, #0
 80051b8:	2180      	movs	r1, #128	@ 0x80
 80051ba:	68f8      	ldr	r0, [r7, #12]
 80051bc:	f000 f880 	bl	80052c0 <I2C_WaitOnFlagUntilTimeout>
 80051c0:	4603      	mov	r3, r0
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d001      	beq.n	80051ca <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 80051c6:	2301      	movs	r3, #1
 80051c8:	e04d      	b.n	8005266 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051ce:	b29b      	uxth	r3, r3
 80051d0:	2bff      	cmp	r3, #255	@ 0xff
 80051d2:	d90e      	bls.n	80051f2 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	22ff      	movs	r2, #255	@ 0xff
 80051d8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051de:	b2da      	uxtb	r2, r3
 80051e0:	8979      	ldrh	r1, [r7, #10]
 80051e2:	2300      	movs	r3, #0
 80051e4:	9300      	str	r3, [sp, #0]
 80051e6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80051ea:	68f8      	ldr	r0, [r7, #12]
 80051ec:	f000 fa2c 	bl	8005648 <I2C_TransferConfig>
 80051f0:	e00f      	b.n	8005212 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051f6:	b29a      	uxth	r2, r3
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005200:	b2da      	uxtb	r2, r3
 8005202:	8979      	ldrh	r1, [r7, #10]
 8005204:	2300      	movs	r3, #0
 8005206:	9300      	str	r3, [sp, #0]
 8005208:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800520c:	68f8      	ldr	r0, [r7, #12]
 800520e:	f000 fa1b 	bl	8005648 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005216:	b29b      	uxth	r3, r3
 8005218:	2b00      	cmp	r3, #0
 800521a:	d19e      	bne.n	800515a <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800521c:	693a      	ldr	r2, [r7, #16]
 800521e:	6a39      	ldr	r1, [r7, #32]
 8005220:	68f8      	ldr	r0, [r7, #12]
 8005222:	f000 f8ed 	bl	8005400 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005226:	4603      	mov	r3, r0
 8005228:	2b00      	cmp	r3, #0
 800522a:	d001      	beq.n	8005230 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 800522c:	2301      	movs	r3, #1
 800522e:	e01a      	b.n	8005266 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	2220      	movs	r2, #32
 8005236:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	6859      	ldr	r1, [r3, #4]
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	681a      	ldr	r2, [r3, #0]
 8005242:	4b0c      	ldr	r3, [pc, #48]	@ (8005274 <HAL_I2C_Master_Transmit+0x22c>)
 8005244:	400b      	ands	r3, r1
 8005246:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	2220      	movs	r2, #32
 800524c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	2200      	movs	r2, #0
 8005254:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	2200      	movs	r2, #0
 800525c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005260:	2300      	movs	r3, #0
 8005262:	e000      	b.n	8005266 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8005264:	2302      	movs	r3, #2
  }
}
 8005266:	4618      	mov	r0, r3
 8005268:	3718      	adds	r7, #24
 800526a:	46bd      	mov	sp, r7
 800526c:	bd80      	pop	{r7, pc}
 800526e:	bf00      	nop
 8005270:	80002000 	.word	0x80002000
 8005274:	fe00e800 	.word	0xfe00e800

08005278 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005278:	b480      	push	{r7}
 800527a:	b083      	sub	sp, #12
 800527c:	af00      	add	r7, sp, #0
 800527e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	699b      	ldr	r3, [r3, #24]
 8005286:	f003 0302 	and.w	r3, r3, #2
 800528a:	2b02      	cmp	r3, #2
 800528c:	d103      	bne.n	8005296 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	2200      	movs	r2, #0
 8005294:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	699b      	ldr	r3, [r3, #24]
 800529c:	f003 0301 	and.w	r3, r3, #1
 80052a0:	2b01      	cmp	r3, #1
 80052a2:	d007      	beq.n	80052b4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	699a      	ldr	r2, [r3, #24]
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	f042 0201 	orr.w	r2, r2, #1
 80052b2:	619a      	str	r2, [r3, #24]
  }
}
 80052b4:	bf00      	nop
 80052b6:	370c      	adds	r7, #12
 80052b8:	46bd      	mov	sp, r7
 80052ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052be:	4770      	bx	lr

080052c0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80052c0:	b580      	push	{r7, lr}
 80052c2:	b084      	sub	sp, #16
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	60f8      	str	r0, [r7, #12]
 80052c8:	60b9      	str	r1, [r7, #8]
 80052ca:	603b      	str	r3, [r7, #0]
 80052cc:	4613      	mov	r3, r2
 80052ce:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80052d0:	e03b      	b.n	800534a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80052d2:	69ba      	ldr	r2, [r7, #24]
 80052d4:	6839      	ldr	r1, [r7, #0]
 80052d6:	68f8      	ldr	r0, [r7, #12]
 80052d8:	f000 f8d6 	bl	8005488 <I2C_IsErrorOccurred>
 80052dc:	4603      	mov	r3, r0
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d001      	beq.n	80052e6 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80052e2:	2301      	movs	r3, #1
 80052e4:	e041      	b.n	800536a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80052e6:	683b      	ldr	r3, [r7, #0]
 80052e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052ec:	d02d      	beq.n	800534a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80052ee:	f7fe fecd 	bl	800408c <HAL_GetTick>
 80052f2:	4602      	mov	r2, r0
 80052f4:	69bb      	ldr	r3, [r7, #24]
 80052f6:	1ad3      	subs	r3, r2, r3
 80052f8:	683a      	ldr	r2, [r7, #0]
 80052fa:	429a      	cmp	r2, r3
 80052fc:	d302      	bcc.n	8005304 <I2C_WaitOnFlagUntilTimeout+0x44>
 80052fe:	683b      	ldr	r3, [r7, #0]
 8005300:	2b00      	cmp	r3, #0
 8005302:	d122      	bne.n	800534a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	699a      	ldr	r2, [r3, #24]
 800530a:	68bb      	ldr	r3, [r7, #8]
 800530c:	4013      	ands	r3, r2
 800530e:	68ba      	ldr	r2, [r7, #8]
 8005310:	429a      	cmp	r2, r3
 8005312:	bf0c      	ite	eq
 8005314:	2301      	moveq	r3, #1
 8005316:	2300      	movne	r3, #0
 8005318:	b2db      	uxtb	r3, r3
 800531a:	461a      	mov	r2, r3
 800531c:	79fb      	ldrb	r3, [r7, #7]
 800531e:	429a      	cmp	r2, r3
 8005320:	d113      	bne.n	800534a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005326:	f043 0220 	orr.w	r2, r3, #32
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	2220      	movs	r2, #32
 8005332:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	2200      	movs	r2, #0
 800533a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	2200      	movs	r2, #0
 8005342:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8005346:	2301      	movs	r3, #1
 8005348:	e00f      	b.n	800536a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	699a      	ldr	r2, [r3, #24]
 8005350:	68bb      	ldr	r3, [r7, #8]
 8005352:	4013      	ands	r3, r2
 8005354:	68ba      	ldr	r2, [r7, #8]
 8005356:	429a      	cmp	r2, r3
 8005358:	bf0c      	ite	eq
 800535a:	2301      	moveq	r3, #1
 800535c:	2300      	movne	r3, #0
 800535e:	b2db      	uxtb	r3, r3
 8005360:	461a      	mov	r2, r3
 8005362:	79fb      	ldrb	r3, [r7, #7]
 8005364:	429a      	cmp	r2, r3
 8005366:	d0b4      	beq.n	80052d2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005368:	2300      	movs	r3, #0
}
 800536a:	4618      	mov	r0, r3
 800536c:	3710      	adds	r7, #16
 800536e:	46bd      	mov	sp, r7
 8005370:	bd80      	pop	{r7, pc}

08005372 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005372:	b580      	push	{r7, lr}
 8005374:	b084      	sub	sp, #16
 8005376:	af00      	add	r7, sp, #0
 8005378:	60f8      	str	r0, [r7, #12]
 800537a:	60b9      	str	r1, [r7, #8]
 800537c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800537e:	e033      	b.n	80053e8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005380:	687a      	ldr	r2, [r7, #4]
 8005382:	68b9      	ldr	r1, [r7, #8]
 8005384:	68f8      	ldr	r0, [r7, #12]
 8005386:	f000 f87f 	bl	8005488 <I2C_IsErrorOccurred>
 800538a:	4603      	mov	r3, r0
 800538c:	2b00      	cmp	r3, #0
 800538e:	d001      	beq.n	8005394 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005390:	2301      	movs	r3, #1
 8005392:	e031      	b.n	80053f8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005394:	68bb      	ldr	r3, [r7, #8]
 8005396:	f1b3 3fff 	cmp.w	r3, #4294967295
 800539a:	d025      	beq.n	80053e8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800539c:	f7fe fe76 	bl	800408c <HAL_GetTick>
 80053a0:	4602      	mov	r2, r0
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	1ad3      	subs	r3, r2, r3
 80053a6:	68ba      	ldr	r2, [r7, #8]
 80053a8:	429a      	cmp	r2, r3
 80053aa:	d302      	bcc.n	80053b2 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80053ac:	68bb      	ldr	r3, [r7, #8]
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d11a      	bne.n	80053e8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	699b      	ldr	r3, [r3, #24]
 80053b8:	f003 0302 	and.w	r3, r3, #2
 80053bc:	2b02      	cmp	r3, #2
 80053be:	d013      	beq.n	80053e8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053c4:	f043 0220 	orr.w	r2, r3, #32
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	2220      	movs	r2, #32
 80053d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	2200      	movs	r2, #0
 80053d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	2200      	movs	r2, #0
 80053e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80053e4:	2301      	movs	r3, #1
 80053e6:	e007      	b.n	80053f8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	699b      	ldr	r3, [r3, #24]
 80053ee:	f003 0302 	and.w	r3, r3, #2
 80053f2:	2b02      	cmp	r3, #2
 80053f4:	d1c4      	bne.n	8005380 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80053f6:	2300      	movs	r3, #0
}
 80053f8:	4618      	mov	r0, r3
 80053fa:	3710      	adds	r7, #16
 80053fc:	46bd      	mov	sp, r7
 80053fe:	bd80      	pop	{r7, pc}

08005400 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005400:	b580      	push	{r7, lr}
 8005402:	b084      	sub	sp, #16
 8005404:	af00      	add	r7, sp, #0
 8005406:	60f8      	str	r0, [r7, #12]
 8005408:	60b9      	str	r1, [r7, #8]
 800540a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800540c:	e02f      	b.n	800546e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800540e:	687a      	ldr	r2, [r7, #4]
 8005410:	68b9      	ldr	r1, [r7, #8]
 8005412:	68f8      	ldr	r0, [r7, #12]
 8005414:	f000 f838 	bl	8005488 <I2C_IsErrorOccurred>
 8005418:	4603      	mov	r3, r0
 800541a:	2b00      	cmp	r3, #0
 800541c:	d001      	beq.n	8005422 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800541e:	2301      	movs	r3, #1
 8005420:	e02d      	b.n	800547e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005422:	f7fe fe33 	bl	800408c <HAL_GetTick>
 8005426:	4602      	mov	r2, r0
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	1ad3      	subs	r3, r2, r3
 800542c:	68ba      	ldr	r2, [r7, #8]
 800542e:	429a      	cmp	r2, r3
 8005430:	d302      	bcc.n	8005438 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8005432:	68bb      	ldr	r3, [r7, #8]
 8005434:	2b00      	cmp	r3, #0
 8005436:	d11a      	bne.n	800546e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	699b      	ldr	r3, [r3, #24]
 800543e:	f003 0320 	and.w	r3, r3, #32
 8005442:	2b20      	cmp	r3, #32
 8005444:	d013      	beq.n	800546e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800544a:	f043 0220 	orr.w	r2, r3, #32
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	2220      	movs	r2, #32
 8005456:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	2200      	movs	r2, #0
 800545e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	2200      	movs	r2, #0
 8005466:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800546a:	2301      	movs	r3, #1
 800546c:	e007      	b.n	800547e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	699b      	ldr	r3, [r3, #24]
 8005474:	f003 0320 	and.w	r3, r3, #32
 8005478:	2b20      	cmp	r3, #32
 800547a:	d1c8      	bne.n	800540e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800547c:	2300      	movs	r3, #0
}
 800547e:	4618      	mov	r0, r3
 8005480:	3710      	adds	r7, #16
 8005482:	46bd      	mov	sp, r7
 8005484:	bd80      	pop	{r7, pc}
	...

08005488 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005488:	b580      	push	{r7, lr}
 800548a:	b08a      	sub	sp, #40	@ 0x28
 800548c:	af00      	add	r7, sp, #0
 800548e:	60f8      	str	r0, [r7, #12]
 8005490:	60b9      	str	r1, [r7, #8]
 8005492:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005494:	2300      	movs	r3, #0
 8005496:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	699b      	ldr	r3, [r3, #24]
 80054a0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80054a2:	2300      	movs	r3, #0
 80054a4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80054aa:	69bb      	ldr	r3, [r7, #24]
 80054ac:	f003 0310 	and.w	r3, r3, #16
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d068      	beq.n	8005586 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	2210      	movs	r2, #16
 80054ba:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80054bc:	e049      	b.n	8005552 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80054be:	68bb      	ldr	r3, [r7, #8]
 80054c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054c4:	d045      	beq.n	8005552 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80054c6:	f7fe fde1 	bl	800408c <HAL_GetTick>
 80054ca:	4602      	mov	r2, r0
 80054cc:	69fb      	ldr	r3, [r7, #28]
 80054ce:	1ad3      	subs	r3, r2, r3
 80054d0:	68ba      	ldr	r2, [r7, #8]
 80054d2:	429a      	cmp	r2, r3
 80054d4:	d302      	bcc.n	80054dc <I2C_IsErrorOccurred+0x54>
 80054d6:	68bb      	ldr	r3, [r7, #8]
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d13a      	bne.n	8005552 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	685b      	ldr	r3, [r3, #4]
 80054e2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80054e6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80054ee:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	699b      	ldr	r3, [r3, #24]
 80054f6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80054fa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80054fe:	d121      	bne.n	8005544 <I2C_IsErrorOccurred+0xbc>
 8005500:	697b      	ldr	r3, [r7, #20]
 8005502:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005506:	d01d      	beq.n	8005544 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8005508:	7cfb      	ldrb	r3, [r7, #19]
 800550a:	2b20      	cmp	r3, #32
 800550c:	d01a      	beq.n	8005544 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	685a      	ldr	r2, [r3, #4]
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800551c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800551e:	f7fe fdb5 	bl	800408c <HAL_GetTick>
 8005522:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005524:	e00e      	b.n	8005544 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8005526:	f7fe fdb1 	bl	800408c <HAL_GetTick>
 800552a:	4602      	mov	r2, r0
 800552c:	69fb      	ldr	r3, [r7, #28]
 800552e:	1ad3      	subs	r3, r2, r3
 8005530:	2b19      	cmp	r3, #25
 8005532:	d907      	bls.n	8005544 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8005534:	6a3b      	ldr	r3, [r7, #32]
 8005536:	f043 0320 	orr.w	r3, r3, #32
 800553a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800553c:	2301      	movs	r3, #1
 800553e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8005542:	e006      	b.n	8005552 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	699b      	ldr	r3, [r3, #24]
 800554a:	f003 0320 	and.w	r3, r3, #32
 800554e:	2b20      	cmp	r3, #32
 8005550:	d1e9      	bne.n	8005526 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	699b      	ldr	r3, [r3, #24]
 8005558:	f003 0320 	and.w	r3, r3, #32
 800555c:	2b20      	cmp	r3, #32
 800555e:	d003      	beq.n	8005568 <I2C_IsErrorOccurred+0xe0>
 8005560:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005564:	2b00      	cmp	r3, #0
 8005566:	d0aa      	beq.n	80054be <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8005568:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800556c:	2b00      	cmp	r3, #0
 800556e:	d103      	bne.n	8005578 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	2220      	movs	r2, #32
 8005576:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8005578:	6a3b      	ldr	r3, [r7, #32]
 800557a:	f043 0304 	orr.w	r3, r3, #4
 800557e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8005580:	2301      	movs	r3, #1
 8005582:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	699b      	ldr	r3, [r3, #24]
 800558c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800558e:	69bb      	ldr	r3, [r7, #24]
 8005590:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005594:	2b00      	cmp	r3, #0
 8005596:	d00b      	beq.n	80055b0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8005598:	6a3b      	ldr	r3, [r7, #32]
 800559a:	f043 0301 	orr.w	r3, r3, #1
 800559e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80055a8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80055aa:	2301      	movs	r3, #1
 80055ac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80055b0:	69bb      	ldr	r3, [r7, #24]
 80055b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d00b      	beq.n	80055d2 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80055ba:	6a3b      	ldr	r3, [r7, #32]
 80055bc:	f043 0308 	orr.w	r3, r3, #8
 80055c0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80055ca:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80055cc:	2301      	movs	r3, #1
 80055ce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80055d2:	69bb      	ldr	r3, [r7, #24]
 80055d4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d00b      	beq.n	80055f4 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80055dc:	6a3b      	ldr	r3, [r7, #32]
 80055de:	f043 0302 	orr.w	r3, r3, #2
 80055e2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80055ec:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80055ee:	2301      	movs	r3, #1
 80055f0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80055f4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d01c      	beq.n	8005636 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80055fc:	68f8      	ldr	r0, [r7, #12]
 80055fe:	f7ff fe3b 	bl	8005278 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	6859      	ldr	r1, [r3, #4]
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	681a      	ldr	r2, [r3, #0]
 800560c:	4b0d      	ldr	r3, [pc, #52]	@ (8005644 <I2C_IsErrorOccurred+0x1bc>)
 800560e:	400b      	ands	r3, r1
 8005610:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005616:	6a3b      	ldr	r3, [r7, #32]
 8005618:	431a      	orrs	r2, r3
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	2220      	movs	r2, #32
 8005622:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	2200      	movs	r2, #0
 800562a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	2200      	movs	r2, #0
 8005632:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8005636:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800563a:	4618      	mov	r0, r3
 800563c:	3728      	adds	r7, #40	@ 0x28
 800563e:	46bd      	mov	sp, r7
 8005640:	bd80      	pop	{r7, pc}
 8005642:	bf00      	nop
 8005644:	fe00e800 	.word	0xfe00e800

08005648 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005648:	b480      	push	{r7}
 800564a:	b087      	sub	sp, #28
 800564c:	af00      	add	r7, sp, #0
 800564e:	60f8      	str	r0, [r7, #12]
 8005650:	607b      	str	r3, [r7, #4]
 8005652:	460b      	mov	r3, r1
 8005654:	817b      	strh	r3, [r7, #10]
 8005656:	4613      	mov	r3, r2
 8005658:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800565a:	897b      	ldrh	r3, [r7, #10]
 800565c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005660:	7a7b      	ldrb	r3, [r7, #9]
 8005662:	041b      	lsls	r3, r3, #16
 8005664:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005668:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800566e:	6a3b      	ldr	r3, [r7, #32]
 8005670:	4313      	orrs	r3, r2
 8005672:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005676:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	685a      	ldr	r2, [r3, #4]
 800567e:	6a3b      	ldr	r3, [r7, #32]
 8005680:	0d5b      	lsrs	r3, r3, #21
 8005682:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8005686:	4b08      	ldr	r3, [pc, #32]	@ (80056a8 <I2C_TransferConfig+0x60>)
 8005688:	430b      	orrs	r3, r1
 800568a:	43db      	mvns	r3, r3
 800568c:	ea02 0103 	and.w	r1, r2, r3
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	697a      	ldr	r2, [r7, #20]
 8005696:	430a      	orrs	r2, r1
 8005698:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800569a:	bf00      	nop
 800569c:	371c      	adds	r7, #28
 800569e:	46bd      	mov	sp, r7
 80056a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a4:	4770      	bx	lr
 80056a6:	bf00      	nop
 80056a8:	03ff63ff 	.word	0x03ff63ff

080056ac <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80056ac:	b480      	push	{r7}
 80056ae:	b083      	sub	sp, #12
 80056b0:	af00      	add	r7, sp, #0
 80056b2:	6078      	str	r0, [r7, #4]
 80056b4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80056bc:	b2db      	uxtb	r3, r3
 80056be:	2b20      	cmp	r3, #32
 80056c0:	d138      	bne.n	8005734 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80056c8:	2b01      	cmp	r3, #1
 80056ca:	d101      	bne.n	80056d0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80056cc:	2302      	movs	r3, #2
 80056ce:	e032      	b.n	8005736 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	2201      	movs	r2, #1
 80056d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	2224      	movs	r2, #36	@ 0x24
 80056dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	681a      	ldr	r2, [r3, #0]
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	f022 0201 	bic.w	r2, r2, #1
 80056ee:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	681a      	ldr	r2, [r3, #0]
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80056fe:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	6819      	ldr	r1, [r3, #0]
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	683a      	ldr	r2, [r7, #0]
 800570c:	430a      	orrs	r2, r1
 800570e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	681a      	ldr	r2, [r3, #0]
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	f042 0201 	orr.w	r2, r2, #1
 800571e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	2220      	movs	r2, #32
 8005724:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	2200      	movs	r2, #0
 800572c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005730:	2300      	movs	r3, #0
 8005732:	e000      	b.n	8005736 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005734:	2302      	movs	r3, #2
  }
}
 8005736:	4618      	mov	r0, r3
 8005738:	370c      	adds	r7, #12
 800573a:	46bd      	mov	sp, r7
 800573c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005740:	4770      	bx	lr

08005742 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005742:	b480      	push	{r7}
 8005744:	b085      	sub	sp, #20
 8005746:	af00      	add	r7, sp, #0
 8005748:	6078      	str	r0, [r7, #4]
 800574a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005752:	b2db      	uxtb	r3, r3
 8005754:	2b20      	cmp	r3, #32
 8005756:	d139      	bne.n	80057cc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800575e:	2b01      	cmp	r3, #1
 8005760:	d101      	bne.n	8005766 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005762:	2302      	movs	r3, #2
 8005764:	e033      	b.n	80057ce <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	2201      	movs	r2, #1
 800576a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	2224      	movs	r2, #36	@ 0x24
 8005772:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	681a      	ldr	r2, [r3, #0]
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	f022 0201 	bic.w	r2, r2, #1
 8005784:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005794:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005796:	683b      	ldr	r3, [r7, #0]
 8005798:	021b      	lsls	r3, r3, #8
 800579a:	68fa      	ldr	r2, [r7, #12]
 800579c:	4313      	orrs	r3, r2
 800579e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	68fa      	ldr	r2, [r7, #12]
 80057a6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	681a      	ldr	r2, [r3, #0]
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	f042 0201 	orr.w	r2, r2, #1
 80057b6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	2220      	movs	r2, #32
 80057bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	2200      	movs	r2, #0
 80057c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80057c8:	2300      	movs	r3, #0
 80057ca:	e000      	b.n	80057ce <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80057cc:	2302      	movs	r3, #2
  }
}
 80057ce:	4618      	mov	r0, r3
 80057d0:	3714      	adds	r7, #20
 80057d2:	46bd      	mov	sp, r7
 80057d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d8:	4770      	bx	lr

080057da <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80057da:	b580      	push	{r7, lr}
 80057dc:	b086      	sub	sp, #24
 80057de:	af02      	add	r7, sp, #8
 80057e0:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d101      	bne.n	80057ec <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80057e8:	2301      	movs	r3, #1
 80057ea:	e108      	b.n	80059fe <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80057f8:	b2db      	uxtb	r3, r3
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d106      	bne.n	800580c <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	2200      	movs	r2, #0
 8005802:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005806:	6878      	ldr	r0, [r7, #4]
 8005808:	f7fe fa4a 	bl	8003ca0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	2203      	movs	r2, #3
 8005810:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8005814:	68bb      	ldr	r3, [r7, #8]
 8005816:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800581a:	d102      	bne.n	8005822 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	2200      	movs	r2, #0
 8005820:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	4618      	mov	r0, r3
 8005828:	f005 f81a 	bl	800a860 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	6818      	ldr	r0, [r3, #0]
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	7c1a      	ldrb	r2, [r3, #16]
 8005834:	f88d 2000 	strb.w	r2, [sp]
 8005838:	3304      	adds	r3, #4
 800583a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800583c:	f004 ffb6 	bl	800a7ac <USB_CoreInit>
 8005840:	4603      	mov	r3, r0
 8005842:	2b00      	cmp	r3, #0
 8005844:	d005      	beq.n	8005852 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	2202      	movs	r2, #2
 800584a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800584e:	2301      	movs	r3, #1
 8005850:	e0d5      	b.n	80059fe <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	2100      	movs	r1, #0
 8005858:	4618      	mov	r0, r3
 800585a:	f005 f812 	bl	800a882 <USB_SetCurrentMode>
 800585e:	4603      	mov	r3, r0
 8005860:	2b00      	cmp	r3, #0
 8005862:	d005      	beq.n	8005870 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	2202      	movs	r2, #2
 8005868:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800586c:	2301      	movs	r3, #1
 800586e:	e0c6      	b.n	80059fe <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005870:	2300      	movs	r3, #0
 8005872:	73fb      	strb	r3, [r7, #15]
 8005874:	e04a      	b.n	800590c <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005876:	7bfa      	ldrb	r2, [r7, #15]
 8005878:	6879      	ldr	r1, [r7, #4]
 800587a:	4613      	mov	r3, r2
 800587c:	00db      	lsls	r3, r3, #3
 800587e:	4413      	add	r3, r2
 8005880:	009b      	lsls	r3, r3, #2
 8005882:	440b      	add	r3, r1
 8005884:	3315      	adds	r3, #21
 8005886:	2201      	movs	r2, #1
 8005888:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800588a:	7bfa      	ldrb	r2, [r7, #15]
 800588c:	6879      	ldr	r1, [r7, #4]
 800588e:	4613      	mov	r3, r2
 8005890:	00db      	lsls	r3, r3, #3
 8005892:	4413      	add	r3, r2
 8005894:	009b      	lsls	r3, r3, #2
 8005896:	440b      	add	r3, r1
 8005898:	3314      	adds	r3, #20
 800589a:	7bfa      	ldrb	r2, [r7, #15]
 800589c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800589e:	7bfa      	ldrb	r2, [r7, #15]
 80058a0:	7bfb      	ldrb	r3, [r7, #15]
 80058a2:	b298      	uxth	r0, r3
 80058a4:	6879      	ldr	r1, [r7, #4]
 80058a6:	4613      	mov	r3, r2
 80058a8:	00db      	lsls	r3, r3, #3
 80058aa:	4413      	add	r3, r2
 80058ac:	009b      	lsls	r3, r3, #2
 80058ae:	440b      	add	r3, r1
 80058b0:	332e      	adds	r3, #46	@ 0x2e
 80058b2:	4602      	mov	r2, r0
 80058b4:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80058b6:	7bfa      	ldrb	r2, [r7, #15]
 80058b8:	6879      	ldr	r1, [r7, #4]
 80058ba:	4613      	mov	r3, r2
 80058bc:	00db      	lsls	r3, r3, #3
 80058be:	4413      	add	r3, r2
 80058c0:	009b      	lsls	r3, r3, #2
 80058c2:	440b      	add	r3, r1
 80058c4:	3318      	adds	r3, #24
 80058c6:	2200      	movs	r2, #0
 80058c8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80058ca:	7bfa      	ldrb	r2, [r7, #15]
 80058cc:	6879      	ldr	r1, [r7, #4]
 80058ce:	4613      	mov	r3, r2
 80058d0:	00db      	lsls	r3, r3, #3
 80058d2:	4413      	add	r3, r2
 80058d4:	009b      	lsls	r3, r3, #2
 80058d6:	440b      	add	r3, r1
 80058d8:	331c      	adds	r3, #28
 80058da:	2200      	movs	r2, #0
 80058dc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80058de:	7bfa      	ldrb	r2, [r7, #15]
 80058e0:	6879      	ldr	r1, [r7, #4]
 80058e2:	4613      	mov	r3, r2
 80058e4:	00db      	lsls	r3, r3, #3
 80058e6:	4413      	add	r3, r2
 80058e8:	009b      	lsls	r3, r3, #2
 80058ea:	440b      	add	r3, r1
 80058ec:	3320      	adds	r3, #32
 80058ee:	2200      	movs	r2, #0
 80058f0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80058f2:	7bfa      	ldrb	r2, [r7, #15]
 80058f4:	6879      	ldr	r1, [r7, #4]
 80058f6:	4613      	mov	r3, r2
 80058f8:	00db      	lsls	r3, r3, #3
 80058fa:	4413      	add	r3, r2
 80058fc:	009b      	lsls	r3, r3, #2
 80058fe:	440b      	add	r3, r1
 8005900:	3324      	adds	r3, #36	@ 0x24
 8005902:	2200      	movs	r2, #0
 8005904:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005906:	7bfb      	ldrb	r3, [r7, #15]
 8005908:	3301      	adds	r3, #1
 800590a:	73fb      	strb	r3, [r7, #15]
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	791b      	ldrb	r3, [r3, #4]
 8005910:	7bfa      	ldrb	r2, [r7, #15]
 8005912:	429a      	cmp	r2, r3
 8005914:	d3af      	bcc.n	8005876 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005916:	2300      	movs	r3, #0
 8005918:	73fb      	strb	r3, [r7, #15]
 800591a:	e044      	b.n	80059a6 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800591c:	7bfa      	ldrb	r2, [r7, #15]
 800591e:	6879      	ldr	r1, [r7, #4]
 8005920:	4613      	mov	r3, r2
 8005922:	00db      	lsls	r3, r3, #3
 8005924:	4413      	add	r3, r2
 8005926:	009b      	lsls	r3, r3, #2
 8005928:	440b      	add	r3, r1
 800592a:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800592e:	2200      	movs	r2, #0
 8005930:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8005932:	7bfa      	ldrb	r2, [r7, #15]
 8005934:	6879      	ldr	r1, [r7, #4]
 8005936:	4613      	mov	r3, r2
 8005938:	00db      	lsls	r3, r3, #3
 800593a:	4413      	add	r3, r2
 800593c:	009b      	lsls	r3, r3, #2
 800593e:	440b      	add	r3, r1
 8005940:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8005944:	7bfa      	ldrb	r2, [r7, #15]
 8005946:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005948:	7bfa      	ldrb	r2, [r7, #15]
 800594a:	6879      	ldr	r1, [r7, #4]
 800594c:	4613      	mov	r3, r2
 800594e:	00db      	lsls	r3, r3, #3
 8005950:	4413      	add	r3, r2
 8005952:	009b      	lsls	r3, r3, #2
 8005954:	440b      	add	r3, r1
 8005956:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800595a:	2200      	movs	r2, #0
 800595c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800595e:	7bfa      	ldrb	r2, [r7, #15]
 8005960:	6879      	ldr	r1, [r7, #4]
 8005962:	4613      	mov	r3, r2
 8005964:	00db      	lsls	r3, r3, #3
 8005966:	4413      	add	r3, r2
 8005968:	009b      	lsls	r3, r3, #2
 800596a:	440b      	add	r3, r1
 800596c:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8005970:	2200      	movs	r2, #0
 8005972:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005974:	7bfa      	ldrb	r2, [r7, #15]
 8005976:	6879      	ldr	r1, [r7, #4]
 8005978:	4613      	mov	r3, r2
 800597a:	00db      	lsls	r3, r3, #3
 800597c:	4413      	add	r3, r2
 800597e:	009b      	lsls	r3, r3, #2
 8005980:	440b      	add	r3, r1
 8005982:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8005986:	2200      	movs	r2, #0
 8005988:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800598a:	7bfa      	ldrb	r2, [r7, #15]
 800598c:	6879      	ldr	r1, [r7, #4]
 800598e:	4613      	mov	r3, r2
 8005990:	00db      	lsls	r3, r3, #3
 8005992:	4413      	add	r3, r2
 8005994:	009b      	lsls	r3, r3, #2
 8005996:	440b      	add	r3, r1
 8005998:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800599c:	2200      	movs	r2, #0
 800599e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80059a0:	7bfb      	ldrb	r3, [r7, #15]
 80059a2:	3301      	adds	r3, #1
 80059a4:	73fb      	strb	r3, [r7, #15]
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	791b      	ldrb	r3, [r3, #4]
 80059aa:	7bfa      	ldrb	r2, [r7, #15]
 80059ac:	429a      	cmp	r2, r3
 80059ae:	d3b5      	bcc.n	800591c <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	6818      	ldr	r0, [r3, #0]
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	7c1a      	ldrb	r2, [r3, #16]
 80059b8:	f88d 2000 	strb.w	r2, [sp]
 80059bc:	3304      	adds	r3, #4
 80059be:	cb0e      	ldmia	r3, {r1, r2, r3}
 80059c0:	f004 ffac 	bl	800a91c <USB_DevInit>
 80059c4:	4603      	mov	r3, r0
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d005      	beq.n	80059d6 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	2202      	movs	r2, #2
 80059ce:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80059d2:	2301      	movs	r3, #1
 80059d4:	e013      	b.n	80059fe <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	2200      	movs	r2, #0
 80059da:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	2201      	movs	r2, #1
 80059e0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	7b1b      	ldrb	r3, [r3, #12]
 80059e8:	2b01      	cmp	r3, #1
 80059ea:	d102      	bne.n	80059f2 <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80059ec:	6878      	ldr	r0, [r7, #4]
 80059ee:	f000 f80b 	bl	8005a08 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	4618      	mov	r0, r3
 80059f8:	f005 f967 	bl	800acca <USB_DevDisconnect>

  return HAL_OK;
 80059fc:	2300      	movs	r3, #0
}
 80059fe:	4618      	mov	r0, r3
 8005a00:	3710      	adds	r7, #16
 8005a02:	46bd      	mov	sp, r7
 8005a04:	bd80      	pop	{r7, pc}
	...

08005a08 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8005a08:	b480      	push	{r7}
 8005a0a:	b085      	sub	sp, #20
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	2201      	movs	r2, #1
 8005a1a:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	2200      	movs	r2, #0
 8005a22:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	699b      	ldr	r3, [r3, #24]
 8005a2a:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005a36:	4b05      	ldr	r3, [pc, #20]	@ (8005a4c <HAL_PCDEx_ActivateLPM+0x44>)
 8005a38:	4313      	orrs	r3, r2
 8005a3a:	68fa      	ldr	r2, [r7, #12]
 8005a3c:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8005a3e:	2300      	movs	r3, #0
}
 8005a40:	4618      	mov	r0, r3
 8005a42:	3714      	adds	r7, #20
 8005a44:	46bd      	mov	sp, r7
 8005a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a4a:	4770      	bx	lr
 8005a4c:	10000003 	.word	0x10000003

08005a50 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8005a50:	b480      	push	{r7}
 8005a52:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005a54:	4b05      	ldr	r3, [pc, #20]	@ (8005a6c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	4a04      	ldr	r2, [pc, #16]	@ (8005a6c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005a5a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005a5e:	6013      	str	r3, [r2, #0]
}
 8005a60:	bf00      	nop
 8005a62:	46bd      	mov	sp, r7
 8005a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a68:	4770      	bx	lr
 8005a6a:	bf00      	nop
 8005a6c:	40007000 	.word	0x40007000

08005a70 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8005a70:	b580      	push	{r7, lr}
 8005a72:	b082      	sub	sp, #8
 8005a74:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8005a76:	2300      	movs	r3, #0
 8005a78:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8005a7a:	4b23      	ldr	r3, [pc, #140]	@ (8005b08 <HAL_PWREx_EnableOverDrive+0x98>)
 8005a7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a7e:	4a22      	ldr	r2, [pc, #136]	@ (8005b08 <HAL_PWREx_EnableOverDrive+0x98>)
 8005a80:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005a84:	6413      	str	r3, [r2, #64]	@ 0x40
 8005a86:	4b20      	ldr	r3, [pc, #128]	@ (8005b08 <HAL_PWREx_EnableOverDrive+0x98>)
 8005a88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005a8e:	603b      	str	r3, [r7, #0]
 8005a90:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8005a92:	4b1e      	ldr	r3, [pc, #120]	@ (8005b0c <HAL_PWREx_EnableOverDrive+0x9c>)
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	4a1d      	ldr	r2, [pc, #116]	@ (8005b0c <HAL_PWREx_EnableOverDrive+0x9c>)
 8005a98:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005a9c:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005a9e:	f7fe faf5 	bl	800408c <HAL_GetTick>
 8005aa2:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8005aa4:	e009      	b.n	8005aba <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005aa6:	f7fe faf1 	bl	800408c <HAL_GetTick>
 8005aaa:	4602      	mov	r2, r0
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	1ad3      	subs	r3, r2, r3
 8005ab0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005ab4:	d901      	bls.n	8005aba <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8005ab6:	2303      	movs	r3, #3
 8005ab8:	e022      	b.n	8005b00 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8005aba:	4b14      	ldr	r3, [pc, #80]	@ (8005b0c <HAL_PWREx_EnableOverDrive+0x9c>)
 8005abc:	685b      	ldr	r3, [r3, #4]
 8005abe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005ac2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005ac6:	d1ee      	bne.n	8005aa6 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8005ac8:	4b10      	ldr	r3, [pc, #64]	@ (8005b0c <HAL_PWREx_EnableOverDrive+0x9c>)
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	4a0f      	ldr	r2, [pc, #60]	@ (8005b0c <HAL_PWREx_EnableOverDrive+0x9c>)
 8005ace:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005ad2:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005ad4:	f7fe fada 	bl	800408c <HAL_GetTick>
 8005ad8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005ada:	e009      	b.n	8005af0 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005adc:	f7fe fad6 	bl	800408c <HAL_GetTick>
 8005ae0:	4602      	mov	r2, r0
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	1ad3      	subs	r3, r2, r3
 8005ae6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005aea:	d901      	bls.n	8005af0 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8005aec:	2303      	movs	r3, #3
 8005aee:	e007      	b.n	8005b00 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005af0:	4b06      	ldr	r3, [pc, #24]	@ (8005b0c <HAL_PWREx_EnableOverDrive+0x9c>)
 8005af2:	685b      	ldr	r3, [r3, #4]
 8005af4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005af8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005afc:	d1ee      	bne.n	8005adc <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8005afe:	2300      	movs	r3, #0
}
 8005b00:	4618      	mov	r0, r3
 8005b02:	3708      	adds	r7, #8
 8005b04:	46bd      	mov	sp, r7
 8005b06:	bd80      	pop	{r7, pc}
 8005b08:	40023800 	.word	0x40023800
 8005b0c:	40007000 	.word	0x40007000

08005b10 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005b10:	b580      	push	{r7, lr}
 8005b12:	b086      	sub	sp, #24
 8005b14:	af00      	add	r7, sp, #0
 8005b16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8005b18:	2300      	movs	r3, #0
 8005b1a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d101      	bne.n	8005b26 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8005b22:	2301      	movs	r3, #1
 8005b24:	e291      	b.n	800604a <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	f003 0301 	and.w	r3, r3, #1
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	f000 8087 	beq.w	8005c42 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005b34:	4b96      	ldr	r3, [pc, #600]	@ (8005d90 <HAL_RCC_OscConfig+0x280>)
 8005b36:	689b      	ldr	r3, [r3, #8]
 8005b38:	f003 030c 	and.w	r3, r3, #12
 8005b3c:	2b04      	cmp	r3, #4
 8005b3e:	d00c      	beq.n	8005b5a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005b40:	4b93      	ldr	r3, [pc, #588]	@ (8005d90 <HAL_RCC_OscConfig+0x280>)
 8005b42:	689b      	ldr	r3, [r3, #8]
 8005b44:	f003 030c 	and.w	r3, r3, #12
 8005b48:	2b08      	cmp	r3, #8
 8005b4a:	d112      	bne.n	8005b72 <HAL_RCC_OscConfig+0x62>
 8005b4c:	4b90      	ldr	r3, [pc, #576]	@ (8005d90 <HAL_RCC_OscConfig+0x280>)
 8005b4e:	685b      	ldr	r3, [r3, #4]
 8005b50:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005b54:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005b58:	d10b      	bne.n	8005b72 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005b5a:	4b8d      	ldr	r3, [pc, #564]	@ (8005d90 <HAL_RCC_OscConfig+0x280>)
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d06c      	beq.n	8005c40 <HAL_RCC_OscConfig+0x130>
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	685b      	ldr	r3, [r3, #4]
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d168      	bne.n	8005c40 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8005b6e:	2301      	movs	r3, #1
 8005b70:	e26b      	b.n	800604a <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	685b      	ldr	r3, [r3, #4]
 8005b76:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005b7a:	d106      	bne.n	8005b8a <HAL_RCC_OscConfig+0x7a>
 8005b7c:	4b84      	ldr	r3, [pc, #528]	@ (8005d90 <HAL_RCC_OscConfig+0x280>)
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	4a83      	ldr	r2, [pc, #524]	@ (8005d90 <HAL_RCC_OscConfig+0x280>)
 8005b82:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005b86:	6013      	str	r3, [r2, #0]
 8005b88:	e02e      	b.n	8005be8 <HAL_RCC_OscConfig+0xd8>
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	685b      	ldr	r3, [r3, #4]
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d10c      	bne.n	8005bac <HAL_RCC_OscConfig+0x9c>
 8005b92:	4b7f      	ldr	r3, [pc, #508]	@ (8005d90 <HAL_RCC_OscConfig+0x280>)
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	4a7e      	ldr	r2, [pc, #504]	@ (8005d90 <HAL_RCC_OscConfig+0x280>)
 8005b98:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005b9c:	6013      	str	r3, [r2, #0]
 8005b9e:	4b7c      	ldr	r3, [pc, #496]	@ (8005d90 <HAL_RCC_OscConfig+0x280>)
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	4a7b      	ldr	r2, [pc, #492]	@ (8005d90 <HAL_RCC_OscConfig+0x280>)
 8005ba4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005ba8:	6013      	str	r3, [r2, #0]
 8005baa:	e01d      	b.n	8005be8 <HAL_RCC_OscConfig+0xd8>
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	685b      	ldr	r3, [r3, #4]
 8005bb0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005bb4:	d10c      	bne.n	8005bd0 <HAL_RCC_OscConfig+0xc0>
 8005bb6:	4b76      	ldr	r3, [pc, #472]	@ (8005d90 <HAL_RCC_OscConfig+0x280>)
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	4a75      	ldr	r2, [pc, #468]	@ (8005d90 <HAL_RCC_OscConfig+0x280>)
 8005bbc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005bc0:	6013      	str	r3, [r2, #0]
 8005bc2:	4b73      	ldr	r3, [pc, #460]	@ (8005d90 <HAL_RCC_OscConfig+0x280>)
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	4a72      	ldr	r2, [pc, #456]	@ (8005d90 <HAL_RCC_OscConfig+0x280>)
 8005bc8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005bcc:	6013      	str	r3, [r2, #0]
 8005bce:	e00b      	b.n	8005be8 <HAL_RCC_OscConfig+0xd8>
 8005bd0:	4b6f      	ldr	r3, [pc, #444]	@ (8005d90 <HAL_RCC_OscConfig+0x280>)
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	4a6e      	ldr	r2, [pc, #440]	@ (8005d90 <HAL_RCC_OscConfig+0x280>)
 8005bd6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005bda:	6013      	str	r3, [r2, #0]
 8005bdc:	4b6c      	ldr	r3, [pc, #432]	@ (8005d90 <HAL_RCC_OscConfig+0x280>)
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	4a6b      	ldr	r2, [pc, #428]	@ (8005d90 <HAL_RCC_OscConfig+0x280>)
 8005be2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005be6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	685b      	ldr	r3, [r3, #4]
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d013      	beq.n	8005c18 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005bf0:	f7fe fa4c 	bl	800408c <HAL_GetTick>
 8005bf4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005bf6:	e008      	b.n	8005c0a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005bf8:	f7fe fa48 	bl	800408c <HAL_GetTick>
 8005bfc:	4602      	mov	r2, r0
 8005bfe:	693b      	ldr	r3, [r7, #16]
 8005c00:	1ad3      	subs	r3, r2, r3
 8005c02:	2b64      	cmp	r3, #100	@ 0x64
 8005c04:	d901      	bls.n	8005c0a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005c06:	2303      	movs	r3, #3
 8005c08:	e21f      	b.n	800604a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005c0a:	4b61      	ldr	r3, [pc, #388]	@ (8005d90 <HAL_RCC_OscConfig+0x280>)
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d0f0      	beq.n	8005bf8 <HAL_RCC_OscConfig+0xe8>
 8005c16:	e014      	b.n	8005c42 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c18:	f7fe fa38 	bl	800408c <HAL_GetTick>
 8005c1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005c1e:	e008      	b.n	8005c32 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005c20:	f7fe fa34 	bl	800408c <HAL_GetTick>
 8005c24:	4602      	mov	r2, r0
 8005c26:	693b      	ldr	r3, [r7, #16]
 8005c28:	1ad3      	subs	r3, r2, r3
 8005c2a:	2b64      	cmp	r3, #100	@ 0x64
 8005c2c:	d901      	bls.n	8005c32 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8005c2e:	2303      	movs	r3, #3
 8005c30:	e20b      	b.n	800604a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005c32:	4b57      	ldr	r3, [pc, #348]	@ (8005d90 <HAL_RCC_OscConfig+0x280>)
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d1f0      	bne.n	8005c20 <HAL_RCC_OscConfig+0x110>
 8005c3e:	e000      	b.n	8005c42 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005c40:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	f003 0302 	and.w	r3, r3, #2
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d069      	beq.n	8005d22 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005c4e:	4b50      	ldr	r3, [pc, #320]	@ (8005d90 <HAL_RCC_OscConfig+0x280>)
 8005c50:	689b      	ldr	r3, [r3, #8]
 8005c52:	f003 030c 	and.w	r3, r3, #12
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d00b      	beq.n	8005c72 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005c5a:	4b4d      	ldr	r3, [pc, #308]	@ (8005d90 <HAL_RCC_OscConfig+0x280>)
 8005c5c:	689b      	ldr	r3, [r3, #8]
 8005c5e:	f003 030c 	and.w	r3, r3, #12
 8005c62:	2b08      	cmp	r3, #8
 8005c64:	d11c      	bne.n	8005ca0 <HAL_RCC_OscConfig+0x190>
 8005c66:	4b4a      	ldr	r3, [pc, #296]	@ (8005d90 <HAL_RCC_OscConfig+0x280>)
 8005c68:	685b      	ldr	r3, [r3, #4]
 8005c6a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d116      	bne.n	8005ca0 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005c72:	4b47      	ldr	r3, [pc, #284]	@ (8005d90 <HAL_RCC_OscConfig+0x280>)
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	f003 0302 	and.w	r3, r3, #2
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d005      	beq.n	8005c8a <HAL_RCC_OscConfig+0x17a>
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	68db      	ldr	r3, [r3, #12]
 8005c82:	2b01      	cmp	r3, #1
 8005c84:	d001      	beq.n	8005c8a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8005c86:	2301      	movs	r3, #1
 8005c88:	e1df      	b.n	800604a <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005c8a:	4b41      	ldr	r3, [pc, #260]	@ (8005d90 <HAL_RCC_OscConfig+0x280>)
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	691b      	ldr	r3, [r3, #16]
 8005c96:	00db      	lsls	r3, r3, #3
 8005c98:	493d      	ldr	r1, [pc, #244]	@ (8005d90 <HAL_RCC_OscConfig+0x280>)
 8005c9a:	4313      	orrs	r3, r2
 8005c9c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005c9e:	e040      	b.n	8005d22 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	68db      	ldr	r3, [r3, #12]
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d023      	beq.n	8005cf0 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005ca8:	4b39      	ldr	r3, [pc, #228]	@ (8005d90 <HAL_RCC_OscConfig+0x280>)
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	4a38      	ldr	r2, [pc, #224]	@ (8005d90 <HAL_RCC_OscConfig+0x280>)
 8005cae:	f043 0301 	orr.w	r3, r3, #1
 8005cb2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005cb4:	f7fe f9ea 	bl	800408c <HAL_GetTick>
 8005cb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005cba:	e008      	b.n	8005cce <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005cbc:	f7fe f9e6 	bl	800408c <HAL_GetTick>
 8005cc0:	4602      	mov	r2, r0
 8005cc2:	693b      	ldr	r3, [r7, #16]
 8005cc4:	1ad3      	subs	r3, r2, r3
 8005cc6:	2b02      	cmp	r3, #2
 8005cc8:	d901      	bls.n	8005cce <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8005cca:	2303      	movs	r3, #3
 8005ccc:	e1bd      	b.n	800604a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005cce:	4b30      	ldr	r3, [pc, #192]	@ (8005d90 <HAL_RCC_OscConfig+0x280>)
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	f003 0302 	and.w	r3, r3, #2
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d0f0      	beq.n	8005cbc <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005cda:	4b2d      	ldr	r3, [pc, #180]	@ (8005d90 <HAL_RCC_OscConfig+0x280>)
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	691b      	ldr	r3, [r3, #16]
 8005ce6:	00db      	lsls	r3, r3, #3
 8005ce8:	4929      	ldr	r1, [pc, #164]	@ (8005d90 <HAL_RCC_OscConfig+0x280>)
 8005cea:	4313      	orrs	r3, r2
 8005cec:	600b      	str	r3, [r1, #0]
 8005cee:	e018      	b.n	8005d22 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005cf0:	4b27      	ldr	r3, [pc, #156]	@ (8005d90 <HAL_RCC_OscConfig+0x280>)
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	4a26      	ldr	r2, [pc, #152]	@ (8005d90 <HAL_RCC_OscConfig+0x280>)
 8005cf6:	f023 0301 	bic.w	r3, r3, #1
 8005cfa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005cfc:	f7fe f9c6 	bl	800408c <HAL_GetTick>
 8005d00:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005d02:	e008      	b.n	8005d16 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005d04:	f7fe f9c2 	bl	800408c <HAL_GetTick>
 8005d08:	4602      	mov	r2, r0
 8005d0a:	693b      	ldr	r3, [r7, #16]
 8005d0c:	1ad3      	subs	r3, r2, r3
 8005d0e:	2b02      	cmp	r3, #2
 8005d10:	d901      	bls.n	8005d16 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8005d12:	2303      	movs	r3, #3
 8005d14:	e199      	b.n	800604a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005d16:	4b1e      	ldr	r3, [pc, #120]	@ (8005d90 <HAL_RCC_OscConfig+0x280>)
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	f003 0302 	and.w	r3, r3, #2
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d1f0      	bne.n	8005d04 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	f003 0308 	and.w	r3, r3, #8
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d038      	beq.n	8005da0 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	695b      	ldr	r3, [r3, #20]
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d019      	beq.n	8005d6a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005d36:	4b16      	ldr	r3, [pc, #88]	@ (8005d90 <HAL_RCC_OscConfig+0x280>)
 8005d38:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005d3a:	4a15      	ldr	r2, [pc, #84]	@ (8005d90 <HAL_RCC_OscConfig+0x280>)
 8005d3c:	f043 0301 	orr.w	r3, r3, #1
 8005d40:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d42:	f7fe f9a3 	bl	800408c <HAL_GetTick>
 8005d46:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005d48:	e008      	b.n	8005d5c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005d4a:	f7fe f99f 	bl	800408c <HAL_GetTick>
 8005d4e:	4602      	mov	r2, r0
 8005d50:	693b      	ldr	r3, [r7, #16]
 8005d52:	1ad3      	subs	r3, r2, r3
 8005d54:	2b02      	cmp	r3, #2
 8005d56:	d901      	bls.n	8005d5c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005d58:	2303      	movs	r3, #3
 8005d5a:	e176      	b.n	800604a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005d5c:	4b0c      	ldr	r3, [pc, #48]	@ (8005d90 <HAL_RCC_OscConfig+0x280>)
 8005d5e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005d60:	f003 0302 	and.w	r3, r3, #2
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d0f0      	beq.n	8005d4a <HAL_RCC_OscConfig+0x23a>
 8005d68:	e01a      	b.n	8005da0 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005d6a:	4b09      	ldr	r3, [pc, #36]	@ (8005d90 <HAL_RCC_OscConfig+0x280>)
 8005d6c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005d6e:	4a08      	ldr	r2, [pc, #32]	@ (8005d90 <HAL_RCC_OscConfig+0x280>)
 8005d70:	f023 0301 	bic.w	r3, r3, #1
 8005d74:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d76:	f7fe f989 	bl	800408c <HAL_GetTick>
 8005d7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005d7c:	e00a      	b.n	8005d94 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005d7e:	f7fe f985 	bl	800408c <HAL_GetTick>
 8005d82:	4602      	mov	r2, r0
 8005d84:	693b      	ldr	r3, [r7, #16]
 8005d86:	1ad3      	subs	r3, r2, r3
 8005d88:	2b02      	cmp	r3, #2
 8005d8a:	d903      	bls.n	8005d94 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8005d8c:	2303      	movs	r3, #3
 8005d8e:	e15c      	b.n	800604a <HAL_RCC_OscConfig+0x53a>
 8005d90:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005d94:	4b91      	ldr	r3, [pc, #580]	@ (8005fdc <HAL_RCC_OscConfig+0x4cc>)
 8005d96:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005d98:	f003 0302 	and.w	r3, r3, #2
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d1ee      	bne.n	8005d7e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	f003 0304 	and.w	r3, r3, #4
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	f000 80a4 	beq.w	8005ef6 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005dae:	4b8b      	ldr	r3, [pc, #556]	@ (8005fdc <HAL_RCC_OscConfig+0x4cc>)
 8005db0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005db2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d10d      	bne.n	8005dd6 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8005dba:	4b88      	ldr	r3, [pc, #544]	@ (8005fdc <HAL_RCC_OscConfig+0x4cc>)
 8005dbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dbe:	4a87      	ldr	r2, [pc, #540]	@ (8005fdc <HAL_RCC_OscConfig+0x4cc>)
 8005dc0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005dc4:	6413      	str	r3, [r2, #64]	@ 0x40
 8005dc6:	4b85      	ldr	r3, [pc, #532]	@ (8005fdc <HAL_RCC_OscConfig+0x4cc>)
 8005dc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005dce:	60bb      	str	r3, [r7, #8]
 8005dd0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005dd2:	2301      	movs	r3, #1
 8005dd4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005dd6:	4b82      	ldr	r3, [pc, #520]	@ (8005fe0 <HAL_RCC_OscConfig+0x4d0>)
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d118      	bne.n	8005e14 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8005de2:	4b7f      	ldr	r3, [pc, #508]	@ (8005fe0 <HAL_RCC_OscConfig+0x4d0>)
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	4a7e      	ldr	r2, [pc, #504]	@ (8005fe0 <HAL_RCC_OscConfig+0x4d0>)
 8005de8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005dec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005dee:	f7fe f94d 	bl	800408c <HAL_GetTick>
 8005df2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005df4:	e008      	b.n	8005e08 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005df6:	f7fe f949 	bl	800408c <HAL_GetTick>
 8005dfa:	4602      	mov	r2, r0
 8005dfc:	693b      	ldr	r3, [r7, #16]
 8005dfe:	1ad3      	subs	r3, r2, r3
 8005e00:	2b64      	cmp	r3, #100	@ 0x64
 8005e02:	d901      	bls.n	8005e08 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8005e04:	2303      	movs	r3, #3
 8005e06:	e120      	b.n	800604a <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005e08:	4b75      	ldr	r3, [pc, #468]	@ (8005fe0 <HAL_RCC_OscConfig+0x4d0>)
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d0f0      	beq.n	8005df6 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	689b      	ldr	r3, [r3, #8]
 8005e18:	2b01      	cmp	r3, #1
 8005e1a:	d106      	bne.n	8005e2a <HAL_RCC_OscConfig+0x31a>
 8005e1c:	4b6f      	ldr	r3, [pc, #444]	@ (8005fdc <HAL_RCC_OscConfig+0x4cc>)
 8005e1e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e20:	4a6e      	ldr	r2, [pc, #440]	@ (8005fdc <HAL_RCC_OscConfig+0x4cc>)
 8005e22:	f043 0301 	orr.w	r3, r3, #1
 8005e26:	6713      	str	r3, [r2, #112]	@ 0x70
 8005e28:	e02d      	b.n	8005e86 <HAL_RCC_OscConfig+0x376>
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	689b      	ldr	r3, [r3, #8]
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d10c      	bne.n	8005e4c <HAL_RCC_OscConfig+0x33c>
 8005e32:	4b6a      	ldr	r3, [pc, #424]	@ (8005fdc <HAL_RCC_OscConfig+0x4cc>)
 8005e34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e36:	4a69      	ldr	r2, [pc, #420]	@ (8005fdc <HAL_RCC_OscConfig+0x4cc>)
 8005e38:	f023 0301 	bic.w	r3, r3, #1
 8005e3c:	6713      	str	r3, [r2, #112]	@ 0x70
 8005e3e:	4b67      	ldr	r3, [pc, #412]	@ (8005fdc <HAL_RCC_OscConfig+0x4cc>)
 8005e40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e42:	4a66      	ldr	r2, [pc, #408]	@ (8005fdc <HAL_RCC_OscConfig+0x4cc>)
 8005e44:	f023 0304 	bic.w	r3, r3, #4
 8005e48:	6713      	str	r3, [r2, #112]	@ 0x70
 8005e4a:	e01c      	b.n	8005e86 <HAL_RCC_OscConfig+0x376>
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	689b      	ldr	r3, [r3, #8]
 8005e50:	2b05      	cmp	r3, #5
 8005e52:	d10c      	bne.n	8005e6e <HAL_RCC_OscConfig+0x35e>
 8005e54:	4b61      	ldr	r3, [pc, #388]	@ (8005fdc <HAL_RCC_OscConfig+0x4cc>)
 8005e56:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e58:	4a60      	ldr	r2, [pc, #384]	@ (8005fdc <HAL_RCC_OscConfig+0x4cc>)
 8005e5a:	f043 0304 	orr.w	r3, r3, #4
 8005e5e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005e60:	4b5e      	ldr	r3, [pc, #376]	@ (8005fdc <HAL_RCC_OscConfig+0x4cc>)
 8005e62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e64:	4a5d      	ldr	r2, [pc, #372]	@ (8005fdc <HAL_RCC_OscConfig+0x4cc>)
 8005e66:	f043 0301 	orr.w	r3, r3, #1
 8005e6a:	6713      	str	r3, [r2, #112]	@ 0x70
 8005e6c:	e00b      	b.n	8005e86 <HAL_RCC_OscConfig+0x376>
 8005e6e:	4b5b      	ldr	r3, [pc, #364]	@ (8005fdc <HAL_RCC_OscConfig+0x4cc>)
 8005e70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e72:	4a5a      	ldr	r2, [pc, #360]	@ (8005fdc <HAL_RCC_OscConfig+0x4cc>)
 8005e74:	f023 0301 	bic.w	r3, r3, #1
 8005e78:	6713      	str	r3, [r2, #112]	@ 0x70
 8005e7a:	4b58      	ldr	r3, [pc, #352]	@ (8005fdc <HAL_RCC_OscConfig+0x4cc>)
 8005e7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e7e:	4a57      	ldr	r2, [pc, #348]	@ (8005fdc <HAL_RCC_OscConfig+0x4cc>)
 8005e80:	f023 0304 	bic.w	r3, r3, #4
 8005e84:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	689b      	ldr	r3, [r3, #8]
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d015      	beq.n	8005eba <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e8e:	f7fe f8fd 	bl	800408c <HAL_GetTick>
 8005e92:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005e94:	e00a      	b.n	8005eac <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005e96:	f7fe f8f9 	bl	800408c <HAL_GetTick>
 8005e9a:	4602      	mov	r2, r0
 8005e9c:	693b      	ldr	r3, [r7, #16]
 8005e9e:	1ad3      	subs	r3, r2, r3
 8005ea0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005ea4:	4293      	cmp	r3, r2
 8005ea6:	d901      	bls.n	8005eac <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8005ea8:	2303      	movs	r3, #3
 8005eaa:	e0ce      	b.n	800604a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005eac:	4b4b      	ldr	r3, [pc, #300]	@ (8005fdc <HAL_RCC_OscConfig+0x4cc>)
 8005eae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005eb0:	f003 0302 	and.w	r3, r3, #2
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d0ee      	beq.n	8005e96 <HAL_RCC_OscConfig+0x386>
 8005eb8:	e014      	b.n	8005ee4 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005eba:	f7fe f8e7 	bl	800408c <HAL_GetTick>
 8005ebe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005ec0:	e00a      	b.n	8005ed8 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005ec2:	f7fe f8e3 	bl	800408c <HAL_GetTick>
 8005ec6:	4602      	mov	r2, r0
 8005ec8:	693b      	ldr	r3, [r7, #16]
 8005eca:	1ad3      	subs	r3, r2, r3
 8005ecc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005ed0:	4293      	cmp	r3, r2
 8005ed2:	d901      	bls.n	8005ed8 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8005ed4:	2303      	movs	r3, #3
 8005ed6:	e0b8      	b.n	800604a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005ed8:	4b40      	ldr	r3, [pc, #256]	@ (8005fdc <HAL_RCC_OscConfig+0x4cc>)
 8005eda:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005edc:	f003 0302 	and.w	r3, r3, #2
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d1ee      	bne.n	8005ec2 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005ee4:	7dfb      	ldrb	r3, [r7, #23]
 8005ee6:	2b01      	cmp	r3, #1
 8005ee8:	d105      	bne.n	8005ef6 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005eea:	4b3c      	ldr	r3, [pc, #240]	@ (8005fdc <HAL_RCC_OscConfig+0x4cc>)
 8005eec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005eee:	4a3b      	ldr	r2, [pc, #236]	@ (8005fdc <HAL_RCC_OscConfig+0x4cc>)
 8005ef0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005ef4:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	699b      	ldr	r3, [r3, #24]
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	f000 80a4 	beq.w	8006048 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005f00:	4b36      	ldr	r3, [pc, #216]	@ (8005fdc <HAL_RCC_OscConfig+0x4cc>)
 8005f02:	689b      	ldr	r3, [r3, #8]
 8005f04:	f003 030c 	and.w	r3, r3, #12
 8005f08:	2b08      	cmp	r3, #8
 8005f0a:	d06b      	beq.n	8005fe4 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	699b      	ldr	r3, [r3, #24]
 8005f10:	2b02      	cmp	r3, #2
 8005f12:	d149      	bne.n	8005fa8 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005f14:	4b31      	ldr	r3, [pc, #196]	@ (8005fdc <HAL_RCC_OscConfig+0x4cc>)
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	4a30      	ldr	r2, [pc, #192]	@ (8005fdc <HAL_RCC_OscConfig+0x4cc>)
 8005f1a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005f1e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f20:	f7fe f8b4 	bl	800408c <HAL_GetTick>
 8005f24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005f26:	e008      	b.n	8005f3a <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005f28:	f7fe f8b0 	bl	800408c <HAL_GetTick>
 8005f2c:	4602      	mov	r2, r0
 8005f2e:	693b      	ldr	r3, [r7, #16]
 8005f30:	1ad3      	subs	r3, r2, r3
 8005f32:	2b02      	cmp	r3, #2
 8005f34:	d901      	bls.n	8005f3a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8005f36:	2303      	movs	r3, #3
 8005f38:	e087      	b.n	800604a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005f3a:	4b28      	ldr	r3, [pc, #160]	@ (8005fdc <HAL_RCC_OscConfig+0x4cc>)
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d1f0      	bne.n	8005f28 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	69da      	ldr	r2, [r3, #28]
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	6a1b      	ldr	r3, [r3, #32]
 8005f4e:	431a      	orrs	r2, r3
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f54:	019b      	lsls	r3, r3, #6
 8005f56:	431a      	orrs	r2, r3
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f5c:	085b      	lsrs	r3, r3, #1
 8005f5e:	3b01      	subs	r3, #1
 8005f60:	041b      	lsls	r3, r3, #16
 8005f62:	431a      	orrs	r2, r3
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f68:	061b      	lsls	r3, r3, #24
 8005f6a:	4313      	orrs	r3, r2
 8005f6c:	4a1b      	ldr	r2, [pc, #108]	@ (8005fdc <HAL_RCC_OscConfig+0x4cc>)
 8005f6e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005f72:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005f74:	4b19      	ldr	r3, [pc, #100]	@ (8005fdc <HAL_RCC_OscConfig+0x4cc>)
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	4a18      	ldr	r2, [pc, #96]	@ (8005fdc <HAL_RCC_OscConfig+0x4cc>)
 8005f7a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005f7e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f80:	f7fe f884 	bl	800408c <HAL_GetTick>
 8005f84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005f86:	e008      	b.n	8005f9a <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005f88:	f7fe f880 	bl	800408c <HAL_GetTick>
 8005f8c:	4602      	mov	r2, r0
 8005f8e:	693b      	ldr	r3, [r7, #16]
 8005f90:	1ad3      	subs	r3, r2, r3
 8005f92:	2b02      	cmp	r3, #2
 8005f94:	d901      	bls.n	8005f9a <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8005f96:	2303      	movs	r3, #3
 8005f98:	e057      	b.n	800604a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005f9a:	4b10      	ldr	r3, [pc, #64]	@ (8005fdc <HAL_RCC_OscConfig+0x4cc>)
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d0f0      	beq.n	8005f88 <HAL_RCC_OscConfig+0x478>
 8005fa6:	e04f      	b.n	8006048 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005fa8:	4b0c      	ldr	r3, [pc, #48]	@ (8005fdc <HAL_RCC_OscConfig+0x4cc>)
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	4a0b      	ldr	r2, [pc, #44]	@ (8005fdc <HAL_RCC_OscConfig+0x4cc>)
 8005fae:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005fb2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005fb4:	f7fe f86a 	bl	800408c <HAL_GetTick>
 8005fb8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005fba:	e008      	b.n	8005fce <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005fbc:	f7fe f866 	bl	800408c <HAL_GetTick>
 8005fc0:	4602      	mov	r2, r0
 8005fc2:	693b      	ldr	r3, [r7, #16]
 8005fc4:	1ad3      	subs	r3, r2, r3
 8005fc6:	2b02      	cmp	r3, #2
 8005fc8:	d901      	bls.n	8005fce <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8005fca:	2303      	movs	r3, #3
 8005fcc:	e03d      	b.n	800604a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005fce:	4b03      	ldr	r3, [pc, #12]	@ (8005fdc <HAL_RCC_OscConfig+0x4cc>)
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d1f0      	bne.n	8005fbc <HAL_RCC_OscConfig+0x4ac>
 8005fda:	e035      	b.n	8006048 <HAL_RCC_OscConfig+0x538>
 8005fdc:	40023800 	.word	0x40023800
 8005fe0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8005fe4:	4b1b      	ldr	r3, [pc, #108]	@ (8006054 <HAL_RCC_OscConfig+0x544>)
 8005fe6:	685b      	ldr	r3, [r3, #4]
 8005fe8:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	699b      	ldr	r3, [r3, #24]
 8005fee:	2b01      	cmp	r3, #1
 8005ff0:	d028      	beq.n	8006044 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005ffc:	429a      	cmp	r2, r3
 8005ffe:	d121      	bne.n	8006044 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800600a:	429a      	cmp	r2, r3
 800600c:	d11a      	bne.n	8006044 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800600e:	68fa      	ldr	r2, [r7, #12]
 8006010:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006014:	4013      	ands	r3, r2
 8006016:	687a      	ldr	r2, [r7, #4]
 8006018:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800601a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800601c:	4293      	cmp	r3, r2
 800601e:	d111      	bne.n	8006044 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800602a:	085b      	lsrs	r3, r3, #1
 800602c:	3b01      	subs	r3, #1
 800602e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006030:	429a      	cmp	r2, r3
 8006032:	d107      	bne.n	8006044 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800603e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8006040:	429a      	cmp	r2, r3
 8006042:	d001      	beq.n	8006048 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8006044:	2301      	movs	r3, #1
 8006046:	e000      	b.n	800604a <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8006048:	2300      	movs	r3, #0
}
 800604a:	4618      	mov	r0, r3
 800604c:	3718      	adds	r7, #24
 800604e:	46bd      	mov	sp, r7
 8006050:	bd80      	pop	{r7, pc}
 8006052:	bf00      	nop
 8006054:	40023800 	.word	0x40023800

08006058 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006058:	b580      	push	{r7, lr}
 800605a:	b084      	sub	sp, #16
 800605c:	af00      	add	r7, sp, #0
 800605e:	6078      	str	r0, [r7, #4]
 8006060:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8006062:	2300      	movs	r3, #0
 8006064:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	2b00      	cmp	r3, #0
 800606a:	d101      	bne.n	8006070 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800606c:	2301      	movs	r3, #1
 800606e:	e0d0      	b.n	8006212 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006070:	4b6a      	ldr	r3, [pc, #424]	@ (800621c <HAL_RCC_ClockConfig+0x1c4>)
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	f003 030f 	and.w	r3, r3, #15
 8006078:	683a      	ldr	r2, [r7, #0]
 800607a:	429a      	cmp	r2, r3
 800607c:	d910      	bls.n	80060a0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800607e:	4b67      	ldr	r3, [pc, #412]	@ (800621c <HAL_RCC_ClockConfig+0x1c4>)
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	f023 020f 	bic.w	r2, r3, #15
 8006086:	4965      	ldr	r1, [pc, #404]	@ (800621c <HAL_RCC_ClockConfig+0x1c4>)
 8006088:	683b      	ldr	r3, [r7, #0]
 800608a:	4313      	orrs	r3, r2
 800608c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800608e:	4b63      	ldr	r3, [pc, #396]	@ (800621c <HAL_RCC_ClockConfig+0x1c4>)
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	f003 030f 	and.w	r3, r3, #15
 8006096:	683a      	ldr	r2, [r7, #0]
 8006098:	429a      	cmp	r2, r3
 800609a:	d001      	beq.n	80060a0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800609c:	2301      	movs	r3, #1
 800609e:	e0b8      	b.n	8006212 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	f003 0302 	and.w	r3, r3, #2
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d020      	beq.n	80060ee <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	f003 0304 	and.w	r3, r3, #4
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d005      	beq.n	80060c4 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80060b8:	4b59      	ldr	r3, [pc, #356]	@ (8006220 <HAL_RCC_ClockConfig+0x1c8>)
 80060ba:	689b      	ldr	r3, [r3, #8]
 80060bc:	4a58      	ldr	r2, [pc, #352]	@ (8006220 <HAL_RCC_ClockConfig+0x1c8>)
 80060be:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80060c2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	f003 0308 	and.w	r3, r3, #8
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d005      	beq.n	80060dc <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80060d0:	4b53      	ldr	r3, [pc, #332]	@ (8006220 <HAL_RCC_ClockConfig+0x1c8>)
 80060d2:	689b      	ldr	r3, [r3, #8]
 80060d4:	4a52      	ldr	r2, [pc, #328]	@ (8006220 <HAL_RCC_ClockConfig+0x1c8>)
 80060d6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80060da:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80060dc:	4b50      	ldr	r3, [pc, #320]	@ (8006220 <HAL_RCC_ClockConfig+0x1c8>)
 80060de:	689b      	ldr	r3, [r3, #8]
 80060e0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	689b      	ldr	r3, [r3, #8]
 80060e8:	494d      	ldr	r1, [pc, #308]	@ (8006220 <HAL_RCC_ClockConfig+0x1c8>)
 80060ea:	4313      	orrs	r3, r2
 80060ec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	f003 0301 	and.w	r3, r3, #1
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d040      	beq.n	800617c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	685b      	ldr	r3, [r3, #4]
 80060fe:	2b01      	cmp	r3, #1
 8006100:	d107      	bne.n	8006112 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006102:	4b47      	ldr	r3, [pc, #284]	@ (8006220 <HAL_RCC_ClockConfig+0x1c8>)
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800610a:	2b00      	cmp	r3, #0
 800610c:	d115      	bne.n	800613a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800610e:	2301      	movs	r3, #1
 8006110:	e07f      	b.n	8006212 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	685b      	ldr	r3, [r3, #4]
 8006116:	2b02      	cmp	r3, #2
 8006118:	d107      	bne.n	800612a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800611a:	4b41      	ldr	r3, [pc, #260]	@ (8006220 <HAL_RCC_ClockConfig+0x1c8>)
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006122:	2b00      	cmp	r3, #0
 8006124:	d109      	bne.n	800613a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8006126:	2301      	movs	r3, #1
 8006128:	e073      	b.n	8006212 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800612a:	4b3d      	ldr	r3, [pc, #244]	@ (8006220 <HAL_RCC_ClockConfig+0x1c8>)
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	f003 0302 	and.w	r3, r3, #2
 8006132:	2b00      	cmp	r3, #0
 8006134:	d101      	bne.n	800613a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8006136:	2301      	movs	r3, #1
 8006138:	e06b      	b.n	8006212 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800613a:	4b39      	ldr	r3, [pc, #228]	@ (8006220 <HAL_RCC_ClockConfig+0x1c8>)
 800613c:	689b      	ldr	r3, [r3, #8]
 800613e:	f023 0203 	bic.w	r2, r3, #3
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	685b      	ldr	r3, [r3, #4]
 8006146:	4936      	ldr	r1, [pc, #216]	@ (8006220 <HAL_RCC_ClockConfig+0x1c8>)
 8006148:	4313      	orrs	r3, r2
 800614a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800614c:	f7fd ff9e 	bl	800408c <HAL_GetTick>
 8006150:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006152:	e00a      	b.n	800616a <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006154:	f7fd ff9a 	bl	800408c <HAL_GetTick>
 8006158:	4602      	mov	r2, r0
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	1ad3      	subs	r3, r2, r3
 800615e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006162:	4293      	cmp	r3, r2
 8006164:	d901      	bls.n	800616a <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8006166:	2303      	movs	r3, #3
 8006168:	e053      	b.n	8006212 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800616a:	4b2d      	ldr	r3, [pc, #180]	@ (8006220 <HAL_RCC_ClockConfig+0x1c8>)
 800616c:	689b      	ldr	r3, [r3, #8]
 800616e:	f003 020c 	and.w	r2, r3, #12
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	685b      	ldr	r3, [r3, #4]
 8006176:	009b      	lsls	r3, r3, #2
 8006178:	429a      	cmp	r2, r3
 800617a:	d1eb      	bne.n	8006154 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800617c:	4b27      	ldr	r3, [pc, #156]	@ (800621c <HAL_RCC_ClockConfig+0x1c4>)
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	f003 030f 	and.w	r3, r3, #15
 8006184:	683a      	ldr	r2, [r7, #0]
 8006186:	429a      	cmp	r2, r3
 8006188:	d210      	bcs.n	80061ac <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800618a:	4b24      	ldr	r3, [pc, #144]	@ (800621c <HAL_RCC_ClockConfig+0x1c4>)
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	f023 020f 	bic.w	r2, r3, #15
 8006192:	4922      	ldr	r1, [pc, #136]	@ (800621c <HAL_RCC_ClockConfig+0x1c4>)
 8006194:	683b      	ldr	r3, [r7, #0]
 8006196:	4313      	orrs	r3, r2
 8006198:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800619a:	4b20      	ldr	r3, [pc, #128]	@ (800621c <HAL_RCC_ClockConfig+0x1c4>)
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f003 030f 	and.w	r3, r3, #15
 80061a2:	683a      	ldr	r2, [r7, #0]
 80061a4:	429a      	cmp	r2, r3
 80061a6:	d001      	beq.n	80061ac <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80061a8:	2301      	movs	r3, #1
 80061aa:	e032      	b.n	8006212 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	f003 0304 	and.w	r3, r3, #4
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d008      	beq.n	80061ca <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80061b8:	4b19      	ldr	r3, [pc, #100]	@ (8006220 <HAL_RCC_ClockConfig+0x1c8>)
 80061ba:	689b      	ldr	r3, [r3, #8]
 80061bc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	68db      	ldr	r3, [r3, #12]
 80061c4:	4916      	ldr	r1, [pc, #88]	@ (8006220 <HAL_RCC_ClockConfig+0x1c8>)
 80061c6:	4313      	orrs	r3, r2
 80061c8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	f003 0308 	and.w	r3, r3, #8
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d009      	beq.n	80061ea <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80061d6:	4b12      	ldr	r3, [pc, #72]	@ (8006220 <HAL_RCC_ClockConfig+0x1c8>)
 80061d8:	689b      	ldr	r3, [r3, #8]
 80061da:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	691b      	ldr	r3, [r3, #16]
 80061e2:	00db      	lsls	r3, r3, #3
 80061e4:	490e      	ldr	r1, [pc, #56]	@ (8006220 <HAL_RCC_ClockConfig+0x1c8>)
 80061e6:	4313      	orrs	r3, r2
 80061e8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80061ea:	f000 f821 	bl	8006230 <HAL_RCC_GetSysClockFreq>
 80061ee:	4602      	mov	r2, r0
 80061f0:	4b0b      	ldr	r3, [pc, #44]	@ (8006220 <HAL_RCC_ClockConfig+0x1c8>)
 80061f2:	689b      	ldr	r3, [r3, #8]
 80061f4:	091b      	lsrs	r3, r3, #4
 80061f6:	f003 030f 	and.w	r3, r3, #15
 80061fa:	490a      	ldr	r1, [pc, #40]	@ (8006224 <HAL_RCC_ClockConfig+0x1cc>)
 80061fc:	5ccb      	ldrb	r3, [r1, r3]
 80061fe:	fa22 f303 	lsr.w	r3, r2, r3
 8006202:	4a09      	ldr	r2, [pc, #36]	@ (8006228 <HAL_RCC_ClockConfig+0x1d0>)
 8006204:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8006206:	4b09      	ldr	r3, [pc, #36]	@ (800622c <HAL_RCC_ClockConfig+0x1d4>)
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	4618      	mov	r0, r3
 800620c:	f7fd fefa 	bl	8004004 <HAL_InitTick>

  return HAL_OK;
 8006210:	2300      	movs	r3, #0
}
 8006212:	4618      	mov	r0, r3
 8006214:	3710      	adds	r7, #16
 8006216:	46bd      	mov	sp, r7
 8006218:	bd80      	pop	{r7, pc}
 800621a:	bf00      	nop
 800621c:	40023c00 	.word	0x40023c00
 8006220:	40023800 	.word	0x40023800
 8006224:	0800c9b0 	.word	0x0800c9b0
 8006228:	2000004c 	.word	0x2000004c
 800622c:	20000050 	.word	0x20000050

08006230 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006230:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006234:	b094      	sub	sp, #80	@ 0x50
 8006236:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8006238:	2300      	movs	r3, #0
 800623a:	647b      	str	r3, [r7, #68]	@ 0x44
 800623c:	2300      	movs	r3, #0
 800623e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006240:	2300      	movs	r3, #0
 8006242:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8006244:	2300      	movs	r3, #0
 8006246:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006248:	4b79      	ldr	r3, [pc, #484]	@ (8006430 <HAL_RCC_GetSysClockFreq+0x200>)
 800624a:	689b      	ldr	r3, [r3, #8]
 800624c:	f003 030c 	and.w	r3, r3, #12
 8006250:	2b08      	cmp	r3, #8
 8006252:	d00d      	beq.n	8006270 <HAL_RCC_GetSysClockFreq+0x40>
 8006254:	2b08      	cmp	r3, #8
 8006256:	f200 80e1 	bhi.w	800641c <HAL_RCC_GetSysClockFreq+0x1ec>
 800625a:	2b00      	cmp	r3, #0
 800625c:	d002      	beq.n	8006264 <HAL_RCC_GetSysClockFreq+0x34>
 800625e:	2b04      	cmp	r3, #4
 8006260:	d003      	beq.n	800626a <HAL_RCC_GetSysClockFreq+0x3a>
 8006262:	e0db      	b.n	800641c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006264:	4b73      	ldr	r3, [pc, #460]	@ (8006434 <HAL_RCC_GetSysClockFreq+0x204>)
 8006266:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006268:	e0db      	b.n	8006422 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800626a:	4b73      	ldr	r3, [pc, #460]	@ (8006438 <HAL_RCC_GetSysClockFreq+0x208>)
 800626c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800626e:	e0d8      	b.n	8006422 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006270:	4b6f      	ldr	r3, [pc, #444]	@ (8006430 <HAL_RCC_GetSysClockFreq+0x200>)
 8006272:	685b      	ldr	r3, [r3, #4]
 8006274:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006278:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800627a:	4b6d      	ldr	r3, [pc, #436]	@ (8006430 <HAL_RCC_GetSysClockFreq+0x200>)
 800627c:	685b      	ldr	r3, [r3, #4]
 800627e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006282:	2b00      	cmp	r3, #0
 8006284:	d063      	beq.n	800634e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006286:	4b6a      	ldr	r3, [pc, #424]	@ (8006430 <HAL_RCC_GetSysClockFreq+0x200>)
 8006288:	685b      	ldr	r3, [r3, #4]
 800628a:	099b      	lsrs	r3, r3, #6
 800628c:	2200      	movs	r2, #0
 800628e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006290:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8006292:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006294:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006298:	633b      	str	r3, [r7, #48]	@ 0x30
 800629a:	2300      	movs	r3, #0
 800629c:	637b      	str	r3, [r7, #52]	@ 0x34
 800629e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80062a2:	4622      	mov	r2, r4
 80062a4:	462b      	mov	r3, r5
 80062a6:	f04f 0000 	mov.w	r0, #0
 80062aa:	f04f 0100 	mov.w	r1, #0
 80062ae:	0159      	lsls	r1, r3, #5
 80062b0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80062b4:	0150      	lsls	r0, r2, #5
 80062b6:	4602      	mov	r2, r0
 80062b8:	460b      	mov	r3, r1
 80062ba:	4621      	mov	r1, r4
 80062bc:	1a51      	subs	r1, r2, r1
 80062be:	6139      	str	r1, [r7, #16]
 80062c0:	4629      	mov	r1, r5
 80062c2:	eb63 0301 	sbc.w	r3, r3, r1
 80062c6:	617b      	str	r3, [r7, #20]
 80062c8:	f04f 0200 	mov.w	r2, #0
 80062cc:	f04f 0300 	mov.w	r3, #0
 80062d0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80062d4:	4659      	mov	r1, fp
 80062d6:	018b      	lsls	r3, r1, #6
 80062d8:	4651      	mov	r1, sl
 80062da:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80062de:	4651      	mov	r1, sl
 80062e0:	018a      	lsls	r2, r1, #6
 80062e2:	4651      	mov	r1, sl
 80062e4:	ebb2 0801 	subs.w	r8, r2, r1
 80062e8:	4659      	mov	r1, fp
 80062ea:	eb63 0901 	sbc.w	r9, r3, r1
 80062ee:	f04f 0200 	mov.w	r2, #0
 80062f2:	f04f 0300 	mov.w	r3, #0
 80062f6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80062fa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80062fe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006302:	4690      	mov	r8, r2
 8006304:	4699      	mov	r9, r3
 8006306:	4623      	mov	r3, r4
 8006308:	eb18 0303 	adds.w	r3, r8, r3
 800630c:	60bb      	str	r3, [r7, #8]
 800630e:	462b      	mov	r3, r5
 8006310:	eb49 0303 	adc.w	r3, r9, r3
 8006314:	60fb      	str	r3, [r7, #12]
 8006316:	f04f 0200 	mov.w	r2, #0
 800631a:	f04f 0300 	mov.w	r3, #0
 800631e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006322:	4629      	mov	r1, r5
 8006324:	024b      	lsls	r3, r1, #9
 8006326:	4621      	mov	r1, r4
 8006328:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800632c:	4621      	mov	r1, r4
 800632e:	024a      	lsls	r2, r1, #9
 8006330:	4610      	mov	r0, r2
 8006332:	4619      	mov	r1, r3
 8006334:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006336:	2200      	movs	r2, #0
 8006338:	62bb      	str	r3, [r7, #40]	@ 0x28
 800633a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800633c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006340:	f7f9 ffbe 	bl	80002c0 <__aeabi_uldivmod>
 8006344:	4602      	mov	r2, r0
 8006346:	460b      	mov	r3, r1
 8006348:	4613      	mov	r3, r2
 800634a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800634c:	e058      	b.n	8006400 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800634e:	4b38      	ldr	r3, [pc, #224]	@ (8006430 <HAL_RCC_GetSysClockFreq+0x200>)
 8006350:	685b      	ldr	r3, [r3, #4]
 8006352:	099b      	lsrs	r3, r3, #6
 8006354:	2200      	movs	r2, #0
 8006356:	4618      	mov	r0, r3
 8006358:	4611      	mov	r1, r2
 800635a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800635e:	623b      	str	r3, [r7, #32]
 8006360:	2300      	movs	r3, #0
 8006362:	627b      	str	r3, [r7, #36]	@ 0x24
 8006364:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006368:	4642      	mov	r2, r8
 800636a:	464b      	mov	r3, r9
 800636c:	f04f 0000 	mov.w	r0, #0
 8006370:	f04f 0100 	mov.w	r1, #0
 8006374:	0159      	lsls	r1, r3, #5
 8006376:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800637a:	0150      	lsls	r0, r2, #5
 800637c:	4602      	mov	r2, r0
 800637e:	460b      	mov	r3, r1
 8006380:	4641      	mov	r1, r8
 8006382:	ebb2 0a01 	subs.w	sl, r2, r1
 8006386:	4649      	mov	r1, r9
 8006388:	eb63 0b01 	sbc.w	fp, r3, r1
 800638c:	f04f 0200 	mov.w	r2, #0
 8006390:	f04f 0300 	mov.w	r3, #0
 8006394:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006398:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800639c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80063a0:	ebb2 040a 	subs.w	r4, r2, sl
 80063a4:	eb63 050b 	sbc.w	r5, r3, fp
 80063a8:	f04f 0200 	mov.w	r2, #0
 80063ac:	f04f 0300 	mov.w	r3, #0
 80063b0:	00eb      	lsls	r3, r5, #3
 80063b2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80063b6:	00e2      	lsls	r2, r4, #3
 80063b8:	4614      	mov	r4, r2
 80063ba:	461d      	mov	r5, r3
 80063bc:	4643      	mov	r3, r8
 80063be:	18e3      	adds	r3, r4, r3
 80063c0:	603b      	str	r3, [r7, #0]
 80063c2:	464b      	mov	r3, r9
 80063c4:	eb45 0303 	adc.w	r3, r5, r3
 80063c8:	607b      	str	r3, [r7, #4]
 80063ca:	f04f 0200 	mov.w	r2, #0
 80063ce:	f04f 0300 	mov.w	r3, #0
 80063d2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80063d6:	4629      	mov	r1, r5
 80063d8:	028b      	lsls	r3, r1, #10
 80063da:	4621      	mov	r1, r4
 80063dc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80063e0:	4621      	mov	r1, r4
 80063e2:	028a      	lsls	r2, r1, #10
 80063e4:	4610      	mov	r0, r2
 80063e6:	4619      	mov	r1, r3
 80063e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80063ea:	2200      	movs	r2, #0
 80063ec:	61bb      	str	r3, [r7, #24]
 80063ee:	61fa      	str	r2, [r7, #28]
 80063f0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80063f4:	f7f9 ff64 	bl	80002c0 <__aeabi_uldivmod>
 80063f8:	4602      	mov	r2, r0
 80063fa:	460b      	mov	r3, r1
 80063fc:	4613      	mov	r3, r2
 80063fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8006400:	4b0b      	ldr	r3, [pc, #44]	@ (8006430 <HAL_RCC_GetSysClockFreq+0x200>)
 8006402:	685b      	ldr	r3, [r3, #4]
 8006404:	0c1b      	lsrs	r3, r3, #16
 8006406:	f003 0303 	and.w	r3, r3, #3
 800640a:	3301      	adds	r3, #1
 800640c:	005b      	lsls	r3, r3, #1
 800640e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8006410:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006412:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006414:	fbb2 f3f3 	udiv	r3, r2, r3
 8006418:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800641a:	e002      	b.n	8006422 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800641c:	4b05      	ldr	r3, [pc, #20]	@ (8006434 <HAL_RCC_GetSysClockFreq+0x204>)
 800641e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006420:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006422:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8006424:	4618      	mov	r0, r3
 8006426:	3750      	adds	r7, #80	@ 0x50
 8006428:	46bd      	mov	sp, r7
 800642a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800642e:	bf00      	nop
 8006430:	40023800 	.word	0x40023800
 8006434:	00f42400 	.word	0x00f42400
 8006438:	007a1200 	.word	0x007a1200

0800643c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800643c:	b480      	push	{r7}
 800643e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006440:	4b03      	ldr	r3, [pc, #12]	@ (8006450 <HAL_RCC_GetHCLKFreq+0x14>)
 8006442:	681b      	ldr	r3, [r3, #0]
}
 8006444:	4618      	mov	r0, r3
 8006446:	46bd      	mov	sp, r7
 8006448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800644c:	4770      	bx	lr
 800644e:	bf00      	nop
 8006450:	2000004c 	.word	0x2000004c

08006454 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006454:	b580      	push	{r7, lr}
 8006456:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006458:	f7ff fff0 	bl	800643c <HAL_RCC_GetHCLKFreq>
 800645c:	4602      	mov	r2, r0
 800645e:	4b05      	ldr	r3, [pc, #20]	@ (8006474 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006460:	689b      	ldr	r3, [r3, #8]
 8006462:	0a9b      	lsrs	r3, r3, #10
 8006464:	f003 0307 	and.w	r3, r3, #7
 8006468:	4903      	ldr	r1, [pc, #12]	@ (8006478 <HAL_RCC_GetPCLK1Freq+0x24>)
 800646a:	5ccb      	ldrb	r3, [r1, r3]
 800646c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006470:	4618      	mov	r0, r3
 8006472:	bd80      	pop	{r7, pc}
 8006474:	40023800 	.word	0x40023800
 8006478:	0800c9c0 	.word	0x0800c9c0

0800647c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800647c:	b580      	push	{r7, lr}
 800647e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006480:	f7ff ffdc 	bl	800643c <HAL_RCC_GetHCLKFreq>
 8006484:	4602      	mov	r2, r0
 8006486:	4b05      	ldr	r3, [pc, #20]	@ (800649c <HAL_RCC_GetPCLK2Freq+0x20>)
 8006488:	689b      	ldr	r3, [r3, #8]
 800648a:	0b5b      	lsrs	r3, r3, #13
 800648c:	f003 0307 	and.w	r3, r3, #7
 8006490:	4903      	ldr	r1, [pc, #12]	@ (80064a0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006492:	5ccb      	ldrb	r3, [r1, r3]
 8006494:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006498:	4618      	mov	r0, r3
 800649a:	bd80      	pop	{r7, pc}
 800649c:	40023800 	.word	0x40023800
 80064a0:	0800c9c0 	.word	0x0800c9c0

080064a4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80064a4:	b580      	push	{r7, lr}
 80064a6:	b088      	sub	sp, #32
 80064a8:	af00      	add	r7, sp, #0
 80064aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80064ac:	2300      	movs	r3, #0
 80064ae:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80064b0:	2300      	movs	r3, #0
 80064b2:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80064b4:	2300      	movs	r3, #0
 80064b6:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80064b8:	2300      	movs	r3, #0
 80064ba:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80064bc:	2300      	movs	r3, #0
 80064be:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	f003 0301 	and.w	r3, r3, #1
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d012      	beq.n	80064f2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80064cc:	4b69      	ldr	r3, [pc, #420]	@ (8006674 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80064ce:	689b      	ldr	r3, [r3, #8]
 80064d0:	4a68      	ldr	r2, [pc, #416]	@ (8006674 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80064d2:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80064d6:	6093      	str	r3, [r2, #8]
 80064d8:	4b66      	ldr	r3, [pc, #408]	@ (8006674 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80064da:	689a      	ldr	r2, [r3, #8]
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80064e0:	4964      	ldr	r1, [pc, #400]	@ (8006674 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80064e2:	4313      	orrs	r3, r2
 80064e4:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d101      	bne.n	80064f2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80064ee:	2301      	movs	r3, #1
 80064f0:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d017      	beq.n	800652e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80064fe:	4b5d      	ldr	r3, [pc, #372]	@ (8006674 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006500:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006504:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800650c:	4959      	ldr	r1, [pc, #356]	@ (8006674 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800650e:	4313      	orrs	r3, r2
 8006510:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006518:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800651c:	d101      	bne.n	8006522 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800651e:	2301      	movs	r3, #1
 8006520:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006526:	2b00      	cmp	r3, #0
 8006528:	d101      	bne.n	800652e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800652a:	2301      	movs	r3, #1
 800652c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006536:	2b00      	cmp	r3, #0
 8006538:	d017      	beq.n	800656a <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800653a:	4b4e      	ldr	r3, [pc, #312]	@ (8006674 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800653c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006540:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006548:	494a      	ldr	r1, [pc, #296]	@ (8006674 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800654a:	4313      	orrs	r3, r2
 800654c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006554:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006558:	d101      	bne.n	800655e <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800655a:	2301      	movs	r3, #1
 800655c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006562:	2b00      	cmp	r3, #0
 8006564:	d101      	bne.n	800656a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8006566:	2301      	movs	r3, #1
 8006568:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006572:	2b00      	cmp	r3, #0
 8006574:	d001      	beq.n	800657a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8006576:	2301      	movs	r3, #1
 8006578:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	f003 0320 	and.w	r3, r3, #32
 8006582:	2b00      	cmp	r3, #0
 8006584:	f000 808b 	beq.w	800669e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006588:	4b3a      	ldr	r3, [pc, #232]	@ (8006674 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800658a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800658c:	4a39      	ldr	r2, [pc, #228]	@ (8006674 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800658e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006592:	6413      	str	r3, [r2, #64]	@ 0x40
 8006594:	4b37      	ldr	r3, [pc, #220]	@ (8006674 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006596:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006598:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800659c:	60bb      	str	r3, [r7, #8]
 800659e:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80065a0:	4b35      	ldr	r3, [pc, #212]	@ (8006678 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	4a34      	ldr	r2, [pc, #208]	@ (8006678 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80065a6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80065aa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80065ac:	f7fd fd6e 	bl	800408c <HAL_GetTick>
 80065b0:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80065b2:	e008      	b.n	80065c6 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80065b4:	f7fd fd6a 	bl	800408c <HAL_GetTick>
 80065b8:	4602      	mov	r2, r0
 80065ba:	697b      	ldr	r3, [r7, #20]
 80065bc:	1ad3      	subs	r3, r2, r3
 80065be:	2b64      	cmp	r3, #100	@ 0x64
 80065c0:	d901      	bls.n	80065c6 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80065c2:	2303      	movs	r3, #3
 80065c4:	e357      	b.n	8006c76 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80065c6:	4b2c      	ldr	r3, [pc, #176]	@ (8006678 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d0f0      	beq.n	80065b4 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80065d2:	4b28      	ldr	r3, [pc, #160]	@ (8006674 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80065d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065d6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80065da:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80065dc:	693b      	ldr	r3, [r7, #16]
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d035      	beq.n	800664e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80065ea:	693a      	ldr	r2, [r7, #16]
 80065ec:	429a      	cmp	r2, r3
 80065ee:	d02e      	beq.n	800664e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80065f0:	4b20      	ldr	r3, [pc, #128]	@ (8006674 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80065f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065f4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80065f8:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80065fa:	4b1e      	ldr	r3, [pc, #120]	@ (8006674 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80065fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065fe:	4a1d      	ldr	r2, [pc, #116]	@ (8006674 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006600:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006604:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006606:	4b1b      	ldr	r3, [pc, #108]	@ (8006674 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006608:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800660a:	4a1a      	ldr	r2, [pc, #104]	@ (8006674 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800660c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006610:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8006612:	4a18      	ldr	r2, [pc, #96]	@ (8006674 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006614:	693b      	ldr	r3, [r7, #16]
 8006616:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006618:	4b16      	ldr	r3, [pc, #88]	@ (8006674 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800661a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800661c:	f003 0301 	and.w	r3, r3, #1
 8006620:	2b01      	cmp	r3, #1
 8006622:	d114      	bne.n	800664e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006624:	f7fd fd32 	bl	800408c <HAL_GetTick>
 8006628:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800662a:	e00a      	b.n	8006642 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800662c:	f7fd fd2e 	bl	800408c <HAL_GetTick>
 8006630:	4602      	mov	r2, r0
 8006632:	697b      	ldr	r3, [r7, #20]
 8006634:	1ad3      	subs	r3, r2, r3
 8006636:	f241 3288 	movw	r2, #5000	@ 0x1388
 800663a:	4293      	cmp	r3, r2
 800663c:	d901      	bls.n	8006642 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800663e:	2303      	movs	r3, #3
 8006640:	e319      	b.n	8006c76 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006642:	4b0c      	ldr	r3, [pc, #48]	@ (8006674 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006644:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006646:	f003 0302 	and.w	r3, r3, #2
 800664a:	2b00      	cmp	r3, #0
 800664c:	d0ee      	beq.n	800662c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006652:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006656:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800665a:	d111      	bne.n	8006680 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 800665c:	4b05      	ldr	r3, [pc, #20]	@ (8006674 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800665e:	689b      	ldr	r3, [r3, #8]
 8006660:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8006668:	4b04      	ldr	r3, [pc, #16]	@ (800667c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800666a:	400b      	ands	r3, r1
 800666c:	4901      	ldr	r1, [pc, #4]	@ (8006674 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800666e:	4313      	orrs	r3, r2
 8006670:	608b      	str	r3, [r1, #8]
 8006672:	e00b      	b.n	800668c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8006674:	40023800 	.word	0x40023800
 8006678:	40007000 	.word	0x40007000
 800667c:	0ffffcff 	.word	0x0ffffcff
 8006680:	4baa      	ldr	r3, [pc, #680]	@ (800692c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006682:	689b      	ldr	r3, [r3, #8]
 8006684:	4aa9      	ldr	r2, [pc, #676]	@ (800692c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006686:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800668a:	6093      	str	r3, [r2, #8]
 800668c:	4ba7      	ldr	r3, [pc, #668]	@ (800692c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800668e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006694:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006698:	49a4      	ldr	r1, [pc, #656]	@ (800692c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800669a:	4313      	orrs	r3, r2
 800669c:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	f003 0310 	and.w	r3, r3, #16
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d010      	beq.n	80066cc <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80066aa:	4ba0      	ldr	r3, [pc, #640]	@ (800692c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80066ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80066b0:	4a9e      	ldr	r2, [pc, #632]	@ (800692c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80066b2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80066b6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80066ba:	4b9c      	ldr	r3, [pc, #624]	@ (800692c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80066bc:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066c4:	4999      	ldr	r1, [pc, #612]	@ (800692c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80066c6:	4313      	orrs	r3, r2
 80066c8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d00a      	beq.n	80066ee <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80066d8:	4b94      	ldr	r3, [pc, #592]	@ (800692c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80066da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80066de:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80066e6:	4991      	ldr	r1, [pc, #580]	@ (800692c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80066e8:	4313      	orrs	r3, r2
 80066ea:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d00a      	beq.n	8006710 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80066fa:	4b8c      	ldr	r3, [pc, #560]	@ (800692c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80066fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006700:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006708:	4988      	ldr	r1, [pc, #544]	@ (800692c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800670a:	4313      	orrs	r3, r2
 800670c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006718:	2b00      	cmp	r3, #0
 800671a:	d00a      	beq.n	8006732 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800671c:	4b83      	ldr	r3, [pc, #524]	@ (800692c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800671e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006722:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800672a:	4980      	ldr	r1, [pc, #512]	@ (800692c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800672c:	4313      	orrs	r3, r2
 800672e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800673a:	2b00      	cmp	r3, #0
 800673c:	d00a      	beq.n	8006754 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800673e:	4b7b      	ldr	r3, [pc, #492]	@ (800692c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006740:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006744:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800674c:	4977      	ldr	r1, [pc, #476]	@ (800692c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800674e:	4313      	orrs	r3, r2
 8006750:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800675c:	2b00      	cmp	r3, #0
 800675e:	d00a      	beq.n	8006776 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006760:	4b72      	ldr	r3, [pc, #456]	@ (800692c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006762:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006766:	f023 0203 	bic.w	r2, r3, #3
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800676e:	496f      	ldr	r1, [pc, #444]	@ (800692c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006770:	4313      	orrs	r3, r2
 8006772:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800677e:	2b00      	cmp	r3, #0
 8006780:	d00a      	beq.n	8006798 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006782:	4b6a      	ldr	r3, [pc, #424]	@ (800692c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006784:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006788:	f023 020c 	bic.w	r2, r3, #12
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006790:	4966      	ldr	r1, [pc, #408]	@ (800692c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006792:	4313      	orrs	r3, r2
 8006794:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d00a      	beq.n	80067ba <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80067a4:	4b61      	ldr	r3, [pc, #388]	@ (800692c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80067a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80067aa:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80067b2:	495e      	ldr	r1, [pc, #376]	@ (800692c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80067b4:	4313      	orrs	r3, r2
 80067b6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d00a      	beq.n	80067dc <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80067c6:	4b59      	ldr	r3, [pc, #356]	@ (800692c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80067c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80067cc:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80067d4:	4955      	ldr	r1, [pc, #340]	@ (800692c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80067d6:	4313      	orrs	r3, r2
 80067d8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d00a      	beq.n	80067fe <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80067e8:	4b50      	ldr	r3, [pc, #320]	@ (800692c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80067ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80067ee:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80067f6:	494d      	ldr	r1, [pc, #308]	@ (800692c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80067f8:	4313      	orrs	r3, r2
 80067fa:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006806:	2b00      	cmp	r3, #0
 8006808:	d00a      	beq.n	8006820 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800680a:	4b48      	ldr	r3, [pc, #288]	@ (800692c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800680c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006810:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006818:	4944      	ldr	r1, [pc, #272]	@ (800692c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800681a:	4313      	orrs	r3, r2
 800681c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006828:	2b00      	cmp	r3, #0
 800682a:	d00a      	beq.n	8006842 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800682c:	4b3f      	ldr	r3, [pc, #252]	@ (800692c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800682e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006832:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800683a:	493c      	ldr	r1, [pc, #240]	@ (800692c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800683c:	4313      	orrs	r3, r2
 800683e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800684a:	2b00      	cmp	r3, #0
 800684c:	d00a      	beq.n	8006864 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800684e:	4b37      	ldr	r3, [pc, #220]	@ (800692c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006850:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006854:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800685c:	4933      	ldr	r1, [pc, #204]	@ (800692c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800685e:	4313      	orrs	r3, r2
 8006860:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800686c:	2b00      	cmp	r3, #0
 800686e:	d00a      	beq.n	8006886 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8006870:	4b2e      	ldr	r3, [pc, #184]	@ (800692c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006872:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006876:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800687e:	492b      	ldr	r1, [pc, #172]	@ (800692c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006880:	4313      	orrs	r3, r2
 8006882:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800688e:	2b00      	cmp	r3, #0
 8006890:	d011      	beq.n	80068b6 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8006892:	4b26      	ldr	r3, [pc, #152]	@ (800692c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006894:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006898:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80068a0:	4922      	ldr	r1, [pc, #136]	@ (800692c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80068a2:	4313      	orrs	r3, r2
 80068a4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80068ac:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80068b0:	d101      	bne.n	80068b6 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80068b2:	2301      	movs	r3, #1
 80068b4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	f003 0308 	and.w	r3, r3, #8
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d001      	beq.n	80068c6 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80068c2:	2301      	movs	r3, #1
 80068c4:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d00a      	beq.n	80068e8 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80068d2:	4b16      	ldr	r3, [pc, #88]	@ (800692c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80068d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80068d8:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80068e0:	4912      	ldr	r1, [pc, #72]	@ (800692c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80068e2:	4313      	orrs	r3, r2
 80068e4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d00b      	beq.n	800690c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80068f4:	4b0d      	ldr	r3, [pc, #52]	@ (800692c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80068f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80068fa:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006904:	4909      	ldr	r1, [pc, #36]	@ (800692c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006906:	4313      	orrs	r3, r2
 8006908:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800690c:	69fb      	ldr	r3, [r7, #28]
 800690e:	2b01      	cmp	r3, #1
 8006910:	d006      	beq.n	8006920 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800691a:	2b00      	cmp	r3, #0
 800691c:	f000 80d9 	beq.w	8006ad2 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006920:	4b02      	ldr	r3, [pc, #8]	@ (800692c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	4a01      	ldr	r2, [pc, #4]	@ (800692c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006926:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800692a:	e001      	b.n	8006930 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 800692c:	40023800 	.word	0x40023800
 8006930:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006932:	f7fd fbab 	bl	800408c <HAL_GetTick>
 8006936:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006938:	e008      	b.n	800694c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800693a:	f7fd fba7 	bl	800408c <HAL_GetTick>
 800693e:	4602      	mov	r2, r0
 8006940:	697b      	ldr	r3, [r7, #20]
 8006942:	1ad3      	subs	r3, r2, r3
 8006944:	2b64      	cmp	r3, #100	@ 0x64
 8006946:	d901      	bls.n	800694c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006948:	2303      	movs	r3, #3
 800694a:	e194      	b.n	8006c76 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800694c:	4b6c      	ldr	r3, [pc, #432]	@ (8006b00 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006954:	2b00      	cmp	r3, #0
 8006956:	d1f0      	bne.n	800693a <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	f003 0301 	and.w	r3, r3, #1
 8006960:	2b00      	cmp	r3, #0
 8006962:	d021      	beq.n	80069a8 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006968:	2b00      	cmp	r3, #0
 800696a:	d11d      	bne.n	80069a8 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800696c:	4b64      	ldr	r3, [pc, #400]	@ (8006b00 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800696e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006972:	0c1b      	lsrs	r3, r3, #16
 8006974:	f003 0303 	and.w	r3, r3, #3
 8006978:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800697a:	4b61      	ldr	r3, [pc, #388]	@ (8006b00 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800697c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006980:	0e1b      	lsrs	r3, r3, #24
 8006982:	f003 030f 	and.w	r3, r3, #15
 8006986:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	685b      	ldr	r3, [r3, #4]
 800698c:	019a      	lsls	r2, r3, #6
 800698e:	693b      	ldr	r3, [r7, #16]
 8006990:	041b      	lsls	r3, r3, #16
 8006992:	431a      	orrs	r2, r3
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	061b      	lsls	r3, r3, #24
 8006998:	431a      	orrs	r2, r3
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	689b      	ldr	r3, [r3, #8]
 800699e:	071b      	lsls	r3, r3, #28
 80069a0:	4957      	ldr	r1, [pc, #348]	@ (8006b00 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80069a2:	4313      	orrs	r3, r2
 80069a4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d004      	beq.n	80069be <HAL_RCCEx_PeriphCLKConfig+0x51a>
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80069b8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80069bc:	d00a      	beq.n	80069d4 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d02e      	beq.n	8006a28 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069ce:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80069d2:	d129      	bne.n	8006a28 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80069d4:	4b4a      	ldr	r3, [pc, #296]	@ (8006b00 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80069d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80069da:	0c1b      	lsrs	r3, r3, #16
 80069dc:	f003 0303 	and.w	r3, r3, #3
 80069e0:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80069e2:	4b47      	ldr	r3, [pc, #284]	@ (8006b00 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80069e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80069e8:	0f1b      	lsrs	r3, r3, #28
 80069ea:	f003 0307 	and.w	r3, r3, #7
 80069ee:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	685b      	ldr	r3, [r3, #4]
 80069f4:	019a      	lsls	r2, r3, #6
 80069f6:	693b      	ldr	r3, [r7, #16]
 80069f8:	041b      	lsls	r3, r3, #16
 80069fa:	431a      	orrs	r2, r3
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	68db      	ldr	r3, [r3, #12]
 8006a00:	061b      	lsls	r3, r3, #24
 8006a02:	431a      	orrs	r2, r3
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	071b      	lsls	r3, r3, #28
 8006a08:	493d      	ldr	r1, [pc, #244]	@ (8006b00 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006a0a:	4313      	orrs	r3, r2
 8006a0c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8006a10:	4b3b      	ldr	r3, [pc, #236]	@ (8006b00 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006a12:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006a16:	f023 021f 	bic.w	r2, r3, #31
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a1e:	3b01      	subs	r3, #1
 8006a20:	4937      	ldr	r1, [pc, #220]	@ (8006b00 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006a22:	4313      	orrs	r3, r2
 8006a24:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d01d      	beq.n	8006a70 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8006a34:	4b32      	ldr	r3, [pc, #200]	@ (8006b00 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006a36:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006a3a:	0e1b      	lsrs	r3, r3, #24
 8006a3c:	f003 030f 	and.w	r3, r3, #15
 8006a40:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006a42:	4b2f      	ldr	r3, [pc, #188]	@ (8006b00 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006a44:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006a48:	0f1b      	lsrs	r3, r3, #28
 8006a4a:	f003 0307 	and.w	r3, r3, #7
 8006a4e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	685b      	ldr	r3, [r3, #4]
 8006a54:	019a      	lsls	r2, r3, #6
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	691b      	ldr	r3, [r3, #16]
 8006a5a:	041b      	lsls	r3, r3, #16
 8006a5c:	431a      	orrs	r2, r3
 8006a5e:	693b      	ldr	r3, [r7, #16]
 8006a60:	061b      	lsls	r3, r3, #24
 8006a62:	431a      	orrs	r2, r3
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	071b      	lsls	r3, r3, #28
 8006a68:	4925      	ldr	r1, [pc, #148]	@ (8006b00 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006a6a:	4313      	orrs	r3, r2
 8006a6c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d011      	beq.n	8006aa0 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	685b      	ldr	r3, [r3, #4]
 8006a80:	019a      	lsls	r2, r3, #6
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	691b      	ldr	r3, [r3, #16]
 8006a86:	041b      	lsls	r3, r3, #16
 8006a88:	431a      	orrs	r2, r3
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	68db      	ldr	r3, [r3, #12]
 8006a8e:	061b      	lsls	r3, r3, #24
 8006a90:	431a      	orrs	r2, r3
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	689b      	ldr	r3, [r3, #8]
 8006a96:	071b      	lsls	r3, r3, #28
 8006a98:	4919      	ldr	r1, [pc, #100]	@ (8006b00 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006a9a:	4313      	orrs	r3, r2
 8006a9c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006aa0:	4b17      	ldr	r3, [pc, #92]	@ (8006b00 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	4a16      	ldr	r2, [pc, #88]	@ (8006b00 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006aa6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006aaa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006aac:	f7fd faee 	bl	800408c <HAL_GetTick>
 8006ab0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006ab2:	e008      	b.n	8006ac6 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006ab4:	f7fd faea 	bl	800408c <HAL_GetTick>
 8006ab8:	4602      	mov	r2, r0
 8006aba:	697b      	ldr	r3, [r7, #20]
 8006abc:	1ad3      	subs	r3, r2, r3
 8006abe:	2b64      	cmp	r3, #100	@ 0x64
 8006ac0:	d901      	bls.n	8006ac6 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006ac2:	2303      	movs	r3, #3
 8006ac4:	e0d7      	b.n	8006c76 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006ac6:	4b0e      	ldr	r3, [pc, #56]	@ (8006b00 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d0f0      	beq.n	8006ab4 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8006ad2:	69bb      	ldr	r3, [r7, #24]
 8006ad4:	2b01      	cmp	r3, #1
 8006ad6:	f040 80cd 	bne.w	8006c74 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8006ada:	4b09      	ldr	r3, [pc, #36]	@ (8006b00 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	4a08      	ldr	r2, [pc, #32]	@ (8006b00 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006ae0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006ae4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006ae6:	f7fd fad1 	bl	800408c <HAL_GetTick>
 8006aea:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006aec:	e00a      	b.n	8006b04 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006aee:	f7fd facd 	bl	800408c <HAL_GetTick>
 8006af2:	4602      	mov	r2, r0
 8006af4:	697b      	ldr	r3, [r7, #20]
 8006af6:	1ad3      	subs	r3, r2, r3
 8006af8:	2b64      	cmp	r3, #100	@ 0x64
 8006afa:	d903      	bls.n	8006b04 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006afc:	2303      	movs	r3, #3
 8006afe:	e0ba      	b.n	8006c76 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8006b00:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006b04:	4b5e      	ldr	r3, [pc, #376]	@ (8006c80 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006b0c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006b10:	d0ed      	beq.n	8006aee <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d003      	beq.n	8006b26 <HAL_RCCEx_PeriphCLKConfig+0x682>
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d009      	beq.n	8006b3a <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d02e      	beq.n	8006b90 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d12a      	bne.n	8006b90 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8006b3a:	4b51      	ldr	r3, [pc, #324]	@ (8006c80 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006b3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b40:	0c1b      	lsrs	r3, r3, #16
 8006b42:	f003 0303 	and.w	r3, r3, #3
 8006b46:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006b48:	4b4d      	ldr	r3, [pc, #308]	@ (8006c80 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006b4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b4e:	0f1b      	lsrs	r3, r3, #28
 8006b50:	f003 0307 	and.w	r3, r3, #7
 8006b54:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	695b      	ldr	r3, [r3, #20]
 8006b5a:	019a      	lsls	r2, r3, #6
 8006b5c:	693b      	ldr	r3, [r7, #16]
 8006b5e:	041b      	lsls	r3, r3, #16
 8006b60:	431a      	orrs	r2, r3
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	699b      	ldr	r3, [r3, #24]
 8006b66:	061b      	lsls	r3, r3, #24
 8006b68:	431a      	orrs	r2, r3
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	071b      	lsls	r3, r3, #28
 8006b6e:	4944      	ldr	r1, [pc, #272]	@ (8006c80 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006b70:	4313      	orrs	r3, r2
 8006b72:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8006b76:	4b42      	ldr	r3, [pc, #264]	@ (8006c80 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006b78:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006b7c:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b84:	3b01      	subs	r3, #1
 8006b86:	021b      	lsls	r3, r3, #8
 8006b88:	493d      	ldr	r1, [pc, #244]	@ (8006c80 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006b8a:	4313      	orrs	r3, r2
 8006b8c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d022      	beq.n	8006be2 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006ba0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006ba4:	d11d      	bne.n	8006be2 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006ba6:	4b36      	ldr	r3, [pc, #216]	@ (8006c80 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006ba8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006bac:	0e1b      	lsrs	r3, r3, #24
 8006bae:	f003 030f 	and.w	r3, r3, #15
 8006bb2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006bb4:	4b32      	ldr	r3, [pc, #200]	@ (8006c80 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006bb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006bba:	0f1b      	lsrs	r3, r3, #28
 8006bbc:	f003 0307 	and.w	r3, r3, #7
 8006bc0:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	695b      	ldr	r3, [r3, #20]
 8006bc6:	019a      	lsls	r2, r3, #6
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	6a1b      	ldr	r3, [r3, #32]
 8006bcc:	041b      	lsls	r3, r3, #16
 8006bce:	431a      	orrs	r2, r3
 8006bd0:	693b      	ldr	r3, [r7, #16]
 8006bd2:	061b      	lsls	r3, r3, #24
 8006bd4:	431a      	orrs	r2, r3
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	071b      	lsls	r3, r3, #28
 8006bda:	4929      	ldr	r1, [pc, #164]	@ (8006c80 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006bdc:	4313      	orrs	r3, r2
 8006bde:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	f003 0308 	and.w	r3, r3, #8
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d028      	beq.n	8006c40 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006bee:	4b24      	ldr	r3, [pc, #144]	@ (8006c80 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006bf0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006bf4:	0e1b      	lsrs	r3, r3, #24
 8006bf6:	f003 030f 	and.w	r3, r3, #15
 8006bfa:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8006bfc:	4b20      	ldr	r3, [pc, #128]	@ (8006c80 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006bfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c02:	0c1b      	lsrs	r3, r3, #16
 8006c04:	f003 0303 	and.w	r3, r3, #3
 8006c08:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	695b      	ldr	r3, [r3, #20]
 8006c0e:	019a      	lsls	r2, r3, #6
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	041b      	lsls	r3, r3, #16
 8006c14:	431a      	orrs	r2, r3
 8006c16:	693b      	ldr	r3, [r7, #16]
 8006c18:	061b      	lsls	r3, r3, #24
 8006c1a:	431a      	orrs	r2, r3
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	69db      	ldr	r3, [r3, #28]
 8006c20:	071b      	lsls	r3, r3, #28
 8006c22:	4917      	ldr	r1, [pc, #92]	@ (8006c80 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006c24:	4313      	orrs	r3, r2
 8006c26:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8006c2a:	4b15      	ldr	r3, [pc, #84]	@ (8006c80 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006c2c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006c30:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c38:	4911      	ldr	r1, [pc, #68]	@ (8006c80 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006c3a:	4313      	orrs	r3, r2
 8006c3c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8006c40:	4b0f      	ldr	r3, [pc, #60]	@ (8006c80 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	4a0e      	ldr	r2, [pc, #56]	@ (8006c80 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006c46:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006c4a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006c4c:	f7fd fa1e 	bl	800408c <HAL_GetTick>
 8006c50:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006c52:	e008      	b.n	8006c66 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006c54:	f7fd fa1a 	bl	800408c <HAL_GetTick>
 8006c58:	4602      	mov	r2, r0
 8006c5a:	697b      	ldr	r3, [r7, #20]
 8006c5c:	1ad3      	subs	r3, r2, r3
 8006c5e:	2b64      	cmp	r3, #100	@ 0x64
 8006c60:	d901      	bls.n	8006c66 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006c62:	2303      	movs	r3, #3
 8006c64:	e007      	b.n	8006c76 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006c66:	4b06      	ldr	r3, [pc, #24]	@ (8006c80 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006c6e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006c72:	d1ef      	bne.n	8006c54 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8006c74:	2300      	movs	r3, #0
}
 8006c76:	4618      	mov	r0, r3
 8006c78:	3720      	adds	r7, #32
 8006c7a:	46bd      	mov	sp, r7
 8006c7c:	bd80      	pop	{r7, pc}
 8006c7e:	bf00      	nop
 8006c80:	40023800 	.word	0x40023800

08006c84 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006c84:	b580      	push	{r7, lr}
 8006c86:	b084      	sub	sp, #16
 8006c88:	af00      	add	r7, sp, #0
 8006c8a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d101      	bne.n	8006c96 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006c92:	2301      	movs	r3, #1
 8006c94:	e09d      	b.n	8006dd2 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d108      	bne.n	8006cb0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	685b      	ldr	r3, [r3, #4]
 8006ca2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006ca6:	d009      	beq.n	8006cbc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	2200      	movs	r2, #0
 8006cac:	61da      	str	r2, [r3, #28]
 8006cae:	e005      	b.n	8006cbc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	2200      	movs	r2, #0
 8006cb4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	2200      	movs	r2, #0
 8006cba:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	2200      	movs	r2, #0
 8006cc0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006cc8:	b2db      	uxtb	r3, r3
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d106      	bne.n	8006cdc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	2200      	movs	r2, #0
 8006cd2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006cd6:	6878      	ldr	r0, [r7, #4]
 8006cd8:	f7fc fafe 	bl	80032d8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	2202      	movs	r2, #2
 8006ce0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	681a      	ldr	r2, [r3, #0]
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006cf2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	68db      	ldr	r3, [r3, #12]
 8006cf8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006cfc:	d902      	bls.n	8006d04 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006cfe:	2300      	movs	r3, #0
 8006d00:	60fb      	str	r3, [r7, #12]
 8006d02:	e002      	b.n	8006d0a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006d04:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006d08:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	68db      	ldr	r3, [r3, #12]
 8006d0e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8006d12:	d007      	beq.n	8006d24 <HAL_SPI_Init+0xa0>
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	68db      	ldr	r3, [r3, #12]
 8006d18:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006d1c:	d002      	beq.n	8006d24 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	2200      	movs	r2, #0
 8006d22:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	685b      	ldr	r3, [r3, #4]
 8006d28:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	689b      	ldr	r3, [r3, #8]
 8006d30:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006d34:	431a      	orrs	r2, r3
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	691b      	ldr	r3, [r3, #16]
 8006d3a:	f003 0302 	and.w	r3, r3, #2
 8006d3e:	431a      	orrs	r2, r3
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	695b      	ldr	r3, [r3, #20]
 8006d44:	f003 0301 	and.w	r3, r3, #1
 8006d48:	431a      	orrs	r2, r3
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	699b      	ldr	r3, [r3, #24]
 8006d4e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006d52:	431a      	orrs	r2, r3
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	69db      	ldr	r3, [r3, #28]
 8006d58:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006d5c:	431a      	orrs	r2, r3
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	6a1b      	ldr	r3, [r3, #32]
 8006d62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d66:	ea42 0103 	orr.w	r1, r2, r3
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d6e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	430a      	orrs	r2, r1
 8006d78:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	699b      	ldr	r3, [r3, #24]
 8006d7e:	0c1b      	lsrs	r3, r3, #16
 8006d80:	f003 0204 	and.w	r2, r3, #4
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d88:	f003 0310 	and.w	r3, r3, #16
 8006d8c:	431a      	orrs	r2, r3
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d92:	f003 0308 	and.w	r3, r3, #8
 8006d96:	431a      	orrs	r2, r3
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	68db      	ldr	r3, [r3, #12]
 8006d9c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8006da0:	ea42 0103 	orr.w	r1, r2, r3
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	430a      	orrs	r2, r1
 8006db0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	69da      	ldr	r2, [r3, #28]
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006dc0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	2200      	movs	r2, #0
 8006dc6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	2201      	movs	r2, #1
 8006dcc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8006dd0:	2300      	movs	r3, #0
}
 8006dd2:	4618      	mov	r0, r3
 8006dd4:	3710      	adds	r7, #16
 8006dd6:	46bd      	mov	sp, r7
 8006dd8:	bd80      	pop	{r7, pc}

08006dda <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006dda:	b580      	push	{r7, lr}
 8006ddc:	b088      	sub	sp, #32
 8006dde:	af00      	add	r7, sp, #0
 8006de0:	60f8      	str	r0, [r7, #12]
 8006de2:	60b9      	str	r1, [r7, #8]
 8006de4:	603b      	str	r3, [r7, #0]
 8006de6:	4613      	mov	r3, r2
 8006de8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006dea:	2300      	movs	r3, #0
 8006dec:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006df4:	2b01      	cmp	r3, #1
 8006df6:	d101      	bne.n	8006dfc <HAL_SPI_Transmit+0x22>
 8006df8:	2302      	movs	r3, #2
 8006dfa:	e15f      	b.n	80070bc <HAL_SPI_Transmit+0x2e2>
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	2201      	movs	r2, #1
 8006e00:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006e04:	f7fd f942 	bl	800408c <HAL_GetTick>
 8006e08:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8006e0a:	88fb      	ldrh	r3, [r7, #6]
 8006e0c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006e14:	b2db      	uxtb	r3, r3
 8006e16:	2b01      	cmp	r3, #1
 8006e18:	d002      	beq.n	8006e20 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8006e1a:	2302      	movs	r3, #2
 8006e1c:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006e1e:	e148      	b.n	80070b2 <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 8006e20:	68bb      	ldr	r3, [r7, #8]
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d002      	beq.n	8006e2c <HAL_SPI_Transmit+0x52>
 8006e26:	88fb      	ldrh	r3, [r7, #6]
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d102      	bne.n	8006e32 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8006e2c:	2301      	movs	r3, #1
 8006e2e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006e30:	e13f      	b.n	80070b2 <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	2203      	movs	r2, #3
 8006e36:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	2200      	movs	r2, #0
 8006e3e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	68ba      	ldr	r2, [r7, #8]
 8006e44:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	88fa      	ldrh	r2, [r7, #6]
 8006e4a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	88fa      	ldrh	r2, [r7, #6]
 8006e50:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	2200      	movs	r2, #0
 8006e56:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	2200      	movs	r2, #0
 8006e5c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	2200      	movs	r2, #0
 8006e64:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	2200      	movs	r2, #0
 8006e6c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	2200      	movs	r2, #0
 8006e72:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	689b      	ldr	r3, [r3, #8]
 8006e78:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006e7c:	d10f      	bne.n	8006e9e <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	681a      	ldr	r2, [r3, #0]
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006e8c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	681a      	ldr	r2, [r3, #0]
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006e9c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ea8:	2b40      	cmp	r3, #64	@ 0x40
 8006eaa:	d007      	beq.n	8006ebc <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	681a      	ldr	r2, [r3, #0]
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006eba:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	68db      	ldr	r3, [r3, #12]
 8006ec0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006ec4:	d94f      	bls.n	8006f66 <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	685b      	ldr	r3, [r3, #4]
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d002      	beq.n	8006ed4 <HAL_SPI_Transmit+0xfa>
 8006ece:	8afb      	ldrh	r3, [r7, #22]
 8006ed0:	2b01      	cmp	r3, #1
 8006ed2:	d142      	bne.n	8006f5a <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ed8:	881a      	ldrh	r2, [r3, #0]
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ee4:	1c9a      	adds	r2, r3, #2
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006eee:	b29b      	uxth	r3, r3
 8006ef0:	3b01      	subs	r3, #1
 8006ef2:	b29a      	uxth	r2, r3
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006ef8:	e02f      	b.n	8006f5a <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	689b      	ldr	r3, [r3, #8]
 8006f00:	f003 0302 	and.w	r3, r3, #2
 8006f04:	2b02      	cmp	r3, #2
 8006f06:	d112      	bne.n	8006f2e <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f0c:	881a      	ldrh	r2, [r3, #0]
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f18:	1c9a      	adds	r2, r3, #2
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006f22:	b29b      	uxth	r3, r3
 8006f24:	3b01      	subs	r3, #1
 8006f26:	b29a      	uxth	r2, r3
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006f2c:	e015      	b.n	8006f5a <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006f2e:	f7fd f8ad 	bl	800408c <HAL_GetTick>
 8006f32:	4602      	mov	r2, r0
 8006f34:	69bb      	ldr	r3, [r7, #24]
 8006f36:	1ad3      	subs	r3, r2, r3
 8006f38:	683a      	ldr	r2, [r7, #0]
 8006f3a:	429a      	cmp	r2, r3
 8006f3c:	d803      	bhi.n	8006f46 <HAL_SPI_Transmit+0x16c>
 8006f3e:	683b      	ldr	r3, [r7, #0]
 8006f40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f44:	d102      	bne.n	8006f4c <HAL_SPI_Transmit+0x172>
 8006f46:	683b      	ldr	r3, [r7, #0]
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d106      	bne.n	8006f5a <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 8006f4c:	2303      	movs	r3, #3
 8006f4e:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	2201      	movs	r2, #1
 8006f54:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8006f58:	e0ab      	b.n	80070b2 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006f5e:	b29b      	uxth	r3, r3
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d1ca      	bne.n	8006efa <HAL_SPI_Transmit+0x120>
 8006f64:	e080      	b.n	8007068 <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	685b      	ldr	r3, [r3, #4]
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d002      	beq.n	8006f74 <HAL_SPI_Transmit+0x19a>
 8006f6e:	8afb      	ldrh	r3, [r7, #22]
 8006f70:	2b01      	cmp	r3, #1
 8006f72:	d174      	bne.n	800705e <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006f78:	b29b      	uxth	r3, r3
 8006f7a:	2b01      	cmp	r3, #1
 8006f7c:	d912      	bls.n	8006fa4 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f82:	881a      	ldrh	r2, [r3, #0]
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f8e:	1c9a      	adds	r2, r3, #2
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006f98:	b29b      	uxth	r3, r3
 8006f9a:	3b02      	subs	r3, #2
 8006f9c:	b29a      	uxth	r2, r3
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006fa2:	e05c      	b.n	800705e <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	330c      	adds	r3, #12
 8006fae:	7812      	ldrb	r2, [r2, #0]
 8006fb0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fb6:	1c5a      	adds	r2, r3, #1
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006fc0:	b29b      	uxth	r3, r3
 8006fc2:	3b01      	subs	r3, #1
 8006fc4:	b29a      	uxth	r2, r3
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8006fca:	e048      	b.n	800705e <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	689b      	ldr	r3, [r3, #8]
 8006fd2:	f003 0302 	and.w	r3, r3, #2
 8006fd6:	2b02      	cmp	r3, #2
 8006fd8:	d12b      	bne.n	8007032 <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006fde:	b29b      	uxth	r3, r3
 8006fe0:	2b01      	cmp	r3, #1
 8006fe2:	d912      	bls.n	800700a <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fe8:	881a      	ldrh	r2, [r3, #0]
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ff4:	1c9a      	adds	r2, r3, #2
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006ffe:	b29b      	uxth	r3, r3
 8007000:	3b02      	subs	r3, #2
 8007002:	b29a      	uxth	r2, r3
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007008:	e029      	b.n	800705e <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	330c      	adds	r3, #12
 8007014:	7812      	ldrb	r2, [r2, #0]
 8007016:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800701c:	1c5a      	adds	r2, r3, #1
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007026:	b29b      	uxth	r3, r3
 8007028:	3b01      	subs	r3, #1
 800702a:	b29a      	uxth	r2, r3
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007030:	e015      	b.n	800705e <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007032:	f7fd f82b 	bl	800408c <HAL_GetTick>
 8007036:	4602      	mov	r2, r0
 8007038:	69bb      	ldr	r3, [r7, #24]
 800703a:	1ad3      	subs	r3, r2, r3
 800703c:	683a      	ldr	r2, [r7, #0]
 800703e:	429a      	cmp	r2, r3
 8007040:	d803      	bhi.n	800704a <HAL_SPI_Transmit+0x270>
 8007042:	683b      	ldr	r3, [r7, #0]
 8007044:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007048:	d102      	bne.n	8007050 <HAL_SPI_Transmit+0x276>
 800704a:	683b      	ldr	r3, [r7, #0]
 800704c:	2b00      	cmp	r3, #0
 800704e:	d106      	bne.n	800705e <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 8007050:	2303      	movs	r3, #3
 8007052:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	2201      	movs	r2, #1
 8007058:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 800705c:	e029      	b.n	80070b2 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007062:	b29b      	uxth	r3, r3
 8007064:	2b00      	cmp	r3, #0
 8007066:	d1b1      	bne.n	8006fcc <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007068:	69ba      	ldr	r2, [r7, #24]
 800706a:	6839      	ldr	r1, [r7, #0]
 800706c:	68f8      	ldr	r0, [r7, #12]
 800706e:	f000 fb69 	bl	8007744 <SPI_EndRxTxTransaction>
 8007072:	4603      	mov	r3, r0
 8007074:	2b00      	cmp	r3, #0
 8007076:	d002      	beq.n	800707e <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	2220      	movs	r2, #32
 800707c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	689b      	ldr	r3, [r3, #8]
 8007082:	2b00      	cmp	r3, #0
 8007084:	d10a      	bne.n	800709c <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007086:	2300      	movs	r3, #0
 8007088:	613b      	str	r3, [r7, #16]
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	68db      	ldr	r3, [r3, #12]
 8007090:	613b      	str	r3, [r7, #16]
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	689b      	ldr	r3, [r3, #8]
 8007098:	613b      	str	r3, [r7, #16]
 800709a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d002      	beq.n	80070aa <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 80070a4:	2301      	movs	r3, #1
 80070a6:	77fb      	strb	r3, [r7, #31]
 80070a8:	e003      	b.n	80070b2 <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	2201      	movs	r2, #1
 80070ae:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	2200      	movs	r2, #0
 80070b6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 80070ba:	7ffb      	ldrb	r3, [r7, #31]
}
 80070bc:	4618      	mov	r0, r3
 80070be:	3720      	adds	r7, #32
 80070c0:	46bd      	mov	sp, r7
 80070c2:	bd80      	pop	{r7, pc}

080070c4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80070c4:	b580      	push	{r7, lr}
 80070c6:	b08a      	sub	sp, #40	@ 0x28
 80070c8:	af00      	add	r7, sp, #0
 80070ca:	60f8      	str	r0, [r7, #12]
 80070cc:	60b9      	str	r1, [r7, #8]
 80070ce:	607a      	str	r2, [r7, #4]
 80070d0:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80070d2:	2301      	movs	r3, #1
 80070d4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80070d6:	2300      	movs	r3, #0
 80070d8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80070e2:	2b01      	cmp	r3, #1
 80070e4:	d101      	bne.n	80070ea <HAL_SPI_TransmitReceive+0x26>
 80070e6:	2302      	movs	r3, #2
 80070e8:	e20a      	b.n	8007500 <HAL_SPI_TransmitReceive+0x43c>
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	2201      	movs	r2, #1
 80070ee:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80070f2:	f7fc ffcb 	bl	800408c <HAL_GetTick>
 80070f6:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80070fe:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	685b      	ldr	r3, [r3, #4]
 8007104:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8007106:	887b      	ldrh	r3, [r7, #2]
 8007108:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800710a:	887b      	ldrh	r3, [r7, #2]
 800710c:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800710e:	7efb      	ldrb	r3, [r7, #27]
 8007110:	2b01      	cmp	r3, #1
 8007112:	d00e      	beq.n	8007132 <HAL_SPI_TransmitReceive+0x6e>
 8007114:	697b      	ldr	r3, [r7, #20]
 8007116:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800711a:	d106      	bne.n	800712a <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	689b      	ldr	r3, [r3, #8]
 8007120:	2b00      	cmp	r3, #0
 8007122:	d102      	bne.n	800712a <HAL_SPI_TransmitReceive+0x66>
 8007124:	7efb      	ldrb	r3, [r7, #27]
 8007126:	2b04      	cmp	r3, #4
 8007128:	d003      	beq.n	8007132 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800712a:	2302      	movs	r3, #2
 800712c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8007130:	e1e0      	b.n	80074f4 <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007132:	68bb      	ldr	r3, [r7, #8]
 8007134:	2b00      	cmp	r3, #0
 8007136:	d005      	beq.n	8007144 <HAL_SPI_TransmitReceive+0x80>
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	2b00      	cmp	r3, #0
 800713c:	d002      	beq.n	8007144 <HAL_SPI_TransmitReceive+0x80>
 800713e:	887b      	ldrh	r3, [r7, #2]
 8007140:	2b00      	cmp	r3, #0
 8007142:	d103      	bne.n	800714c <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8007144:	2301      	movs	r3, #1
 8007146:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 800714a:	e1d3      	b.n	80074f4 <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007152:	b2db      	uxtb	r3, r3
 8007154:	2b04      	cmp	r3, #4
 8007156:	d003      	beq.n	8007160 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	2205      	movs	r2, #5
 800715c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	2200      	movs	r2, #0
 8007164:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	687a      	ldr	r2, [r7, #4]
 800716a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	887a      	ldrh	r2, [r7, #2]
 8007170:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	887a      	ldrh	r2, [r7, #2]
 8007178:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	68ba      	ldr	r2, [r7, #8]
 8007180:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	887a      	ldrh	r2, [r7, #2]
 8007186:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	887a      	ldrh	r2, [r7, #2]
 800718c:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	2200      	movs	r2, #0
 8007192:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	2200      	movs	r2, #0
 8007198:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	68db      	ldr	r3, [r3, #12]
 800719e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80071a2:	d802      	bhi.n	80071aa <HAL_SPI_TransmitReceive+0xe6>
 80071a4:	8a3b      	ldrh	r3, [r7, #16]
 80071a6:	2b01      	cmp	r3, #1
 80071a8:	d908      	bls.n	80071bc <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	685a      	ldr	r2, [r3, #4]
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80071b8:	605a      	str	r2, [r3, #4]
 80071ba:	e007      	b.n	80071cc <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	685a      	ldr	r2, [r3, #4]
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80071ca:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071d6:	2b40      	cmp	r3, #64	@ 0x40
 80071d8:	d007      	beq.n	80071ea <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	681a      	ldr	r2, [r3, #0]
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80071e8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	68db      	ldr	r3, [r3, #12]
 80071ee:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80071f2:	f240 8081 	bls.w	80072f8 <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	685b      	ldr	r3, [r3, #4]
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d002      	beq.n	8007204 <HAL_SPI_TransmitReceive+0x140>
 80071fe:	8a7b      	ldrh	r3, [r7, #18]
 8007200:	2b01      	cmp	r3, #1
 8007202:	d16d      	bne.n	80072e0 <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007208:	881a      	ldrh	r2, [r3, #0]
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007214:	1c9a      	adds	r2, r3, #2
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800721e:	b29b      	uxth	r3, r3
 8007220:	3b01      	subs	r3, #1
 8007222:	b29a      	uxth	r2, r3
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007228:	e05a      	b.n	80072e0 <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	689b      	ldr	r3, [r3, #8]
 8007230:	f003 0302 	and.w	r3, r3, #2
 8007234:	2b02      	cmp	r3, #2
 8007236:	d11b      	bne.n	8007270 <HAL_SPI_TransmitReceive+0x1ac>
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800723c:	b29b      	uxth	r3, r3
 800723e:	2b00      	cmp	r3, #0
 8007240:	d016      	beq.n	8007270 <HAL_SPI_TransmitReceive+0x1ac>
 8007242:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007244:	2b01      	cmp	r3, #1
 8007246:	d113      	bne.n	8007270 <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800724c:	881a      	ldrh	r2, [r3, #0]
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007258:	1c9a      	adds	r2, r3, #2
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007262:	b29b      	uxth	r3, r3
 8007264:	3b01      	subs	r3, #1
 8007266:	b29a      	uxth	r2, r3
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800726c:	2300      	movs	r3, #0
 800726e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	689b      	ldr	r3, [r3, #8]
 8007276:	f003 0301 	and.w	r3, r3, #1
 800727a:	2b01      	cmp	r3, #1
 800727c:	d11c      	bne.n	80072b8 <HAL_SPI_TransmitReceive+0x1f4>
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007284:	b29b      	uxth	r3, r3
 8007286:	2b00      	cmp	r3, #0
 8007288:	d016      	beq.n	80072b8 <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	68da      	ldr	r2, [r3, #12]
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007294:	b292      	uxth	r2, r2
 8007296:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800729c:	1c9a      	adds	r2, r3, #2
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80072a8:	b29b      	uxth	r3, r3
 80072aa:	3b01      	subs	r3, #1
 80072ac:	b29a      	uxth	r2, r3
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80072b4:	2301      	movs	r3, #1
 80072b6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80072b8:	f7fc fee8 	bl	800408c <HAL_GetTick>
 80072bc:	4602      	mov	r2, r0
 80072be:	69fb      	ldr	r3, [r7, #28]
 80072c0:	1ad3      	subs	r3, r2, r3
 80072c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80072c4:	429a      	cmp	r2, r3
 80072c6:	d80b      	bhi.n	80072e0 <HAL_SPI_TransmitReceive+0x21c>
 80072c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072ce:	d007      	beq.n	80072e0 <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 80072d0:	2303      	movs	r3, #3
 80072d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	2201      	movs	r2, #1
 80072da:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 80072de:	e109      	b.n	80074f4 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80072e4:	b29b      	uxth	r3, r3
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d19f      	bne.n	800722a <HAL_SPI_TransmitReceive+0x166>
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80072f0:	b29b      	uxth	r3, r3
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d199      	bne.n	800722a <HAL_SPI_TransmitReceive+0x166>
 80072f6:	e0e3      	b.n	80074c0 <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	685b      	ldr	r3, [r3, #4]
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d003      	beq.n	8007308 <HAL_SPI_TransmitReceive+0x244>
 8007300:	8a7b      	ldrh	r3, [r7, #18]
 8007302:	2b01      	cmp	r3, #1
 8007304:	f040 80cf 	bne.w	80074a6 <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800730c:	b29b      	uxth	r3, r3
 800730e:	2b01      	cmp	r3, #1
 8007310:	d912      	bls.n	8007338 <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007316:	881a      	ldrh	r2, [r3, #0]
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007322:	1c9a      	adds	r2, r3, #2
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800732c:	b29b      	uxth	r3, r3
 800732e:	3b02      	subs	r3, #2
 8007330:	b29a      	uxth	r2, r3
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007336:	e0b6      	b.n	80074a6 <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	330c      	adds	r3, #12
 8007342:	7812      	ldrb	r2, [r2, #0]
 8007344:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800734a:	1c5a      	adds	r2, r3, #1
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007354:	b29b      	uxth	r3, r3
 8007356:	3b01      	subs	r3, #1
 8007358:	b29a      	uxth	r2, r3
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800735e:	e0a2      	b.n	80074a6 <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	689b      	ldr	r3, [r3, #8]
 8007366:	f003 0302 	and.w	r3, r3, #2
 800736a:	2b02      	cmp	r3, #2
 800736c:	d134      	bne.n	80073d8 <HAL_SPI_TransmitReceive+0x314>
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007372:	b29b      	uxth	r3, r3
 8007374:	2b00      	cmp	r3, #0
 8007376:	d02f      	beq.n	80073d8 <HAL_SPI_TransmitReceive+0x314>
 8007378:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800737a:	2b01      	cmp	r3, #1
 800737c:	d12c      	bne.n	80073d8 <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007382:	b29b      	uxth	r3, r3
 8007384:	2b01      	cmp	r3, #1
 8007386:	d912      	bls.n	80073ae <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800738c:	881a      	ldrh	r2, [r3, #0]
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007398:	1c9a      	adds	r2, r3, #2
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80073a2:	b29b      	uxth	r3, r3
 80073a4:	3b02      	subs	r3, #2
 80073a6:	b29a      	uxth	r2, r3
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80073ac:	e012      	b.n	80073d4 <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	330c      	adds	r3, #12
 80073b8:	7812      	ldrb	r2, [r2, #0]
 80073ba:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073c0:	1c5a      	adds	r2, r3, #1
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80073ca:	b29b      	uxth	r3, r3
 80073cc:	3b01      	subs	r3, #1
 80073ce:	b29a      	uxth	r2, r3
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80073d4:	2300      	movs	r3, #0
 80073d6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	689b      	ldr	r3, [r3, #8]
 80073de:	f003 0301 	and.w	r3, r3, #1
 80073e2:	2b01      	cmp	r3, #1
 80073e4:	d148      	bne.n	8007478 <HAL_SPI_TransmitReceive+0x3b4>
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80073ec:	b29b      	uxth	r3, r3
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d042      	beq.n	8007478 <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80073f8:	b29b      	uxth	r3, r3
 80073fa:	2b01      	cmp	r3, #1
 80073fc:	d923      	bls.n	8007446 <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	68da      	ldr	r2, [r3, #12]
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007408:	b292      	uxth	r2, r2
 800740a:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007410:	1c9a      	adds	r2, r3, #2
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800741c:	b29b      	uxth	r3, r3
 800741e:	3b02      	subs	r3, #2
 8007420:	b29a      	uxth	r2, r3
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800742e:	b29b      	uxth	r3, r3
 8007430:	2b01      	cmp	r3, #1
 8007432:	d81f      	bhi.n	8007474 <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	685a      	ldr	r2, [r3, #4]
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007442:	605a      	str	r2, [r3, #4]
 8007444:	e016      	b.n	8007474 <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	f103 020c 	add.w	r2, r3, #12
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007452:	7812      	ldrb	r2, [r2, #0]
 8007454:	b2d2      	uxtb	r2, r2
 8007456:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800745c:	1c5a      	adds	r2, r3, #1
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007468:	b29b      	uxth	r3, r3
 800746a:	3b01      	subs	r3, #1
 800746c:	b29a      	uxth	r2, r3
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007474:	2301      	movs	r3, #1
 8007476:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007478:	f7fc fe08 	bl	800408c <HAL_GetTick>
 800747c:	4602      	mov	r2, r0
 800747e:	69fb      	ldr	r3, [r7, #28]
 8007480:	1ad3      	subs	r3, r2, r3
 8007482:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007484:	429a      	cmp	r2, r3
 8007486:	d803      	bhi.n	8007490 <HAL_SPI_TransmitReceive+0x3cc>
 8007488:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800748a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800748e:	d102      	bne.n	8007496 <HAL_SPI_TransmitReceive+0x3d2>
 8007490:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007492:	2b00      	cmp	r3, #0
 8007494:	d107      	bne.n	80074a6 <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 8007496:	2303      	movs	r3, #3
 8007498:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	2201      	movs	r2, #1
 80074a0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 80074a4:	e026      	b.n	80074f4 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80074aa:	b29b      	uxth	r3, r3
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	f47f af57 	bne.w	8007360 <HAL_SPI_TransmitReceive+0x29c>
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80074b8:	b29b      	uxth	r3, r3
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	f47f af50 	bne.w	8007360 <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80074c0:	69fa      	ldr	r2, [r7, #28]
 80074c2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80074c4:	68f8      	ldr	r0, [r7, #12]
 80074c6:	f000 f93d 	bl	8007744 <SPI_EndRxTxTransaction>
 80074ca:	4603      	mov	r3, r0
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d005      	beq.n	80074dc <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 80074d0:	2301      	movs	r3, #1
 80074d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	2220      	movs	r2, #32
 80074da:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d003      	beq.n	80074ec <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 80074e4:	2301      	movs	r3, #1
 80074e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80074ea:	e003      	b.n	80074f4 <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	2201      	movs	r2, #1
 80074f0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	2200      	movs	r2, #0
 80074f8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 80074fc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 8007500:	4618      	mov	r0, r3
 8007502:	3728      	adds	r7, #40	@ 0x28
 8007504:	46bd      	mov	sp, r7
 8007506:	bd80      	pop	{r7, pc}

08007508 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007508:	b580      	push	{r7, lr}
 800750a:	b088      	sub	sp, #32
 800750c:	af00      	add	r7, sp, #0
 800750e:	60f8      	str	r0, [r7, #12]
 8007510:	60b9      	str	r1, [r7, #8]
 8007512:	603b      	str	r3, [r7, #0]
 8007514:	4613      	mov	r3, r2
 8007516:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007518:	f7fc fdb8 	bl	800408c <HAL_GetTick>
 800751c:	4602      	mov	r2, r0
 800751e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007520:	1a9b      	subs	r3, r3, r2
 8007522:	683a      	ldr	r2, [r7, #0]
 8007524:	4413      	add	r3, r2
 8007526:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007528:	f7fc fdb0 	bl	800408c <HAL_GetTick>
 800752c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800752e:	4b39      	ldr	r3, [pc, #228]	@ (8007614 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	015b      	lsls	r3, r3, #5
 8007534:	0d1b      	lsrs	r3, r3, #20
 8007536:	69fa      	ldr	r2, [r7, #28]
 8007538:	fb02 f303 	mul.w	r3, r2, r3
 800753c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800753e:	e054      	b.n	80075ea <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007540:	683b      	ldr	r3, [r7, #0]
 8007542:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007546:	d050      	beq.n	80075ea <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007548:	f7fc fda0 	bl	800408c <HAL_GetTick>
 800754c:	4602      	mov	r2, r0
 800754e:	69bb      	ldr	r3, [r7, #24]
 8007550:	1ad3      	subs	r3, r2, r3
 8007552:	69fa      	ldr	r2, [r7, #28]
 8007554:	429a      	cmp	r2, r3
 8007556:	d902      	bls.n	800755e <SPI_WaitFlagStateUntilTimeout+0x56>
 8007558:	69fb      	ldr	r3, [r7, #28]
 800755a:	2b00      	cmp	r3, #0
 800755c:	d13d      	bne.n	80075da <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	685a      	ldr	r2, [r3, #4]
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800756c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	685b      	ldr	r3, [r3, #4]
 8007572:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007576:	d111      	bne.n	800759c <SPI_WaitFlagStateUntilTimeout+0x94>
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	689b      	ldr	r3, [r3, #8]
 800757c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007580:	d004      	beq.n	800758c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	689b      	ldr	r3, [r3, #8]
 8007586:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800758a:	d107      	bne.n	800759c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	681a      	ldr	r2, [r3, #0]
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800759a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075a0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80075a4:	d10f      	bne.n	80075c6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	681a      	ldr	r2, [r3, #0]
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80075b4:	601a      	str	r2, [r3, #0]
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	681a      	ldr	r2, [r3, #0]
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80075c4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	2201      	movs	r2, #1
 80075ca:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	2200      	movs	r2, #0
 80075d2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80075d6:	2303      	movs	r3, #3
 80075d8:	e017      	b.n	800760a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80075da:	697b      	ldr	r3, [r7, #20]
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d101      	bne.n	80075e4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80075e0:	2300      	movs	r3, #0
 80075e2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80075e4:	697b      	ldr	r3, [r7, #20]
 80075e6:	3b01      	subs	r3, #1
 80075e8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	689a      	ldr	r2, [r3, #8]
 80075f0:	68bb      	ldr	r3, [r7, #8]
 80075f2:	4013      	ands	r3, r2
 80075f4:	68ba      	ldr	r2, [r7, #8]
 80075f6:	429a      	cmp	r2, r3
 80075f8:	bf0c      	ite	eq
 80075fa:	2301      	moveq	r3, #1
 80075fc:	2300      	movne	r3, #0
 80075fe:	b2db      	uxtb	r3, r3
 8007600:	461a      	mov	r2, r3
 8007602:	79fb      	ldrb	r3, [r7, #7]
 8007604:	429a      	cmp	r2, r3
 8007606:	d19b      	bne.n	8007540 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007608:	2300      	movs	r3, #0
}
 800760a:	4618      	mov	r0, r3
 800760c:	3720      	adds	r7, #32
 800760e:	46bd      	mov	sp, r7
 8007610:	bd80      	pop	{r7, pc}
 8007612:	bf00      	nop
 8007614:	2000004c 	.word	0x2000004c

08007618 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007618:	b580      	push	{r7, lr}
 800761a:	b08a      	sub	sp, #40	@ 0x28
 800761c:	af00      	add	r7, sp, #0
 800761e:	60f8      	str	r0, [r7, #12]
 8007620:	60b9      	str	r1, [r7, #8]
 8007622:	607a      	str	r2, [r7, #4]
 8007624:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8007626:	2300      	movs	r3, #0
 8007628:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800762a:	f7fc fd2f 	bl	800408c <HAL_GetTick>
 800762e:	4602      	mov	r2, r0
 8007630:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007632:	1a9b      	subs	r3, r3, r2
 8007634:	683a      	ldr	r2, [r7, #0]
 8007636:	4413      	add	r3, r2
 8007638:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800763a:	f7fc fd27 	bl	800408c <HAL_GetTick>
 800763e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	330c      	adds	r3, #12
 8007646:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8007648:	4b3d      	ldr	r3, [pc, #244]	@ (8007740 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800764a:	681a      	ldr	r2, [r3, #0]
 800764c:	4613      	mov	r3, r2
 800764e:	009b      	lsls	r3, r3, #2
 8007650:	4413      	add	r3, r2
 8007652:	00da      	lsls	r2, r3, #3
 8007654:	1ad3      	subs	r3, r2, r3
 8007656:	0d1b      	lsrs	r3, r3, #20
 8007658:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800765a:	fb02 f303 	mul.w	r3, r2, r3
 800765e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8007660:	e060      	b.n	8007724 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8007662:	68bb      	ldr	r3, [r7, #8]
 8007664:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8007668:	d107      	bne.n	800767a <SPI_WaitFifoStateUntilTimeout+0x62>
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	2b00      	cmp	r3, #0
 800766e:	d104      	bne.n	800767a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8007670:	69fb      	ldr	r3, [r7, #28]
 8007672:	781b      	ldrb	r3, [r3, #0]
 8007674:	b2db      	uxtb	r3, r3
 8007676:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8007678:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800767a:	683b      	ldr	r3, [r7, #0]
 800767c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007680:	d050      	beq.n	8007724 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007682:	f7fc fd03 	bl	800408c <HAL_GetTick>
 8007686:	4602      	mov	r2, r0
 8007688:	6a3b      	ldr	r3, [r7, #32]
 800768a:	1ad3      	subs	r3, r2, r3
 800768c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800768e:	429a      	cmp	r2, r3
 8007690:	d902      	bls.n	8007698 <SPI_WaitFifoStateUntilTimeout+0x80>
 8007692:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007694:	2b00      	cmp	r3, #0
 8007696:	d13d      	bne.n	8007714 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	685a      	ldr	r2, [r3, #4]
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80076a6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	685b      	ldr	r3, [r3, #4]
 80076ac:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80076b0:	d111      	bne.n	80076d6 <SPI_WaitFifoStateUntilTimeout+0xbe>
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	689b      	ldr	r3, [r3, #8]
 80076b6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80076ba:	d004      	beq.n	80076c6 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	689b      	ldr	r3, [r3, #8]
 80076c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80076c4:	d107      	bne.n	80076d6 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	681a      	ldr	r2, [r3, #0]
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80076d4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076da:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80076de:	d10f      	bne.n	8007700 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	681a      	ldr	r2, [r3, #0]
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80076ee:	601a      	str	r2, [r3, #0]
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	681a      	ldr	r2, [r3, #0]
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80076fe:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	2201      	movs	r2, #1
 8007704:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	2200      	movs	r2, #0
 800770c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8007710:	2303      	movs	r3, #3
 8007712:	e010      	b.n	8007736 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007714:	69bb      	ldr	r3, [r7, #24]
 8007716:	2b00      	cmp	r3, #0
 8007718:	d101      	bne.n	800771e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800771a:	2300      	movs	r3, #0
 800771c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800771e:	69bb      	ldr	r3, [r7, #24]
 8007720:	3b01      	subs	r3, #1
 8007722:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	689a      	ldr	r2, [r3, #8]
 800772a:	68bb      	ldr	r3, [r7, #8]
 800772c:	4013      	ands	r3, r2
 800772e:	687a      	ldr	r2, [r7, #4]
 8007730:	429a      	cmp	r2, r3
 8007732:	d196      	bne.n	8007662 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8007734:	2300      	movs	r3, #0
}
 8007736:	4618      	mov	r0, r3
 8007738:	3728      	adds	r7, #40	@ 0x28
 800773a:	46bd      	mov	sp, r7
 800773c:	bd80      	pop	{r7, pc}
 800773e:	bf00      	nop
 8007740:	2000004c 	.word	0x2000004c

08007744 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007744:	b580      	push	{r7, lr}
 8007746:	b088      	sub	sp, #32
 8007748:	af02      	add	r7, sp, #8
 800774a:	60f8      	str	r0, [r7, #12]
 800774c:	60b9      	str	r1, [r7, #8]
 800774e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	9300      	str	r3, [sp, #0]
 8007754:	68bb      	ldr	r3, [r7, #8]
 8007756:	2200      	movs	r2, #0
 8007758:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800775c:	68f8      	ldr	r0, [r7, #12]
 800775e:	f7ff ff5b 	bl	8007618 <SPI_WaitFifoStateUntilTimeout>
 8007762:	4603      	mov	r3, r0
 8007764:	2b00      	cmp	r3, #0
 8007766:	d007      	beq.n	8007778 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800776c:	f043 0220 	orr.w	r2, r3, #32
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007774:	2303      	movs	r3, #3
 8007776:	e046      	b.n	8007806 <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in Âµs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007778:	4b25      	ldr	r3, [pc, #148]	@ (8007810 <SPI_EndRxTxTransaction+0xcc>)
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	4a25      	ldr	r2, [pc, #148]	@ (8007814 <SPI_EndRxTxTransaction+0xd0>)
 800777e:	fba2 2303 	umull	r2, r3, r2, r3
 8007782:	0d5b      	lsrs	r3, r3, #21
 8007784:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007788:	fb02 f303 	mul.w	r3, r2, r3
 800778c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	685b      	ldr	r3, [r3, #4]
 8007792:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007796:	d112      	bne.n	80077be <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	9300      	str	r3, [sp, #0]
 800779c:	68bb      	ldr	r3, [r7, #8]
 800779e:	2200      	movs	r2, #0
 80077a0:	2180      	movs	r1, #128	@ 0x80
 80077a2:	68f8      	ldr	r0, [r7, #12]
 80077a4:	f7ff feb0 	bl	8007508 <SPI_WaitFlagStateUntilTimeout>
 80077a8:	4603      	mov	r3, r0
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d016      	beq.n	80077dc <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80077b2:	f043 0220 	orr.w	r2, r3, #32
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 80077ba:	2303      	movs	r3, #3
 80077bc:	e023      	b.n	8007806 <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80077be:	697b      	ldr	r3, [r7, #20]
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d00a      	beq.n	80077da <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 80077c4:	697b      	ldr	r3, [r7, #20]
 80077c6:	3b01      	subs	r3, #1
 80077c8:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	689b      	ldr	r3, [r3, #8]
 80077d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80077d4:	2b80      	cmp	r3, #128	@ 0x80
 80077d6:	d0f2      	beq.n	80077be <SPI_EndRxTxTransaction+0x7a>
 80077d8:	e000      	b.n	80077dc <SPI_EndRxTxTransaction+0x98>
        break;
 80077da:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	9300      	str	r3, [sp, #0]
 80077e0:	68bb      	ldr	r3, [r7, #8]
 80077e2:	2200      	movs	r2, #0
 80077e4:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80077e8:	68f8      	ldr	r0, [r7, #12]
 80077ea:	f7ff ff15 	bl	8007618 <SPI_WaitFifoStateUntilTimeout>
 80077ee:	4603      	mov	r3, r0
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d007      	beq.n	8007804 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80077f8:	f043 0220 	orr.w	r2, r3, #32
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007800:	2303      	movs	r3, #3
 8007802:	e000      	b.n	8007806 <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8007804:	2300      	movs	r3, #0
}
 8007806:	4618      	mov	r0, r3
 8007808:	3718      	adds	r7, #24
 800780a:	46bd      	mov	sp, r7
 800780c:	bd80      	pop	{r7, pc}
 800780e:	bf00      	nop
 8007810:	2000004c 	.word	0x2000004c
 8007814:	165e9f81 	.word	0x165e9f81

08007818 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007818:	b580      	push	{r7, lr}
 800781a:	b082      	sub	sp, #8
 800781c:	af00      	add	r7, sp, #0
 800781e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	2b00      	cmp	r3, #0
 8007824:	d101      	bne.n	800782a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007826:	2301      	movs	r3, #1
 8007828:	e049      	b.n	80078be <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007830:	b2db      	uxtb	r3, r3
 8007832:	2b00      	cmp	r3, #0
 8007834:	d106      	bne.n	8007844 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	2200      	movs	r2, #0
 800783a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800783e:	6878      	ldr	r0, [r7, #4]
 8007840:	f7fb fdac 	bl	800339c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	2202      	movs	r2, #2
 8007848:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	681a      	ldr	r2, [r3, #0]
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	3304      	adds	r3, #4
 8007854:	4619      	mov	r1, r3
 8007856:	4610      	mov	r0, r2
 8007858:	f001 f876 	bl	8008948 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	2201      	movs	r2, #1
 8007860:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	2201      	movs	r2, #1
 8007868:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	2201      	movs	r2, #1
 8007870:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	2201      	movs	r2, #1
 8007878:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	2201      	movs	r2, #1
 8007880:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	2201      	movs	r2, #1
 8007888:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	2201      	movs	r2, #1
 8007890:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	2201      	movs	r2, #1
 8007898:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	2201      	movs	r2, #1
 80078a0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	2201      	movs	r2, #1
 80078a8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	2201      	movs	r2, #1
 80078b0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	2201      	movs	r2, #1
 80078b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80078bc:	2300      	movs	r3, #0
}
 80078be:	4618      	mov	r0, r3
 80078c0:	3708      	adds	r7, #8
 80078c2:	46bd      	mov	sp, r7
 80078c4:	bd80      	pop	{r7, pc}
	...

080078c8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80078c8:	b480      	push	{r7}
 80078ca:	b085      	sub	sp, #20
 80078cc:	af00      	add	r7, sp, #0
 80078ce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80078d6:	b2db      	uxtb	r3, r3
 80078d8:	2b01      	cmp	r3, #1
 80078da:	d001      	beq.n	80078e0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80078dc:	2301      	movs	r3, #1
 80078de:	e04c      	b.n	800797a <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	2202      	movs	r2, #2
 80078e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	4a26      	ldr	r2, [pc, #152]	@ (8007988 <HAL_TIM_Base_Start+0xc0>)
 80078ee:	4293      	cmp	r3, r2
 80078f0:	d022      	beq.n	8007938 <HAL_TIM_Base_Start+0x70>
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80078fa:	d01d      	beq.n	8007938 <HAL_TIM_Base_Start+0x70>
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	4a22      	ldr	r2, [pc, #136]	@ (800798c <HAL_TIM_Base_Start+0xc4>)
 8007902:	4293      	cmp	r3, r2
 8007904:	d018      	beq.n	8007938 <HAL_TIM_Base_Start+0x70>
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	4a21      	ldr	r2, [pc, #132]	@ (8007990 <HAL_TIM_Base_Start+0xc8>)
 800790c:	4293      	cmp	r3, r2
 800790e:	d013      	beq.n	8007938 <HAL_TIM_Base_Start+0x70>
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	4a1f      	ldr	r2, [pc, #124]	@ (8007994 <HAL_TIM_Base_Start+0xcc>)
 8007916:	4293      	cmp	r3, r2
 8007918:	d00e      	beq.n	8007938 <HAL_TIM_Base_Start+0x70>
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	4a1e      	ldr	r2, [pc, #120]	@ (8007998 <HAL_TIM_Base_Start+0xd0>)
 8007920:	4293      	cmp	r3, r2
 8007922:	d009      	beq.n	8007938 <HAL_TIM_Base_Start+0x70>
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	4a1c      	ldr	r2, [pc, #112]	@ (800799c <HAL_TIM_Base_Start+0xd4>)
 800792a:	4293      	cmp	r3, r2
 800792c:	d004      	beq.n	8007938 <HAL_TIM_Base_Start+0x70>
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	4a1b      	ldr	r2, [pc, #108]	@ (80079a0 <HAL_TIM_Base_Start+0xd8>)
 8007934:	4293      	cmp	r3, r2
 8007936:	d115      	bne.n	8007964 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	689a      	ldr	r2, [r3, #8]
 800793e:	4b19      	ldr	r3, [pc, #100]	@ (80079a4 <HAL_TIM_Base_Start+0xdc>)
 8007940:	4013      	ands	r3, r2
 8007942:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	2b06      	cmp	r3, #6
 8007948:	d015      	beq.n	8007976 <HAL_TIM_Base_Start+0xae>
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007950:	d011      	beq.n	8007976 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	681a      	ldr	r2, [r3, #0]
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	f042 0201 	orr.w	r2, r2, #1
 8007960:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007962:	e008      	b.n	8007976 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	681a      	ldr	r2, [r3, #0]
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	f042 0201 	orr.w	r2, r2, #1
 8007972:	601a      	str	r2, [r3, #0]
 8007974:	e000      	b.n	8007978 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007976:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007978:	2300      	movs	r3, #0
}
 800797a:	4618      	mov	r0, r3
 800797c:	3714      	adds	r7, #20
 800797e:	46bd      	mov	sp, r7
 8007980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007984:	4770      	bx	lr
 8007986:	bf00      	nop
 8007988:	40010000 	.word	0x40010000
 800798c:	40000400 	.word	0x40000400
 8007990:	40000800 	.word	0x40000800
 8007994:	40000c00 	.word	0x40000c00
 8007998:	40010400 	.word	0x40010400
 800799c:	40014000 	.word	0x40014000
 80079a0:	40001800 	.word	0x40001800
 80079a4:	00010007 	.word	0x00010007

080079a8 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 80079a8:	b480      	push	{r7}
 80079aa:	b083      	sub	sp, #12
 80079ac:	af00      	add	r7, sp, #0
 80079ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	6a1a      	ldr	r2, [r3, #32]
 80079b6:	f241 1311 	movw	r3, #4369	@ 0x1111
 80079ba:	4013      	ands	r3, r2
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d10f      	bne.n	80079e0 <HAL_TIM_Base_Stop+0x38>
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	6a1a      	ldr	r2, [r3, #32]
 80079c6:	f240 4344 	movw	r3, #1092	@ 0x444
 80079ca:	4013      	ands	r3, r2
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d107      	bne.n	80079e0 <HAL_TIM_Base_Stop+0x38>
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	681a      	ldr	r2, [r3, #0]
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	f022 0201 	bic.w	r2, r2, #1
 80079de:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	2201      	movs	r2, #1
 80079e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 80079e8:	2300      	movs	r3, #0
}
 80079ea:	4618      	mov	r0, r3
 80079ec:	370c      	adds	r7, #12
 80079ee:	46bd      	mov	sp, r7
 80079f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079f4:	4770      	bx	lr

080079f6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80079f6:	b580      	push	{r7, lr}
 80079f8:	b082      	sub	sp, #8
 80079fa:	af00      	add	r7, sp, #0
 80079fc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d101      	bne.n	8007a08 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007a04:	2301      	movs	r3, #1
 8007a06:	e049      	b.n	8007a9c <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007a0e:	b2db      	uxtb	r3, r3
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d106      	bne.n	8007a22 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	2200      	movs	r2, #0
 8007a18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007a1c:	6878      	ldr	r0, [r7, #4]
 8007a1e:	f7fb fda1 	bl	8003564 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	2202      	movs	r2, #2
 8007a26:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	681a      	ldr	r2, [r3, #0]
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	3304      	adds	r3, #4
 8007a32:	4619      	mov	r1, r3
 8007a34:	4610      	mov	r0, r2
 8007a36:	f000 ff87 	bl	8008948 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	2201      	movs	r2, #1
 8007a3e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	2201      	movs	r2, #1
 8007a46:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	2201      	movs	r2, #1
 8007a4e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	2201      	movs	r2, #1
 8007a56:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	2201      	movs	r2, #1
 8007a5e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	2201      	movs	r2, #1
 8007a66:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	2201      	movs	r2, #1
 8007a6e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	2201      	movs	r2, #1
 8007a76:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	2201      	movs	r2, #1
 8007a7e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	2201      	movs	r2, #1
 8007a86:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	2201      	movs	r2, #1
 8007a8e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	2201      	movs	r2, #1
 8007a96:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007a9a:	2300      	movs	r3, #0
}
 8007a9c:	4618      	mov	r0, r3
 8007a9e:	3708      	adds	r7, #8
 8007aa0:	46bd      	mov	sp, r7
 8007aa2:	bd80      	pop	{r7, pc}

08007aa4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007aa4:	b580      	push	{r7, lr}
 8007aa6:	b084      	sub	sp, #16
 8007aa8:	af00      	add	r7, sp, #0
 8007aaa:	6078      	str	r0, [r7, #4]
 8007aac:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007aae:	683b      	ldr	r3, [r7, #0]
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d109      	bne.n	8007ac8 <HAL_TIM_PWM_Start+0x24>
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007aba:	b2db      	uxtb	r3, r3
 8007abc:	2b01      	cmp	r3, #1
 8007abe:	bf14      	ite	ne
 8007ac0:	2301      	movne	r3, #1
 8007ac2:	2300      	moveq	r3, #0
 8007ac4:	b2db      	uxtb	r3, r3
 8007ac6:	e03c      	b.n	8007b42 <HAL_TIM_PWM_Start+0x9e>
 8007ac8:	683b      	ldr	r3, [r7, #0]
 8007aca:	2b04      	cmp	r3, #4
 8007acc:	d109      	bne.n	8007ae2 <HAL_TIM_PWM_Start+0x3e>
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007ad4:	b2db      	uxtb	r3, r3
 8007ad6:	2b01      	cmp	r3, #1
 8007ad8:	bf14      	ite	ne
 8007ada:	2301      	movne	r3, #1
 8007adc:	2300      	moveq	r3, #0
 8007ade:	b2db      	uxtb	r3, r3
 8007ae0:	e02f      	b.n	8007b42 <HAL_TIM_PWM_Start+0x9e>
 8007ae2:	683b      	ldr	r3, [r7, #0]
 8007ae4:	2b08      	cmp	r3, #8
 8007ae6:	d109      	bne.n	8007afc <HAL_TIM_PWM_Start+0x58>
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007aee:	b2db      	uxtb	r3, r3
 8007af0:	2b01      	cmp	r3, #1
 8007af2:	bf14      	ite	ne
 8007af4:	2301      	movne	r3, #1
 8007af6:	2300      	moveq	r3, #0
 8007af8:	b2db      	uxtb	r3, r3
 8007afa:	e022      	b.n	8007b42 <HAL_TIM_PWM_Start+0x9e>
 8007afc:	683b      	ldr	r3, [r7, #0]
 8007afe:	2b0c      	cmp	r3, #12
 8007b00:	d109      	bne.n	8007b16 <HAL_TIM_PWM_Start+0x72>
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007b08:	b2db      	uxtb	r3, r3
 8007b0a:	2b01      	cmp	r3, #1
 8007b0c:	bf14      	ite	ne
 8007b0e:	2301      	movne	r3, #1
 8007b10:	2300      	moveq	r3, #0
 8007b12:	b2db      	uxtb	r3, r3
 8007b14:	e015      	b.n	8007b42 <HAL_TIM_PWM_Start+0x9e>
 8007b16:	683b      	ldr	r3, [r7, #0]
 8007b18:	2b10      	cmp	r3, #16
 8007b1a:	d109      	bne.n	8007b30 <HAL_TIM_PWM_Start+0x8c>
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007b22:	b2db      	uxtb	r3, r3
 8007b24:	2b01      	cmp	r3, #1
 8007b26:	bf14      	ite	ne
 8007b28:	2301      	movne	r3, #1
 8007b2a:	2300      	moveq	r3, #0
 8007b2c:	b2db      	uxtb	r3, r3
 8007b2e:	e008      	b.n	8007b42 <HAL_TIM_PWM_Start+0x9e>
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8007b36:	b2db      	uxtb	r3, r3
 8007b38:	2b01      	cmp	r3, #1
 8007b3a:	bf14      	ite	ne
 8007b3c:	2301      	movne	r3, #1
 8007b3e:	2300      	moveq	r3, #0
 8007b40:	b2db      	uxtb	r3, r3
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d001      	beq.n	8007b4a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8007b46:	2301      	movs	r3, #1
 8007b48:	e092      	b.n	8007c70 <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007b4a:	683b      	ldr	r3, [r7, #0]
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d104      	bne.n	8007b5a <HAL_TIM_PWM_Start+0xb6>
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	2202      	movs	r2, #2
 8007b54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007b58:	e023      	b.n	8007ba2 <HAL_TIM_PWM_Start+0xfe>
 8007b5a:	683b      	ldr	r3, [r7, #0]
 8007b5c:	2b04      	cmp	r3, #4
 8007b5e:	d104      	bne.n	8007b6a <HAL_TIM_PWM_Start+0xc6>
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	2202      	movs	r2, #2
 8007b64:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007b68:	e01b      	b.n	8007ba2 <HAL_TIM_PWM_Start+0xfe>
 8007b6a:	683b      	ldr	r3, [r7, #0]
 8007b6c:	2b08      	cmp	r3, #8
 8007b6e:	d104      	bne.n	8007b7a <HAL_TIM_PWM_Start+0xd6>
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	2202      	movs	r2, #2
 8007b74:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007b78:	e013      	b.n	8007ba2 <HAL_TIM_PWM_Start+0xfe>
 8007b7a:	683b      	ldr	r3, [r7, #0]
 8007b7c:	2b0c      	cmp	r3, #12
 8007b7e:	d104      	bne.n	8007b8a <HAL_TIM_PWM_Start+0xe6>
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	2202      	movs	r2, #2
 8007b84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007b88:	e00b      	b.n	8007ba2 <HAL_TIM_PWM_Start+0xfe>
 8007b8a:	683b      	ldr	r3, [r7, #0]
 8007b8c:	2b10      	cmp	r3, #16
 8007b8e:	d104      	bne.n	8007b9a <HAL_TIM_PWM_Start+0xf6>
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	2202      	movs	r2, #2
 8007b94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007b98:	e003      	b.n	8007ba2 <HAL_TIM_PWM_Start+0xfe>
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	2202      	movs	r2, #2
 8007b9e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	2201      	movs	r2, #1
 8007ba8:	6839      	ldr	r1, [r7, #0]
 8007baa:	4618      	mov	r0, r3
 8007bac:	f001 fa70 	bl	8009090 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	4a30      	ldr	r2, [pc, #192]	@ (8007c78 <HAL_TIM_PWM_Start+0x1d4>)
 8007bb6:	4293      	cmp	r3, r2
 8007bb8:	d004      	beq.n	8007bc4 <HAL_TIM_PWM_Start+0x120>
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	4a2f      	ldr	r2, [pc, #188]	@ (8007c7c <HAL_TIM_PWM_Start+0x1d8>)
 8007bc0:	4293      	cmp	r3, r2
 8007bc2:	d101      	bne.n	8007bc8 <HAL_TIM_PWM_Start+0x124>
 8007bc4:	2301      	movs	r3, #1
 8007bc6:	e000      	b.n	8007bca <HAL_TIM_PWM_Start+0x126>
 8007bc8:	2300      	movs	r3, #0
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d007      	beq.n	8007bde <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007bdc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	4a25      	ldr	r2, [pc, #148]	@ (8007c78 <HAL_TIM_PWM_Start+0x1d4>)
 8007be4:	4293      	cmp	r3, r2
 8007be6:	d022      	beq.n	8007c2e <HAL_TIM_PWM_Start+0x18a>
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007bf0:	d01d      	beq.n	8007c2e <HAL_TIM_PWM_Start+0x18a>
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	4a22      	ldr	r2, [pc, #136]	@ (8007c80 <HAL_TIM_PWM_Start+0x1dc>)
 8007bf8:	4293      	cmp	r3, r2
 8007bfa:	d018      	beq.n	8007c2e <HAL_TIM_PWM_Start+0x18a>
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	4a20      	ldr	r2, [pc, #128]	@ (8007c84 <HAL_TIM_PWM_Start+0x1e0>)
 8007c02:	4293      	cmp	r3, r2
 8007c04:	d013      	beq.n	8007c2e <HAL_TIM_PWM_Start+0x18a>
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	4a1f      	ldr	r2, [pc, #124]	@ (8007c88 <HAL_TIM_PWM_Start+0x1e4>)
 8007c0c:	4293      	cmp	r3, r2
 8007c0e:	d00e      	beq.n	8007c2e <HAL_TIM_PWM_Start+0x18a>
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	4a19      	ldr	r2, [pc, #100]	@ (8007c7c <HAL_TIM_PWM_Start+0x1d8>)
 8007c16:	4293      	cmp	r3, r2
 8007c18:	d009      	beq.n	8007c2e <HAL_TIM_PWM_Start+0x18a>
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	4a1b      	ldr	r2, [pc, #108]	@ (8007c8c <HAL_TIM_PWM_Start+0x1e8>)
 8007c20:	4293      	cmp	r3, r2
 8007c22:	d004      	beq.n	8007c2e <HAL_TIM_PWM_Start+0x18a>
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	4a19      	ldr	r2, [pc, #100]	@ (8007c90 <HAL_TIM_PWM_Start+0x1ec>)
 8007c2a:	4293      	cmp	r3, r2
 8007c2c:	d115      	bne.n	8007c5a <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	689a      	ldr	r2, [r3, #8]
 8007c34:	4b17      	ldr	r3, [pc, #92]	@ (8007c94 <HAL_TIM_PWM_Start+0x1f0>)
 8007c36:	4013      	ands	r3, r2
 8007c38:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	2b06      	cmp	r3, #6
 8007c3e:	d015      	beq.n	8007c6c <HAL_TIM_PWM_Start+0x1c8>
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007c46:	d011      	beq.n	8007c6c <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	681a      	ldr	r2, [r3, #0]
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	f042 0201 	orr.w	r2, r2, #1
 8007c56:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007c58:	e008      	b.n	8007c6c <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	681a      	ldr	r2, [r3, #0]
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	f042 0201 	orr.w	r2, r2, #1
 8007c68:	601a      	str	r2, [r3, #0]
 8007c6a:	e000      	b.n	8007c6e <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007c6c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007c6e:	2300      	movs	r3, #0
}
 8007c70:	4618      	mov	r0, r3
 8007c72:	3710      	adds	r7, #16
 8007c74:	46bd      	mov	sp, r7
 8007c76:	bd80      	pop	{r7, pc}
 8007c78:	40010000 	.word	0x40010000
 8007c7c:	40010400 	.word	0x40010400
 8007c80:	40000400 	.word	0x40000400
 8007c84:	40000800 	.word	0x40000800
 8007c88:	40000c00 	.word	0x40000c00
 8007c8c:	40014000 	.word	0x40014000
 8007c90:	40001800 	.word	0x40001800
 8007c94:	00010007 	.word	0x00010007

08007c98 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007c98:	b580      	push	{r7, lr}
 8007c9a:	b084      	sub	sp, #16
 8007c9c:	af00      	add	r7, sp, #0
 8007c9e:	6078      	str	r0, [r7, #4]
 8007ca0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007ca2:	2300      	movs	r3, #0
 8007ca4:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007ca6:	683b      	ldr	r3, [r7, #0]
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d109      	bne.n	8007cc0 <HAL_TIM_PWM_Start_IT+0x28>
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007cb2:	b2db      	uxtb	r3, r3
 8007cb4:	2b01      	cmp	r3, #1
 8007cb6:	bf14      	ite	ne
 8007cb8:	2301      	movne	r3, #1
 8007cba:	2300      	moveq	r3, #0
 8007cbc:	b2db      	uxtb	r3, r3
 8007cbe:	e03c      	b.n	8007d3a <HAL_TIM_PWM_Start_IT+0xa2>
 8007cc0:	683b      	ldr	r3, [r7, #0]
 8007cc2:	2b04      	cmp	r3, #4
 8007cc4:	d109      	bne.n	8007cda <HAL_TIM_PWM_Start_IT+0x42>
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007ccc:	b2db      	uxtb	r3, r3
 8007cce:	2b01      	cmp	r3, #1
 8007cd0:	bf14      	ite	ne
 8007cd2:	2301      	movne	r3, #1
 8007cd4:	2300      	moveq	r3, #0
 8007cd6:	b2db      	uxtb	r3, r3
 8007cd8:	e02f      	b.n	8007d3a <HAL_TIM_PWM_Start_IT+0xa2>
 8007cda:	683b      	ldr	r3, [r7, #0]
 8007cdc:	2b08      	cmp	r3, #8
 8007cde:	d109      	bne.n	8007cf4 <HAL_TIM_PWM_Start_IT+0x5c>
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007ce6:	b2db      	uxtb	r3, r3
 8007ce8:	2b01      	cmp	r3, #1
 8007cea:	bf14      	ite	ne
 8007cec:	2301      	movne	r3, #1
 8007cee:	2300      	moveq	r3, #0
 8007cf0:	b2db      	uxtb	r3, r3
 8007cf2:	e022      	b.n	8007d3a <HAL_TIM_PWM_Start_IT+0xa2>
 8007cf4:	683b      	ldr	r3, [r7, #0]
 8007cf6:	2b0c      	cmp	r3, #12
 8007cf8:	d109      	bne.n	8007d0e <HAL_TIM_PWM_Start_IT+0x76>
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007d00:	b2db      	uxtb	r3, r3
 8007d02:	2b01      	cmp	r3, #1
 8007d04:	bf14      	ite	ne
 8007d06:	2301      	movne	r3, #1
 8007d08:	2300      	moveq	r3, #0
 8007d0a:	b2db      	uxtb	r3, r3
 8007d0c:	e015      	b.n	8007d3a <HAL_TIM_PWM_Start_IT+0xa2>
 8007d0e:	683b      	ldr	r3, [r7, #0]
 8007d10:	2b10      	cmp	r3, #16
 8007d12:	d109      	bne.n	8007d28 <HAL_TIM_PWM_Start_IT+0x90>
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007d1a:	b2db      	uxtb	r3, r3
 8007d1c:	2b01      	cmp	r3, #1
 8007d1e:	bf14      	ite	ne
 8007d20:	2301      	movne	r3, #1
 8007d22:	2300      	moveq	r3, #0
 8007d24:	b2db      	uxtb	r3, r3
 8007d26:	e008      	b.n	8007d3a <HAL_TIM_PWM_Start_IT+0xa2>
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8007d2e:	b2db      	uxtb	r3, r3
 8007d30:	2b01      	cmp	r3, #1
 8007d32:	bf14      	ite	ne
 8007d34:	2301      	movne	r3, #1
 8007d36:	2300      	moveq	r3, #0
 8007d38:	b2db      	uxtb	r3, r3
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d001      	beq.n	8007d42 <HAL_TIM_PWM_Start_IT+0xaa>
  {
    return HAL_ERROR;
 8007d3e:	2301      	movs	r3, #1
 8007d40:	e0dd      	b.n	8007efe <HAL_TIM_PWM_Start_IT+0x266>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007d42:	683b      	ldr	r3, [r7, #0]
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d104      	bne.n	8007d52 <HAL_TIM_PWM_Start_IT+0xba>
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	2202      	movs	r2, #2
 8007d4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007d50:	e023      	b.n	8007d9a <HAL_TIM_PWM_Start_IT+0x102>
 8007d52:	683b      	ldr	r3, [r7, #0]
 8007d54:	2b04      	cmp	r3, #4
 8007d56:	d104      	bne.n	8007d62 <HAL_TIM_PWM_Start_IT+0xca>
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	2202      	movs	r2, #2
 8007d5c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007d60:	e01b      	b.n	8007d9a <HAL_TIM_PWM_Start_IT+0x102>
 8007d62:	683b      	ldr	r3, [r7, #0]
 8007d64:	2b08      	cmp	r3, #8
 8007d66:	d104      	bne.n	8007d72 <HAL_TIM_PWM_Start_IT+0xda>
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	2202      	movs	r2, #2
 8007d6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007d70:	e013      	b.n	8007d9a <HAL_TIM_PWM_Start_IT+0x102>
 8007d72:	683b      	ldr	r3, [r7, #0]
 8007d74:	2b0c      	cmp	r3, #12
 8007d76:	d104      	bne.n	8007d82 <HAL_TIM_PWM_Start_IT+0xea>
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	2202      	movs	r2, #2
 8007d7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007d80:	e00b      	b.n	8007d9a <HAL_TIM_PWM_Start_IT+0x102>
 8007d82:	683b      	ldr	r3, [r7, #0]
 8007d84:	2b10      	cmp	r3, #16
 8007d86:	d104      	bne.n	8007d92 <HAL_TIM_PWM_Start_IT+0xfa>
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	2202      	movs	r2, #2
 8007d8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007d90:	e003      	b.n	8007d9a <HAL_TIM_PWM_Start_IT+0x102>
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	2202      	movs	r2, #2
 8007d96:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  switch (Channel)
 8007d9a:	683b      	ldr	r3, [r7, #0]
 8007d9c:	2b0c      	cmp	r3, #12
 8007d9e:	d841      	bhi.n	8007e24 <HAL_TIM_PWM_Start_IT+0x18c>
 8007da0:	a201      	add	r2, pc, #4	@ (adr r2, 8007da8 <HAL_TIM_PWM_Start_IT+0x110>)
 8007da2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007da6:	bf00      	nop
 8007da8:	08007ddd 	.word	0x08007ddd
 8007dac:	08007e25 	.word	0x08007e25
 8007db0:	08007e25 	.word	0x08007e25
 8007db4:	08007e25 	.word	0x08007e25
 8007db8:	08007def 	.word	0x08007def
 8007dbc:	08007e25 	.word	0x08007e25
 8007dc0:	08007e25 	.word	0x08007e25
 8007dc4:	08007e25 	.word	0x08007e25
 8007dc8:	08007e01 	.word	0x08007e01
 8007dcc:	08007e25 	.word	0x08007e25
 8007dd0:	08007e25 	.word	0x08007e25
 8007dd4:	08007e25 	.word	0x08007e25
 8007dd8:	08007e13 	.word	0x08007e13
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	68da      	ldr	r2, [r3, #12]
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	f042 0202 	orr.w	r2, r2, #2
 8007dea:	60da      	str	r2, [r3, #12]
      break;
 8007dec:	e01d      	b.n	8007e2a <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	68da      	ldr	r2, [r3, #12]
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	f042 0204 	orr.w	r2, r2, #4
 8007dfc:	60da      	str	r2, [r3, #12]
      break;
 8007dfe:	e014      	b.n	8007e2a <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	68da      	ldr	r2, [r3, #12]
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	f042 0208 	orr.w	r2, r2, #8
 8007e0e:	60da      	str	r2, [r3, #12]
      break;
 8007e10:	e00b      	b.n	8007e2a <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	68da      	ldr	r2, [r3, #12]
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	f042 0210 	orr.w	r2, r2, #16
 8007e20:	60da      	str	r2, [r3, #12]
      break;
 8007e22:	e002      	b.n	8007e2a <HAL_TIM_PWM_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8007e24:	2301      	movs	r3, #1
 8007e26:	73fb      	strb	r3, [r7, #15]
      break;
 8007e28:	bf00      	nop
  }

  if (status == HAL_OK)
 8007e2a:	7bfb      	ldrb	r3, [r7, #15]
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d165      	bne.n	8007efc <HAL_TIM_PWM_Start_IT+0x264>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	2201      	movs	r2, #1
 8007e36:	6839      	ldr	r1, [r7, #0]
 8007e38:	4618      	mov	r0, r3
 8007e3a:	f001 f929 	bl	8009090 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	4a31      	ldr	r2, [pc, #196]	@ (8007f08 <HAL_TIM_PWM_Start_IT+0x270>)
 8007e44:	4293      	cmp	r3, r2
 8007e46:	d004      	beq.n	8007e52 <HAL_TIM_PWM_Start_IT+0x1ba>
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	4a2f      	ldr	r2, [pc, #188]	@ (8007f0c <HAL_TIM_PWM_Start_IT+0x274>)
 8007e4e:	4293      	cmp	r3, r2
 8007e50:	d101      	bne.n	8007e56 <HAL_TIM_PWM_Start_IT+0x1be>
 8007e52:	2301      	movs	r3, #1
 8007e54:	e000      	b.n	8007e58 <HAL_TIM_PWM_Start_IT+0x1c0>
 8007e56:	2300      	movs	r3, #0
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d007      	beq.n	8007e6c <HAL_TIM_PWM_Start_IT+0x1d4>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007e6a:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	4a25      	ldr	r2, [pc, #148]	@ (8007f08 <HAL_TIM_PWM_Start_IT+0x270>)
 8007e72:	4293      	cmp	r3, r2
 8007e74:	d022      	beq.n	8007ebc <HAL_TIM_PWM_Start_IT+0x224>
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007e7e:	d01d      	beq.n	8007ebc <HAL_TIM_PWM_Start_IT+0x224>
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	4a22      	ldr	r2, [pc, #136]	@ (8007f10 <HAL_TIM_PWM_Start_IT+0x278>)
 8007e86:	4293      	cmp	r3, r2
 8007e88:	d018      	beq.n	8007ebc <HAL_TIM_PWM_Start_IT+0x224>
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	4a21      	ldr	r2, [pc, #132]	@ (8007f14 <HAL_TIM_PWM_Start_IT+0x27c>)
 8007e90:	4293      	cmp	r3, r2
 8007e92:	d013      	beq.n	8007ebc <HAL_TIM_PWM_Start_IT+0x224>
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	4a1f      	ldr	r2, [pc, #124]	@ (8007f18 <HAL_TIM_PWM_Start_IT+0x280>)
 8007e9a:	4293      	cmp	r3, r2
 8007e9c:	d00e      	beq.n	8007ebc <HAL_TIM_PWM_Start_IT+0x224>
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	4a1a      	ldr	r2, [pc, #104]	@ (8007f0c <HAL_TIM_PWM_Start_IT+0x274>)
 8007ea4:	4293      	cmp	r3, r2
 8007ea6:	d009      	beq.n	8007ebc <HAL_TIM_PWM_Start_IT+0x224>
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	4a1b      	ldr	r2, [pc, #108]	@ (8007f1c <HAL_TIM_PWM_Start_IT+0x284>)
 8007eae:	4293      	cmp	r3, r2
 8007eb0:	d004      	beq.n	8007ebc <HAL_TIM_PWM_Start_IT+0x224>
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	4a1a      	ldr	r2, [pc, #104]	@ (8007f20 <HAL_TIM_PWM_Start_IT+0x288>)
 8007eb8:	4293      	cmp	r3, r2
 8007eba:	d115      	bne.n	8007ee8 <HAL_TIM_PWM_Start_IT+0x250>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	689a      	ldr	r2, [r3, #8]
 8007ec2:	4b18      	ldr	r3, [pc, #96]	@ (8007f24 <HAL_TIM_PWM_Start_IT+0x28c>)
 8007ec4:	4013      	ands	r3, r2
 8007ec6:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007ec8:	68bb      	ldr	r3, [r7, #8]
 8007eca:	2b06      	cmp	r3, #6
 8007ecc:	d015      	beq.n	8007efa <HAL_TIM_PWM_Start_IT+0x262>
 8007ece:	68bb      	ldr	r3, [r7, #8]
 8007ed0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007ed4:	d011      	beq.n	8007efa <HAL_TIM_PWM_Start_IT+0x262>
      {
        __HAL_TIM_ENABLE(htim);
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	681a      	ldr	r2, [r3, #0]
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	f042 0201 	orr.w	r2, r2, #1
 8007ee4:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007ee6:	e008      	b.n	8007efa <HAL_TIM_PWM_Start_IT+0x262>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	681a      	ldr	r2, [r3, #0]
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	f042 0201 	orr.w	r2, r2, #1
 8007ef6:	601a      	str	r2, [r3, #0]
 8007ef8:	e000      	b.n	8007efc <HAL_TIM_PWM_Start_IT+0x264>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007efa:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8007efc:	7bfb      	ldrb	r3, [r7, #15]
}
 8007efe:	4618      	mov	r0, r3
 8007f00:	3710      	adds	r7, #16
 8007f02:	46bd      	mov	sp, r7
 8007f04:	bd80      	pop	{r7, pc}
 8007f06:	bf00      	nop
 8007f08:	40010000 	.word	0x40010000
 8007f0c:	40010400 	.word	0x40010400
 8007f10:	40000400 	.word	0x40000400
 8007f14:	40000800 	.word	0x40000800
 8007f18:	40000c00 	.word	0x40000c00
 8007f1c:	40014000 	.word	0x40014000
 8007f20:	40001800 	.word	0x40001800
 8007f24:	00010007 	.word	0x00010007

08007f28 <HAL_TIM_PWM_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007f28:	b580      	push	{r7, lr}
 8007f2a:	b084      	sub	sp, #16
 8007f2c:	af00      	add	r7, sp, #0
 8007f2e:	6078      	str	r0, [r7, #4]
 8007f30:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007f32:	2300      	movs	r3, #0
 8007f34:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  switch (Channel)
 8007f36:	683b      	ldr	r3, [r7, #0]
 8007f38:	2b0c      	cmp	r3, #12
 8007f3a:	d841      	bhi.n	8007fc0 <HAL_TIM_PWM_Stop_IT+0x98>
 8007f3c:	a201      	add	r2, pc, #4	@ (adr r2, 8007f44 <HAL_TIM_PWM_Stop_IT+0x1c>)
 8007f3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f42:	bf00      	nop
 8007f44:	08007f79 	.word	0x08007f79
 8007f48:	08007fc1 	.word	0x08007fc1
 8007f4c:	08007fc1 	.word	0x08007fc1
 8007f50:	08007fc1 	.word	0x08007fc1
 8007f54:	08007f8b 	.word	0x08007f8b
 8007f58:	08007fc1 	.word	0x08007fc1
 8007f5c:	08007fc1 	.word	0x08007fc1
 8007f60:	08007fc1 	.word	0x08007fc1
 8007f64:	08007f9d 	.word	0x08007f9d
 8007f68:	08007fc1 	.word	0x08007fc1
 8007f6c:	08007fc1 	.word	0x08007fc1
 8007f70:	08007fc1 	.word	0x08007fc1
 8007f74:	08007faf 	.word	0x08007faf
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	68da      	ldr	r2, [r3, #12]
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	f022 0202 	bic.w	r2, r2, #2
 8007f86:	60da      	str	r2, [r3, #12]
      break;
 8007f88:	e01d      	b.n	8007fc6 <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	68da      	ldr	r2, [r3, #12]
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	f022 0204 	bic.w	r2, r2, #4
 8007f98:	60da      	str	r2, [r3, #12]
      break;
 8007f9a:	e014      	b.n	8007fc6 <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	68da      	ldr	r2, [r3, #12]
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	f022 0208 	bic.w	r2, r2, #8
 8007faa:	60da      	str	r2, [r3, #12]
      break;
 8007fac:	e00b      	b.n	8007fc6 <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	68da      	ldr	r2, [r3, #12]
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	f022 0210 	bic.w	r2, r2, #16
 8007fbc:	60da      	str	r2, [r3, #12]
      break;
 8007fbe:	e002      	b.n	8007fc6 <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 8007fc0:	2301      	movs	r3, #1
 8007fc2:	73fb      	strb	r3, [r7, #15]
      break;
 8007fc4:	bf00      	nop
  }

  if (status == HAL_OK)
 8007fc6:	7bfb      	ldrb	r3, [r7, #15]
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d171      	bne.n	80080b0 <HAL_TIM_PWM_Stop_IT+0x188>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	2200      	movs	r2, #0
 8007fd2:	6839      	ldr	r1, [r7, #0]
 8007fd4:	4618      	mov	r0, r3
 8007fd6:	f001 f85b 	bl	8009090 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	4a37      	ldr	r2, [pc, #220]	@ (80080bc <HAL_TIM_PWM_Stop_IT+0x194>)
 8007fe0:	4293      	cmp	r3, r2
 8007fe2:	d004      	beq.n	8007fee <HAL_TIM_PWM_Stop_IT+0xc6>
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	4a35      	ldr	r2, [pc, #212]	@ (80080c0 <HAL_TIM_PWM_Stop_IT+0x198>)
 8007fea:	4293      	cmp	r3, r2
 8007fec:	d101      	bne.n	8007ff2 <HAL_TIM_PWM_Stop_IT+0xca>
 8007fee:	2301      	movs	r3, #1
 8007ff0:	e000      	b.n	8007ff4 <HAL_TIM_PWM_Stop_IT+0xcc>
 8007ff2:	2300      	movs	r3, #0
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d017      	beq.n	8008028 <HAL_TIM_PWM_Stop_IT+0x100>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	6a1a      	ldr	r2, [r3, #32]
 8007ffe:	f241 1311 	movw	r3, #4369	@ 0x1111
 8008002:	4013      	ands	r3, r2
 8008004:	2b00      	cmp	r3, #0
 8008006:	d10f      	bne.n	8008028 <HAL_TIM_PWM_Stop_IT+0x100>
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	6a1a      	ldr	r2, [r3, #32]
 800800e:	f240 4344 	movw	r3, #1092	@ 0x444
 8008012:	4013      	ands	r3, r2
 8008014:	2b00      	cmp	r3, #0
 8008016:	d107      	bne.n	8008028 <HAL_TIM_PWM_Stop_IT+0x100>
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008026:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	6a1a      	ldr	r2, [r3, #32]
 800802e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8008032:	4013      	ands	r3, r2
 8008034:	2b00      	cmp	r3, #0
 8008036:	d10f      	bne.n	8008058 <HAL_TIM_PWM_Stop_IT+0x130>
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	6a1a      	ldr	r2, [r3, #32]
 800803e:	f240 4344 	movw	r3, #1092	@ 0x444
 8008042:	4013      	ands	r3, r2
 8008044:	2b00      	cmp	r3, #0
 8008046:	d107      	bne.n	8008058 <HAL_TIM_PWM_Stop_IT+0x130>
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	681a      	ldr	r2, [r3, #0]
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	f022 0201 	bic.w	r2, r2, #1
 8008056:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8008058:	683b      	ldr	r3, [r7, #0]
 800805a:	2b00      	cmp	r3, #0
 800805c:	d104      	bne.n	8008068 <HAL_TIM_PWM_Stop_IT+0x140>
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	2201      	movs	r2, #1
 8008062:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008066:	e023      	b.n	80080b0 <HAL_TIM_PWM_Stop_IT+0x188>
 8008068:	683b      	ldr	r3, [r7, #0]
 800806a:	2b04      	cmp	r3, #4
 800806c:	d104      	bne.n	8008078 <HAL_TIM_PWM_Stop_IT+0x150>
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	2201      	movs	r2, #1
 8008072:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008076:	e01b      	b.n	80080b0 <HAL_TIM_PWM_Stop_IT+0x188>
 8008078:	683b      	ldr	r3, [r7, #0]
 800807a:	2b08      	cmp	r3, #8
 800807c:	d104      	bne.n	8008088 <HAL_TIM_PWM_Stop_IT+0x160>
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	2201      	movs	r2, #1
 8008082:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008086:	e013      	b.n	80080b0 <HAL_TIM_PWM_Stop_IT+0x188>
 8008088:	683b      	ldr	r3, [r7, #0]
 800808a:	2b0c      	cmp	r3, #12
 800808c:	d104      	bne.n	8008098 <HAL_TIM_PWM_Stop_IT+0x170>
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	2201      	movs	r2, #1
 8008092:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008096:	e00b      	b.n	80080b0 <HAL_TIM_PWM_Stop_IT+0x188>
 8008098:	683b      	ldr	r3, [r7, #0]
 800809a:	2b10      	cmp	r3, #16
 800809c:	d104      	bne.n	80080a8 <HAL_TIM_PWM_Stop_IT+0x180>
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	2201      	movs	r2, #1
 80080a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80080a6:	e003      	b.n	80080b0 <HAL_TIM_PWM_Stop_IT+0x188>
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	2201      	movs	r2, #1
 80080ac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  }

  /* Return function status */
  return status;
 80080b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80080b2:	4618      	mov	r0, r3
 80080b4:	3710      	adds	r7, #16
 80080b6:	46bd      	mov	sp, r7
 80080b8:	bd80      	pop	{r7, pc}
 80080ba:	bf00      	nop
 80080bc:	40010000 	.word	0x40010000
 80080c0:	40010400 	.word	0x40010400

080080c4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80080c4:	b580      	push	{r7, lr}
 80080c6:	b086      	sub	sp, #24
 80080c8:	af00      	add	r7, sp, #0
 80080ca:	6078      	str	r0, [r7, #4]
 80080cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d101      	bne.n	80080d8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80080d4:	2301      	movs	r3, #1
 80080d6:	e08f      	b.n	80081f8 <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80080de:	b2db      	uxtb	r3, r3
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	d106      	bne.n	80080f2 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	2200      	movs	r2, #0
 80080e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80080ec:	6878      	ldr	r0, [r7, #4]
 80080ee:	f7fb f9ed 	bl	80034cc <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	2202      	movs	r2, #2
 80080f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	6899      	ldr	r1, [r3, #8]
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	681a      	ldr	r2, [r3, #0]
 8008104:	4b3e      	ldr	r3, [pc, #248]	@ (8008200 <HAL_TIM_Encoder_Init+0x13c>)
 8008106:	400b      	ands	r3, r1
 8008108:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	681a      	ldr	r2, [r3, #0]
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	3304      	adds	r3, #4
 8008112:	4619      	mov	r1, r3
 8008114:	4610      	mov	r0, r2
 8008116:	f000 fc17 	bl	8008948 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	689b      	ldr	r3, [r3, #8]
 8008120:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	699b      	ldr	r3, [r3, #24]
 8008128:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	6a1b      	ldr	r3, [r3, #32]
 8008130:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8008132:	683b      	ldr	r3, [r7, #0]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	697a      	ldr	r2, [r7, #20]
 8008138:	4313      	orrs	r3, r2
 800813a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800813c:	693a      	ldr	r2, [r7, #16]
 800813e:	4b31      	ldr	r3, [pc, #196]	@ (8008204 <HAL_TIM_Encoder_Init+0x140>)
 8008140:	4013      	ands	r3, r2
 8008142:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8008144:	683b      	ldr	r3, [r7, #0]
 8008146:	689a      	ldr	r2, [r3, #8]
 8008148:	683b      	ldr	r3, [r7, #0]
 800814a:	699b      	ldr	r3, [r3, #24]
 800814c:	021b      	lsls	r3, r3, #8
 800814e:	4313      	orrs	r3, r2
 8008150:	693a      	ldr	r2, [r7, #16]
 8008152:	4313      	orrs	r3, r2
 8008154:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8008156:	693a      	ldr	r2, [r7, #16]
 8008158:	4b2b      	ldr	r3, [pc, #172]	@ (8008208 <HAL_TIM_Encoder_Init+0x144>)
 800815a:	4013      	ands	r3, r2
 800815c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800815e:	693a      	ldr	r2, [r7, #16]
 8008160:	4b2a      	ldr	r3, [pc, #168]	@ (800820c <HAL_TIM_Encoder_Init+0x148>)
 8008162:	4013      	ands	r3, r2
 8008164:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8008166:	683b      	ldr	r3, [r7, #0]
 8008168:	68da      	ldr	r2, [r3, #12]
 800816a:	683b      	ldr	r3, [r7, #0]
 800816c:	69db      	ldr	r3, [r3, #28]
 800816e:	021b      	lsls	r3, r3, #8
 8008170:	4313      	orrs	r3, r2
 8008172:	693a      	ldr	r2, [r7, #16]
 8008174:	4313      	orrs	r3, r2
 8008176:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8008178:	683b      	ldr	r3, [r7, #0]
 800817a:	691b      	ldr	r3, [r3, #16]
 800817c:	011a      	lsls	r2, r3, #4
 800817e:	683b      	ldr	r3, [r7, #0]
 8008180:	6a1b      	ldr	r3, [r3, #32]
 8008182:	031b      	lsls	r3, r3, #12
 8008184:	4313      	orrs	r3, r2
 8008186:	693a      	ldr	r2, [r7, #16]
 8008188:	4313      	orrs	r3, r2
 800818a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8008192:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800819a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800819c:	683b      	ldr	r3, [r7, #0]
 800819e:	685a      	ldr	r2, [r3, #4]
 80081a0:	683b      	ldr	r3, [r7, #0]
 80081a2:	695b      	ldr	r3, [r3, #20]
 80081a4:	011b      	lsls	r3, r3, #4
 80081a6:	4313      	orrs	r3, r2
 80081a8:	68fa      	ldr	r2, [r7, #12]
 80081aa:	4313      	orrs	r3, r2
 80081ac:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	697a      	ldr	r2, [r7, #20]
 80081b4:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	693a      	ldr	r2, [r7, #16]
 80081bc:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	68fa      	ldr	r2, [r7, #12]
 80081c4:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	2201      	movs	r2, #1
 80081ca:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	2201      	movs	r2, #1
 80081d2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	2201      	movs	r2, #1
 80081da:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	2201      	movs	r2, #1
 80081e2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	2201      	movs	r2, #1
 80081ea:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	2201      	movs	r2, #1
 80081f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80081f6:	2300      	movs	r3, #0
}
 80081f8:	4618      	mov	r0, r3
 80081fa:	3718      	adds	r7, #24
 80081fc:	46bd      	mov	sp, r7
 80081fe:	bd80      	pop	{r7, pc}
 8008200:	fffebff8 	.word	0xfffebff8
 8008204:	fffffcfc 	.word	0xfffffcfc
 8008208:	fffff3f3 	.word	0xfffff3f3
 800820c:	ffff0f0f 	.word	0xffff0f0f

08008210 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008210:	b580      	push	{r7, lr}
 8008212:	b084      	sub	sp, #16
 8008214:	af00      	add	r7, sp, #0
 8008216:	6078      	str	r0, [r7, #4]
 8008218:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008220:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008228:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008230:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008238:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800823a:	683b      	ldr	r3, [r7, #0]
 800823c:	2b00      	cmp	r3, #0
 800823e:	d110      	bne.n	8008262 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008240:	7bfb      	ldrb	r3, [r7, #15]
 8008242:	2b01      	cmp	r3, #1
 8008244:	d102      	bne.n	800824c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8008246:	7b7b      	ldrb	r3, [r7, #13]
 8008248:	2b01      	cmp	r3, #1
 800824a:	d001      	beq.n	8008250 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800824c:	2301      	movs	r3, #1
 800824e:	e069      	b.n	8008324 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	2202      	movs	r2, #2
 8008254:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	2202      	movs	r2, #2
 800825c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008260:	e031      	b.n	80082c6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8008262:	683b      	ldr	r3, [r7, #0]
 8008264:	2b04      	cmp	r3, #4
 8008266:	d110      	bne.n	800828a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008268:	7bbb      	ldrb	r3, [r7, #14]
 800826a:	2b01      	cmp	r3, #1
 800826c:	d102      	bne.n	8008274 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800826e:	7b3b      	ldrb	r3, [r7, #12]
 8008270:	2b01      	cmp	r3, #1
 8008272:	d001      	beq.n	8008278 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8008274:	2301      	movs	r3, #1
 8008276:	e055      	b.n	8008324 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	2202      	movs	r2, #2
 800827c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	2202      	movs	r2, #2
 8008284:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008288:	e01d      	b.n	80082c6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800828a:	7bfb      	ldrb	r3, [r7, #15]
 800828c:	2b01      	cmp	r3, #1
 800828e:	d108      	bne.n	80082a2 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008290:	7bbb      	ldrb	r3, [r7, #14]
 8008292:	2b01      	cmp	r3, #1
 8008294:	d105      	bne.n	80082a2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008296:	7b7b      	ldrb	r3, [r7, #13]
 8008298:	2b01      	cmp	r3, #1
 800829a:	d102      	bne.n	80082a2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800829c:	7b3b      	ldrb	r3, [r7, #12]
 800829e:	2b01      	cmp	r3, #1
 80082a0:	d001      	beq.n	80082a6 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80082a2:	2301      	movs	r3, #1
 80082a4:	e03e      	b.n	8008324 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	2202      	movs	r2, #2
 80082aa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	2202      	movs	r2, #2
 80082b2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	2202      	movs	r2, #2
 80082ba:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	2202      	movs	r2, #2
 80082c2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80082c6:	683b      	ldr	r3, [r7, #0]
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d003      	beq.n	80082d4 <HAL_TIM_Encoder_Start+0xc4>
 80082cc:	683b      	ldr	r3, [r7, #0]
 80082ce:	2b04      	cmp	r3, #4
 80082d0:	d008      	beq.n	80082e4 <HAL_TIM_Encoder_Start+0xd4>
 80082d2:	e00f      	b.n	80082f4 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	2201      	movs	r2, #1
 80082da:	2100      	movs	r1, #0
 80082dc:	4618      	mov	r0, r3
 80082de:	f000 fed7 	bl	8009090 <TIM_CCxChannelCmd>
      break;
 80082e2:	e016      	b.n	8008312 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	2201      	movs	r2, #1
 80082ea:	2104      	movs	r1, #4
 80082ec:	4618      	mov	r0, r3
 80082ee:	f000 fecf 	bl	8009090 <TIM_CCxChannelCmd>
      break;
 80082f2:	e00e      	b.n	8008312 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	2201      	movs	r2, #1
 80082fa:	2100      	movs	r1, #0
 80082fc:	4618      	mov	r0, r3
 80082fe:	f000 fec7 	bl	8009090 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	2201      	movs	r2, #1
 8008308:	2104      	movs	r1, #4
 800830a:	4618      	mov	r0, r3
 800830c:	f000 fec0 	bl	8009090 <TIM_CCxChannelCmd>
      break;
 8008310:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	681a      	ldr	r2, [r3, #0]
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	f042 0201 	orr.w	r2, r2, #1
 8008320:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8008322:	2300      	movs	r3, #0
}
 8008324:	4618      	mov	r0, r3
 8008326:	3710      	adds	r7, #16
 8008328:	46bd      	mov	sp, r7
 800832a:	bd80      	pop	{r7, pc}

0800832c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800832c:	b580      	push	{r7, lr}
 800832e:	b084      	sub	sp, #16
 8008330:	af00      	add	r7, sp, #0
 8008332:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	68db      	ldr	r3, [r3, #12]
 800833a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	691b      	ldr	r3, [r3, #16]
 8008342:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008344:	68bb      	ldr	r3, [r7, #8]
 8008346:	f003 0302 	and.w	r3, r3, #2
 800834a:	2b00      	cmp	r3, #0
 800834c:	d020      	beq.n	8008390 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	f003 0302 	and.w	r3, r3, #2
 8008354:	2b00      	cmp	r3, #0
 8008356:	d01b      	beq.n	8008390 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	f06f 0202 	mvn.w	r2, #2
 8008360:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	2201      	movs	r2, #1
 8008366:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	699b      	ldr	r3, [r3, #24]
 800836e:	f003 0303 	and.w	r3, r3, #3
 8008372:	2b00      	cmp	r3, #0
 8008374:	d003      	beq.n	800837e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008376:	6878      	ldr	r0, [r7, #4]
 8008378:	f000 fad2 	bl	8008920 <HAL_TIM_IC_CaptureCallback>
 800837c:	e005      	b.n	800838a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800837e:	6878      	ldr	r0, [r7, #4]
 8008380:	f000 fac4 	bl	800890c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008384:	6878      	ldr	r0, [r7, #4]
 8008386:	f7f8 fac9 	bl	800091c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	2200      	movs	r2, #0
 800838e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008390:	68bb      	ldr	r3, [r7, #8]
 8008392:	f003 0304 	and.w	r3, r3, #4
 8008396:	2b00      	cmp	r3, #0
 8008398:	d020      	beq.n	80083dc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	f003 0304 	and.w	r3, r3, #4
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d01b      	beq.n	80083dc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	f06f 0204 	mvn.w	r2, #4
 80083ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	2202      	movs	r2, #2
 80083b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	699b      	ldr	r3, [r3, #24]
 80083ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d003      	beq.n	80083ca <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80083c2:	6878      	ldr	r0, [r7, #4]
 80083c4:	f000 faac 	bl	8008920 <HAL_TIM_IC_CaptureCallback>
 80083c8:	e005      	b.n	80083d6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80083ca:	6878      	ldr	r0, [r7, #4]
 80083cc:	f000 fa9e 	bl	800890c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80083d0:	6878      	ldr	r0, [r7, #4]
 80083d2:	f7f8 faa3 	bl	800091c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	2200      	movs	r2, #0
 80083da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80083dc:	68bb      	ldr	r3, [r7, #8]
 80083de:	f003 0308 	and.w	r3, r3, #8
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d020      	beq.n	8008428 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	f003 0308 	and.w	r3, r3, #8
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d01b      	beq.n	8008428 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	f06f 0208 	mvn.w	r2, #8
 80083f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	2204      	movs	r2, #4
 80083fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	69db      	ldr	r3, [r3, #28]
 8008406:	f003 0303 	and.w	r3, r3, #3
 800840a:	2b00      	cmp	r3, #0
 800840c:	d003      	beq.n	8008416 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800840e:	6878      	ldr	r0, [r7, #4]
 8008410:	f000 fa86 	bl	8008920 <HAL_TIM_IC_CaptureCallback>
 8008414:	e005      	b.n	8008422 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008416:	6878      	ldr	r0, [r7, #4]
 8008418:	f000 fa78 	bl	800890c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800841c:	6878      	ldr	r0, [r7, #4]
 800841e:	f7f8 fa7d 	bl	800091c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	2200      	movs	r2, #0
 8008426:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008428:	68bb      	ldr	r3, [r7, #8]
 800842a:	f003 0310 	and.w	r3, r3, #16
 800842e:	2b00      	cmp	r3, #0
 8008430:	d020      	beq.n	8008474 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	f003 0310 	and.w	r3, r3, #16
 8008438:	2b00      	cmp	r3, #0
 800843a:	d01b      	beq.n	8008474 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	f06f 0210 	mvn.w	r2, #16
 8008444:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	2208      	movs	r2, #8
 800844a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	69db      	ldr	r3, [r3, #28]
 8008452:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008456:	2b00      	cmp	r3, #0
 8008458:	d003      	beq.n	8008462 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800845a:	6878      	ldr	r0, [r7, #4]
 800845c:	f000 fa60 	bl	8008920 <HAL_TIM_IC_CaptureCallback>
 8008460:	e005      	b.n	800846e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008462:	6878      	ldr	r0, [r7, #4]
 8008464:	f000 fa52 	bl	800890c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008468:	6878      	ldr	r0, [r7, #4]
 800846a:	f7f8 fa57 	bl	800091c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	2200      	movs	r2, #0
 8008472:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008474:	68bb      	ldr	r3, [r7, #8]
 8008476:	f003 0301 	and.w	r3, r3, #1
 800847a:	2b00      	cmp	r3, #0
 800847c:	d00c      	beq.n	8008498 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	f003 0301 	and.w	r3, r3, #1
 8008484:	2b00      	cmp	r3, #0
 8008486:	d007      	beq.n	8008498 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	f06f 0201 	mvn.w	r2, #1
 8008490:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008492:	6878      	ldr	r0, [r7, #4]
 8008494:	f000 fa30 	bl	80088f8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008498:	68bb      	ldr	r3, [r7, #8]
 800849a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d104      	bne.n	80084ac <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80084a2:	68bb      	ldr	r3, [r7, #8]
 80084a4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d00c      	beq.n	80084c6 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d007      	beq.n	80084c6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80084be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80084c0:	6878      	ldr	r0, [r7, #4]
 80084c2:	f000 ff21 	bl	8009308 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80084c6:	68bb      	ldr	r3, [r7, #8]
 80084c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d00c      	beq.n	80084ea <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d007      	beq.n	80084ea <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80084e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80084e4:	6878      	ldr	r0, [r7, #4]
 80084e6:	f000 ff19 	bl	800931c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80084ea:	68bb      	ldr	r3, [r7, #8]
 80084ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	d00c      	beq.n	800850e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d007      	beq.n	800850e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008506:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008508:	6878      	ldr	r0, [r7, #4]
 800850a:	f000 fa13 	bl	8008934 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800850e:	68bb      	ldr	r3, [r7, #8]
 8008510:	f003 0320 	and.w	r3, r3, #32
 8008514:	2b00      	cmp	r3, #0
 8008516:	d00c      	beq.n	8008532 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	f003 0320 	and.w	r3, r3, #32
 800851e:	2b00      	cmp	r3, #0
 8008520:	d007      	beq.n	8008532 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	f06f 0220 	mvn.w	r2, #32
 800852a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800852c:	6878      	ldr	r0, [r7, #4]
 800852e:	f000 fee1 	bl	80092f4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008532:	bf00      	nop
 8008534:	3710      	adds	r7, #16
 8008536:	46bd      	mov	sp, r7
 8008538:	bd80      	pop	{r7, pc}
	...

0800853c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800853c:	b580      	push	{r7, lr}
 800853e:	b086      	sub	sp, #24
 8008540:	af00      	add	r7, sp, #0
 8008542:	60f8      	str	r0, [r7, #12]
 8008544:	60b9      	str	r1, [r7, #8]
 8008546:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008548:	2300      	movs	r3, #0
 800854a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008552:	2b01      	cmp	r3, #1
 8008554:	d101      	bne.n	800855a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008556:	2302      	movs	r3, #2
 8008558:	e0ff      	b.n	800875a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	2201      	movs	r2, #1
 800855e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	2b14      	cmp	r3, #20
 8008566:	f200 80f0 	bhi.w	800874a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800856a:	a201      	add	r2, pc, #4	@ (adr r2, 8008570 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800856c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008570:	080085c5 	.word	0x080085c5
 8008574:	0800874b 	.word	0x0800874b
 8008578:	0800874b 	.word	0x0800874b
 800857c:	0800874b 	.word	0x0800874b
 8008580:	08008605 	.word	0x08008605
 8008584:	0800874b 	.word	0x0800874b
 8008588:	0800874b 	.word	0x0800874b
 800858c:	0800874b 	.word	0x0800874b
 8008590:	08008647 	.word	0x08008647
 8008594:	0800874b 	.word	0x0800874b
 8008598:	0800874b 	.word	0x0800874b
 800859c:	0800874b 	.word	0x0800874b
 80085a0:	08008687 	.word	0x08008687
 80085a4:	0800874b 	.word	0x0800874b
 80085a8:	0800874b 	.word	0x0800874b
 80085ac:	0800874b 	.word	0x0800874b
 80085b0:	080086c9 	.word	0x080086c9
 80085b4:	0800874b 	.word	0x0800874b
 80085b8:	0800874b 	.word	0x0800874b
 80085bc:	0800874b 	.word	0x0800874b
 80085c0:	08008709 	.word	0x08008709
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	68b9      	ldr	r1, [r7, #8]
 80085ca:	4618      	mov	r0, r3
 80085cc:	f000 fa68 	bl	8008aa0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	699a      	ldr	r2, [r3, #24]
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	f042 0208 	orr.w	r2, r2, #8
 80085de:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	699a      	ldr	r2, [r3, #24]
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	f022 0204 	bic.w	r2, r2, #4
 80085ee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	6999      	ldr	r1, [r3, #24]
 80085f6:	68bb      	ldr	r3, [r7, #8]
 80085f8:	691a      	ldr	r2, [r3, #16]
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	430a      	orrs	r2, r1
 8008600:	619a      	str	r2, [r3, #24]
      break;
 8008602:	e0a5      	b.n	8008750 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	68b9      	ldr	r1, [r7, #8]
 800860a:	4618      	mov	r0, r3
 800860c:	f000 faba 	bl	8008b84 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	699a      	ldr	r2, [r3, #24]
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800861e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	699a      	ldr	r2, [r3, #24]
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800862e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	6999      	ldr	r1, [r3, #24]
 8008636:	68bb      	ldr	r3, [r7, #8]
 8008638:	691b      	ldr	r3, [r3, #16]
 800863a:	021a      	lsls	r2, r3, #8
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	430a      	orrs	r2, r1
 8008642:	619a      	str	r2, [r3, #24]
      break;
 8008644:	e084      	b.n	8008750 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	68b9      	ldr	r1, [r7, #8]
 800864c:	4618      	mov	r0, r3
 800864e:	f000 fb11 	bl	8008c74 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	69da      	ldr	r2, [r3, #28]
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	f042 0208 	orr.w	r2, r2, #8
 8008660:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	69da      	ldr	r2, [r3, #28]
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	f022 0204 	bic.w	r2, r2, #4
 8008670:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	69d9      	ldr	r1, [r3, #28]
 8008678:	68bb      	ldr	r3, [r7, #8]
 800867a:	691a      	ldr	r2, [r3, #16]
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	430a      	orrs	r2, r1
 8008682:	61da      	str	r2, [r3, #28]
      break;
 8008684:	e064      	b.n	8008750 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	68b9      	ldr	r1, [r7, #8]
 800868c:	4618      	mov	r0, r3
 800868e:	f000 fb67 	bl	8008d60 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	69da      	ldr	r2, [r3, #28]
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80086a0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	69da      	ldr	r2, [r3, #28]
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80086b0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	69d9      	ldr	r1, [r3, #28]
 80086b8:	68bb      	ldr	r3, [r7, #8]
 80086ba:	691b      	ldr	r3, [r3, #16]
 80086bc:	021a      	lsls	r2, r3, #8
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	430a      	orrs	r2, r1
 80086c4:	61da      	str	r2, [r3, #28]
      break;
 80086c6:	e043      	b.n	8008750 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	68b9      	ldr	r1, [r7, #8]
 80086ce:	4618      	mov	r0, r3
 80086d0:	f000 fb9e 	bl	8008e10 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	f042 0208 	orr.w	r2, r2, #8
 80086e2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	f022 0204 	bic.w	r2, r2, #4
 80086f2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80086fa:	68bb      	ldr	r3, [r7, #8]
 80086fc:	691a      	ldr	r2, [r3, #16]
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	430a      	orrs	r2, r1
 8008704:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8008706:	e023      	b.n	8008750 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	68b9      	ldr	r1, [r7, #8]
 800870e:	4618      	mov	r0, r3
 8008710:	f000 fbd0 	bl	8008eb4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008722:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008732:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800873a:	68bb      	ldr	r3, [r7, #8]
 800873c:	691b      	ldr	r3, [r3, #16]
 800873e:	021a      	lsls	r2, r3, #8
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	430a      	orrs	r2, r1
 8008746:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8008748:	e002      	b.n	8008750 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800874a:	2301      	movs	r3, #1
 800874c:	75fb      	strb	r3, [r7, #23]
      break;
 800874e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	2200      	movs	r2, #0
 8008754:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008758:	7dfb      	ldrb	r3, [r7, #23]
}
 800875a:	4618      	mov	r0, r3
 800875c:	3718      	adds	r7, #24
 800875e:	46bd      	mov	sp, r7
 8008760:	bd80      	pop	{r7, pc}
 8008762:	bf00      	nop

08008764 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008764:	b580      	push	{r7, lr}
 8008766:	b084      	sub	sp, #16
 8008768:	af00      	add	r7, sp, #0
 800876a:	6078      	str	r0, [r7, #4]
 800876c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800876e:	2300      	movs	r3, #0
 8008770:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008778:	2b01      	cmp	r3, #1
 800877a:	d101      	bne.n	8008780 <HAL_TIM_ConfigClockSource+0x1c>
 800877c:	2302      	movs	r3, #2
 800877e:	e0b4      	b.n	80088ea <HAL_TIM_ConfigClockSource+0x186>
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	2201      	movs	r2, #1
 8008784:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	2202      	movs	r2, #2
 800878c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	689b      	ldr	r3, [r3, #8]
 8008796:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008798:	68ba      	ldr	r2, [r7, #8]
 800879a:	4b56      	ldr	r3, [pc, #344]	@ (80088f4 <HAL_TIM_ConfigClockSource+0x190>)
 800879c:	4013      	ands	r3, r2
 800879e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80087a0:	68bb      	ldr	r3, [r7, #8]
 80087a2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80087a6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	68ba      	ldr	r2, [r7, #8]
 80087ae:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80087b0:	683b      	ldr	r3, [r7, #0]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80087b8:	d03e      	beq.n	8008838 <HAL_TIM_ConfigClockSource+0xd4>
 80087ba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80087be:	f200 8087 	bhi.w	80088d0 <HAL_TIM_ConfigClockSource+0x16c>
 80087c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80087c6:	f000 8086 	beq.w	80088d6 <HAL_TIM_ConfigClockSource+0x172>
 80087ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80087ce:	d87f      	bhi.n	80088d0 <HAL_TIM_ConfigClockSource+0x16c>
 80087d0:	2b70      	cmp	r3, #112	@ 0x70
 80087d2:	d01a      	beq.n	800880a <HAL_TIM_ConfigClockSource+0xa6>
 80087d4:	2b70      	cmp	r3, #112	@ 0x70
 80087d6:	d87b      	bhi.n	80088d0 <HAL_TIM_ConfigClockSource+0x16c>
 80087d8:	2b60      	cmp	r3, #96	@ 0x60
 80087da:	d050      	beq.n	800887e <HAL_TIM_ConfigClockSource+0x11a>
 80087dc:	2b60      	cmp	r3, #96	@ 0x60
 80087de:	d877      	bhi.n	80088d0 <HAL_TIM_ConfigClockSource+0x16c>
 80087e0:	2b50      	cmp	r3, #80	@ 0x50
 80087e2:	d03c      	beq.n	800885e <HAL_TIM_ConfigClockSource+0xfa>
 80087e4:	2b50      	cmp	r3, #80	@ 0x50
 80087e6:	d873      	bhi.n	80088d0 <HAL_TIM_ConfigClockSource+0x16c>
 80087e8:	2b40      	cmp	r3, #64	@ 0x40
 80087ea:	d058      	beq.n	800889e <HAL_TIM_ConfigClockSource+0x13a>
 80087ec:	2b40      	cmp	r3, #64	@ 0x40
 80087ee:	d86f      	bhi.n	80088d0 <HAL_TIM_ConfigClockSource+0x16c>
 80087f0:	2b30      	cmp	r3, #48	@ 0x30
 80087f2:	d064      	beq.n	80088be <HAL_TIM_ConfigClockSource+0x15a>
 80087f4:	2b30      	cmp	r3, #48	@ 0x30
 80087f6:	d86b      	bhi.n	80088d0 <HAL_TIM_ConfigClockSource+0x16c>
 80087f8:	2b20      	cmp	r3, #32
 80087fa:	d060      	beq.n	80088be <HAL_TIM_ConfigClockSource+0x15a>
 80087fc:	2b20      	cmp	r3, #32
 80087fe:	d867      	bhi.n	80088d0 <HAL_TIM_ConfigClockSource+0x16c>
 8008800:	2b00      	cmp	r3, #0
 8008802:	d05c      	beq.n	80088be <HAL_TIM_ConfigClockSource+0x15a>
 8008804:	2b10      	cmp	r3, #16
 8008806:	d05a      	beq.n	80088be <HAL_TIM_ConfigClockSource+0x15a>
 8008808:	e062      	b.n	80088d0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800880e:	683b      	ldr	r3, [r7, #0]
 8008810:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008812:	683b      	ldr	r3, [r7, #0]
 8008814:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008816:	683b      	ldr	r3, [r7, #0]
 8008818:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800881a:	f000 fc19 	bl	8009050 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	689b      	ldr	r3, [r3, #8]
 8008824:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008826:	68bb      	ldr	r3, [r7, #8]
 8008828:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800882c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	68ba      	ldr	r2, [r7, #8]
 8008834:	609a      	str	r2, [r3, #8]
      break;
 8008836:	e04f      	b.n	80088d8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800883c:	683b      	ldr	r3, [r7, #0]
 800883e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008840:	683b      	ldr	r3, [r7, #0]
 8008842:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008844:	683b      	ldr	r3, [r7, #0]
 8008846:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008848:	f000 fc02 	bl	8009050 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	689a      	ldr	r2, [r3, #8]
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800885a:	609a      	str	r2, [r3, #8]
      break;
 800885c:	e03c      	b.n	80088d8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008862:	683b      	ldr	r3, [r7, #0]
 8008864:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008866:	683b      	ldr	r3, [r7, #0]
 8008868:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800886a:	461a      	mov	r2, r3
 800886c:	f000 fb76 	bl	8008f5c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	2150      	movs	r1, #80	@ 0x50
 8008876:	4618      	mov	r0, r3
 8008878:	f000 fbcf 	bl	800901a <TIM_ITRx_SetConfig>
      break;
 800887c:	e02c      	b.n	80088d8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008882:	683b      	ldr	r3, [r7, #0]
 8008884:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008886:	683b      	ldr	r3, [r7, #0]
 8008888:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800888a:	461a      	mov	r2, r3
 800888c:	f000 fb95 	bl	8008fba <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	2160      	movs	r1, #96	@ 0x60
 8008896:	4618      	mov	r0, r3
 8008898:	f000 fbbf 	bl	800901a <TIM_ITRx_SetConfig>
      break;
 800889c:	e01c      	b.n	80088d8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80088a2:	683b      	ldr	r3, [r7, #0]
 80088a4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80088a6:	683b      	ldr	r3, [r7, #0]
 80088a8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80088aa:	461a      	mov	r2, r3
 80088ac:	f000 fb56 	bl	8008f5c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	2140      	movs	r1, #64	@ 0x40
 80088b6:	4618      	mov	r0, r3
 80088b8:	f000 fbaf 	bl	800901a <TIM_ITRx_SetConfig>
      break;
 80088bc:	e00c      	b.n	80088d8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	681a      	ldr	r2, [r3, #0]
 80088c2:	683b      	ldr	r3, [r7, #0]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	4619      	mov	r1, r3
 80088c8:	4610      	mov	r0, r2
 80088ca:	f000 fba6 	bl	800901a <TIM_ITRx_SetConfig>
      break;
 80088ce:	e003      	b.n	80088d8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80088d0:	2301      	movs	r3, #1
 80088d2:	73fb      	strb	r3, [r7, #15]
      break;
 80088d4:	e000      	b.n	80088d8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80088d6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	2201      	movs	r2, #1
 80088dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	2200      	movs	r2, #0
 80088e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80088e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80088ea:	4618      	mov	r0, r3
 80088ec:	3710      	adds	r7, #16
 80088ee:	46bd      	mov	sp, r7
 80088f0:	bd80      	pop	{r7, pc}
 80088f2:	bf00      	nop
 80088f4:	fffeff88 	.word	0xfffeff88

080088f8 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80088f8:	b480      	push	{r7}
 80088fa:	b083      	sub	sp, #12
 80088fc:	af00      	add	r7, sp, #0
 80088fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8008900:	bf00      	nop
 8008902:	370c      	adds	r7, #12
 8008904:	46bd      	mov	sp, r7
 8008906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800890a:	4770      	bx	lr

0800890c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800890c:	b480      	push	{r7}
 800890e:	b083      	sub	sp, #12
 8008910:	af00      	add	r7, sp, #0
 8008912:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008914:	bf00      	nop
 8008916:	370c      	adds	r7, #12
 8008918:	46bd      	mov	sp, r7
 800891a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800891e:	4770      	bx	lr

08008920 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008920:	b480      	push	{r7}
 8008922:	b083      	sub	sp, #12
 8008924:	af00      	add	r7, sp, #0
 8008926:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008928:	bf00      	nop
 800892a:	370c      	adds	r7, #12
 800892c:	46bd      	mov	sp, r7
 800892e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008932:	4770      	bx	lr

08008934 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008934:	b480      	push	{r7}
 8008936:	b083      	sub	sp, #12
 8008938:	af00      	add	r7, sp, #0
 800893a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800893c:	bf00      	nop
 800893e:	370c      	adds	r7, #12
 8008940:	46bd      	mov	sp, r7
 8008942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008946:	4770      	bx	lr

08008948 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008948:	b480      	push	{r7}
 800894a:	b085      	sub	sp, #20
 800894c:	af00      	add	r7, sp, #0
 800894e:	6078      	str	r0, [r7, #4]
 8008950:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	4a46      	ldr	r2, [pc, #280]	@ (8008a74 <TIM_Base_SetConfig+0x12c>)
 800895c:	4293      	cmp	r3, r2
 800895e:	d013      	beq.n	8008988 <TIM_Base_SetConfig+0x40>
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008966:	d00f      	beq.n	8008988 <TIM_Base_SetConfig+0x40>
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	4a43      	ldr	r2, [pc, #268]	@ (8008a78 <TIM_Base_SetConfig+0x130>)
 800896c:	4293      	cmp	r3, r2
 800896e:	d00b      	beq.n	8008988 <TIM_Base_SetConfig+0x40>
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	4a42      	ldr	r2, [pc, #264]	@ (8008a7c <TIM_Base_SetConfig+0x134>)
 8008974:	4293      	cmp	r3, r2
 8008976:	d007      	beq.n	8008988 <TIM_Base_SetConfig+0x40>
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	4a41      	ldr	r2, [pc, #260]	@ (8008a80 <TIM_Base_SetConfig+0x138>)
 800897c:	4293      	cmp	r3, r2
 800897e:	d003      	beq.n	8008988 <TIM_Base_SetConfig+0x40>
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	4a40      	ldr	r2, [pc, #256]	@ (8008a84 <TIM_Base_SetConfig+0x13c>)
 8008984:	4293      	cmp	r3, r2
 8008986:	d108      	bne.n	800899a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800898e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008990:	683b      	ldr	r3, [r7, #0]
 8008992:	685b      	ldr	r3, [r3, #4]
 8008994:	68fa      	ldr	r2, [r7, #12]
 8008996:	4313      	orrs	r3, r2
 8008998:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	4a35      	ldr	r2, [pc, #212]	@ (8008a74 <TIM_Base_SetConfig+0x12c>)
 800899e:	4293      	cmp	r3, r2
 80089a0:	d02b      	beq.n	80089fa <TIM_Base_SetConfig+0xb2>
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80089a8:	d027      	beq.n	80089fa <TIM_Base_SetConfig+0xb2>
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	4a32      	ldr	r2, [pc, #200]	@ (8008a78 <TIM_Base_SetConfig+0x130>)
 80089ae:	4293      	cmp	r3, r2
 80089b0:	d023      	beq.n	80089fa <TIM_Base_SetConfig+0xb2>
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	4a31      	ldr	r2, [pc, #196]	@ (8008a7c <TIM_Base_SetConfig+0x134>)
 80089b6:	4293      	cmp	r3, r2
 80089b8:	d01f      	beq.n	80089fa <TIM_Base_SetConfig+0xb2>
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	4a30      	ldr	r2, [pc, #192]	@ (8008a80 <TIM_Base_SetConfig+0x138>)
 80089be:	4293      	cmp	r3, r2
 80089c0:	d01b      	beq.n	80089fa <TIM_Base_SetConfig+0xb2>
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	4a2f      	ldr	r2, [pc, #188]	@ (8008a84 <TIM_Base_SetConfig+0x13c>)
 80089c6:	4293      	cmp	r3, r2
 80089c8:	d017      	beq.n	80089fa <TIM_Base_SetConfig+0xb2>
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	4a2e      	ldr	r2, [pc, #184]	@ (8008a88 <TIM_Base_SetConfig+0x140>)
 80089ce:	4293      	cmp	r3, r2
 80089d0:	d013      	beq.n	80089fa <TIM_Base_SetConfig+0xb2>
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	4a2d      	ldr	r2, [pc, #180]	@ (8008a8c <TIM_Base_SetConfig+0x144>)
 80089d6:	4293      	cmp	r3, r2
 80089d8:	d00f      	beq.n	80089fa <TIM_Base_SetConfig+0xb2>
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	4a2c      	ldr	r2, [pc, #176]	@ (8008a90 <TIM_Base_SetConfig+0x148>)
 80089de:	4293      	cmp	r3, r2
 80089e0:	d00b      	beq.n	80089fa <TIM_Base_SetConfig+0xb2>
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	4a2b      	ldr	r2, [pc, #172]	@ (8008a94 <TIM_Base_SetConfig+0x14c>)
 80089e6:	4293      	cmp	r3, r2
 80089e8:	d007      	beq.n	80089fa <TIM_Base_SetConfig+0xb2>
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	4a2a      	ldr	r2, [pc, #168]	@ (8008a98 <TIM_Base_SetConfig+0x150>)
 80089ee:	4293      	cmp	r3, r2
 80089f0:	d003      	beq.n	80089fa <TIM_Base_SetConfig+0xb2>
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	4a29      	ldr	r2, [pc, #164]	@ (8008a9c <TIM_Base_SetConfig+0x154>)
 80089f6:	4293      	cmp	r3, r2
 80089f8:	d108      	bne.n	8008a0c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008a00:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008a02:	683b      	ldr	r3, [r7, #0]
 8008a04:	68db      	ldr	r3, [r3, #12]
 8008a06:	68fa      	ldr	r2, [r7, #12]
 8008a08:	4313      	orrs	r3, r2
 8008a0a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008a12:	683b      	ldr	r3, [r7, #0]
 8008a14:	695b      	ldr	r3, [r3, #20]
 8008a16:	4313      	orrs	r3, r2
 8008a18:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	68fa      	ldr	r2, [r7, #12]
 8008a1e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008a20:	683b      	ldr	r3, [r7, #0]
 8008a22:	689a      	ldr	r2, [r3, #8]
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008a28:	683b      	ldr	r3, [r7, #0]
 8008a2a:	681a      	ldr	r2, [r3, #0]
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	4a10      	ldr	r2, [pc, #64]	@ (8008a74 <TIM_Base_SetConfig+0x12c>)
 8008a34:	4293      	cmp	r3, r2
 8008a36:	d003      	beq.n	8008a40 <TIM_Base_SetConfig+0xf8>
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	4a12      	ldr	r2, [pc, #72]	@ (8008a84 <TIM_Base_SetConfig+0x13c>)
 8008a3c:	4293      	cmp	r3, r2
 8008a3e:	d103      	bne.n	8008a48 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008a40:	683b      	ldr	r3, [r7, #0]
 8008a42:	691a      	ldr	r2, [r3, #16]
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	2201      	movs	r2, #1
 8008a4c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	691b      	ldr	r3, [r3, #16]
 8008a52:	f003 0301 	and.w	r3, r3, #1
 8008a56:	2b01      	cmp	r3, #1
 8008a58:	d105      	bne.n	8008a66 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	691b      	ldr	r3, [r3, #16]
 8008a5e:	f023 0201 	bic.w	r2, r3, #1
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	611a      	str	r2, [r3, #16]
  }
}
 8008a66:	bf00      	nop
 8008a68:	3714      	adds	r7, #20
 8008a6a:	46bd      	mov	sp, r7
 8008a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a70:	4770      	bx	lr
 8008a72:	bf00      	nop
 8008a74:	40010000 	.word	0x40010000
 8008a78:	40000400 	.word	0x40000400
 8008a7c:	40000800 	.word	0x40000800
 8008a80:	40000c00 	.word	0x40000c00
 8008a84:	40010400 	.word	0x40010400
 8008a88:	40014000 	.word	0x40014000
 8008a8c:	40014400 	.word	0x40014400
 8008a90:	40014800 	.word	0x40014800
 8008a94:	40001800 	.word	0x40001800
 8008a98:	40001c00 	.word	0x40001c00
 8008a9c:	40002000 	.word	0x40002000

08008aa0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008aa0:	b480      	push	{r7}
 8008aa2:	b087      	sub	sp, #28
 8008aa4:	af00      	add	r7, sp, #0
 8008aa6:	6078      	str	r0, [r7, #4]
 8008aa8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	6a1b      	ldr	r3, [r3, #32]
 8008aae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	6a1b      	ldr	r3, [r3, #32]
 8008ab4:	f023 0201 	bic.w	r2, r3, #1
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	685b      	ldr	r3, [r3, #4]
 8008ac0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	699b      	ldr	r3, [r3, #24]
 8008ac6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008ac8:	68fa      	ldr	r2, [r7, #12]
 8008aca:	4b2b      	ldr	r3, [pc, #172]	@ (8008b78 <TIM_OC1_SetConfig+0xd8>)
 8008acc:	4013      	ands	r3, r2
 8008ace:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	f023 0303 	bic.w	r3, r3, #3
 8008ad6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008ad8:	683b      	ldr	r3, [r7, #0]
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	68fa      	ldr	r2, [r7, #12]
 8008ade:	4313      	orrs	r3, r2
 8008ae0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008ae2:	697b      	ldr	r3, [r7, #20]
 8008ae4:	f023 0302 	bic.w	r3, r3, #2
 8008ae8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008aea:	683b      	ldr	r3, [r7, #0]
 8008aec:	689b      	ldr	r3, [r3, #8]
 8008aee:	697a      	ldr	r2, [r7, #20]
 8008af0:	4313      	orrs	r3, r2
 8008af2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	4a21      	ldr	r2, [pc, #132]	@ (8008b7c <TIM_OC1_SetConfig+0xdc>)
 8008af8:	4293      	cmp	r3, r2
 8008afa:	d003      	beq.n	8008b04 <TIM_OC1_SetConfig+0x64>
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	4a20      	ldr	r2, [pc, #128]	@ (8008b80 <TIM_OC1_SetConfig+0xe0>)
 8008b00:	4293      	cmp	r3, r2
 8008b02:	d10c      	bne.n	8008b1e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008b04:	697b      	ldr	r3, [r7, #20]
 8008b06:	f023 0308 	bic.w	r3, r3, #8
 8008b0a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008b0c:	683b      	ldr	r3, [r7, #0]
 8008b0e:	68db      	ldr	r3, [r3, #12]
 8008b10:	697a      	ldr	r2, [r7, #20]
 8008b12:	4313      	orrs	r3, r2
 8008b14:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008b16:	697b      	ldr	r3, [r7, #20]
 8008b18:	f023 0304 	bic.w	r3, r3, #4
 8008b1c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	4a16      	ldr	r2, [pc, #88]	@ (8008b7c <TIM_OC1_SetConfig+0xdc>)
 8008b22:	4293      	cmp	r3, r2
 8008b24:	d003      	beq.n	8008b2e <TIM_OC1_SetConfig+0x8e>
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	4a15      	ldr	r2, [pc, #84]	@ (8008b80 <TIM_OC1_SetConfig+0xe0>)
 8008b2a:	4293      	cmp	r3, r2
 8008b2c:	d111      	bne.n	8008b52 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008b2e:	693b      	ldr	r3, [r7, #16]
 8008b30:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008b34:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008b36:	693b      	ldr	r3, [r7, #16]
 8008b38:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008b3c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008b3e:	683b      	ldr	r3, [r7, #0]
 8008b40:	695b      	ldr	r3, [r3, #20]
 8008b42:	693a      	ldr	r2, [r7, #16]
 8008b44:	4313      	orrs	r3, r2
 8008b46:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008b48:	683b      	ldr	r3, [r7, #0]
 8008b4a:	699b      	ldr	r3, [r3, #24]
 8008b4c:	693a      	ldr	r2, [r7, #16]
 8008b4e:	4313      	orrs	r3, r2
 8008b50:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	693a      	ldr	r2, [r7, #16]
 8008b56:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	68fa      	ldr	r2, [r7, #12]
 8008b5c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008b5e:	683b      	ldr	r3, [r7, #0]
 8008b60:	685a      	ldr	r2, [r3, #4]
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	697a      	ldr	r2, [r7, #20]
 8008b6a:	621a      	str	r2, [r3, #32]
}
 8008b6c:	bf00      	nop
 8008b6e:	371c      	adds	r7, #28
 8008b70:	46bd      	mov	sp, r7
 8008b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b76:	4770      	bx	lr
 8008b78:	fffeff8f 	.word	0xfffeff8f
 8008b7c:	40010000 	.word	0x40010000
 8008b80:	40010400 	.word	0x40010400

08008b84 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008b84:	b480      	push	{r7}
 8008b86:	b087      	sub	sp, #28
 8008b88:	af00      	add	r7, sp, #0
 8008b8a:	6078      	str	r0, [r7, #4]
 8008b8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	6a1b      	ldr	r3, [r3, #32]
 8008b92:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	6a1b      	ldr	r3, [r3, #32]
 8008b98:	f023 0210 	bic.w	r2, r3, #16
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	685b      	ldr	r3, [r3, #4]
 8008ba4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	699b      	ldr	r3, [r3, #24]
 8008baa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008bac:	68fa      	ldr	r2, [r7, #12]
 8008bae:	4b2e      	ldr	r3, [pc, #184]	@ (8008c68 <TIM_OC2_SetConfig+0xe4>)
 8008bb0:	4013      	ands	r3, r2
 8008bb2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008bba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008bbc:	683b      	ldr	r3, [r7, #0]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	021b      	lsls	r3, r3, #8
 8008bc2:	68fa      	ldr	r2, [r7, #12]
 8008bc4:	4313      	orrs	r3, r2
 8008bc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008bc8:	697b      	ldr	r3, [r7, #20]
 8008bca:	f023 0320 	bic.w	r3, r3, #32
 8008bce:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008bd0:	683b      	ldr	r3, [r7, #0]
 8008bd2:	689b      	ldr	r3, [r3, #8]
 8008bd4:	011b      	lsls	r3, r3, #4
 8008bd6:	697a      	ldr	r2, [r7, #20]
 8008bd8:	4313      	orrs	r3, r2
 8008bda:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	4a23      	ldr	r2, [pc, #140]	@ (8008c6c <TIM_OC2_SetConfig+0xe8>)
 8008be0:	4293      	cmp	r3, r2
 8008be2:	d003      	beq.n	8008bec <TIM_OC2_SetConfig+0x68>
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	4a22      	ldr	r2, [pc, #136]	@ (8008c70 <TIM_OC2_SetConfig+0xec>)
 8008be8:	4293      	cmp	r3, r2
 8008bea:	d10d      	bne.n	8008c08 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008bec:	697b      	ldr	r3, [r7, #20]
 8008bee:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008bf2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008bf4:	683b      	ldr	r3, [r7, #0]
 8008bf6:	68db      	ldr	r3, [r3, #12]
 8008bf8:	011b      	lsls	r3, r3, #4
 8008bfa:	697a      	ldr	r2, [r7, #20]
 8008bfc:	4313      	orrs	r3, r2
 8008bfe:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008c00:	697b      	ldr	r3, [r7, #20]
 8008c02:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008c06:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	4a18      	ldr	r2, [pc, #96]	@ (8008c6c <TIM_OC2_SetConfig+0xe8>)
 8008c0c:	4293      	cmp	r3, r2
 8008c0e:	d003      	beq.n	8008c18 <TIM_OC2_SetConfig+0x94>
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	4a17      	ldr	r2, [pc, #92]	@ (8008c70 <TIM_OC2_SetConfig+0xec>)
 8008c14:	4293      	cmp	r3, r2
 8008c16:	d113      	bne.n	8008c40 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008c18:	693b      	ldr	r3, [r7, #16]
 8008c1a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008c1e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008c20:	693b      	ldr	r3, [r7, #16]
 8008c22:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008c26:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008c28:	683b      	ldr	r3, [r7, #0]
 8008c2a:	695b      	ldr	r3, [r3, #20]
 8008c2c:	009b      	lsls	r3, r3, #2
 8008c2e:	693a      	ldr	r2, [r7, #16]
 8008c30:	4313      	orrs	r3, r2
 8008c32:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008c34:	683b      	ldr	r3, [r7, #0]
 8008c36:	699b      	ldr	r3, [r3, #24]
 8008c38:	009b      	lsls	r3, r3, #2
 8008c3a:	693a      	ldr	r2, [r7, #16]
 8008c3c:	4313      	orrs	r3, r2
 8008c3e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	693a      	ldr	r2, [r7, #16]
 8008c44:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	68fa      	ldr	r2, [r7, #12]
 8008c4a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008c4c:	683b      	ldr	r3, [r7, #0]
 8008c4e:	685a      	ldr	r2, [r3, #4]
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	697a      	ldr	r2, [r7, #20]
 8008c58:	621a      	str	r2, [r3, #32]
}
 8008c5a:	bf00      	nop
 8008c5c:	371c      	adds	r7, #28
 8008c5e:	46bd      	mov	sp, r7
 8008c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c64:	4770      	bx	lr
 8008c66:	bf00      	nop
 8008c68:	feff8fff 	.word	0xfeff8fff
 8008c6c:	40010000 	.word	0x40010000
 8008c70:	40010400 	.word	0x40010400

08008c74 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008c74:	b480      	push	{r7}
 8008c76:	b087      	sub	sp, #28
 8008c78:	af00      	add	r7, sp, #0
 8008c7a:	6078      	str	r0, [r7, #4]
 8008c7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	6a1b      	ldr	r3, [r3, #32]
 8008c82:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	6a1b      	ldr	r3, [r3, #32]
 8008c88:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	685b      	ldr	r3, [r3, #4]
 8008c94:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	69db      	ldr	r3, [r3, #28]
 8008c9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008c9c:	68fa      	ldr	r2, [r7, #12]
 8008c9e:	4b2d      	ldr	r3, [pc, #180]	@ (8008d54 <TIM_OC3_SetConfig+0xe0>)
 8008ca0:	4013      	ands	r3, r2
 8008ca2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	f023 0303 	bic.w	r3, r3, #3
 8008caa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008cac:	683b      	ldr	r3, [r7, #0]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	68fa      	ldr	r2, [r7, #12]
 8008cb2:	4313      	orrs	r3, r2
 8008cb4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008cb6:	697b      	ldr	r3, [r7, #20]
 8008cb8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008cbc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008cbe:	683b      	ldr	r3, [r7, #0]
 8008cc0:	689b      	ldr	r3, [r3, #8]
 8008cc2:	021b      	lsls	r3, r3, #8
 8008cc4:	697a      	ldr	r2, [r7, #20]
 8008cc6:	4313      	orrs	r3, r2
 8008cc8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	4a22      	ldr	r2, [pc, #136]	@ (8008d58 <TIM_OC3_SetConfig+0xe4>)
 8008cce:	4293      	cmp	r3, r2
 8008cd0:	d003      	beq.n	8008cda <TIM_OC3_SetConfig+0x66>
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	4a21      	ldr	r2, [pc, #132]	@ (8008d5c <TIM_OC3_SetConfig+0xe8>)
 8008cd6:	4293      	cmp	r3, r2
 8008cd8:	d10d      	bne.n	8008cf6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008cda:	697b      	ldr	r3, [r7, #20]
 8008cdc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008ce0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008ce2:	683b      	ldr	r3, [r7, #0]
 8008ce4:	68db      	ldr	r3, [r3, #12]
 8008ce6:	021b      	lsls	r3, r3, #8
 8008ce8:	697a      	ldr	r2, [r7, #20]
 8008cea:	4313      	orrs	r3, r2
 8008cec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008cee:	697b      	ldr	r3, [r7, #20]
 8008cf0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008cf4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	4a17      	ldr	r2, [pc, #92]	@ (8008d58 <TIM_OC3_SetConfig+0xe4>)
 8008cfa:	4293      	cmp	r3, r2
 8008cfc:	d003      	beq.n	8008d06 <TIM_OC3_SetConfig+0x92>
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	4a16      	ldr	r2, [pc, #88]	@ (8008d5c <TIM_OC3_SetConfig+0xe8>)
 8008d02:	4293      	cmp	r3, r2
 8008d04:	d113      	bne.n	8008d2e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008d06:	693b      	ldr	r3, [r7, #16]
 8008d08:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008d0c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008d0e:	693b      	ldr	r3, [r7, #16]
 8008d10:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008d14:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008d16:	683b      	ldr	r3, [r7, #0]
 8008d18:	695b      	ldr	r3, [r3, #20]
 8008d1a:	011b      	lsls	r3, r3, #4
 8008d1c:	693a      	ldr	r2, [r7, #16]
 8008d1e:	4313      	orrs	r3, r2
 8008d20:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008d22:	683b      	ldr	r3, [r7, #0]
 8008d24:	699b      	ldr	r3, [r3, #24]
 8008d26:	011b      	lsls	r3, r3, #4
 8008d28:	693a      	ldr	r2, [r7, #16]
 8008d2a:	4313      	orrs	r3, r2
 8008d2c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	693a      	ldr	r2, [r7, #16]
 8008d32:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	68fa      	ldr	r2, [r7, #12]
 8008d38:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008d3a:	683b      	ldr	r3, [r7, #0]
 8008d3c:	685a      	ldr	r2, [r3, #4]
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	697a      	ldr	r2, [r7, #20]
 8008d46:	621a      	str	r2, [r3, #32]
}
 8008d48:	bf00      	nop
 8008d4a:	371c      	adds	r7, #28
 8008d4c:	46bd      	mov	sp, r7
 8008d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d52:	4770      	bx	lr
 8008d54:	fffeff8f 	.word	0xfffeff8f
 8008d58:	40010000 	.word	0x40010000
 8008d5c:	40010400 	.word	0x40010400

08008d60 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008d60:	b480      	push	{r7}
 8008d62:	b087      	sub	sp, #28
 8008d64:	af00      	add	r7, sp, #0
 8008d66:	6078      	str	r0, [r7, #4]
 8008d68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	6a1b      	ldr	r3, [r3, #32]
 8008d6e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	6a1b      	ldr	r3, [r3, #32]
 8008d74:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	685b      	ldr	r3, [r3, #4]
 8008d80:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	69db      	ldr	r3, [r3, #28]
 8008d86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008d88:	68fa      	ldr	r2, [r7, #12]
 8008d8a:	4b1e      	ldr	r3, [pc, #120]	@ (8008e04 <TIM_OC4_SetConfig+0xa4>)
 8008d8c:	4013      	ands	r3, r2
 8008d8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008d96:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008d98:	683b      	ldr	r3, [r7, #0]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	021b      	lsls	r3, r3, #8
 8008d9e:	68fa      	ldr	r2, [r7, #12]
 8008da0:	4313      	orrs	r3, r2
 8008da2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008da4:	693b      	ldr	r3, [r7, #16]
 8008da6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008daa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008dac:	683b      	ldr	r3, [r7, #0]
 8008dae:	689b      	ldr	r3, [r3, #8]
 8008db0:	031b      	lsls	r3, r3, #12
 8008db2:	693a      	ldr	r2, [r7, #16]
 8008db4:	4313      	orrs	r3, r2
 8008db6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	4a13      	ldr	r2, [pc, #76]	@ (8008e08 <TIM_OC4_SetConfig+0xa8>)
 8008dbc:	4293      	cmp	r3, r2
 8008dbe:	d003      	beq.n	8008dc8 <TIM_OC4_SetConfig+0x68>
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	4a12      	ldr	r2, [pc, #72]	@ (8008e0c <TIM_OC4_SetConfig+0xac>)
 8008dc4:	4293      	cmp	r3, r2
 8008dc6:	d109      	bne.n	8008ddc <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008dc8:	697b      	ldr	r3, [r7, #20]
 8008dca:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008dce:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008dd0:	683b      	ldr	r3, [r7, #0]
 8008dd2:	695b      	ldr	r3, [r3, #20]
 8008dd4:	019b      	lsls	r3, r3, #6
 8008dd6:	697a      	ldr	r2, [r7, #20]
 8008dd8:	4313      	orrs	r3, r2
 8008dda:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	697a      	ldr	r2, [r7, #20]
 8008de0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	68fa      	ldr	r2, [r7, #12]
 8008de6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008de8:	683b      	ldr	r3, [r7, #0]
 8008dea:	685a      	ldr	r2, [r3, #4]
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	693a      	ldr	r2, [r7, #16]
 8008df4:	621a      	str	r2, [r3, #32]
}
 8008df6:	bf00      	nop
 8008df8:	371c      	adds	r7, #28
 8008dfa:	46bd      	mov	sp, r7
 8008dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e00:	4770      	bx	lr
 8008e02:	bf00      	nop
 8008e04:	feff8fff 	.word	0xfeff8fff
 8008e08:	40010000 	.word	0x40010000
 8008e0c:	40010400 	.word	0x40010400

08008e10 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008e10:	b480      	push	{r7}
 8008e12:	b087      	sub	sp, #28
 8008e14:	af00      	add	r7, sp, #0
 8008e16:	6078      	str	r0, [r7, #4]
 8008e18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	6a1b      	ldr	r3, [r3, #32]
 8008e1e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	6a1b      	ldr	r3, [r3, #32]
 8008e24:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	685b      	ldr	r3, [r3, #4]
 8008e30:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008e36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8008e38:	68fa      	ldr	r2, [r7, #12]
 8008e3a:	4b1b      	ldr	r3, [pc, #108]	@ (8008ea8 <TIM_OC5_SetConfig+0x98>)
 8008e3c:	4013      	ands	r3, r2
 8008e3e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008e40:	683b      	ldr	r3, [r7, #0]
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	68fa      	ldr	r2, [r7, #12]
 8008e46:	4313      	orrs	r3, r2
 8008e48:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8008e4a:	693b      	ldr	r3, [r7, #16]
 8008e4c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8008e50:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8008e52:	683b      	ldr	r3, [r7, #0]
 8008e54:	689b      	ldr	r3, [r3, #8]
 8008e56:	041b      	lsls	r3, r3, #16
 8008e58:	693a      	ldr	r2, [r7, #16]
 8008e5a:	4313      	orrs	r3, r2
 8008e5c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	4a12      	ldr	r2, [pc, #72]	@ (8008eac <TIM_OC5_SetConfig+0x9c>)
 8008e62:	4293      	cmp	r3, r2
 8008e64:	d003      	beq.n	8008e6e <TIM_OC5_SetConfig+0x5e>
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	4a11      	ldr	r2, [pc, #68]	@ (8008eb0 <TIM_OC5_SetConfig+0xa0>)
 8008e6a:	4293      	cmp	r3, r2
 8008e6c:	d109      	bne.n	8008e82 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8008e6e:	697b      	ldr	r3, [r7, #20]
 8008e70:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008e74:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8008e76:	683b      	ldr	r3, [r7, #0]
 8008e78:	695b      	ldr	r3, [r3, #20]
 8008e7a:	021b      	lsls	r3, r3, #8
 8008e7c:	697a      	ldr	r2, [r7, #20]
 8008e7e:	4313      	orrs	r3, r2
 8008e80:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	697a      	ldr	r2, [r7, #20]
 8008e86:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	68fa      	ldr	r2, [r7, #12]
 8008e8c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8008e8e:	683b      	ldr	r3, [r7, #0]
 8008e90:	685a      	ldr	r2, [r3, #4]
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	693a      	ldr	r2, [r7, #16]
 8008e9a:	621a      	str	r2, [r3, #32]
}
 8008e9c:	bf00      	nop
 8008e9e:	371c      	adds	r7, #28
 8008ea0:	46bd      	mov	sp, r7
 8008ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ea6:	4770      	bx	lr
 8008ea8:	fffeff8f 	.word	0xfffeff8f
 8008eac:	40010000 	.word	0x40010000
 8008eb0:	40010400 	.word	0x40010400

08008eb4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008eb4:	b480      	push	{r7}
 8008eb6:	b087      	sub	sp, #28
 8008eb8:	af00      	add	r7, sp, #0
 8008eba:	6078      	str	r0, [r7, #4]
 8008ebc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	6a1b      	ldr	r3, [r3, #32]
 8008ec2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	6a1b      	ldr	r3, [r3, #32]
 8008ec8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	685b      	ldr	r3, [r3, #4]
 8008ed4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008eda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8008edc:	68fa      	ldr	r2, [r7, #12]
 8008ede:	4b1c      	ldr	r3, [pc, #112]	@ (8008f50 <TIM_OC6_SetConfig+0x9c>)
 8008ee0:	4013      	ands	r3, r2
 8008ee2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008ee4:	683b      	ldr	r3, [r7, #0]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	021b      	lsls	r3, r3, #8
 8008eea:	68fa      	ldr	r2, [r7, #12]
 8008eec:	4313      	orrs	r3, r2
 8008eee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8008ef0:	693b      	ldr	r3, [r7, #16]
 8008ef2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008ef6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8008ef8:	683b      	ldr	r3, [r7, #0]
 8008efa:	689b      	ldr	r3, [r3, #8]
 8008efc:	051b      	lsls	r3, r3, #20
 8008efe:	693a      	ldr	r2, [r7, #16]
 8008f00:	4313      	orrs	r3, r2
 8008f02:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	4a13      	ldr	r2, [pc, #76]	@ (8008f54 <TIM_OC6_SetConfig+0xa0>)
 8008f08:	4293      	cmp	r3, r2
 8008f0a:	d003      	beq.n	8008f14 <TIM_OC6_SetConfig+0x60>
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	4a12      	ldr	r2, [pc, #72]	@ (8008f58 <TIM_OC6_SetConfig+0xa4>)
 8008f10:	4293      	cmp	r3, r2
 8008f12:	d109      	bne.n	8008f28 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8008f14:	697b      	ldr	r3, [r7, #20]
 8008f16:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008f1a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8008f1c:	683b      	ldr	r3, [r7, #0]
 8008f1e:	695b      	ldr	r3, [r3, #20]
 8008f20:	029b      	lsls	r3, r3, #10
 8008f22:	697a      	ldr	r2, [r7, #20]
 8008f24:	4313      	orrs	r3, r2
 8008f26:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	697a      	ldr	r2, [r7, #20]
 8008f2c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	68fa      	ldr	r2, [r7, #12]
 8008f32:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8008f34:	683b      	ldr	r3, [r7, #0]
 8008f36:	685a      	ldr	r2, [r3, #4]
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	693a      	ldr	r2, [r7, #16]
 8008f40:	621a      	str	r2, [r3, #32]
}
 8008f42:	bf00      	nop
 8008f44:	371c      	adds	r7, #28
 8008f46:	46bd      	mov	sp, r7
 8008f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f4c:	4770      	bx	lr
 8008f4e:	bf00      	nop
 8008f50:	feff8fff 	.word	0xfeff8fff
 8008f54:	40010000 	.word	0x40010000
 8008f58:	40010400 	.word	0x40010400

08008f5c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008f5c:	b480      	push	{r7}
 8008f5e:	b087      	sub	sp, #28
 8008f60:	af00      	add	r7, sp, #0
 8008f62:	60f8      	str	r0, [r7, #12]
 8008f64:	60b9      	str	r1, [r7, #8]
 8008f66:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	6a1b      	ldr	r3, [r3, #32]
 8008f6c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	6a1b      	ldr	r3, [r3, #32]
 8008f72:	f023 0201 	bic.w	r2, r3, #1
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	699b      	ldr	r3, [r3, #24]
 8008f7e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008f80:	693b      	ldr	r3, [r7, #16]
 8008f82:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008f86:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	011b      	lsls	r3, r3, #4
 8008f8c:	693a      	ldr	r2, [r7, #16]
 8008f8e:	4313      	orrs	r3, r2
 8008f90:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008f92:	697b      	ldr	r3, [r7, #20]
 8008f94:	f023 030a 	bic.w	r3, r3, #10
 8008f98:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008f9a:	697a      	ldr	r2, [r7, #20]
 8008f9c:	68bb      	ldr	r3, [r7, #8]
 8008f9e:	4313      	orrs	r3, r2
 8008fa0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	693a      	ldr	r2, [r7, #16]
 8008fa6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	697a      	ldr	r2, [r7, #20]
 8008fac:	621a      	str	r2, [r3, #32]
}
 8008fae:	bf00      	nop
 8008fb0:	371c      	adds	r7, #28
 8008fb2:	46bd      	mov	sp, r7
 8008fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fb8:	4770      	bx	lr

08008fba <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008fba:	b480      	push	{r7}
 8008fbc:	b087      	sub	sp, #28
 8008fbe:	af00      	add	r7, sp, #0
 8008fc0:	60f8      	str	r0, [r7, #12]
 8008fc2:	60b9      	str	r1, [r7, #8]
 8008fc4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	6a1b      	ldr	r3, [r3, #32]
 8008fca:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	6a1b      	ldr	r3, [r3, #32]
 8008fd0:	f023 0210 	bic.w	r2, r3, #16
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	699b      	ldr	r3, [r3, #24]
 8008fdc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008fde:	693b      	ldr	r3, [r7, #16]
 8008fe0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008fe4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	031b      	lsls	r3, r3, #12
 8008fea:	693a      	ldr	r2, [r7, #16]
 8008fec:	4313      	orrs	r3, r2
 8008fee:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008ff0:	697b      	ldr	r3, [r7, #20]
 8008ff2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008ff6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008ff8:	68bb      	ldr	r3, [r7, #8]
 8008ffa:	011b      	lsls	r3, r3, #4
 8008ffc:	697a      	ldr	r2, [r7, #20]
 8008ffe:	4313      	orrs	r3, r2
 8009000:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	693a      	ldr	r2, [r7, #16]
 8009006:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	697a      	ldr	r2, [r7, #20]
 800900c:	621a      	str	r2, [r3, #32]
}
 800900e:	bf00      	nop
 8009010:	371c      	adds	r7, #28
 8009012:	46bd      	mov	sp, r7
 8009014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009018:	4770      	bx	lr

0800901a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800901a:	b480      	push	{r7}
 800901c:	b085      	sub	sp, #20
 800901e:	af00      	add	r7, sp, #0
 8009020:	6078      	str	r0, [r7, #4]
 8009022:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	689b      	ldr	r3, [r3, #8]
 8009028:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009030:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009032:	683a      	ldr	r2, [r7, #0]
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	4313      	orrs	r3, r2
 8009038:	f043 0307 	orr.w	r3, r3, #7
 800903c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	68fa      	ldr	r2, [r7, #12]
 8009042:	609a      	str	r2, [r3, #8]
}
 8009044:	bf00      	nop
 8009046:	3714      	adds	r7, #20
 8009048:	46bd      	mov	sp, r7
 800904a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800904e:	4770      	bx	lr

08009050 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009050:	b480      	push	{r7}
 8009052:	b087      	sub	sp, #28
 8009054:	af00      	add	r7, sp, #0
 8009056:	60f8      	str	r0, [r7, #12]
 8009058:	60b9      	str	r1, [r7, #8]
 800905a:	607a      	str	r2, [r7, #4]
 800905c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	689b      	ldr	r3, [r3, #8]
 8009062:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009064:	697b      	ldr	r3, [r7, #20]
 8009066:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800906a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800906c:	683b      	ldr	r3, [r7, #0]
 800906e:	021a      	lsls	r2, r3, #8
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	431a      	orrs	r2, r3
 8009074:	68bb      	ldr	r3, [r7, #8]
 8009076:	4313      	orrs	r3, r2
 8009078:	697a      	ldr	r2, [r7, #20]
 800907a:	4313      	orrs	r3, r2
 800907c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	697a      	ldr	r2, [r7, #20]
 8009082:	609a      	str	r2, [r3, #8]
}
 8009084:	bf00      	nop
 8009086:	371c      	adds	r7, #28
 8009088:	46bd      	mov	sp, r7
 800908a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800908e:	4770      	bx	lr

08009090 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009090:	b480      	push	{r7}
 8009092:	b087      	sub	sp, #28
 8009094:	af00      	add	r7, sp, #0
 8009096:	60f8      	str	r0, [r7, #12]
 8009098:	60b9      	str	r1, [r7, #8]
 800909a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800909c:	68bb      	ldr	r3, [r7, #8]
 800909e:	f003 031f 	and.w	r3, r3, #31
 80090a2:	2201      	movs	r2, #1
 80090a4:	fa02 f303 	lsl.w	r3, r2, r3
 80090a8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	6a1a      	ldr	r2, [r3, #32]
 80090ae:	697b      	ldr	r3, [r7, #20]
 80090b0:	43db      	mvns	r3, r3
 80090b2:	401a      	ands	r2, r3
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	6a1a      	ldr	r2, [r3, #32]
 80090bc:	68bb      	ldr	r3, [r7, #8]
 80090be:	f003 031f 	and.w	r3, r3, #31
 80090c2:	6879      	ldr	r1, [r7, #4]
 80090c4:	fa01 f303 	lsl.w	r3, r1, r3
 80090c8:	431a      	orrs	r2, r3
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	621a      	str	r2, [r3, #32]
}
 80090ce:	bf00      	nop
 80090d0:	371c      	adds	r7, #28
 80090d2:	46bd      	mov	sp, r7
 80090d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090d8:	4770      	bx	lr
	...

080090dc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80090dc:	b480      	push	{r7}
 80090de:	b085      	sub	sp, #20
 80090e0:	af00      	add	r7, sp, #0
 80090e2:	6078      	str	r0, [r7, #4]
 80090e4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80090ec:	2b01      	cmp	r3, #1
 80090ee:	d101      	bne.n	80090f4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80090f0:	2302      	movs	r3, #2
 80090f2:	e06d      	b.n	80091d0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	2201      	movs	r2, #1
 80090f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	2202      	movs	r2, #2
 8009100:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	685b      	ldr	r3, [r3, #4]
 800910a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	689b      	ldr	r3, [r3, #8]
 8009112:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	4a30      	ldr	r2, [pc, #192]	@ (80091dc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800911a:	4293      	cmp	r3, r2
 800911c:	d004      	beq.n	8009128 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	4a2f      	ldr	r2, [pc, #188]	@ (80091e0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8009124:	4293      	cmp	r3, r2
 8009126:	d108      	bne.n	800913a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800912e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009130:	683b      	ldr	r3, [r7, #0]
 8009132:	685b      	ldr	r3, [r3, #4]
 8009134:	68fa      	ldr	r2, [r7, #12]
 8009136:	4313      	orrs	r3, r2
 8009138:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800913a:	68fb      	ldr	r3, [r7, #12]
 800913c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009140:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009142:	683b      	ldr	r3, [r7, #0]
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	68fa      	ldr	r2, [r7, #12]
 8009148:	4313      	orrs	r3, r2
 800914a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	68fa      	ldr	r2, [r7, #12]
 8009152:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	4a20      	ldr	r2, [pc, #128]	@ (80091dc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800915a:	4293      	cmp	r3, r2
 800915c:	d022      	beq.n	80091a4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	681b      	ldr	r3, [r3, #0]
 8009162:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009166:	d01d      	beq.n	80091a4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	4a1d      	ldr	r2, [pc, #116]	@ (80091e4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800916e:	4293      	cmp	r3, r2
 8009170:	d018      	beq.n	80091a4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	4a1c      	ldr	r2, [pc, #112]	@ (80091e8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8009178:	4293      	cmp	r3, r2
 800917a:	d013      	beq.n	80091a4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	4a1a      	ldr	r2, [pc, #104]	@ (80091ec <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8009182:	4293      	cmp	r3, r2
 8009184:	d00e      	beq.n	80091a4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	4a15      	ldr	r2, [pc, #84]	@ (80091e0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800918c:	4293      	cmp	r3, r2
 800918e:	d009      	beq.n	80091a4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	4a16      	ldr	r2, [pc, #88]	@ (80091f0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8009196:	4293      	cmp	r3, r2
 8009198:	d004      	beq.n	80091a4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	4a15      	ldr	r2, [pc, #84]	@ (80091f4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80091a0:	4293      	cmp	r3, r2
 80091a2:	d10c      	bne.n	80091be <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80091a4:	68bb      	ldr	r3, [r7, #8]
 80091a6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80091aa:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80091ac:	683b      	ldr	r3, [r7, #0]
 80091ae:	689b      	ldr	r3, [r3, #8]
 80091b0:	68ba      	ldr	r2, [r7, #8]
 80091b2:	4313      	orrs	r3, r2
 80091b4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	68ba      	ldr	r2, [r7, #8]
 80091bc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	2201      	movs	r2, #1
 80091c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	2200      	movs	r2, #0
 80091ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80091ce:	2300      	movs	r3, #0
}
 80091d0:	4618      	mov	r0, r3
 80091d2:	3714      	adds	r7, #20
 80091d4:	46bd      	mov	sp, r7
 80091d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091da:	4770      	bx	lr
 80091dc:	40010000 	.word	0x40010000
 80091e0:	40010400 	.word	0x40010400
 80091e4:	40000400 	.word	0x40000400
 80091e8:	40000800 	.word	0x40000800
 80091ec:	40000c00 	.word	0x40000c00
 80091f0:	40014000 	.word	0x40014000
 80091f4:	40001800 	.word	0x40001800

080091f8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80091f8:	b480      	push	{r7}
 80091fa:	b085      	sub	sp, #20
 80091fc:	af00      	add	r7, sp, #0
 80091fe:	6078      	str	r0, [r7, #4]
 8009200:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8009202:	2300      	movs	r3, #0
 8009204:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800920c:	2b01      	cmp	r3, #1
 800920e:	d101      	bne.n	8009214 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8009210:	2302      	movs	r3, #2
 8009212:	e065      	b.n	80092e0 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	2201      	movs	r2, #1
 8009218:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800921c:	68fb      	ldr	r3, [r7, #12]
 800921e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8009222:	683b      	ldr	r3, [r7, #0]
 8009224:	68db      	ldr	r3, [r3, #12]
 8009226:	4313      	orrs	r3, r2
 8009228:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8009230:	683b      	ldr	r3, [r7, #0]
 8009232:	689b      	ldr	r3, [r3, #8]
 8009234:	4313      	orrs	r3, r2
 8009236:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800923e:	683b      	ldr	r3, [r7, #0]
 8009240:	685b      	ldr	r3, [r3, #4]
 8009242:	4313      	orrs	r3, r2
 8009244:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800924c:	683b      	ldr	r3, [r7, #0]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	4313      	orrs	r3, r2
 8009252:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800925a:	683b      	ldr	r3, [r7, #0]
 800925c:	691b      	ldr	r3, [r3, #16]
 800925e:	4313      	orrs	r3, r2
 8009260:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8009268:	683b      	ldr	r3, [r7, #0]
 800926a:	695b      	ldr	r3, [r3, #20]
 800926c:	4313      	orrs	r3, r2
 800926e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8009276:	683b      	ldr	r3, [r7, #0]
 8009278:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800927a:	4313      	orrs	r3, r2
 800927c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8009284:	683b      	ldr	r3, [r7, #0]
 8009286:	699b      	ldr	r3, [r3, #24]
 8009288:	041b      	lsls	r3, r3, #16
 800928a:	4313      	orrs	r3, r2
 800928c:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	4a16      	ldr	r2, [pc, #88]	@ (80092ec <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8009294:	4293      	cmp	r3, r2
 8009296:	d004      	beq.n	80092a2 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	4a14      	ldr	r2, [pc, #80]	@ (80092f0 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800929e:	4293      	cmp	r3, r2
 80092a0:	d115      	bne.n	80092ce <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 80092a8:	683b      	ldr	r3, [r7, #0]
 80092aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80092ac:	051b      	lsls	r3, r3, #20
 80092ae:	4313      	orrs	r3, r2
 80092b0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80092b8:	683b      	ldr	r3, [r7, #0]
 80092ba:	69db      	ldr	r3, [r3, #28]
 80092bc:	4313      	orrs	r3, r2
 80092be:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80092c6:	683b      	ldr	r3, [r7, #0]
 80092c8:	6a1b      	ldr	r3, [r3, #32]
 80092ca:	4313      	orrs	r3, r2
 80092cc:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	68fa      	ldr	r2, [r7, #12]
 80092d4:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	2200      	movs	r2, #0
 80092da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80092de:	2300      	movs	r3, #0
}
 80092e0:	4618      	mov	r0, r3
 80092e2:	3714      	adds	r7, #20
 80092e4:	46bd      	mov	sp, r7
 80092e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ea:	4770      	bx	lr
 80092ec:	40010000 	.word	0x40010000
 80092f0:	40010400 	.word	0x40010400

080092f4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80092f4:	b480      	push	{r7}
 80092f6:	b083      	sub	sp, #12
 80092f8:	af00      	add	r7, sp, #0
 80092fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80092fc:	bf00      	nop
 80092fe:	370c      	adds	r7, #12
 8009300:	46bd      	mov	sp, r7
 8009302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009306:	4770      	bx	lr

08009308 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009308:	b480      	push	{r7}
 800930a:	b083      	sub	sp, #12
 800930c:	af00      	add	r7, sp, #0
 800930e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009310:	bf00      	nop
 8009312:	370c      	adds	r7, #12
 8009314:	46bd      	mov	sp, r7
 8009316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800931a:	4770      	bx	lr

0800931c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800931c:	b480      	push	{r7}
 800931e:	b083      	sub	sp, #12
 8009320:	af00      	add	r7, sp, #0
 8009322:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009324:	bf00      	nop
 8009326:	370c      	adds	r7, #12
 8009328:	46bd      	mov	sp, r7
 800932a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800932e:	4770      	bx	lr

08009330 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009330:	b580      	push	{r7, lr}
 8009332:	b082      	sub	sp, #8
 8009334:	af00      	add	r7, sp, #0
 8009336:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	2b00      	cmp	r3, #0
 800933c:	d101      	bne.n	8009342 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800933e:	2301      	movs	r3, #1
 8009340:	e040      	b.n	80093c4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009346:	2b00      	cmp	r3, #0
 8009348:	d106      	bne.n	8009358 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	2200      	movs	r2, #0
 800934e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009352:	6878      	ldr	r0, [r7, #4]
 8009354:	f7fa fa1c 	bl	8003790 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	2224      	movs	r2, #36	@ 0x24
 800935c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	681b      	ldr	r3, [r3, #0]
 8009362:	681a      	ldr	r2, [r3, #0]
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	f022 0201 	bic.w	r2, r2, #1
 800936c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009372:	2b00      	cmp	r3, #0
 8009374:	d002      	beq.n	800937c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8009376:	6878      	ldr	r0, [r7, #4]
 8009378:	f000 fe56 	bl	800a028 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800937c:	6878      	ldr	r0, [r7, #4]
 800937e:	f000 fbef 	bl	8009b60 <UART_SetConfig>
 8009382:	4603      	mov	r3, r0
 8009384:	2b01      	cmp	r3, #1
 8009386:	d101      	bne.n	800938c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8009388:	2301      	movs	r3, #1
 800938a:	e01b      	b.n	80093c4 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	685a      	ldr	r2, [r3, #4]
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800939a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	689a      	ldr	r2, [r3, #8]
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80093aa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	681a      	ldr	r2, [r3, #0]
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	f042 0201 	orr.w	r2, r2, #1
 80093ba:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80093bc:	6878      	ldr	r0, [r7, #4]
 80093be:	f000 fed5 	bl	800a16c <UART_CheckIdleState>
 80093c2:	4603      	mov	r3, r0
}
 80093c4:	4618      	mov	r0, r3
 80093c6:	3708      	adds	r7, #8
 80093c8:	46bd      	mov	sp, r7
 80093ca:	bd80      	pop	{r7, pc}

080093cc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80093cc:	b580      	push	{r7, lr}
 80093ce:	b08a      	sub	sp, #40	@ 0x28
 80093d0:	af02      	add	r7, sp, #8
 80093d2:	60f8      	str	r0, [r7, #12]
 80093d4:	60b9      	str	r1, [r7, #8]
 80093d6:	603b      	str	r3, [r7, #0]
 80093d8:	4613      	mov	r3, r2
 80093da:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80093e0:	2b20      	cmp	r3, #32
 80093e2:	d177      	bne.n	80094d4 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80093e4:	68bb      	ldr	r3, [r7, #8]
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	d002      	beq.n	80093f0 <HAL_UART_Transmit+0x24>
 80093ea:	88fb      	ldrh	r3, [r7, #6]
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	d101      	bne.n	80093f4 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80093f0:	2301      	movs	r3, #1
 80093f2:	e070      	b.n	80094d6 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80093f4:	68fb      	ldr	r3, [r7, #12]
 80093f6:	2200      	movs	r2, #0
 80093f8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	2221      	movs	r2, #33	@ 0x21
 8009400:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009402:	f7fa fe43 	bl	800408c <HAL_GetTick>
 8009406:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	88fa      	ldrh	r2, [r7, #6]
 800940c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	88fa      	ldrh	r2, [r7, #6]
 8009414:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	689b      	ldr	r3, [r3, #8]
 800941c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009420:	d108      	bne.n	8009434 <HAL_UART_Transmit+0x68>
 8009422:	68fb      	ldr	r3, [r7, #12]
 8009424:	691b      	ldr	r3, [r3, #16]
 8009426:	2b00      	cmp	r3, #0
 8009428:	d104      	bne.n	8009434 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800942a:	2300      	movs	r3, #0
 800942c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800942e:	68bb      	ldr	r3, [r7, #8]
 8009430:	61bb      	str	r3, [r7, #24]
 8009432:	e003      	b.n	800943c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8009434:	68bb      	ldr	r3, [r7, #8]
 8009436:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009438:	2300      	movs	r3, #0
 800943a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800943c:	e02f      	b.n	800949e <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800943e:	683b      	ldr	r3, [r7, #0]
 8009440:	9300      	str	r3, [sp, #0]
 8009442:	697b      	ldr	r3, [r7, #20]
 8009444:	2200      	movs	r2, #0
 8009446:	2180      	movs	r1, #128	@ 0x80
 8009448:	68f8      	ldr	r0, [r7, #12]
 800944a:	f000 fee6 	bl	800a21a <UART_WaitOnFlagUntilTimeout>
 800944e:	4603      	mov	r3, r0
 8009450:	2b00      	cmp	r3, #0
 8009452:	d004      	beq.n	800945e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8009454:	68fb      	ldr	r3, [r7, #12]
 8009456:	2220      	movs	r2, #32
 8009458:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800945a:	2303      	movs	r3, #3
 800945c:	e03b      	b.n	80094d6 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800945e:	69fb      	ldr	r3, [r7, #28]
 8009460:	2b00      	cmp	r3, #0
 8009462:	d10b      	bne.n	800947c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009464:	69bb      	ldr	r3, [r7, #24]
 8009466:	881b      	ldrh	r3, [r3, #0]
 8009468:	461a      	mov	r2, r3
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009472:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8009474:	69bb      	ldr	r3, [r7, #24]
 8009476:	3302      	adds	r3, #2
 8009478:	61bb      	str	r3, [r7, #24]
 800947a:	e007      	b.n	800948c <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800947c:	69fb      	ldr	r3, [r7, #28]
 800947e:	781a      	ldrb	r2, [r3, #0]
 8009480:	68fb      	ldr	r3, [r7, #12]
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8009486:	69fb      	ldr	r3, [r7, #28]
 8009488:	3301      	adds	r3, #1
 800948a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800948c:	68fb      	ldr	r3, [r7, #12]
 800948e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8009492:	b29b      	uxth	r3, r3
 8009494:	3b01      	subs	r3, #1
 8009496:	b29a      	uxth	r2, r3
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80094a4:	b29b      	uxth	r3, r3
 80094a6:	2b00      	cmp	r3, #0
 80094a8:	d1c9      	bne.n	800943e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80094aa:	683b      	ldr	r3, [r7, #0]
 80094ac:	9300      	str	r3, [sp, #0]
 80094ae:	697b      	ldr	r3, [r7, #20]
 80094b0:	2200      	movs	r2, #0
 80094b2:	2140      	movs	r1, #64	@ 0x40
 80094b4:	68f8      	ldr	r0, [r7, #12]
 80094b6:	f000 feb0 	bl	800a21a <UART_WaitOnFlagUntilTimeout>
 80094ba:	4603      	mov	r3, r0
 80094bc:	2b00      	cmp	r3, #0
 80094be:	d004      	beq.n	80094ca <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	2220      	movs	r2, #32
 80094c4:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80094c6:	2303      	movs	r3, #3
 80094c8:	e005      	b.n	80094d6 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	2220      	movs	r2, #32
 80094ce:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80094d0:	2300      	movs	r3, #0
 80094d2:	e000      	b.n	80094d6 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80094d4:	2302      	movs	r3, #2
  }
}
 80094d6:	4618      	mov	r0, r3
 80094d8:	3720      	adds	r7, #32
 80094da:	46bd      	mov	sp, r7
 80094dc:	bd80      	pop	{r7, pc}

080094de <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80094de:	b580      	push	{r7, lr}
 80094e0:	b08a      	sub	sp, #40	@ 0x28
 80094e2:	af00      	add	r7, sp, #0
 80094e4:	60f8      	str	r0, [r7, #12]
 80094e6:	60b9      	str	r1, [r7, #8]
 80094e8:	4613      	mov	r3, r2
 80094ea:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80094f2:	2b20      	cmp	r3, #32
 80094f4:	d132      	bne.n	800955c <HAL_UART_Receive_DMA+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 80094f6:	68bb      	ldr	r3, [r7, #8]
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d002      	beq.n	8009502 <HAL_UART_Receive_DMA+0x24>
 80094fc:	88fb      	ldrh	r3, [r7, #6]
 80094fe:	2b00      	cmp	r3, #0
 8009500:	d101      	bne.n	8009506 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8009502:	2301      	movs	r3, #1
 8009504:	e02b      	b.n	800955e <HAL_UART_Receive_DMA+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	2200      	movs	r2, #0
 800950a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	685b      	ldr	r3, [r3, #4]
 8009512:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009516:	2b00      	cmp	r3, #0
 8009518:	d018      	beq.n	800954c <HAL_UART_Receive_DMA+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800951a:	68fb      	ldr	r3, [r7, #12]
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009520:	697b      	ldr	r3, [r7, #20]
 8009522:	e853 3f00 	ldrex	r3, [r3]
 8009526:	613b      	str	r3, [r7, #16]
   return(result);
 8009528:	693b      	ldr	r3, [r7, #16]
 800952a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800952e:	627b      	str	r3, [r7, #36]	@ 0x24
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	461a      	mov	r2, r3
 8009536:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009538:	623b      	str	r3, [r7, #32]
 800953a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800953c:	69f9      	ldr	r1, [r7, #28]
 800953e:	6a3a      	ldr	r2, [r7, #32]
 8009540:	e841 2300 	strex	r3, r2, [r1]
 8009544:	61bb      	str	r3, [r7, #24]
   return(result);
 8009546:	69bb      	ldr	r3, [r7, #24]
 8009548:	2b00      	cmp	r3, #0
 800954a:	d1e6      	bne.n	800951a <HAL_UART_Receive_DMA+0x3c>
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800954c:	88fb      	ldrh	r3, [r7, #6]
 800954e:	461a      	mov	r2, r3
 8009550:	68b9      	ldr	r1, [r7, #8]
 8009552:	68f8      	ldr	r0, [r7, #12]
 8009554:	f000 fece 	bl	800a2f4 <UART_Start_Receive_DMA>
 8009558:	4603      	mov	r3, r0
 800955a:	e000      	b.n	800955e <HAL_UART_Receive_DMA+0x80>
  }
  else
  {
    return HAL_BUSY;
 800955c:	2302      	movs	r3, #2
  }
}
 800955e:	4618      	mov	r0, r3
 8009560:	3728      	adds	r7, #40	@ 0x28
 8009562:	46bd      	mov	sp, r7
 8009564:	bd80      	pop	{r7, pc}
	...

08009568 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009568:	b580      	push	{r7, lr}
 800956a:	b0ba      	sub	sp, #232	@ 0xe8
 800956c:	af00      	add	r7, sp, #0
 800956e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	69db      	ldr	r3, [r3, #28]
 8009576:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	689b      	ldr	r3, [r3, #8]
 800958a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800958e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8009592:	f640 030f 	movw	r3, #2063	@ 0x80f
 8009596:	4013      	ands	r3, r2
 8009598:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800959c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	d115      	bne.n	80095d0 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80095a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80095a8:	f003 0320 	and.w	r3, r3, #32
 80095ac:	2b00      	cmp	r3, #0
 80095ae:	d00f      	beq.n	80095d0 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80095b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80095b4:	f003 0320 	and.w	r3, r3, #32
 80095b8:	2b00      	cmp	r3, #0
 80095ba:	d009      	beq.n	80095d0 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	f000 8297 	beq.w	8009af4 <HAL_UART_IRQHandler+0x58c>
      {
        huart->RxISR(huart);
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80095ca:	6878      	ldr	r0, [r7, #4]
 80095cc:	4798      	blx	r3
      }
      return;
 80095ce:	e291      	b.n	8009af4 <HAL_UART_IRQHandler+0x58c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80095d0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	f000 8117 	beq.w	8009808 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80095da:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80095de:	f003 0301 	and.w	r3, r3, #1
 80095e2:	2b00      	cmp	r3, #0
 80095e4:	d106      	bne.n	80095f4 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80095e6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80095ea:	4b85      	ldr	r3, [pc, #532]	@ (8009800 <HAL_UART_IRQHandler+0x298>)
 80095ec:	4013      	ands	r3, r2
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	f000 810a 	beq.w	8009808 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80095f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80095f8:	f003 0301 	and.w	r3, r3, #1
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d011      	beq.n	8009624 <HAL_UART_IRQHandler+0xbc>
 8009600:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009604:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009608:	2b00      	cmp	r3, #0
 800960a:	d00b      	beq.n	8009624 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	2201      	movs	r2, #1
 8009612:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800961a:	f043 0201 	orr.w	r2, r3, #1
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009624:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009628:	f003 0302 	and.w	r3, r3, #2
 800962c:	2b00      	cmp	r3, #0
 800962e:	d011      	beq.n	8009654 <HAL_UART_IRQHandler+0xec>
 8009630:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009634:	f003 0301 	and.w	r3, r3, #1
 8009638:	2b00      	cmp	r3, #0
 800963a:	d00b      	beq.n	8009654 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	2202      	movs	r2, #2
 8009642:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800964a:	f043 0204 	orr.w	r2, r3, #4
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009654:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009658:	f003 0304 	and.w	r3, r3, #4
 800965c:	2b00      	cmp	r3, #0
 800965e:	d011      	beq.n	8009684 <HAL_UART_IRQHandler+0x11c>
 8009660:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009664:	f003 0301 	and.w	r3, r3, #1
 8009668:	2b00      	cmp	r3, #0
 800966a:	d00b      	beq.n	8009684 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	2204      	movs	r2, #4
 8009672:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800967a:	f043 0202 	orr.w	r2, r3, #2
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8009684:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009688:	f003 0308 	and.w	r3, r3, #8
 800968c:	2b00      	cmp	r3, #0
 800968e:	d017      	beq.n	80096c0 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8009690:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009694:	f003 0320 	and.w	r3, r3, #32
 8009698:	2b00      	cmp	r3, #0
 800969a:	d105      	bne.n	80096a8 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800969c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80096a0:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d00b      	beq.n	80096c0 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	2208      	movs	r2, #8
 80096ae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80096b6:	f043 0208 	orr.w	r2, r3, #8
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80096c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80096c4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d012      	beq.n	80096f2 <HAL_UART_IRQHandler+0x18a>
 80096cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80096d0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	d00c      	beq.n	80096f2 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80096e0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80096e8:	f043 0220 	orr.w	r2, r3, #32
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	f000 81fd 	beq.w	8009af8 <HAL_UART_IRQHandler+0x590>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80096fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009702:	f003 0320 	and.w	r3, r3, #32
 8009706:	2b00      	cmp	r3, #0
 8009708:	d00d      	beq.n	8009726 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800970a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800970e:	f003 0320 	and.w	r3, r3, #32
 8009712:	2b00      	cmp	r3, #0
 8009714:	d007      	beq.n	8009726 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800971a:	2b00      	cmp	r3, #0
 800971c:	d003      	beq.n	8009726 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009722:	6878      	ldr	r0, [r7, #4]
 8009724:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800972c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	689b      	ldr	r3, [r3, #8]
 8009736:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800973a:	2b40      	cmp	r3, #64	@ 0x40
 800973c:	d005      	beq.n	800974a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800973e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009742:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009746:	2b00      	cmp	r3, #0
 8009748:	d04f      	beq.n	80097ea <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800974a:	6878      	ldr	r0, [r7, #4]
 800974c:	f000 fe98 	bl	800a480 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	689b      	ldr	r3, [r3, #8]
 8009756:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800975a:	2b40      	cmp	r3, #64	@ 0x40
 800975c:	d141      	bne.n	80097e2 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	3308      	adds	r3, #8
 8009764:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009768:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800976c:	e853 3f00 	ldrex	r3, [r3]
 8009770:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8009774:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009778:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800977c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	3308      	adds	r3, #8
 8009786:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800978a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800978e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009792:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8009796:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800979a:	e841 2300 	strex	r3, r2, [r1]
 800979e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80097a2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	d1d9      	bne.n	800975e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80097ae:	2b00      	cmp	r3, #0
 80097b0:	d013      	beq.n	80097da <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80097b6:	4a13      	ldr	r2, [pc, #76]	@ (8009804 <HAL_UART_IRQHandler+0x29c>)
 80097b8:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80097be:	4618      	mov	r0, r3
 80097c0:	f7fa ff24 	bl	800460c <HAL_DMA_Abort_IT>
 80097c4:	4603      	mov	r3, r0
 80097c6:	2b00      	cmp	r3, #0
 80097c8:	d017      	beq.n	80097fa <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80097ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80097d0:	687a      	ldr	r2, [r7, #4]
 80097d2:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80097d4:	4610      	mov	r0, r2
 80097d6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80097d8:	e00f      	b.n	80097fa <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80097da:	6878      	ldr	r0, [r7, #4]
 80097dc:	f000 f9aa 	bl	8009b34 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80097e0:	e00b      	b.n	80097fa <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80097e2:	6878      	ldr	r0, [r7, #4]
 80097e4:	f000 f9a6 	bl	8009b34 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80097e8:	e007      	b.n	80097fa <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80097ea:	6878      	ldr	r0, [r7, #4]
 80097ec:	f000 f9a2 	bl	8009b34 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	2200      	movs	r2, #0
 80097f4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 80097f8:	e17e      	b.n	8009af8 <HAL_UART_IRQHandler+0x590>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80097fa:	bf00      	nop
    return;
 80097fc:	e17c      	b.n	8009af8 <HAL_UART_IRQHandler+0x590>
 80097fe:	bf00      	nop
 8009800:	04000120 	.word	0x04000120
 8009804:	0800a72d 	.word	0x0800a72d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800980c:	2b01      	cmp	r3, #1
 800980e:	f040 814c 	bne.w	8009aaa <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8009812:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009816:	f003 0310 	and.w	r3, r3, #16
 800981a:	2b00      	cmp	r3, #0
 800981c:	f000 8145 	beq.w	8009aaa <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8009820:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009824:	f003 0310 	and.w	r3, r3, #16
 8009828:	2b00      	cmp	r3, #0
 800982a:	f000 813e 	beq.w	8009aaa <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	2210      	movs	r2, #16
 8009834:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	689b      	ldr	r3, [r3, #8]
 800983c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009840:	2b40      	cmp	r3, #64	@ 0x40
 8009842:	f040 80b6 	bne.w	80099b2 <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	685b      	ldr	r3, [r3, #4]
 800984e:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009852:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8009856:	2b00      	cmp	r3, #0
 8009858:	f000 8150 	beq.w	8009afc <HAL_UART_IRQHandler+0x594>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8009862:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009866:	429a      	cmp	r2, r3
 8009868:	f080 8148 	bcs.w	8009afc <HAL_UART_IRQHandler+0x594>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009872:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800987a:	69db      	ldr	r3, [r3, #28]
 800987c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009880:	f000 8086 	beq.w	8009990 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	681b      	ldr	r3, [r3, #0]
 8009888:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800988c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009890:	e853 3f00 	ldrex	r3, [r3]
 8009894:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8009898:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800989c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80098a0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	461a      	mov	r2, r3
 80098aa:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80098ae:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80098b2:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098b6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80098ba:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80098be:	e841 2300 	strex	r3, r2, [r1]
 80098c2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80098c6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	d1da      	bne.n	8009884 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	681b      	ldr	r3, [r3, #0]
 80098d2:	3308      	adds	r3, #8
 80098d4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098d6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80098d8:	e853 3f00 	ldrex	r3, [r3]
 80098dc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80098de:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80098e0:	f023 0301 	bic.w	r3, r3, #1
 80098e4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	3308      	adds	r3, #8
 80098ee:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80098f2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80098f6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098f8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80098fa:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80098fe:	e841 2300 	strex	r3, r2, [r1]
 8009902:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8009904:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009906:	2b00      	cmp	r3, #0
 8009908:	d1e1      	bne.n	80098ce <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	3308      	adds	r3, #8
 8009910:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009912:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009914:	e853 3f00 	ldrex	r3, [r3]
 8009918:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800991a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800991c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009920:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	3308      	adds	r3, #8
 800992a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800992e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009930:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009932:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009934:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009936:	e841 2300 	strex	r3, r2, [r1]
 800993a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800993c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800993e:	2b00      	cmp	r3, #0
 8009940:	d1e3      	bne.n	800990a <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	2220      	movs	r2, #32
 8009946:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	2200      	movs	r2, #0
 800994e:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009956:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009958:	e853 3f00 	ldrex	r3, [r3]
 800995c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800995e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009960:	f023 0310 	bic.w	r3, r3, #16
 8009964:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	461a      	mov	r2, r3
 800996e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009972:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009974:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009976:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009978:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800997a:	e841 2300 	strex	r3, r2, [r1]
 800997e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009980:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009982:	2b00      	cmp	r3, #0
 8009984:	d1e4      	bne.n	8009950 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800998a:	4618      	mov	r0, r3
 800998c:	f7fa fdce 	bl	800452c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	2202      	movs	r2, #2
 8009994:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80099a2:	b29b      	uxth	r3, r3
 80099a4:	1ad3      	subs	r3, r2, r3
 80099a6:	b29b      	uxth	r3, r3
 80099a8:	4619      	mov	r1, r3
 80099aa:	6878      	ldr	r0, [r7, #4]
 80099ac:	f000 f8cc 	bl	8009b48 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80099b0:	e0a4      	b.n	8009afc <HAL_UART_IRQHandler+0x594>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80099be:	b29b      	uxth	r3, r3
 80099c0:	1ad3      	subs	r3, r2, r3
 80099c2:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80099cc:	b29b      	uxth	r3, r3
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	f000 8096 	beq.w	8009b00 <HAL_UART_IRQHandler+0x598>
          && (nb_rx_data > 0U))
 80099d4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80099d8:	2b00      	cmp	r3, #0
 80099da:	f000 8091 	beq.w	8009b00 <HAL_UART_IRQHandler+0x598>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80099e6:	e853 3f00 	ldrex	r3, [r3]
 80099ea:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80099ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80099ee:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80099f2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	461a      	mov	r2, r3
 80099fc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009a00:	647b      	str	r3, [r7, #68]	@ 0x44
 8009a02:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a04:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009a06:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009a08:	e841 2300 	strex	r3, r2, [r1]
 8009a0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009a0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	d1e4      	bne.n	80099de <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	3308      	adds	r3, #8
 8009a1a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a1e:	e853 3f00 	ldrex	r3, [r3]
 8009a22:	623b      	str	r3, [r7, #32]
   return(result);
 8009a24:	6a3b      	ldr	r3, [r7, #32]
 8009a26:	f023 0301 	bic.w	r3, r3, #1
 8009a2a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	3308      	adds	r3, #8
 8009a34:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8009a38:	633a      	str	r2, [r7, #48]	@ 0x30
 8009a3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a3c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009a3e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009a40:	e841 2300 	strex	r3, r2, [r1]
 8009a44:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009a46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a48:	2b00      	cmp	r3, #0
 8009a4a:	d1e3      	bne.n	8009a14 <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	2220      	movs	r2, #32
 8009a50:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	2200      	movs	r2, #0
 8009a58:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	2200      	movs	r2, #0
 8009a5e:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	681b      	ldr	r3, [r3, #0]
 8009a64:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a66:	693b      	ldr	r3, [r7, #16]
 8009a68:	e853 3f00 	ldrex	r3, [r3]
 8009a6c:	60fb      	str	r3, [r7, #12]
   return(result);
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	f023 0310 	bic.w	r3, r3, #16
 8009a74:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	461a      	mov	r2, r3
 8009a7e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8009a82:	61fb      	str	r3, [r7, #28]
 8009a84:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a86:	69b9      	ldr	r1, [r7, #24]
 8009a88:	69fa      	ldr	r2, [r7, #28]
 8009a8a:	e841 2300 	strex	r3, r2, [r1]
 8009a8e:	617b      	str	r3, [r7, #20]
   return(result);
 8009a90:	697b      	ldr	r3, [r7, #20]
 8009a92:	2b00      	cmp	r3, #0
 8009a94:	d1e4      	bne.n	8009a60 <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	2202      	movs	r2, #2
 8009a9a:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009a9c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009aa0:	4619      	mov	r1, r3
 8009aa2:	6878      	ldr	r0, [r7, #4]
 8009aa4:	f000 f850 	bl	8009b48 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009aa8:	e02a      	b.n	8009b00 <HAL_UART_IRQHandler+0x598>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8009aaa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009aae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	d00e      	beq.n	8009ad4 <HAL_UART_IRQHandler+0x56c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8009ab6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009aba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d008      	beq.n	8009ad4 <HAL_UART_IRQHandler+0x56c>
  {
    if (huart->TxISR != NULL)
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	d01c      	beq.n	8009b04 <HAL_UART_IRQHandler+0x59c>
    {
      huart->TxISR(huart);
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009ace:	6878      	ldr	r0, [r7, #4]
 8009ad0:	4798      	blx	r3
    }
    return;
 8009ad2:	e017      	b.n	8009b04 <HAL_UART_IRQHandler+0x59c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8009ad4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009ad8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009adc:	2b00      	cmp	r3, #0
 8009ade:	d012      	beq.n	8009b06 <HAL_UART_IRQHandler+0x59e>
 8009ae0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009ae4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009ae8:	2b00      	cmp	r3, #0
 8009aea:	d00c      	beq.n	8009b06 <HAL_UART_IRQHandler+0x59e>
  {
    UART_EndTransmit_IT(huart);
 8009aec:	6878      	ldr	r0, [r7, #4]
 8009aee:	f000 fe33 	bl	800a758 <UART_EndTransmit_IT>
    return;
 8009af2:	e008      	b.n	8009b06 <HAL_UART_IRQHandler+0x59e>
      return;
 8009af4:	bf00      	nop
 8009af6:	e006      	b.n	8009b06 <HAL_UART_IRQHandler+0x59e>
    return;
 8009af8:	bf00      	nop
 8009afa:	e004      	b.n	8009b06 <HAL_UART_IRQHandler+0x59e>
      return;
 8009afc:	bf00      	nop
 8009afe:	e002      	b.n	8009b06 <HAL_UART_IRQHandler+0x59e>
      return;
 8009b00:	bf00      	nop
 8009b02:	e000      	b.n	8009b06 <HAL_UART_IRQHandler+0x59e>
    return;
 8009b04:	bf00      	nop
  }

}
 8009b06:	37e8      	adds	r7, #232	@ 0xe8
 8009b08:	46bd      	mov	sp, r7
 8009b0a:	bd80      	pop	{r7, pc}

08009b0c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009b0c:	b480      	push	{r7}
 8009b0e:	b083      	sub	sp, #12
 8009b10:	af00      	add	r7, sp, #0
 8009b12:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8009b14:	bf00      	nop
 8009b16:	370c      	adds	r7, #12
 8009b18:	46bd      	mov	sp, r7
 8009b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b1e:	4770      	bx	lr

08009b20 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009b20:	b480      	push	{r7}
 8009b22:	b083      	sub	sp, #12
 8009b24:	af00      	add	r7, sp, #0
 8009b26:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8009b28:	bf00      	nop
 8009b2a:	370c      	adds	r7, #12
 8009b2c:	46bd      	mov	sp, r7
 8009b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b32:	4770      	bx	lr

08009b34 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009b34:	b480      	push	{r7}
 8009b36:	b083      	sub	sp, #12
 8009b38:	af00      	add	r7, sp, #0
 8009b3a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8009b3c:	bf00      	nop
 8009b3e:	370c      	adds	r7, #12
 8009b40:	46bd      	mov	sp, r7
 8009b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b46:	4770      	bx	lr

08009b48 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009b48:	b480      	push	{r7}
 8009b4a:	b083      	sub	sp, #12
 8009b4c:	af00      	add	r7, sp, #0
 8009b4e:	6078      	str	r0, [r7, #4]
 8009b50:	460b      	mov	r3, r1
 8009b52:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009b54:	bf00      	nop
 8009b56:	370c      	adds	r7, #12
 8009b58:	46bd      	mov	sp, r7
 8009b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b5e:	4770      	bx	lr

08009b60 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009b60:	b580      	push	{r7, lr}
 8009b62:	b088      	sub	sp, #32
 8009b64:	af00      	add	r7, sp, #0
 8009b66:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009b68:	2300      	movs	r3, #0
 8009b6a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	689a      	ldr	r2, [r3, #8]
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	691b      	ldr	r3, [r3, #16]
 8009b74:	431a      	orrs	r2, r3
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	695b      	ldr	r3, [r3, #20]
 8009b7a:	431a      	orrs	r2, r3
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	69db      	ldr	r3, [r3, #28]
 8009b80:	4313      	orrs	r3, r2
 8009b82:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	681a      	ldr	r2, [r3, #0]
 8009b8a:	4ba6      	ldr	r3, [pc, #664]	@ (8009e24 <UART_SetConfig+0x2c4>)
 8009b8c:	4013      	ands	r3, r2
 8009b8e:	687a      	ldr	r2, [r7, #4]
 8009b90:	6812      	ldr	r2, [r2, #0]
 8009b92:	6979      	ldr	r1, [r7, #20]
 8009b94:	430b      	orrs	r3, r1
 8009b96:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	685b      	ldr	r3, [r3, #4]
 8009b9e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	68da      	ldr	r2, [r3, #12]
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	430a      	orrs	r2, r1
 8009bac:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	699b      	ldr	r3, [r3, #24]
 8009bb2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	6a1b      	ldr	r3, [r3, #32]
 8009bb8:	697a      	ldr	r2, [r7, #20]
 8009bba:	4313      	orrs	r3, r2
 8009bbc:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	689b      	ldr	r3, [r3, #8]
 8009bc4:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	681b      	ldr	r3, [r3, #0]
 8009bcc:	697a      	ldr	r2, [r7, #20]
 8009bce:	430a      	orrs	r2, r1
 8009bd0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	4a94      	ldr	r2, [pc, #592]	@ (8009e28 <UART_SetConfig+0x2c8>)
 8009bd8:	4293      	cmp	r3, r2
 8009bda:	d120      	bne.n	8009c1e <UART_SetConfig+0xbe>
 8009bdc:	4b93      	ldr	r3, [pc, #588]	@ (8009e2c <UART_SetConfig+0x2cc>)
 8009bde:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009be2:	f003 0303 	and.w	r3, r3, #3
 8009be6:	2b03      	cmp	r3, #3
 8009be8:	d816      	bhi.n	8009c18 <UART_SetConfig+0xb8>
 8009bea:	a201      	add	r2, pc, #4	@ (adr r2, 8009bf0 <UART_SetConfig+0x90>)
 8009bec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009bf0:	08009c01 	.word	0x08009c01
 8009bf4:	08009c0d 	.word	0x08009c0d
 8009bf8:	08009c07 	.word	0x08009c07
 8009bfc:	08009c13 	.word	0x08009c13
 8009c00:	2301      	movs	r3, #1
 8009c02:	77fb      	strb	r3, [r7, #31]
 8009c04:	e150      	b.n	8009ea8 <UART_SetConfig+0x348>
 8009c06:	2302      	movs	r3, #2
 8009c08:	77fb      	strb	r3, [r7, #31]
 8009c0a:	e14d      	b.n	8009ea8 <UART_SetConfig+0x348>
 8009c0c:	2304      	movs	r3, #4
 8009c0e:	77fb      	strb	r3, [r7, #31]
 8009c10:	e14a      	b.n	8009ea8 <UART_SetConfig+0x348>
 8009c12:	2308      	movs	r3, #8
 8009c14:	77fb      	strb	r3, [r7, #31]
 8009c16:	e147      	b.n	8009ea8 <UART_SetConfig+0x348>
 8009c18:	2310      	movs	r3, #16
 8009c1a:	77fb      	strb	r3, [r7, #31]
 8009c1c:	e144      	b.n	8009ea8 <UART_SetConfig+0x348>
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	4a83      	ldr	r2, [pc, #524]	@ (8009e30 <UART_SetConfig+0x2d0>)
 8009c24:	4293      	cmp	r3, r2
 8009c26:	d132      	bne.n	8009c8e <UART_SetConfig+0x12e>
 8009c28:	4b80      	ldr	r3, [pc, #512]	@ (8009e2c <UART_SetConfig+0x2cc>)
 8009c2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009c2e:	f003 030c 	and.w	r3, r3, #12
 8009c32:	2b0c      	cmp	r3, #12
 8009c34:	d828      	bhi.n	8009c88 <UART_SetConfig+0x128>
 8009c36:	a201      	add	r2, pc, #4	@ (adr r2, 8009c3c <UART_SetConfig+0xdc>)
 8009c38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c3c:	08009c71 	.word	0x08009c71
 8009c40:	08009c89 	.word	0x08009c89
 8009c44:	08009c89 	.word	0x08009c89
 8009c48:	08009c89 	.word	0x08009c89
 8009c4c:	08009c7d 	.word	0x08009c7d
 8009c50:	08009c89 	.word	0x08009c89
 8009c54:	08009c89 	.word	0x08009c89
 8009c58:	08009c89 	.word	0x08009c89
 8009c5c:	08009c77 	.word	0x08009c77
 8009c60:	08009c89 	.word	0x08009c89
 8009c64:	08009c89 	.word	0x08009c89
 8009c68:	08009c89 	.word	0x08009c89
 8009c6c:	08009c83 	.word	0x08009c83
 8009c70:	2300      	movs	r3, #0
 8009c72:	77fb      	strb	r3, [r7, #31]
 8009c74:	e118      	b.n	8009ea8 <UART_SetConfig+0x348>
 8009c76:	2302      	movs	r3, #2
 8009c78:	77fb      	strb	r3, [r7, #31]
 8009c7a:	e115      	b.n	8009ea8 <UART_SetConfig+0x348>
 8009c7c:	2304      	movs	r3, #4
 8009c7e:	77fb      	strb	r3, [r7, #31]
 8009c80:	e112      	b.n	8009ea8 <UART_SetConfig+0x348>
 8009c82:	2308      	movs	r3, #8
 8009c84:	77fb      	strb	r3, [r7, #31]
 8009c86:	e10f      	b.n	8009ea8 <UART_SetConfig+0x348>
 8009c88:	2310      	movs	r3, #16
 8009c8a:	77fb      	strb	r3, [r7, #31]
 8009c8c:	e10c      	b.n	8009ea8 <UART_SetConfig+0x348>
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	4a68      	ldr	r2, [pc, #416]	@ (8009e34 <UART_SetConfig+0x2d4>)
 8009c94:	4293      	cmp	r3, r2
 8009c96:	d120      	bne.n	8009cda <UART_SetConfig+0x17a>
 8009c98:	4b64      	ldr	r3, [pc, #400]	@ (8009e2c <UART_SetConfig+0x2cc>)
 8009c9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009c9e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8009ca2:	2b30      	cmp	r3, #48	@ 0x30
 8009ca4:	d013      	beq.n	8009cce <UART_SetConfig+0x16e>
 8009ca6:	2b30      	cmp	r3, #48	@ 0x30
 8009ca8:	d814      	bhi.n	8009cd4 <UART_SetConfig+0x174>
 8009caa:	2b20      	cmp	r3, #32
 8009cac:	d009      	beq.n	8009cc2 <UART_SetConfig+0x162>
 8009cae:	2b20      	cmp	r3, #32
 8009cb0:	d810      	bhi.n	8009cd4 <UART_SetConfig+0x174>
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d002      	beq.n	8009cbc <UART_SetConfig+0x15c>
 8009cb6:	2b10      	cmp	r3, #16
 8009cb8:	d006      	beq.n	8009cc8 <UART_SetConfig+0x168>
 8009cba:	e00b      	b.n	8009cd4 <UART_SetConfig+0x174>
 8009cbc:	2300      	movs	r3, #0
 8009cbe:	77fb      	strb	r3, [r7, #31]
 8009cc0:	e0f2      	b.n	8009ea8 <UART_SetConfig+0x348>
 8009cc2:	2302      	movs	r3, #2
 8009cc4:	77fb      	strb	r3, [r7, #31]
 8009cc6:	e0ef      	b.n	8009ea8 <UART_SetConfig+0x348>
 8009cc8:	2304      	movs	r3, #4
 8009cca:	77fb      	strb	r3, [r7, #31]
 8009ccc:	e0ec      	b.n	8009ea8 <UART_SetConfig+0x348>
 8009cce:	2308      	movs	r3, #8
 8009cd0:	77fb      	strb	r3, [r7, #31]
 8009cd2:	e0e9      	b.n	8009ea8 <UART_SetConfig+0x348>
 8009cd4:	2310      	movs	r3, #16
 8009cd6:	77fb      	strb	r3, [r7, #31]
 8009cd8:	e0e6      	b.n	8009ea8 <UART_SetConfig+0x348>
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	4a56      	ldr	r2, [pc, #344]	@ (8009e38 <UART_SetConfig+0x2d8>)
 8009ce0:	4293      	cmp	r3, r2
 8009ce2:	d120      	bne.n	8009d26 <UART_SetConfig+0x1c6>
 8009ce4:	4b51      	ldr	r3, [pc, #324]	@ (8009e2c <UART_SetConfig+0x2cc>)
 8009ce6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009cea:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8009cee:	2bc0      	cmp	r3, #192	@ 0xc0
 8009cf0:	d013      	beq.n	8009d1a <UART_SetConfig+0x1ba>
 8009cf2:	2bc0      	cmp	r3, #192	@ 0xc0
 8009cf4:	d814      	bhi.n	8009d20 <UART_SetConfig+0x1c0>
 8009cf6:	2b80      	cmp	r3, #128	@ 0x80
 8009cf8:	d009      	beq.n	8009d0e <UART_SetConfig+0x1ae>
 8009cfa:	2b80      	cmp	r3, #128	@ 0x80
 8009cfc:	d810      	bhi.n	8009d20 <UART_SetConfig+0x1c0>
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	d002      	beq.n	8009d08 <UART_SetConfig+0x1a8>
 8009d02:	2b40      	cmp	r3, #64	@ 0x40
 8009d04:	d006      	beq.n	8009d14 <UART_SetConfig+0x1b4>
 8009d06:	e00b      	b.n	8009d20 <UART_SetConfig+0x1c0>
 8009d08:	2300      	movs	r3, #0
 8009d0a:	77fb      	strb	r3, [r7, #31]
 8009d0c:	e0cc      	b.n	8009ea8 <UART_SetConfig+0x348>
 8009d0e:	2302      	movs	r3, #2
 8009d10:	77fb      	strb	r3, [r7, #31]
 8009d12:	e0c9      	b.n	8009ea8 <UART_SetConfig+0x348>
 8009d14:	2304      	movs	r3, #4
 8009d16:	77fb      	strb	r3, [r7, #31]
 8009d18:	e0c6      	b.n	8009ea8 <UART_SetConfig+0x348>
 8009d1a:	2308      	movs	r3, #8
 8009d1c:	77fb      	strb	r3, [r7, #31]
 8009d1e:	e0c3      	b.n	8009ea8 <UART_SetConfig+0x348>
 8009d20:	2310      	movs	r3, #16
 8009d22:	77fb      	strb	r3, [r7, #31]
 8009d24:	e0c0      	b.n	8009ea8 <UART_SetConfig+0x348>
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	4a44      	ldr	r2, [pc, #272]	@ (8009e3c <UART_SetConfig+0x2dc>)
 8009d2c:	4293      	cmp	r3, r2
 8009d2e:	d125      	bne.n	8009d7c <UART_SetConfig+0x21c>
 8009d30:	4b3e      	ldr	r3, [pc, #248]	@ (8009e2c <UART_SetConfig+0x2cc>)
 8009d32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009d36:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009d3a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009d3e:	d017      	beq.n	8009d70 <UART_SetConfig+0x210>
 8009d40:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009d44:	d817      	bhi.n	8009d76 <UART_SetConfig+0x216>
 8009d46:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009d4a:	d00b      	beq.n	8009d64 <UART_SetConfig+0x204>
 8009d4c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009d50:	d811      	bhi.n	8009d76 <UART_SetConfig+0x216>
 8009d52:	2b00      	cmp	r3, #0
 8009d54:	d003      	beq.n	8009d5e <UART_SetConfig+0x1fe>
 8009d56:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009d5a:	d006      	beq.n	8009d6a <UART_SetConfig+0x20a>
 8009d5c:	e00b      	b.n	8009d76 <UART_SetConfig+0x216>
 8009d5e:	2300      	movs	r3, #0
 8009d60:	77fb      	strb	r3, [r7, #31]
 8009d62:	e0a1      	b.n	8009ea8 <UART_SetConfig+0x348>
 8009d64:	2302      	movs	r3, #2
 8009d66:	77fb      	strb	r3, [r7, #31]
 8009d68:	e09e      	b.n	8009ea8 <UART_SetConfig+0x348>
 8009d6a:	2304      	movs	r3, #4
 8009d6c:	77fb      	strb	r3, [r7, #31]
 8009d6e:	e09b      	b.n	8009ea8 <UART_SetConfig+0x348>
 8009d70:	2308      	movs	r3, #8
 8009d72:	77fb      	strb	r3, [r7, #31]
 8009d74:	e098      	b.n	8009ea8 <UART_SetConfig+0x348>
 8009d76:	2310      	movs	r3, #16
 8009d78:	77fb      	strb	r3, [r7, #31]
 8009d7a:	e095      	b.n	8009ea8 <UART_SetConfig+0x348>
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	4a2f      	ldr	r2, [pc, #188]	@ (8009e40 <UART_SetConfig+0x2e0>)
 8009d82:	4293      	cmp	r3, r2
 8009d84:	d125      	bne.n	8009dd2 <UART_SetConfig+0x272>
 8009d86:	4b29      	ldr	r3, [pc, #164]	@ (8009e2c <UART_SetConfig+0x2cc>)
 8009d88:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009d8c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8009d90:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009d94:	d017      	beq.n	8009dc6 <UART_SetConfig+0x266>
 8009d96:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009d9a:	d817      	bhi.n	8009dcc <UART_SetConfig+0x26c>
 8009d9c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009da0:	d00b      	beq.n	8009dba <UART_SetConfig+0x25a>
 8009da2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009da6:	d811      	bhi.n	8009dcc <UART_SetConfig+0x26c>
 8009da8:	2b00      	cmp	r3, #0
 8009daa:	d003      	beq.n	8009db4 <UART_SetConfig+0x254>
 8009dac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009db0:	d006      	beq.n	8009dc0 <UART_SetConfig+0x260>
 8009db2:	e00b      	b.n	8009dcc <UART_SetConfig+0x26c>
 8009db4:	2301      	movs	r3, #1
 8009db6:	77fb      	strb	r3, [r7, #31]
 8009db8:	e076      	b.n	8009ea8 <UART_SetConfig+0x348>
 8009dba:	2302      	movs	r3, #2
 8009dbc:	77fb      	strb	r3, [r7, #31]
 8009dbe:	e073      	b.n	8009ea8 <UART_SetConfig+0x348>
 8009dc0:	2304      	movs	r3, #4
 8009dc2:	77fb      	strb	r3, [r7, #31]
 8009dc4:	e070      	b.n	8009ea8 <UART_SetConfig+0x348>
 8009dc6:	2308      	movs	r3, #8
 8009dc8:	77fb      	strb	r3, [r7, #31]
 8009dca:	e06d      	b.n	8009ea8 <UART_SetConfig+0x348>
 8009dcc:	2310      	movs	r3, #16
 8009dce:	77fb      	strb	r3, [r7, #31]
 8009dd0:	e06a      	b.n	8009ea8 <UART_SetConfig+0x348>
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	4a1b      	ldr	r2, [pc, #108]	@ (8009e44 <UART_SetConfig+0x2e4>)
 8009dd8:	4293      	cmp	r3, r2
 8009dda:	d138      	bne.n	8009e4e <UART_SetConfig+0x2ee>
 8009ddc:	4b13      	ldr	r3, [pc, #76]	@ (8009e2c <UART_SetConfig+0x2cc>)
 8009dde:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009de2:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8009de6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009dea:	d017      	beq.n	8009e1c <UART_SetConfig+0x2bc>
 8009dec:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009df0:	d82a      	bhi.n	8009e48 <UART_SetConfig+0x2e8>
 8009df2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009df6:	d00b      	beq.n	8009e10 <UART_SetConfig+0x2b0>
 8009df8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009dfc:	d824      	bhi.n	8009e48 <UART_SetConfig+0x2e8>
 8009dfe:	2b00      	cmp	r3, #0
 8009e00:	d003      	beq.n	8009e0a <UART_SetConfig+0x2aa>
 8009e02:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009e06:	d006      	beq.n	8009e16 <UART_SetConfig+0x2b6>
 8009e08:	e01e      	b.n	8009e48 <UART_SetConfig+0x2e8>
 8009e0a:	2300      	movs	r3, #0
 8009e0c:	77fb      	strb	r3, [r7, #31]
 8009e0e:	e04b      	b.n	8009ea8 <UART_SetConfig+0x348>
 8009e10:	2302      	movs	r3, #2
 8009e12:	77fb      	strb	r3, [r7, #31]
 8009e14:	e048      	b.n	8009ea8 <UART_SetConfig+0x348>
 8009e16:	2304      	movs	r3, #4
 8009e18:	77fb      	strb	r3, [r7, #31]
 8009e1a:	e045      	b.n	8009ea8 <UART_SetConfig+0x348>
 8009e1c:	2308      	movs	r3, #8
 8009e1e:	77fb      	strb	r3, [r7, #31]
 8009e20:	e042      	b.n	8009ea8 <UART_SetConfig+0x348>
 8009e22:	bf00      	nop
 8009e24:	efff69f3 	.word	0xefff69f3
 8009e28:	40011000 	.word	0x40011000
 8009e2c:	40023800 	.word	0x40023800
 8009e30:	40004400 	.word	0x40004400
 8009e34:	40004800 	.word	0x40004800
 8009e38:	40004c00 	.word	0x40004c00
 8009e3c:	40005000 	.word	0x40005000
 8009e40:	40011400 	.word	0x40011400
 8009e44:	40007800 	.word	0x40007800
 8009e48:	2310      	movs	r3, #16
 8009e4a:	77fb      	strb	r3, [r7, #31]
 8009e4c:	e02c      	b.n	8009ea8 <UART_SetConfig+0x348>
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	4a72      	ldr	r2, [pc, #456]	@ (800a01c <UART_SetConfig+0x4bc>)
 8009e54:	4293      	cmp	r3, r2
 8009e56:	d125      	bne.n	8009ea4 <UART_SetConfig+0x344>
 8009e58:	4b71      	ldr	r3, [pc, #452]	@ (800a020 <UART_SetConfig+0x4c0>)
 8009e5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009e5e:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8009e62:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8009e66:	d017      	beq.n	8009e98 <UART_SetConfig+0x338>
 8009e68:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8009e6c:	d817      	bhi.n	8009e9e <UART_SetConfig+0x33e>
 8009e6e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009e72:	d00b      	beq.n	8009e8c <UART_SetConfig+0x32c>
 8009e74:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009e78:	d811      	bhi.n	8009e9e <UART_SetConfig+0x33e>
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	d003      	beq.n	8009e86 <UART_SetConfig+0x326>
 8009e7e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009e82:	d006      	beq.n	8009e92 <UART_SetConfig+0x332>
 8009e84:	e00b      	b.n	8009e9e <UART_SetConfig+0x33e>
 8009e86:	2300      	movs	r3, #0
 8009e88:	77fb      	strb	r3, [r7, #31]
 8009e8a:	e00d      	b.n	8009ea8 <UART_SetConfig+0x348>
 8009e8c:	2302      	movs	r3, #2
 8009e8e:	77fb      	strb	r3, [r7, #31]
 8009e90:	e00a      	b.n	8009ea8 <UART_SetConfig+0x348>
 8009e92:	2304      	movs	r3, #4
 8009e94:	77fb      	strb	r3, [r7, #31]
 8009e96:	e007      	b.n	8009ea8 <UART_SetConfig+0x348>
 8009e98:	2308      	movs	r3, #8
 8009e9a:	77fb      	strb	r3, [r7, #31]
 8009e9c:	e004      	b.n	8009ea8 <UART_SetConfig+0x348>
 8009e9e:	2310      	movs	r3, #16
 8009ea0:	77fb      	strb	r3, [r7, #31]
 8009ea2:	e001      	b.n	8009ea8 <UART_SetConfig+0x348>
 8009ea4:	2310      	movs	r3, #16
 8009ea6:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	69db      	ldr	r3, [r3, #28]
 8009eac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009eb0:	d15b      	bne.n	8009f6a <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8009eb2:	7ffb      	ldrb	r3, [r7, #31]
 8009eb4:	2b08      	cmp	r3, #8
 8009eb6:	d828      	bhi.n	8009f0a <UART_SetConfig+0x3aa>
 8009eb8:	a201      	add	r2, pc, #4	@ (adr r2, 8009ec0 <UART_SetConfig+0x360>)
 8009eba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ebe:	bf00      	nop
 8009ec0:	08009ee5 	.word	0x08009ee5
 8009ec4:	08009eed 	.word	0x08009eed
 8009ec8:	08009ef5 	.word	0x08009ef5
 8009ecc:	08009f0b 	.word	0x08009f0b
 8009ed0:	08009efb 	.word	0x08009efb
 8009ed4:	08009f0b 	.word	0x08009f0b
 8009ed8:	08009f0b 	.word	0x08009f0b
 8009edc:	08009f0b 	.word	0x08009f0b
 8009ee0:	08009f03 	.word	0x08009f03
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009ee4:	f7fc fab6 	bl	8006454 <HAL_RCC_GetPCLK1Freq>
 8009ee8:	61b8      	str	r0, [r7, #24]
        break;
 8009eea:	e013      	b.n	8009f14 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009eec:	f7fc fac6 	bl	800647c <HAL_RCC_GetPCLK2Freq>
 8009ef0:	61b8      	str	r0, [r7, #24]
        break;
 8009ef2:	e00f      	b.n	8009f14 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009ef4:	4b4b      	ldr	r3, [pc, #300]	@ (800a024 <UART_SetConfig+0x4c4>)
 8009ef6:	61bb      	str	r3, [r7, #24]
        break;
 8009ef8:	e00c      	b.n	8009f14 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009efa:	f7fc f999 	bl	8006230 <HAL_RCC_GetSysClockFreq>
 8009efe:	61b8      	str	r0, [r7, #24]
        break;
 8009f00:	e008      	b.n	8009f14 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009f02:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009f06:	61bb      	str	r3, [r7, #24]
        break;
 8009f08:	e004      	b.n	8009f14 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8009f0a:	2300      	movs	r3, #0
 8009f0c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8009f0e:	2301      	movs	r3, #1
 8009f10:	77bb      	strb	r3, [r7, #30]
        break;
 8009f12:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009f14:	69bb      	ldr	r3, [r7, #24]
 8009f16:	2b00      	cmp	r3, #0
 8009f18:	d074      	beq.n	800a004 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8009f1a:	69bb      	ldr	r3, [r7, #24]
 8009f1c:	005a      	lsls	r2, r3, #1
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	685b      	ldr	r3, [r3, #4]
 8009f22:	085b      	lsrs	r3, r3, #1
 8009f24:	441a      	add	r2, r3
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	685b      	ldr	r3, [r3, #4]
 8009f2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8009f2e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009f30:	693b      	ldr	r3, [r7, #16]
 8009f32:	2b0f      	cmp	r3, #15
 8009f34:	d916      	bls.n	8009f64 <UART_SetConfig+0x404>
 8009f36:	693b      	ldr	r3, [r7, #16]
 8009f38:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009f3c:	d212      	bcs.n	8009f64 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009f3e:	693b      	ldr	r3, [r7, #16]
 8009f40:	b29b      	uxth	r3, r3
 8009f42:	f023 030f 	bic.w	r3, r3, #15
 8009f46:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009f48:	693b      	ldr	r3, [r7, #16]
 8009f4a:	085b      	lsrs	r3, r3, #1
 8009f4c:	b29b      	uxth	r3, r3
 8009f4e:	f003 0307 	and.w	r3, r3, #7
 8009f52:	b29a      	uxth	r2, r3
 8009f54:	89fb      	ldrh	r3, [r7, #14]
 8009f56:	4313      	orrs	r3, r2
 8009f58:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	681b      	ldr	r3, [r3, #0]
 8009f5e:	89fa      	ldrh	r2, [r7, #14]
 8009f60:	60da      	str	r2, [r3, #12]
 8009f62:	e04f      	b.n	800a004 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8009f64:	2301      	movs	r3, #1
 8009f66:	77bb      	strb	r3, [r7, #30]
 8009f68:	e04c      	b.n	800a004 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009f6a:	7ffb      	ldrb	r3, [r7, #31]
 8009f6c:	2b08      	cmp	r3, #8
 8009f6e:	d828      	bhi.n	8009fc2 <UART_SetConfig+0x462>
 8009f70:	a201      	add	r2, pc, #4	@ (adr r2, 8009f78 <UART_SetConfig+0x418>)
 8009f72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f76:	bf00      	nop
 8009f78:	08009f9d 	.word	0x08009f9d
 8009f7c:	08009fa5 	.word	0x08009fa5
 8009f80:	08009fad 	.word	0x08009fad
 8009f84:	08009fc3 	.word	0x08009fc3
 8009f88:	08009fb3 	.word	0x08009fb3
 8009f8c:	08009fc3 	.word	0x08009fc3
 8009f90:	08009fc3 	.word	0x08009fc3
 8009f94:	08009fc3 	.word	0x08009fc3
 8009f98:	08009fbb 	.word	0x08009fbb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009f9c:	f7fc fa5a 	bl	8006454 <HAL_RCC_GetPCLK1Freq>
 8009fa0:	61b8      	str	r0, [r7, #24]
        break;
 8009fa2:	e013      	b.n	8009fcc <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009fa4:	f7fc fa6a 	bl	800647c <HAL_RCC_GetPCLK2Freq>
 8009fa8:	61b8      	str	r0, [r7, #24]
        break;
 8009faa:	e00f      	b.n	8009fcc <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009fac:	4b1d      	ldr	r3, [pc, #116]	@ (800a024 <UART_SetConfig+0x4c4>)
 8009fae:	61bb      	str	r3, [r7, #24]
        break;
 8009fb0:	e00c      	b.n	8009fcc <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009fb2:	f7fc f93d 	bl	8006230 <HAL_RCC_GetSysClockFreq>
 8009fb6:	61b8      	str	r0, [r7, #24]
        break;
 8009fb8:	e008      	b.n	8009fcc <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009fba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009fbe:	61bb      	str	r3, [r7, #24]
        break;
 8009fc0:	e004      	b.n	8009fcc <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8009fc2:	2300      	movs	r3, #0
 8009fc4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8009fc6:	2301      	movs	r3, #1
 8009fc8:	77bb      	strb	r3, [r7, #30]
        break;
 8009fca:	bf00      	nop
    }

    if (pclk != 0U)
 8009fcc:	69bb      	ldr	r3, [r7, #24]
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	d018      	beq.n	800a004 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	685b      	ldr	r3, [r3, #4]
 8009fd6:	085a      	lsrs	r2, r3, #1
 8009fd8:	69bb      	ldr	r3, [r7, #24]
 8009fda:	441a      	add	r2, r3
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	685b      	ldr	r3, [r3, #4]
 8009fe0:	fbb2 f3f3 	udiv	r3, r2, r3
 8009fe4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009fe6:	693b      	ldr	r3, [r7, #16]
 8009fe8:	2b0f      	cmp	r3, #15
 8009fea:	d909      	bls.n	800a000 <UART_SetConfig+0x4a0>
 8009fec:	693b      	ldr	r3, [r7, #16]
 8009fee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009ff2:	d205      	bcs.n	800a000 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009ff4:	693b      	ldr	r3, [r7, #16]
 8009ff6:	b29a      	uxth	r2, r3
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	60da      	str	r2, [r3, #12]
 8009ffe:	e001      	b.n	800a004 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800a000:	2301      	movs	r3, #1
 800a002:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	2200      	movs	r2, #0
 800a008:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	2200      	movs	r2, #0
 800a00e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800a010:	7fbb      	ldrb	r3, [r7, #30]
}
 800a012:	4618      	mov	r0, r3
 800a014:	3720      	adds	r7, #32
 800a016:	46bd      	mov	sp, r7
 800a018:	bd80      	pop	{r7, pc}
 800a01a:	bf00      	nop
 800a01c:	40007c00 	.word	0x40007c00
 800a020:	40023800 	.word	0x40023800
 800a024:	00f42400 	.word	0x00f42400

0800a028 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a028:	b480      	push	{r7}
 800a02a:	b083      	sub	sp, #12
 800a02c:	af00      	add	r7, sp, #0
 800a02e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a034:	f003 0308 	and.w	r3, r3, #8
 800a038:	2b00      	cmp	r3, #0
 800a03a:	d00a      	beq.n	800a052 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	685b      	ldr	r3, [r3, #4]
 800a042:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	430a      	orrs	r2, r1
 800a050:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a056:	f003 0301 	and.w	r3, r3, #1
 800a05a:	2b00      	cmp	r3, #0
 800a05c:	d00a      	beq.n	800a074 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	685b      	ldr	r3, [r3, #4]
 800a064:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	430a      	orrs	r2, r1
 800a072:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a078:	f003 0302 	and.w	r3, r3, #2
 800a07c:	2b00      	cmp	r3, #0
 800a07e:	d00a      	beq.n	800a096 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	685b      	ldr	r3, [r3, #4]
 800a086:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	430a      	orrs	r2, r1
 800a094:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a09a:	f003 0304 	and.w	r3, r3, #4
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	d00a      	beq.n	800a0b8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	685b      	ldr	r3, [r3, #4]
 800a0a8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	681b      	ldr	r3, [r3, #0]
 800a0b4:	430a      	orrs	r2, r1
 800a0b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a0bc:	f003 0310 	and.w	r3, r3, #16
 800a0c0:	2b00      	cmp	r3, #0
 800a0c2:	d00a      	beq.n	800a0da <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	689b      	ldr	r3, [r3, #8]
 800a0ca:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	681b      	ldr	r3, [r3, #0]
 800a0d6:	430a      	orrs	r2, r1
 800a0d8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a0de:	f003 0320 	and.w	r3, r3, #32
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	d00a      	beq.n	800a0fc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	689b      	ldr	r3, [r3, #8]
 800a0ec:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	430a      	orrs	r2, r1
 800a0fa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a100:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a104:	2b00      	cmp	r3, #0
 800a106:	d01a      	beq.n	800a13e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	685b      	ldr	r3, [r3, #4]
 800a10e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	681b      	ldr	r3, [r3, #0]
 800a11a:	430a      	orrs	r2, r1
 800a11c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a122:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a126:	d10a      	bne.n	800a13e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	685b      	ldr	r3, [r3, #4]
 800a12e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	430a      	orrs	r2, r1
 800a13c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a142:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a146:	2b00      	cmp	r3, #0
 800a148:	d00a      	beq.n	800a160 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	681b      	ldr	r3, [r3, #0]
 800a14e:	685b      	ldr	r3, [r3, #4]
 800a150:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	430a      	orrs	r2, r1
 800a15e:	605a      	str	r2, [r3, #4]
  }
}
 800a160:	bf00      	nop
 800a162:	370c      	adds	r7, #12
 800a164:	46bd      	mov	sp, r7
 800a166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a16a:	4770      	bx	lr

0800a16c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a16c:	b580      	push	{r7, lr}
 800a16e:	b08c      	sub	sp, #48	@ 0x30
 800a170:	af02      	add	r7, sp, #8
 800a172:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	2200      	movs	r2, #0
 800a178:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a17c:	f7f9 ff86 	bl	800408c <HAL_GetTick>
 800a180:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	681b      	ldr	r3, [r3, #0]
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	f003 0308 	and.w	r3, r3, #8
 800a18c:	2b08      	cmp	r3, #8
 800a18e:	d12e      	bne.n	800a1ee <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a190:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a194:	9300      	str	r3, [sp, #0]
 800a196:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a198:	2200      	movs	r2, #0
 800a19a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800a19e:	6878      	ldr	r0, [r7, #4]
 800a1a0:	f000 f83b 	bl	800a21a <UART_WaitOnFlagUntilTimeout>
 800a1a4:	4603      	mov	r3, r0
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	d021      	beq.n	800a1ee <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1b0:	693b      	ldr	r3, [r7, #16]
 800a1b2:	e853 3f00 	ldrex	r3, [r3]
 800a1b6:	60fb      	str	r3, [r7, #12]
   return(result);
 800a1b8:	68fb      	ldr	r3, [r7, #12]
 800a1ba:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a1be:	623b      	str	r3, [r7, #32]
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	461a      	mov	r2, r3
 800a1c6:	6a3b      	ldr	r3, [r7, #32]
 800a1c8:	61fb      	str	r3, [r7, #28]
 800a1ca:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1cc:	69b9      	ldr	r1, [r7, #24]
 800a1ce:	69fa      	ldr	r2, [r7, #28]
 800a1d0:	e841 2300 	strex	r3, r2, [r1]
 800a1d4:	617b      	str	r3, [r7, #20]
   return(result);
 800a1d6:	697b      	ldr	r3, [r7, #20]
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	d1e6      	bne.n	800a1aa <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	2220      	movs	r2, #32
 800a1e0:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	2200      	movs	r2, #0
 800a1e6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a1ea:	2303      	movs	r3, #3
 800a1ec:	e011      	b.n	800a212 <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	2220      	movs	r2, #32
 800a1f2:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	2220      	movs	r2, #32
 800a1f8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	2200      	movs	r2, #0
 800a200:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	2200      	movs	r2, #0
 800a206:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	2200      	movs	r2, #0
 800a20c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800a210:	2300      	movs	r3, #0
}
 800a212:	4618      	mov	r0, r3
 800a214:	3728      	adds	r7, #40	@ 0x28
 800a216:	46bd      	mov	sp, r7
 800a218:	bd80      	pop	{r7, pc}

0800a21a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a21a:	b580      	push	{r7, lr}
 800a21c:	b084      	sub	sp, #16
 800a21e:	af00      	add	r7, sp, #0
 800a220:	60f8      	str	r0, [r7, #12]
 800a222:	60b9      	str	r1, [r7, #8]
 800a224:	603b      	str	r3, [r7, #0]
 800a226:	4613      	mov	r3, r2
 800a228:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a22a:	e04f      	b.n	800a2cc <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a22c:	69bb      	ldr	r3, [r7, #24]
 800a22e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a232:	d04b      	beq.n	800a2cc <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a234:	f7f9 ff2a 	bl	800408c <HAL_GetTick>
 800a238:	4602      	mov	r2, r0
 800a23a:	683b      	ldr	r3, [r7, #0]
 800a23c:	1ad3      	subs	r3, r2, r3
 800a23e:	69ba      	ldr	r2, [r7, #24]
 800a240:	429a      	cmp	r2, r3
 800a242:	d302      	bcc.n	800a24a <UART_WaitOnFlagUntilTimeout+0x30>
 800a244:	69bb      	ldr	r3, [r7, #24]
 800a246:	2b00      	cmp	r3, #0
 800a248:	d101      	bne.n	800a24e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a24a:	2303      	movs	r3, #3
 800a24c:	e04e      	b.n	800a2ec <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a24e:	68fb      	ldr	r3, [r7, #12]
 800a250:	681b      	ldr	r3, [r3, #0]
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	f003 0304 	and.w	r3, r3, #4
 800a258:	2b00      	cmp	r3, #0
 800a25a:	d037      	beq.n	800a2cc <UART_WaitOnFlagUntilTimeout+0xb2>
 800a25c:	68bb      	ldr	r3, [r7, #8]
 800a25e:	2b80      	cmp	r3, #128	@ 0x80
 800a260:	d034      	beq.n	800a2cc <UART_WaitOnFlagUntilTimeout+0xb2>
 800a262:	68bb      	ldr	r3, [r7, #8]
 800a264:	2b40      	cmp	r3, #64	@ 0x40
 800a266:	d031      	beq.n	800a2cc <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a268:	68fb      	ldr	r3, [r7, #12]
 800a26a:	681b      	ldr	r3, [r3, #0]
 800a26c:	69db      	ldr	r3, [r3, #28]
 800a26e:	f003 0308 	and.w	r3, r3, #8
 800a272:	2b08      	cmp	r3, #8
 800a274:	d110      	bne.n	800a298 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a276:	68fb      	ldr	r3, [r7, #12]
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	2208      	movs	r2, #8
 800a27c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a27e:	68f8      	ldr	r0, [r7, #12]
 800a280:	f000 f8fe 	bl	800a480 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a284:	68fb      	ldr	r3, [r7, #12]
 800a286:	2208      	movs	r2, #8
 800a288:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a28c:	68fb      	ldr	r3, [r7, #12]
 800a28e:	2200      	movs	r2, #0
 800a290:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800a294:	2301      	movs	r3, #1
 800a296:	e029      	b.n	800a2ec <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a298:	68fb      	ldr	r3, [r7, #12]
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	69db      	ldr	r3, [r3, #28]
 800a29e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a2a2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a2a6:	d111      	bne.n	800a2cc <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a2a8:	68fb      	ldr	r3, [r7, #12]
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a2b0:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a2b2:	68f8      	ldr	r0, [r7, #12]
 800a2b4:	f000 f8e4 	bl	800a480 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a2b8:	68fb      	ldr	r3, [r7, #12]
 800a2ba:	2220      	movs	r2, #32
 800a2bc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a2c0:	68fb      	ldr	r3, [r7, #12]
 800a2c2:	2200      	movs	r2, #0
 800a2c4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800a2c8:	2303      	movs	r3, #3
 800a2ca:	e00f      	b.n	800a2ec <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a2cc:	68fb      	ldr	r3, [r7, #12]
 800a2ce:	681b      	ldr	r3, [r3, #0]
 800a2d0:	69da      	ldr	r2, [r3, #28]
 800a2d2:	68bb      	ldr	r3, [r7, #8]
 800a2d4:	4013      	ands	r3, r2
 800a2d6:	68ba      	ldr	r2, [r7, #8]
 800a2d8:	429a      	cmp	r2, r3
 800a2da:	bf0c      	ite	eq
 800a2dc:	2301      	moveq	r3, #1
 800a2de:	2300      	movne	r3, #0
 800a2e0:	b2db      	uxtb	r3, r3
 800a2e2:	461a      	mov	r2, r3
 800a2e4:	79fb      	ldrb	r3, [r7, #7]
 800a2e6:	429a      	cmp	r2, r3
 800a2e8:	d0a0      	beq.n	800a22c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a2ea:	2300      	movs	r3, #0
}
 800a2ec:	4618      	mov	r0, r3
 800a2ee:	3710      	adds	r7, #16
 800a2f0:	46bd      	mov	sp, r7
 800a2f2:	bd80      	pop	{r7, pc}

0800a2f4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a2f4:	b580      	push	{r7, lr}
 800a2f6:	b096      	sub	sp, #88	@ 0x58
 800a2f8:	af00      	add	r7, sp, #0
 800a2fa:	60f8      	str	r0, [r7, #12]
 800a2fc:	60b9      	str	r1, [r7, #8]
 800a2fe:	4613      	mov	r3, r2
 800a300:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800a302:	68fb      	ldr	r3, [r7, #12]
 800a304:	68ba      	ldr	r2, [r7, #8]
 800a306:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize = Size;
 800a308:	68fb      	ldr	r3, [r7, #12]
 800a30a:	88fa      	ldrh	r2, [r7, #6]
 800a30c:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a310:	68fb      	ldr	r3, [r7, #12]
 800a312:	2200      	movs	r2, #0
 800a314:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a318:	68fb      	ldr	r3, [r7, #12]
 800a31a:	2222      	movs	r2, #34	@ 0x22
 800a31c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if (huart->hdmarx != NULL)
 800a320:	68fb      	ldr	r3, [r7, #12]
 800a322:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a324:	2b00      	cmp	r3, #0
 800a326:	d028      	beq.n	800a37a <UART_Start_Receive_DMA+0x86>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800a328:	68fb      	ldr	r3, [r7, #12]
 800a32a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a32c:	4a3e      	ldr	r2, [pc, #248]	@ (800a428 <UART_Start_Receive_DMA+0x134>)
 800a32e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800a330:	68fb      	ldr	r3, [r7, #12]
 800a332:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a334:	4a3d      	ldr	r2, [pc, #244]	@ (800a42c <UART_Start_Receive_DMA+0x138>)
 800a336:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800a338:	68fb      	ldr	r3, [r7, #12]
 800a33a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a33c:	4a3c      	ldr	r2, [pc, #240]	@ (800a430 <UART_Start_Receive_DMA+0x13c>)
 800a33e:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800a340:	68fb      	ldr	r3, [r7, #12]
 800a342:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a344:	2200      	movs	r2, #0
 800a346:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800a348:	68fb      	ldr	r3, [r7, #12]
 800a34a:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 800a34c:	68fb      	ldr	r3, [r7, #12]
 800a34e:	681b      	ldr	r3, [r3, #0]
 800a350:	3324      	adds	r3, #36	@ 0x24
 800a352:	4619      	mov	r1, r3
 800a354:	68fb      	ldr	r3, [r7, #12]
 800a356:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a358:	461a      	mov	r2, r3
 800a35a:	88fb      	ldrh	r3, [r7, #6]
 800a35c:	f7fa f886 	bl	800446c <HAL_DMA_Start_IT>
 800a360:	4603      	mov	r3, r0
 800a362:	2b00      	cmp	r3, #0
 800a364:	d009      	beq.n	800a37a <UART_Start_Receive_DMA+0x86>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800a366:	68fb      	ldr	r3, [r7, #12]
 800a368:	2210      	movs	r2, #16
 800a36a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a36e:	68fb      	ldr	r3, [r7, #12]
 800a370:	2220      	movs	r2, #32
 800a372:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      return HAL_ERROR;
 800a376:	2301      	movs	r3, #1
 800a378:	e051      	b.n	800a41e <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800a37a:	68fb      	ldr	r3, [r7, #12]
 800a37c:	691b      	ldr	r3, [r3, #16]
 800a37e:	2b00      	cmp	r3, #0
 800a380:	d018      	beq.n	800a3b4 <UART_Start_Receive_DMA+0xc0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a382:	68fb      	ldr	r3, [r7, #12]
 800a384:	681b      	ldr	r3, [r3, #0]
 800a386:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a388:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a38a:	e853 3f00 	ldrex	r3, [r3]
 800a38e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a390:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a392:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a396:	657b      	str	r3, [r7, #84]	@ 0x54
 800a398:	68fb      	ldr	r3, [r7, #12]
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	461a      	mov	r2, r3
 800a39e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a3a0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a3a2:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3a4:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800a3a6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a3a8:	e841 2300 	strex	r3, r2, [r1]
 800a3ac:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800a3ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	d1e6      	bne.n	800a382 <UART_Start_Receive_DMA+0x8e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a3b4:	68fb      	ldr	r3, [r7, #12]
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	3308      	adds	r3, #8
 800a3ba:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a3be:	e853 3f00 	ldrex	r3, [r3]
 800a3c2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a3c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3c6:	f043 0301 	orr.w	r3, r3, #1
 800a3ca:	653b      	str	r3, [r7, #80]	@ 0x50
 800a3cc:	68fb      	ldr	r3, [r7, #12]
 800a3ce:	681b      	ldr	r3, [r3, #0]
 800a3d0:	3308      	adds	r3, #8
 800a3d2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800a3d4:	637a      	str	r2, [r7, #52]	@ 0x34
 800a3d6:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3d8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800a3da:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a3dc:	e841 2300 	strex	r3, r2, [r1]
 800a3e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800a3e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	d1e5      	bne.n	800a3b4 <UART_Start_Receive_DMA+0xc0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a3e8:	68fb      	ldr	r3, [r7, #12]
 800a3ea:	681b      	ldr	r3, [r3, #0]
 800a3ec:	3308      	adds	r3, #8
 800a3ee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3f0:	697b      	ldr	r3, [r7, #20]
 800a3f2:	e853 3f00 	ldrex	r3, [r3]
 800a3f6:	613b      	str	r3, [r7, #16]
   return(result);
 800a3f8:	693b      	ldr	r3, [r7, #16]
 800a3fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a3fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a400:	68fb      	ldr	r3, [r7, #12]
 800a402:	681b      	ldr	r3, [r3, #0]
 800a404:	3308      	adds	r3, #8
 800a406:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800a408:	623a      	str	r2, [r7, #32]
 800a40a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a40c:	69f9      	ldr	r1, [r7, #28]
 800a40e:	6a3a      	ldr	r2, [r7, #32]
 800a410:	e841 2300 	strex	r3, r2, [r1]
 800a414:	61bb      	str	r3, [r7, #24]
   return(result);
 800a416:	69bb      	ldr	r3, [r7, #24]
 800a418:	2b00      	cmp	r3, #0
 800a41a:	d1e5      	bne.n	800a3e8 <UART_Start_Receive_DMA+0xf4>

  return HAL_OK;
 800a41c:	2300      	movs	r3, #0
}
 800a41e:	4618      	mov	r0, r3
 800a420:	3758      	adds	r7, #88	@ 0x58
 800a422:	46bd      	mov	sp, r7
 800a424:	bd80      	pop	{r7, pc}
 800a426:	bf00      	nop
 800a428:	0800a549 	.word	0x0800a549
 800a42c:	0800a671 	.word	0x0800a671
 800a430:	0800a6af 	.word	0x0800a6af

0800a434 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800a434:	b480      	push	{r7}
 800a436:	b089      	sub	sp, #36	@ 0x24
 800a438:	af00      	add	r7, sp, #0
 800a43a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a442:	68fb      	ldr	r3, [r7, #12]
 800a444:	e853 3f00 	ldrex	r3, [r3]
 800a448:	60bb      	str	r3, [r7, #8]
   return(result);
 800a44a:	68bb      	ldr	r3, [r7, #8]
 800a44c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800a450:	61fb      	str	r3, [r7, #28]
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	461a      	mov	r2, r3
 800a458:	69fb      	ldr	r3, [r7, #28]
 800a45a:	61bb      	str	r3, [r7, #24]
 800a45c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a45e:	6979      	ldr	r1, [r7, #20]
 800a460:	69ba      	ldr	r2, [r7, #24]
 800a462:	e841 2300 	strex	r3, r2, [r1]
 800a466:	613b      	str	r3, [r7, #16]
   return(result);
 800a468:	693b      	ldr	r3, [r7, #16]
 800a46a:	2b00      	cmp	r3, #0
 800a46c:	d1e6      	bne.n	800a43c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	2220      	movs	r2, #32
 800a472:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 800a474:	bf00      	nop
 800a476:	3724      	adds	r7, #36	@ 0x24
 800a478:	46bd      	mov	sp, r7
 800a47a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a47e:	4770      	bx	lr

0800a480 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a480:	b480      	push	{r7}
 800a482:	b095      	sub	sp, #84	@ 0x54
 800a484:	af00      	add	r7, sp, #0
 800a486:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	681b      	ldr	r3, [r3, #0]
 800a48c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a48e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a490:	e853 3f00 	ldrex	r3, [r3]
 800a494:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a496:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a498:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a49c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	681b      	ldr	r3, [r3, #0]
 800a4a2:	461a      	mov	r2, r3
 800a4a4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a4a6:	643b      	str	r3, [r7, #64]	@ 0x40
 800a4a8:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4aa:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a4ac:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a4ae:	e841 2300 	strex	r3, r2, [r1]
 800a4b2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a4b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a4b6:	2b00      	cmp	r3, #0
 800a4b8:	d1e6      	bne.n	800a488 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	3308      	adds	r3, #8
 800a4c0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4c2:	6a3b      	ldr	r3, [r7, #32]
 800a4c4:	e853 3f00 	ldrex	r3, [r3]
 800a4c8:	61fb      	str	r3, [r7, #28]
   return(result);
 800a4ca:	69fb      	ldr	r3, [r7, #28]
 800a4cc:	f023 0301 	bic.w	r3, r3, #1
 800a4d0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	681b      	ldr	r3, [r3, #0]
 800a4d6:	3308      	adds	r3, #8
 800a4d8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a4da:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a4dc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4de:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a4e0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a4e2:	e841 2300 	strex	r3, r2, [r1]
 800a4e6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a4e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4ea:	2b00      	cmp	r3, #0
 800a4ec:	d1e5      	bne.n	800a4ba <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a4f2:	2b01      	cmp	r3, #1
 800a4f4:	d118      	bne.n	800a528 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	681b      	ldr	r3, [r3, #0]
 800a4fa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4fc:	68fb      	ldr	r3, [r7, #12]
 800a4fe:	e853 3f00 	ldrex	r3, [r3]
 800a502:	60bb      	str	r3, [r7, #8]
   return(result);
 800a504:	68bb      	ldr	r3, [r7, #8]
 800a506:	f023 0310 	bic.w	r3, r3, #16
 800a50a:	647b      	str	r3, [r7, #68]	@ 0x44
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	461a      	mov	r2, r3
 800a512:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a514:	61bb      	str	r3, [r7, #24]
 800a516:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a518:	6979      	ldr	r1, [r7, #20]
 800a51a:	69ba      	ldr	r2, [r7, #24]
 800a51c:	e841 2300 	strex	r3, r2, [r1]
 800a520:	613b      	str	r3, [r7, #16]
   return(result);
 800a522:	693b      	ldr	r3, [r7, #16]
 800a524:	2b00      	cmp	r3, #0
 800a526:	d1e6      	bne.n	800a4f6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	2220      	movs	r2, #32
 800a52c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	2200      	movs	r2, #0
 800a534:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	2200      	movs	r2, #0
 800a53a:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800a53c:	bf00      	nop
 800a53e:	3754      	adds	r7, #84	@ 0x54
 800a540:	46bd      	mov	sp, r7
 800a542:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a546:	4770      	bx	lr

0800a548 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a548:	b580      	push	{r7, lr}
 800a54a:	b09c      	sub	sp, #112	@ 0x70
 800a54c:	af00      	add	r7, sp, #0
 800a54e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a554:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	69db      	ldr	r3, [r3, #28]
 800a55a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a55e:	d071      	beq.n	800a644 <UART_DMAReceiveCplt+0xfc>
  {
    huart->RxXferCount = 0U;
 800a560:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a562:	2200      	movs	r2, #0
 800a564:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a568:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a56a:	681b      	ldr	r3, [r3, #0]
 800a56c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a56e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a570:	e853 3f00 	ldrex	r3, [r3]
 800a574:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a576:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a578:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a57c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a57e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	461a      	mov	r2, r3
 800a584:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a586:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a588:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a58a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a58c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a58e:	e841 2300 	strex	r3, r2, [r1]
 800a592:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a594:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a596:	2b00      	cmp	r3, #0
 800a598:	d1e6      	bne.n	800a568 <UART_DMAReceiveCplt+0x20>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a59a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a59c:	681b      	ldr	r3, [r3, #0]
 800a59e:	3308      	adds	r3, #8
 800a5a0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a5a4:	e853 3f00 	ldrex	r3, [r3]
 800a5a8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a5aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a5ac:	f023 0301 	bic.w	r3, r3, #1
 800a5b0:	667b      	str	r3, [r7, #100]	@ 0x64
 800a5b2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a5b4:	681b      	ldr	r3, [r3, #0]
 800a5b6:	3308      	adds	r3, #8
 800a5b8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800a5ba:	647a      	str	r2, [r7, #68]	@ 0x44
 800a5bc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a5be:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a5c0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a5c2:	e841 2300 	strex	r3, r2, [r1]
 800a5c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a5c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a5ca:	2b00      	cmp	r3, #0
 800a5cc:	d1e5      	bne.n	800a59a <UART_DMAReceiveCplt+0x52>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a5ce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a5d0:	681b      	ldr	r3, [r3, #0]
 800a5d2:	3308      	adds	r3, #8
 800a5d4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5d8:	e853 3f00 	ldrex	r3, [r3]
 800a5dc:	623b      	str	r3, [r7, #32]
   return(result);
 800a5de:	6a3b      	ldr	r3, [r7, #32]
 800a5e0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a5e4:	663b      	str	r3, [r7, #96]	@ 0x60
 800a5e6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	3308      	adds	r3, #8
 800a5ec:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800a5ee:	633a      	str	r2, [r7, #48]	@ 0x30
 800a5f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a5f2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a5f4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a5f6:	e841 2300 	strex	r3, r2, [r1]
 800a5fa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a5fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5fe:	2b00      	cmp	r3, #0
 800a600:	d1e5      	bne.n	800a5ce <UART_DMAReceiveCplt+0x86>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800a602:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a604:	2220      	movs	r2, #32
 800a606:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a60a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a60c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a60e:	2b01      	cmp	r3, #1
 800a610:	d118      	bne.n	800a644 <UART_DMAReceiveCplt+0xfc>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a612:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a614:	681b      	ldr	r3, [r3, #0]
 800a616:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a618:	693b      	ldr	r3, [r7, #16]
 800a61a:	e853 3f00 	ldrex	r3, [r3]
 800a61e:	60fb      	str	r3, [r7, #12]
   return(result);
 800a620:	68fb      	ldr	r3, [r7, #12]
 800a622:	f023 0310 	bic.w	r3, r3, #16
 800a626:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a628:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a62a:	681b      	ldr	r3, [r3, #0]
 800a62c:	461a      	mov	r2, r3
 800a62e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a630:	61fb      	str	r3, [r7, #28]
 800a632:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a634:	69b9      	ldr	r1, [r7, #24]
 800a636:	69fa      	ldr	r2, [r7, #28]
 800a638:	e841 2300 	strex	r3, r2, [r1]
 800a63c:	617b      	str	r3, [r7, #20]
   return(result);
 800a63e:	697b      	ldr	r3, [r7, #20]
 800a640:	2b00      	cmp	r3, #0
 800a642:	d1e6      	bne.n	800a612 <UART_DMAReceiveCplt+0xca>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a644:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a646:	2200      	movs	r2, #0
 800a648:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a64a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a64c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a64e:	2b01      	cmp	r3, #1
 800a650:	d107      	bne.n	800a662 <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a652:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a654:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800a658:	4619      	mov	r1, r3
 800a65a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800a65c:	f7ff fa74 	bl	8009b48 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a660:	e002      	b.n	800a668 <UART_DMAReceiveCplt+0x120>
    HAL_UART_RxCpltCallback(huart);
 800a662:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800a664:	f7f7 fdd2 	bl	800220c <HAL_UART_RxCpltCallback>
}
 800a668:	bf00      	nop
 800a66a:	3770      	adds	r7, #112	@ 0x70
 800a66c:	46bd      	mov	sp, r7
 800a66e:	bd80      	pop	{r7, pc}

0800a670 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a670:	b580      	push	{r7, lr}
 800a672:	b084      	sub	sp, #16
 800a674:	af00      	add	r7, sp, #0
 800a676:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a67c:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800a67e:	68fb      	ldr	r3, [r7, #12]
 800a680:	2201      	movs	r2, #1
 800a682:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a684:	68fb      	ldr	r3, [r7, #12]
 800a686:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a688:	2b01      	cmp	r3, #1
 800a68a:	d109      	bne.n	800a6a0 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800a68c:	68fb      	ldr	r3, [r7, #12]
 800a68e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800a692:	085b      	lsrs	r3, r3, #1
 800a694:	b29b      	uxth	r3, r3
 800a696:	4619      	mov	r1, r3
 800a698:	68f8      	ldr	r0, [r7, #12]
 800a69a:	f7ff fa55 	bl	8009b48 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a69e:	e002      	b.n	800a6a6 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800a6a0:	68f8      	ldr	r0, [r7, #12]
 800a6a2:	f7ff fa3d 	bl	8009b20 <HAL_UART_RxHalfCpltCallback>
}
 800a6a6:	bf00      	nop
 800a6a8:	3710      	adds	r7, #16
 800a6aa:	46bd      	mov	sp, r7
 800a6ac:	bd80      	pop	{r7, pc}

0800a6ae <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800a6ae:	b580      	push	{r7, lr}
 800a6b0:	b086      	sub	sp, #24
 800a6b2:	af00      	add	r7, sp, #0
 800a6b4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a6ba:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800a6bc:	697b      	ldr	r3, [r7, #20]
 800a6be:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a6c0:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800a6c2:	697b      	ldr	r3, [r7, #20]
 800a6c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a6c8:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800a6ca:	697b      	ldr	r3, [r7, #20]
 800a6cc:	681b      	ldr	r3, [r3, #0]
 800a6ce:	689b      	ldr	r3, [r3, #8]
 800a6d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a6d4:	2b80      	cmp	r3, #128	@ 0x80
 800a6d6:	d109      	bne.n	800a6ec <UART_DMAError+0x3e>
 800a6d8:	693b      	ldr	r3, [r7, #16]
 800a6da:	2b21      	cmp	r3, #33	@ 0x21
 800a6dc:	d106      	bne.n	800a6ec <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800a6de:	697b      	ldr	r3, [r7, #20]
 800a6e0:	2200      	movs	r2, #0
 800a6e2:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    UART_EndTxTransfer(huart);
 800a6e6:	6978      	ldr	r0, [r7, #20]
 800a6e8:	f7ff fea4 	bl	800a434 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800a6ec:	697b      	ldr	r3, [r7, #20]
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	689b      	ldr	r3, [r3, #8]
 800a6f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a6f6:	2b40      	cmp	r3, #64	@ 0x40
 800a6f8:	d109      	bne.n	800a70e <UART_DMAError+0x60>
 800a6fa:	68fb      	ldr	r3, [r7, #12]
 800a6fc:	2b22      	cmp	r3, #34	@ 0x22
 800a6fe:	d106      	bne.n	800a70e <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800a700:	697b      	ldr	r3, [r7, #20]
 800a702:	2200      	movs	r2, #0
 800a704:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    UART_EndRxTransfer(huart);
 800a708:	6978      	ldr	r0, [r7, #20]
 800a70a:	f7ff feb9 	bl	800a480 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800a70e:	697b      	ldr	r3, [r7, #20]
 800a710:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a714:	f043 0210 	orr.w	r2, r3, #16
 800a718:	697b      	ldr	r3, [r7, #20]
 800a71a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a71e:	6978      	ldr	r0, [r7, #20]
 800a720:	f7ff fa08 	bl	8009b34 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a724:	bf00      	nop
 800a726:	3718      	adds	r7, #24
 800a728:	46bd      	mov	sp, r7
 800a72a:	bd80      	pop	{r7, pc}

0800a72c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a72c:	b580      	push	{r7, lr}
 800a72e:	b084      	sub	sp, #16
 800a730:	af00      	add	r7, sp, #0
 800a732:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a738:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800a73a:	68fb      	ldr	r3, [r7, #12]
 800a73c:	2200      	movs	r2, #0
 800a73e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 800a742:	68fb      	ldr	r3, [r7, #12]
 800a744:	2200      	movs	r2, #0
 800a746:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a74a:	68f8      	ldr	r0, [r7, #12]
 800a74c:	f7ff f9f2 	bl	8009b34 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a750:	bf00      	nop
 800a752:	3710      	adds	r7, #16
 800a754:	46bd      	mov	sp, r7
 800a756:	bd80      	pop	{r7, pc}

0800a758 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a758:	b580      	push	{r7, lr}
 800a75a:	b088      	sub	sp, #32
 800a75c:	af00      	add	r7, sp, #0
 800a75e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a766:	68fb      	ldr	r3, [r7, #12]
 800a768:	e853 3f00 	ldrex	r3, [r3]
 800a76c:	60bb      	str	r3, [r7, #8]
   return(result);
 800a76e:	68bb      	ldr	r3, [r7, #8]
 800a770:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a774:	61fb      	str	r3, [r7, #28]
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	681b      	ldr	r3, [r3, #0]
 800a77a:	461a      	mov	r2, r3
 800a77c:	69fb      	ldr	r3, [r7, #28]
 800a77e:	61bb      	str	r3, [r7, #24]
 800a780:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a782:	6979      	ldr	r1, [r7, #20]
 800a784:	69ba      	ldr	r2, [r7, #24]
 800a786:	e841 2300 	strex	r3, r2, [r1]
 800a78a:	613b      	str	r3, [r7, #16]
   return(result);
 800a78c:	693b      	ldr	r3, [r7, #16]
 800a78e:	2b00      	cmp	r3, #0
 800a790:	d1e6      	bne.n	800a760 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	2220      	movs	r2, #32
 800a796:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	2200      	movs	r2, #0
 800a79c:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a79e:	6878      	ldr	r0, [r7, #4]
 800a7a0:	f7ff f9b4 	bl	8009b0c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a7a4:	bf00      	nop
 800a7a6:	3720      	adds	r7, #32
 800a7a8:	46bd      	mov	sp, r7
 800a7aa:	bd80      	pop	{r7, pc}

0800a7ac <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a7ac:	b084      	sub	sp, #16
 800a7ae:	b580      	push	{r7, lr}
 800a7b0:	b084      	sub	sp, #16
 800a7b2:	af00      	add	r7, sp, #0
 800a7b4:	6078      	str	r0, [r7, #4]
 800a7b6:	f107 001c 	add.w	r0, r7, #28
 800a7ba:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a7be:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800a7c2:	2b01      	cmp	r3, #1
 800a7c4:	d121      	bne.n	800a80a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a7ca:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	68da      	ldr	r2, [r3, #12]
 800a7d6:	4b21      	ldr	r3, [pc, #132]	@ (800a85c <USB_CoreInit+0xb0>)
 800a7d8:	4013      	ands	r3, r2
 800a7da:	687a      	ldr	r2, [r7, #4]
 800a7dc:	60d3      	str	r3, [r2, #12]
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	68db      	ldr	r3, [r3, #12]
 800a7e2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800a7ea:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800a7ee:	2b01      	cmp	r3, #1
 800a7f0:	d105      	bne.n	800a7fe <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	68db      	ldr	r3, [r3, #12]
 800a7f6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800a7fe:	6878      	ldr	r0, [r7, #4]
 800a800:	f000 fa92 	bl	800ad28 <USB_CoreReset>
 800a804:	4603      	mov	r3, r0
 800a806:	73fb      	strb	r3, [r7, #15]
 800a808:	e010      	b.n	800a82c <USB_CoreInit+0x80>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	68db      	ldr	r3, [r3, #12]
 800a80e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800a816:	6878      	ldr	r0, [r7, #4]
 800a818:	f000 fa86 	bl	800ad28 <USB_CoreReset>
 800a81c:	4603      	mov	r3, r0
 800a81e:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a824:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 800a82c:	7fbb      	ldrb	r3, [r7, #30]
 800a82e:	2b01      	cmp	r3, #1
 800a830:	d10b      	bne.n	800a84a <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	689b      	ldr	r3, [r3, #8]
 800a836:	f043 0206 	orr.w	r2, r3, #6
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	689b      	ldr	r3, [r3, #8]
 800a842:	f043 0220 	orr.w	r2, r3, #32
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800a84a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a84c:	4618      	mov	r0, r3
 800a84e:	3710      	adds	r7, #16
 800a850:	46bd      	mov	sp, r7
 800a852:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a856:	b004      	add	sp, #16
 800a858:	4770      	bx	lr
 800a85a:	bf00      	nop
 800a85c:	ffbdffbf 	.word	0xffbdffbf

0800a860 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a860:	b480      	push	{r7}
 800a862:	b083      	sub	sp, #12
 800a864:	af00      	add	r7, sp, #0
 800a866:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	689b      	ldr	r3, [r3, #8]
 800a86c:	f023 0201 	bic.w	r2, r3, #1
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a874:	2300      	movs	r3, #0
}
 800a876:	4618      	mov	r0, r3
 800a878:	370c      	adds	r7, #12
 800a87a:	46bd      	mov	sp, r7
 800a87c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a880:	4770      	bx	lr

0800a882 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800a882:	b580      	push	{r7, lr}
 800a884:	b084      	sub	sp, #16
 800a886:	af00      	add	r7, sp, #0
 800a888:	6078      	str	r0, [r7, #4]
 800a88a:	460b      	mov	r3, r1
 800a88c:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800a88e:	2300      	movs	r3, #0
 800a890:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	68db      	ldr	r3, [r3, #12]
 800a896:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800a89e:	78fb      	ldrb	r3, [r7, #3]
 800a8a0:	2b01      	cmp	r3, #1
 800a8a2:	d115      	bne.n	800a8d0 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	68db      	ldr	r3, [r3, #12]
 800a8a8:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800a8b0:	200a      	movs	r0, #10
 800a8b2:	f7f9 fbf7 	bl	80040a4 <HAL_Delay>
      ms += 10U;
 800a8b6:	68fb      	ldr	r3, [r7, #12]
 800a8b8:	330a      	adds	r3, #10
 800a8ba:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800a8bc:	6878      	ldr	r0, [r7, #4]
 800a8be:	f000 fa25 	bl	800ad0c <USB_GetMode>
 800a8c2:	4603      	mov	r3, r0
 800a8c4:	2b01      	cmp	r3, #1
 800a8c6:	d01e      	beq.n	800a906 <USB_SetCurrentMode+0x84>
 800a8c8:	68fb      	ldr	r3, [r7, #12]
 800a8ca:	2bc7      	cmp	r3, #199	@ 0xc7
 800a8cc:	d9f0      	bls.n	800a8b0 <USB_SetCurrentMode+0x2e>
 800a8ce:	e01a      	b.n	800a906 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800a8d0:	78fb      	ldrb	r3, [r7, #3]
 800a8d2:	2b00      	cmp	r3, #0
 800a8d4:	d115      	bne.n	800a902 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	68db      	ldr	r3, [r3, #12]
 800a8da:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800a8e2:	200a      	movs	r0, #10
 800a8e4:	f7f9 fbde 	bl	80040a4 <HAL_Delay>
      ms += 10U;
 800a8e8:	68fb      	ldr	r3, [r7, #12]
 800a8ea:	330a      	adds	r3, #10
 800a8ec:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800a8ee:	6878      	ldr	r0, [r7, #4]
 800a8f0:	f000 fa0c 	bl	800ad0c <USB_GetMode>
 800a8f4:	4603      	mov	r3, r0
 800a8f6:	2b00      	cmp	r3, #0
 800a8f8:	d005      	beq.n	800a906 <USB_SetCurrentMode+0x84>
 800a8fa:	68fb      	ldr	r3, [r7, #12]
 800a8fc:	2bc7      	cmp	r3, #199	@ 0xc7
 800a8fe:	d9f0      	bls.n	800a8e2 <USB_SetCurrentMode+0x60>
 800a900:	e001      	b.n	800a906 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800a902:	2301      	movs	r3, #1
 800a904:	e005      	b.n	800a912 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800a906:	68fb      	ldr	r3, [r7, #12]
 800a908:	2bc8      	cmp	r3, #200	@ 0xc8
 800a90a:	d101      	bne.n	800a910 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800a90c:	2301      	movs	r3, #1
 800a90e:	e000      	b.n	800a912 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800a910:	2300      	movs	r3, #0
}
 800a912:	4618      	mov	r0, r3
 800a914:	3710      	adds	r7, #16
 800a916:	46bd      	mov	sp, r7
 800a918:	bd80      	pop	{r7, pc}
	...

0800a91c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a91c:	b084      	sub	sp, #16
 800a91e:	b580      	push	{r7, lr}
 800a920:	b086      	sub	sp, #24
 800a922:	af00      	add	r7, sp, #0
 800a924:	6078      	str	r0, [r7, #4]
 800a926:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800a92a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800a92e:	2300      	movs	r3, #0
 800a930:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800a936:	2300      	movs	r3, #0
 800a938:	613b      	str	r3, [r7, #16]
 800a93a:	e009      	b.n	800a950 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800a93c:	687a      	ldr	r2, [r7, #4]
 800a93e:	693b      	ldr	r3, [r7, #16]
 800a940:	3340      	adds	r3, #64	@ 0x40
 800a942:	009b      	lsls	r3, r3, #2
 800a944:	4413      	add	r3, r2
 800a946:	2200      	movs	r2, #0
 800a948:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800a94a:	693b      	ldr	r3, [r7, #16]
 800a94c:	3301      	adds	r3, #1
 800a94e:	613b      	str	r3, [r7, #16]
 800a950:	693b      	ldr	r3, [r7, #16]
 800a952:	2b0e      	cmp	r3, #14
 800a954:	d9f2      	bls.n	800a93c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800a956:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800a95a:	2b00      	cmp	r3, #0
 800a95c:	d11c      	bne.n	800a998 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a95e:	68fb      	ldr	r3, [r7, #12]
 800a960:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a964:	685b      	ldr	r3, [r3, #4]
 800a966:	68fa      	ldr	r2, [r7, #12]
 800a968:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a96c:	f043 0302 	orr.w	r3, r3, #2
 800a970:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a976:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	681b      	ldr	r3, [r3, #0]
 800a982:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	681b      	ldr	r3, [r3, #0]
 800a98e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	601a      	str	r2, [r3, #0]
 800a996:	e005      	b.n	800a9a4 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a99c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800a9a4:	68fb      	ldr	r3, [r7, #12]
 800a9a6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a9aa:	461a      	mov	r2, r3
 800a9ac:	2300      	movs	r3, #0
 800a9ae:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a9b0:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800a9b4:	2b01      	cmp	r3, #1
 800a9b6:	d10d      	bne.n	800a9d4 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800a9b8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a9bc:	2b00      	cmp	r3, #0
 800a9be:	d104      	bne.n	800a9ca <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800a9c0:	2100      	movs	r1, #0
 800a9c2:	6878      	ldr	r0, [r7, #4]
 800a9c4:	f000 f968 	bl	800ac98 <USB_SetDevSpeed>
 800a9c8:	e008      	b.n	800a9dc <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800a9ca:	2101      	movs	r1, #1
 800a9cc:	6878      	ldr	r0, [r7, #4]
 800a9ce:	f000 f963 	bl	800ac98 <USB_SetDevSpeed>
 800a9d2:	e003      	b.n	800a9dc <USB_DevInit+0xc0>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800a9d4:	2103      	movs	r1, #3
 800a9d6:	6878      	ldr	r0, [r7, #4]
 800a9d8:	f000 f95e 	bl	800ac98 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800a9dc:	2110      	movs	r1, #16
 800a9de:	6878      	ldr	r0, [r7, #4]
 800a9e0:	f000 f8fa 	bl	800abd8 <USB_FlushTxFifo>
 800a9e4:	4603      	mov	r3, r0
 800a9e6:	2b00      	cmp	r3, #0
 800a9e8:	d001      	beq.n	800a9ee <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 800a9ea:	2301      	movs	r3, #1
 800a9ec:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800a9ee:	6878      	ldr	r0, [r7, #4]
 800a9f0:	f000 f924 	bl	800ac3c <USB_FlushRxFifo>
 800a9f4:	4603      	mov	r3, r0
 800a9f6:	2b00      	cmp	r3, #0
 800a9f8:	d001      	beq.n	800a9fe <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 800a9fa:	2301      	movs	r3, #1
 800a9fc:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800a9fe:	68fb      	ldr	r3, [r7, #12]
 800aa00:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800aa04:	461a      	mov	r2, r3
 800aa06:	2300      	movs	r3, #0
 800aa08:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800aa0a:	68fb      	ldr	r3, [r7, #12]
 800aa0c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800aa10:	461a      	mov	r2, r3
 800aa12:	2300      	movs	r3, #0
 800aa14:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800aa16:	68fb      	ldr	r3, [r7, #12]
 800aa18:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800aa1c:	461a      	mov	r2, r3
 800aa1e:	2300      	movs	r3, #0
 800aa20:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800aa22:	2300      	movs	r3, #0
 800aa24:	613b      	str	r3, [r7, #16]
 800aa26:	e043      	b.n	800aab0 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800aa28:	693b      	ldr	r3, [r7, #16]
 800aa2a:	015a      	lsls	r2, r3, #5
 800aa2c:	68fb      	ldr	r3, [r7, #12]
 800aa2e:	4413      	add	r3, r2
 800aa30:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aa34:	681b      	ldr	r3, [r3, #0]
 800aa36:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800aa3a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800aa3e:	d118      	bne.n	800aa72 <USB_DevInit+0x156>
    {
      if (i == 0U)
 800aa40:	693b      	ldr	r3, [r7, #16]
 800aa42:	2b00      	cmp	r3, #0
 800aa44:	d10a      	bne.n	800aa5c <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800aa46:	693b      	ldr	r3, [r7, #16]
 800aa48:	015a      	lsls	r2, r3, #5
 800aa4a:	68fb      	ldr	r3, [r7, #12]
 800aa4c:	4413      	add	r3, r2
 800aa4e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aa52:	461a      	mov	r2, r3
 800aa54:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800aa58:	6013      	str	r3, [r2, #0]
 800aa5a:	e013      	b.n	800aa84 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800aa5c:	693b      	ldr	r3, [r7, #16]
 800aa5e:	015a      	lsls	r2, r3, #5
 800aa60:	68fb      	ldr	r3, [r7, #12]
 800aa62:	4413      	add	r3, r2
 800aa64:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aa68:	461a      	mov	r2, r3
 800aa6a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800aa6e:	6013      	str	r3, [r2, #0]
 800aa70:	e008      	b.n	800aa84 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800aa72:	693b      	ldr	r3, [r7, #16]
 800aa74:	015a      	lsls	r2, r3, #5
 800aa76:	68fb      	ldr	r3, [r7, #12]
 800aa78:	4413      	add	r3, r2
 800aa7a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aa7e:	461a      	mov	r2, r3
 800aa80:	2300      	movs	r3, #0
 800aa82:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800aa84:	693b      	ldr	r3, [r7, #16]
 800aa86:	015a      	lsls	r2, r3, #5
 800aa88:	68fb      	ldr	r3, [r7, #12]
 800aa8a:	4413      	add	r3, r2
 800aa8c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aa90:	461a      	mov	r2, r3
 800aa92:	2300      	movs	r3, #0
 800aa94:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800aa96:	693b      	ldr	r3, [r7, #16]
 800aa98:	015a      	lsls	r2, r3, #5
 800aa9a:	68fb      	ldr	r3, [r7, #12]
 800aa9c:	4413      	add	r3, r2
 800aa9e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aaa2:	461a      	mov	r2, r3
 800aaa4:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800aaa8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800aaaa:	693b      	ldr	r3, [r7, #16]
 800aaac:	3301      	adds	r3, #1
 800aaae:	613b      	str	r3, [r7, #16]
 800aab0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800aab4:	461a      	mov	r2, r3
 800aab6:	693b      	ldr	r3, [r7, #16]
 800aab8:	4293      	cmp	r3, r2
 800aaba:	d3b5      	bcc.n	800aa28 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800aabc:	2300      	movs	r3, #0
 800aabe:	613b      	str	r3, [r7, #16]
 800aac0:	e043      	b.n	800ab4a <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800aac2:	693b      	ldr	r3, [r7, #16]
 800aac4:	015a      	lsls	r2, r3, #5
 800aac6:	68fb      	ldr	r3, [r7, #12]
 800aac8:	4413      	add	r3, r2
 800aaca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aace:	681b      	ldr	r3, [r3, #0]
 800aad0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800aad4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800aad8:	d118      	bne.n	800ab0c <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 800aada:	693b      	ldr	r3, [r7, #16]
 800aadc:	2b00      	cmp	r3, #0
 800aade:	d10a      	bne.n	800aaf6 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800aae0:	693b      	ldr	r3, [r7, #16]
 800aae2:	015a      	lsls	r2, r3, #5
 800aae4:	68fb      	ldr	r3, [r7, #12]
 800aae6:	4413      	add	r3, r2
 800aae8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aaec:	461a      	mov	r2, r3
 800aaee:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800aaf2:	6013      	str	r3, [r2, #0]
 800aaf4:	e013      	b.n	800ab1e <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800aaf6:	693b      	ldr	r3, [r7, #16]
 800aaf8:	015a      	lsls	r2, r3, #5
 800aafa:	68fb      	ldr	r3, [r7, #12]
 800aafc:	4413      	add	r3, r2
 800aafe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ab02:	461a      	mov	r2, r3
 800ab04:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800ab08:	6013      	str	r3, [r2, #0]
 800ab0a:	e008      	b.n	800ab1e <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800ab0c:	693b      	ldr	r3, [r7, #16]
 800ab0e:	015a      	lsls	r2, r3, #5
 800ab10:	68fb      	ldr	r3, [r7, #12]
 800ab12:	4413      	add	r3, r2
 800ab14:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ab18:	461a      	mov	r2, r3
 800ab1a:	2300      	movs	r3, #0
 800ab1c:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800ab1e:	693b      	ldr	r3, [r7, #16]
 800ab20:	015a      	lsls	r2, r3, #5
 800ab22:	68fb      	ldr	r3, [r7, #12]
 800ab24:	4413      	add	r3, r2
 800ab26:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ab2a:	461a      	mov	r2, r3
 800ab2c:	2300      	movs	r3, #0
 800ab2e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800ab30:	693b      	ldr	r3, [r7, #16]
 800ab32:	015a      	lsls	r2, r3, #5
 800ab34:	68fb      	ldr	r3, [r7, #12]
 800ab36:	4413      	add	r3, r2
 800ab38:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ab3c:	461a      	mov	r2, r3
 800ab3e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800ab42:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ab44:	693b      	ldr	r3, [r7, #16]
 800ab46:	3301      	adds	r3, #1
 800ab48:	613b      	str	r3, [r7, #16]
 800ab4a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800ab4e:	461a      	mov	r2, r3
 800ab50:	693b      	ldr	r3, [r7, #16]
 800ab52:	4293      	cmp	r3, r2
 800ab54:	d3b5      	bcc.n	800aac2 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800ab56:	68fb      	ldr	r3, [r7, #12]
 800ab58:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ab5c:	691b      	ldr	r3, [r3, #16]
 800ab5e:	68fa      	ldr	r2, [r7, #12]
 800ab60:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800ab64:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ab68:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	2200      	movs	r2, #0
 800ab6e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800ab76:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800ab78:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800ab7c:	2b00      	cmp	r3, #0
 800ab7e:	d105      	bne.n	800ab8c <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	699b      	ldr	r3, [r3, #24]
 800ab84:	f043 0210 	orr.w	r2, r3, #16
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	699a      	ldr	r2, [r3, #24]
 800ab90:	4b0f      	ldr	r3, [pc, #60]	@ (800abd0 <USB_DevInit+0x2b4>)
 800ab92:	4313      	orrs	r3, r2
 800ab94:	687a      	ldr	r2, [r7, #4]
 800ab96:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800ab98:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800ab9c:	2b00      	cmp	r3, #0
 800ab9e:	d005      	beq.n	800abac <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	699b      	ldr	r3, [r3, #24]
 800aba4:	f043 0208 	orr.w	r2, r3, #8
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800abac:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800abb0:	2b01      	cmp	r3, #1
 800abb2:	d105      	bne.n	800abc0 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	699a      	ldr	r2, [r3, #24]
 800abb8:	4b06      	ldr	r3, [pc, #24]	@ (800abd4 <USB_DevInit+0x2b8>)
 800abba:	4313      	orrs	r3, r2
 800abbc:	687a      	ldr	r2, [r7, #4]
 800abbe:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800abc0:	7dfb      	ldrb	r3, [r7, #23]
}
 800abc2:	4618      	mov	r0, r3
 800abc4:	3718      	adds	r7, #24
 800abc6:	46bd      	mov	sp, r7
 800abc8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800abcc:	b004      	add	sp, #16
 800abce:	4770      	bx	lr
 800abd0:	803c3800 	.word	0x803c3800
 800abd4:	40000004 	.word	0x40000004

0800abd8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800abd8:	b480      	push	{r7}
 800abda:	b085      	sub	sp, #20
 800abdc:	af00      	add	r7, sp, #0
 800abde:	6078      	str	r0, [r7, #4]
 800abe0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800abe2:	2300      	movs	r3, #0
 800abe4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800abe6:	68fb      	ldr	r3, [r7, #12]
 800abe8:	3301      	adds	r3, #1
 800abea:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800abec:	68fb      	ldr	r3, [r7, #12]
 800abee:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800abf2:	d901      	bls.n	800abf8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800abf4:	2303      	movs	r3, #3
 800abf6:	e01b      	b.n	800ac30 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	691b      	ldr	r3, [r3, #16]
 800abfc:	2b00      	cmp	r3, #0
 800abfe:	daf2      	bge.n	800abe6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800ac00:	2300      	movs	r3, #0
 800ac02:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800ac04:	683b      	ldr	r3, [r7, #0]
 800ac06:	019b      	lsls	r3, r3, #6
 800ac08:	f043 0220 	orr.w	r2, r3, #32
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800ac10:	68fb      	ldr	r3, [r7, #12]
 800ac12:	3301      	adds	r3, #1
 800ac14:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800ac16:	68fb      	ldr	r3, [r7, #12]
 800ac18:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800ac1c:	d901      	bls.n	800ac22 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800ac1e:	2303      	movs	r3, #3
 800ac20:	e006      	b.n	800ac30 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	691b      	ldr	r3, [r3, #16]
 800ac26:	f003 0320 	and.w	r3, r3, #32
 800ac2a:	2b20      	cmp	r3, #32
 800ac2c:	d0f0      	beq.n	800ac10 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800ac2e:	2300      	movs	r3, #0
}
 800ac30:	4618      	mov	r0, r3
 800ac32:	3714      	adds	r7, #20
 800ac34:	46bd      	mov	sp, r7
 800ac36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac3a:	4770      	bx	lr

0800ac3c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800ac3c:	b480      	push	{r7}
 800ac3e:	b085      	sub	sp, #20
 800ac40:	af00      	add	r7, sp, #0
 800ac42:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800ac44:	2300      	movs	r3, #0
 800ac46:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800ac48:	68fb      	ldr	r3, [r7, #12]
 800ac4a:	3301      	adds	r3, #1
 800ac4c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800ac4e:	68fb      	ldr	r3, [r7, #12]
 800ac50:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800ac54:	d901      	bls.n	800ac5a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800ac56:	2303      	movs	r3, #3
 800ac58:	e018      	b.n	800ac8c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	691b      	ldr	r3, [r3, #16]
 800ac5e:	2b00      	cmp	r3, #0
 800ac60:	daf2      	bge.n	800ac48 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800ac62:	2300      	movs	r3, #0
 800ac64:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	2210      	movs	r2, #16
 800ac6a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800ac6c:	68fb      	ldr	r3, [r7, #12]
 800ac6e:	3301      	adds	r3, #1
 800ac70:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800ac72:	68fb      	ldr	r3, [r7, #12]
 800ac74:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800ac78:	d901      	bls.n	800ac7e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800ac7a:	2303      	movs	r3, #3
 800ac7c:	e006      	b.n	800ac8c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	691b      	ldr	r3, [r3, #16]
 800ac82:	f003 0310 	and.w	r3, r3, #16
 800ac86:	2b10      	cmp	r3, #16
 800ac88:	d0f0      	beq.n	800ac6c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800ac8a:	2300      	movs	r3, #0
}
 800ac8c:	4618      	mov	r0, r3
 800ac8e:	3714      	adds	r7, #20
 800ac90:	46bd      	mov	sp, r7
 800ac92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac96:	4770      	bx	lr

0800ac98 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800ac98:	b480      	push	{r7}
 800ac9a:	b085      	sub	sp, #20
 800ac9c:	af00      	add	r7, sp, #0
 800ac9e:	6078      	str	r0, [r7, #4]
 800aca0:	460b      	mov	r3, r1
 800aca2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800aca8:	68fb      	ldr	r3, [r7, #12]
 800acaa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800acae:	681a      	ldr	r2, [r3, #0]
 800acb0:	78fb      	ldrb	r3, [r7, #3]
 800acb2:	68f9      	ldr	r1, [r7, #12]
 800acb4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800acb8:	4313      	orrs	r3, r2
 800acba:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800acbc:	2300      	movs	r3, #0
}
 800acbe:	4618      	mov	r0, r3
 800acc0:	3714      	adds	r7, #20
 800acc2:	46bd      	mov	sp, r7
 800acc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acc8:	4770      	bx	lr

0800acca <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800acca:	b480      	push	{r7}
 800accc:	b085      	sub	sp, #20
 800acce:	af00      	add	r7, sp, #0
 800acd0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800acd6:	68fb      	ldr	r3, [r7, #12]
 800acd8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800acdc:	681b      	ldr	r3, [r3, #0]
 800acde:	68fa      	ldr	r2, [r7, #12]
 800ace0:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800ace4:	f023 0303 	bic.w	r3, r3, #3
 800ace8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800acea:	68fb      	ldr	r3, [r7, #12]
 800acec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800acf0:	685b      	ldr	r3, [r3, #4]
 800acf2:	68fa      	ldr	r2, [r7, #12]
 800acf4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800acf8:	f043 0302 	orr.w	r3, r3, #2
 800acfc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800acfe:	2300      	movs	r3, #0
}
 800ad00:	4618      	mov	r0, r3
 800ad02:	3714      	adds	r7, #20
 800ad04:	46bd      	mov	sp, r7
 800ad06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad0a:	4770      	bx	lr

0800ad0c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800ad0c:	b480      	push	{r7}
 800ad0e:	b083      	sub	sp, #12
 800ad10:	af00      	add	r7, sp, #0
 800ad12:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	695b      	ldr	r3, [r3, #20]
 800ad18:	f003 0301 	and.w	r3, r3, #1
}
 800ad1c:	4618      	mov	r0, r3
 800ad1e:	370c      	adds	r7, #12
 800ad20:	46bd      	mov	sp, r7
 800ad22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad26:	4770      	bx	lr

0800ad28 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800ad28:	b480      	push	{r7}
 800ad2a:	b085      	sub	sp, #20
 800ad2c:	af00      	add	r7, sp, #0
 800ad2e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800ad30:	2300      	movs	r3, #0
 800ad32:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800ad34:	68fb      	ldr	r3, [r7, #12]
 800ad36:	3301      	adds	r3, #1
 800ad38:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800ad3a:	68fb      	ldr	r3, [r7, #12]
 800ad3c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800ad40:	d901      	bls.n	800ad46 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800ad42:	2303      	movs	r3, #3
 800ad44:	e01b      	b.n	800ad7e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	691b      	ldr	r3, [r3, #16]
 800ad4a:	2b00      	cmp	r3, #0
 800ad4c:	daf2      	bge.n	800ad34 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800ad4e:	2300      	movs	r3, #0
 800ad50:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	691b      	ldr	r3, [r3, #16]
 800ad56:	f043 0201 	orr.w	r2, r3, #1
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800ad5e:	68fb      	ldr	r3, [r7, #12]
 800ad60:	3301      	adds	r3, #1
 800ad62:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800ad64:	68fb      	ldr	r3, [r7, #12]
 800ad66:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800ad6a:	d901      	bls.n	800ad70 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800ad6c:	2303      	movs	r3, #3
 800ad6e:	e006      	b.n	800ad7e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	691b      	ldr	r3, [r3, #16]
 800ad74:	f003 0301 	and.w	r3, r3, #1
 800ad78:	2b01      	cmp	r3, #1
 800ad7a:	d0f0      	beq.n	800ad5e <USB_CoreReset+0x36>

  return HAL_OK;
 800ad7c:	2300      	movs	r3, #0
}
 800ad7e:	4618      	mov	r0, r3
 800ad80:	3714      	adds	r7, #20
 800ad82:	46bd      	mov	sp, r7
 800ad84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad88:	4770      	bx	lr
	...

0800ad8c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800ad8c:	b580      	push	{r7, lr}
 800ad8e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800ad90:	4904      	ldr	r1, [pc, #16]	@ (800ada4 <MX_FATFS_Init+0x18>)
 800ad92:	4805      	ldr	r0, [pc, #20]	@ (800ada8 <MX_FATFS_Init+0x1c>)
 800ad94:	f000 fd94 	bl	800b8c0 <FATFS_LinkDriver>
 800ad98:	4603      	mov	r3, r0
 800ad9a:	461a      	mov	r2, r3
 800ad9c:	4b03      	ldr	r3, [pc, #12]	@ (800adac <MX_FATFS_Init+0x20>)
 800ad9e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800ada0:	bf00      	nop
 800ada2:	bd80      	pop	{r7, pc}
 800ada4:	20000f44 	.word	0x20000f44
 800ada8:	20000058 	.word	0x20000058
 800adac:	20000f40 	.word	0x20000f40

0800adb0 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800adb0:	b580      	push	{r7, lr}
 800adb2:	b082      	sub	sp, #8
 800adb4:	af00      	add	r7, sp, #0
 800adb6:	4603      	mov	r3, r0
 800adb8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return USER_SPI_initialize(pdrv);
 800adba:	79fb      	ldrb	r3, [r7, #7]
 800adbc:	4618      	mov	r0, r3
 800adbe:	f000 f9d7 	bl	800b170 <USER_SPI_initialize>
 800adc2:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 800adc4:	4618      	mov	r0, r3
 800adc6:	3708      	adds	r7, #8
 800adc8:	46bd      	mov	sp, r7
 800adca:	bd80      	pop	{r7, pc}

0800adcc <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800adcc:	b580      	push	{r7, lr}
 800adce:	b082      	sub	sp, #8
 800add0:	af00      	add	r7, sp, #0
 800add2:	4603      	mov	r3, r0
 800add4:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv);
 800add6:	79fb      	ldrb	r3, [r7, #7]
 800add8:	4618      	mov	r0, r3
 800adda:	f000 fabd 	bl	800b358 <USER_SPI_status>
 800adde:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 800ade0:	4618      	mov	r0, r3
 800ade2:	3708      	adds	r7, #8
 800ade4:	46bd      	mov	sp, r7
 800ade6:	bd80      	pop	{r7, pc}

0800ade8 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800ade8:	b580      	push	{r7, lr}
 800adea:	b084      	sub	sp, #16
 800adec:	af00      	add	r7, sp, #0
 800adee:	60b9      	str	r1, [r7, #8]
 800adf0:	607a      	str	r2, [r7, #4]
 800adf2:	603b      	str	r3, [r7, #0]
 800adf4:	4603      	mov	r3, r0
 800adf6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count);return RES_OK;
 800adf8:	7bf8      	ldrb	r0, [r7, #15]
 800adfa:	683b      	ldr	r3, [r7, #0]
 800adfc:	687a      	ldr	r2, [r7, #4]
 800adfe:	68b9      	ldr	r1, [r7, #8]
 800ae00:	f000 fac0 	bl	800b384 <USER_SPI_read>
 800ae04:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 800ae06:	4618      	mov	r0, r3
 800ae08:	3710      	adds	r7, #16
 800ae0a:	46bd      	mov	sp, r7
 800ae0c:	bd80      	pop	{r7, pc}

0800ae0e <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800ae0e:	b580      	push	{r7, lr}
 800ae10:	b084      	sub	sp, #16
 800ae12:	af00      	add	r7, sp, #0
 800ae14:	60b9      	str	r1, [r7, #8]
 800ae16:	607a      	str	r2, [r7, #4]
 800ae18:	603b      	str	r3, [r7, #0]
 800ae1a:	4603      	mov	r3, r0
 800ae1c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count);
 800ae1e:	7bf8      	ldrb	r0, [r7, #15]
 800ae20:	683b      	ldr	r3, [r7, #0]
 800ae22:	687a      	ldr	r2, [r7, #4]
 800ae24:	68b9      	ldr	r1, [r7, #8]
 800ae26:	f000 fb13 	bl	800b450 <USER_SPI_write>
 800ae2a:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 800ae2c:	4618      	mov	r0, r3
 800ae2e:	3710      	adds	r7, #16
 800ae30:	46bd      	mov	sp, r7
 800ae32:	bd80      	pop	{r7, pc}

0800ae34 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800ae34:	b580      	push	{r7, lr}
 800ae36:	b082      	sub	sp, #8
 800ae38:	af00      	add	r7, sp, #0
 800ae3a:	4603      	mov	r3, r0
 800ae3c:	603a      	str	r2, [r7, #0]
 800ae3e:	71fb      	strb	r3, [r7, #7]
 800ae40:	460b      	mov	r3, r1
 800ae42:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return USER_SPI_ioctl(pdrv, cmd, buff);
 800ae44:	79b9      	ldrb	r1, [r7, #6]
 800ae46:	79fb      	ldrb	r3, [r7, #7]
 800ae48:	683a      	ldr	r2, [r7, #0]
 800ae4a:	4618      	mov	r0, r3
 800ae4c:	f000 fb7c 	bl	800b548 <USER_SPI_ioctl>
 800ae50:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 800ae52:	4618      	mov	r0, r3
 800ae54:	3708      	adds	r7, #8
 800ae56:	46bd      	mov	sp, r7
 800ae58:	bd80      	pop	{r7, pc}
	...

0800ae5c <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 800ae5c:	b580      	push	{r7, lr}
 800ae5e:	b082      	sub	sp, #8
 800ae60:	af00      	add	r7, sp, #0
 800ae62:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 800ae64:	f7f9 f912 	bl	800408c <HAL_GetTick>
 800ae68:	4603      	mov	r3, r0
 800ae6a:	4a04      	ldr	r2, [pc, #16]	@ (800ae7c <SPI_Timer_On+0x20>)
 800ae6c:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 800ae6e:	4a04      	ldr	r2, [pc, #16]	@ (800ae80 <SPI_Timer_On+0x24>)
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	6013      	str	r3, [r2, #0]
}
 800ae74:	bf00      	nop
 800ae76:	3708      	adds	r7, #8
 800ae78:	46bd      	mov	sp, r7
 800ae7a:	bd80      	pop	{r7, pc}
 800ae7c:	20000f4c 	.word	0x20000f4c
 800ae80:	20000f50 	.word	0x20000f50

0800ae84 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 800ae84:	b580      	push	{r7, lr}
 800ae86:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 800ae88:	f7f9 f900 	bl	800408c <HAL_GetTick>
 800ae8c:	4602      	mov	r2, r0
 800ae8e:	4b06      	ldr	r3, [pc, #24]	@ (800aea8 <SPI_Timer_Status+0x24>)
 800ae90:	681b      	ldr	r3, [r3, #0]
 800ae92:	1ad2      	subs	r2, r2, r3
 800ae94:	4b05      	ldr	r3, [pc, #20]	@ (800aeac <SPI_Timer_Status+0x28>)
 800ae96:	681b      	ldr	r3, [r3, #0]
 800ae98:	429a      	cmp	r2, r3
 800ae9a:	bf34      	ite	cc
 800ae9c:	2301      	movcc	r3, #1
 800ae9e:	2300      	movcs	r3, #0
 800aea0:	b2db      	uxtb	r3, r3
}
 800aea2:	4618      	mov	r0, r3
 800aea4:	bd80      	pop	{r7, pc}
 800aea6:	bf00      	nop
 800aea8:	20000f4c 	.word	0x20000f4c
 800aeac:	20000f50 	.word	0x20000f50

0800aeb0 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 800aeb0:	b580      	push	{r7, lr}
 800aeb2:	b086      	sub	sp, #24
 800aeb4:	af02      	add	r7, sp, #8
 800aeb6:	4603      	mov	r3, r0
 800aeb8:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 800aeba:	f107 020f 	add.w	r2, r7, #15
 800aebe:	1df9      	adds	r1, r7, #7
 800aec0:	2332      	movs	r3, #50	@ 0x32
 800aec2:	9300      	str	r3, [sp, #0]
 800aec4:	2301      	movs	r3, #1
 800aec6:	4804      	ldr	r0, [pc, #16]	@ (800aed8 <xchg_spi+0x28>)
 800aec8:	f7fc f8fc 	bl	80070c4 <HAL_SPI_TransmitReceive>
    return rxDat;
 800aecc:	7bfb      	ldrb	r3, [r7, #15]
}
 800aece:	4618      	mov	r0, r3
 800aed0:	3710      	adds	r7, #16
 800aed2:	46bd      	mov	sp, r7
 800aed4:	bd80      	pop	{r7, pc}
 800aed6:	bf00      	nop
 800aed8:	2000017c 	.word	0x2000017c

0800aedc <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 800aedc:	b590      	push	{r4, r7, lr}
 800aede:	b085      	sub	sp, #20
 800aee0:	af00      	add	r7, sp, #0
 800aee2:	6078      	str	r0, [r7, #4]
 800aee4:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 800aee6:	2300      	movs	r3, #0
 800aee8:	60fb      	str	r3, [r7, #12]
 800aeea:	e00a      	b.n	800af02 <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 800aeec:	687a      	ldr	r2, [r7, #4]
 800aeee:	68fb      	ldr	r3, [r7, #12]
 800aef0:	18d4      	adds	r4, r2, r3
 800aef2:	20ff      	movs	r0, #255	@ 0xff
 800aef4:	f7ff ffdc 	bl	800aeb0 <xchg_spi>
 800aef8:	4603      	mov	r3, r0
 800aefa:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 800aefc:	68fb      	ldr	r3, [r7, #12]
 800aefe:	3301      	adds	r3, #1
 800af00:	60fb      	str	r3, [r7, #12]
 800af02:	68fa      	ldr	r2, [r7, #12]
 800af04:	683b      	ldr	r3, [r7, #0]
 800af06:	429a      	cmp	r2, r3
 800af08:	d3f0      	bcc.n	800aeec <rcvr_spi_multi+0x10>
	}
}
 800af0a:	bf00      	nop
 800af0c:	bf00      	nop
 800af0e:	3714      	adds	r7, #20
 800af10:	46bd      	mov	sp, r7
 800af12:	bd90      	pop	{r4, r7, pc}

0800af14 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 800af14:	b580      	push	{r7, lr}
 800af16:	b082      	sub	sp, #8
 800af18:	af00      	add	r7, sp, #0
 800af1a:	6078      	str	r0, [r7, #4]
 800af1c:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 800af1e:	683b      	ldr	r3, [r7, #0]
 800af20:	b29a      	uxth	r2, r3
 800af22:	f04f 33ff 	mov.w	r3, #4294967295
 800af26:	6879      	ldr	r1, [r7, #4]
 800af28:	4803      	ldr	r0, [pc, #12]	@ (800af38 <xmit_spi_multi+0x24>)
 800af2a:	f7fb ff56 	bl	8006dda <HAL_SPI_Transmit>
}
 800af2e:	bf00      	nop
 800af30:	3708      	adds	r7, #8
 800af32:	46bd      	mov	sp, r7
 800af34:	bd80      	pop	{r7, pc}
 800af36:	bf00      	nop
 800af38:	2000017c 	.word	0x2000017c

0800af3c <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 800af3c:	b580      	push	{r7, lr}
 800af3e:	b086      	sub	sp, #24
 800af40:	af00      	add	r7, sp, #0
 800af42:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 800af44:	f7f9 f8a2 	bl	800408c <HAL_GetTick>
 800af48:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 800af4e:	20ff      	movs	r0, #255	@ 0xff
 800af50:	f7ff ffae 	bl	800aeb0 <xchg_spi>
 800af54:	4603      	mov	r3, r0
 800af56:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 800af58:	7bfb      	ldrb	r3, [r7, #15]
 800af5a:	2bff      	cmp	r3, #255	@ 0xff
 800af5c:	d007      	beq.n	800af6e <wait_ready+0x32>
 800af5e:	f7f9 f895 	bl	800408c <HAL_GetTick>
 800af62:	4602      	mov	r2, r0
 800af64:	697b      	ldr	r3, [r7, #20]
 800af66:	1ad3      	subs	r3, r2, r3
 800af68:	693a      	ldr	r2, [r7, #16]
 800af6a:	429a      	cmp	r2, r3
 800af6c:	d8ef      	bhi.n	800af4e <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 800af6e:	7bfb      	ldrb	r3, [r7, #15]
 800af70:	2bff      	cmp	r3, #255	@ 0xff
 800af72:	bf0c      	ite	eq
 800af74:	2301      	moveq	r3, #1
 800af76:	2300      	movne	r3, #0
 800af78:	b2db      	uxtb	r3, r3
}
 800af7a:	4618      	mov	r0, r3
 800af7c:	3718      	adds	r7, #24
 800af7e:	46bd      	mov	sp, r7
 800af80:	bd80      	pop	{r7, pc}
	...

0800af84 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 800af84:	b580      	push	{r7, lr}
 800af86:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 800af88:	2201      	movs	r2, #1
 800af8a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800af8e:	4804      	ldr	r0, [pc, #16]	@ (800afa0 <despiselect+0x1c>)
 800af90:	f7f9 ff8c 	bl	8004eac <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 800af94:	20ff      	movs	r0, #255	@ 0xff
 800af96:	f7ff ff8b 	bl	800aeb0 <xchg_spi>

}
 800af9a:	bf00      	nop
 800af9c:	bd80      	pop	{r7, pc}
 800af9e:	bf00      	nop
 800afa0:	40020400 	.word	0x40020400

0800afa4 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 800afa4:	b580      	push	{r7, lr}
 800afa6:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 800afa8:	2200      	movs	r2, #0
 800afaa:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800afae:	480a      	ldr	r0, [pc, #40]	@ (800afd8 <spiselect+0x34>)
 800afb0:	f7f9 ff7c 	bl	8004eac <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 800afb4:	20ff      	movs	r0, #255	@ 0xff
 800afb6:	f7ff ff7b 	bl	800aeb0 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 800afba:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800afbe:	f7ff ffbd 	bl	800af3c <wait_ready>
 800afc2:	4603      	mov	r3, r0
 800afc4:	2b00      	cmp	r3, #0
 800afc6:	d001      	beq.n	800afcc <spiselect+0x28>
 800afc8:	2301      	movs	r3, #1
 800afca:	e002      	b.n	800afd2 <spiselect+0x2e>

	despiselect();
 800afcc:	f7ff ffda 	bl	800af84 <despiselect>
	return 0;	/* Timeout */
 800afd0:	2300      	movs	r3, #0
}
 800afd2:	4618      	mov	r0, r3
 800afd4:	bd80      	pop	{r7, pc}
 800afd6:	bf00      	nop
 800afd8:	40020400 	.word	0x40020400

0800afdc <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 800afdc:	b580      	push	{r7, lr}
 800afde:	b084      	sub	sp, #16
 800afe0:	af00      	add	r7, sp, #0
 800afe2:	6078      	str	r0, [r7, #4]
 800afe4:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 800afe6:	20c8      	movs	r0, #200	@ 0xc8
 800afe8:	f7ff ff38 	bl	800ae5c <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 800afec:	20ff      	movs	r0, #255	@ 0xff
 800afee:	f7ff ff5f 	bl	800aeb0 <xchg_spi>
 800aff2:	4603      	mov	r3, r0
 800aff4:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 800aff6:	7bfb      	ldrb	r3, [r7, #15]
 800aff8:	2bff      	cmp	r3, #255	@ 0xff
 800affa:	d104      	bne.n	800b006 <rcvr_datablock+0x2a>
 800affc:	f7ff ff42 	bl	800ae84 <SPI_Timer_Status>
 800b000:	4603      	mov	r3, r0
 800b002:	2b00      	cmp	r3, #0
 800b004:	d1f2      	bne.n	800afec <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 800b006:	7bfb      	ldrb	r3, [r7, #15]
 800b008:	2bfe      	cmp	r3, #254	@ 0xfe
 800b00a:	d001      	beq.n	800b010 <rcvr_datablock+0x34>
 800b00c:	2300      	movs	r3, #0
 800b00e:	e00a      	b.n	800b026 <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 800b010:	6839      	ldr	r1, [r7, #0]
 800b012:	6878      	ldr	r0, [r7, #4]
 800b014:	f7ff ff62 	bl	800aedc <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 800b018:	20ff      	movs	r0, #255	@ 0xff
 800b01a:	f7ff ff49 	bl	800aeb0 <xchg_spi>
 800b01e:	20ff      	movs	r0, #255	@ 0xff
 800b020:	f7ff ff46 	bl	800aeb0 <xchg_spi>

	return 1;						/* Function succeeded */
 800b024:	2301      	movs	r3, #1
}
 800b026:	4618      	mov	r0, r3
 800b028:	3710      	adds	r7, #16
 800b02a:	46bd      	mov	sp, r7
 800b02c:	bd80      	pop	{r7, pc}

0800b02e <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 800b02e:	b580      	push	{r7, lr}
 800b030:	b084      	sub	sp, #16
 800b032:	af00      	add	r7, sp, #0
 800b034:	6078      	str	r0, [r7, #4]
 800b036:	460b      	mov	r3, r1
 800b038:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 800b03a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800b03e:	f7ff ff7d 	bl	800af3c <wait_ready>
 800b042:	4603      	mov	r3, r0
 800b044:	2b00      	cmp	r3, #0
 800b046:	d101      	bne.n	800b04c <xmit_datablock+0x1e>
 800b048:	2300      	movs	r3, #0
 800b04a:	e01e      	b.n	800b08a <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 800b04c:	78fb      	ldrb	r3, [r7, #3]
 800b04e:	4618      	mov	r0, r3
 800b050:	f7ff ff2e 	bl	800aeb0 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 800b054:	78fb      	ldrb	r3, [r7, #3]
 800b056:	2bfd      	cmp	r3, #253	@ 0xfd
 800b058:	d016      	beq.n	800b088 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 800b05a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800b05e:	6878      	ldr	r0, [r7, #4]
 800b060:	f7ff ff58 	bl	800af14 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 800b064:	20ff      	movs	r0, #255	@ 0xff
 800b066:	f7ff ff23 	bl	800aeb0 <xchg_spi>
 800b06a:	20ff      	movs	r0, #255	@ 0xff
 800b06c:	f7ff ff20 	bl	800aeb0 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 800b070:	20ff      	movs	r0, #255	@ 0xff
 800b072:	f7ff ff1d 	bl	800aeb0 <xchg_spi>
 800b076:	4603      	mov	r3, r0
 800b078:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 800b07a:	7bfb      	ldrb	r3, [r7, #15]
 800b07c:	f003 031f 	and.w	r3, r3, #31
 800b080:	2b05      	cmp	r3, #5
 800b082:	d001      	beq.n	800b088 <xmit_datablock+0x5a>
 800b084:	2300      	movs	r3, #0
 800b086:	e000      	b.n	800b08a <xmit_datablock+0x5c>
	}
	return 1;
 800b088:	2301      	movs	r3, #1
}
 800b08a:	4618      	mov	r0, r3
 800b08c:	3710      	adds	r7, #16
 800b08e:	46bd      	mov	sp, r7
 800b090:	bd80      	pop	{r7, pc}

0800b092 <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 800b092:	b580      	push	{r7, lr}
 800b094:	b084      	sub	sp, #16
 800b096:	af00      	add	r7, sp, #0
 800b098:	4603      	mov	r3, r0
 800b09a:	6039      	str	r1, [r7, #0]
 800b09c:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 800b09e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b0a2:	2b00      	cmp	r3, #0
 800b0a4:	da0e      	bge.n	800b0c4 <send_cmd+0x32>
		cmd &= 0x7F;
 800b0a6:	79fb      	ldrb	r3, [r7, #7]
 800b0a8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b0ac:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 800b0ae:	2100      	movs	r1, #0
 800b0b0:	2037      	movs	r0, #55	@ 0x37
 800b0b2:	f7ff ffee 	bl	800b092 <send_cmd>
 800b0b6:	4603      	mov	r3, r0
 800b0b8:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 800b0ba:	7bbb      	ldrb	r3, [r7, #14]
 800b0bc:	2b01      	cmp	r3, #1
 800b0be:	d901      	bls.n	800b0c4 <send_cmd+0x32>
 800b0c0:	7bbb      	ldrb	r3, [r7, #14]
 800b0c2:	e051      	b.n	800b168 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 800b0c4:	79fb      	ldrb	r3, [r7, #7]
 800b0c6:	2b0c      	cmp	r3, #12
 800b0c8:	d008      	beq.n	800b0dc <send_cmd+0x4a>
		despiselect();
 800b0ca:	f7ff ff5b 	bl	800af84 <despiselect>
		if (!spiselect()) return 0xFF;
 800b0ce:	f7ff ff69 	bl	800afa4 <spiselect>
 800b0d2:	4603      	mov	r3, r0
 800b0d4:	2b00      	cmp	r3, #0
 800b0d6:	d101      	bne.n	800b0dc <send_cmd+0x4a>
 800b0d8:	23ff      	movs	r3, #255	@ 0xff
 800b0da:	e045      	b.n	800b168 <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 800b0dc:	79fb      	ldrb	r3, [r7, #7]
 800b0de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b0e2:	b2db      	uxtb	r3, r3
 800b0e4:	4618      	mov	r0, r3
 800b0e6:	f7ff fee3 	bl	800aeb0 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 800b0ea:	683b      	ldr	r3, [r7, #0]
 800b0ec:	0e1b      	lsrs	r3, r3, #24
 800b0ee:	b2db      	uxtb	r3, r3
 800b0f0:	4618      	mov	r0, r3
 800b0f2:	f7ff fedd 	bl	800aeb0 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 800b0f6:	683b      	ldr	r3, [r7, #0]
 800b0f8:	0c1b      	lsrs	r3, r3, #16
 800b0fa:	b2db      	uxtb	r3, r3
 800b0fc:	4618      	mov	r0, r3
 800b0fe:	f7ff fed7 	bl	800aeb0 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 800b102:	683b      	ldr	r3, [r7, #0]
 800b104:	0a1b      	lsrs	r3, r3, #8
 800b106:	b2db      	uxtb	r3, r3
 800b108:	4618      	mov	r0, r3
 800b10a:	f7ff fed1 	bl	800aeb0 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 800b10e:	683b      	ldr	r3, [r7, #0]
 800b110:	b2db      	uxtb	r3, r3
 800b112:	4618      	mov	r0, r3
 800b114:	f7ff fecc 	bl	800aeb0 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 800b118:	2301      	movs	r3, #1
 800b11a:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 800b11c:	79fb      	ldrb	r3, [r7, #7]
 800b11e:	2b00      	cmp	r3, #0
 800b120:	d101      	bne.n	800b126 <send_cmd+0x94>
 800b122:	2395      	movs	r3, #149	@ 0x95
 800b124:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 800b126:	79fb      	ldrb	r3, [r7, #7]
 800b128:	2b08      	cmp	r3, #8
 800b12a:	d101      	bne.n	800b130 <send_cmd+0x9e>
 800b12c:	2387      	movs	r3, #135	@ 0x87
 800b12e:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 800b130:	7bfb      	ldrb	r3, [r7, #15]
 800b132:	4618      	mov	r0, r3
 800b134:	f7ff febc 	bl	800aeb0 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 800b138:	79fb      	ldrb	r3, [r7, #7]
 800b13a:	2b0c      	cmp	r3, #12
 800b13c:	d102      	bne.n	800b144 <send_cmd+0xb2>
 800b13e:	20ff      	movs	r0, #255	@ 0xff
 800b140:	f7ff feb6 	bl	800aeb0 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 800b144:	230a      	movs	r3, #10
 800b146:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 800b148:	20ff      	movs	r0, #255	@ 0xff
 800b14a:	f7ff feb1 	bl	800aeb0 <xchg_spi>
 800b14e:	4603      	mov	r3, r0
 800b150:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 800b152:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b156:	2b00      	cmp	r3, #0
 800b158:	da05      	bge.n	800b166 <send_cmd+0xd4>
 800b15a:	7bfb      	ldrb	r3, [r7, #15]
 800b15c:	3b01      	subs	r3, #1
 800b15e:	73fb      	strb	r3, [r7, #15]
 800b160:	7bfb      	ldrb	r3, [r7, #15]
 800b162:	2b00      	cmp	r3, #0
 800b164:	d1f0      	bne.n	800b148 <send_cmd+0xb6>

	return res;							/* Return received response */
 800b166:	7bbb      	ldrb	r3, [r7, #14]
}
 800b168:	4618      	mov	r0, r3
 800b16a:	3710      	adds	r7, #16
 800b16c:	46bd      	mov	sp, r7
 800b16e:	bd80      	pop	{r7, pc}

0800b170 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 800b170:	b590      	push	{r4, r7, lr}
 800b172:	b085      	sub	sp, #20
 800b174:	af00      	add	r7, sp, #0
 800b176:	4603      	mov	r3, r0
 800b178:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 800b17a:	79fb      	ldrb	r3, [r7, #7]
 800b17c:	2b00      	cmp	r3, #0
 800b17e:	d001      	beq.n	800b184 <USER_SPI_initialize+0x14>
 800b180:	2301      	movs	r3, #1
 800b182:	e0dc      	b.n	800b33e <USER_SPI_initialize+0x1ce>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 800b184:	4b70      	ldr	r3, [pc, #448]	@ (800b348 <USER_SPI_initialize+0x1d8>)
 800b186:	781b      	ldrb	r3, [r3, #0]
 800b188:	b2db      	uxtb	r3, r3
 800b18a:	f003 0302 	and.w	r3, r3, #2
 800b18e:	2b00      	cmp	r3, #0
 800b190:	d003      	beq.n	800b19a <USER_SPI_initialize+0x2a>
 800b192:	4b6d      	ldr	r3, [pc, #436]	@ (800b348 <USER_SPI_initialize+0x1d8>)
 800b194:	781b      	ldrb	r3, [r3, #0]
 800b196:	b2db      	uxtb	r3, r3
 800b198:	e0d1      	b.n	800b33e <USER_SPI_initialize+0x1ce>
	flag = Stat;
 800b19a:	4b6b      	ldr	r3, [pc, #428]	@ (800b348 <USER_SPI_initialize+0x1d8>)
 800b19c:	781b      	ldrb	r3, [r3, #0]
 800b19e:	b2db      	uxtb	r3, r3
 800b1a0:	461a      	mov	r2, r3
 800b1a2:	4b6a      	ldr	r3, [pc, #424]	@ (800b34c <USER_SPI_initialize+0x1dc>)
 800b1a4:	601a      	str	r2, [r3, #0]

	FCLK_SLOW();
 800b1a6:	4b6a      	ldr	r3, [pc, #424]	@ (800b350 <USER_SPI_initialize+0x1e0>)
 800b1a8:	681b      	ldr	r3, [r3, #0]
 800b1aa:	681b      	ldr	r3, [r3, #0]
 800b1ac:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 800b1b0:	4b67      	ldr	r3, [pc, #412]	@ (800b350 <USER_SPI_initialize+0x1e0>)
 800b1b2:	681b      	ldr	r3, [r3, #0]
 800b1b4:	f042 0230 	orr.w	r2, r2, #48	@ 0x30
 800b1b8:	601a      	str	r2, [r3, #0]
	//SD_SPI_HANDLE.Instance->CR1 = SPI_BAUDRATEPRESCALER_128;


	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 800b1ba:	230a      	movs	r3, #10
 800b1bc:	73fb      	strb	r3, [r7, #15]
 800b1be:	e005      	b.n	800b1cc <USER_SPI_initialize+0x5c>
 800b1c0:	20ff      	movs	r0, #255	@ 0xff
 800b1c2:	f7ff fe75 	bl	800aeb0 <xchg_spi>
 800b1c6:	7bfb      	ldrb	r3, [r7, #15]
 800b1c8:	3b01      	subs	r3, #1
 800b1ca:	73fb      	strb	r3, [r7, #15]
 800b1cc:	7bfb      	ldrb	r3, [r7, #15]
 800b1ce:	2b00      	cmp	r3, #0
 800b1d0:	d1f6      	bne.n	800b1c0 <USER_SPI_initialize+0x50>

	ty = 0;
 800b1d2:	2300      	movs	r3, #0
 800b1d4:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 800b1d6:	2100      	movs	r1, #0
 800b1d8:	2000      	movs	r0, #0
 800b1da:	f7ff ff5a 	bl	800b092 <send_cmd>
 800b1de:	4603      	mov	r3, r0
 800b1e0:	2b01      	cmp	r3, #1
 800b1e2:	f040 808b 	bne.w	800b2fc <USER_SPI_initialize+0x18c>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 800b1e6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800b1ea:	f7ff fe37 	bl	800ae5c <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 800b1ee:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 800b1f2:	2008      	movs	r0, #8
 800b1f4:	f7ff ff4d 	bl	800b092 <send_cmd>
 800b1f8:	4603      	mov	r3, r0
 800b1fa:	2b01      	cmp	r3, #1
 800b1fc:	d151      	bne.n	800b2a2 <USER_SPI_initialize+0x132>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 800b1fe:	2300      	movs	r3, #0
 800b200:	73fb      	strb	r3, [r7, #15]
 800b202:	e00d      	b.n	800b220 <USER_SPI_initialize+0xb0>
 800b204:	7bfc      	ldrb	r4, [r7, #15]
 800b206:	20ff      	movs	r0, #255	@ 0xff
 800b208:	f7ff fe52 	bl	800aeb0 <xchg_spi>
 800b20c:	4603      	mov	r3, r0
 800b20e:	461a      	mov	r2, r3
 800b210:	f104 0310 	add.w	r3, r4, #16
 800b214:	443b      	add	r3, r7
 800b216:	f803 2c08 	strb.w	r2, [r3, #-8]
 800b21a:	7bfb      	ldrb	r3, [r7, #15]
 800b21c:	3301      	adds	r3, #1
 800b21e:	73fb      	strb	r3, [r7, #15]
 800b220:	7bfb      	ldrb	r3, [r7, #15]
 800b222:	2b03      	cmp	r3, #3
 800b224:	d9ee      	bls.n	800b204 <USER_SPI_initialize+0x94>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 800b226:	7abb      	ldrb	r3, [r7, #10]
 800b228:	2b01      	cmp	r3, #1
 800b22a:	d167      	bne.n	800b2fc <USER_SPI_initialize+0x18c>
 800b22c:	7afb      	ldrb	r3, [r7, #11]
 800b22e:	2baa      	cmp	r3, #170	@ 0xaa
 800b230:	d164      	bne.n	800b2fc <USER_SPI_initialize+0x18c>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 800b232:	bf00      	nop
 800b234:	f7ff fe26 	bl	800ae84 <SPI_Timer_Status>
 800b238:	4603      	mov	r3, r0
 800b23a:	2b00      	cmp	r3, #0
 800b23c:	d007      	beq.n	800b24e <USER_SPI_initialize+0xde>
 800b23e:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800b242:	20a9      	movs	r0, #169	@ 0xa9
 800b244:	f7ff ff25 	bl	800b092 <send_cmd>
 800b248:	4603      	mov	r3, r0
 800b24a:	2b00      	cmp	r3, #0
 800b24c:	d1f2      	bne.n	800b234 <USER_SPI_initialize+0xc4>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 800b24e:	f7ff fe19 	bl	800ae84 <SPI_Timer_Status>
 800b252:	4603      	mov	r3, r0
 800b254:	2b00      	cmp	r3, #0
 800b256:	d051      	beq.n	800b2fc <USER_SPI_initialize+0x18c>
 800b258:	2100      	movs	r1, #0
 800b25a:	203a      	movs	r0, #58	@ 0x3a
 800b25c:	f7ff ff19 	bl	800b092 <send_cmd>
 800b260:	4603      	mov	r3, r0
 800b262:	2b00      	cmp	r3, #0
 800b264:	d14a      	bne.n	800b2fc <USER_SPI_initialize+0x18c>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 800b266:	2300      	movs	r3, #0
 800b268:	73fb      	strb	r3, [r7, #15]
 800b26a:	e00d      	b.n	800b288 <USER_SPI_initialize+0x118>
 800b26c:	7bfc      	ldrb	r4, [r7, #15]
 800b26e:	20ff      	movs	r0, #255	@ 0xff
 800b270:	f7ff fe1e 	bl	800aeb0 <xchg_spi>
 800b274:	4603      	mov	r3, r0
 800b276:	461a      	mov	r2, r3
 800b278:	f104 0310 	add.w	r3, r4, #16
 800b27c:	443b      	add	r3, r7
 800b27e:	f803 2c08 	strb.w	r2, [r3, #-8]
 800b282:	7bfb      	ldrb	r3, [r7, #15]
 800b284:	3301      	adds	r3, #1
 800b286:	73fb      	strb	r3, [r7, #15]
 800b288:	7bfb      	ldrb	r3, [r7, #15]
 800b28a:	2b03      	cmp	r3, #3
 800b28c:	d9ee      	bls.n	800b26c <USER_SPI_initialize+0xfc>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 800b28e:	7a3b      	ldrb	r3, [r7, #8]
 800b290:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b294:	2b00      	cmp	r3, #0
 800b296:	d001      	beq.n	800b29c <USER_SPI_initialize+0x12c>
 800b298:	230c      	movs	r3, #12
 800b29a:	e000      	b.n	800b29e <USER_SPI_initialize+0x12e>
 800b29c:	2304      	movs	r3, #4
 800b29e:	737b      	strb	r3, [r7, #13]
 800b2a0:	e02c      	b.n	800b2fc <USER_SPI_initialize+0x18c>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 800b2a2:	2100      	movs	r1, #0
 800b2a4:	20a9      	movs	r0, #169	@ 0xa9
 800b2a6:	f7ff fef4 	bl	800b092 <send_cmd>
 800b2aa:	4603      	mov	r3, r0
 800b2ac:	2b01      	cmp	r3, #1
 800b2ae:	d804      	bhi.n	800b2ba <USER_SPI_initialize+0x14a>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 800b2b0:	2302      	movs	r3, #2
 800b2b2:	737b      	strb	r3, [r7, #13]
 800b2b4:	23a9      	movs	r3, #169	@ 0xa9
 800b2b6:	73bb      	strb	r3, [r7, #14]
 800b2b8:	e003      	b.n	800b2c2 <USER_SPI_initialize+0x152>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 800b2ba:	2301      	movs	r3, #1
 800b2bc:	737b      	strb	r3, [r7, #13]
 800b2be:	2301      	movs	r3, #1
 800b2c0:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 800b2c2:	bf00      	nop
 800b2c4:	f7ff fdde 	bl	800ae84 <SPI_Timer_Status>
 800b2c8:	4603      	mov	r3, r0
 800b2ca:	2b00      	cmp	r3, #0
 800b2cc:	d007      	beq.n	800b2de <USER_SPI_initialize+0x16e>
 800b2ce:	7bbb      	ldrb	r3, [r7, #14]
 800b2d0:	2100      	movs	r1, #0
 800b2d2:	4618      	mov	r0, r3
 800b2d4:	f7ff fedd 	bl	800b092 <send_cmd>
 800b2d8:	4603      	mov	r3, r0
 800b2da:	2b00      	cmp	r3, #0
 800b2dc:	d1f2      	bne.n	800b2c4 <USER_SPI_initialize+0x154>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 800b2de:	f7ff fdd1 	bl	800ae84 <SPI_Timer_Status>
 800b2e2:	4603      	mov	r3, r0
 800b2e4:	2b00      	cmp	r3, #0
 800b2e6:	d007      	beq.n	800b2f8 <USER_SPI_initialize+0x188>
 800b2e8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800b2ec:	2010      	movs	r0, #16
 800b2ee:	f7ff fed0 	bl	800b092 <send_cmd>
 800b2f2:	4603      	mov	r3, r0
 800b2f4:	2b00      	cmp	r3, #0
 800b2f6:	d001      	beq.n	800b2fc <USER_SPI_initialize+0x18c>
				ty = 0;
 800b2f8:	2300      	movs	r3, #0
 800b2fa:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 800b2fc:	4a15      	ldr	r2, [pc, #84]	@ (800b354 <USER_SPI_initialize+0x1e4>)
 800b2fe:	7b7b      	ldrb	r3, [r7, #13]
 800b300:	7013      	strb	r3, [r2, #0]
	despiselect();
 800b302:	f7ff fe3f 	bl	800af84 <despiselect>

	if (ty) {			/* OK */
 800b306:	7b7b      	ldrb	r3, [r7, #13]
 800b308:	2b00      	cmp	r3, #0
 800b30a:	d012      	beq.n	800b332 <USER_SPI_initialize+0x1c2>
		FCLK_FAST();			/* Set fast clock */
 800b30c:	4b10      	ldr	r3, [pc, #64]	@ (800b350 <USER_SPI_initialize+0x1e0>)
 800b30e:	681b      	ldr	r3, [r3, #0]
 800b310:	681b      	ldr	r3, [r3, #0]
 800b312:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 800b316:	4b0e      	ldr	r3, [pc, #56]	@ (800b350 <USER_SPI_initialize+0x1e0>)
 800b318:	681b      	ldr	r3, [r3, #0]
 800b31a:	f042 0210 	orr.w	r2, r2, #16
 800b31e:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 800b320:	4b09      	ldr	r3, [pc, #36]	@ (800b348 <USER_SPI_initialize+0x1d8>)
 800b322:	781b      	ldrb	r3, [r3, #0]
 800b324:	b2db      	uxtb	r3, r3
 800b326:	f023 0301 	bic.w	r3, r3, #1
 800b32a:	b2da      	uxtb	r2, r3
 800b32c:	4b06      	ldr	r3, [pc, #24]	@ (800b348 <USER_SPI_initialize+0x1d8>)
 800b32e:	701a      	strb	r2, [r3, #0]
 800b330:	e002      	b.n	800b338 <USER_SPI_initialize+0x1c8>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 800b332:	4b05      	ldr	r3, [pc, #20]	@ (800b348 <USER_SPI_initialize+0x1d8>)
 800b334:	2201      	movs	r2, #1
 800b336:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 800b338:	4b03      	ldr	r3, [pc, #12]	@ (800b348 <USER_SPI_initialize+0x1d8>)
 800b33a:	781b      	ldrb	r3, [r3, #0]
 800b33c:	b2db      	uxtb	r3, r3
}
 800b33e:	4618      	mov	r0, r3
 800b340:	3714      	adds	r7, #20
 800b342:	46bd      	mov	sp, r7
 800b344:	bd90      	pop	{r4, r7, pc}
 800b346:	bf00      	nop
 800b348:	2000006c 	.word	0x2000006c
 800b34c:	20000d54 	.word	0x20000d54
 800b350:	2000017c 	.word	0x2000017c
 800b354:	20000f48 	.word	0x20000f48

0800b358 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 800b358:	b480      	push	{r7}
 800b35a:	b083      	sub	sp, #12
 800b35c:	af00      	add	r7, sp, #0
 800b35e:	4603      	mov	r3, r0
 800b360:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 800b362:	79fb      	ldrb	r3, [r7, #7]
 800b364:	2b00      	cmp	r3, #0
 800b366:	d001      	beq.n	800b36c <USER_SPI_status+0x14>
 800b368:	2301      	movs	r3, #1
 800b36a:	e002      	b.n	800b372 <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 800b36c:	4b04      	ldr	r3, [pc, #16]	@ (800b380 <USER_SPI_status+0x28>)
 800b36e:	781b      	ldrb	r3, [r3, #0]
 800b370:	b2db      	uxtb	r3, r3
}
 800b372:	4618      	mov	r0, r3
 800b374:	370c      	adds	r7, #12
 800b376:	46bd      	mov	sp, r7
 800b378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b37c:	4770      	bx	lr
 800b37e:	bf00      	nop
 800b380:	2000006c 	.word	0x2000006c

0800b384 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 800b384:	b580      	push	{r7, lr}
 800b386:	b084      	sub	sp, #16
 800b388:	af00      	add	r7, sp, #0
 800b38a:	60b9      	str	r1, [r7, #8]
 800b38c:	607a      	str	r2, [r7, #4]
 800b38e:	603b      	str	r3, [r7, #0]
 800b390:	4603      	mov	r3, r0
 800b392:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 800b394:	7bfb      	ldrb	r3, [r7, #15]
 800b396:	2b00      	cmp	r3, #0
 800b398:	d102      	bne.n	800b3a0 <USER_SPI_read+0x1c>
 800b39a:	683b      	ldr	r3, [r7, #0]
 800b39c:	2b00      	cmp	r3, #0
 800b39e:	d101      	bne.n	800b3a4 <USER_SPI_read+0x20>
 800b3a0:	2304      	movs	r3, #4
 800b3a2:	e04d      	b.n	800b440 <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 800b3a4:	4b28      	ldr	r3, [pc, #160]	@ (800b448 <USER_SPI_read+0xc4>)
 800b3a6:	781b      	ldrb	r3, [r3, #0]
 800b3a8:	b2db      	uxtb	r3, r3
 800b3aa:	f003 0301 	and.w	r3, r3, #1
 800b3ae:	2b00      	cmp	r3, #0
 800b3b0:	d001      	beq.n	800b3b6 <USER_SPI_read+0x32>
 800b3b2:	2303      	movs	r3, #3
 800b3b4:	e044      	b.n	800b440 <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 800b3b6:	4b25      	ldr	r3, [pc, #148]	@ (800b44c <USER_SPI_read+0xc8>)
 800b3b8:	781b      	ldrb	r3, [r3, #0]
 800b3ba:	f003 0308 	and.w	r3, r3, #8
 800b3be:	2b00      	cmp	r3, #0
 800b3c0:	d102      	bne.n	800b3c8 <USER_SPI_read+0x44>
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	025b      	lsls	r3, r3, #9
 800b3c6:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 800b3c8:	683b      	ldr	r3, [r7, #0]
 800b3ca:	2b01      	cmp	r3, #1
 800b3cc:	d111      	bne.n	800b3f2 <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 800b3ce:	6879      	ldr	r1, [r7, #4]
 800b3d0:	2011      	movs	r0, #17
 800b3d2:	f7ff fe5e 	bl	800b092 <send_cmd>
 800b3d6:	4603      	mov	r3, r0
 800b3d8:	2b00      	cmp	r3, #0
 800b3da:	d129      	bne.n	800b430 <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 800b3dc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800b3e0:	68b8      	ldr	r0, [r7, #8]
 800b3e2:	f7ff fdfb 	bl	800afdc <rcvr_datablock>
 800b3e6:	4603      	mov	r3, r0
 800b3e8:	2b00      	cmp	r3, #0
 800b3ea:	d021      	beq.n	800b430 <USER_SPI_read+0xac>
			count = 0;
 800b3ec:	2300      	movs	r3, #0
 800b3ee:	603b      	str	r3, [r7, #0]
 800b3f0:	e01e      	b.n	800b430 <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 800b3f2:	6879      	ldr	r1, [r7, #4]
 800b3f4:	2012      	movs	r0, #18
 800b3f6:	f7ff fe4c 	bl	800b092 <send_cmd>
 800b3fa:	4603      	mov	r3, r0
 800b3fc:	2b00      	cmp	r3, #0
 800b3fe:	d117      	bne.n	800b430 <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 800b400:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800b404:	68b8      	ldr	r0, [r7, #8]
 800b406:	f7ff fde9 	bl	800afdc <rcvr_datablock>
 800b40a:	4603      	mov	r3, r0
 800b40c:	2b00      	cmp	r3, #0
 800b40e:	d00a      	beq.n	800b426 <USER_SPI_read+0xa2>
				buff += 512;
 800b410:	68bb      	ldr	r3, [r7, #8]
 800b412:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 800b416:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800b418:	683b      	ldr	r3, [r7, #0]
 800b41a:	3b01      	subs	r3, #1
 800b41c:	603b      	str	r3, [r7, #0]
 800b41e:	683b      	ldr	r3, [r7, #0]
 800b420:	2b00      	cmp	r3, #0
 800b422:	d1ed      	bne.n	800b400 <USER_SPI_read+0x7c>
 800b424:	e000      	b.n	800b428 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 800b426:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 800b428:	2100      	movs	r1, #0
 800b42a:	200c      	movs	r0, #12
 800b42c:	f7ff fe31 	bl	800b092 <send_cmd>
		}
	}
	despiselect();
 800b430:	f7ff fda8 	bl	800af84 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 800b434:	683b      	ldr	r3, [r7, #0]
 800b436:	2b00      	cmp	r3, #0
 800b438:	bf14      	ite	ne
 800b43a:	2301      	movne	r3, #1
 800b43c:	2300      	moveq	r3, #0
 800b43e:	b2db      	uxtb	r3, r3
}
 800b440:	4618      	mov	r0, r3
 800b442:	3710      	adds	r7, #16
 800b444:	46bd      	mov	sp, r7
 800b446:	bd80      	pop	{r7, pc}
 800b448:	2000006c 	.word	0x2000006c
 800b44c:	20000f48 	.word	0x20000f48

0800b450 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 800b450:	b580      	push	{r7, lr}
 800b452:	b084      	sub	sp, #16
 800b454:	af00      	add	r7, sp, #0
 800b456:	60b9      	str	r1, [r7, #8]
 800b458:	607a      	str	r2, [r7, #4]
 800b45a:	603b      	str	r3, [r7, #0]
 800b45c:	4603      	mov	r3, r0
 800b45e:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 800b460:	7bfb      	ldrb	r3, [r7, #15]
 800b462:	2b00      	cmp	r3, #0
 800b464:	d102      	bne.n	800b46c <USER_SPI_write+0x1c>
 800b466:	683b      	ldr	r3, [r7, #0]
 800b468:	2b00      	cmp	r3, #0
 800b46a:	d101      	bne.n	800b470 <USER_SPI_write+0x20>
 800b46c:	2304      	movs	r3, #4
 800b46e:	e063      	b.n	800b538 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 800b470:	4b33      	ldr	r3, [pc, #204]	@ (800b540 <USER_SPI_write+0xf0>)
 800b472:	781b      	ldrb	r3, [r3, #0]
 800b474:	b2db      	uxtb	r3, r3
 800b476:	f003 0301 	and.w	r3, r3, #1
 800b47a:	2b00      	cmp	r3, #0
 800b47c:	d001      	beq.n	800b482 <USER_SPI_write+0x32>
 800b47e:	2303      	movs	r3, #3
 800b480:	e05a      	b.n	800b538 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 800b482:	4b2f      	ldr	r3, [pc, #188]	@ (800b540 <USER_SPI_write+0xf0>)
 800b484:	781b      	ldrb	r3, [r3, #0]
 800b486:	b2db      	uxtb	r3, r3
 800b488:	f003 0304 	and.w	r3, r3, #4
 800b48c:	2b00      	cmp	r3, #0
 800b48e:	d001      	beq.n	800b494 <USER_SPI_write+0x44>
 800b490:	2302      	movs	r3, #2
 800b492:	e051      	b.n	800b538 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 800b494:	4b2b      	ldr	r3, [pc, #172]	@ (800b544 <USER_SPI_write+0xf4>)
 800b496:	781b      	ldrb	r3, [r3, #0]
 800b498:	f003 0308 	and.w	r3, r3, #8
 800b49c:	2b00      	cmp	r3, #0
 800b49e:	d102      	bne.n	800b4a6 <USER_SPI_write+0x56>
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	025b      	lsls	r3, r3, #9
 800b4a4:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 800b4a6:	683b      	ldr	r3, [r7, #0]
 800b4a8:	2b01      	cmp	r3, #1
 800b4aa:	d110      	bne.n	800b4ce <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 800b4ac:	6879      	ldr	r1, [r7, #4]
 800b4ae:	2018      	movs	r0, #24
 800b4b0:	f7ff fdef 	bl	800b092 <send_cmd>
 800b4b4:	4603      	mov	r3, r0
 800b4b6:	2b00      	cmp	r3, #0
 800b4b8:	d136      	bne.n	800b528 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 800b4ba:	21fe      	movs	r1, #254	@ 0xfe
 800b4bc:	68b8      	ldr	r0, [r7, #8]
 800b4be:	f7ff fdb6 	bl	800b02e <xmit_datablock>
 800b4c2:	4603      	mov	r3, r0
 800b4c4:	2b00      	cmp	r3, #0
 800b4c6:	d02f      	beq.n	800b528 <USER_SPI_write+0xd8>
			count = 0;
 800b4c8:	2300      	movs	r3, #0
 800b4ca:	603b      	str	r3, [r7, #0]
 800b4cc:	e02c      	b.n	800b528 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 800b4ce:	4b1d      	ldr	r3, [pc, #116]	@ (800b544 <USER_SPI_write+0xf4>)
 800b4d0:	781b      	ldrb	r3, [r3, #0]
 800b4d2:	f003 0306 	and.w	r3, r3, #6
 800b4d6:	2b00      	cmp	r3, #0
 800b4d8:	d003      	beq.n	800b4e2 <USER_SPI_write+0x92>
 800b4da:	6839      	ldr	r1, [r7, #0]
 800b4dc:	2097      	movs	r0, #151	@ 0x97
 800b4de:	f7ff fdd8 	bl	800b092 <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 800b4e2:	6879      	ldr	r1, [r7, #4]
 800b4e4:	2019      	movs	r0, #25
 800b4e6:	f7ff fdd4 	bl	800b092 <send_cmd>
 800b4ea:	4603      	mov	r3, r0
 800b4ec:	2b00      	cmp	r3, #0
 800b4ee:	d11b      	bne.n	800b528 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 800b4f0:	21fc      	movs	r1, #252	@ 0xfc
 800b4f2:	68b8      	ldr	r0, [r7, #8]
 800b4f4:	f7ff fd9b 	bl	800b02e <xmit_datablock>
 800b4f8:	4603      	mov	r3, r0
 800b4fa:	2b00      	cmp	r3, #0
 800b4fc:	d00a      	beq.n	800b514 <USER_SPI_write+0xc4>
				buff += 512;
 800b4fe:	68bb      	ldr	r3, [r7, #8]
 800b500:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 800b504:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800b506:	683b      	ldr	r3, [r7, #0]
 800b508:	3b01      	subs	r3, #1
 800b50a:	603b      	str	r3, [r7, #0]
 800b50c:	683b      	ldr	r3, [r7, #0]
 800b50e:	2b00      	cmp	r3, #0
 800b510:	d1ee      	bne.n	800b4f0 <USER_SPI_write+0xa0>
 800b512:	e000      	b.n	800b516 <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 800b514:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 800b516:	21fd      	movs	r1, #253	@ 0xfd
 800b518:	2000      	movs	r0, #0
 800b51a:	f7ff fd88 	bl	800b02e <xmit_datablock>
 800b51e:	4603      	mov	r3, r0
 800b520:	2b00      	cmp	r3, #0
 800b522:	d101      	bne.n	800b528 <USER_SPI_write+0xd8>
 800b524:	2301      	movs	r3, #1
 800b526:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 800b528:	f7ff fd2c 	bl	800af84 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 800b52c:	683b      	ldr	r3, [r7, #0]
 800b52e:	2b00      	cmp	r3, #0
 800b530:	bf14      	ite	ne
 800b532:	2301      	movne	r3, #1
 800b534:	2300      	moveq	r3, #0
 800b536:	b2db      	uxtb	r3, r3
}
 800b538:	4618      	mov	r0, r3
 800b53a:	3710      	adds	r7, #16
 800b53c:	46bd      	mov	sp, r7
 800b53e:	bd80      	pop	{r7, pc}
 800b540:	2000006c 	.word	0x2000006c
 800b544:	20000f48 	.word	0x20000f48

0800b548 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 800b548:	b580      	push	{r7, lr}
 800b54a:	b08c      	sub	sp, #48	@ 0x30
 800b54c:	af00      	add	r7, sp, #0
 800b54e:	4603      	mov	r3, r0
 800b550:	603a      	str	r2, [r7, #0]
 800b552:	71fb      	strb	r3, [r7, #7]
 800b554:	460b      	mov	r3, r1
 800b556:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 800b558:	79fb      	ldrb	r3, [r7, #7]
 800b55a:	2b00      	cmp	r3, #0
 800b55c:	d001      	beq.n	800b562 <USER_SPI_ioctl+0x1a>
 800b55e:	2304      	movs	r3, #4
 800b560:	e15a      	b.n	800b818 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 800b562:	4baf      	ldr	r3, [pc, #700]	@ (800b820 <USER_SPI_ioctl+0x2d8>)
 800b564:	781b      	ldrb	r3, [r3, #0]
 800b566:	b2db      	uxtb	r3, r3
 800b568:	f003 0301 	and.w	r3, r3, #1
 800b56c:	2b00      	cmp	r3, #0
 800b56e:	d001      	beq.n	800b574 <USER_SPI_ioctl+0x2c>
 800b570:	2303      	movs	r3, #3
 800b572:	e151      	b.n	800b818 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 800b574:	2301      	movs	r3, #1
 800b576:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	switch (cmd) {
 800b57a:	79bb      	ldrb	r3, [r7, #6]
 800b57c:	2b04      	cmp	r3, #4
 800b57e:	f200 8136 	bhi.w	800b7ee <USER_SPI_ioctl+0x2a6>
 800b582:	a201      	add	r2, pc, #4	@ (adr r2, 800b588 <USER_SPI_ioctl+0x40>)
 800b584:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b588:	0800b59d 	.word	0x0800b59d
 800b58c:	0800b5b1 	.word	0x0800b5b1
 800b590:	0800b7ef 	.word	0x0800b7ef
 800b594:	0800b65d 	.word	0x0800b65d
 800b598:	0800b753 	.word	0x0800b753
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 800b59c:	f7ff fd02 	bl	800afa4 <spiselect>
 800b5a0:	4603      	mov	r3, r0
 800b5a2:	2b00      	cmp	r3, #0
 800b5a4:	f000 8127 	beq.w	800b7f6 <USER_SPI_ioctl+0x2ae>
 800b5a8:	2300      	movs	r3, #0
 800b5aa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 800b5ae:	e122      	b.n	800b7f6 <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 800b5b0:	2100      	movs	r1, #0
 800b5b2:	2009      	movs	r0, #9
 800b5b4:	f7ff fd6d 	bl	800b092 <send_cmd>
 800b5b8:	4603      	mov	r3, r0
 800b5ba:	2b00      	cmp	r3, #0
 800b5bc:	f040 811d 	bne.w	800b7fa <USER_SPI_ioctl+0x2b2>
 800b5c0:	f107 030c 	add.w	r3, r7, #12
 800b5c4:	2110      	movs	r1, #16
 800b5c6:	4618      	mov	r0, r3
 800b5c8:	f7ff fd08 	bl	800afdc <rcvr_datablock>
 800b5cc:	4603      	mov	r3, r0
 800b5ce:	2b00      	cmp	r3, #0
 800b5d0:	f000 8113 	beq.w	800b7fa <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 800b5d4:	7b3b      	ldrb	r3, [r7, #12]
 800b5d6:	099b      	lsrs	r3, r3, #6
 800b5d8:	b2db      	uxtb	r3, r3
 800b5da:	2b01      	cmp	r3, #1
 800b5dc:	d111      	bne.n	800b602 <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 800b5de:	7d7b      	ldrb	r3, [r7, #21]
 800b5e0:	461a      	mov	r2, r3
 800b5e2:	7d3b      	ldrb	r3, [r7, #20]
 800b5e4:	021b      	lsls	r3, r3, #8
 800b5e6:	4413      	add	r3, r2
 800b5e8:	461a      	mov	r2, r3
 800b5ea:	7cfb      	ldrb	r3, [r7, #19]
 800b5ec:	041b      	lsls	r3, r3, #16
 800b5ee:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
 800b5f2:	4413      	add	r3, r2
 800b5f4:	3301      	adds	r3, #1
 800b5f6:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 800b5f8:	69fb      	ldr	r3, [r7, #28]
 800b5fa:	029a      	lsls	r2, r3, #10
 800b5fc:	683b      	ldr	r3, [r7, #0]
 800b5fe:	601a      	str	r2, [r3, #0]
 800b600:	e028      	b.n	800b654 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 800b602:	7c7b      	ldrb	r3, [r7, #17]
 800b604:	f003 030f 	and.w	r3, r3, #15
 800b608:	b2da      	uxtb	r2, r3
 800b60a:	7dbb      	ldrb	r3, [r7, #22]
 800b60c:	09db      	lsrs	r3, r3, #7
 800b60e:	b2db      	uxtb	r3, r3
 800b610:	4413      	add	r3, r2
 800b612:	b2da      	uxtb	r2, r3
 800b614:	7d7b      	ldrb	r3, [r7, #21]
 800b616:	005b      	lsls	r3, r3, #1
 800b618:	b2db      	uxtb	r3, r3
 800b61a:	f003 0306 	and.w	r3, r3, #6
 800b61e:	b2db      	uxtb	r3, r3
 800b620:	4413      	add	r3, r2
 800b622:	b2db      	uxtb	r3, r3
 800b624:	3302      	adds	r3, #2
 800b626:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 800b62a:	7d3b      	ldrb	r3, [r7, #20]
 800b62c:	099b      	lsrs	r3, r3, #6
 800b62e:	b2db      	uxtb	r3, r3
 800b630:	461a      	mov	r2, r3
 800b632:	7cfb      	ldrb	r3, [r7, #19]
 800b634:	009b      	lsls	r3, r3, #2
 800b636:	441a      	add	r2, r3
 800b638:	7cbb      	ldrb	r3, [r7, #18]
 800b63a:	029b      	lsls	r3, r3, #10
 800b63c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800b640:	4413      	add	r3, r2
 800b642:	3301      	adds	r3, #1
 800b644:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 800b646:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800b64a:	3b09      	subs	r3, #9
 800b64c:	69fa      	ldr	r2, [r7, #28]
 800b64e:	409a      	lsls	r2, r3
 800b650:	683b      	ldr	r3, [r7, #0]
 800b652:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 800b654:	2300      	movs	r3, #0
 800b656:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 800b65a:	e0ce      	b.n	800b7fa <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 800b65c:	4b71      	ldr	r3, [pc, #452]	@ (800b824 <USER_SPI_ioctl+0x2dc>)
 800b65e:	781b      	ldrb	r3, [r3, #0]
 800b660:	f003 0304 	and.w	r3, r3, #4
 800b664:	2b00      	cmp	r3, #0
 800b666:	d031      	beq.n	800b6cc <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 800b668:	2100      	movs	r1, #0
 800b66a:	208d      	movs	r0, #141	@ 0x8d
 800b66c:	f7ff fd11 	bl	800b092 <send_cmd>
 800b670:	4603      	mov	r3, r0
 800b672:	2b00      	cmp	r3, #0
 800b674:	f040 80c3 	bne.w	800b7fe <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 800b678:	20ff      	movs	r0, #255	@ 0xff
 800b67a:	f7ff fc19 	bl	800aeb0 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 800b67e:	f107 030c 	add.w	r3, r7, #12
 800b682:	2110      	movs	r1, #16
 800b684:	4618      	mov	r0, r3
 800b686:	f7ff fca9 	bl	800afdc <rcvr_datablock>
 800b68a:	4603      	mov	r3, r0
 800b68c:	2b00      	cmp	r3, #0
 800b68e:	f000 80b6 	beq.w	800b7fe <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 800b692:	2330      	movs	r3, #48	@ 0x30
 800b694:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800b698:	e007      	b.n	800b6aa <USER_SPI_ioctl+0x162>
 800b69a:	20ff      	movs	r0, #255	@ 0xff
 800b69c:	f7ff fc08 	bl	800aeb0 <xchg_spi>
 800b6a0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800b6a4:	3b01      	subs	r3, #1
 800b6a6:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800b6aa:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800b6ae:	2b00      	cmp	r3, #0
 800b6b0:	d1f3      	bne.n	800b69a <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 800b6b2:	7dbb      	ldrb	r3, [r7, #22]
 800b6b4:	091b      	lsrs	r3, r3, #4
 800b6b6:	b2db      	uxtb	r3, r3
 800b6b8:	461a      	mov	r2, r3
 800b6ba:	2310      	movs	r3, #16
 800b6bc:	fa03 f202 	lsl.w	r2, r3, r2
 800b6c0:	683b      	ldr	r3, [r7, #0]
 800b6c2:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 800b6c4:	2300      	movs	r3, #0
 800b6c6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 800b6ca:	e098      	b.n	800b7fe <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 800b6cc:	2100      	movs	r1, #0
 800b6ce:	2009      	movs	r0, #9
 800b6d0:	f7ff fcdf 	bl	800b092 <send_cmd>
 800b6d4:	4603      	mov	r3, r0
 800b6d6:	2b00      	cmp	r3, #0
 800b6d8:	f040 8091 	bne.w	800b7fe <USER_SPI_ioctl+0x2b6>
 800b6dc:	f107 030c 	add.w	r3, r7, #12
 800b6e0:	2110      	movs	r1, #16
 800b6e2:	4618      	mov	r0, r3
 800b6e4:	f7ff fc7a 	bl	800afdc <rcvr_datablock>
 800b6e8:	4603      	mov	r3, r0
 800b6ea:	2b00      	cmp	r3, #0
 800b6ec:	f000 8087 	beq.w	800b7fe <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 800b6f0:	4b4c      	ldr	r3, [pc, #304]	@ (800b824 <USER_SPI_ioctl+0x2dc>)
 800b6f2:	781b      	ldrb	r3, [r3, #0]
 800b6f4:	f003 0302 	and.w	r3, r3, #2
 800b6f8:	2b00      	cmp	r3, #0
 800b6fa:	d012      	beq.n	800b722 <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 800b6fc:	7dbb      	ldrb	r3, [r7, #22]
 800b6fe:	005b      	lsls	r3, r3, #1
 800b700:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 800b704:	7dfa      	ldrb	r2, [r7, #23]
 800b706:	09d2      	lsrs	r2, r2, #7
 800b708:	b2d2      	uxtb	r2, r2
 800b70a:	4413      	add	r3, r2
 800b70c:	1c5a      	adds	r2, r3, #1
 800b70e:	7e7b      	ldrb	r3, [r7, #25]
 800b710:	099b      	lsrs	r3, r3, #6
 800b712:	b2db      	uxtb	r3, r3
 800b714:	3b01      	subs	r3, #1
 800b716:	fa02 f303 	lsl.w	r3, r2, r3
 800b71a:	461a      	mov	r2, r3
 800b71c:	683b      	ldr	r3, [r7, #0]
 800b71e:	601a      	str	r2, [r3, #0]
 800b720:	e013      	b.n	800b74a <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 800b722:	7dbb      	ldrb	r3, [r7, #22]
 800b724:	109b      	asrs	r3, r3, #2
 800b726:	b29b      	uxth	r3, r3
 800b728:	f003 031f 	and.w	r3, r3, #31
 800b72c:	3301      	adds	r3, #1
 800b72e:	7dfa      	ldrb	r2, [r7, #23]
 800b730:	00d2      	lsls	r2, r2, #3
 800b732:	f002 0218 	and.w	r2, r2, #24
 800b736:	7df9      	ldrb	r1, [r7, #23]
 800b738:	0949      	lsrs	r1, r1, #5
 800b73a:	b2c9      	uxtb	r1, r1
 800b73c:	440a      	add	r2, r1
 800b73e:	3201      	adds	r2, #1
 800b740:	fb02 f303 	mul.w	r3, r2, r3
 800b744:	461a      	mov	r2, r3
 800b746:	683b      	ldr	r3, [r7, #0]
 800b748:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 800b74a:	2300      	movs	r3, #0
 800b74c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 800b750:	e055      	b.n	800b7fe <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 800b752:	4b34      	ldr	r3, [pc, #208]	@ (800b824 <USER_SPI_ioctl+0x2dc>)
 800b754:	781b      	ldrb	r3, [r3, #0]
 800b756:	f003 0306 	and.w	r3, r3, #6
 800b75a:	2b00      	cmp	r3, #0
 800b75c:	d051      	beq.n	800b802 <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 800b75e:	f107 020c 	add.w	r2, r7, #12
 800b762:	79fb      	ldrb	r3, [r7, #7]
 800b764:	210b      	movs	r1, #11
 800b766:	4618      	mov	r0, r3
 800b768:	f7ff feee 	bl	800b548 <USER_SPI_ioctl>
 800b76c:	4603      	mov	r3, r0
 800b76e:	2b00      	cmp	r3, #0
 800b770:	d149      	bne.n	800b806 <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 800b772:	7b3b      	ldrb	r3, [r7, #12]
 800b774:	099b      	lsrs	r3, r3, #6
 800b776:	b2db      	uxtb	r3, r3
 800b778:	2b00      	cmp	r3, #0
 800b77a:	d104      	bne.n	800b786 <USER_SPI_ioctl+0x23e>
 800b77c:	7dbb      	ldrb	r3, [r7, #22]
 800b77e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b782:	2b00      	cmp	r3, #0
 800b784:	d041      	beq.n	800b80a <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 800b786:	683b      	ldr	r3, [r7, #0]
 800b788:	623b      	str	r3, [r7, #32]
 800b78a:	6a3b      	ldr	r3, [r7, #32]
 800b78c:	681b      	ldr	r3, [r3, #0]
 800b78e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b790:	6a3b      	ldr	r3, [r7, #32]
 800b792:	685b      	ldr	r3, [r3, #4]
 800b794:	627b      	str	r3, [r7, #36]	@ 0x24
		if (!(CardType & CT_BLOCK)) {
 800b796:	4b23      	ldr	r3, [pc, #140]	@ (800b824 <USER_SPI_ioctl+0x2dc>)
 800b798:	781b      	ldrb	r3, [r3, #0]
 800b79a:	f003 0308 	and.w	r3, r3, #8
 800b79e:	2b00      	cmp	r3, #0
 800b7a0:	d105      	bne.n	800b7ae <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 800b7a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b7a4:	025b      	lsls	r3, r3, #9
 800b7a6:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b7a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b7aa:	025b      	lsls	r3, r3, #9
 800b7ac:	627b      	str	r3, [r7, #36]	@ 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 800b7ae:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b7b0:	2020      	movs	r0, #32
 800b7b2:	f7ff fc6e 	bl	800b092 <send_cmd>
 800b7b6:	4603      	mov	r3, r0
 800b7b8:	2b00      	cmp	r3, #0
 800b7ba:	d128      	bne.n	800b80e <USER_SPI_ioctl+0x2c6>
 800b7bc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800b7be:	2021      	movs	r0, #33	@ 0x21
 800b7c0:	f7ff fc67 	bl	800b092 <send_cmd>
 800b7c4:	4603      	mov	r3, r0
 800b7c6:	2b00      	cmp	r3, #0
 800b7c8:	d121      	bne.n	800b80e <USER_SPI_ioctl+0x2c6>
 800b7ca:	2100      	movs	r1, #0
 800b7cc:	2026      	movs	r0, #38	@ 0x26
 800b7ce:	f7ff fc60 	bl	800b092 <send_cmd>
 800b7d2:	4603      	mov	r3, r0
 800b7d4:	2b00      	cmp	r3, #0
 800b7d6:	d11a      	bne.n	800b80e <USER_SPI_ioctl+0x2c6>
 800b7d8:	f247 5030 	movw	r0, #30000	@ 0x7530
 800b7dc:	f7ff fbae 	bl	800af3c <wait_ready>
 800b7e0:	4603      	mov	r3, r0
 800b7e2:	2b00      	cmp	r3, #0
 800b7e4:	d013      	beq.n	800b80e <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 800b7e6:	2300      	movs	r3, #0
 800b7e8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 800b7ec:	e00f      	b.n	800b80e <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 800b7ee:	2304      	movs	r3, #4
 800b7f0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800b7f4:	e00c      	b.n	800b810 <USER_SPI_ioctl+0x2c8>
		break;
 800b7f6:	bf00      	nop
 800b7f8:	e00a      	b.n	800b810 <USER_SPI_ioctl+0x2c8>
		break;
 800b7fa:	bf00      	nop
 800b7fc:	e008      	b.n	800b810 <USER_SPI_ioctl+0x2c8>
		break;
 800b7fe:	bf00      	nop
 800b800:	e006      	b.n	800b810 <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 800b802:	bf00      	nop
 800b804:	e004      	b.n	800b810 <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 800b806:	bf00      	nop
 800b808:	e002      	b.n	800b810 <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 800b80a:	bf00      	nop
 800b80c:	e000      	b.n	800b810 <USER_SPI_ioctl+0x2c8>
		break;
 800b80e:	bf00      	nop
	}

	despiselect();
 800b810:	f7ff fbb8 	bl	800af84 <despiselect>

	return res;
 800b814:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800b818:	4618      	mov	r0, r3
 800b81a:	3730      	adds	r7, #48	@ 0x30
 800b81c:	46bd      	mov	sp, r7
 800b81e:	bd80      	pop	{r7, pc}
 800b820:	2000006c 	.word	0x2000006c
 800b824:	20000f48 	.word	0x20000f48

0800b828 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800b828:	b480      	push	{r7}
 800b82a:	b087      	sub	sp, #28
 800b82c:	af00      	add	r7, sp, #0
 800b82e:	60f8      	str	r0, [r7, #12]
 800b830:	60b9      	str	r1, [r7, #8]
 800b832:	4613      	mov	r3, r2
 800b834:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800b836:	2301      	movs	r3, #1
 800b838:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800b83a:	2300      	movs	r3, #0
 800b83c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800b83e:	4b1f      	ldr	r3, [pc, #124]	@ (800b8bc <FATFS_LinkDriverEx+0x94>)
 800b840:	7a5b      	ldrb	r3, [r3, #9]
 800b842:	b2db      	uxtb	r3, r3
 800b844:	2b00      	cmp	r3, #0
 800b846:	d131      	bne.n	800b8ac <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800b848:	4b1c      	ldr	r3, [pc, #112]	@ (800b8bc <FATFS_LinkDriverEx+0x94>)
 800b84a:	7a5b      	ldrb	r3, [r3, #9]
 800b84c:	b2db      	uxtb	r3, r3
 800b84e:	461a      	mov	r2, r3
 800b850:	4b1a      	ldr	r3, [pc, #104]	@ (800b8bc <FATFS_LinkDriverEx+0x94>)
 800b852:	2100      	movs	r1, #0
 800b854:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800b856:	4b19      	ldr	r3, [pc, #100]	@ (800b8bc <FATFS_LinkDriverEx+0x94>)
 800b858:	7a5b      	ldrb	r3, [r3, #9]
 800b85a:	b2db      	uxtb	r3, r3
 800b85c:	4a17      	ldr	r2, [pc, #92]	@ (800b8bc <FATFS_LinkDriverEx+0x94>)
 800b85e:	009b      	lsls	r3, r3, #2
 800b860:	4413      	add	r3, r2
 800b862:	68fa      	ldr	r2, [r7, #12]
 800b864:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800b866:	4b15      	ldr	r3, [pc, #84]	@ (800b8bc <FATFS_LinkDriverEx+0x94>)
 800b868:	7a5b      	ldrb	r3, [r3, #9]
 800b86a:	b2db      	uxtb	r3, r3
 800b86c:	461a      	mov	r2, r3
 800b86e:	4b13      	ldr	r3, [pc, #76]	@ (800b8bc <FATFS_LinkDriverEx+0x94>)
 800b870:	4413      	add	r3, r2
 800b872:	79fa      	ldrb	r2, [r7, #7]
 800b874:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800b876:	4b11      	ldr	r3, [pc, #68]	@ (800b8bc <FATFS_LinkDriverEx+0x94>)
 800b878:	7a5b      	ldrb	r3, [r3, #9]
 800b87a:	b2db      	uxtb	r3, r3
 800b87c:	1c5a      	adds	r2, r3, #1
 800b87e:	b2d1      	uxtb	r1, r2
 800b880:	4a0e      	ldr	r2, [pc, #56]	@ (800b8bc <FATFS_LinkDriverEx+0x94>)
 800b882:	7251      	strb	r1, [r2, #9]
 800b884:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800b886:	7dbb      	ldrb	r3, [r7, #22]
 800b888:	3330      	adds	r3, #48	@ 0x30
 800b88a:	b2da      	uxtb	r2, r3
 800b88c:	68bb      	ldr	r3, [r7, #8]
 800b88e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800b890:	68bb      	ldr	r3, [r7, #8]
 800b892:	3301      	adds	r3, #1
 800b894:	223a      	movs	r2, #58	@ 0x3a
 800b896:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800b898:	68bb      	ldr	r3, [r7, #8]
 800b89a:	3302      	adds	r3, #2
 800b89c:	222f      	movs	r2, #47	@ 0x2f
 800b89e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800b8a0:	68bb      	ldr	r3, [r7, #8]
 800b8a2:	3303      	adds	r3, #3
 800b8a4:	2200      	movs	r2, #0
 800b8a6:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800b8a8:	2300      	movs	r3, #0
 800b8aa:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800b8ac:	7dfb      	ldrb	r3, [r7, #23]
}
 800b8ae:	4618      	mov	r0, r3
 800b8b0:	371c      	adds	r7, #28
 800b8b2:	46bd      	mov	sp, r7
 800b8b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8b8:	4770      	bx	lr
 800b8ba:	bf00      	nop
 800b8bc:	20000f54 	.word	0x20000f54

0800b8c0 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800b8c0:	b580      	push	{r7, lr}
 800b8c2:	b082      	sub	sp, #8
 800b8c4:	af00      	add	r7, sp, #0
 800b8c6:	6078      	str	r0, [r7, #4]
 800b8c8:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800b8ca:	2200      	movs	r2, #0
 800b8cc:	6839      	ldr	r1, [r7, #0]
 800b8ce:	6878      	ldr	r0, [r7, #4]
 800b8d0:	f7ff ffaa 	bl	800b828 <FATFS_LinkDriverEx>
 800b8d4:	4603      	mov	r3, r0
}
 800b8d6:	4618      	mov	r0, r3
 800b8d8:	3708      	adds	r7, #8
 800b8da:	46bd      	mov	sp, r7
 800b8dc:	bd80      	pop	{r7, pc}
	...

0800b8e0 <sniprintf>:
 800b8e0:	b40c      	push	{r2, r3}
 800b8e2:	b530      	push	{r4, r5, lr}
 800b8e4:	4b17      	ldr	r3, [pc, #92]	@ (800b944 <sniprintf+0x64>)
 800b8e6:	1e0c      	subs	r4, r1, #0
 800b8e8:	681d      	ldr	r5, [r3, #0]
 800b8ea:	b09d      	sub	sp, #116	@ 0x74
 800b8ec:	da08      	bge.n	800b900 <sniprintf+0x20>
 800b8ee:	238b      	movs	r3, #139	@ 0x8b
 800b8f0:	602b      	str	r3, [r5, #0]
 800b8f2:	f04f 30ff 	mov.w	r0, #4294967295
 800b8f6:	b01d      	add	sp, #116	@ 0x74
 800b8f8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b8fc:	b002      	add	sp, #8
 800b8fe:	4770      	bx	lr
 800b900:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800b904:	f8ad 3014 	strh.w	r3, [sp, #20]
 800b908:	bf14      	ite	ne
 800b90a:	f104 33ff 	addne.w	r3, r4, #4294967295
 800b90e:	4623      	moveq	r3, r4
 800b910:	9304      	str	r3, [sp, #16]
 800b912:	9307      	str	r3, [sp, #28]
 800b914:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800b918:	9002      	str	r0, [sp, #8]
 800b91a:	9006      	str	r0, [sp, #24]
 800b91c:	f8ad 3016 	strh.w	r3, [sp, #22]
 800b920:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800b922:	ab21      	add	r3, sp, #132	@ 0x84
 800b924:	a902      	add	r1, sp, #8
 800b926:	4628      	mov	r0, r5
 800b928:	9301      	str	r3, [sp, #4]
 800b92a:	f000 f9c3 	bl	800bcb4 <_svfiprintf_r>
 800b92e:	1c43      	adds	r3, r0, #1
 800b930:	bfbc      	itt	lt
 800b932:	238b      	movlt	r3, #139	@ 0x8b
 800b934:	602b      	strlt	r3, [r5, #0]
 800b936:	2c00      	cmp	r4, #0
 800b938:	d0dd      	beq.n	800b8f6 <sniprintf+0x16>
 800b93a:	9b02      	ldr	r3, [sp, #8]
 800b93c:	2200      	movs	r2, #0
 800b93e:	701a      	strb	r2, [r3, #0]
 800b940:	e7d9      	b.n	800b8f6 <sniprintf+0x16>
 800b942:	bf00      	nop
 800b944:	20000070 	.word	0x20000070

0800b948 <siprintf>:
 800b948:	b40e      	push	{r1, r2, r3}
 800b94a:	b500      	push	{lr}
 800b94c:	b09c      	sub	sp, #112	@ 0x70
 800b94e:	ab1d      	add	r3, sp, #116	@ 0x74
 800b950:	9002      	str	r0, [sp, #8]
 800b952:	9006      	str	r0, [sp, #24]
 800b954:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800b958:	4809      	ldr	r0, [pc, #36]	@ (800b980 <siprintf+0x38>)
 800b95a:	9107      	str	r1, [sp, #28]
 800b95c:	9104      	str	r1, [sp, #16]
 800b95e:	4909      	ldr	r1, [pc, #36]	@ (800b984 <siprintf+0x3c>)
 800b960:	f853 2b04 	ldr.w	r2, [r3], #4
 800b964:	9105      	str	r1, [sp, #20]
 800b966:	6800      	ldr	r0, [r0, #0]
 800b968:	9301      	str	r3, [sp, #4]
 800b96a:	a902      	add	r1, sp, #8
 800b96c:	f000 f9a2 	bl	800bcb4 <_svfiprintf_r>
 800b970:	9b02      	ldr	r3, [sp, #8]
 800b972:	2200      	movs	r2, #0
 800b974:	701a      	strb	r2, [r3, #0]
 800b976:	b01c      	add	sp, #112	@ 0x70
 800b978:	f85d eb04 	ldr.w	lr, [sp], #4
 800b97c:	b003      	add	sp, #12
 800b97e:	4770      	bx	lr
 800b980:	20000070 	.word	0x20000070
 800b984:	ffff0208 	.word	0xffff0208

0800b988 <memset>:
 800b988:	4402      	add	r2, r0
 800b98a:	4603      	mov	r3, r0
 800b98c:	4293      	cmp	r3, r2
 800b98e:	d100      	bne.n	800b992 <memset+0xa>
 800b990:	4770      	bx	lr
 800b992:	f803 1b01 	strb.w	r1, [r3], #1
 800b996:	e7f9      	b.n	800b98c <memset+0x4>

0800b998 <__errno>:
 800b998:	4b01      	ldr	r3, [pc, #4]	@ (800b9a0 <__errno+0x8>)
 800b99a:	6818      	ldr	r0, [r3, #0]
 800b99c:	4770      	bx	lr
 800b99e:	bf00      	nop
 800b9a0:	20000070 	.word	0x20000070

0800b9a4 <__libc_init_array>:
 800b9a4:	b570      	push	{r4, r5, r6, lr}
 800b9a6:	4d0d      	ldr	r5, [pc, #52]	@ (800b9dc <__libc_init_array+0x38>)
 800b9a8:	4c0d      	ldr	r4, [pc, #52]	@ (800b9e0 <__libc_init_array+0x3c>)
 800b9aa:	1b64      	subs	r4, r4, r5
 800b9ac:	10a4      	asrs	r4, r4, #2
 800b9ae:	2600      	movs	r6, #0
 800b9b0:	42a6      	cmp	r6, r4
 800b9b2:	d109      	bne.n	800b9c8 <__libc_init_array+0x24>
 800b9b4:	4d0b      	ldr	r5, [pc, #44]	@ (800b9e4 <__libc_init_array+0x40>)
 800b9b6:	4c0c      	ldr	r4, [pc, #48]	@ (800b9e8 <__libc_init_array+0x44>)
 800b9b8:	f000 fcbc 	bl	800c334 <_init>
 800b9bc:	1b64      	subs	r4, r4, r5
 800b9be:	10a4      	asrs	r4, r4, #2
 800b9c0:	2600      	movs	r6, #0
 800b9c2:	42a6      	cmp	r6, r4
 800b9c4:	d105      	bne.n	800b9d2 <__libc_init_array+0x2e>
 800b9c6:	bd70      	pop	{r4, r5, r6, pc}
 800b9c8:	f855 3b04 	ldr.w	r3, [r5], #4
 800b9cc:	4798      	blx	r3
 800b9ce:	3601      	adds	r6, #1
 800b9d0:	e7ee      	b.n	800b9b0 <__libc_init_array+0xc>
 800b9d2:	f855 3b04 	ldr.w	r3, [r5], #4
 800b9d6:	4798      	blx	r3
 800b9d8:	3601      	adds	r6, #1
 800b9da:	e7f2      	b.n	800b9c2 <__libc_init_array+0x1e>
 800b9dc:	0800ca0c 	.word	0x0800ca0c
 800b9e0:	0800ca0c 	.word	0x0800ca0c
 800b9e4:	0800ca0c 	.word	0x0800ca0c
 800b9e8:	0800ca10 	.word	0x0800ca10

0800b9ec <__retarget_lock_acquire_recursive>:
 800b9ec:	4770      	bx	lr

0800b9ee <__retarget_lock_release_recursive>:
 800b9ee:	4770      	bx	lr

0800b9f0 <memcpy>:
 800b9f0:	440a      	add	r2, r1
 800b9f2:	4291      	cmp	r1, r2
 800b9f4:	f100 33ff 	add.w	r3, r0, #4294967295
 800b9f8:	d100      	bne.n	800b9fc <memcpy+0xc>
 800b9fa:	4770      	bx	lr
 800b9fc:	b510      	push	{r4, lr}
 800b9fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ba02:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ba06:	4291      	cmp	r1, r2
 800ba08:	d1f9      	bne.n	800b9fe <memcpy+0xe>
 800ba0a:	bd10      	pop	{r4, pc}

0800ba0c <_free_r>:
 800ba0c:	b538      	push	{r3, r4, r5, lr}
 800ba0e:	4605      	mov	r5, r0
 800ba10:	2900      	cmp	r1, #0
 800ba12:	d041      	beq.n	800ba98 <_free_r+0x8c>
 800ba14:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ba18:	1f0c      	subs	r4, r1, #4
 800ba1a:	2b00      	cmp	r3, #0
 800ba1c:	bfb8      	it	lt
 800ba1e:	18e4      	addlt	r4, r4, r3
 800ba20:	f000 f8e0 	bl	800bbe4 <__malloc_lock>
 800ba24:	4a1d      	ldr	r2, [pc, #116]	@ (800ba9c <_free_r+0x90>)
 800ba26:	6813      	ldr	r3, [r2, #0]
 800ba28:	b933      	cbnz	r3, 800ba38 <_free_r+0x2c>
 800ba2a:	6063      	str	r3, [r4, #4]
 800ba2c:	6014      	str	r4, [r2, #0]
 800ba2e:	4628      	mov	r0, r5
 800ba30:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ba34:	f000 b8dc 	b.w	800bbf0 <__malloc_unlock>
 800ba38:	42a3      	cmp	r3, r4
 800ba3a:	d908      	bls.n	800ba4e <_free_r+0x42>
 800ba3c:	6820      	ldr	r0, [r4, #0]
 800ba3e:	1821      	adds	r1, r4, r0
 800ba40:	428b      	cmp	r3, r1
 800ba42:	bf01      	itttt	eq
 800ba44:	6819      	ldreq	r1, [r3, #0]
 800ba46:	685b      	ldreq	r3, [r3, #4]
 800ba48:	1809      	addeq	r1, r1, r0
 800ba4a:	6021      	streq	r1, [r4, #0]
 800ba4c:	e7ed      	b.n	800ba2a <_free_r+0x1e>
 800ba4e:	461a      	mov	r2, r3
 800ba50:	685b      	ldr	r3, [r3, #4]
 800ba52:	b10b      	cbz	r3, 800ba58 <_free_r+0x4c>
 800ba54:	42a3      	cmp	r3, r4
 800ba56:	d9fa      	bls.n	800ba4e <_free_r+0x42>
 800ba58:	6811      	ldr	r1, [r2, #0]
 800ba5a:	1850      	adds	r0, r2, r1
 800ba5c:	42a0      	cmp	r0, r4
 800ba5e:	d10b      	bne.n	800ba78 <_free_r+0x6c>
 800ba60:	6820      	ldr	r0, [r4, #0]
 800ba62:	4401      	add	r1, r0
 800ba64:	1850      	adds	r0, r2, r1
 800ba66:	4283      	cmp	r3, r0
 800ba68:	6011      	str	r1, [r2, #0]
 800ba6a:	d1e0      	bne.n	800ba2e <_free_r+0x22>
 800ba6c:	6818      	ldr	r0, [r3, #0]
 800ba6e:	685b      	ldr	r3, [r3, #4]
 800ba70:	6053      	str	r3, [r2, #4]
 800ba72:	4408      	add	r0, r1
 800ba74:	6010      	str	r0, [r2, #0]
 800ba76:	e7da      	b.n	800ba2e <_free_r+0x22>
 800ba78:	d902      	bls.n	800ba80 <_free_r+0x74>
 800ba7a:	230c      	movs	r3, #12
 800ba7c:	602b      	str	r3, [r5, #0]
 800ba7e:	e7d6      	b.n	800ba2e <_free_r+0x22>
 800ba80:	6820      	ldr	r0, [r4, #0]
 800ba82:	1821      	adds	r1, r4, r0
 800ba84:	428b      	cmp	r3, r1
 800ba86:	bf04      	itt	eq
 800ba88:	6819      	ldreq	r1, [r3, #0]
 800ba8a:	685b      	ldreq	r3, [r3, #4]
 800ba8c:	6063      	str	r3, [r4, #4]
 800ba8e:	bf04      	itt	eq
 800ba90:	1809      	addeq	r1, r1, r0
 800ba92:	6021      	streq	r1, [r4, #0]
 800ba94:	6054      	str	r4, [r2, #4]
 800ba96:	e7ca      	b.n	800ba2e <_free_r+0x22>
 800ba98:	bd38      	pop	{r3, r4, r5, pc}
 800ba9a:	bf00      	nop
 800ba9c:	200010a4 	.word	0x200010a4

0800baa0 <sbrk_aligned>:
 800baa0:	b570      	push	{r4, r5, r6, lr}
 800baa2:	4e0f      	ldr	r6, [pc, #60]	@ (800bae0 <sbrk_aligned+0x40>)
 800baa4:	460c      	mov	r4, r1
 800baa6:	6831      	ldr	r1, [r6, #0]
 800baa8:	4605      	mov	r5, r0
 800baaa:	b911      	cbnz	r1, 800bab2 <sbrk_aligned+0x12>
 800baac:	f000 fba6 	bl	800c1fc <_sbrk_r>
 800bab0:	6030      	str	r0, [r6, #0]
 800bab2:	4621      	mov	r1, r4
 800bab4:	4628      	mov	r0, r5
 800bab6:	f000 fba1 	bl	800c1fc <_sbrk_r>
 800baba:	1c43      	adds	r3, r0, #1
 800babc:	d103      	bne.n	800bac6 <sbrk_aligned+0x26>
 800babe:	f04f 34ff 	mov.w	r4, #4294967295
 800bac2:	4620      	mov	r0, r4
 800bac4:	bd70      	pop	{r4, r5, r6, pc}
 800bac6:	1cc4      	adds	r4, r0, #3
 800bac8:	f024 0403 	bic.w	r4, r4, #3
 800bacc:	42a0      	cmp	r0, r4
 800bace:	d0f8      	beq.n	800bac2 <sbrk_aligned+0x22>
 800bad0:	1a21      	subs	r1, r4, r0
 800bad2:	4628      	mov	r0, r5
 800bad4:	f000 fb92 	bl	800c1fc <_sbrk_r>
 800bad8:	3001      	adds	r0, #1
 800bada:	d1f2      	bne.n	800bac2 <sbrk_aligned+0x22>
 800badc:	e7ef      	b.n	800babe <sbrk_aligned+0x1e>
 800bade:	bf00      	nop
 800bae0:	200010a0 	.word	0x200010a0

0800bae4 <_malloc_r>:
 800bae4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bae8:	1ccd      	adds	r5, r1, #3
 800baea:	f025 0503 	bic.w	r5, r5, #3
 800baee:	3508      	adds	r5, #8
 800baf0:	2d0c      	cmp	r5, #12
 800baf2:	bf38      	it	cc
 800baf4:	250c      	movcc	r5, #12
 800baf6:	2d00      	cmp	r5, #0
 800baf8:	4606      	mov	r6, r0
 800bafa:	db01      	blt.n	800bb00 <_malloc_r+0x1c>
 800bafc:	42a9      	cmp	r1, r5
 800bafe:	d904      	bls.n	800bb0a <_malloc_r+0x26>
 800bb00:	230c      	movs	r3, #12
 800bb02:	6033      	str	r3, [r6, #0]
 800bb04:	2000      	movs	r0, #0
 800bb06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bb0a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800bbe0 <_malloc_r+0xfc>
 800bb0e:	f000 f869 	bl	800bbe4 <__malloc_lock>
 800bb12:	f8d8 3000 	ldr.w	r3, [r8]
 800bb16:	461c      	mov	r4, r3
 800bb18:	bb44      	cbnz	r4, 800bb6c <_malloc_r+0x88>
 800bb1a:	4629      	mov	r1, r5
 800bb1c:	4630      	mov	r0, r6
 800bb1e:	f7ff ffbf 	bl	800baa0 <sbrk_aligned>
 800bb22:	1c43      	adds	r3, r0, #1
 800bb24:	4604      	mov	r4, r0
 800bb26:	d158      	bne.n	800bbda <_malloc_r+0xf6>
 800bb28:	f8d8 4000 	ldr.w	r4, [r8]
 800bb2c:	4627      	mov	r7, r4
 800bb2e:	2f00      	cmp	r7, #0
 800bb30:	d143      	bne.n	800bbba <_malloc_r+0xd6>
 800bb32:	2c00      	cmp	r4, #0
 800bb34:	d04b      	beq.n	800bbce <_malloc_r+0xea>
 800bb36:	6823      	ldr	r3, [r4, #0]
 800bb38:	4639      	mov	r1, r7
 800bb3a:	4630      	mov	r0, r6
 800bb3c:	eb04 0903 	add.w	r9, r4, r3
 800bb40:	f000 fb5c 	bl	800c1fc <_sbrk_r>
 800bb44:	4581      	cmp	r9, r0
 800bb46:	d142      	bne.n	800bbce <_malloc_r+0xea>
 800bb48:	6821      	ldr	r1, [r4, #0]
 800bb4a:	1a6d      	subs	r5, r5, r1
 800bb4c:	4629      	mov	r1, r5
 800bb4e:	4630      	mov	r0, r6
 800bb50:	f7ff ffa6 	bl	800baa0 <sbrk_aligned>
 800bb54:	3001      	adds	r0, #1
 800bb56:	d03a      	beq.n	800bbce <_malloc_r+0xea>
 800bb58:	6823      	ldr	r3, [r4, #0]
 800bb5a:	442b      	add	r3, r5
 800bb5c:	6023      	str	r3, [r4, #0]
 800bb5e:	f8d8 3000 	ldr.w	r3, [r8]
 800bb62:	685a      	ldr	r2, [r3, #4]
 800bb64:	bb62      	cbnz	r2, 800bbc0 <_malloc_r+0xdc>
 800bb66:	f8c8 7000 	str.w	r7, [r8]
 800bb6a:	e00f      	b.n	800bb8c <_malloc_r+0xa8>
 800bb6c:	6822      	ldr	r2, [r4, #0]
 800bb6e:	1b52      	subs	r2, r2, r5
 800bb70:	d420      	bmi.n	800bbb4 <_malloc_r+0xd0>
 800bb72:	2a0b      	cmp	r2, #11
 800bb74:	d917      	bls.n	800bba6 <_malloc_r+0xc2>
 800bb76:	1961      	adds	r1, r4, r5
 800bb78:	42a3      	cmp	r3, r4
 800bb7a:	6025      	str	r5, [r4, #0]
 800bb7c:	bf18      	it	ne
 800bb7e:	6059      	strne	r1, [r3, #4]
 800bb80:	6863      	ldr	r3, [r4, #4]
 800bb82:	bf08      	it	eq
 800bb84:	f8c8 1000 	streq.w	r1, [r8]
 800bb88:	5162      	str	r2, [r4, r5]
 800bb8a:	604b      	str	r3, [r1, #4]
 800bb8c:	4630      	mov	r0, r6
 800bb8e:	f000 f82f 	bl	800bbf0 <__malloc_unlock>
 800bb92:	f104 000b 	add.w	r0, r4, #11
 800bb96:	1d23      	adds	r3, r4, #4
 800bb98:	f020 0007 	bic.w	r0, r0, #7
 800bb9c:	1ac2      	subs	r2, r0, r3
 800bb9e:	bf1c      	itt	ne
 800bba0:	1a1b      	subne	r3, r3, r0
 800bba2:	50a3      	strne	r3, [r4, r2]
 800bba4:	e7af      	b.n	800bb06 <_malloc_r+0x22>
 800bba6:	6862      	ldr	r2, [r4, #4]
 800bba8:	42a3      	cmp	r3, r4
 800bbaa:	bf0c      	ite	eq
 800bbac:	f8c8 2000 	streq.w	r2, [r8]
 800bbb0:	605a      	strne	r2, [r3, #4]
 800bbb2:	e7eb      	b.n	800bb8c <_malloc_r+0xa8>
 800bbb4:	4623      	mov	r3, r4
 800bbb6:	6864      	ldr	r4, [r4, #4]
 800bbb8:	e7ae      	b.n	800bb18 <_malloc_r+0x34>
 800bbba:	463c      	mov	r4, r7
 800bbbc:	687f      	ldr	r7, [r7, #4]
 800bbbe:	e7b6      	b.n	800bb2e <_malloc_r+0x4a>
 800bbc0:	461a      	mov	r2, r3
 800bbc2:	685b      	ldr	r3, [r3, #4]
 800bbc4:	42a3      	cmp	r3, r4
 800bbc6:	d1fb      	bne.n	800bbc0 <_malloc_r+0xdc>
 800bbc8:	2300      	movs	r3, #0
 800bbca:	6053      	str	r3, [r2, #4]
 800bbcc:	e7de      	b.n	800bb8c <_malloc_r+0xa8>
 800bbce:	230c      	movs	r3, #12
 800bbd0:	6033      	str	r3, [r6, #0]
 800bbd2:	4630      	mov	r0, r6
 800bbd4:	f000 f80c 	bl	800bbf0 <__malloc_unlock>
 800bbd8:	e794      	b.n	800bb04 <_malloc_r+0x20>
 800bbda:	6005      	str	r5, [r0, #0]
 800bbdc:	e7d6      	b.n	800bb8c <_malloc_r+0xa8>
 800bbde:	bf00      	nop
 800bbe0:	200010a4 	.word	0x200010a4

0800bbe4 <__malloc_lock>:
 800bbe4:	4801      	ldr	r0, [pc, #4]	@ (800bbec <__malloc_lock+0x8>)
 800bbe6:	f7ff bf01 	b.w	800b9ec <__retarget_lock_acquire_recursive>
 800bbea:	bf00      	nop
 800bbec:	2000109c 	.word	0x2000109c

0800bbf0 <__malloc_unlock>:
 800bbf0:	4801      	ldr	r0, [pc, #4]	@ (800bbf8 <__malloc_unlock+0x8>)
 800bbf2:	f7ff befc 	b.w	800b9ee <__retarget_lock_release_recursive>
 800bbf6:	bf00      	nop
 800bbf8:	2000109c 	.word	0x2000109c

0800bbfc <__ssputs_r>:
 800bbfc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bc00:	688e      	ldr	r6, [r1, #8]
 800bc02:	461f      	mov	r7, r3
 800bc04:	42be      	cmp	r6, r7
 800bc06:	680b      	ldr	r3, [r1, #0]
 800bc08:	4682      	mov	sl, r0
 800bc0a:	460c      	mov	r4, r1
 800bc0c:	4690      	mov	r8, r2
 800bc0e:	d82d      	bhi.n	800bc6c <__ssputs_r+0x70>
 800bc10:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bc14:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800bc18:	d026      	beq.n	800bc68 <__ssputs_r+0x6c>
 800bc1a:	6965      	ldr	r5, [r4, #20]
 800bc1c:	6909      	ldr	r1, [r1, #16]
 800bc1e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bc22:	eba3 0901 	sub.w	r9, r3, r1
 800bc26:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bc2a:	1c7b      	adds	r3, r7, #1
 800bc2c:	444b      	add	r3, r9
 800bc2e:	106d      	asrs	r5, r5, #1
 800bc30:	429d      	cmp	r5, r3
 800bc32:	bf38      	it	cc
 800bc34:	461d      	movcc	r5, r3
 800bc36:	0553      	lsls	r3, r2, #21
 800bc38:	d527      	bpl.n	800bc8a <__ssputs_r+0x8e>
 800bc3a:	4629      	mov	r1, r5
 800bc3c:	f7ff ff52 	bl	800bae4 <_malloc_r>
 800bc40:	4606      	mov	r6, r0
 800bc42:	b360      	cbz	r0, 800bc9e <__ssputs_r+0xa2>
 800bc44:	6921      	ldr	r1, [r4, #16]
 800bc46:	464a      	mov	r2, r9
 800bc48:	f7ff fed2 	bl	800b9f0 <memcpy>
 800bc4c:	89a3      	ldrh	r3, [r4, #12]
 800bc4e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800bc52:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bc56:	81a3      	strh	r3, [r4, #12]
 800bc58:	6126      	str	r6, [r4, #16]
 800bc5a:	6165      	str	r5, [r4, #20]
 800bc5c:	444e      	add	r6, r9
 800bc5e:	eba5 0509 	sub.w	r5, r5, r9
 800bc62:	6026      	str	r6, [r4, #0]
 800bc64:	60a5      	str	r5, [r4, #8]
 800bc66:	463e      	mov	r6, r7
 800bc68:	42be      	cmp	r6, r7
 800bc6a:	d900      	bls.n	800bc6e <__ssputs_r+0x72>
 800bc6c:	463e      	mov	r6, r7
 800bc6e:	6820      	ldr	r0, [r4, #0]
 800bc70:	4632      	mov	r2, r6
 800bc72:	4641      	mov	r1, r8
 800bc74:	f000 faa8 	bl	800c1c8 <memmove>
 800bc78:	68a3      	ldr	r3, [r4, #8]
 800bc7a:	1b9b      	subs	r3, r3, r6
 800bc7c:	60a3      	str	r3, [r4, #8]
 800bc7e:	6823      	ldr	r3, [r4, #0]
 800bc80:	4433      	add	r3, r6
 800bc82:	6023      	str	r3, [r4, #0]
 800bc84:	2000      	movs	r0, #0
 800bc86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bc8a:	462a      	mov	r2, r5
 800bc8c:	f000 fac6 	bl	800c21c <_realloc_r>
 800bc90:	4606      	mov	r6, r0
 800bc92:	2800      	cmp	r0, #0
 800bc94:	d1e0      	bne.n	800bc58 <__ssputs_r+0x5c>
 800bc96:	6921      	ldr	r1, [r4, #16]
 800bc98:	4650      	mov	r0, sl
 800bc9a:	f7ff feb7 	bl	800ba0c <_free_r>
 800bc9e:	230c      	movs	r3, #12
 800bca0:	f8ca 3000 	str.w	r3, [sl]
 800bca4:	89a3      	ldrh	r3, [r4, #12]
 800bca6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bcaa:	81a3      	strh	r3, [r4, #12]
 800bcac:	f04f 30ff 	mov.w	r0, #4294967295
 800bcb0:	e7e9      	b.n	800bc86 <__ssputs_r+0x8a>
	...

0800bcb4 <_svfiprintf_r>:
 800bcb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bcb8:	4698      	mov	r8, r3
 800bcba:	898b      	ldrh	r3, [r1, #12]
 800bcbc:	061b      	lsls	r3, r3, #24
 800bcbe:	b09d      	sub	sp, #116	@ 0x74
 800bcc0:	4607      	mov	r7, r0
 800bcc2:	460d      	mov	r5, r1
 800bcc4:	4614      	mov	r4, r2
 800bcc6:	d510      	bpl.n	800bcea <_svfiprintf_r+0x36>
 800bcc8:	690b      	ldr	r3, [r1, #16]
 800bcca:	b973      	cbnz	r3, 800bcea <_svfiprintf_r+0x36>
 800bccc:	2140      	movs	r1, #64	@ 0x40
 800bcce:	f7ff ff09 	bl	800bae4 <_malloc_r>
 800bcd2:	6028      	str	r0, [r5, #0]
 800bcd4:	6128      	str	r0, [r5, #16]
 800bcd6:	b930      	cbnz	r0, 800bce6 <_svfiprintf_r+0x32>
 800bcd8:	230c      	movs	r3, #12
 800bcda:	603b      	str	r3, [r7, #0]
 800bcdc:	f04f 30ff 	mov.w	r0, #4294967295
 800bce0:	b01d      	add	sp, #116	@ 0x74
 800bce2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bce6:	2340      	movs	r3, #64	@ 0x40
 800bce8:	616b      	str	r3, [r5, #20]
 800bcea:	2300      	movs	r3, #0
 800bcec:	9309      	str	r3, [sp, #36]	@ 0x24
 800bcee:	2320      	movs	r3, #32
 800bcf0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bcf4:	f8cd 800c 	str.w	r8, [sp, #12]
 800bcf8:	2330      	movs	r3, #48	@ 0x30
 800bcfa:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800be98 <_svfiprintf_r+0x1e4>
 800bcfe:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bd02:	f04f 0901 	mov.w	r9, #1
 800bd06:	4623      	mov	r3, r4
 800bd08:	469a      	mov	sl, r3
 800bd0a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bd0e:	b10a      	cbz	r2, 800bd14 <_svfiprintf_r+0x60>
 800bd10:	2a25      	cmp	r2, #37	@ 0x25
 800bd12:	d1f9      	bne.n	800bd08 <_svfiprintf_r+0x54>
 800bd14:	ebba 0b04 	subs.w	fp, sl, r4
 800bd18:	d00b      	beq.n	800bd32 <_svfiprintf_r+0x7e>
 800bd1a:	465b      	mov	r3, fp
 800bd1c:	4622      	mov	r2, r4
 800bd1e:	4629      	mov	r1, r5
 800bd20:	4638      	mov	r0, r7
 800bd22:	f7ff ff6b 	bl	800bbfc <__ssputs_r>
 800bd26:	3001      	adds	r0, #1
 800bd28:	f000 80a7 	beq.w	800be7a <_svfiprintf_r+0x1c6>
 800bd2c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bd2e:	445a      	add	r2, fp
 800bd30:	9209      	str	r2, [sp, #36]	@ 0x24
 800bd32:	f89a 3000 	ldrb.w	r3, [sl]
 800bd36:	2b00      	cmp	r3, #0
 800bd38:	f000 809f 	beq.w	800be7a <_svfiprintf_r+0x1c6>
 800bd3c:	2300      	movs	r3, #0
 800bd3e:	f04f 32ff 	mov.w	r2, #4294967295
 800bd42:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bd46:	f10a 0a01 	add.w	sl, sl, #1
 800bd4a:	9304      	str	r3, [sp, #16]
 800bd4c:	9307      	str	r3, [sp, #28]
 800bd4e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bd52:	931a      	str	r3, [sp, #104]	@ 0x68
 800bd54:	4654      	mov	r4, sl
 800bd56:	2205      	movs	r2, #5
 800bd58:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bd5c:	484e      	ldr	r0, [pc, #312]	@ (800be98 <_svfiprintf_r+0x1e4>)
 800bd5e:	f7f4 fa5f 	bl	8000220 <memchr>
 800bd62:	9a04      	ldr	r2, [sp, #16]
 800bd64:	b9d8      	cbnz	r0, 800bd9e <_svfiprintf_r+0xea>
 800bd66:	06d0      	lsls	r0, r2, #27
 800bd68:	bf44      	itt	mi
 800bd6a:	2320      	movmi	r3, #32
 800bd6c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bd70:	0711      	lsls	r1, r2, #28
 800bd72:	bf44      	itt	mi
 800bd74:	232b      	movmi	r3, #43	@ 0x2b
 800bd76:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bd7a:	f89a 3000 	ldrb.w	r3, [sl]
 800bd7e:	2b2a      	cmp	r3, #42	@ 0x2a
 800bd80:	d015      	beq.n	800bdae <_svfiprintf_r+0xfa>
 800bd82:	9a07      	ldr	r2, [sp, #28]
 800bd84:	4654      	mov	r4, sl
 800bd86:	2000      	movs	r0, #0
 800bd88:	f04f 0c0a 	mov.w	ip, #10
 800bd8c:	4621      	mov	r1, r4
 800bd8e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bd92:	3b30      	subs	r3, #48	@ 0x30
 800bd94:	2b09      	cmp	r3, #9
 800bd96:	d94b      	bls.n	800be30 <_svfiprintf_r+0x17c>
 800bd98:	b1b0      	cbz	r0, 800bdc8 <_svfiprintf_r+0x114>
 800bd9a:	9207      	str	r2, [sp, #28]
 800bd9c:	e014      	b.n	800bdc8 <_svfiprintf_r+0x114>
 800bd9e:	eba0 0308 	sub.w	r3, r0, r8
 800bda2:	fa09 f303 	lsl.w	r3, r9, r3
 800bda6:	4313      	orrs	r3, r2
 800bda8:	9304      	str	r3, [sp, #16]
 800bdaa:	46a2      	mov	sl, r4
 800bdac:	e7d2      	b.n	800bd54 <_svfiprintf_r+0xa0>
 800bdae:	9b03      	ldr	r3, [sp, #12]
 800bdb0:	1d19      	adds	r1, r3, #4
 800bdb2:	681b      	ldr	r3, [r3, #0]
 800bdb4:	9103      	str	r1, [sp, #12]
 800bdb6:	2b00      	cmp	r3, #0
 800bdb8:	bfbb      	ittet	lt
 800bdba:	425b      	neglt	r3, r3
 800bdbc:	f042 0202 	orrlt.w	r2, r2, #2
 800bdc0:	9307      	strge	r3, [sp, #28]
 800bdc2:	9307      	strlt	r3, [sp, #28]
 800bdc4:	bfb8      	it	lt
 800bdc6:	9204      	strlt	r2, [sp, #16]
 800bdc8:	7823      	ldrb	r3, [r4, #0]
 800bdca:	2b2e      	cmp	r3, #46	@ 0x2e
 800bdcc:	d10a      	bne.n	800bde4 <_svfiprintf_r+0x130>
 800bdce:	7863      	ldrb	r3, [r4, #1]
 800bdd0:	2b2a      	cmp	r3, #42	@ 0x2a
 800bdd2:	d132      	bne.n	800be3a <_svfiprintf_r+0x186>
 800bdd4:	9b03      	ldr	r3, [sp, #12]
 800bdd6:	1d1a      	adds	r2, r3, #4
 800bdd8:	681b      	ldr	r3, [r3, #0]
 800bdda:	9203      	str	r2, [sp, #12]
 800bddc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bde0:	3402      	adds	r4, #2
 800bde2:	9305      	str	r3, [sp, #20]
 800bde4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800bea8 <_svfiprintf_r+0x1f4>
 800bde8:	7821      	ldrb	r1, [r4, #0]
 800bdea:	2203      	movs	r2, #3
 800bdec:	4650      	mov	r0, sl
 800bdee:	f7f4 fa17 	bl	8000220 <memchr>
 800bdf2:	b138      	cbz	r0, 800be04 <_svfiprintf_r+0x150>
 800bdf4:	9b04      	ldr	r3, [sp, #16]
 800bdf6:	eba0 000a 	sub.w	r0, r0, sl
 800bdfa:	2240      	movs	r2, #64	@ 0x40
 800bdfc:	4082      	lsls	r2, r0
 800bdfe:	4313      	orrs	r3, r2
 800be00:	3401      	adds	r4, #1
 800be02:	9304      	str	r3, [sp, #16]
 800be04:	f814 1b01 	ldrb.w	r1, [r4], #1
 800be08:	4824      	ldr	r0, [pc, #144]	@ (800be9c <_svfiprintf_r+0x1e8>)
 800be0a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800be0e:	2206      	movs	r2, #6
 800be10:	f7f4 fa06 	bl	8000220 <memchr>
 800be14:	2800      	cmp	r0, #0
 800be16:	d036      	beq.n	800be86 <_svfiprintf_r+0x1d2>
 800be18:	4b21      	ldr	r3, [pc, #132]	@ (800bea0 <_svfiprintf_r+0x1ec>)
 800be1a:	bb1b      	cbnz	r3, 800be64 <_svfiprintf_r+0x1b0>
 800be1c:	9b03      	ldr	r3, [sp, #12]
 800be1e:	3307      	adds	r3, #7
 800be20:	f023 0307 	bic.w	r3, r3, #7
 800be24:	3308      	adds	r3, #8
 800be26:	9303      	str	r3, [sp, #12]
 800be28:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800be2a:	4433      	add	r3, r6
 800be2c:	9309      	str	r3, [sp, #36]	@ 0x24
 800be2e:	e76a      	b.n	800bd06 <_svfiprintf_r+0x52>
 800be30:	fb0c 3202 	mla	r2, ip, r2, r3
 800be34:	460c      	mov	r4, r1
 800be36:	2001      	movs	r0, #1
 800be38:	e7a8      	b.n	800bd8c <_svfiprintf_r+0xd8>
 800be3a:	2300      	movs	r3, #0
 800be3c:	3401      	adds	r4, #1
 800be3e:	9305      	str	r3, [sp, #20]
 800be40:	4619      	mov	r1, r3
 800be42:	f04f 0c0a 	mov.w	ip, #10
 800be46:	4620      	mov	r0, r4
 800be48:	f810 2b01 	ldrb.w	r2, [r0], #1
 800be4c:	3a30      	subs	r2, #48	@ 0x30
 800be4e:	2a09      	cmp	r2, #9
 800be50:	d903      	bls.n	800be5a <_svfiprintf_r+0x1a6>
 800be52:	2b00      	cmp	r3, #0
 800be54:	d0c6      	beq.n	800bde4 <_svfiprintf_r+0x130>
 800be56:	9105      	str	r1, [sp, #20]
 800be58:	e7c4      	b.n	800bde4 <_svfiprintf_r+0x130>
 800be5a:	fb0c 2101 	mla	r1, ip, r1, r2
 800be5e:	4604      	mov	r4, r0
 800be60:	2301      	movs	r3, #1
 800be62:	e7f0      	b.n	800be46 <_svfiprintf_r+0x192>
 800be64:	ab03      	add	r3, sp, #12
 800be66:	9300      	str	r3, [sp, #0]
 800be68:	462a      	mov	r2, r5
 800be6a:	4b0e      	ldr	r3, [pc, #56]	@ (800bea4 <_svfiprintf_r+0x1f0>)
 800be6c:	a904      	add	r1, sp, #16
 800be6e:	4638      	mov	r0, r7
 800be70:	f3af 8000 	nop.w
 800be74:	1c42      	adds	r2, r0, #1
 800be76:	4606      	mov	r6, r0
 800be78:	d1d6      	bne.n	800be28 <_svfiprintf_r+0x174>
 800be7a:	89ab      	ldrh	r3, [r5, #12]
 800be7c:	065b      	lsls	r3, r3, #25
 800be7e:	f53f af2d 	bmi.w	800bcdc <_svfiprintf_r+0x28>
 800be82:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800be84:	e72c      	b.n	800bce0 <_svfiprintf_r+0x2c>
 800be86:	ab03      	add	r3, sp, #12
 800be88:	9300      	str	r3, [sp, #0]
 800be8a:	462a      	mov	r2, r5
 800be8c:	4b05      	ldr	r3, [pc, #20]	@ (800bea4 <_svfiprintf_r+0x1f0>)
 800be8e:	a904      	add	r1, sp, #16
 800be90:	4638      	mov	r0, r7
 800be92:	f000 f879 	bl	800bf88 <_printf_i>
 800be96:	e7ed      	b.n	800be74 <_svfiprintf_r+0x1c0>
 800be98:	0800c9d0 	.word	0x0800c9d0
 800be9c:	0800c9da 	.word	0x0800c9da
 800bea0:	00000000 	.word	0x00000000
 800bea4:	0800bbfd 	.word	0x0800bbfd
 800bea8:	0800c9d6 	.word	0x0800c9d6

0800beac <_printf_common>:
 800beac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800beb0:	4616      	mov	r6, r2
 800beb2:	4698      	mov	r8, r3
 800beb4:	688a      	ldr	r2, [r1, #8]
 800beb6:	690b      	ldr	r3, [r1, #16]
 800beb8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800bebc:	4293      	cmp	r3, r2
 800bebe:	bfb8      	it	lt
 800bec0:	4613      	movlt	r3, r2
 800bec2:	6033      	str	r3, [r6, #0]
 800bec4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800bec8:	4607      	mov	r7, r0
 800beca:	460c      	mov	r4, r1
 800becc:	b10a      	cbz	r2, 800bed2 <_printf_common+0x26>
 800bece:	3301      	adds	r3, #1
 800bed0:	6033      	str	r3, [r6, #0]
 800bed2:	6823      	ldr	r3, [r4, #0]
 800bed4:	0699      	lsls	r1, r3, #26
 800bed6:	bf42      	ittt	mi
 800bed8:	6833      	ldrmi	r3, [r6, #0]
 800beda:	3302      	addmi	r3, #2
 800bedc:	6033      	strmi	r3, [r6, #0]
 800bede:	6825      	ldr	r5, [r4, #0]
 800bee0:	f015 0506 	ands.w	r5, r5, #6
 800bee4:	d106      	bne.n	800bef4 <_printf_common+0x48>
 800bee6:	f104 0a19 	add.w	sl, r4, #25
 800beea:	68e3      	ldr	r3, [r4, #12]
 800beec:	6832      	ldr	r2, [r6, #0]
 800beee:	1a9b      	subs	r3, r3, r2
 800bef0:	42ab      	cmp	r3, r5
 800bef2:	dc26      	bgt.n	800bf42 <_printf_common+0x96>
 800bef4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800bef8:	6822      	ldr	r2, [r4, #0]
 800befa:	3b00      	subs	r3, #0
 800befc:	bf18      	it	ne
 800befe:	2301      	movne	r3, #1
 800bf00:	0692      	lsls	r2, r2, #26
 800bf02:	d42b      	bmi.n	800bf5c <_printf_common+0xb0>
 800bf04:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800bf08:	4641      	mov	r1, r8
 800bf0a:	4638      	mov	r0, r7
 800bf0c:	47c8      	blx	r9
 800bf0e:	3001      	adds	r0, #1
 800bf10:	d01e      	beq.n	800bf50 <_printf_common+0xa4>
 800bf12:	6823      	ldr	r3, [r4, #0]
 800bf14:	6922      	ldr	r2, [r4, #16]
 800bf16:	f003 0306 	and.w	r3, r3, #6
 800bf1a:	2b04      	cmp	r3, #4
 800bf1c:	bf02      	ittt	eq
 800bf1e:	68e5      	ldreq	r5, [r4, #12]
 800bf20:	6833      	ldreq	r3, [r6, #0]
 800bf22:	1aed      	subeq	r5, r5, r3
 800bf24:	68a3      	ldr	r3, [r4, #8]
 800bf26:	bf0c      	ite	eq
 800bf28:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bf2c:	2500      	movne	r5, #0
 800bf2e:	4293      	cmp	r3, r2
 800bf30:	bfc4      	itt	gt
 800bf32:	1a9b      	subgt	r3, r3, r2
 800bf34:	18ed      	addgt	r5, r5, r3
 800bf36:	2600      	movs	r6, #0
 800bf38:	341a      	adds	r4, #26
 800bf3a:	42b5      	cmp	r5, r6
 800bf3c:	d11a      	bne.n	800bf74 <_printf_common+0xc8>
 800bf3e:	2000      	movs	r0, #0
 800bf40:	e008      	b.n	800bf54 <_printf_common+0xa8>
 800bf42:	2301      	movs	r3, #1
 800bf44:	4652      	mov	r2, sl
 800bf46:	4641      	mov	r1, r8
 800bf48:	4638      	mov	r0, r7
 800bf4a:	47c8      	blx	r9
 800bf4c:	3001      	adds	r0, #1
 800bf4e:	d103      	bne.n	800bf58 <_printf_common+0xac>
 800bf50:	f04f 30ff 	mov.w	r0, #4294967295
 800bf54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bf58:	3501      	adds	r5, #1
 800bf5a:	e7c6      	b.n	800beea <_printf_common+0x3e>
 800bf5c:	18e1      	adds	r1, r4, r3
 800bf5e:	1c5a      	adds	r2, r3, #1
 800bf60:	2030      	movs	r0, #48	@ 0x30
 800bf62:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800bf66:	4422      	add	r2, r4
 800bf68:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800bf6c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800bf70:	3302      	adds	r3, #2
 800bf72:	e7c7      	b.n	800bf04 <_printf_common+0x58>
 800bf74:	2301      	movs	r3, #1
 800bf76:	4622      	mov	r2, r4
 800bf78:	4641      	mov	r1, r8
 800bf7a:	4638      	mov	r0, r7
 800bf7c:	47c8      	blx	r9
 800bf7e:	3001      	adds	r0, #1
 800bf80:	d0e6      	beq.n	800bf50 <_printf_common+0xa4>
 800bf82:	3601      	adds	r6, #1
 800bf84:	e7d9      	b.n	800bf3a <_printf_common+0x8e>
	...

0800bf88 <_printf_i>:
 800bf88:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bf8c:	7e0f      	ldrb	r7, [r1, #24]
 800bf8e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800bf90:	2f78      	cmp	r7, #120	@ 0x78
 800bf92:	4691      	mov	r9, r2
 800bf94:	4680      	mov	r8, r0
 800bf96:	460c      	mov	r4, r1
 800bf98:	469a      	mov	sl, r3
 800bf9a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800bf9e:	d807      	bhi.n	800bfb0 <_printf_i+0x28>
 800bfa0:	2f62      	cmp	r7, #98	@ 0x62
 800bfa2:	d80a      	bhi.n	800bfba <_printf_i+0x32>
 800bfa4:	2f00      	cmp	r7, #0
 800bfa6:	f000 80d2 	beq.w	800c14e <_printf_i+0x1c6>
 800bfaa:	2f58      	cmp	r7, #88	@ 0x58
 800bfac:	f000 80b9 	beq.w	800c122 <_printf_i+0x19a>
 800bfb0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bfb4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800bfb8:	e03a      	b.n	800c030 <_printf_i+0xa8>
 800bfba:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800bfbe:	2b15      	cmp	r3, #21
 800bfc0:	d8f6      	bhi.n	800bfb0 <_printf_i+0x28>
 800bfc2:	a101      	add	r1, pc, #4	@ (adr r1, 800bfc8 <_printf_i+0x40>)
 800bfc4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800bfc8:	0800c021 	.word	0x0800c021
 800bfcc:	0800c035 	.word	0x0800c035
 800bfd0:	0800bfb1 	.word	0x0800bfb1
 800bfd4:	0800bfb1 	.word	0x0800bfb1
 800bfd8:	0800bfb1 	.word	0x0800bfb1
 800bfdc:	0800bfb1 	.word	0x0800bfb1
 800bfe0:	0800c035 	.word	0x0800c035
 800bfe4:	0800bfb1 	.word	0x0800bfb1
 800bfe8:	0800bfb1 	.word	0x0800bfb1
 800bfec:	0800bfb1 	.word	0x0800bfb1
 800bff0:	0800bfb1 	.word	0x0800bfb1
 800bff4:	0800c135 	.word	0x0800c135
 800bff8:	0800c05f 	.word	0x0800c05f
 800bffc:	0800c0ef 	.word	0x0800c0ef
 800c000:	0800bfb1 	.word	0x0800bfb1
 800c004:	0800bfb1 	.word	0x0800bfb1
 800c008:	0800c157 	.word	0x0800c157
 800c00c:	0800bfb1 	.word	0x0800bfb1
 800c010:	0800c05f 	.word	0x0800c05f
 800c014:	0800bfb1 	.word	0x0800bfb1
 800c018:	0800bfb1 	.word	0x0800bfb1
 800c01c:	0800c0f7 	.word	0x0800c0f7
 800c020:	6833      	ldr	r3, [r6, #0]
 800c022:	1d1a      	adds	r2, r3, #4
 800c024:	681b      	ldr	r3, [r3, #0]
 800c026:	6032      	str	r2, [r6, #0]
 800c028:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c02c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c030:	2301      	movs	r3, #1
 800c032:	e09d      	b.n	800c170 <_printf_i+0x1e8>
 800c034:	6833      	ldr	r3, [r6, #0]
 800c036:	6820      	ldr	r0, [r4, #0]
 800c038:	1d19      	adds	r1, r3, #4
 800c03a:	6031      	str	r1, [r6, #0]
 800c03c:	0606      	lsls	r6, r0, #24
 800c03e:	d501      	bpl.n	800c044 <_printf_i+0xbc>
 800c040:	681d      	ldr	r5, [r3, #0]
 800c042:	e003      	b.n	800c04c <_printf_i+0xc4>
 800c044:	0645      	lsls	r5, r0, #25
 800c046:	d5fb      	bpl.n	800c040 <_printf_i+0xb8>
 800c048:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c04c:	2d00      	cmp	r5, #0
 800c04e:	da03      	bge.n	800c058 <_printf_i+0xd0>
 800c050:	232d      	movs	r3, #45	@ 0x2d
 800c052:	426d      	negs	r5, r5
 800c054:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c058:	4859      	ldr	r0, [pc, #356]	@ (800c1c0 <_printf_i+0x238>)
 800c05a:	230a      	movs	r3, #10
 800c05c:	e011      	b.n	800c082 <_printf_i+0xfa>
 800c05e:	6821      	ldr	r1, [r4, #0]
 800c060:	6833      	ldr	r3, [r6, #0]
 800c062:	0608      	lsls	r0, r1, #24
 800c064:	f853 5b04 	ldr.w	r5, [r3], #4
 800c068:	d402      	bmi.n	800c070 <_printf_i+0xe8>
 800c06a:	0649      	lsls	r1, r1, #25
 800c06c:	bf48      	it	mi
 800c06e:	b2ad      	uxthmi	r5, r5
 800c070:	2f6f      	cmp	r7, #111	@ 0x6f
 800c072:	4853      	ldr	r0, [pc, #332]	@ (800c1c0 <_printf_i+0x238>)
 800c074:	6033      	str	r3, [r6, #0]
 800c076:	bf14      	ite	ne
 800c078:	230a      	movne	r3, #10
 800c07a:	2308      	moveq	r3, #8
 800c07c:	2100      	movs	r1, #0
 800c07e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c082:	6866      	ldr	r6, [r4, #4]
 800c084:	60a6      	str	r6, [r4, #8]
 800c086:	2e00      	cmp	r6, #0
 800c088:	bfa2      	ittt	ge
 800c08a:	6821      	ldrge	r1, [r4, #0]
 800c08c:	f021 0104 	bicge.w	r1, r1, #4
 800c090:	6021      	strge	r1, [r4, #0]
 800c092:	b90d      	cbnz	r5, 800c098 <_printf_i+0x110>
 800c094:	2e00      	cmp	r6, #0
 800c096:	d04b      	beq.n	800c130 <_printf_i+0x1a8>
 800c098:	4616      	mov	r6, r2
 800c09a:	fbb5 f1f3 	udiv	r1, r5, r3
 800c09e:	fb03 5711 	mls	r7, r3, r1, r5
 800c0a2:	5dc7      	ldrb	r7, [r0, r7]
 800c0a4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c0a8:	462f      	mov	r7, r5
 800c0aa:	42bb      	cmp	r3, r7
 800c0ac:	460d      	mov	r5, r1
 800c0ae:	d9f4      	bls.n	800c09a <_printf_i+0x112>
 800c0b0:	2b08      	cmp	r3, #8
 800c0b2:	d10b      	bne.n	800c0cc <_printf_i+0x144>
 800c0b4:	6823      	ldr	r3, [r4, #0]
 800c0b6:	07df      	lsls	r7, r3, #31
 800c0b8:	d508      	bpl.n	800c0cc <_printf_i+0x144>
 800c0ba:	6923      	ldr	r3, [r4, #16]
 800c0bc:	6861      	ldr	r1, [r4, #4]
 800c0be:	4299      	cmp	r1, r3
 800c0c0:	bfde      	ittt	le
 800c0c2:	2330      	movle	r3, #48	@ 0x30
 800c0c4:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c0c8:	f106 36ff 	addle.w	r6, r6, #4294967295
 800c0cc:	1b92      	subs	r2, r2, r6
 800c0ce:	6122      	str	r2, [r4, #16]
 800c0d0:	f8cd a000 	str.w	sl, [sp]
 800c0d4:	464b      	mov	r3, r9
 800c0d6:	aa03      	add	r2, sp, #12
 800c0d8:	4621      	mov	r1, r4
 800c0da:	4640      	mov	r0, r8
 800c0dc:	f7ff fee6 	bl	800beac <_printf_common>
 800c0e0:	3001      	adds	r0, #1
 800c0e2:	d14a      	bne.n	800c17a <_printf_i+0x1f2>
 800c0e4:	f04f 30ff 	mov.w	r0, #4294967295
 800c0e8:	b004      	add	sp, #16
 800c0ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c0ee:	6823      	ldr	r3, [r4, #0]
 800c0f0:	f043 0320 	orr.w	r3, r3, #32
 800c0f4:	6023      	str	r3, [r4, #0]
 800c0f6:	4833      	ldr	r0, [pc, #204]	@ (800c1c4 <_printf_i+0x23c>)
 800c0f8:	2778      	movs	r7, #120	@ 0x78
 800c0fa:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c0fe:	6823      	ldr	r3, [r4, #0]
 800c100:	6831      	ldr	r1, [r6, #0]
 800c102:	061f      	lsls	r7, r3, #24
 800c104:	f851 5b04 	ldr.w	r5, [r1], #4
 800c108:	d402      	bmi.n	800c110 <_printf_i+0x188>
 800c10a:	065f      	lsls	r7, r3, #25
 800c10c:	bf48      	it	mi
 800c10e:	b2ad      	uxthmi	r5, r5
 800c110:	6031      	str	r1, [r6, #0]
 800c112:	07d9      	lsls	r1, r3, #31
 800c114:	bf44      	itt	mi
 800c116:	f043 0320 	orrmi.w	r3, r3, #32
 800c11a:	6023      	strmi	r3, [r4, #0]
 800c11c:	b11d      	cbz	r5, 800c126 <_printf_i+0x19e>
 800c11e:	2310      	movs	r3, #16
 800c120:	e7ac      	b.n	800c07c <_printf_i+0xf4>
 800c122:	4827      	ldr	r0, [pc, #156]	@ (800c1c0 <_printf_i+0x238>)
 800c124:	e7e9      	b.n	800c0fa <_printf_i+0x172>
 800c126:	6823      	ldr	r3, [r4, #0]
 800c128:	f023 0320 	bic.w	r3, r3, #32
 800c12c:	6023      	str	r3, [r4, #0]
 800c12e:	e7f6      	b.n	800c11e <_printf_i+0x196>
 800c130:	4616      	mov	r6, r2
 800c132:	e7bd      	b.n	800c0b0 <_printf_i+0x128>
 800c134:	6833      	ldr	r3, [r6, #0]
 800c136:	6825      	ldr	r5, [r4, #0]
 800c138:	6961      	ldr	r1, [r4, #20]
 800c13a:	1d18      	adds	r0, r3, #4
 800c13c:	6030      	str	r0, [r6, #0]
 800c13e:	062e      	lsls	r6, r5, #24
 800c140:	681b      	ldr	r3, [r3, #0]
 800c142:	d501      	bpl.n	800c148 <_printf_i+0x1c0>
 800c144:	6019      	str	r1, [r3, #0]
 800c146:	e002      	b.n	800c14e <_printf_i+0x1c6>
 800c148:	0668      	lsls	r0, r5, #25
 800c14a:	d5fb      	bpl.n	800c144 <_printf_i+0x1bc>
 800c14c:	8019      	strh	r1, [r3, #0]
 800c14e:	2300      	movs	r3, #0
 800c150:	6123      	str	r3, [r4, #16]
 800c152:	4616      	mov	r6, r2
 800c154:	e7bc      	b.n	800c0d0 <_printf_i+0x148>
 800c156:	6833      	ldr	r3, [r6, #0]
 800c158:	1d1a      	adds	r2, r3, #4
 800c15a:	6032      	str	r2, [r6, #0]
 800c15c:	681e      	ldr	r6, [r3, #0]
 800c15e:	6862      	ldr	r2, [r4, #4]
 800c160:	2100      	movs	r1, #0
 800c162:	4630      	mov	r0, r6
 800c164:	f7f4 f85c 	bl	8000220 <memchr>
 800c168:	b108      	cbz	r0, 800c16e <_printf_i+0x1e6>
 800c16a:	1b80      	subs	r0, r0, r6
 800c16c:	6060      	str	r0, [r4, #4]
 800c16e:	6863      	ldr	r3, [r4, #4]
 800c170:	6123      	str	r3, [r4, #16]
 800c172:	2300      	movs	r3, #0
 800c174:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c178:	e7aa      	b.n	800c0d0 <_printf_i+0x148>
 800c17a:	6923      	ldr	r3, [r4, #16]
 800c17c:	4632      	mov	r2, r6
 800c17e:	4649      	mov	r1, r9
 800c180:	4640      	mov	r0, r8
 800c182:	47d0      	blx	sl
 800c184:	3001      	adds	r0, #1
 800c186:	d0ad      	beq.n	800c0e4 <_printf_i+0x15c>
 800c188:	6823      	ldr	r3, [r4, #0]
 800c18a:	079b      	lsls	r3, r3, #30
 800c18c:	d413      	bmi.n	800c1b6 <_printf_i+0x22e>
 800c18e:	68e0      	ldr	r0, [r4, #12]
 800c190:	9b03      	ldr	r3, [sp, #12]
 800c192:	4298      	cmp	r0, r3
 800c194:	bfb8      	it	lt
 800c196:	4618      	movlt	r0, r3
 800c198:	e7a6      	b.n	800c0e8 <_printf_i+0x160>
 800c19a:	2301      	movs	r3, #1
 800c19c:	4632      	mov	r2, r6
 800c19e:	4649      	mov	r1, r9
 800c1a0:	4640      	mov	r0, r8
 800c1a2:	47d0      	blx	sl
 800c1a4:	3001      	adds	r0, #1
 800c1a6:	d09d      	beq.n	800c0e4 <_printf_i+0x15c>
 800c1a8:	3501      	adds	r5, #1
 800c1aa:	68e3      	ldr	r3, [r4, #12]
 800c1ac:	9903      	ldr	r1, [sp, #12]
 800c1ae:	1a5b      	subs	r3, r3, r1
 800c1b0:	42ab      	cmp	r3, r5
 800c1b2:	dcf2      	bgt.n	800c19a <_printf_i+0x212>
 800c1b4:	e7eb      	b.n	800c18e <_printf_i+0x206>
 800c1b6:	2500      	movs	r5, #0
 800c1b8:	f104 0619 	add.w	r6, r4, #25
 800c1bc:	e7f5      	b.n	800c1aa <_printf_i+0x222>
 800c1be:	bf00      	nop
 800c1c0:	0800c9e1 	.word	0x0800c9e1
 800c1c4:	0800c9f2 	.word	0x0800c9f2

0800c1c8 <memmove>:
 800c1c8:	4288      	cmp	r0, r1
 800c1ca:	b510      	push	{r4, lr}
 800c1cc:	eb01 0402 	add.w	r4, r1, r2
 800c1d0:	d902      	bls.n	800c1d8 <memmove+0x10>
 800c1d2:	4284      	cmp	r4, r0
 800c1d4:	4623      	mov	r3, r4
 800c1d6:	d807      	bhi.n	800c1e8 <memmove+0x20>
 800c1d8:	1e43      	subs	r3, r0, #1
 800c1da:	42a1      	cmp	r1, r4
 800c1dc:	d008      	beq.n	800c1f0 <memmove+0x28>
 800c1de:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c1e2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c1e6:	e7f8      	b.n	800c1da <memmove+0x12>
 800c1e8:	4402      	add	r2, r0
 800c1ea:	4601      	mov	r1, r0
 800c1ec:	428a      	cmp	r2, r1
 800c1ee:	d100      	bne.n	800c1f2 <memmove+0x2a>
 800c1f0:	bd10      	pop	{r4, pc}
 800c1f2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c1f6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c1fa:	e7f7      	b.n	800c1ec <memmove+0x24>

0800c1fc <_sbrk_r>:
 800c1fc:	b538      	push	{r3, r4, r5, lr}
 800c1fe:	4d06      	ldr	r5, [pc, #24]	@ (800c218 <_sbrk_r+0x1c>)
 800c200:	2300      	movs	r3, #0
 800c202:	4604      	mov	r4, r0
 800c204:	4608      	mov	r0, r1
 800c206:	602b      	str	r3, [r5, #0]
 800c208:	f7f7 fe7e 	bl	8003f08 <_sbrk>
 800c20c:	1c43      	adds	r3, r0, #1
 800c20e:	d102      	bne.n	800c216 <_sbrk_r+0x1a>
 800c210:	682b      	ldr	r3, [r5, #0]
 800c212:	b103      	cbz	r3, 800c216 <_sbrk_r+0x1a>
 800c214:	6023      	str	r3, [r4, #0]
 800c216:	bd38      	pop	{r3, r4, r5, pc}
 800c218:	20001098 	.word	0x20001098

0800c21c <_realloc_r>:
 800c21c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c220:	4680      	mov	r8, r0
 800c222:	4615      	mov	r5, r2
 800c224:	460c      	mov	r4, r1
 800c226:	b921      	cbnz	r1, 800c232 <_realloc_r+0x16>
 800c228:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c22c:	4611      	mov	r1, r2
 800c22e:	f7ff bc59 	b.w	800bae4 <_malloc_r>
 800c232:	b92a      	cbnz	r2, 800c240 <_realloc_r+0x24>
 800c234:	f7ff fbea 	bl	800ba0c <_free_r>
 800c238:	2400      	movs	r4, #0
 800c23a:	4620      	mov	r0, r4
 800c23c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c240:	f000 f81a 	bl	800c278 <_malloc_usable_size_r>
 800c244:	4285      	cmp	r5, r0
 800c246:	4606      	mov	r6, r0
 800c248:	d802      	bhi.n	800c250 <_realloc_r+0x34>
 800c24a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800c24e:	d8f4      	bhi.n	800c23a <_realloc_r+0x1e>
 800c250:	4629      	mov	r1, r5
 800c252:	4640      	mov	r0, r8
 800c254:	f7ff fc46 	bl	800bae4 <_malloc_r>
 800c258:	4607      	mov	r7, r0
 800c25a:	2800      	cmp	r0, #0
 800c25c:	d0ec      	beq.n	800c238 <_realloc_r+0x1c>
 800c25e:	42b5      	cmp	r5, r6
 800c260:	462a      	mov	r2, r5
 800c262:	4621      	mov	r1, r4
 800c264:	bf28      	it	cs
 800c266:	4632      	movcs	r2, r6
 800c268:	f7ff fbc2 	bl	800b9f0 <memcpy>
 800c26c:	4621      	mov	r1, r4
 800c26e:	4640      	mov	r0, r8
 800c270:	f7ff fbcc 	bl	800ba0c <_free_r>
 800c274:	463c      	mov	r4, r7
 800c276:	e7e0      	b.n	800c23a <_realloc_r+0x1e>

0800c278 <_malloc_usable_size_r>:
 800c278:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c27c:	1f18      	subs	r0, r3, #4
 800c27e:	2b00      	cmp	r3, #0
 800c280:	bfbc      	itt	lt
 800c282:	580b      	ldrlt	r3, [r1, r0]
 800c284:	18c0      	addlt	r0, r0, r3
 800c286:	4770      	bx	lr

0800c288 <fmaxf>:
 800c288:	b508      	push	{r3, lr}
 800c28a:	ed2d 8b02 	vpush	{d8}
 800c28e:	eeb0 8a40 	vmov.f32	s16, s0
 800c292:	eef0 8a60 	vmov.f32	s17, s1
 800c296:	f000 f831 	bl	800c2fc <__fpclassifyf>
 800c29a:	b930      	cbnz	r0, 800c2aa <fmaxf+0x22>
 800c29c:	eeb0 8a68 	vmov.f32	s16, s17
 800c2a0:	eeb0 0a48 	vmov.f32	s0, s16
 800c2a4:	ecbd 8b02 	vpop	{d8}
 800c2a8:	bd08      	pop	{r3, pc}
 800c2aa:	eeb0 0a68 	vmov.f32	s0, s17
 800c2ae:	f000 f825 	bl	800c2fc <__fpclassifyf>
 800c2b2:	2800      	cmp	r0, #0
 800c2b4:	d0f4      	beq.n	800c2a0 <fmaxf+0x18>
 800c2b6:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800c2ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c2be:	dded      	ble.n	800c29c <fmaxf+0x14>
 800c2c0:	e7ee      	b.n	800c2a0 <fmaxf+0x18>

0800c2c2 <fminf>:
 800c2c2:	b508      	push	{r3, lr}
 800c2c4:	ed2d 8b02 	vpush	{d8}
 800c2c8:	eeb0 8a40 	vmov.f32	s16, s0
 800c2cc:	eef0 8a60 	vmov.f32	s17, s1
 800c2d0:	f000 f814 	bl	800c2fc <__fpclassifyf>
 800c2d4:	b930      	cbnz	r0, 800c2e4 <fminf+0x22>
 800c2d6:	eeb0 8a68 	vmov.f32	s16, s17
 800c2da:	eeb0 0a48 	vmov.f32	s0, s16
 800c2de:	ecbd 8b02 	vpop	{d8}
 800c2e2:	bd08      	pop	{r3, pc}
 800c2e4:	eeb0 0a68 	vmov.f32	s0, s17
 800c2e8:	f000 f808 	bl	800c2fc <__fpclassifyf>
 800c2ec:	2800      	cmp	r0, #0
 800c2ee:	d0f4      	beq.n	800c2da <fminf+0x18>
 800c2f0:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800c2f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c2f8:	d5ed      	bpl.n	800c2d6 <fminf+0x14>
 800c2fa:	e7ee      	b.n	800c2da <fminf+0x18>

0800c2fc <__fpclassifyf>:
 800c2fc:	ee10 3a10 	vmov	r3, s0
 800c300:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 800c304:	d00d      	beq.n	800c322 <__fpclassifyf+0x26>
 800c306:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 800c30a:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 800c30e:	d30a      	bcc.n	800c326 <__fpclassifyf+0x2a>
 800c310:	4b07      	ldr	r3, [pc, #28]	@ (800c330 <__fpclassifyf+0x34>)
 800c312:	1e42      	subs	r2, r0, #1
 800c314:	429a      	cmp	r2, r3
 800c316:	d908      	bls.n	800c32a <__fpclassifyf+0x2e>
 800c318:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 800c31c:	4258      	negs	r0, r3
 800c31e:	4158      	adcs	r0, r3
 800c320:	4770      	bx	lr
 800c322:	2002      	movs	r0, #2
 800c324:	4770      	bx	lr
 800c326:	2004      	movs	r0, #4
 800c328:	4770      	bx	lr
 800c32a:	2003      	movs	r0, #3
 800c32c:	4770      	bx	lr
 800c32e:	bf00      	nop
 800c330:	007ffffe 	.word	0x007ffffe

0800c334 <_init>:
 800c334:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c336:	bf00      	nop
 800c338:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c33a:	bc08      	pop	{r3}
 800c33c:	469e      	mov	lr, r3
 800c33e:	4770      	bx	lr

0800c340 <_fini>:
 800c340:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c342:	bf00      	nop
 800c344:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c346:	bc08      	pop	{r3}
 800c348:	469e      	mov	lr, r3
 800c34a:	4770      	bx	lr
