{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1720436318626 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720436318626 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 08 13:58:38 2024 " "Processing started: Mon Jul 08 13:58:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720436318626 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720436318626 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Battleship_Project -c VGAt " "Command: quartus_map --read_settings_files=on --write_settings_files=off Battleship_Project -c VGAt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720436318627 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1720436319440 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1720436319440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ip/clock/clock_pll/clock_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ip/clock/clock_pll/clock_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_pll_0002 " "Found entity 1: clock_pll_0002" {  } { { "src/ip/clock/clock_pll/clock_pll_0002.v" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/src/ip/clock/clock_pll/clock_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720436326860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720436326860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ip/clock/clock_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/ip/clock/clock_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_pll-rtl " "Found design unit 1: clock_pll-rtl" {  } { { "src/ip/clock/clock_pll.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/src/ip/clock/clock_pll.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720436327705 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_pll " "Found entity 1: clock_pll" {  } { { "src/ip/clock/clock_pll.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/src/ip/clock/clock_pll.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720436327705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720436327705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ip/clock/clock_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/ip/clock/clock_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_pll-rtl " "Found design unit 1: clock_pll-rtl" {  } { { "src/ip/clock/clock_pll.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/src/ip/clock/clock_pll.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720436327707 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_pll " "Found entity 1: clock_pll" {  } { { "src/ip/clock/clock_pll.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/src/ip/clock/clock_pll.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720436327707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720436327707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ip/clock/clock_pll/clock_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ip/clock/clock_pll/clock_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_pll_0002 " "Found entity 1: clock_pll_0002" {  } { { "src/ip/clock/clock_pll/clock_pll_0002.v" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/src/ip/clock/clock_pll/clock_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720436327709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720436327709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-Behavioral " "Found design unit 1: VGA-Behavioral" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720436327715 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720436327715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720436327715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "battleship.vhd 2 1 " "Found 2 design units, including 1 entities, in source file battleship.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Battleship-Behavioral " "Found design unit 1: Battleship-Behavioral" {  } { { "Battleship.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/Battleship.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720436327717 ""} { "Info" "ISGN_ENTITY_NAME" "1 Battleship " "Found entity 1: Battleship" {  } { { "Battleship.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/Battleship.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720436327717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720436327717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "square.vhd 2 0 " "Found 2 design units, including 0 entities, in source file square.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SQUARE " "Found design unit 1: SQUARE" {  } { { "SQUARE.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/SQUARE.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720436327725 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 SQUARE-body " "Found design unit 2: SQUARE-body" {  } { { "SQUARE.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/SQUARE.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720436327725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720436327725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_Divider-bhv " "Found design unit 1: Clock_Divider-bhv" {  } { { "Clock_Divider.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/Clock_Divider.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720436327727 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_Divider " "Found entity 1: Clock_Divider" {  } { { "Clock_Divider.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/Clock_Divider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720436327727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720436327727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "square2.vhd 2 0 " "Found 2 design units, including 0 entities, in source file square2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SQUARE2 " "Found design unit 1: SQUARE2" {  } { { "SQUARE2.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/SQUARE2.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720436327735 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 SQUARE2-body " "Found design unit 2: SQUARE2-body" {  } { { "SQUARE2.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/SQUARE2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720436327735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720436327735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "square3.vhd 2 0 " "Found 2 design units, including 0 entities, in source file square3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SQUARE3 " "Found design unit 1: SQUARE3" {  } { { "SQUARE3.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/SQUARE3.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720436327742 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 SQUARE3-body " "Found design unit 2: SQUARE3-body" {  } { { "SQUARE3.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/SQUARE3.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720436327742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720436327742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_dividerxl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_dividerxl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_DividerXL-bhv " "Found design unit 1: Clock_DividerXL-bhv" {  } { { "Clock_DividerXL.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/Clock_DividerXL.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720436327745 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_DividerXL " "Found entity 1: Clock_DividerXL" {  } { { "Clock_DividerXL.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/Clock_DividerXL.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720436327745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720436327745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex2led.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex2led.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex2led-Behavioral " "Found design unit 1: hex2led-Behavioral" {  } { { "hex2led.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/hex2led.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720436327747 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex2led " "Found entity 1: hex2led" {  } { { "hex2led.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/hex2led.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720436327747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720436327747 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Battleship " "Elaborating entity \"Battleship\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1720436327849 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_1mhz Battleship.vhd(34) " "Verilog HDL or VHDL warning at Battleship.vhd(34): object \"clk_1mhz\" assigned a value but never read" {  } { { "Battleship.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/Battleship.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1720436327870 "|Battleship"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_50mhz Battleship.vhd(35) " "Verilog HDL or VHDL warning at Battleship.vhd(35): object \"clk_50mhz\" assigned a value but never read" {  } { { "Battleship.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/Battleship.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1720436327870 "|Battleship"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "active_cam Battleship.vhd(44) " "Verilog HDL or VHDL warning at Battleship.vhd(44): object \"active_cam\" assigned a value but never read" {  } { { "Battleship.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/Battleship.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1720436327870 "|Battleship"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "resol Battleship.vhd(45) " "VHDL Signal Declaration warning at Battleship.vhd(45): used implicit default value for signal \"resol\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Battleship.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/Battleship.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1720436327870 "|Battleship"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "size_select Battleship.vhd(48) " "Verilog HDL or VHDL warning at Battleship.vhd(48): object \"size_select\" assigned a value but never read" {  } { { "Battleship.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/Battleship.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1720436327870 "|Battleship"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_pll clock_pll:clock_pll_1 " "Elaborating entity \"clock_pll\" for hierarchy \"clock_pll:clock_pll_1\"" {  } { { "Battleship.vhd" "clock_pll_1" { Text "C:/Users/enese/Quartus projects/Battleship_Project/Battleship.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720436327875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_pll_0002 clock_pll:clock_pll_1\|clock_pll_0002:clock_pll_inst " "Elaborating entity \"clock_pll_0002\" for hierarchy \"clock_pll:clock_pll_1\|clock_pll_0002:clock_pll_inst\"" {  } { { "src/ip/clock/clock_pll.vhd" "clock_pll_inst" { Text "C:/Users/enese/Quartus projects/Battleship_Project/src/ip/clock/clock_pll.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720436327885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll clock_pll:clock_pll_1\|clock_pll_0002:clock_pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"clock_pll:clock_pll_1\|clock_pll_0002:clock_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "src/ip/clock/clock_pll/clock_pll_0002.v" "altera_pll_i" { Text "C:/Users/enese/Quartus projects/Battleship_Project/src/ip/clock/clock_pll/clock_pll_0002.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720436327923 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1720436327938 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_pll:clock_pll_1\|clock_pll_0002:clock_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"clock_pll:clock_pll_1\|clock_pll_0002:clock_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "src/ip/clock/clock_pll/clock_pll_0002.v" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/src/ip/clock/clock_pll/clock_pll_0002.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720436327938 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock_pll:clock_pll_1\|clock_pll_0002:clock_pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"clock_pll:clock_pll_1\|clock_pll_0002:clock_pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier true " "Parameter \"fractional_vco_multiplier\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436327939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436327939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436327939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436327939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436327939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436327939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436327939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 1.000000 MHz " "Parameter \"output_clock_frequency1\" = \"1.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436327939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436327939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436327939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 50.000000 MHz " "Parameter \"output_clock_frequency2\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436327939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436327939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436327939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436327939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436327939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436327939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436327939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436327939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436327939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436327939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436327939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436327939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436327939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436327939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436327939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436327939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436327939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436327939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436327939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436327939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436327939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436327939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436327939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436327939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436327939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436327939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436327939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436327939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436327939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436327939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436327939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436327939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436327939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436327939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436327939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436327939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436327939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436327939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436327939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436327939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436327939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436327939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436327939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436327939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436327939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436327939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436327939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436327939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436327939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436327939 ""}  } { { "src/ip/clock/clock_pll/clock_pll_0002.v" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/src/ip/clock/clock_pll/clock_pll_0002.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720436327939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA VGA:VGA " "Elaborating entity \"VGA\" for hierarchy \"VGA:VGA\"" {  } { { "Battleship.vhd" "VGA" { Text "C:/Users/enese/Quartus projects/Battleship_Project/Battleship.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720436327942 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "NEGATIVE math_real_vhdl1993.vhd(3004) " "VHDL Variable Declaration warning at math_real_vhdl1993.vhd(3004): used initial value expression for variable \"NEGATIVE\" because variable was never assigned a value" {  } { { "ieee/1993/math_real_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/1993/math_real_vhdl1993.vhd" 3004 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1720436327975 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sinrom VGA.vhd(49) " "Verilog HDL or VHDL warning at VGA.vhd(49): object \"sinrom\" assigned a value but never read" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1720436327975 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cosrom VGA.vhd(50) " "Verilog HDL or VHDL warning at VGA.vhd(50): object \"cosrom\" assigned a value but never read" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1720436327975 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RGB VGA.vhd(52) " "Verilog HDL or VHDL warning at VGA.vhd(52): object \"RGB\" assigned a value but never read" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1720436327975 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "show_C VGA.vhd(85) " "Verilog HDL or VHDL warning at VGA.vhd(85): object \"show_C\" assigned a value but never read" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1720436327975 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "show_P VGA.vhd(86) " "Verilog HDL or VHDL warning at VGA.vhd(86): object \"show_P\" assigned a value but never read" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1720436327975 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW4 VGA.vhd(1543) " "VHDL Process Statement warning at VGA.vhd(1543): signal \"SW4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1543 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327975 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW0 VGA.vhd(1544) " "VHDL Process Statement warning at VGA.vhd(1544): signal \"SW0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1544 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327975 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW1 VGA.vhd(1562) " "VHDL Process Statement warning at VGA.vhd(1562): signal \"SW1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1562 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327976 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW2 VGA.vhd(1579) " "VHDL Process Statement warning at VGA.vhd(1579): signal \"SW2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1579 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327976 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW3 VGA.vhd(1596) " "VHDL Process Statement warning at VGA.vhd(1596): signal \"SW3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1596 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327976 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R1 VGA.vhd(1541) " "VHDL Process Statement warning at VGA.vhd(1541): inferring latch(es) for signal or variable \"R1\", which holds its previous value in one or more paths through the process" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1541 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1720436327976 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R2 VGA.vhd(1541) " "VHDL Process Statement warning at VGA.vhd(1541): inferring latch(es) for signal or variable \"R2\", which holds its previous value in one or more paths through the process" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1541 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1720436327976 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R3 VGA.vhd(1541) " "VHDL Process Statement warning at VGA.vhd(1541): inferring latch(es) for signal or variable \"R3\", which holds its previous value in one or more paths through the process" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1541 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1720436327976 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R4 VGA.vhd(1541) " "VHDL Process Statement warning at VGA.vhd(1541): inferring latch(es) for signal or variable \"R4\", which holds its previous value in one or more paths through the process" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1541 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1720436327976 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R5 VGA.vhd(1541) " "VHDL Process Statement warning at VGA.vhd(1541): inferring latch(es) for signal or variable \"R5\", which holds its previous value in one or more paths through the process" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1541 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1720436327976 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R6 VGA.vhd(1541) " "VHDL Process Statement warning at VGA.vhd(1541): inferring latch(es) for signal or variable \"R6\", which holds its previous value in one or more paths through the process" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1541 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1720436327976 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R7 VGA.vhd(1541) " "VHDL Process Statement warning at VGA.vhd(1541): inferring latch(es) for signal or variable \"R7\", which holds its previous value in one or more paths through the process" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1541 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1720436327976 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R8 VGA.vhd(1541) " "VHDL Process Statement warning at VGA.vhd(1541): inferring latch(es) for signal or variable \"R8\", which holds its previous value in one or more paths through the process" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1541 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1720436327976 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R9 VGA.vhd(1541) " "VHDL Process Statement warning at VGA.vhd(1541): inferring latch(es) for signal or variable \"R9\", which holds its previous value in one or more paths through the process" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1541 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1720436327976 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R10 VGA.vhd(1541) " "VHDL Process Statement warning at VGA.vhd(1541): inferring latch(es) for signal or variable \"R10\", which holds its previous value in one or more paths through the process" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1541 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1720436327976 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R11 VGA.vhd(1541) " "VHDL Process Statement warning at VGA.vhd(1541): inferring latch(es) for signal or variable \"R11\", which holds its previous value in one or more paths through the process" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1541 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1720436327976 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R12 VGA.vhd(1541) " "VHDL Process Statement warning at VGA.vhd(1541): inferring latch(es) for signal or variable \"R12\", which holds its previous value in one or more paths through the process" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1541 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1720436327976 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R13 VGA.vhd(1541) " "VHDL Process Statement warning at VGA.vhd(1541): inferring latch(es) for signal or variable \"R13\", which holds its previous value in one or more paths through the process" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1541 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1720436327976 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R14 VGA.vhd(1541) " "VHDL Process Statement warning at VGA.vhd(1541): inferring latch(es) for signal or variable \"R14\", which holds its previous value in one or more paths through the process" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1541 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1720436327976 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R15 VGA.vhd(1541) " "VHDL Process Statement warning at VGA.vhd(1541): inferring latch(es) for signal or variable \"R15\", which holds its previous value in one or more paths through the process" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1541 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1720436327976 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R16 VGA.vhd(1541) " "VHDL Process Statement warning at VGA.vhd(1541): inferring latch(es) for signal or variable \"R16\", which holds its previous value in one or more paths through the process" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1541 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1720436327976 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW1 VGA.vhd(1669) " "VHDL Process Statement warning at VGA.vhd(1669): signal \"DRAW1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1669 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327976 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S VGA.vhd(1670) " "VHDL Process Statement warning at VGA.vhd(1670): signal \"S\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1670 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327976 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW2 VGA.vhd(1680) " "VHDL Process Statement warning at VGA.vhd(1680): signal \"DRAW2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1680 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327976 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S VGA.vhd(1681) " "VHDL Process Statement warning at VGA.vhd(1681): signal \"S\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1681 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327976 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW1 VGA.vhd(1691) " "VHDL Process Statement warning at VGA.vhd(1691): signal \"DRAW1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1691 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327976 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW2 VGA.vhd(1691) " "VHDL Process Statement warning at VGA.vhd(1691): signal \"DRAW2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1691 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327976 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW3 VGA.vhd(1697) " "VHDL Process Statement warning at VGA.vhd(1697): signal \"DRAW3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1697 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327976 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW4 VGA.vhd(1702) " "VHDL Process Statement warning at VGA.vhd(1702): signal \"DRAW4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1702 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327976 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW5 VGA.vhd(1708) " "VHDL Process Statement warning at VGA.vhd(1708): signal \"DRAW5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1708 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327976 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW6 VGA.vhd(1713) " "VHDL Process Statement warning at VGA.vhd(1713): signal \"DRAW6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1713 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327976 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW7 VGA.vhd(1718) " "VHDL Process Statement warning at VGA.vhd(1718): signal \"DRAW7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1718 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327976 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW8 VGA.vhd(1723) " "VHDL Process Statement warning at VGA.vhd(1723): signal \"DRAW8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1723 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327976 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW9 VGA.vhd(1728) " "VHDL Process Statement warning at VGA.vhd(1728): signal \"DRAW9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1728 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327976 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW10 VGA.vhd(1733) " "VHDL Process Statement warning at VGA.vhd(1733): signal \"DRAW10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1733 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327977 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW11 VGA.vhd(1738) " "VHDL Process Statement warning at VGA.vhd(1738): signal \"DRAW11\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1738 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327977 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW12 VGA.vhd(1743) " "VHDL Process Statement warning at VGA.vhd(1743): signal \"DRAW12\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1743 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327977 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW13 VGA.vhd(1748) " "VHDL Process Statement warning at VGA.vhd(1748): signal \"DRAW13\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1748 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327977 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW14 VGA.vhd(1753) " "VHDL Process Statement warning at VGA.vhd(1753): signal \"DRAW14\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1753 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327977 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW15 VGA.vhd(1758) " "VHDL Process Statement warning at VGA.vhd(1758): signal \"DRAW15\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1758 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327977 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW16 VGA.vhd(1763) " "VHDL Process Statement warning at VGA.vhd(1763): signal \"DRAW16\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1763 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327977 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW17 VGA.vhd(1768) " "VHDL Process Statement warning at VGA.vhd(1768): signal \"DRAW17\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1768 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327977 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW18 VGA.vhd(1773) " "VHDL Process Statement warning at VGA.vhd(1773): signal \"DRAW18\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1773 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327977 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW19 VGA.vhd(1779) " "VHDL Process Statement warning at VGA.vhd(1779): signal \"DRAW19\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1779 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327977 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW20 VGA.vhd(1784) " "VHDL Process Statement warning at VGA.vhd(1784): signal \"DRAW20\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1784 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327977 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW21 VGA.vhd(1790) " "VHDL Process Statement warning at VGA.vhd(1790): signal \"DRAW21\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1790 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327977 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW22 VGA.vhd(1795) " "VHDL Process Statement warning at VGA.vhd(1795): signal \"DRAW22\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1795 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327977 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW23 VGA.vhd(1800) " "VHDL Process Statement warning at VGA.vhd(1800): signal \"DRAW23\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1800 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327977 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW24 VGA.vhd(1805) " "VHDL Process Statement warning at VGA.vhd(1805): signal \"DRAW24\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1805 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327977 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW25 VGA.vhd(1810) " "VHDL Process Statement warning at VGA.vhd(1810): signal \"DRAW25\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1810 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327977 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW26 VGA.vhd(1815) " "VHDL Process Statement warning at VGA.vhd(1815): signal \"DRAW26\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1815 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327977 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW27 VGA.vhd(1820) " "VHDL Process Statement warning at VGA.vhd(1820): signal \"DRAW27\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1820 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327977 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW28 VGA.vhd(1825) " "VHDL Process Statement warning at VGA.vhd(1825): signal \"DRAW28\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1825 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327977 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW29 VGA.vhd(1830) " "VHDL Process Statement warning at VGA.vhd(1830): signal \"DRAW29\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1830 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327977 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW30 VGA.vhd(1835) " "VHDL Process Statement warning at VGA.vhd(1835): signal \"DRAW30\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1835 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327977 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW31 VGA.vhd(1840) " "VHDL Process Statement warning at VGA.vhd(1840): signal \"DRAW31\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1840 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327977 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW32 VGA.vhd(1845) " "VHDL Process Statement warning at VGA.vhd(1845): signal \"DRAW32\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1845 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327977 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW33 VGA.vhd(1850) " "VHDL Process Statement warning at VGA.vhd(1850): signal \"DRAW33\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1850 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327977 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW34 VGA.vhd(1855) " "VHDL Process Statement warning at VGA.vhd(1855): signal \"DRAW34\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1855 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327977 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B1 VGA.vhd(1862) " "VHDL Process Statement warning at VGA.vhd(1862): signal \"B1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1862 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327977 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_1 VGA.vhd(1863) " "VHDL Process Statement warning at VGA.vhd(1863): signal \"DRAW_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1863 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327977 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B1_W VGA.vhd(1868) " "VHDL Process Statement warning at VGA.vhd(1868): signal \"B1_W\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1868 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327977 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_1 VGA.vhd(1869) " "VHDL Process Statement warning at VGA.vhd(1869): signal \"DRAW_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1869 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327977 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B2 VGA.vhd(1876) " "VHDL Process Statement warning at VGA.vhd(1876): signal \"B2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1876 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327977 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_2 VGA.vhd(1877) " "VHDL Process Statement warning at VGA.vhd(1877): signal \"DRAW_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1877 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327977 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B2_W VGA.vhd(1882) " "VHDL Process Statement warning at VGA.vhd(1882): signal \"B2_W\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1882 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327978 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_2 VGA.vhd(1883) " "VHDL Process Statement warning at VGA.vhd(1883): signal \"DRAW_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1883 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327978 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B3 VGA.vhd(1890) " "VHDL Process Statement warning at VGA.vhd(1890): signal \"B3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1890 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327978 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_3 VGA.vhd(1891) " "VHDL Process Statement warning at VGA.vhd(1891): signal \"DRAW_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1891 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327978 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B3_w VGA.vhd(1896) " "VHDL Process Statement warning at VGA.vhd(1896): signal \"B3_w\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1896 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327978 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_3 VGA.vhd(1897) " "VHDL Process Statement warning at VGA.vhd(1897): signal \"DRAW_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1897 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327978 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B4 VGA.vhd(1904) " "VHDL Process Statement warning at VGA.vhd(1904): signal \"B4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1904 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327978 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_4 VGA.vhd(1905) " "VHDL Process Statement warning at VGA.vhd(1905): signal \"DRAW_4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1905 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327978 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B4_w VGA.vhd(1910) " "VHDL Process Statement warning at VGA.vhd(1910): signal \"B4_w\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1910 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327978 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_4 VGA.vhd(1911) " "VHDL Process Statement warning at VGA.vhd(1911): signal \"DRAW_4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1911 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327978 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B5 VGA.vhd(1918) " "VHDL Process Statement warning at VGA.vhd(1918): signal \"B5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1918 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327978 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_5 VGA.vhd(1919) " "VHDL Process Statement warning at VGA.vhd(1919): signal \"DRAW_5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1919 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327978 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B5_w VGA.vhd(1924) " "VHDL Process Statement warning at VGA.vhd(1924): signal \"B5_w\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1924 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327978 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_5 VGA.vhd(1925) " "VHDL Process Statement warning at VGA.vhd(1925): signal \"DRAW_5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1925 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327978 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B6 VGA.vhd(1932) " "VHDL Process Statement warning at VGA.vhd(1932): signal \"B6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1932 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327978 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_6 VGA.vhd(1933) " "VHDL Process Statement warning at VGA.vhd(1933): signal \"DRAW_6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1933 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327978 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B6_w VGA.vhd(1938) " "VHDL Process Statement warning at VGA.vhd(1938): signal \"B6_w\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1938 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327978 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_6 VGA.vhd(1939) " "VHDL Process Statement warning at VGA.vhd(1939): signal \"DRAW_6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1939 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327978 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B7 VGA.vhd(1946) " "VHDL Process Statement warning at VGA.vhd(1946): signal \"B7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1946 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327978 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_7 VGA.vhd(1947) " "VHDL Process Statement warning at VGA.vhd(1947): signal \"DRAW_7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1947 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327978 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B7_w VGA.vhd(1952) " "VHDL Process Statement warning at VGA.vhd(1952): signal \"B7_w\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1952 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327978 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_7 VGA.vhd(1953) " "VHDL Process Statement warning at VGA.vhd(1953): signal \"DRAW_7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1953 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327978 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_P VGA.vhd(1957) " "VHDL Process Statement warning at VGA.vhd(1957): signal \"counter_P\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1957 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327978 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B8 VGA.vhd(1961) " "VHDL Process Statement warning at VGA.vhd(1961): signal \"B8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1961 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327978 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_8 VGA.vhd(1962) " "VHDL Process Statement warning at VGA.vhd(1962): signal \"DRAW_8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1962 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327978 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B8_w VGA.vhd(1967) " "VHDL Process Statement warning at VGA.vhd(1967): signal \"B8_w\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1967 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327978 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_8 VGA.vhd(1968) " "VHDL Process Statement warning at VGA.vhd(1968): signal \"DRAW_8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1968 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327978 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B9 VGA.vhd(1975) " "VHDL Process Statement warning at VGA.vhd(1975): signal \"B9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1975 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327978 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_9 VGA.vhd(1976) " "VHDL Process Statement warning at VGA.vhd(1976): signal \"DRAW_9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1976 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327979 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B9_w VGA.vhd(1981) " "VHDL Process Statement warning at VGA.vhd(1981): signal \"B9_w\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1981 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327979 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_9 VGA.vhd(1982) " "VHDL Process Statement warning at VGA.vhd(1982): signal \"DRAW_9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1982 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327979 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B10 VGA.vhd(1989) " "VHDL Process Statement warning at VGA.vhd(1989): signal \"B10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1989 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327979 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_10 VGA.vhd(1990) " "VHDL Process Statement warning at VGA.vhd(1990): signal \"DRAW_10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1990 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327979 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B10_w VGA.vhd(1995) " "VHDL Process Statement warning at VGA.vhd(1995): signal \"B10_w\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1995 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327979 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_10 VGA.vhd(1996) " "VHDL Process Statement warning at VGA.vhd(1996): signal \"DRAW_10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1996 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327979 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B11 VGA.vhd(2003) " "VHDL Process Statement warning at VGA.vhd(2003): signal \"B11\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2003 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327979 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_11 VGA.vhd(2004) " "VHDL Process Statement warning at VGA.vhd(2004): signal \"DRAW_11\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2004 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327979 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B11_w VGA.vhd(2009) " "VHDL Process Statement warning at VGA.vhd(2009): signal \"B11_w\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2009 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327979 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_11 VGA.vhd(2010) " "VHDL Process Statement warning at VGA.vhd(2010): signal \"DRAW_11\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2010 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327979 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B12 VGA.vhd(2017) " "VHDL Process Statement warning at VGA.vhd(2017): signal \"B12\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2017 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327979 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_12 VGA.vhd(2018) " "VHDL Process Statement warning at VGA.vhd(2018): signal \"DRAW_12\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2018 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327979 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B12_w VGA.vhd(2023) " "VHDL Process Statement warning at VGA.vhd(2023): signal \"B12_w\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2023 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327979 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_12 VGA.vhd(2024) " "VHDL Process Statement warning at VGA.vhd(2024): signal \"DRAW_12\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2024 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327979 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B13 VGA.vhd(2031) " "VHDL Process Statement warning at VGA.vhd(2031): signal \"B13\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2031 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327979 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_13 VGA.vhd(2032) " "VHDL Process Statement warning at VGA.vhd(2032): signal \"DRAW_13\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2032 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327979 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B13_w VGA.vhd(2037) " "VHDL Process Statement warning at VGA.vhd(2037): signal \"B13_w\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2037 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327979 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_13 VGA.vhd(2038) " "VHDL Process Statement warning at VGA.vhd(2038): signal \"DRAW_13\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2038 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327979 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B14 VGA.vhd(2045) " "VHDL Process Statement warning at VGA.vhd(2045): signal \"B14\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2045 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327979 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_14 VGA.vhd(2046) " "VHDL Process Statement warning at VGA.vhd(2046): signal \"DRAW_14\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2046 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327979 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B14_w VGA.vhd(2051) " "VHDL Process Statement warning at VGA.vhd(2051): signal \"B14_w\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2051 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327979 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_14 VGA.vhd(2052) " "VHDL Process Statement warning at VGA.vhd(2052): signal \"DRAW_14\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2052 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327979 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B15 VGA.vhd(2059) " "VHDL Process Statement warning at VGA.vhd(2059): signal \"B15\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2059 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327979 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_15 VGA.vhd(2060) " "VHDL Process Statement warning at VGA.vhd(2060): signal \"DRAW_15\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2060 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327979 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B15_w VGA.vhd(2065) " "VHDL Process Statement warning at VGA.vhd(2065): signal \"B15_w\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2065 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327979 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_15 VGA.vhd(2066) " "VHDL Process Statement warning at VGA.vhd(2066): signal \"DRAW_15\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2066 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327979 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B16 VGA.vhd(2073) " "VHDL Process Statement warning at VGA.vhd(2073): signal \"B16\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2073 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327979 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_16 VGA.vhd(2074) " "VHDL Process Statement warning at VGA.vhd(2074): signal \"DRAW_16\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2074 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327979 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B16_w VGA.vhd(2079) " "VHDL Process Statement warning at VGA.vhd(2079): signal \"B16_w\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2079 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327979 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_16 VGA.vhd(2080) " "VHDL Process Statement warning at VGA.vhd(2080): signal \"DRAW_16\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2080 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327979 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "L1 VGA.vhd(2087) " "VHDL Process Statement warning at VGA.vhd(2087): signal \"L1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2087 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327979 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_1U VGA.vhd(2088) " "VHDL Process Statement warning at VGA.vhd(2088): signal \"DRAW_1U\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2088 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327979 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "L2 VGA.vhd(2095) " "VHDL Process Statement warning at VGA.vhd(2095): signal \"L2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2095 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327979 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_2U VGA.vhd(2096) " "VHDL Process Statement warning at VGA.vhd(2096): signal \"DRAW_2U\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2096 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327979 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "L3 VGA.vhd(2103) " "VHDL Process Statement warning at VGA.vhd(2103): signal \"L3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327980 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_3U VGA.vhd(2104) " "VHDL Process Statement warning at VGA.vhd(2104): signal \"DRAW_3U\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327980 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "L4 VGA.vhd(2111) " "VHDL Process Statement warning at VGA.vhd(2111): signal \"L4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327980 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_4U VGA.vhd(2112) " "VHDL Process Statement warning at VGA.vhd(2112): signal \"DRAW_4U\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327980 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "L5 VGA.vhd(2119) " "VHDL Process Statement warning at VGA.vhd(2119): signal \"L5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327980 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_5U VGA.vhd(2120) " "VHDL Process Statement warning at VGA.vhd(2120): signal \"DRAW_5U\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327980 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "L6 VGA.vhd(2127) " "VHDL Process Statement warning at VGA.vhd(2127): signal \"L6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327980 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_6U VGA.vhd(2128) " "VHDL Process Statement warning at VGA.vhd(2128): signal \"DRAW_6U\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327980 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "L7 VGA.vhd(2135) " "VHDL Process Statement warning at VGA.vhd(2135): signal \"L7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327980 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_7U VGA.vhd(2136) " "VHDL Process Statement warning at VGA.vhd(2136): signal \"DRAW_7U\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327980 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "L8 VGA.vhd(2143) " "VHDL Process Statement warning at VGA.vhd(2143): signal \"L8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327980 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_8U VGA.vhd(2144) " "VHDL Process Statement warning at VGA.vhd(2144): signal \"DRAW_8U\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327980 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "L9 VGA.vhd(2153) " "VHDL Process Statement warning at VGA.vhd(2153): signal \"L9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327980 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_9U VGA.vhd(2154) " "VHDL Process Statement warning at VGA.vhd(2154): signal \"DRAW_9U\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327980 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "L10 VGA.vhd(2161) " "VHDL Process Statement warning at VGA.vhd(2161): signal \"L10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327980 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_10U VGA.vhd(2162) " "VHDL Process Statement warning at VGA.vhd(2162): signal \"DRAW_10U\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327980 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "L11 VGA.vhd(2169) " "VHDL Process Statement warning at VGA.vhd(2169): signal \"L11\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327980 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_11U VGA.vhd(2170) " "VHDL Process Statement warning at VGA.vhd(2170): signal \"DRAW_11U\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327980 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "L12 VGA.vhd(2178) " "VHDL Process Statement warning at VGA.vhd(2178): signal \"L12\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327980 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_12U VGA.vhd(2179) " "VHDL Process Statement warning at VGA.vhd(2179): signal \"DRAW_12U\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327980 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "L13 VGA.vhd(2187) " "VHDL Process Statement warning at VGA.vhd(2187): signal \"L13\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327980 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_13U VGA.vhd(2188) " "VHDL Process Statement warning at VGA.vhd(2188): signal \"DRAW_13U\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2188 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327980 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "L14 VGA.vhd(2196) " "VHDL Process Statement warning at VGA.vhd(2196): signal \"L14\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327980 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_14U VGA.vhd(2197) " "VHDL Process Statement warning at VGA.vhd(2197): signal \"DRAW_14U\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327980 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "L15 VGA.vhd(2205) " "VHDL Process Statement warning at VGA.vhd(2205): signal \"L15\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327980 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_15U VGA.vhd(2206) " "VHDL Process Statement warning at VGA.vhd(2206): signal \"DRAW_15U\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2206 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327980 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "L16 VGA.vhd(2213) " "VHDL Process Statement warning at VGA.vhd(2213): signal \"L16\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327980 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_16U VGA.vhd(2214) " "VHDL Process Statement warning at VGA.vhd(2214): signal \"DRAW_16U\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2214 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327980 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G1 VGA.vhd(2221) " "VHDL Process Statement warning at VGA.vhd(2221): signal \"G1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2221 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327980 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_1U VGA.vhd(2222) " "VHDL Process Statement warning at VGA.vhd(2222): signal \"DRAW_1U\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2222 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327980 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G1_W VGA.vhd(2227) " "VHDL Process Statement warning at VGA.vhd(2227): signal \"G1_W\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2227 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327980 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_1U VGA.vhd(2228) " "VHDL Process Statement warning at VGA.vhd(2228): signal \"DRAW_1U\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2228 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327980 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G2 VGA.vhd(2235) " "VHDL Process Statement warning at VGA.vhd(2235): signal \"G2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2235 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327980 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_2U VGA.vhd(2236) " "VHDL Process Statement warning at VGA.vhd(2236): signal \"DRAW_2U\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2236 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327981 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G2_W VGA.vhd(2241) " "VHDL Process Statement warning at VGA.vhd(2241): signal \"G2_W\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2241 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327981 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_2U VGA.vhd(2242) " "VHDL Process Statement warning at VGA.vhd(2242): signal \"DRAW_2U\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2242 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327981 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G3 VGA.vhd(2249) " "VHDL Process Statement warning at VGA.vhd(2249): signal \"G3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2249 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327981 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_3U VGA.vhd(2250) " "VHDL Process Statement warning at VGA.vhd(2250): signal \"DRAW_3U\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2250 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327981 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G3_w VGA.vhd(2255) " "VHDL Process Statement warning at VGA.vhd(2255): signal \"G3_w\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2255 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327981 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_3U VGA.vhd(2256) " "VHDL Process Statement warning at VGA.vhd(2256): signal \"DRAW_3U\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2256 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327981 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G4 VGA.vhd(2263) " "VHDL Process Statement warning at VGA.vhd(2263): signal \"G4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2263 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327981 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_4U VGA.vhd(2264) " "VHDL Process Statement warning at VGA.vhd(2264): signal \"DRAW_4U\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2264 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327981 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G4_w VGA.vhd(2269) " "VHDL Process Statement warning at VGA.vhd(2269): signal \"G4_w\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2269 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327981 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_4U VGA.vhd(2270) " "VHDL Process Statement warning at VGA.vhd(2270): signal \"DRAW_4U\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2270 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327981 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G5 VGA.vhd(2277) " "VHDL Process Statement warning at VGA.vhd(2277): signal \"G5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2277 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327981 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_5U VGA.vhd(2278) " "VHDL Process Statement warning at VGA.vhd(2278): signal \"DRAW_5U\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2278 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327981 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G5_w VGA.vhd(2283) " "VHDL Process Statement warning at VGA.vhd(2283): signal \"G5_w\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2283 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327981 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_5U VGA.vhd(2284) " "VHDL Process Statement warning at VGA.vhd(2284): signal \"DRAW_5U\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2284 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327981 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G6 VGA.vhd(2291) " "VHDL Process Statement warning at VGA.vhd(2291): signal \"G6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2291 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327981 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_6U VGA.vhd(2292) " "VHDL Process Statement warning at VGA.vhd(2292): signal \"DRAW_6U\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2292 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327981 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G6_w VGA.vhd(2297) " "VHDL Process Statement warning at VGA.vhd(2297): signal \"G6_w\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2297 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327981 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_6U VGA.vhd(2298) " "VHDL Process Statement warning at VGA.vhd(2298): signal \"DRAW_6U\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2298 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327981 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G7 VGA.vhd(2305) " "VHDL Process Statement warning at VGA.vhd(2305): signal \"G7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2305 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327981 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_7U VGA.vhd(2306) " "VHDL Process Statement warning at VGA.vhd(2306): signal \"DRAW_7U\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2306 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327981 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G7_w VGA.vhd(2311) " "VHDL Process Statement warning at VGA.vhd(2311): signal \"G7_w\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2311 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327981 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_7U VGA.vhd(2312) " "VHDL Process Statement warning at VGA.vhd(2312): signal \"DRAW_7U\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2312 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327981 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G8 VGA.vhd(2319) " "VHDL Process Statement warning at VGA.vhd(2319): signal \"G8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2319 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327981 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_8U VGA.vhd(2320) " "VHDL Process Statement warning at VGA.vhd(2320): signal \"DRAW_8U\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2320 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327981 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G8_w VGA.vhd(2325) " "VHDL Process Statement warning at VGA.vhd(2325): signal \"G8_w\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2325 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327981 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_8U VGA.vhd(2326) " "VHDL Process Statement warning at VGA.vhd(2326): signal \"DRAW_8U\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2326 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327981 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G9 VGA.vhd(2335) " "VHDL Process Statement warning at VGA.vhd(2335): signal \"G9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2335 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327981 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_9U VGA.vhd(2336) " "VHDL Process Statement warning at VGA.vhd(2336): signal \"DRAW_9U\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2336 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327981 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G9_w VGA.vhd(2341) " "VHDL Process Statement warning at VGA.vhd(2341): signal \"G9_w\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2341 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327981 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_9U VGA.vhd(2342) " "VHDL Process Statement warning at VGA.vhd(2342): signal \"DRAW_9U\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2342 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327981 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G10 VGA.vhd(2349) " "VHDL Process Statement warning at VGA.vhd(2349): signal \"G10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2349 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327981 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_10U VGA.vhd(2350) " "VHDL Process Statement warning at VGA.vhd(2350): signal \"DRAW_10U\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2350 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327981 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G10_w VGA.vhd(2355) " "VHDL Process Statement warning at VGA.vhd(2355): signal \"G10_w\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2355 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327981 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_10U VGA.vhd(2356) " "VHDL Process Statement warning at VGA.vhd(2356): signal \"DRAW_10U\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2356 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327982 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G11 VGA.vhd(2363) " "VHDL Process Statement warning at VGA.vhd(2363): signal \"G11\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2363 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327982 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_11U VGA.vhd(2364) " "VHDL Process Statement warning at VGA.vhd(2364): signal \"DRAW_11U\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2364 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327982 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G11_w VGA.vhd(2369) " "VHDL Process Statement warning at VGA.vhd(2369): signal \"G11_w\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2369 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327982 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_11U VGA.vhd(2370) " "VHDL Process Statement warning at VGA.vhd(2370): signal \"DRAW_11U\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2370 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327982 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G12 VGA.vhd(2377) " "VHDL Process Statement warning at VGA.vhd(2377): signal \"G12\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2377 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327982 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_12U VGA.vhd(2378) " "VHDL Process Statement warning at VGA.vhd(2378): signal \"DRAW_12U\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2378 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327982 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G12_w VGA.vhd(2383) " "VHDL Process Statement warning at VGA.vhd(2383): signal \"G12_w\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2383 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327982 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_12U VGA.vhd(2384) " "VHDL Process Statement warning at VGA.vhd(2384): signal \"DRAW_12U\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2384 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327982 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G13 VGA.vhd(2391) " "VHDL Process Statement warning at VGA.vhd(2391): signal \"G13\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2391 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327982 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_13U VGA.vhd(2392) " "VHDL Process Statement warning at VGA.vhd(2392): signal \"DRAW_13U\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2392 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327982 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G13_w VGA.vhd(2397) " "VHDL Process Statement warning at VGA.vhd(2397): signal \"G13_w\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2397 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327982 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_13U VGA.vhd(2398) " "VHDL Process Statement warning at VGA.vhd(2398): signal \"DRAW_13U\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2398 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327982 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G14 VGA.vhd(2405) " "VHDL Process Statement warning at VGA.vhd(2405): signal \"G14\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2405 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327982 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_14U VGA.vhd(2406) " "VHDL Process Statement warning at VGA.vhd(2406): signal \"DRAW_14U\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2406 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327982 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G14_w VGA.vhd(2411) " "VHDL Process Statement warning at VGA.vhd(2411): signal \"G14_w\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2411 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327982 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_14U VGA.vhd(2412) " "VHDL Process Statement warning at VGA.vhd(2412): signal \"DRAW_14U\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2412 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327982 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G15 VGA.vhd(2419) " "VHDL Process Statement warning at VGA.vhd(2419): signal \"G15\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2419 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327982 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_15U VGA.vhd(2420) " "VHDL Process Statement warning at VGA.vhd(2420): signal \"DRAW_15U\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2420 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327982 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G15_w VGA.vhd(2425) " "VHDL Process Statement warning at VGA.vhd(2425): signal \"G15_w\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2425 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327982 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_15U VGA.vhd(2426) " "VHDL Process Statement warning at VGA.vhd(2426): signal \"DRAW_15U\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2426 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327982 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G16 VGA.vhd(2433) " "VHDL Process Statement warning at VGA.vhd(2433): signal \"G16\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2433 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327982 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_16U VGA.vhd(2434) " "VHDL Process Statement warning at VGA.vhd(2434): signal \"DRAW_16U\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2434 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327982 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G16_w VGA.vhd(2439) " "VHDL Process Statement warning at VGA.vhd(2439): signal \"G16_w\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2439 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327982 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DRAW_16U VGA.vhd(2440) " "VHDL Process Statement warning at VGA.vhd(2440): signal \"DRAW_16U\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2440 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327982 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C1 VGA.vhd(2447) " "VHDL Process Statement warning at VGA.vhd(2447): signal \"C1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2447 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327982 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C2 VGA.vhd(2447) " "VHDL Process Statement warning at VGA.vhd(2447): signal \"C2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2447 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327982 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C3 VGA.vhd(2447) " "VHDL Process Statement warning at VGA.vhd(2447): signal \"C3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2447 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327982 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C4 VGA.vhd(2447) " "VHDL Process Statement warning at VGA.vhd(2447): signal \"C4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2447 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327982 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C5 VGA.vhd(2447) " "VHDL Process Statement warning at VGA.vhd(2447): signal \"C5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2447 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327982 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C6 VGA.vhd(2447) " "VHDL Process Statement warning at VGA.vhd(2447): signal \"C6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2447 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327982 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C7 VGA.vhd(2447) " "VHDL Process Statement warning at VGA.vhd(2447): signal \"C7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2447 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327982 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C8 VGA.vhd(2447) " "VHDL Process Statement warning at VGA.vhd(2447): signal \"C8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2447 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327983 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C9 VGA.vhd(2447) " "VHDL Process Statement warning at VGA.vhd(2447): signal \"C9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2447 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327983 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C10 VGA.vhd(2447) " "VHDL Process Statement warning at VGA.vhd(2447): signal \"C10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2447 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327983 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C11 VGA.vhd(2447) " "VHDL Process Statement warning at VGA.vhd(2447): signal \"C11\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2447 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327983 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C12 VGA.vhd(2447) " "VHDL Process Statement warning at VGA.vhd(2447): signal \"C12\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2447 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327983 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C13 VGA.vhd(2447) " "VHDL Process Statement warning at VGA.vhd(2447): signal \"C13\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2447 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327983 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C14 VGA.vhd(2447) " "VHDL Process Statement warning at VGA.vhd(2447): signal \"C14\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2447 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327983 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C15 VGA.vhd(2447) " "VHDL Process Statement warning at VGA.vhd(2447): signal \"C15\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2447 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327983 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C16 VGA.vhd(2447) " "VHDL Process Statement warning at VGA.vhd(2447): signal \"C16\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2447 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327983 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_P2 VGA.vhd(2449) " "VHDL Process Statement warning at VGA.vhd(2449): signal \"counter_P2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2449 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327983 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2452) " "VHDL Process Statement warning at VGA.vhd(2452): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2452 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327983 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2452) " "VHDL Process Statement warning at VGA.vhd(2452): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2452 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327983 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2453) " "VHDL Process Statement warning at VGA.vhd(2453): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2453 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327983 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2453) " "VHDL Process Statement warning at VGA.vhd(2453): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2453 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327983 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2454) " "VHDL Process Statement warning at VGA.vhd(2454): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2454 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327983 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2454) " "VHDL Process Statement warning at VGA.vhd(2454): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2454 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327983 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2455) " "VHDL Process Statement warning at VGA.vhd(2455): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2455 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327983 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2455) " "VHDL Process Statement warning at VGA.vhd(2455): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2455 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327984 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2457) " "VHDL Process Statement warning at VGA.vhd(2457): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2457 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327984 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2457) " "VHDL Process Statement warning at VGA.vhd(2457): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2457 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327984 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2458) " "VHDL Process Statement warning at VGA.vhd(2458): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2458 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327984 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2458) " "VHDL Process Statement warning at VGA.vhd(2458): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2458 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327984 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2459) " "VHDL Process Statement warning at VGA.vhd(2459): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2459 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327984 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2459) " "VHDL Process Statement warning at VGA.vhd(2459): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2459 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327984 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2460) " "VHDL Process Statement warning at VGA.vhd(2460): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2460 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327984 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2460) " "VHDL Process Statement warning at VGA.vhd(2460): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2460 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327984 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2462) " "VHDL Process Statement warning at VGA.vhd(2462): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2462 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327984 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2462) " "VHDL Process Statement warning at VGA.vhd(2462): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2462 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327984 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2463) " "VHDL Process Statement warning at VGA.vhd(2463): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2463 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327984 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2463) " "VHDL Process Statement warning at VGA.vhd(2463): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2463 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327984 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2464) " "VHDL Process Statement warning at VGA.vhd(2464): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2464 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327984 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2464) " "VHDL Process Statement warning at VGA.vhd(2464): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2464 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327984 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_W VGA.vhd(2473) " "VHDL Process Statement warning at VGA.vhd(2473): signal \"counter_W\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2473 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327984 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2476) " "VHDL Process Statement warning at VGA.vhd(2476): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2476 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327984 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2476) " "VHDL Process Statement warning at VGA.vhd(2476): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2476 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327984 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2477) " "VHDL Process Statement warning at VGA.vhd(2477): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2477 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327984 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2477) " "VHDL Process Statement warning at VGA.vhd(2477): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2477 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327984 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2478) " "VHDL Process Statement warning at VGA.vhd(2478): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2478 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327984 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2478) " "VHDL Process Statement warning at VGA.vhd(2478): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2478 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327984 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2479) " "VHDL Process Statement warning at VGA.vhd(2479): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2479 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327984 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2479) " "VHDL Process Statement warning at VGA.vhd(2479): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2479 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327984 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2481) " "VHDL Process Statement warning at VGA.vhd(2481): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2481 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327984 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2481) " "VHDL Process Statement warning at VGA.vhd(2481): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2481 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327984 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2482) " "VHDL Process Statement warning at VGA.vhd(2482): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2482 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327984 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2482) " "VHDL Process Statement warning at VGA.vhd(2482): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2482 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327984 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2483) " "VHDL Process Statement warning at VGA.vhd(2483): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2483 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327984 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2483) " "VHDL Process Statement warning at VGA.vhd(2483): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2483 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327984 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2484) " "VHDL Process Statement warning at VGA.vhd(2484): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2484 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327984 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2484) " "VHDL Process Statement warning at VGA.vhd(2484): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2484 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327984 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2486) " "VHDL Process Statement warning at VGA.vhd(2486): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2486 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327984 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2486) " "VHDL Process Statement warning at VGA.vhd(2486): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2486 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327984 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2487) " "VHDL Process Statement warning at VGA.vhd(2487): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2487 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327984 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2487) " "VHDL Process Statement warning at VGA.vhd(2487): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2487 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327985 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2488) " "VHDL Process Statement warning at VGA.vhd(2488): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2488 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327985 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2488) " "VHDL Process Statement warning at VGA.vhd(2488): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2488 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327985 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2497) " "VHDL Process Statement warning at VGA.vhd(2497): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2497 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327985 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2497) " "VHDL Process Statement warning at VGA.vhd(2497): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2497 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327985 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2502) " "VHDL Process Statement warning at VGA.vhd(2502): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2502 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327985 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2502) " "VHDL Process Statement warning at VGA.vhd(2502): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2502 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327985 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2509) " "VHDL Process Statement warning at VGA.vhd(2509): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2509 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327985 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2509) " "VHDL Process Statement warning at VGA.vhd(2509): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2509 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327985 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2510) " "VHDL Process Statement warning at VGA.vhd(2510): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2510 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327985 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2510) " "VHDL Process Statement warning at VGA.vhd(2510): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2510 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327985 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2511) " "VHDL Process Statement warning at VGA.vhd(2511): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2511 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327985 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2511) " "VHDL Process Statement warning at VGA.vhd(2511): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2511 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327985 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2512) " "VHDL Process Statement warning at VGA.vhd(2512): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2512 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327985 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2512) " "VHDL Process Statement warning at VGA.vhd(2512): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2512 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327985 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2514) " "VHDL Process Statement warning at VGA.vhd(2514): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2514 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327985 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2514) " "VHDL Process Statement warning at VGA.vhd(2514): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2514 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327985 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2515) " "VHDL Process Statement warning at VGA.vhd(2515): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2515 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327985 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2515) " "VHDL Process Statement warning at VGA.vhd(2515): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2515 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327985 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2516) " "VHDL Process Statement warning at VGA.vhd(2516): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2516 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327985 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2516) " "VHDL Process Statement warning at VGA.vhd(2516): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2516 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327985 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2518) " "VHDL Process Statement warning at VGA.vhd(2518): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2518 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327985 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2518) " "VHDL Process Statement warning at VGA.vhd(2518): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2518 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327985 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2519) " "VHDL Process Statement warning at VGA.vhd(2519): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2519 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327985 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2519) " "VHDL Process Statement warning at VGA.vhd(2519): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2519 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327985 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2521) " "VHDL Process Statement warning at VGA.vhd(2521): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2521 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327985 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2521) " "VHDL Process Statement warning at VGA.vhd(2521): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2521 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327985 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2522) " "VHDL Process Statement warning at VGA.vhd(2522): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2522 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327985 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2522) " "VHDL Process Statement warning at VGA.vhd(2522): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2522 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327985 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2524) " "VHDL Process Statement warning at VGA.vhd(2524): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2524 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327985 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2524) " "VHDL Process Statement warning at VGA.vhd(2524): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2524 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327985 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2525) " "VHDL Process Statement warning at VGA.vhd(2525): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2525 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327985 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2525) " "VHDL Process Statement warning at VGA.vhd(2525): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2525 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327986 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2527) " "VHDL Process Statement warning at VGA.vhd(2527): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2527 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327986 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2527) " "VHDL Process Statement warning at VGA.vhd(2527): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2527 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327986 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2528) " "VHDL Process Statement warning at VGA.vhd(2528): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2528 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327986 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2528) " "VHDL Process Statement warning at VGA.vhd(2528): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2528 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327986 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2529) " "VHDL Process Statement warning at VGA.vhd(2529): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2529 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327986 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2529) " "VHDL Process Statement warning at VGA.vhd(2529): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2529 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327986 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2530) " "VHDL Process Statement warning at VGA.vhd(2530): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2530 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327986 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2530) " "VHDL Process Statement warning at VGA.vhd(2530): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2530 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327986 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2533) " "VHDL Process Statement warning at VGA.vhd(2533): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2533 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327986 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2533) " "VHDL Process Statement warning at VGA.vhd(2533): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2533 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327986 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2534) " "VHDL Process Statement warning at VGA.vhd(2534): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2534 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327986 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2534) " "VHDL Process Statement warning at VGA.vhd(2534): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2534 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327986 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2535) " "VHDL Process Statement warning at VGA.vhd(2535): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2535 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327986 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2535) " "VHDL Process Statement warning at VGA.vhd(2535): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2535 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327986 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2536) " "VHDL Process Statement warning at VGA.vhd(2536): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2536 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327986 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2536) " "VHDL Process Statement warning at VGA.vhd(2536): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2536 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327986 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2537) " "VHDL Process Statement warning at VGA.vhd(2537): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2537 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327986 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2537) " "VHDL Process Statement warning at VGA.vhd(2537): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2537 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327986 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2539) " "VHDL Process Statement warning at VGA.vhd(2539): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2539 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327986 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2539) " "VHDL Process Statement warning at VGA.vhd(2539): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2539 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327986 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2540) " "VHDL Process Statement warning at VGA.vhd(2540): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2540 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327986 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2540) " "VHDL Process Statement warning at VGA.vhd(2540): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2540 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327986 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2542) " "VHDL Process Statement warning at VGA.vhd(2542): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2542 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327986 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2542) " "VHDL Process Statement warning at VGA.vhd(2542): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2542 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327986 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2543) " "VHDL Process Statement warning at VGA.vhd(2543): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2543 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327986 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2543) " "VHDL Process Statement warning at VGA.vhd(2543): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2543 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327986 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2544) " "VHDL Process Statement warning at VGA.vhd(2544): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2544 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327986 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2544) " "VHDL Process Statement warning at VGA.vhd(2544): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2544 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327986 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2546) " "VHDL Process Statement warning at VGA.vhd(2546): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2546 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327986 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2546) " "VHDL Process Statement warning at VGA.vhd(2546): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2546 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327986 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2547) " "VHDL Process Statement warning at VGA.vhd(2547): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2547 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327986 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2547) " "VHDL Process Statement warning at VGA.vhd(2547): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2547 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327987 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2548) " "VHDL Process Statement warning at VGA.vhd(2548): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2548 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327987 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2548) " "VHDL Process Statement warning at VGA.vhd(2548): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2548 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327987 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2549) " "VHDL Process Statement warning at VGA.vhd(2549): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2549 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327987 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2549) " "VHDL Process Statement warning at VGA.vhd(2549): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2549 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327987 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2560) " "VHDL Process Statement warning at VGA.vhd(2560): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2560 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327987 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2560) " "VHDL Process Statement warning at VGA.vhd(2560): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2560 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327987 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2561) " "VHDL Process Statement warning at VGA.vhd(2561): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2561 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327987 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2561) " "VHDL Process Statement warning at VGA.vhd(2561): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2561 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327987 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2562) " "VHDL Process Statement warning at VGA.vhd(2562): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2562 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327987 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2562) " "VHDL Process Statement warning at VGA.vhd(2562): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2562 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327987 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2563) " "VHDL Process Statement warning at VGA.vhd(2563): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2563 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327987 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2563) " "VHDL Process Statement warning at VGA.vhd(2563): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2563 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327987 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2565) " "VHDL Process Statement warning at VGA.vhd(2565): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2565 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327987 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2565) " "VHDL Process Statement warning at VGA.vhd(2565): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2565 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327987 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2566) " "VHDL Process Statement warning at VGA.vhd(2566): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2566 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327987 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2566) " "VHDL Process Statement warning at VGA.vhd(2566): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2566 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327987 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2568) " "VHDL Process Statement warning at VGA.vhd(2568): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2568 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327987 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2568) " "VHDL Process Statement warning at VGA.vhd(2568): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2568 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327987 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2569) " "VHDL Process Statement warning at VGA.vhd(2569): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2569 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327987 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2569) " "VHDL Process Statement warning at VGA.vhd(2569): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2569 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327987 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2570) " "VHDL Process Statement warning at VGA.vhd(2570): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2570 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327987 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2570) " "VHDL Process Statement warning at VGA.vhd(2570): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2570 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327987 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2572) " "VHDL Process Statement warning at VGA.vhd(2572): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2572 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327987 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2572) " "VHDL Process Statement warning at VGA.vhd(2572): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2572 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327987 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2573) " "VHDL Process Statement warning at VGA.vhd(2573): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2573 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327987 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2573) " "VHDL Process Statement warning at VGA.vhd(2573): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2573 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327987 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2574) " "VHDL Process Statement warning at VGA.vhd(2574): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2574 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327987 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2574) " "VHDL Process Statement warning at VGA.vhd(2574): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2574 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327987 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2576) " "VHDL Process Statement warning at VGA.vhd(2576): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2576 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327987 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2576) " "VHDL Process Statement warning at VGA.vhd(2576): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2576 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327987 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2577) " "VHDL Process Statement warning at VGA.vhd(2577): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2577 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327988 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2577) " "VHDL Process Statement warning at VGA.vhd(2577): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2577 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327988 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2578) " "VHDL Process Statement warning at VGA.vhd(2578): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2578 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327988 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2578) " "VHDL Process Statement warning at VGA.vhd(2578): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2578 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327988 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2579) " "VHDL Process Statement warning at VGA.vhd(2579): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2579 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327988 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2579) " "VHDL Process Statement warning at VGA.vhd(2579): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2579 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327988 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2581) " "VHDL Process Statement warning at VGA.vhd(2581): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2581 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327988 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2581) " "VHDL Process Statement warning at VGA.vhd(2581): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2581 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327988 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2582) " "VHDL Process Statement warning at VGA.vhd(2582): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2582 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327988 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2582) " "VHDL Process Statement warning at VGA.vhd(2582): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2582 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327988 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2583) " "VHDL Process Statement warning at VGA.vhd(2583): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2583 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327988 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2583) " "VHDL Process Statement warning at VGA.vhd(2583): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2583 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327988 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2584) " "VHDL Process Statement warning at VGA.vhd(2584): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2584 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327988 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2584) " "VHDL Process Statement warning at VGA.vhd(2584): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2584 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327988 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2585) " "VHDL Process Statement warning at VGA.vhd(2585): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2585 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327988 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2585) " "VHDL Process Statement warning at VGA.vhd(2585): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2585 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327988 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2594) " "VHDL Process Statement warning at VGA.vhd(2594): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2594 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327988 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2594) " "VHDL Process Statement warning at VGA.vhd(2594): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2594 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327988 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2595) " "VHDL Process Statement warning at VGA.vhd(2595): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2595 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327988 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2595) " "VHDL Process Statement warning at VGA.vhd(2595): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2595 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327988 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2596) " "VHDL Process Statement warning at VGA.vhd(2596): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2596 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327988 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2596) " "VHDL Process Statement warning at VGA.vhd(2596): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2596 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327988 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2597) " "VHDL Process Statement warning at VGA.vhd(2597): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2597 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327988 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2597) " "VHDL Process Statement warning at VGA.vhd(2597): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2597 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327988 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2600) " "VHDL Process Statement warning at VGA.vhd(2600): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2600 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327988 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2600) " "VHDL Process Statement warning at VGA.vhd(2600): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2600 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327988 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2601) " "VHDL Process Statement warning at VGA.vhd(2601): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2601 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327988 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2601) " "VHDL Process Statement warning at VGA.vhd(2601): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2601 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327988 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row VGA.vhd(2602) " "VHDL Process Statement warning at VGA.vhd(2602): signal \"pixel_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2602 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327988 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column VGA.vhd(2602) " "VHDL Process Statement warning at VGA.vhd(2602): signal \"pixel_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2602 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720436327989 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R VGA.vhd(1663) " "VHDL Process Statement warning at VGA.vhd(1663): inferring latch(es) for signal or variable \"R\", which holds its previous value in one or more paths through the process" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1663 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1720436327989 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "G VGA.vhd(1663) " "VHDL Process Statement warning at VGA.vhd(1663): inferring latch(es) for signal or variable \"G\", which holds its previous value in one or more paths through the process" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1663 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1720436327989 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B VGA.vhd(1663) " "VHDL Process Statement warning at VGA.vhd(1663): inferring latch(es) for signal or variable \"B\", which holds its previous value in one or more paths through the process" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1663 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1720436327989 "|Battleship|VGA:VGA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "counter_P VGA.vhd(1663) " "VHDL Process Statement warning at VGA.vhd(1663): inferring latch(es) for signal or variable \"counter_P\", which holds its previous value in one or more paths through the process" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1663 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1720436327989 "|Battleship|VGA:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[0\] VGA.vhd(1663) " "Inferred latch for \"B\[0\]\" at VGA.vhd(1663)" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1663 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720436327989 "|Battleship|VGA:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[1\] VGA.vhd(1663) " "Inferred latch for \"B\[1\]\" at VGA.vhd(1663)" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1663 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720436327989 "|Battleship|VGA:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[2\] VGA.vhd(1663) " "Inferred latch for \"B\[2\]\" at VGA.vhd(1663)" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1663 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720436327989 "|Battleship|VGA:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[3\] VGA.vhd(1663) " "Inferred latch for \"B\[3\]\" at VGA.vhd(1663)" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1663 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720436327989 "|Battleship|VGA:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[4\] VGA.vhd(1663) " "Inferred latch for \"B\[4\]\" at VGA.vhd(1663)" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1663 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720436327989 "|Battleship|VGA:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[5\] VGA.vhd(1663) " "Inferred latch for \"B\[5\]\" at VGA.vhd(1663)" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1663 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720436327989 "|Battleship|VGA:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[6\] VGA.vhd(1663) " "Inferred latch for \"B\[6\]\" at VGA.vhd(1663)" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1663 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720436327989 "|Battleship|VGA:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[7\] VGA.vhd(1663) " "Inferred latch for \"B\[7\]\" at VGA.vhd(1663)" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1663 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720436327989 "|Battleship|VGA:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[0\] VGA.vhd(1663) " "Inferred latch for \"G\[0\]\" at VGA.vhd(1663)" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1663 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720436327989 "|Battleship|VGA:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[1\] VGA.vhd(1663) " "Inferred latch for \"G\[1\]\" at VGA.vhd(1663)" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1663 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720436327989 "|Battleship|VGA:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[2\] VGA.vhd(1663) " "Inferred latch for \"G\[2\]\" at VGA.vhd(1663)" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1663 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720436327989 "|Battleship|VGA:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[3\] VGA.vhd(1663) " "Inferred latch for \"G\[3\]\" at VGA.vhd(1663)" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1663 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720436327989 "|Battleship|VGA:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[4\] VGA.vhd(1663) " "Inferred latch for \"G\[4\]\" at VGA.vhd(1663)" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1663 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720436327989 "|Battleship|VGA:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[5\] VGA.vhd(1663) " "Inferred latch for \"G\[5\]\" at VGA.vhd(1663)" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1663 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720436327989 "|Battleship|VGA:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[6\] VGA.vhd(1663) " "Inferred latch for \"G\[6\]\" at VGA.vhd(1663)" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1663 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720436327989 "|Battleship|VGA:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[7\] VGA.vhd(1663) " "Inferred latch for \"G\[7\]\" at VGA.vhd(1663)" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1663 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720436327989 "|Battleship|VGA:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[0\] VGA.vhd(1663) " "Inferred latch for \"R\[0\]\" at VGA.vhd(1663)" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1663 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720436327989 "|Battleship|VGA:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[1\] VGA.vhd(1663) " "Inferred latch for \"R\[1\]\" at VGA.vhd(1663)" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1663 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720436327989 "|Battleship|VGA:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[2\] VGA.vhd(1663) " "Inferred latch for \"R\[2\]\" at VGA.vhd(1663)" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1663 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720436327989 "|Battleship|VGA:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[3\] VGA.vhd(1663) " "Inferred latch for \"R\[3\]\" at VGA.vhd(1663)" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1663 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720436327989 "|Battleship|VGA:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[4\] VGA.vhd(1663) " "Inferred latch for \"R\[4\]\" at VGA.vhd(1663)" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1663 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720436327989 "|Battleship|VGA:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[5\] VGA.vhd(1663) " "Inferred latch for \"R\[5\]\" at VGA.vhd(1663)" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1663 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720436327989 "|Battleship|VGA:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[6\] VGA.vhd(1663) " "Inferred latch for \"R\[6\]\" at VGA.vhd(1663)" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1663 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720436327989 "|Battleship|VGA:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[7\] VGA.vhd(1663) " "Inferred latch for \"R\[7\]\" at VGA.vhd(1663)" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1663 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720436327989 "|Battleship|VGA:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R16 VGA.vhd(1541) " "Inferred latch for \"R16\" at VGA.vhd(1541)" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720436327989 "|Battleship|VGA:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R15 VGA.vhd(1541) " "Inferred latch for \"R15\" at VGA.vhd(1541)" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720436327989 "|Battleship|VGA:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R14 VGA.vhd(1541) " "Inferred latch for \"R14\" at VGA.vhd(1541)" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720436327989 "|Battleship|VGA:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R13 VGA.vhd(1541) " "Inferred latch for \"R13\" at VGA.vhd(1541)" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720436327989 "|Battleship|VGA:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R12 VGA.vhd(1541) " "Inferred latch for \"R12\" at VGA.vhd(1541)" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720436327989 "|Battleship|VGA:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R11 VGA.vhd(1541) " "Inferred latch for \"R11\" at VGA.vhd(1541)" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720436327989 "|Battleship|VGA:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R10 VGA.vhd(1541) " "Inferred latch for \"R10\" at VGA.vhd(1541)" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720436327989 "|Battleship|VGA:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R9 VGA.vhd(1541) " "Inferred latch for \"R9\" at VGA.vhd(1541)" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720436327989 "|Battleship|VGA:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R8 VGA.vhd(1541) " "Inferred latch for \"R8\" at VGA.vhd(1541)" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720436327989 "|Battleship|VGA:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7 VGA.vhd(1541) " "Inferred latch for \"R7\" at VGA.vhd(1541)" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720436327989 "|Battleship|VGA:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6 VGA.vhd(1541) " "Inferred latch for \"R6\" at VGA.vhd(1541)" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720436327989 "|Battleship|VGA:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5 VGA.vhd(1541) " "Inferred latch for \"R5\" at VGA.vhd(1541)" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720436327989 "|Battleship|VGA:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4 VGA.vhd(1541) " "Inferred latch for \"R4\" at VGA.vhd(1541)" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720436327990 "|Battleship|VGA:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3 VGA.vhd(1541) " "Inferred latch for \"R3\" at VGA.vhd(1541)" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720436327990 "|Battleship|VGA:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2 VGA.vhd(1541) " "Inferred latch for \"R2\" at VGA.vhd(1541)" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720436327990 "|Battleship|VGA:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1 VGA.vhd(1541) " "Inferred latch for \"R1\" at VGA.vhd(1541)" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720436327990 "|Battleship|VGA:VGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Divider VGA:VGA\|Clock_Divider:U1 " "Elaborating entity \"Clock_Divider\" for hierarchy \"VGA:VGA\|Clock_Divider:U1\"" {  } { { "VGA.vhd" "U1" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720436327990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_DividerXL VGA:VGA\|Clock_DividerXL:U2 " "Elaborating entity \"Clock_DividerXL\" for hierarchy \"VGA:VGA\|Clock_DividerXL:U2\"" {  } { { "VGA.vhd" "U2" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720436328000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex2led VGA:VGA\|hex2led:hex2led " "Elaborating entity \"hex2led\" for hierarchy \"VGA:VGA\|hex2led:hex2led\"" {  } { { "VGA.vhd" "hex2led" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 2637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720436328012 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clock_pll:clock_pll_1\|clock_pll_0002:clock_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\] " "Synthesized away node \"clock_pll:clock_pll_1\|clock_pll_0002:clock_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "src/ip/clock/clock_pll/clock_pll_0002.v" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/src/ip/clock/clock_pll/clock_pll_0002.v" 91 0 0 } } { "src/ip/clock/clock_pll.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/src/ip/clock/clock_pll.vhd" 35 0 0 } } { "Battleship.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/Battleship.vhd" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1720436328250 "|Battleship|clock_pll:clock_pll_1|clock_pll_0002:clock_pll_inst|altera_pll:altera_pll_i|general[1].gpll"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clock_pll:clock_pll_1\|clock_pll_0002:clock_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[2\] " "Synthesized away node \"clock_pll:clock_pll_1\|clock_pll_0002:clock_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[2\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "src/ip/clock/clock_pll/clock_pll_0002.v" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/src/ip/clock/clock_pll/clock_pll_0002.v" 91 0 0 } } { "src/ip/clock/clock_pll.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/src/ip/clock/clock_pll.vhd" 35 0 0 } } { "Battleship.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/Battleship.vhd" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1720436328250 "|Battleship|clock_pll:clock_pll_1|clock_pll_0002:clock_pll_inst|altera_pll:altera_pll_i|general[2].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1720436328250 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1720436328250 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:VGA\|R\[7\] VGA:VGA\|R\[0\] " "Duplicate LATCH primitive \"VGA:VGA\|R\[7\]\" merged with LATCH primitive \"VGA:VGA\|R\[0\]\"" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1663 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436330532 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:VGA\|R\[6\] VGA:VGA\|R\[0\] " "Duplicate LATCH primitive \"VGA:VGA\|R\[6\]\" merged with LATCH primitive \"VGA:VGA\|R\[0\]\"" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1663 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436330532 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:VGA\|R\[5\] VGA:VGA\|R\[0\] " "Duplicate LATCH primitive \"VGA:VGA\|R\[5\]\" merged with LATCH primitive \"VGA:VGA\|R\[0\]\"" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1663 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436330532 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:VGA\|R\[4\] VGA:VGA\|R\[0\] " "Duplicate LATCH primitive \"VGA:VGA\|R\[4\]\" merged with LATCH primitive \"VGA:VGA\|R\[0\]\"" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1663 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436330532 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:VGA\|R\[3\] VGA:VGA\|R\[0\] " "Duplicate LATCH primitive \"VGA:VGA\|R\[3\]\" merged with LATCH primitive \"VGA:VGA\|R\[0\]\"" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1663 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436330532 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:VGA\|R\[2\] VGA:VGA\|R\[0\] " "Duplicate LATCH primitive \"VGA:VGA\|R\[2\]\" merged with LATCH primitive \"VGA:VGA\|R\[0\]\"" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1663 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436330532 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:VGA\|R\[1\] VGA:VGA\|R\[0\] " "Duplicate LATCH primitive \"VGA:VGA\|R\[1\]\" merged with LATCH primitive \"VGA:VGA\|R\[0\]\"" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1663 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436330532 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:VGA\|G\[7\] VGA:VGA\|G\[0\] " "Duplicate LATCH primitive \"VGA:VGA\|G\[7\]\" merged with LATCH primitive \"VGA:VGA\|G\[0\]\"" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1663 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436330532 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:VGA\|G\[6\] VGA:VGA\|G\[0\] " "Duplicate LATCH primitive \"VGA:VGA\|G\[6\]\" merged with LATCH primitive \"VGA:VGA\|G\[0\]\"" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1663 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436330532 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:VGA\|G\[5\] VGA:VGA\|G\[0\] " "Duplicate LATCH primitive \"VGA:VGA\|G\[5\]\" merged with LATCH primitive \"VGA:VGA\|G\[0\]\"" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1663 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436330532 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:VGA\|G\[4\] VGA:VGA\|G\[0\] " "Duplicate LATCH primitive \"VGA:VGA\|G\[4\]\" merged with LATCH primitive \"VGA:VGA\|G\[0\]\"" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1663 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436330532 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:VGA\|G\[3\] VGA:VGA\|G\[0\] " "Duplicate LATCH primitive \"VGA:VGA\|G\[3\]\" merged with LATCH primitive \"VGA:VGA\|G\[0\]\"" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1663 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436330532 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:VGA\|G\[2\] VGA:VGA\|G\[0\] " "Duplicate LATCH primitive \"VGA:VGA\|G\[2\]\" merged with LATCH primitive \"VGA:VGA\|G\[0\]\"" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1663 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436330532 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:VGA\|G\[1\] VGA:VGA\|G\[0\] " "Duplicate LATCH primitive \"VGA:VGA\|G\[1\]\" merged with LATCH primitive \"VGA:VGA\|G\[0\]\"" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1663 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436330532 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:VGA\|B\[7\] VGA:VGA\|B\[0\] " "Duplicate LATCH primitive \"VGA:VGA\|B\[7\]\" merged with LATCH primitive \"VGA:VGA\|B\[0\]\"" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1663 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436330532 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:VGA\|B\[6\] VGA:VGA\|B\[0\] " "Duplicate LATCH primitive \"VGA:VGA\|B\[6\]\" merged with LATCH primitive \"VGA:VGA\|B\[0\]\"" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1663 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436330532 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:VGA\|B\[5\] VGA:VGA\|B\[0\] " "Duplicate LATCH primitive \"VGA:VGA\|B\[5\]\" merged with LATCH primitive \"VGA:VGA\|B\[0\]\"" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1663 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436330532 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:VGA\|B\[4\] VGA:VGA\|B\[0\] " "Duplicate LATCH primitive \"VGA:VGA\|B\[4\]\" merged with LATCH primitive \"VGA:VGA\|B\[0\]\"" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1663 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436330532 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:VGA\|B\[3\] VGA:VGA\|B\[0\] " "Duplicate LATCH primitive \"VGA:VGA\|B\[3\]\" merged with LATCH primitive \"VGA:VGA\|B\[0\]\"" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1663 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436330532 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:VGA\|B\[2\] VGA:VGA\|B\[0\] " "Duplicate LATCH primitive \"VGA:VGA\|B\[2\]\" merged with LATCH primitive \"VGA:VGA\|B\[0\]\"" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1663 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436330532 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:VGA\|B\[1\] VGA:VGA\|B\[0\] " "Duplicate LATCH primitive \"VGA:VGA\|B\[1\]\" merged with LATCH primitive \"VGA:VGA\|B\[0\]\"" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 1663 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436330532 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:VGA\|R8 VGA:VGA\|R1 " "Duplicate LATCH primitive \"VGA:VGA\|R8\" merged with LATCH primitive \"VGA:VGA\|R1\"" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 69 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436330532 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:VGA\|R11 VGA:VGA\|R3 " "Duplicate LATCH primitive \"VGA:VGA\|R11\" merged with LATCH primitive \"VGA:VGA\|R3\"" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 69 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436330532 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:VGA\|R14 VGA:VGA\|R15 " "Duplicate LATCH primitive \"VGA:VGA\|R14\" merged with LATCH primitive \"VGA:VGA\|R15\"" {  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 69 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1720436330532 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1720436330532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA:VGA\|R5 " "Latch VGA:VGA\|R5 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[6\] " "Ports D and ENA on the latch are fed by the same signal KEY\[6\]" {  } { { "Battleship.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/Battleship.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720436330534 ""}  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720436330534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA:VGA\|R4 " "Latch VGA:VGA\|R4 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[6\] " "Ports D and ENA on the latch are fed by the same signal KEY\[6\]" {  } { { "Battleship.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/Battleship.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720436330534 ""}  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720436330534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA:VGA\|R2 " "Latch VGA:VGA\|R2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[6\] " "Ports D and ENA on the latch are fed by the same signal KEY\[6\]" {  } { { "Battleship.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/Battleship.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720436330534 ""}  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720436330534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA:VGA\|R1 " "Latch VGA:VGA\|R1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[6\] " "Ports D and ENA on the latch are fed by the same signal KEY\[6\]" {  } { { "Battleship.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/Battleship.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720436330535 ""}  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720436330535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA:VGA\|R3 " "Latch VGA:VGA\|R3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[6\] " "Ports D and ENA on the latch are fed by the same signal KEY\[6\]" {  } { { "Battleship.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/Battleship.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720436330535 ""}  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720436330535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA:VGA\|R6 " "Latch VGA:VGA\|R6 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[8\] " "Ports D and ENA on the latch are fed by the same signal KEY\[8\]" {  } { { "Battleship.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/Battleship.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720436330535 ""}  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720436330535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA:VGA\|R7 " "Latch VGA:VGA\|R7 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[6\] " "Ports D and ENA on the latch are fed by the same signal KEY\[6\]" {  } { { "Battleship.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/Battleship.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720436330535 ""}  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720436330535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA:VGA\|R15 " "Latch VGA:VGA\|R15 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[6\] " "Ports D and ENA on the latch are fed by the same signal KEY\[6\]" {  } { { "Battleship.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/Battleship.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720436330535 ""}  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720436330535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA:VGA\|R13 " "Latch VGA:VGA\|R13 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[6\] " "Ports D and ENA on the latch are fed by the same signal KEY\[6\]" {  } { { "Battleship.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/Battleship.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720436330535 ""}  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720436330535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA:VGA\|R9 " "Latch VGA:VGA\|R9 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[8\] " "Ports D and ENA on the latch are fed by the same signal KEY\[8\]" {  } { { "Battleship.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/Battleship.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720436330535 ""}  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720436330535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "VGA:VGA\|R16 " "Latch VGA:VGA\|R16 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[6\] " "Ports D and ENA on the latch are fed by the same signal KEY\[6\]" {  } { { "Battleship.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/Battleship.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720436330535 ""}  } { { "VGA.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/VGA.vhd" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720436330535 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "n_sync VCC " "Pin \"n_sync\" is stuck at VCC" {  } { { "Battleship.vhd" "" { Text "C:/Users/enese/Quartus projects/Battleship_Project/Battleship.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720436336398 "|Battleship|n_sync"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1720436336398 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1720436336497 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1720436338796 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1720436339195 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720436339195 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST clock_pll:clock_pll_1\|clock_pll_0002:clock_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance clock_pll:clock_pll_1\|clock_pll_0002:clock_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1720436339500 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1720436339500 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1065 " "Implemented 1065 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1720436339587 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1720436339587 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1007 " "Implemented 1007 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1720436339587 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1720436339587 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1720436339587 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 449 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 449 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4881 " "Peak virtual memory: 4881 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720436339629 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 08 13:58:59 2024 " "Processing ended: Mon Jul 08 13:58:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720436339629 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720436339629 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720436339629 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720436339629 ""}
