// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module activation_accelerator_bf16_to_float (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY,
        m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY,
        m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST,
        m_axi_gmem0_WID,
        m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY,
        m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID,
        m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA,
        m_axi_gmem0_RLAST,
        m_axi_gmem0_RID,
        m_axi_gmem0_RFIFONUM,
        m_axi_gmem0_RUSER,
        m_axi_gmem0_RRESP,
        m_axi_gmem0_BVALID,
        m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP,
        m_axi_gmem0_BID,
        m_axi_gmem0_BUSER,
        in_r,
        out_0_address0,
        out_0_ce0,
        out_0_we0,
        out_0_d0,
        out_1_address0,
        out_1_ce0,
        out_1_we0,
        out_1_d0,
        out_2_address0,
        out_2_ce0,
        out_2_we0,
        out_2_d0,
        out_3_address0,
        out_3_ce0,
        out_3_we0,
        out_3_d0,
        out_4_address0,
        out_4_ce0,
        out_4_we0,
        out_4_d0,
        out_5_address0,
        out_5_ce0,
        out_5_we0,
        out_5_d0,
        out_6_address0,
        out_6_ce0,
        out_6_we0,
        out_6_d0,
        out_7_address0,
        out_7_ce0,
        out_7_we0,
        out_7_d0,
        out_8_address0,
        out_8_ce0,
        out_8_we0,
        out_8_d0,
        out_9_address0,
        out_9_ce0,
        out_9_we0,
        out_9_d0,
        out_10_address0,
        out_10_ce0,
        out_10_we0,
        out_10_d0,
        out_11_address0,
        out_11_ce0,
        out_11_we0,
        out_11_d0,
        out_12_address0,
        out_12_ce0,
        out_12_we0,
        out_12_d0,
        out_13_address0,
        out_13_ce0,
        out_13_we0,
        out_13_d0,
        out_14_address0,
        out_14_ce0,
        out_14_we0,
        out_14_d0,
        out_15_address0,
        out_15_ce0,
        out_15_we0,
        out_15_d0,
        out_16_address0,
        out_16_ce0,
        out_16_we0,
        out_16_d0,
        out_17_address0,
        out_17_ce0,
        out_17_we0,
        out_17_d0,
        out_18_address0,
        out_18_ce0,
        out_18_we0,
        out_18_d0,
        out_19_address0,
        out_19_ce0,
        out_19_we0,
        out_19_d0,
        out_20_address0,
        out_20_ce0,
        out_20_we0,
        out_20_d0,
        out_21_address0,
        out_21_ce0,
        out_21_we0,
        out_21_d0,
        out_22_address0,
        out_22_ce0,
        out_22_we0,
        out_22_d0,
        out_23_address0,
        out_23_ce0,
        out_23_we0,
        out_23_d0,
        out_24_address0,
        out_24_ce0,
        out_24_we0,
        out_24_d0,
        out_25_address0,
        out_25_ce0,
        out_25_we0,
        out_25_d0,
        out_26_address0,
        out_26_ce0,
        out_26_we0,
        out_26_d0,
        out_27_address0,
        out_27_ce0,
        out_27_we0,
        out_27_d0,
        out_28_address0,
        out_28_ce0,
        out_28_we0,
        out_28_d0,
        out_29_address0,
        out_29_ce0,
        out_29_we0,
        out_29_d0,
        out_30_address0,
        out_30_ce0,
        out_30_we0,
        out_30_d0,
        out_31_address0,
        out_31_ce0,
        out_31_we0,
        out_31_d0,
        out_32_address0,
        out_32_ce0,
        out_32_we0,
        out_32_d0,
        out_33_address0,
        out_33_ce0,
        out_33_we0,
        out_33_d0,
        out_34_address0,
        out_34_ce0,
        out_34_we0,
        out_34_d0,
        out_35_address0,
        out_35_ce0,
        out_35_we0,
        out_35_d0,
        out_36_address0,
        out_36_ce0,
        out_36_we0,
        out_36_d0,
        out_37_address0,
        out_37_ce0,
        out_37_we0,
        out_37_d0,
        out_38_address0,
        out_38_ce0,
        out_38_we0,
        out_38_d0,
        out_39_address0,
        out_39_ce0,
        out_39_we0,
        out_39_d0,
        out_40_address0,
        out_40_ce0,
        out_40_we0,
        out_40_d0,
        out_41_address0,
        out_41_ce0,
        out_41_we0,
        out_41_d0,
        out_42_address0,
        out_42_ce0,
        out_42_we0,
        out_42_d0,
        out_43_address0,
        out_43_ce0,
        out_43_we0,
        out_43_d0,
        out_44_address0,
        out_44_ce0,
        out_44_we0,
        out_44_d0,
        out_45_address0,
        out_45_ce0,
        out_45_we0,
        out_45_d0,
        out_46_address0,
        out_46_ce0,
        out_46_we0,
        out_46_d0,
        out_47_address0,
        out_47_ce0,
        out_47_we0,
        out_47_d0,
        out_48_address0,
        out_48_ce0,
        out_48_we0,
        out_48_d0,
        out_49_address0,
        out_49_ce0,
        out_49_we0,
        out_49_d0,
        out_50_address0,
        out_50_ce0,
        out_50_we0,
        out_50_d0,
        out_51_address0,
        out_51_ce0,
        out_51_we0,
        out_51_d0,
        out_52_address0,
        out_52_ce0,
        out_52_we0,
        out_52_d0,
        out_53_address0,
        out_53_ce0,
        out_53_we0,
        out_53_d0,
        out_54_address0,
        out_54_ce0,
        out_54_we0,
        out_54_d0,
        out_55_address0,
        out_55_ce0,
        out_55_we0,
        out_55_d0,
        out_56_address0,
        out_56_ce0,
        out_56_we0,
        out_56_d0,
        out_57_address0,
        out_57_ce0,
        out_57_we0,
        out_57_d0,
        out_58_address0,
        out_58_ce0,
        out_58_we0,
        out_58_d0,
        out_59_address0,
        out_59_ce0,
        out_59_we0,
        out_59_d0,
        out_60_address0,
        out_60_ce0,
        out_60_we0,
        out_60_d0,
        out_61_address0,
        out_61_ce0,
        out_61_we0,
        out_61_d0,
        out_62_address0,
        out_62_ce0,
        out_62_we0,
        out_62_d0,
        out_63_address0,
        out_63_ce0,
        out_63_we0,
        out_63_d0
);

parameter    ap_ST_fsm_state1 = 9'd1;
parameter    ap_ST_fsm_state2 = 9'd2;
parameter    ap_ST_fsm_state3 = 9'd4;
parameter    ap_ST_fsm_state4 = 9'd8;
parameter    ap_ST_fsm_state5 = 9'd16;
parameter    ap_ST_fsm_state6 = 9'd32;
parameter    ap_ST_fsm_state7 = 9'd64;
parameter    ap_ST_fsm_state8 = 9'd128;
parameter    ap_ST_fsm_state9 = 9'd256;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_gmem0_AWVALID;
input   m_axi_gmem0_AWREADY;
output  [63:0] m_axi_gmem0_AWADDR;
output  [0:0] m_axi_gmem0_AWID;
output  [31:0] m_axi_gmem0_AWLEN;
output  [2:0] m_axi_gmem0_AWSIZE;
output  [1:0] m_axi_gmem0_AWBURST;
output  [1:0] m_axi_gmem0_AWLOCK;
output  [3:0] m_axi_gmem0_AWCACHE;
output  [2:0] m_axi_gmem0_AWPROT;
output  [3:0] m_axi_gmem0_AWQOS;
output  [3:0] m_axi_gmem0_AWREGION;
output  [0:0] m_axi_gmem0_AWUSER;
output   m_axi_gmem0_WVALID;
input   m_axi_gmem0_WREADY;
output  [15:0] m_axi_gmem0_WDATA;
output  [1:0] m_axi_gmem0_WSTRB;
output   m_axi_gmem0_WLAST;
output  [0:0] m_axi_gmem0_WID;
output  [0:0] m_axi_gmem0_WUSER;
output   m_axi_gmem0_ARVALID;
input   m_axi_gmem0_ARREADY;
output  [63:0] m_axi_gmem0_ARADDR;
output  [0:0] m_axi_gmem0_ARID;
output  [31:0] m_axi_gmem0_ARLEN;
output  [2:0] m_axi_gmem0_ARSIZE;
output  [1:0] m_axi_gmem0_ARBURST;
output  [1:0] m_axi_gmem0_ARLOCK;
output  [3:0] m_axi_gmem0_ARCACHE;
output  [2:0] m_axi_gmem0_ARPROT;
output  [3:0] m_axi_gmem0_ARQOS;
output  [3:0] m_axi_gmem0_ARREGION;
output  [0:0] m_axi_gmem0_ARUSER;
input   m_axi_gmem0_RVALID;
output   m_axi_gmem0_RREADY;
input  [15:0] m_axi_gmem0_RDATA;
input   m_axi_gmem0_RLAST;
input  [0:0] m_axi_gmem0_RID;
input  [9:0] m_axi_gmem0_RFIFONUM;
input  [0:0] m_axi_gmem0_RUSER;
input  [1:0] m_axi_gmem0_RRESP;
input   m_axi_gmem0_BVALID;
output   m_axi_gmem0_BREADY;
input  [1:0] m_axi_gmem0_BRESP;
input  [0:0] m_axi_gmem0_BID;
input  [0:0] m_axi_gmem0_BUSER;
input  [63:0] in_r;
output  [9:0] out_0_address0;
output   out_0_ce0;
output   out_0_we0;
output  [31:0] out_0_d0;
output  [9:0] out_1_address0;
output   out_1_ce0;
output   out_1_we0;
output  [31:0] out_1_d0;
output  [9:0] out_2_address0;
output   out_2_ce0;
output   out_2_we0;
output  [31:0] out_2_d0;
output  [9:0] out_3_address0;
output   out_3_ce0;
output   out_3_we0;
output  [31:0] out_3_d0;
output  [9:0] out_4_address0;
output   out_4_ce0;
output   out_4_we0;
output  [31:0] out_4_d0;
output  [9:0] out_5_address0;
output   out_5_ce0;
output   out_5_we0;
output  [31:0] out_5_d0;
output  [9:0] out_6_address0;
output   out_6_ce0;
output   out_6_we0;
output  [31:0] out_6_d0;
output  [9:0] out_7_address0;
output   out_7_ce0;
output   out_7_we0;
output  [31:0] out_7_d0;
output  [9:0] out_8_address0;
output   out_8_ce0;
output   out_8_we0;
output  [31:0] out_8_d0;
output  [9:0] out_9_address0;
output   out_9_ce0;
output   out_9_we0;
output  [31:0] out_9_d0;
output  [9:0] out_10_address0;
output   out_10_ce0;
output   out_10_we0;
output  [31:0] out_10_d0;
output  [9:0] out_11_address0;
output   out_11_ce0;
output   out_11_we0;
output  [31:0] out_11_d0;
output  [9:0] out_12_address0;
output   out_12_ce0;
output   out_12_we0;
output  [31:0] out_12_d0;
output  [9:0] out_13_address0;
output   out_13_ce0;
output   out_13_we0;
output  [31:0] out_13_d0;
output  [9:0] out_14_address0;
output   out_14_ce0;
output   out_14_we0;
output  [31:0] out_14_d0;
output  [9:0] out_15_address0;
output   out_15_ce0;
output   out_15_we0;
output  [31:0] out_15_d0;
output  [9:0] out_16_address0;
output   out_16_ce0;
output   out_16_we0;
output  [31:0] out_16_d0;
output  [9:0] out_17_address0;
output   out_17_ce0;
output   out_17_we0;
output  [31:0] out_17_d0;
output  [9:0] out_18_address0;
output   out_18_ce0;
output   out_18_we0;
output  [31:0] out_18_d0;
output  [9:0] out_19_address0;
output   out_19_ce0;
output   out_19_we0;
output  [31:0] out_19_d0;
output  [9:0] out_20_address0;
output   out_20_ce0;
output   out_20_we0;
output  [31:0] out_20_d0;
output  [9:0] out_21_address0;
output   out_21_ce0;
output   out_21_we0;
output  [31:0] out_21_d0;
output  [9:0] out_22_address0;
output   out_22_ce0;
output   out_22_we0;
output  [31:0] out_22_d0;
output  [9:0] out_23_address0;
output   out_23_ce0;
output   out_23_we0;
output  [31:0] out_23_d0;
output  [9:0] out_24_address0;
output   out_24_ce0;
output   out_24_we0;
output  [31:0] out_24_d0;
output  [9:0] out_25_address0;
output   out_25_ce0;
output   out_25_we0;
output  [31:0] out_25_d0;
output  [9:0] out_26_address0;
output   out_26_ce0;
output   out_26_we0;
output  [31:0] out_26_d0;
output  [9:0] out_27_address0;
output   out_27_ce0;
output   out_27_we0;
output  [31:0] out_27_d0;
output  [9:0] out_28_address0;
output   out_28_ce0;
output   out_28_we0;
output  [31:0] out_28_d0;
output  [9:0] out_29_address0;
output   out_29_ce0;
output   out_29_we0;
output  [31:0] out_29_d0;
output  [9:0] out_30_address0;
output   out_30_ce0;
output   out_30_we0;
output  [31:0] out_30_d0;
output  [9:0] out_31_address0;
output   out_31_ce0;
output   out_31_we0;
output  [31:0] out_31_d0;
output  [9:0] out_32_address0;
output   out_32_ce0;
output   out_32_we0;
output  [31:0] out_32_d0;
output  [9:0] out_33_address0;
output   out_33_ce0;
output   out_33_we0;
output  [31:0] out_33_d0;
output  [9:0] out_34_address0;
output   out_34_ce0;
output   out_34_we0;
output  [31:0] out_34_d0;
output  [9:0] out_35_address0;
output   out_35_ce0;
output   out_35_we0;
output  [31:0] out_35_d0;
output  [9:0] out_36_address0;
output   out_36_ce0;
output   out_36_we0;
output  [31:0] out_36_d0;
output  [9:0] out_37_address0;
output   out_37_ce0;
output   out_37_we0;
output  [31:0] out_37_d0;
output  [9:0] out_38_address0;
output   out_38_ce0;
output   out_38_we0;
output  [31:0] out_38_d0;
output  [9:0] out_39_address0;
output   out_39_ce0;
output   out_39_we0;
output  [31:0] out_39_d0;
output  [9:0] out_40_address0;
output   out_40_ce0;
output   out_40_we0;
output  [31:0] out_40_d0;
output  [9:0] out_41_address0;
output   out_41_ce0;
output   out_41_we0;
output  [31:0] out_41_d0;
output  [9:0] out_42_address0;
output   out_42_ce0;
output   out_42_we0;
output  [31:0] out_42_d0;
output  [9:0] out_43_address0;
output   out_43_ce0;
output   out_43_we0;
output  [31:0] out_43_d0;
output  [9:0] out_44_address0;
output   out_44_ce0;
output   out_44_we0;
output  [31:0] out_44_d0;
output  [9:0] out_45_address0;
output   out_45_ce0;
output   out_45_we0;
output  [31:0] out_45_d0;
output  [9:0] out_46_address0;
output   out_46_ce0;
output   out_46_we0;
output  [31:0] out_46_d0;
output  [9:0] out_47_address0;
output   out_47_ce0;
output   out_47_we0;
output  [31:0] out_47_d0;
output  [9:0] out_48_address0;
output   out_48_ce0;
output   out_48_we0;
output  [31:0] out_48_d0;
output  [9:0] out_49_address0;
output   out_49_ce0;
output   out_49_we0;
output  [31:0] out_49_d0;
output  [9:0] out_50_address0;
output   out_50_ce0;
output   out_50_we0;
output  [31:0] out_50_d0;
output  [9:0] out_51_address0;
output   out_51_ce0;
output   out_51_we0;
output  [31:0] out_51_d0;
output  [9:0] out_52_address0;
output   out_52_ce0;
output   out_52_we0;
output  [31:0] out_52_d0;
output  [9:0] out_53_address0;
output   out_53_ce0;
output   out_53_we0;
output  [31:0] out_53_d0;
output  [9:0] out_54_address0;
output   out_54_ce0;
output   out_54_we0;
output  [31:0] out_54_d0;
output  [9:0] out_55_address0;
output   out_55_ce0;
output   out_55_we0;
output  [31:0] out_55_d0;
output  [9:0] out_56_address0;
output   out_56_ce0;
output   out_56_we0;
output  [31:0] out_56_d0;
output  [9:0] out_57_address0;
output   out_57_ce0;
output   out_57_we0;
output  [31:0] out_57_d0;
output  [9:0] out_58_address0;
output   out_58_ce0;
output   out_58_we0;
output  [31:0] out_58_d0;
output  [9:0] out_59_address0;
output   out_59_ce0;
output   out_59_we0;
output  [31:0] out_59_d0;
output  [9:0] out_60_address0;
output   out_60_ce0;
output   out_60_we0;
output  [31:0] out_60_d0;
output  [9:0] out_61_address0;
output   out_61_ce0;
output   out_61_we0;
output  [31:0] out_61_d0;
output  [9:0] out_62_address0;
output   out_62_ce0;
output   out_62_we0;
output  [31:0] out_62_d0;
output  [9:0] out_63_address0;
output   out_63_ce0;
output   out_63_we0;
output  [31:0] out_63_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_gmem0_ARVALID;
reg[63:0] m_axi_gmem0_ARADDR;
reg[0:0] m_axi_gmem0_ARID;
reg[31:0] m_axi_gmem0_ARLEN;
reg[2:0] m_axi_gmem0_ARSIZE;
reg[1:0] m_axi_gmem0_ARBURST;
reg[1:0] m_axi_gmem0_ARLOCK;
reg[3:0] m_axi_gmem0_ARCACHE;
reg[2:0] m_axi_gmem0_ARPROT;
reg[3:0] m_axi_gmem0_ARQOS;
reg[3:0] m_axi_gmem0_ARREGION;
reg[0:0] m_axi_gmem0_ARUSER;
reg m_axi_gmem0_RREADY;

(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    gmem0_blk_n_AR;
wire  signed [62:0] trunc_ln_fu_310_p4;
reg   [62:0] trunc_ln_reg_331;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_ap_start;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_ap_done;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_ap_idle;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_ap_ready;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_AWVALID;
wire   [63:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_AWADDR;
wire   [0:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_AWID;
wire   [31:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_AWLEN;
wire   [2:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_AWSIZE;
wire   [1:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_AWBURST;
wire   [1:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_AWLOCK;
wire   [3:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_AWCACHE;
wire   [2:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_AWPROT;
wire   [3:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_AWQOS;
wire   [3:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_AWREGION;
wire   [0:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_AWUSER;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_WVALID;
wire   [15:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_WDATA;
wire   [1:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_WSTRB;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_WLAST;
wire   [0:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_WID;
wire   [0:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_WUSER;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARVALID;
wire   [63:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARADDR;
wire   [0:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARID;
wire   [31:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARLEN;
wire   [2:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARSIZE;
wire   [1:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARBURST;
wire   [1:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARLOCK;
wire   [3:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARCACHE;
wire   [2:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARPROT;
wire   [3:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARQOS;
wire   [3:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARREGION;
wire   [0:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARUSER;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_RREADY;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_BREADY;
wire   [9:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_0_address0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_0_ce0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_0_we0;
wire   [31:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_0_d0;
wire   [9:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_1_address0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_1_ce0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_1_we0;
wire   [31:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_1_d0;
wire   [9:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_2_address0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_2_ce0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_2_we0;
wire   [31:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_2_d0;
wire   [9:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_3_address0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_3_ce0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_3_we0;
wire   [31:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_3_d0;
wire   [9:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_4_address0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_4_ce0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_4_we0;
wire   [31:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_4_d0;
wire   [9:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_5_address0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_5_ce0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_5_we0;
wire   [31:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_5_d0;
wire   [9:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_6_address0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_6_ce0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_6_we0;
wire   [31:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_6_d0;
wire   [9:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_7_address0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_7_ce0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_7_we0;
wire   [31:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_7_d0;
wire   [9:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_8_address0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_8_ce0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_8_we0;
wire   [31:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_8_d0;
wire   [9:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_9_address0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_9_ce0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_9_we0;
wire   [31:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_9_d0;
wire   [9:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_10_address0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_10_ce0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_10_we0;
wire   [31:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_10_d0;
wire   [9:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_11_address0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_11_ce0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_11_we0;
wire   [31:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_11_d0;
wire   [9:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_12_address0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_12_ce0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_12_we0;
wire   [31:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_12_d0;
wire   [9:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_13_address0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_13_ce0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_13_we0;
wire   [31:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_13_d0;
wire   [9:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_14_address0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_14_ce0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_14_we0;
wire   [31:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_14_d0;
wire   [9:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_15_address0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_15_ce0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_15_we0;
wire   [31:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_15_d0;
wire   [9:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_16_address0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_16_ce0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_16_we0;
wire   [31:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_16_d0;
wire   [9:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_17_address0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_17_ce0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_17_we0;
wire   [31:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_17_d0;
wire   [9:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_18_address0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_18_ce0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_18_we0;
wire   [31:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_18_d0;
wire   [9:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_19_address0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_19_ce0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_19_we0;
wire   [31:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_19_d0;
wire   [9:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_20_address0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_20_ce0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_20_we0;
wire   [31:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_20_d0;
wire   [9:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_21_address0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_21_ce0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_21_we0;
wire   [31:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_21_d0;
wire   [9:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_22_address0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_22_ce0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_22_we0;
wire   [31:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_22_d0;
wire   [9:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_23_address0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_23_ce0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_23_we0;
wire   [31:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_23_d0;
wire   [9:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_24_address0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_24_ce0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_24_we0;
wire   [31:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_24_d0;
wire   [9:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_25_address0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_25_ce0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_25_we0;
wire   [31:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_25_d0;
wire   [9:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_26_address0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_26_ce0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_26_we0;
wire   [31:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_26_d0;
wire   [9:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_27_address0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_27_ce0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_27_we0;
wire   [31:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_27_d0;
wire   [9:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_28_address0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_28_ce0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_28_we0;
wire   [31:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_28_d0;
wire   [9:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_29_address0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_29_ce0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_29_we0;
wire   [31:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_29_d0;
wire   [9:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_30_address0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_30_ce0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_30_we0;
wire   [31:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_30_d0;
wire   [9:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_31_address0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_31_ce0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_31_we0;
wire   [31:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_31_d0;
wire   [9:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_32_address0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_32_ce0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_32_we0;
wire   [31:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_32_d0;
wire   [9:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_33_address0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_33_ce0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_33_we0;
wire   [31:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_33_d0;
wire   [9:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_34_address0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_34_ce0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_34_we0;
wire   [31:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_34_d0;
wire   [9:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_35_address0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_35_ce0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_35_we0;
wire   [31:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_35_d0;
wire   [9:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_36_address0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_36_ce0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_36_we0;
wire   [31:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_36_d0;
wire   [9:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_37_address0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_37_ce0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_37_we0;
wire   [31:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_37_d0;
wire   [9:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_38_address0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_38_ce0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_38_we0;
wire   [31:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_38_d0;
wire   [9:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_39_address0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_39_ce0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_39_we0;
wire   [31:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_39_d0;
wire   [9:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_40_address0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_40_ce0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_40_we0;
wire   [31:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_40_d0;
wire   [9:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_41_address0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_41_ce0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_41_we0;
wire   [31:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_41_d0;
wire   [9:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_42_address0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_42_ce0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_42_we0;
wire   [31:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_42_d0;
wire   [9:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_43_address0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_43_ce0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_43_we0;
wire   [31:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_43_d0;
wire   [9:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_44_address0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_44_ce0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_44_we0;
wire   [31:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_44_d0;
wire   [9:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_45_address0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_45_ce0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_45_we0;
wire   [31:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_45_d0;
wire   [9:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_46_address0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_46_ce0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_46_we0;
wire   [31:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_46_d0;
wire   [9:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_47_address0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_47_ce0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_47_we0;
wire   [31:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_47_d0;
wire   [9:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_48_address0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_48_ce0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_48_we0;
wire   [31:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_48_d0;
wire   [9:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_49_address0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_49_ce0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_49_we0;
wire   [31:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_49_d0;
wire   [9:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_50_address0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_50_ce0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_50_we0;
wire   [31:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_50_d0;
wire   [9:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_51_address0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_51_ce0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_51_we0;
wire   [31:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_51_d0;
wire   [9:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_52_address0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_52_ce0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_52_we0;
wire   [31:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_52_d0;
wire   [9:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_53_address0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_53_ce0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_53_we0;
wire   [31:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_53_d0;
wire   [9:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_54_address0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_54_ce0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_54_we0;
wire   [31:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_54_d0;
wire   [9:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_55_address0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_55_ce0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_55_we0;
wire   [31:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_55_d0;
wire   [9:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_56_address0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_56_ce0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_56_we0;
wire   [31:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_56_d0;
wire   [9:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_57_address0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_57_ce0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_57_we0;
wire   [31:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_57_d0;
wire   [9:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_58_address0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_58_ce0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_58_we0;
wire   [31:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_58_d0;
wire   [9:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_59_address0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_59_ce0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_59_we0;
wire   [31:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_59_d0;
wire   [9:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_60_address0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_60_ce0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_60_we0;
wire   [31:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_60_d0;
wire   [9:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_61_address0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_61_ce0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_61_we0;
wire   [31:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_61_d0;
wire   [9:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_62_address0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_62_ce0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_62_we0;
wire   [31:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_62_d0;
wire   [9:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_63_address0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_63_ce0;
wire    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_63_we0;
wire   [31:0] grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_63_d0;
reg    grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_ap_start_reg;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
wire  signed [63:0] sext_ln49_fu_320_p1;
reg   [8:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 9'd1;
#0 grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_ap_start_reg = 1'b0;
end

activation_accelerator_bf16_to_float_Pipeline_bf16_to_float_loop grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_ap_start),
    .ap_done(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_ap_done),
    .ap_idle(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_ap_idle),
    .ap_ready(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_ap_ready),
    .m_axi_gmem0_AWVALID(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_AWVALID),
    .m_axi_gmem0_AWREADY(1'b0),
    .m_axi_gmem0_AWADDR(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_AWADDR),
    .m_axi_gmem0_AWID(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_AWID),
    .m_axi_gmem0_AWLEN(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_AWLEN),
    .m_axi_gmem0_AWSIZE(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_AWSIZE),
    .m_axi_gmem0_AWBURST(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_AWBURST),
    .m_axi_gmem0_AWLOCK(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_AWLOCK),
    .m_axi_gmem0_AWCACHE(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_AWCACHE),
    .m_axi_gmem0_AWPROT(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_AWPROT),
    .m_axi_gmem0_AWQOS(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_AWQOS),
    .m_axi_gmem0_AWREGION(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_AWREGION),
    .m_axi_gmem0_AWUSER(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_AWUSER),
    .m_axi_gmem0_WVALID(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_WVALID),
    .m_axi_gmem0_WREADY(1'b0),
    .m_axi_gmem0_WDATA(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_WDATA),
    .m_axi_gmem0_WSTRB(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_WSTRB),
    .m_axi_gmem0_WLAST(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_WLAST),
    .m_axi_gmem0_WID(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_WID),
    .m_axi_gmem0_WUSER(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_WUSER),
    .m_axi_gmem0_ARVALID(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARVALID),
    .m_axi_gmem0_ARREADY(m_axi_gmem0_ARREADY),
    .m_axi_gmem0_ARADDR(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARADDR),
    .m_axi_gmem0_ARID(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARID),
    .m_axi_gmem0_ARLEN(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARLEN),
    .m_axi_gmem0_ARSIZE(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARSIZE),
    .m_axi_gmem0_ARBURST(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARBURST),
    .m_axi_gmem0_ARLOCK(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARLOCK),
    .m_axi_gmem0_ARCACHE(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARCACHE),
    .m_axi_gmem0_ARPROT(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARPROT),
    .m_axi_gmem0_ARQOS(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARQOS),
    .m_axi_gmem0_ARREGION(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARREGION),
    .m_axi_gmem0_ARUSER(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARUSER),
    .m_axi_gmem0_RVALID(m_axi_gmem0_RVALID),
    .m_axi_gmem0_RREADY(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_RREADY),
    .m_axi_gmem0_RDATA(m_axi_gmem0_RDATA),
    .m_axi_gmem0_RLAST(m_axi_gmem0_RLAST),
    .m_axi_gmem0_RID(m_axi_gmem0_RID),
    .m_axi_gmem0_RFIFONUM(m_axi_gmem0_RFIFONUM),
    .m_axi_gmem0_RUSER(m_axi_gmem0_RUSER),
    .m_axi_gmem0_RRESP(m_axi_gmem0_RRESP),
    .m_axi_gmem0_BVALID(1'b0),
    .m_axi_gmem0_BREADY(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_BREADY),
    .m_axi_gmem0_BRESP(2'd0),
    .m_axi_gmem0_BID(1'd0),
    .m_axi_gmem0_BUSER(1'd0),
    .sext_ln49(trunc_ln_reg_331),
    .out_0_address0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_0_address0),
    .out_0_ce0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_0_ce0),
    .out_0_we0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_0_we0),
    .out_0_d0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_0_d0),
    .out_1_address0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_1_address0),
    .out_1_ce0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_1_ce0),
    .out_1_we0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_1_we0),
    .out_1_d0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_1_d0),
    .out_2_address0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_2_address0),
    .out_2_ce0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_2_ce0),
    .out_2_we0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_2_we0),
    .out_2_d0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_2_d0),
    .out_3_address0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_3_address0),
    .out_3_ce0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_3_ce0),
    .out_3_we0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_3_we0),
    .out_3_d0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_3_d0),
    .out_4_address0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_4_address0),
    .out_4_ce0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_4_ce0),
    .out_4_we0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_4_we0),
    .out_4_d0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_4_d0),
    .out_5_address0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_5_address0),
    .out_5_ce0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_5_ce0),
    .out_5_we0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_5_we0),
    .out_5_d0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_5_d0),
    .out_6_address0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_6_address0),
    .out_6_ce0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_6_ce0),
    .out_6_we0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_6_we0),
    .out_6_d0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_6_d0),
    .out_7_address0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_7_address0),
    .out_7_ce0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_7_ce0),
    .out_7_we0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_7_we0),
    .out_7_d0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_7_d0),
    .out_8_address0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_8_address0),
    .out_8_ce0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_8_ce0),
    .out_8_we0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_8_we0),
    .out_8_d0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_8_d0),
    .out_9_address0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_9_address0),
    .out_9_ce0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_9_ce0),
    .out_9_we0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_9_we0),
    .out_9_d0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_9_d0),
    .out_10_address0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_10_address0),
    .out_10_ce0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_10_ce0),
    .out_10_we0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_10_we0),
    .out_10_d0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_10_d0),
    .out_11_address0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_11_address0),
    .out_11_ce0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_11_ce0),
    .out_11_we0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_11_we0),
    .out_11_d0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_11_d0),
    .out_12_address0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_12_address0),
    .out_12_ce0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_12_ce0),
    .out_12_we0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_12_we0),
    .out_12_d0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_12_d0),
    .out_13_address0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_13_address0),
    .out_13_ce0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_13_ce0),
    .out_13_we0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_13_we0),
    .out_13_d0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_13_d0),
    .out_14_address0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_14_address0),
    .out_14_ce0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_14_ce0),
    .out_14_we0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_14_we0),
    .out_14_d0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_14_d0),
    .out_15_address0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_15_address0),
    .out_15_ce0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_15_ce0),
    .out_15_we0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_15_we0),
    .out_15_d0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_15_d0),
    .out_16_address0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_16_address0),
    .out_16_ce0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_16_ce0),
    .out_16_we0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_16_we0),
    .out_16_d0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_16_d0),
    .out_17_address0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_17_address0),
    .out_17_ce0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_17_ce0),
    .out_17_we0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_17_we0),
    .out_17_d0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_17_d0),
    .out_18_address0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_18_address0),
    .out_18_ce0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_18_ce0),
    .out_18_we0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_18_we0),
    .out_18_d0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_18_d0),
    .out_19_address0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_19_address0),
    .out_19_ce0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_19_ce0),
    .out_19_we0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_19_we0),
    .out_19_d0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_19_d0),
    .out_20_address0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_20_address0),
    .out_20_ce0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_20_ce0),
    .out_20_we0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_20_we0),
    .out_20_d0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_20_d0),
    .out_21_address0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_21_address0),
    .out_21_ce0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_21_ce0),
    .out_21_we0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_21_we0),
    .out_21_d0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_21_d0),
    .out_22_address0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_22_address0),
    .out_22_ce0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_22_ce0),
    .out_22_we0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_22_we0),
    .out_22_d0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_22_d0),
    .out_23_address0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_23_address0),
    .out_23_ce0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_23_ce0),
    .out_23_we0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_23_we0),
    .out_23_d0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_23_d0),
    .out_24_address0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_24_address0),
    .out_24_ce0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_24_ce0),
    .out_24_we0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_24_we0),
    .out_24_d0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_24_d0),
    .out_25_address0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_25_address0),
    .out_25_ce0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_25_ce0),
    .out_25_we0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_25_we0),
    .out_25_d0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_25_d0),
    .out_26_address0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_26_address0),
    .out_26_ce0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_26_ce0),
    .out_26_we0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_26_we0),
    .out_26_d0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_26_d0),
    .out_27_address0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_27_address0),
    .out_27_ce0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_27_ce0),
    .out_27_we0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_27_we0),
    .out_27_d0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_27_d0),
    .out_28_address0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_28_address0),
    .out_28_ce0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_28_ce0),
    .out_28_we0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_28_we0),
    .out_28_d0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_28_d0),
    .out_29_address0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_29_address0),
    .out_29_ce0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_29_ce0),
    .out_29_we0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_29_we0),
    .out_29_d0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_29_d0),
    .out_30_address0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_30_address0),
    .out_30_ce0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_30_ce0),
    .out_30_we0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_30_we0),
    .out_30_d0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_30_d0),
    .out_31_address0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_31_address0),
    .out_31_ce0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_31_ce0),
    .out_31_we0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_31_we0),
    .out_31_d0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_31_d0),
    .out_32_address0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_32_address0),
    .out_32_ce0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_32_ce0),
    .out_32_we0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_32_we0),
    .out_32_d0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_32_d0),
    .out_33_address0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_33_address0),
    .out_33_ce0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_33_ce0),
    .out_33_we0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_33_we0),
    .out_33_d0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_33_d0),
    .out_34_address0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_34_address0),
    .out_34_ce0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_34_ce0),
    .out_34_we0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_34_we0),
    .out_34_d0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_34_d0),
    .out_35_address0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_35_address0),
    .out_35_ce0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_35_ce0),
    .out_35_we0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_35_we0),
    .out_35_d0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_35_d0),
    .out_36_address0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_36_address0),
    .out_36_ce0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_36_ce0),
    .out_36_we0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_36_we0),
    .out_36_d0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_36_d0),
    .out_37_address0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_37_address0),
    .out_37_ce0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_37_ce0),
    .out_37_we0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_37_we0),
    .out_37_d0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_37_d0),
    .out_38_address0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_38_address0),
    .out_38_ce0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_38_ce0),
    .out_38_we0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_38_we0),
    .out_38_d0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_38_d0),
    .out_39_address0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_39_address0),
    .out_39_ce0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_39_ce0),
    .out_39_we0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_39_we0),
    .out_39_d0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_39_d0),
    .out_40_address0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_40_address0),
    .out_40_ce0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_40_ce0),
    .out_40_we0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_40_we0),
    .out_40_d0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_40_d0),
    .out_41_address0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_41_address0),
    .out_41_ce0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_41_ce0),
    .out_41_we0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_41_we0),
    .out_41_d0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_41_d0),
    .out_42_address0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_42_address0),
    .out_42_ce0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_42_ce0),
    .out_42_we0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_42_we0),
    .out_42_d0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_42_d0),
    .out_43_address0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_43_address0),
    .out_43_ce0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_43_ce0),
    .out_43_we0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_43_we0),
    .out_43_d0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_43_d0),
    .out_44_address0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_44_address0),
    .out_44_ce0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_44_ce0),
    .out_44_we0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_44_we0),
    .out_44_d0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_44_d0),
    .out_45_address0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_45_address0),
    .out_45_ce0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_45_ce0),
    .out_45_we0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_45_we0),
    .out_45_d0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_45_d0),
    .out_46_address0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_46_address0),
    .out_46_ce0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_46_ce0),
    .out_46_we0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_46_we0),
    .out_46_d0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_46_d0),
    .out_47_address0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_47_address0),
    .out_47_ce0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_47_ce0),
    .out_47_we0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_47_we0),
    .out_47_d0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_47_d0),
    .out_48_address0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_48_address0),
    .out_48_ce0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_48_ce0),
    .out_48_we0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_48_we0),
    .out_48_d0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_48_d0),
    .out_49_address0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_49_address0),
    .out_49_ce0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_49_ce0),
    .out_49_we0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_49_we0),
    .out_49_d0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_49_d0),
    .out_50_address0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_50_address0),
    .out_50_ce0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_50_ce0),
    .out_50_we0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_50_we0),
    .out_50_d0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_50_d0),
    .out_51_address0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_51_address0),
    .out_51_ce0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_51_ce0),
    .out_51_we0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_51_we0),
    .out_51_d0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_51_d0),
    .out_52_address0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_52_address0),
    .out_52_ce0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_52_ce0),
    .out_52_we0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_52_we0),
    .out_52_d0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_52_d0),
    .out_53_address0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_53_address0),
    .out_53_ce0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_53_ce0),
    .out_53_we0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_53_we0),
    .out_53_d0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_53_d0),
    .out_54_address0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_54_address0),
    .out_54_ce0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_54_ce0),
    .out_54_we0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_54_we0),
    .out_54_d0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_54_d0),
    .out_55_address0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_55_address0),
    .out_55_ce0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_55_ce0),
    .out_55_we0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_55_we0),
    .out_55_d0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_55_d0),
    .out_56_address0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_56_address0),
    .out_56_ce0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_56_ce0),
    .out_56_we0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_56_we0),
    .out_56_d0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_56_d0),
    .out_57_address0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_57_address0),
    .out_57_ce0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_57_ce0),
    .out_57_we0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_57_we0),
    .out_57_d0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_57_d0),
    .out_58_address0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_58_address0),
    .out_58_ce0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_58_ce0),
    .out_58_we0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_58_we0),
    .out_58_d0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_58_d0),
    .out_59_address0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_59_address0),
    .out_59_ce0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_59_ce0),
    .out_59_we0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_59_we0),
    .out_59_d0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_59_d0),
    .out_60_address0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_60_address0),
    .out_60_ce0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_60_ce0),
    .out_60_we0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_60_we0),
    .out_60_d0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_60_d0),
    .out_61_address0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_61_address0),
    .out_61_ce0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_61_ce0),
    .out_61_we0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_61_we0),
    .out_61_d0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_61_d0),
    .out_62_address0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_62_address0),
    .out_62_ce0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_62_ce0),
    .out_62_we0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_62_we0),
    .out_62_d0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_62_d0),
    .out_63_address0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_63_address0),
    .out_63_ce0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_63_ce0),
    .out_63_we0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_63_we0),
    .out_63_d0(grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_63_d0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_ap_start_reg <= 1'b1;
        end else if ((grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_ap_ready == 1'b1)) begin
            grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        trunc_ln_reg_331 <= {{in_r[63:1]}};
    end
end

always @ (*) begin
    if (((m_axi_gmem0_ARREADY == 1'b0) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_ap_done == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        gmem0_blk_n_AR = m_axi_gmem0_ARREADY;
    end else begin
        gmem0_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((~((m_axi_gmem0_ARREADY == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_gmem0_ARADDR = sext_ln49_fu_320_p1;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_gmem0_ARADDR = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARADDR;
    end else begin
        m_axi_gmem0_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_gmem0_ARBURST = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARBURST;
    end else begin
        m_axi_gmem0_ARBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_gmem0_ARCACHE = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARCACHE;
    end else begin
        m_axi_gmem0_ARCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_gmem0_ARID = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARID;
    end else begin
        m_axi_gmem0_ARID = 1'd0;
    end
end

always @ (*) begin
    if ((~((m_axi_gmem0_ARREADY == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_gmem0_ARLEN = 32'd49152;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_gmem0_ARLEN = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARLEN;
    end else begin
        m_axi_gmem0_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_gmem0_ARLOCK = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARLOCK;
    end else begin
        m_axi_gmem0_ARLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_gmem0_ARPROT = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARPROT;
    end else begin
        m_axi_gmem0_ARPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_gmem0_ARQOS = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARQOS;
    end else begin
        m_axi_gmem0_ARQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_gmem0_ARREGION = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARREGION;
    end else begin
        m_axi_gmem0_ARREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_gmem0_ARSIZE = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARSIZE;
    end else begin
        m_axi_gmem0_ARSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_gmem0_ARUSER = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARUSER;
    end else begin
        m_axi_gmem0_ARUSER = 1'd0;
    end
end

always @ (*) begin
    if ((~((m_axi_gmem0_ARREADY == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_gmem0_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_gmem0_ARVALID = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_ARVALID;
    end else begin
        m_axi_gmem0_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_gmem0_RREADY = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_m_axi_gmem0_RREADY;
    end else begin
        m_axi_gmem0_RREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((m_axi_gmem0_ARREADY == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_ap_start = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_ap_start_reg;

assign m_axi_gmem0_AWADDR = 64'd0;

assign m_axi_gmem0_AWBURST = 2'd0;

assign m_axi_gmem0_AWCACHE = 4'd0;

assign m_axi_gmem0_AWID = 1'd0;

assign m_axi_gmem0_AWLEN = 32'd0;

assign m_axi_gmem0_AWLOCK = 2'd0;

assign m_axi_gmem0_AWPROT = 3'd0;

assign m_axi_gmem0_AWQOS = 4'd0;

assign m_axi_gmem0_AWREGION = 4'd0;

assign m_axi_gmem0_AWSIZE = 3'd0;

assign m_axi_gmem0_AWUSER = 1'd0;

assign m_axi_gmem0_AWVALID = 1'b0;

assign m_axi_gmem0_BREADY = 1'b0;

assign m_axi_gmem0_WDATA = 16'd0;

assign m_axi_gmem0_WID = 1'd0;

assign m_axi_gmem0_WLAST = 1'b0;

assign m_axi_gmem0_WSTRB = 2'd0;

assign m_axi_gmem0_WUSER = 1'd0;

assign m_axi_gmem0_WVALID = 1'b0;

assign out_0_address0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_0_address0;

assign out_0_ce0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_0_ce0;

assign out_0_d0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_0_d0;

assign out_0_we0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_0_we0;

assign out_10_address0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_10_address0;

assign out_10_ce0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_10_ce0;

assign out_10_d0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_10_d0;

assign out_10_we0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_10_we0;

assign out_11_address0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_11_address0;

assign out_11_ce0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_11_ce0;

assign out_11_d0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_11_d0;

assign out_11_we0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_11_we0;

assign out_12_address0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_12_address0;

assign out_12_ce0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_12_ce0;

assign out_12_d0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_12_d0;

assign out_12_we0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_12_we0;

assign out_13_address0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_13_address0;

assign out_13_ce0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_13_ce0;

assign out_13_d0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_13_d0;

assign out_13_we0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_13_we0;

assign out_14_address0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_14_address0;

assign out_14_ce0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_14_ce0;

assign out_14_d0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_14_d0;

assign out_14_we0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_14_we0;

assign out_15_address0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_15_address0;

assign out_15_ce0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_15_ce0;

assign out_15_d0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_15_d0;

assign out_15_we0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_15_we0;

assign out_16_address0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_16_address0;

assign out_16_ce0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_16_ce0;

assign out_16_d0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_16_d0;

assign out_16_we0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_16_we0;

assign out_17_address0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_17_address0;

assign out_17_ce0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_17_ce0;

assign out_17_d0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_17_d0;

assign out_17_we0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_17_we0;

assign out_18_address0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_18_address0;

assign out_18_ce0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_18_ce0;

assign out_18_d0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_18_d0;

assign out_18_we0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_18_we0;

assign out_19_address0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_19_address0;

assign out_19_ce0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_19_ce0;

assign out_19_d0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_19_d0;

assign out_19_we0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_19_we0;

assign out_1_address0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_1_address0;

assign out_1_ce0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_1_ce0;

assign out_1_d0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_1_d0;

assign out_1_we0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_1_we0;

assign out_20_address0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_20_address0;

assign out_20_ce0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_20_ce0;

assign out_20_d0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_20_d0;

assign out_20_we0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_20_we0;

assign out_21_address0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_21_address0;

assign out_21_ce0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_21_ce0;

assign out_21_d0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_21_d0;

assign out_21_we0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_21_we0;

assign out_22_address0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_22_address0;

assign out_22_ce0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_22_ce0;

assign out_22_d0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_22_d0;

assign out_22_we0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_22_we0;

assign out_23_address0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_23_address0;

assign out_23_ce0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_23_ce0;

assign out_23_d0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_23_d0;

assign out_23_we0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_23_we0;

assign out_24_address0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_24_address0;

assign out_24_ce0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_24_ce0;

assign out_24_d0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_24_d0;

assign out_24_we0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_24_we0;

assign out_25_address0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_25_address0;

assign out_25_ce0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_25_ce0;

assign out_25_d0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_25_d0;

assign out_25_we0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_25_we0;

assign out_26_address0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_26_address0;

assign out_26_ce0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_26_ce0;

assign out_26_d0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_26_d0;

assign out_26_we0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_26_we0;

assign out_27_address0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_27_address0;

assign out_27_ce0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_27_ce0;

assign out_27_d0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_27_d0;

assign out_27_we0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_27_we0;

assign out_28_address0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_28_address0;

assign out_28_ce0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_28_ce0;

assign out_28_d0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_28_d0;

assign out_28_we0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_28_we0;

assign out_29_address0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_29_address0;

assign out_29_ce0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_29_ce0;

assign out_29_d0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_29_d0;

assign out_29_we0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_29_we0;

assign out_2_address0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_2_address0;

assign out_2_ce0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_2_ce0;

assign out_2_d0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_2_d0;

assign out_2_we0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_2_we0;

assign out_30_address0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_30_address0;

assign out_30_ce0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_30_ce0;

assign out_30_d0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_30_d0;

assign out_30_we0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_30_we0;

assign out_31_address0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_31_address0;

assign out_31_ce0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_31_ce0;

assign out_31_d0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_31_d0;

assign out_31_we0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_31_we0;

assign out_32_address0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_32_address0;

assign out_32_ce0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_32_ce0;

assign out_32_d0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_32_d0;

assign out_32_we0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_32_we0;

assign out_33_address0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_33_address0;

assign out_33_ce0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_33_ce0;

assign out_33_d0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_33_d0;

assign out_33_we0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_33_we0;

assign out_34_address0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_34_address0;

assign out_34_ce0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_34_ce0;

assign out_34_d0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_34_d0;

assign out_34_we0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_34_we0;

assign out_35_address0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_35_address0;

assign out_35_ce0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_35_ce0;

assign out_35_d0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_35_d0;

assign out_35_we0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_35_we0;

assign out_36_address0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_36_address0;

assign out_36_ce0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_36_ce0;

assign out_36_d0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_36_d0;

assign out_36_we0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_36_we0;

assign out_37_address0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_37_address0;

assign out_37_ce0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_37_ce0;

assign out_37_d0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_37_d0;

assign out_37_we0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_37_we0;

assign out_38_address0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_38_address0;

assign out_38_ce0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_38_ce0;

assign out_38_d0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_38_d0;

assign out_38_we0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_38_we0;

assign out_39_address0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_39_address0;

assign out_39_ce0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_39_ce0;

assign out_39_d0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_39_d0;

assign out_39_we0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_39_we0;

assign out_3_address0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_3_address0;

assign out_3_ce0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_3_ce0;

assign out_3_d0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_3_d0;

assign out_3_we0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_3_we0;

assign out_40_address0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_40_address0;

assign out_40_ce0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_40_ce0;

assign out_40_d0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_40_d0;

assign out_40_we0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_40_we0;

assign out_41_address0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_41_address0;

assign out_41_ce0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_41_ce0;

assign out_41_d0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_41_d0;

assign out_41_we0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_41_we0;

assign out_42_address0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_42_address0;

assign out_42_ce0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_42_ce0;

assign out_42_d0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_42_d0;

assign out_42_we0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_42_we0;

assign out_43_address0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_43_address0;

assign out_43_ce0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_43_ce0;

assign out_43_d0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_43_d0;

assign out_43_we0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_43_we0;

assign out_44_address0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_44_address0;

assign out_44_ce0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_44_ce0;

assign out_44_d0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_44_d0;

assign out_44_we0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_44_we0;

assign out_45_address0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_45_address0;

assign out_45_ce0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_45_ce0;

assign out_45_d0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_45_d0;

assign out_45_we0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_45_we0;

assign out_46_address0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_46_address0;

assign out_46_ce0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_46_ce0;

assign out_46_d0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_46_d0;

assign out_46_we0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_46_we0;

assign out_47_address0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_47_address0;

assign out_47_ce0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_47_ce0;

assign out_47_d0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_47_d0;

assign out_47_we0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_47_we0;

assign out_48_address0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_48_address0;

assign out_48_ce0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_48_ce0;

assign out_48_d0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_48_d0;

assign out_48_we0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_48_we0;

assign out_49_address0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_49_address0;

assign out_49_ce0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_49_ce0;

assign out_49_d0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_49_d0;

assign out_49_we0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_49_we0;

assign out_4_address0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_4_address0;

assign out_4_ce0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_4_ce0;

assign out_4_d0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_4_d0;

assign out_4_we0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_4_we0;

assign out_50_address0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_50_address0;

assign out_50_ce0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_50_ce0;

assign out_50_d0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_50_d0;

assign out_50_we0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_50_we0;

assign out_51_address0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_51_address0;

assign out_51_ce0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_51_ce0;

assign out_51_d0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_51_d0;

assign out_51_we0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_51_we0;

assign out_52_address0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_52_address0;

assign out_52_ce0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_52_ce0;

assign out_52_d0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_52_d0;

assign out_52_we0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_52_we0;

assign out_53_address0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_53_address0;

assign out_53_ce0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_53_ce0;

assign out_53_d0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_53_d0;

assign out_53_we0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_53_we0;

assign out_54_address0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_54_address0;

assign out_54_ce0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_54_ce0;

assign out_54_d0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_54_d0;

assign out_54_we0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_54_we0;

assign out_55_address0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_55_address0;

assign out_55_ce0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_55_ce0;

assign out_55_d0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_55_d0;

assign out_55_we0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_55_we0;

assign out_56_address0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_56_address0;

assign out_56_ce0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_56_ce0;

assign out_56_d0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_56_d0;

assign out_56_we0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_56_we0;

assign out_57_address0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_57_address0;

assign out_57_ce0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_57_ce0;

assign out_57_d0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_57_d0;

assign out_57_we0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_57_we0;

assign out_58_address0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_58_address0;

assign out_58_ce0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_58_ce0;

assign out_58_d0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_58_d0;

assign out_58_we0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_58_we0;

assign out_59_address0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_59_address0;

assign out_59_ce0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_59_ce0;

assign out_59_d0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_59_d0;

assign out_59_we0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_59_we0;

assign out_5_address0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_5_address0;

assign out_5_ce0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_5_ce0;

assign out_5_d0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_5_d0;

assign out_5_we0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_5_we0;

assign out_60_address0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_60_address0;

assign out_60_ce0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_60_ce0;

assign out_60_d0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_60_d0;

assign out_60_we0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_60_we0;

assign out_61_address0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_61_address0;

assign out_61_ce0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_61_ce0;

assign out_61_d0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_61_d0;

assign out_61_we0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_61_we0;

assign out_62_address0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_62_address0;

assign out_62_ce0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_62_ce0;

assign out_62_d0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_62_d0;

assign out_62_we0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_62_we0;

assign out_63_address0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_63_address0;

assign out_63_ce0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_63_ce0;

assign out_63_d0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_63_d0;

assign out_63_we0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_63_we0;

assign out_6_address0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_6_address0;

assign out_6_ce0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_6_ce0;

assign out_6_d0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_6_d0;

assign out_6_we0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_6_we0;

assign out_7_address0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_7_address0;

assign out_7_ce0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_7_ce0;

assign out_7_d0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_7_d0;

assign out_7_we0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_7_we0;

assign out_8_address0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_8_address0;

assign out_8_ce0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_8_ce0;

assign out_8_d0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_8_d0;

assign out_8_we0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_8_we0;

assign out_9_address0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_9_address0;

assign out_9_ce0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_9_ce0;

assign out_9_d0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_9_d0;

assign out_9_we0 = grp_bf16_to_float_Pipeline_bf16_to_float_loop_fu_175_out_9_we0;

assign sext_ln49_fu_320_p1 = trunc_ln_fu_310_p4;

assign trunc_ln_fu_310_p4 = {{in_r[63:1]}};

endmodule //activation_accelerator_bf16_to_float
