/*
 * Device Tree Include file for Freescale Layerscape-1043A family SoC.
 *
 * Copyright (C) 2014-2015, Freescale Semiconductor
 *
 * Mingkai Hu <Mingkai.hu@freescale.com>
 *
 * This file is licensed under the terms of the GNU General Public
 * License version 2.  This program is licensed "as is" without any
 * warranty of any kind, whether express or implied.
 */

/dts-v1/;
/include/ "fsl-ls1043a.dtsi"

/ {
	model = "LS1043A QDS Board";

	aliases {
		serial0 = &lpuart0;
		serial1 = &lpuart1;
		serial2 = &lpuart2;
		serial3 = &lpuart3;
		serial4 = &lpuart4;
		serial5 = &lpuart5;

		gpio0 = &gpio1;
		gpio1 = &gpio2;
		gpio2 = &gpio3;
		gpio3 = &gpio4;

		sgmii_riser_s1_p1 = &sgmii_phy_s1_p1;
		sgmii_riser_s2_p1 = &sgmii_phy_s2_p1;
		sgmii_riser_s3_p1 = &sgmii_phy_s3_p1;
		sgmii_riser_s4_p1 = &sgmii_phy_s4_p1;
		qsgmii_s1_p1 = &qsgmii_phy_s1_p1;
		qsgmii_s1_p2 = &qsgmii_phy_s1_p2;
		qsgmii_s1_p3 = &qsgmii_phy_s1_p3;
		qsgmii_s1_p4 = &qsgmii_phy_s1_p4;
		qsgmii_s2_p1 = &qsgmii_phy_s2_p1;
		qsgmii_s2_p2 = &qsgmii_phy_s2_p2;
		qsgmii_s2_p3 = &qsgmii_phy_s2_p3;
		qsgmii_s2_p4 = &qsgmii_phy_s2_p4;
		emi1_slot1 = &ls1043mdio_s1;
		emi1_slot2 = &ls1043mdio_s2;
		emi1_slot3 = &ls1043mdio_s3;
		emi1_slot4 = &ls1043mdio_s4;

		phy_pcs2 = &pcsphy2;
		phy_pcs5 = &pcsphy5;
		phy_pcs6 = &pcsphy6;
		phy_pcs9 = &pcsphy9;
		pcs_mdio2 = &pcsmdio2;
		pcs_mdio5 = &pcsmdio5;
		pcs_mdio6 = &pcsmdio6;
		pcs_mdio9 = &pcsmdio9;

		ethernet0 = &fm1mac1;
		ethernet1 = &fm1mac2;
		ethernet2 = &fm1mac3;
		ethernet3 = &fm1mac4;
		ethernet4 = &fm1mac5;
		ethernet5 = &fm1mac6;
		ethernet6 = &fm1mac9;

		crypto = &crypto;
	};
};

&dspi0 {
	bus-num = <0>;
	status = "okay";

	flash@0 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "micron,n25q128a11";  /* 16MB */
		reg = <0>;
		spi-max-frequency = <10000000>; /* input clock */
		partition@u-boot {
			label = "u-boot";
			reg = <0x00000000 0x00100000>;
			read-only;
		};
		partition@kernel {
			label = "kernel";
			reg = <0x00100000 0x00500000>;
			read-only;
		};
		partition@dtb {
			label = "dtb";
			reg = <0x00600000 0x00100000>;
			read-only;
		};
		partition@fs {
			label = "file system";
			reg = <0x00700000 0x00900000>;
		};
	};

	flash@1 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "sst,sst25wf040";  /* 512KB */
		reg = <1>;
		spi-max-frequency = <35000000>; /* input clock */
	};

	flash@2 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "eon,en25s64";   /* 8MB */
		reg = <2>;
		spi-max-frequency = <35000000>; /* input clock */
	};
};

&qspi {
	bus-num = <0>;
	status = "okay";

	qflash0: s25fl128s@0 {
		compatible = "spansion,m25p80";
		#address-cells = <1>;
		#size-cells = <1>;
		spi-max-frequency = <20000000>;
		reg = <0>;
	};
};

&ftm0 {
	status = "okay";
};

&i2c0 {
	status = "okay";
	pca9547@77 {
		compatible = "philips,pca9547";
		reg = <0x77>;
		#address-cells = <1>;
		#size-cells = <0>;

		i2c@0 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x0>;

			rtc@68 {
				compatible = "dallas,ds3232";
				reg = <0x68>;
				/* IRQ10_B */
				interrupts = <0 150 0x4>;
			};
		};

		i2c@2 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x2>;

			ina220@40 {
				compatible = "ti,ina220";
				reg = <0x40>;
				shunt-resistor = <1000>;
			};

			ina220@41 {
				compatible = "ti,ina220";
				reg = <0x41>;
				shunt-resistor = <1000>;
			};
		};

		i2c@3 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x3>;

			eeprom@56 {
				compatible = "at24,24c512";
				reg = <0x56>;
			};

			eeprom@57 {
				compatible = "at24,24c512";
				reg = <0x57>;
			};

			adt7461a@4c {
				compatible = "adt7461a";
				reg = <0x4c>;
			};
		};
	};
};

&ifc {
	#address-cells = <2>;
	#size-cells = <1>;
	/* NOR, NAND Flashes and FPGA on board */
	ranges = <0x0 0x0 0x0 0x60000000 0x08000000
		  0x2 0x0 0x0 0x7e800000 0x00010000
		  0x3 0x0 0x0 0x7fb00000 0x00000100>;
	status = "okay";

	nor@0,0 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "cfi-flash";
		reg = <0x0 0x0 0x8000000>;
		bank-width = <2>;
		device-width = <1>;

		partition@0 {
			/* 1MB for RCW and PBI Image */
			reg = <0x00000000 0x00100000>;
			label = "NOR bank0 RCW Image";
		};

		partition@100000 {
			/* 1MB for bank0 u-boot Image */
			reg = <0x00100000 0x00100000>;
			label = "NOR bank0 U-Boot Image";
		};

		partition@200000 {
			/* 1 MB for bank0 u-boot Env */
			reg = <0x00200000 0x00100000>;
			label = "NOR bank0 U-Boot Env";
		};

		partition@300000 {
			/* 1MB for FMan ucode */
			reg = <0x00300000 0x00100000>;
			label = "NOR bank0 FMan ucode";
		};

		partition@1100000 {
			/* 40MB for bank0 FIT Image */
			reg = <0x01100000 0x2800000>;
			label = "NOR bank0 FIT Image";
		};

		partition@4000000 {
			/* 1MB for bank4 RCW and PBI Image */
			reg = <0x04000000 0x100000>;
			label = "NOR bank4 RCW Image";
		};

		partition@4100000 {
			/* 1MB for bank4 u-boot Image */
			reg = <0x04100000 0x100000>;
			label = "NOR bank4 U-Boot Image";
		};

		partition@4200000 {
			/* 1 MB for bank4 u-boot Env */
			reg = <0x04200000 0x100000>;
			label = "NOR bank4 U-Boot Env";
		};

		partition@4300000 {
			/* 1 MB for bank4 FMan ucode */
			reg = <0x04300000 0x100000>;
			label = "NOR bank4 FMan ucode";
		};

		partition@5100000 {
			/* 40MB for bank4 FIT Image */
			reg = <0x05100000 0x2800000>;
			label = "NOR bank4 FIT Image";
		};
	};

	nand@2,0 {
		compatible = "fsl,ifc-nand";
		#address-cells = <1>;
		#size-cells = <1>;
		reg = <0x2 0x0 0x10000>;

		partition@0 {
			/* This location must not be altered  */
			/* 1MB for u-boot Bootloader Image */
			reg = <0x0 0x00100000>;
			label = "NAND U-Boot Image";
			read-only;
		};

		partition@140000 {
			/* 1MB for DTB Image */
			reg = <0x00140000 0x002000>;
			label = "NAND U-Boot Env";
		};

		partition@200000 {
			/* 20MB for FIT Image */
			reg = <0x00200000 0x01400000>;
			label = "NAND FIT Image";
		};
	};

	fpga: board-control@3,0 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "simple-bus";
		reg = <0x3 0x0 0x0000100>;
		bank-width = <1>;
		device-width = <1>;
		ranges = <0 3 0 0x100>;
	};
};

&fman0 {
	ethernet@e0000 {
		phy-handle = <&qsgmii_phy_s2_p1>;
		phy-connection-type = "sgmii";
	};

	ethernet@e2000 {
		phy-handle = <&qsgmii_phy_s2_p2>;
		phy-connection-type = "sgmii";
	};

	ethernet@e4000 {
		phy-handle = <&rgmii_phy1>;
		phy-connection-type = "rgmii";
	};

	ethernet@e6000 {
		phy-handle = <&rgmii_phy2>;
		phy-connection-type = "rgmii";
	};

	ethernet@e8000 {
		phy-handle = <&qsgmii_phy_s2_p3>;
		phy-connection-type = "sgmii";
	};

	ethernet@ea000 {
		phy-handle = <&qsgmii_phy_s2_p4>;
		phy-connection-type = "sgmii";
	};

	ethernet@f0000 { /* DTSEC9/10GEC1 */
		fixed-link = <1 1 10000 0 0>;
		phy-connection-type = "xgmii";
	};

	pcsmdio2: mdio@e3000 {
		status = "disabled";
		pcsphy2: ethernet-phy@0 {
			compatible = "ethernet-phy-ieee802.3-c45";
			reg = <0x0>;
			lane-handle = <&serdes>;
			lane-range = <0x840 0x40>;
		};
	};

	pcsmdio5: mdio@e9000 {
		status = "disabled";
		pcsphy5: ethernet-phy@0 {
			compatible = "ethernet-phy-ieee802.3-c45";
			reg = <0x0>;
			lane-handle = <&serdes>;
			lane-range = <0x880 0x40>;
		};
	};

	pcsmdio6: mdio@eb000 {
		status = "disabled";
		pcsphy6: ethernet-phy@0 {
			compatible = "ethernet-phy-ieee802.3-c45";
			reg = <0x0>;
			lane-handle = <&serdes>;
			lane-range = <0x8c0 0x40>;
		};
	};

	pcsmdio9: mdio@f1000 {
		status = "disabled";
		pcsphy9: ethernet-phy@0 {
			compatible = "ethernet-phy-ieee802.3-c45";
			reg = <0x0>;
			lane-handle = <&serdes>;
			lane-range = <0x800 0x40>;
		};
	};

	mdio0: mdio@fc000 {
	};

	xmdio0: mdio@fd000 {
	};
};

&fpga {
	mdio-mux-emi1 {
		compatible = "mdio-mux-mmioreg", "mdio-mux";
		mdio-parent-bus = <&mdio0>;
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0x54 1>;    /* BRDCFG4 */
		mux-mask = <0xe0>; /* EMI1 */

		/* On-board RGMII1 PHY */
		ls1043mdio0: mdio@0 {
			reg = <0>;
			#address-cells = <1>;
			#size-cells = <0>;

			rgmii_phy1: ethernet-phy@1 { /* MAC3 */
				reg = <0x1>;
			};
		};

		/* On-board RGMII2 PHY */
		ls1043mdio1: mdio@1 {
			reg = <0x20>;
			#address-cells = <1>;
			#size-cells = <0>;

			rgmii_phy2: ethernet-phy@2 { /* MAC4 */
				reg = <0x2>;
			};
		};

		/* Slot 1 */
		ls1043mdio_s1: mdio@2 {
			reg = <0x40>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";

			qsgmii_phy_s1_p1: ethernet-phy@4 {
				reg = <0x4>;
			};
			qsgmii_phy_s1_p2: ethernet-phy@5 {
				reg = <0x5>;
			};
			qsgmii_phy_s1_p3: ethernet-phy@6 {
				reg = <0x6>;
			};
			qsgmii_phy_s1_p4: ethernet-phy@7 {
				reg = <0x7>;
			};

			sgmii_phy_s1_p1: ethernet-phy@1c {
				reg = <0x1c>;
			};
		};

		/* Slot 2 */
		ls1043mdio_s2: mdio@3 {
			reg = <0x60>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";

			qsgmii_phy_s2_p1: ethernet-phy@8 {
				reg = <0x8>;
			};
			qsgmii_phy_s2_p2: ethernet-phy@9 {
				reg = <0x9>;
			};
			qsgmii_phy_s2_p3: ethernet-phy@a {
				reg = <0xa>;
			};
			qsgmii_phy_s2_p4: ethernet-phy@b {
				reg = <0xb>;
			};

			sgmii_phy_s2_p1: ethernet-phy@1c {
				reg = <0x1c>;
			};
		};

		/* Slot 3 */
		ls1043mdio_s3: mdio@4 {
			reg = <0x80>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";

			sgmii_phy_s3_p1: ethernet-phy@1c {
				reg = <0x1c>;
			};
		};

		/* Slot 4 */
		ls1043mdio_s4: mdio@5 {
			reg = <0xa0>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";

			sgmii_phy_s4_p1: ethernet-phy@1c {
				reg = <0x1c>;
			};
		};
	};
};

&lpuart0 {
	status = "okay";
};

&duart0 {
	status = "okay";
};

&duart1 {
	status = "okay";
};
