Loading plugins phase: Elapsed time ==> 0s.204ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p D:\rbeattie_final_project\ConnectFour.cydsn\ConnectFour.cyprj -d CY8C5868AXI-LP035 -s D:\rbeattie_final_project\ConnectFour.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.758ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.250ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  ConnectFour.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\rbeattie_final_project\ConnectFour.cydsn\ConnectFour.cyprj -dcpsoc3 ConnectFour.v -verilog
======================================================================

======================================================================
Compiling:  ConnectFour.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\rbeattie_final_project\ConnectFour.cydsn\ConnectFour.cyprj -dcpsoc3 ConnectFour.v -verilog
======================================================================

======================================================================
Compiling:  ConnectFour.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\rbeattie_final_project\ConnectFour.cydsn\ConnectFour.cyprj -dcpsoc3 -verilog ConnectFour.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sun May 05 17:09:29 2024


======================================================================
Compiling:  ConnectFour.v
Program  :   vpp
Options  :    -yv2 -q10 ConnectFour.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sun May 05 17:09:29 2024

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'ConnectFour.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  ConnectFour.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\rbeattie_final_project\ConnectFour.cydsn\ConnectFour.cyprj -dcpsoc3 -verilog ConnectFour.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sun May 05 17:09:31 2024

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\rbeattie_final_project\ConnectFour.cydsn\codegentemp\ConnectFour.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\rbeattie_final_project\ConnectFour.cydsn\codegentemp\ConnectFour.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  ConnectFour.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\rbeattie_final_project\ConnectFour.cydsn\ConnectFour.cyprj -dcpsoc3 -verilog ConnectFour.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sun May 05 17:09:36 2024

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\rbeattie_final_project\ConnectFour.cydsn\codegentemp\ConnectFour.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\rbeattie_final_project\ConnectFour.cydsn\codegentemp\ConnectFour.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\SPIM_1:BSPIM:mosi_after_ld\
	\SPIM_1:BSPIM:so_send\
	\SPIM_1:BSPIM:mosi_fin\
	\SPIM_1:BSPIM:mosi_cpha_0\
	\SPIM_1:BSPIM:mosi_cpha_1\
	\SPIM_1:BSPIM:pre_mosi\
	\SPIM_1:BSPIM:dpcounter_zero\
	\SPIM_1:BSPIM:control_7\
	\SPIM_1:BSPIM:control_6\
	\SPIM_1:BSPIM:control_5\
	\SPIM_1:BSPIM:control_4\
	\SPIM_1:BSPIM:control_3\
	\SPIM_1:BSPIM:control_2\
	\SPIM_1:BSPIM:control_1\
	\SPIM_1:BSPIM:control_0\
	\SPIM_1:Net_294\
	\USBFS:dma_complete_0\
	\USBFS:Net_1922\
	\USBFS:dma_complete_1\
	\USBFS:Net_1921\
	\USBFS:dma_complete_2\
	\USBFS:Net_1920\
	\USBFS:dma_complete_3\
	\USBFS:Net_1919\
	\USBFS:dma_complete_4\
	\USBFS:Net_1918\
	\USBFS:dma_complete_5\
	\USBFS:Net_1917\
	\USBFS:dma_complete_6\
	\USBFS:Net_1916\
	\USBFS:dma_complete_7\
	\USBFS:Net_1915\
	\SELECT_PWM:PWMUDB:km_run\
	\SELECT_PWM:PWMUDB:ctrl_cmpmode2_2\
	\SELECT_PWM:PWMUDB:ctrl_cmpmode2_1\
	\SELECT_PWM:PWMUDB:ctrl_cmpmode2_0\
	\SELECT_PWM:PWMUDB:ctrl_cmpmode1_2\
	\SELECT_PWM:PWMUDB:ctrl_cmpmode1_1\
	\SELECT_PWM:PWMUDB:ctrl_cmpmode1_0\
	\SELECT_PWM:PWMUDB:capt_rising\
	\SELECT_PWM:PWMUDB:capt_falling\
	\SELECT_PWM:PWMUDB:trig_rise\
	\SELECT_PWM:PWMUDB:trig_fall\
	\SELECT_PWM:PWMUDB:sc_kill\
	\SELECT_PWM:PWMUDB:min_kill\
	\SELECT_PWM:PWMUDB:km_tc\
	\SELECT_PWM:PWMUDB:db_tc\
	\SELECT_PWM:PWMUDB:dith_sel\
	\SELECT_PWM:PWMUDB:compare2\
	\SELECT_PWM:Net_101\
	Net_532
	Net_533
	\SELECT_PWM:PWMUDB:MODULE_1:b_31\
	\SELECT_PWM:PWMUDB:MODULE_1:b_30\
	\SELECT_PWM:PWMUDB:MODULE_1:b_29\
	\SELECT_PWM:PWMUDB:MODULE_1:b_28\
	\SELECT_PWM:PWMUDB:MODULE_1:b_27\
	\SELECT_PWM:PWMUDB:MODULE_1:b_26\
	\SELECT_PWM:PWMUDB:MODULE_1:b_25\
	\SELECT_PWM:PWMUDB:MODULE_1:b_24\
	\SELECT_PWM:PWMUDB:MODULE_1:b_23\
	\SELECT_PWM:PWMUDB:MODULE_1:b_22\
	\SELECT_PWM:PWMUDB:MODULE_1:b_21\
	\SELECT_PWM:PWMUDB:MODULE_1:b_20\
	\SELECT_PWM:PWMUDB:MODULE_1:b_19\
	\SELECT_PWM:PWMUDB:MODULE_1:b_18\
	\SELECT_PWM:PWMUDB:MODULE_1:b_17\
	\SELECT_PWM:PWMUDB:MODULE_1:b_16\
	\SELECT_PWM:PWMUDB:MODULE_1:b_15\
	\SELECT_PWM:PWMUDB:MODULE_1:b_14\
	\SELECT_PWM:PWMUDB:MODULE_1:b_13\
	\SELECT_PWM:PWMUDB:MODULE_1:b_12\
	\SELECT_PWM:PWMUDB:MODULE_1:b_11\
	\SELECT_PWM:PWMUDB:MODULE_1:b_10\
	\SELECT_PWM:PWMUDB:MODULE_1:b_9\
	\SELECT_PWM:PWMUDB:MODULE_1:b_8\
	\SELECT_PWM:PWMUDB:MODULE_1:b_7\
	\SELECT_PWM:PWMUDB:MODULE_1:b_6\
	\SELECT_PWM:PWMUDB:MODULE_1:b_5\
	\SELECT_PWM:PWMUDB:MODULE_1:b_4\
	\SELECT_PWM:PWMUDB:MODULE_1:b_3\
	\SELECT_PWM:PWMUDB:MODULE_1:b_2\
	\SELECT_PWM:PWMUDB:MODULE_1:b_1\
	\SELECT_PWM:PWMUDB:MODULE_1:b_0\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:a_31\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:a_30\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:a_29\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:a_28\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:a_27\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:a_26\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:a_25\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:a_24\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:b_31\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:b_30\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:b_29\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:b_28\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:b_27\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:b_26\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:b_25\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:b_24\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:b_23\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:b_22\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:b_21\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:b_20\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:b_19\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:b_18\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:b_17\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:b_16\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:b_15\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:b_14\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:b_13\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:b_12\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:b_11\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:b_10\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:b_9\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:b_8\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:b_7\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:b_6\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:b_5\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:b_4\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:b_3\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:b_2\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:b_1\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:b_0\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:s_31\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:s_30\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:s_29\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:s_28\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:s_27\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:s_26\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:s_25\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:s_24\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:s_23\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:s_22\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:s_21\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:s_20\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:s_19\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:s_18\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:s_17\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:s_16\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:s_15\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:s_14\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:s_13\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:s_12\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:s_11\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:s_10\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:s_9\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:s_8\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:s_7\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:s_6\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:s_5\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:s_4\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:s_3\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:s_2\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_534
	Net_531
	\SELECT_PWM:Net_113\
	\SELECT_PWM:Net_107\
	\SELECT_PWM:Net_114\
	\HAMMER_PWM:PWMUDB:km_run\
	\HAMMER_PWM:PWMUDB:ctrl_cmpmode2_2\
	\HAMMER_PWM:PWMUDB:ctrl_cmpmode2_1\
	\HAMMER_PWM:PWMUDB:ctrl_cmpmode2_0\
	\HAMMER_PWM:PWMUDB:ctrl_cmpmode1_2\
	\HAMMER_PWM:PWMUDB:ctrl_cmpmode1_1\
	\HAMMER_PWM:PWMUDB:ctrl_cmpmode1_0\
	\HAMMER_PWM:PWMUDB:capt_rising\
	\HAMMER_PWM:PWMUDB:capt_falling\
	\HAMMER_PWM:PWMUDB:trig_rise\
	\HAMMER_PWM:PWMUDB:trig_fall\
	\HAMMER_PWM:PWMUDB:sc_kill\
	\HAMMER_PWM:PWMUDB:min_kill\
	\HAMMER_PWM:PWMUDB:km_tc\
	\HAMMER_PWM:PWMUDB:db_tc\
	\HAMMER_PWM:PWMUDB:dith_sel\
	\HAMMER_PWM:PWMUDB:compare2\
	\HAMMER_PWM:Net_101\
	Net_1285
	Net_1286
	\HAMMER_PWM:PWMUDB:MODULE_2:b_31\
	\HAMMER_PWM:PWMUDB:MODULE_2:b_30\
	\HAMMER_PWM:PWMUDB:MODULE_2:b_29\
	\HAMMER_PWM:PWMUDB:MODULE_2:b_28\
	\HAMMER_PWM:PWMUDB:MODULE_2:b_27\
	\HAMMER_PWM:PWMUDB:MODULE_2:b_26\
	\HAMMER_PWM:PWMUDB:MODULE_2:b_25\
	\HAMMER_PWM:PWMUDB:MODULE_2:b_24\
	\HAMMER_PWM:PWMUDB:MODULE_2:b_23\
	\HAMMER_PWM:PWMUDB:MODULE_2:b_22\
	\HAMMER_PWM:PWMUDB:MODULE_2:b_21\
	\HAMMER_PWM:PWMUDB:MODULE_2:b_20\
	\HAMMER_PWM:PWMUDB:MODULE_2:b_19\
	\HAMMER_PWM:PWMUDB:MODULE_2:b_18\
	\HAMMER_PWM:PWMUDB:MODULE_2:b_17\
	\HAMMER_PWM:PWMUDB:MODULE_2:b_16\
	\HAMMER_PWM:PWMUDB:MODULE_2:b_15\
	\HAMMER_PWM:PWMUDB:MODULE_2:b_14\
	\HAMMER_PWM:PWMUDB:MODULE_2:b_13\
	\HAMMER_PWM:PWMUDB:MODULE_2:b_12\
	\HAMMER_PWM:PWMUDB:MODULE_2:b_11\
	\HAMMER_PWM:PWMUDB:MODULE_2:b_10\
	\HAMMER_PWM:PWMUDB:MODULE_2:b_9\
	\HAMMER_PWM:PWMUDB:MODULE_2:b_8\
	\HAMMER_PWM:PWMUDB:MODULE_2:b_7\
	\HAMMER_PWM:PWMUDB:MODULE_2:b_6\
	\HAMMER_PWM:PWMUDB:MODULE_2:b_5\
	\HAMMER_PWM:PWMUDB:MODULE_2:b_4\
	\HAMMER_PWM:PWMUDB:MODULE_2:b_3\
	\HAMMER_PWM:PWMUDB:MODULE_2:b_2\
	\HAMMER_PWM:PWMUDB:MODULE_2:b_1\
	\HAMMER_PWM:PWMUDB:MODULE_2:b_0\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:a_31\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:a_30\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:a_29\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:a_28\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:a_27\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:a_26\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:a_25\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:a_24\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:b_31\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:b_30\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:b_29\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:b_28\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:b_27\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:b_26\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:b_25\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:b_24\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:b_23\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:b_22\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:b_21\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:b_20\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:b_19\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:b_18\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:b_17\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:b_16\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:b_15\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:b_14\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:b_13\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:b_12\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:b_11\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:b_10\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:b_9\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:b_8\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:b_7\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:b_6\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:b_5\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:b_4\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:b_3\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:b_2\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:b_1\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:b_0\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:s_31\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:s_30\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:s_29\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:s_28\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:s_27\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:s_26\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:s_25\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:s_24\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:s_23\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:s_22\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:s_21\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:s_20\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:s_19\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:s_18\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:s_17\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:s_16\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:s_15\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:s_14\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:s_13\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:s_12\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:s_11\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:s_10\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:s_9\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:s_8\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:s_7\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:s_6\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:s_5\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:s_4\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:s_3\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:s_2\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1287
	Net_1284
	\HAMMER_PWM:Net_113\
	\HAMMER_PWM:Net_107\
	\HAMMER_PWM:Net_114\
	\emFile_1:SPI0:BSPIM:mosi_after_ld\
	\emFile_1:SPI0:BSPIM:so_send\
	\emFile_1:SPI0:BSPIM:mosi_cpha_1\
	\emFile_1:SPI0:BSPIM:pre_mosi\
	\emFile_1:SPI0:BSPIM:dpcounter_zero\
	\emFile_1:SPI0:BSPIM:control_7\
	\emFile_1:SPI0:BSPIM:control_6\
	\emFile_1:SPI0:BSPIM:control_5\
	\emFile_1:SPI0:BSPIM:control_4\
	\emFile_1:SPI0:BSPIM:control_3\
	\emFile_1:SPI0:BSPIM:control_2\
	\emFile_1:SPI0:BSPIM:control_1\
	\emFile_1:SPI0:BSPIM:control_0\
	\emFile_1:SPI0:Net_253\
	\emFile_1:Net_2\

    Synthesized names
	\SELECT_PWM:PWMUDB:add_vi_vv_MODGEN_1_31\
	\SELECT_PWM:PWMUDB:add_vi_vv_MODGEN_1_30\
	\SELECT_PWM:PWMUDB:add_vi_vv_MODGEN_1_29\
	\SELECT_PWM:PWMUDB:add_vi_vv_MODGEN_1_28\
	\SELECT_PWM:PWMUDB:add_vi_vv_MODGEN_1_27\
	\SELECT_PWM:PWMUDB:add_vi_vv_MODGEN_1_26\
	\SELECT_PWM:PWMUDB:add_vi_vv_MODGEN_1_25\
	\SELECT_PWM:PWMUDB:add_vi_vv_MODGEN_1_24\
	\SELECT_PWM:PWMUDB:add_vi_vv_MODGEN_1_23\
	\SELECT_PWM:PWMUDB:add_vi_vv_MODGEN_1_22\
	\SELECT_PWM:PWMUDB:add_vi_vv_MODGEN_1_21\
	\SELECT_PWM:PWMUDB:add_vi_vv_MODGEN_1_20\
	\SELECT_PWM:PWMUDB:add_vi_vv_MODGEN_1_19\
	\SELECT_PWM:PWMUDB:add_vi_vv_MODGEN_1_18\
	\SELECT_PWM:PWMUDB:add_vi_vv_MODGEN_1_17\
	\SELECT_PWM:PWMUDB:add_vi_vv_MODGEN_1_16\
	\SELECT_PWM:PWMUDB:add_vi_vv_MODGEN_1_15\
	\SELECT_PWM:PWMUDB:add_vi_vv_MODGEN_1_14\
	\SELECT_PWM:PWMUDB:add_vi_vv_MODGEN_1_13\
	\SELECT_PWM:PWMUDB:add_vi_vv_MODGEN_1_12\
	\SELECT_PWM:PWMUDB:add_vi_vv_MODGEN_1_11\
	\SELECT_PWM:PWMUDB:add_vi_vv_MODGEN_1_10\
	\SELECT_PWM:PWMUDB:add_vi_vv_MODGEN_1_9\
	\SELECT_PWM:PWMUDB:add_vi_vv_MODGEN_1_8\
	\SELECT_PWM:PWMUDB:add_vi_vv_MODGEN_1_7\
	\SELECT_PWM:PWMUDB:add_vi_vv_MODGEN_1_6\
	\SELECT_PWM:PWMUDB:add_vi_vv_MODGEN_1_5\
	\SELECT_PWM:PWMUDB:add_vi_vv_MODGEN_1_4\
	\SELECT_PWM:PWMUDB:add_vi_vv_MODGEN_1_3\
	\SELECT_PWM:PWMUDB:add_vi_vv_MODGEN_1_2\
	\HAMMER_PWM:PWMUDB:add_vi_vv_MODGEN_2_31\
	\HAMMER_PWM:PWMUDB:add_vi_vv_MODGEN_2_30\
	\HAMMER_PWM:PWMUDB:add_vi_vv_MODGEN_2_29\
	\HAMMER_PWM:PWMUDB:add_vi_vv_MODGEN_2_28\
	\HAMMER_PWM:PWMUDB:add_vi_vv_MODGEN_2_27\
	\HAMMER_PWM:PWMUDB:add_vi_vv_MODGEN_2_26\
	\HAMMER_PWM:PWMUDB:add_vi_vv_MODGEN_2_25\
	\HAMMER_PWM:PWMUDB:add_vi_vv_MODGEN_2_24\
	\HAMMER_PWM:PWMUDB:add_vi_vv_MODGEN_2_23\
	\HAMMER_PWM:PWMUDB:add_vi_vv_MODGEN_2_22\
	\HAMMER_PWM:PWMUDB:add_vi_vv_MODGEN_2_21\
	\HAMMER_PWM:PWMUDB:add_vi_vv_MODGEN_2_20\
	\HAMMER_PWM:PWMUDB:add_vi_vv_MODGEN_2_19\
	\HAMMER_PWM:PWMUDB:add_vi_vv_MODGEN_2_18\
	\HAMMER_PWM:PWMUDB:add_vi_vv_MODGEN_2_17\
	\HAMMER_PWM:PWMUDB:add_vi_vv_MODGEN_2_16\
	\HAMMER_PWM:PWMUDB:add_vi_vv_MODGEN_2_15\
	\HAMMER_PWM:PWMUDB:add_vi_vv_MODGEN_2_14\
	\HAMMER_PWM:PWMUDB:add_vi_vv_MODGEN_2_13\
	\HAMMER_PWM:PWMUDB:add_vi_vv_MODGEN_2_12\
	\HAMMER_PWM:PWMUDB:add_vi_vv_MODGEN_2_11\
	\HAMMER_PWM:PWMUDB:add_vi_vv_MODGEN_2_10\
	\HAMMER_PWM:PWMUDB:add_vi_vv_MODGEN_2_9\
	\HAMMER_PWM:PWMUDB:add_vi_vv_MODGEN_2_8\
	\HAMMER_PWM:PWMUDB:add_vi_vv_MODGEN_2_7\
	\HAMMER_PWM:PWMUDB:add_vi_vv_MODGEN_2_6\
	\HAMMER_PWM:PWMUDB:add_vi_vv_MODGEN_2_5\
	\HAMMER_PWM:PWMUDB:add_vi_vv_MODGEN_2_4\
	\HAMMER_PWM:PWMUDB:add_vi_vv_MODGEN_2_3\
	\HAMMER_PWM:PWMUDB:add_vi_vv_MODGEN_2_2\

Deleted 315 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \SPIM_1:BSPIM:tx_status_3\ to \SPIM_1:BSPIM:load_rx_data\
Aliasing \SPIM_1:BSPIM:tx_status_6\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \SPIM_1:BSPIM:tx_status_5\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \SPIM_1:BSPIM:rx_status_3\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \SPIM_1:BSPIM:rx_status_2\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \SPIM_1:BSPIM:rx_status_1\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \SPIM_1:BSPIM:rx_status_0\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing zero to \SPIM_1:BSPIM:pol_supprt\
Aliasing \SPIM_1:Net_289\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing tmpOE__MOSI_net_0 to one
Aliasing tmpOE__SCLK_net_0 to one
Aliasing tmpOE__SS_net_0 to one
Aliasing tmpOE__DC_net_0 to one
Aliasing tmpOE__RESET_net_0 to one
Aliasing Net_48 to one
Aliasing tmpOE__LED_net_0 to one
Aliasing Net_47 to one
Aliasing tmpOE__MISO_net_0 to one
Aliasing \USBFS:tmpOE__Dm_net_0\ to one
Aliasing \USBFS:tmpOE__Dp_net_0\ to one
Aliasing tmpOE__T_DIN_net_0 to one
Aliasing tmpOE__T_CLK_net_0 to one
Aliasing tmpOE__T_CS_net_0 to one
Aliasing tmpOE__T_DO_net_0 to one
Aliasing tmpOE__T_IRQ_net_0 to one
Aliasing \SELECT_PWM:PWMUDB:hwCapture\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \SELECT_PWM:PWMUDB:trig_out\ to one
Aliasing \SELECT_PWM:PWMUDB:runmode_enable\\R\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \SELECT_PWM:PWMUDB:runmode_enable\\S\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \SELECT_PWM:PWMUDB:ltch_kill_reg\\R\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \SELECT_PWM:PWMUDB:ltch_kill_reg\\S\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \SELECT_PWM:PWMUDB:min_kill_reg\\R\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \SELECT_PWM:PWMUDB:min_kill_reg\\S\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \SELECT_PWM:PWMUDB:final_kill\ to one
Aliasing \SELECT_PWM:PWMUDB:dith_count_1\\R\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \SELECT_PWM:PWMUDB:dith_count_1\\S\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \SELECT_PWM:PWMUDB:dith_count_0\\R\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \SELECT_PWM:PWMUDB:dith_count_0\\S\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \SELECT_PWM:PWMUDB:reset\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \SELECT_PWM:PWMUDB:status_6\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \SELECT_PWM:PWMUDB:status_4\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \SELECT_PWM:PWMUDB:cmp2\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \SELECT_PWM:PWMUDB:cmp1_status_reg\\R\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \SELECT_PWM:PWMUDB:cmp1_status_reg\\S\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \SELECT_PWM:PWMUDB:cmp2_status_reg\\R\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \SELECT_PWM:PWMUDB:cmp2_status_reg\\S\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \SELECT_PWM:PWMUDB:final_kill_reg\\R\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \SELECT_PWM:PWMUDB:final_kill_reg\\S\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \SELECT_PWM:PWMUDB:cs_addr_0\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \SELECT_PWM:PWMUDB:pwm1_i\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \SELECT_PWM:PWMUDB:pwm2_i\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \SELECT_PWM:PWMUDB:MODULE_1:g2:a0:a_23\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \SELECT_PWM:PWMUDB:MODULE_1:g2:a0:a_22\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \SELECT_PWM:PWMUDB:MODULE_1:g2:a0:a_21\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \SELECT_PWM:PWMUDB:MODULE_1:g2:a0:a_20\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \SELECT_PWM:PWMUDB:MODULE_1:g2:a0:a_19\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \SELECT_PWM:PWMUDB:MODULE_1:g2:a0:a_18\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \SELECT_PWM:PWMUDB:MODULE_1:g2:a0:a_17\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \SELECT_PWM:PWMUDB:MODULE_1:g2:a0:a_16\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \SELECT_PWM:PWMUDB:MODULE_1:g2:a0:a_15\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \SELECT_PWM:PWMUDB:MODULE_1:g2:a0:a_14\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \SELECT_PWM:PWMUDB:MODULE_1:g2:a0:a_13\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \SELECT_PWM:PWMUDB:MODULE_1:g2:a0:a_12\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \SELECT_PWM:PWMUDB:MODULE_1:g2:a0:a_11\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \SELECT_PWM:PWMUDB:MODULE_1:g2:a0:a_10\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \SELECT_PWM:PWMUDB:MODULE_1:g2:a0:a_9\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \SELECT_PWM:PWMUDB:MODULE_1:g2:a0:a_8\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \SELECT_PWM:PWMUDB:MODULE_1:g2:a0:a_7\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \SELECT_PWM:PWMUDB:MODULE_1:g2:a0:a_6\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \SELECT_PWM:PWMUDB:MODULE_1:g2:a0:a_5\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \SELECT_PWM:PWMUDB:MODULE_1:g2:a0:a_4\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \SELECT_PWM:PWMUDB:MODULE_1:g2:a0:a_3\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \SELECT_PWM:PWMUDB:MODULE_1:g2:a0:a_2\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \SELECT_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__SELECTOR_SERVO_net_0 to one
Aliasing \HAMMER_PWM:PWMUDB:hwCapture\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \HAMMER_PWM:PWMUDB:trig_out\ to one
Aliasing \HAMMER_PWM:PWMUDB:runmode_enable\\R\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \HAMMER_PWM:PWMUDB:runmode_enable\\S\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \HAMMER_PWM:PWMUDB:ltch_kill_reg\\R\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \HAMMER_PWM:PWMUDB:ltch_kill_reg\\S\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \HAMMER_PWM:PWMUDB:min_kill_reg\\R\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \HAMMER_PWM:PWMUDB:min_kill_reg\\S\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \HAMMER_PWM:PWMUDB:final_kill\ to one
Aliasing \HAMMER_PWM:PWMUDB:dith_count_1\\R\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \HAMMER_PWM:PWMUDB:dith_count_1\\S\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \HAMMER_PWM:PWMUDB:dith_count_0\\R\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \HAMMER_PWM:PWMUDB:dith_count_0\\S\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \HAMMER_PWM:PWMUDB:reset\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \HAMMER_PWM:PWMUDB:status_6\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \HAMMER_PWM:PWMUDB:status_4\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \HAMMER_PWM:PWMUDB:cmp2\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \HAMMER_PWM:PWMUDB:cmp1_status_reg\\R\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \HAMMER_PWM:PWMUDB:cmp1_status_reg\\S\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \HAMMER_PWM:PWMUDB:cmp2_status_reg\\R\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \HAMMER_PWM:PWMUDB:cmp2_status_reg\\S\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \HAMMER_PWM:PWMUDB:final_kill_reg\\R\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \HAMMER_PWM:PWMUDB:final_kill_reg\\S\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \HAMMER_PWM:PWMUDB:cs_addr_0\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \HAMMER_PWM:PWMUDB:pwm1_i\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \HAMMER_PWM:PWMUDB:pwm2_i\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:a_23\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:a_22\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:a_21\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:a_20\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:a_19\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:a_18\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:a_17\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:a_16\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:a_15\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:a_14\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:a_13\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:a_12\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:a_11\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:a_10\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:a_9\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:a_8\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:a_7\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:a_6\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:a_5\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:a_4\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:a_3\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:a_2\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__HAMMER_SERVO_net_0 to one
Aliasing tmpOE__PHOTO_INTERRUPTER_PINS_net_6 to one
Aliasing tmpOE__PHOTO_INTERRUPTER_PINS_net_5 to one
Aliasing tmpOE__PHOTO_INTERRUPTER_PINS_net_4 to one
Aliasing tmpOE__PHOTO_INTERRUPTER_PINS_net_3 to one
Aliasing tmpOE__PHOTO_INTERRUPTER_PINS_net_2 to one
Aliasing tmpOE__PHOTO_INTERRUPTER_PINS_net_1 to one
Aliasing tmpOE__PHOTO_INTERRUPTER_PINS_net_0 to one
Aliasing tmpOE__Speaker_net_0 to one
Aliasing \emFile_1:SPI0:BSPIM:pol_supprt\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \emFile_1:SPI0:BSPIM:tx_status_3\ to \emFile_1:SPI0:BSPIM:load_rx_data\
Aliasing \emFile_1:SPI0:BSPIM:tx_status_6\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \emFile_1:SPI0:BSPIM:tx_status_5\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \emFile_1:SPI0:BSPIM:rx_status_3\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \emFile_1:SPI0:BSPIM:rx_status_2\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \emFile_1:SPI0:BSPIM:rx_status_1\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \emFile_1:SPI0:BSPIM:rx_status_0\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \emFile_1:SPI0:Net_274\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \emFile_1:tmpOE__mosi0_net_0\ to one
Aliasing \emFile_1:tmpOE__miso0_net_0\ to one
Aliasing \emFile_1:tmpOE__sclk0_net_0\ to one
Aliasing \emFile_1:tmpOE__SPI0_CS_net_0\ to one
Aliasing \VDAC8:Net_83\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \VDAC8:Net_81\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \VDAC8:Net_82\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \SPIM_1:BSPIM:so_send_reg\\D\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \SPIM_1:BSPIM:mosi_pre_reg\\D\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \SPIM_1:BSPIM:dpcounter_one_reg\\D\ to \SPIM_1:BSPIM:load_rx_data\
Aliasing \SELECT_PWM:PWMUDB:min_kill_reg\\D\ to one
Aliasing \SELECT_PWM:PWMUDB:prevCapture\\D\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \SELECT_PWM:PWMUDB:trig_last\\D\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \SELECT_PWM:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \SELECT_PWM:PWMUDB:prevCompare1\\D\ to \SELECT_PWM:PWMUDB:pwm_temp\
Aliasing \SELECT_PWM:PWMUDB:tc_i_reg\\D\ to \SELECT_PWM:PWMUDB:status_2\
Aliasing \HAMMER_PWM:PWMUDB:min_kill_reg\\D\ to one
Aliasing \HAMMER_PWM:PWMUDB:prevCapture\\D\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \HAMMER_PWM:PWMUDB:trig_last\\D\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \HAMMER_PWM:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \HAMMER_PWM:PWMUDB:prevCompare1\\D\ to \HAMMER_PWM:PWMUDB:pwm_temp\
Aliasing \HAMMER_PWM:PWMUDB:tc_i_reg\\D\ to \HAMMER_PWM:PWMUDB:status_2\
Aliasing \emFile_1:SPI0:BSPIM:so_send_reg\\D\ to \SPIM_1:BSPIM:pol_supprt\
Aliasing \emFile_1:SPI0:BSPIM:dpcounter_one_reg\\D\ to \emFile_1:SPI0:BSPIM:load_rx_data\
Removing Lhs of wire \SPIM_1:Net_276\[0] = Net_14[1]
Removing Rhs of wire \SPIM_1:BSPIM:load_rx_data\[5] = \SPIM_1:BSPIM:dpcounter_one\[6]
Removing Lhs of wire \SPIM_1:BSPIM:miso_to_dp\[8] = \SPIM_1:Net_244\[9]
Removing Lhs of wire \SPIM_1:Net_244\[9] = Net_1337[103]
Removing Rhs of wire Net_1334[13] = \SPIM_1:BSPIM:mosi_reg\[14]
Removing Rhs of wire \SPIM_1:BSPIM:tx_status_1\[36] = \SPIM_1:BSPIM:dpMOSI_fifo_empty\[37]
Removing Rhs of wire \SPIM_1:BSPIM:tx_status_2\[38] = \SPIM_1:BSPIM:dpMOSI_fifo_not_full\[39]
Removing Lhs of wire \SPIM_1:BSPIM:tx_status_3\[40] = \SPIM_1:BSPIM:load_rx_data\[5]
Removing Rhs of wire \SPIM_1:BSPIM:rx_status_4\[42] = \SPIM_1:BSPIM:dpMISO_fifo_full\[43]
Removing Rhs of wire \SPIM_1:BSPIM:rx_status_5\[44] = \SPIM_1:BSPIM:dpMISO_fifo_not_empty\[45]
Removing Lhs of wire \SPIM_1:BSPIM:tx_status_6\[47] = \SPIM_1:BSPIM:pol_supprt\[7]
Removing Lhs of wire \SPIM_1:BSPIM:tx_status_5\[48] = \SPIM_1:BSPIM:pol_supprt\[7]
Removing Lhs of wire \SPIM_1:BSPIM:rx_status_3\[49] = \SPIM_1:BSPIM:pol_supprt\[7]
Removing Lhs of wire \SPIM_1:BSPIM:rx_status_2\[50] = \SPIM_1:BSPIM:pol_supprt\[7]
Removing Lhs of wire \SPIM_1:BSPIM:rx_status_1\[51] = \SPIM_1:BSPIM:pol_supprt\[7]
Removing Lhs of wire \SPIM_1:BSPIM:rx_status_0\[52] = \SPIM_1:BSPIM:pol_supprt\[7]
Removing Rhs of wire \SPIM_1:Net_273\[62] = \SPIM_1:BSPIM:pol_supprt\[7]
Removing Rhs of wire zero[67] = \SPIM_1:Net_273\[62]
Removing Lhs of wire \SPIM_1:Net_289\[104] = zero[67]
Removing Lhs of wire tmpOE__MOSI_net_0[106] = one[3]
Removing Lhs of wire tmpOE__SCLK_net_0[112] = one[3]
Removing Lhs of wire tmpOE__SS_net_0[118] = one[3]
Removing Lhs of wire tmpOE__DC_net_0[124] = one[3]
Removing Lhs of wire tmpOE__RESET_net_0[130] = one[3]
Removing Lhs of wire Net_48[131] = one[3]
Removing Lhs of wire tmpOE__LED_net_0[137] = one[3]
Removing Lhs of wire Net_47[138] = one[3]
Removing Lhs of wire tmpOE__MISO_net_0[144] = one[3]
Removing Lhs of wire \USBFS:tmpOE__Dm_net_0\[155] = one[3]
Removing Lhs of wire \USBFS:tmpOE__Dp_net_0\[162] = one[3]
Removing Lhs of wire tmpOE__T_DIN_net_0[211] = one[3]
Removing Lhs of wire tmpOE__T_CLK_net_0[217] = one[3]
Removing Lhs of wire tmpOE__T_CS_net_0[223] = one[3]
Removing Lhs of wire tmpOE__T_DO_net_0[229] = one[3]
Removing Lhs of wire tmpOE__T_IRQ_net_0[235] = one[3]
Removing Lhs of wire \SELECT_PWM:PWMUDB:ctrl_enable\[255] = \SELECT_PWM:PWMUDB:control_7\[247]
Removing Lhs of wire \SELECT_PWM:PWMUDB:hwCapture\[265] = zero[67]
Removing Lhs of wire \SELECT_PWM:PWMUDB:hwEnable\[266] = \SELECT_PWM:PWMUDB:control_7\[247]
Removing Lhs of wire \SELECT_PWM:PWMUDB:trig_out\[270] = one[3]
Removing Lhs of wire \SELECT_PWM:PWMUDB:runmode_enable\\R\[272] = zero[67]
Removing Lhs of wire \SELECT_PWM:PWMUDB:runmode_enable\\S\[273] = zero[67]
Removing Lhs of wire \SELECT_PWM:PWMUDB:final_enable\[274] = \SELECT_PWM:PWMUDB:runmode_enable\[271]
Removing Lhs of wire \SELECT_PWM:PWMUDB:ltch_kill_reg\\R\[278] = zero[67]
Removing Lhs of wire \SELECT_PWM:PWMUDB:ltch_kill_reg\\S\[279] = zero[67]
Removing Lhs of wire \SELECT_PWM:PWMUDB:min_kill_reg\\R\[280] = zero[67]
Removing Lhs of wire \SELECT_PWM:PWMUDB:min_kill_reg\\S\[281] = zero[67]
Removing Lhs of wire \SELECT_PWM:PWMUDB:final_kill\[284] = one[3]
Removing Lhs of wire \SELECT_PWM:PWMUDB:add_vi_vv_MODGEN_1_1\[288] = \SELECT_PWM:PWMUDB:MODULE_1:g2:a0:s_1\[576]
Removing Lhs of wire \SELECT_PWM:PWMUDB:add_vi_vv_MODGEN_1_0\[290] = \SELECT_PWM:PWMUDB:MODULE_1:g2:a0:s_0\[577]
Removing Lhs of wire \SELECT_PWM:PWMUDB:dith_count_1\\R\[291] = zero[67]
Removing Lhs of wire \SELECT_PWM:PWMUDB:dith_count_1\\S\[292] = zero[67]
Removing Lhs of wire \SELECT_PWM:PWMUDB:dith_count_0\\R\[293] = zero[67]
Removing Lhs of wire \SELECT_PWM:PWMUDB:dith_count_0\\S\[294] = zero[67]
Removing Lhs of wire \SELECT_PWM:PWMUDB:reset\[297] = zero[67]
Removing Lhs of wire \SELECT_PWM:PWMUDB:status_6\[298] = zero[67]
Removing Rhs of wire \SELECT_PWM:PWMUDB:status_5\[299] = \SELECT_PWM:PWMUDB:final_kill_reg\[313]
Removing Lhs of wire \SELECT_PWM:PWMUDB:status_4\[300] = zero[67]
Removing Rhs of wire \SELECT_PWM:PWMUDB:status_3\[301] = \SELECT_PWM:PWMUDB:fifo_full\[320]
Removing Rhs of wire \SELECT_PWM:PWMUDB:status_1\[303] = \SELECT_PWM:PWMUDB:cmp2_status_reg\[312]
Removing Rhs of wire \SELECT_PWM:PWMUDB:status_0\[304] = \SELECT_PWM:PWMUDB:cmp1_status_reg\[311]
Removing Lhs of wire \SELECT_PWM:PWMUDB:cmp2_status\[309] = zero[67]
Removing Lhs of wire \SELECT_PWM:PWMUDB:cmp2\[310] = zero[67]
Removing Lhs of wire \SELECT_PWM:PWMUDB:cmp1_status_reg\\R\[314] = zero[67]
Removing Lhs of wire \SELECT_PWM:PWMUDB:cmp1_status_reg\\S\[315] = zero[67]
Removing Lhs of wire \SELECT_PWM:PWMUDB:cmp2_status_reg\\R\[316] = zero[67]
Removing Lhs of wire \SELECT_PWM:PWMUDB:cmp2_status_reg\\S\[317] = zero[67]
Removing Lhs of wire \SELECT_PWM:PWMUDB:final_kill_reg\\R\[318] = zero[67]
Removing Lhs of wire \SELECT_PWM:PWMUDB:final_kill_reg\\S\[319] = zero[67]
Removing Lhs of wire \SELECT_PWM:PWMUDB:cs_addr_2\[321] = \SELECT_PWM:PWMUDB:tc_i\[276]
Removing Lhs of wire \SELECT_PWM:PWMUDB:cs_addr_1\[322] = \SELECT_PWM:PWMUDB:runmode_enable\[271]
Removing Lhs of wire \SELECT_PWM:PWMUDB:cs_addr_0\[323] = zero[67]
Removing Lhs of wire \SELECT_PWM:PWMUDB:compare1\[404] = \SELECT_PWM:PWMUDB:cmp1_less\[375]
Removing Lhs of wire \SELECT_PWM:PWMUDB:pwm1_i\[409] = zero[67]
Removing Lhs of wire \SELECT_PWM:PWMUDB:pwm2_i\[411] = zero[67]
Removing Rhs of wire \SELECT_PWM:Net_96\[414] = \SELECT_PWM:PWMUDB:pwm_i_reg\[406]
Removing Lhs of wire \SELECT_PWM:PWMUDB:pwm_temp\[417] = \SELECT_PWM:PWMUDB:cmp1\[307]
Removing Lhs of wire \SELECT_PWM:PWMUDB:MODULE_1:g2:a0:a_23\[458] = zero[67]
Removing Lhs of wire \SELECT_PWM:PWMUDB:MODULE_1:g2:a0:a_22\[459] = zero[67]
Removing Lhs of wire \SELECT_PWM:PWMUDB:MODULE_1:g2:a0:a_21\[460] = zero[67]
Removing Lhs of wire \SELECT_PWM:PWMUDB:MODULE_1:g2:a0:a_20\[461] = zero[67]
Removing Lhs of wire \SELECT_PWM:PWMUDB:MODULE_1:g2:a0:a_19\[462] = zero[67]
Removing Lhs of wire \SELECT_PWM:PWMUDB:MODULE_1:g2:a0:a_18\[463] = zero[67]
Removing Lhs of wire \SELECT_PWM:PWMUDB:MODULE_1:g2:a0:a_17\[464] = zero[67]
Removing Lhs of wire \SELECT_PWM:PWMUDB:MODULE_1:g2:a0:a_16\[465] = zero[67]
Removing Lhs of wire \SELECT_PWM:PWMUDB:MODULE_1:g2:a0:a_15\[466] = zero[67]
Removing Lhs of wire \SELECT_PWM:PWMUDB:MODULE_1:g2:a0:a_14\[467] = zero[67]
Removing Lhs of wire \SELECT_PWM:PWMUDB:MODULE_1:g2:a0:a_13\[468] = zero[67]
Removing Lhs of wire \SELECT_PWM:PWMUDB:MODULE_1:g2:a0:a_12\[469] = zero[67]
Removing Lhs of wire \SELECT_PWM:PWMUDB:MODULE_1:g2:a0:a_11\[470] = zero[67]
Removing Lhs of wire \SELECT_PWM:PWMUDB:MODULE_1:g2:a0:a_10\[471] = zero[67]
Removing Lhs of wire \SELECT_PWM:PWMUDB:MODULE_1:g2:a0:a_9\[472] = zero[67]
Removing Lhs of wire \SELECT_PWM:PWMUDB:MODULE_1:g2:a0:a_8\[473] = zero[67]
Removing Lhs of wire \SELECT_PWM:PWMUDB:MODULE_1:g2:a0:a_7\[474] = zero[67]
Removing Lhs of wire \SELECT_PWM:PWMUDB:MODULE_1:g2:a0:a_6\[475] = zero[67]
Removing Lhs of wire \SELECT_PWM:PWMUDB:MODULE_1:g2:a0:a_5\[476] = zero[67]
Removing Lhs of wire \SELECT_PWM:PWMUDB:MODULE_1:g2:a0:a_4\[477] = zero[67]
Removing Lhs of wire \SELECT_PWM:PWMUDB:MODULE_1:g2:a0:a_3\[478] = zero[67]
Removing Lhs of wire \SELECT_PWM:PWMUDB:MODULE_1:g2:a0:a_2\[479] = zero[67]
Removing Lhs of wire \SELECT_PWM:PWMUDB:MODULE_1:g2:a0:a_1\[480] = \SELECT_PWM:PWMUDB:MODIN1_1\[481]
Removing Lhs of wire \SELECT_PWM:PWMUDB:MODIN1_1\[481] = \SELECT_PWM:PWMUDB:dith_count_1\[287]
Removing Lhs of wire \SELECT_PWM:PWMUDB:MODULE_1:g2:a0:a_0\[482] = \SELECT_PWM:PWMUDB:MODIN1_0\[483]
Removing Lhs of wire \SELECT_PWM:PWMUDB:MODIN1_0\[483] = \SELECT_PWM:PWMUDB:dith_count_0\[289]
Removing Lhs of wire \SELECT_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[615] = one[3]
Removing Lhs of wire \SELECT_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[616] = one[3]
Removing Rhs of wire Net_252[617] = \SELECT_PWM:Net_96\[414]
Removing Lhs of wire tmpOE__SELECTOR_SERVO_net_0[625] = one[3]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:ctrl_enable\[644] = \HAMMER_PWM:PWMUDB:control_7\[636]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:hwCapture\[654] = zero[67]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:hwEnable\[655] = \HAMMER_PWM:PWMUDB:control_7\[636]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:trig_out\[659] = one[3]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:runmode_enable\\R\[661] = zero[67]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:runmode_enable\\S\[662] = zero[67]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:final_enable\[663] = \HAMMER_PWM:PWMUDB:runmode_enable\[660]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:ltch_kill_reg\\R\[667] = zero[67]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:ltch_kill_reg\\S\[668] = zero[67]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:min_kill_reg\\R\[669] = zero[67]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:min_kill_reg\\S\[670] = zero[67]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:final_kill\[673] = one[3]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:add_vi_vv_MODGEN_2_1\[677] = \HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:s_1\[965]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:add_vi_vv_MODGEN_2_0\[679] = \HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:s_0\[966]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:dith_count_1\\R\[680] = zero[67]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:dith_count_1\\S\[681] = zero[67]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:dith_count_0\\R\[682] = zero[67]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:dith_count_0\\S\[683] = zero[67]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:reset\[686] = zero[67]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:status_6\[687] = zero[67]
Removing Rhs of wire \HAMMER_PWM:PWMUDB:status_5\[688] = \HAMMER_PWM:PWMUDB:final_kill_reg\[702]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:status_4\[689] = zero[67]
Removing Rhs of wire \HAMMER_PWM:PWMUDB:status_3\[690] = \HAMMER_PWM:PWMUDB:fifo_full\[709]
Removing Rhs of wire \HAMMER_PWM:PWMUDB:status_1\[692] = \HAMMER_PWM:PWMUDB:cmp2_status_reg\[701]
Removing Rhs of wire \HAMMER_PWM:PWMUDB:status_0\[693] = \HAMMER_PWM:PWMUDB:cmp1_status_reg\[700]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:cmp2_status\[698] = zero[67]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:cmp2\[699] = zero[67]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:cmp1_status_reg\\R\[703] = zero[67]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:cmp1_status_reg\\S\[704] = zero[67]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:cmp2_status_reg\\R\[705] = zero[67]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:cmp2_status_reg\\S\[706] = zero[67]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:final_kill_reg\\R\[707] = zero[67]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:final_kill_reg\\S\[708] = zero[67]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:cs_addr_2\[710] = \HAMMER_PWM:PWMUDB:tc_i\[665]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:cs_addr_1\[711] = \HAMMER_PWM:PWMUDB:runmode_enable\[660]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:cs_addr_0\[712] = zero[67]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:compare1\[793] = \HAMMER_PWM:PWMUDB:cmp1_less\[764]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:pwm1_i\[798] = zero[67]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:pwm2_i\[800] = zero[67]
Removing Rhs of wire \HAMMER_PWM:Net_96\[803] = \HAMMER_PWM:PWMUDB:pwm_i_reg\[795]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:pwm_temp\[806] = \HAMMER_PWM:PWMUDB:cmp1\[696]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:a_23\[847] = zero[67]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:a_22\[848] = zero[67]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:a_21\[849] = zero[67]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:a_20\[850] = zero[67]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:a_19\[851] = zero[67]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:a_18\[852] = zero[67]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:a_17\[853] = zero[67]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:a_16\[854] = zero[67]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:a_15\[855] = zero[67]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:a_14\[856] = zero[67]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:a_13\[857] = zero[67]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:a_12\[858] = zero[67]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:a_11\[859] = zero[67]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:a_10\[860] = zero[67]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:a_9\[861] = zero[67]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:a_8\[862] = zero[67]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:a_7\[863] = zero[67]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:a_6\[864] = zero[67]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:a_5\[865] = zero[67]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:a_4\[866] = zero[67]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:a_3\[867] = zero[67]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:a_2\[868] = zero[67]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:a_1\[869] = \HAMMER_PWM:PWMUDB:MODIN2_1\[870]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:MODIN2_1\[870] = \HAMMER_PWM:PWMUDB:dith_count_1\[676]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:a_0\[871] = \HAMMER_PWM:PWMUDB:MODIN2_0\[872]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:MODIN2_0\[872] = \HAMMER_PWM:PWMUDB:dith_count_0\[678]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[1004] = one[3]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[1005] = one[3]
Removing Rhs of wire Net_553[1006] = \HAMMER_PWM:Net_96\[803]
Removing Lhs of wire tmpOE__HAMMER_SERVO_net_0[1014] = one[3]
Removing Lhs of wire tmpOE__PHOTO_INTERRUPTER_PINS_net_6[1020] = one[3]
Removing Lhs of wire tmpOE__PHOTO_INTERRUPTER_PINS_net_5[1021] = one[3]
Removing Lhs of wire tmpOE__PHOTO_INTERRUPTER_PINS_net_4[1022] = one[3]
Removing Lhs of wire tmpOE__PHOTO_INTERRUPTER_PINS_net_3[1023] = one[3]
Removing Lhs of wire tmpOE__PHOTO_INTERRUPTER_PINS_net_2[1024] = one[3]
Removing Lhs of wire tmpOE__PHOTO_INTERRUPTER_PINS_net_1[1025] = one[3]
Removing Lhs of wire tmpOE__PHOTO_INTERRUPTER_PINS_net_0[1026] = one[3]
Removing Lhs of wire tmpOE__Speaker_net_0[1045] = one[3]
Removing Lhs of wire \emFile_1:SPI0:Net_276\[1052] = \emFile_1:Net_19\[1053]
Removing Rhs of wire \emFile_1:SPI0:BSPIM:load_rx_data\[1056] = \emFile_1:SPI0:BSPIM:dpcounter_one\[1057]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:pol_supprt\[1058] = zero[67]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:miso_to_dp\[1059] = \emFile_1:SPI0:Net_244\[1060]
Removing Lhs of wire \emFile_1:SPI0:Net_244\[1060] = \emFile_1:Net_16\[1153]
Removing Rhs of wire \emFile_1:Net_10\[1064] = \emFile_1:SPI0:BSPIM:mosi_fin\[1065]
Removing Rhs of wire \emFile_1:Net_10\[1064] = \emFile_1:SPI0:BSPIM:mosi_cpha_0\[1066]
Removing Rhs of wire \emFile_1:SPI0:BSPIM:tx_status_1\[1087] = \emFile_1:SPI0:BSPIM:dpMOSI_fifo_empty\[1088]
Removing Rhs of wire \emFile_1:SPI0:BSPIM:tx_status_2\[1089] = \emFile_1:SPI0:BSPIM:dpMOSI_fifo_not_full\[1090]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:tx_status_3\[1091] = \emFile_1:SPI0:BSPIM:load_rx_data\[1056]
Removing Rhs of wire \emFile_1:SPI0:BSPIM:rx_status_4\[1093] = \emFile_1:SPI0:BSPIM:dpMISO_fifo_full\[1094]
Removing Rhs of wire \emFile_1:SPI0:BSPIM:rx_status_5\[1095] = \emFile_1:SPI0:BSPIM:dpMISO_fifo_not_empty\[1096]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:tx_status_6\[1098] = zero[67]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:tx_status_5\[1099] = zero[67]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:rx_status_3\[1100] = zero[67]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:rx_status_2\[1101] = zero[67]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:rx_status_1\[1102] = zero[67]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:rx_status_0\[1103] = zero[67]
Removing Lhs of wire \emFile_1:SPI0:Net_273\[1113] = zero[67]
Removing Lhs of wire \emFile_1:SPI0:Net_274\[1154] = zero[67]
Removing Lhs of wire \emFile_1:tmpOE__mosi0_net_0\[1156] = one[3]
Removing Lhs of wire \emFile_1:tmpOE__miso0_net_0\[1163] = one[3]
Removing Lhs of wire \emFile_1:tmpOE__sclk0_net_0\[1169] = one[3]
Removing Lhs of wire \emFile_1:tmpOE__SPI0_CS_net_0\[1175] = one[3]
Removing Lhs of wire \VDAC8:Net_83\[1181] = zero[67]
Removing Lhs of wire \VDAC8:Net_81\[1182] = zero[67]
Removing Lhs of wire \VDAC8:Net_82\[1183] = zero[67]
Removing Lhs of wire \SPIM_1:BSPIM:so_send_reg\\D\[1191] = zero[67]
Removing Lhs of wire \SPIM_1:BSPIM:mosi_pre_reg\\D\[1197] = zero[67]
Removing Lhs of wire \SPIM_1:BSPIM:dpcounter_one_reg\\D\[1199] = \SPIM_1:BSPIM:load_rx_data\[5]
Removing Lhs of wire \SPIM_1:BSPIM:mosi_from_dp_reg\\D\[1200] = \SPIM_1:BSPIM:mosi_from_dp\[20]
Removing Lhs of wire \SELECT_PWM:PWMUDB:min_kill_reg\\D\[1204] = one[3]
Removing Lhs of wire \SELECT_PWM:PWMUDB:prevCapture\\D\[1205] = zero[67]
Removing Lhs of wire \SELECT_PWM:PWMUDB:trig_last\\D\[1206] = zero[67]
Removing Lhs of wire \SELECT_PWM:PWMUDB:ltch_kill_reg\\D\[1209] = one[3]
Removing Lhs of wire \SELECT_PWM:PWMUDB:prevCompare1\\D\[1212] = \SELECT_PWM:PWMUDB:cmp1\[307]
Removing Lhs of wire \SELECT_PWM:PWMUDB:cmp1_status_reg\\D\[1213] = \SELECT_PWM:PWMUDB:cmp1_status\[308]
Removing Lhs of wire \SELECT_PWM:PWMUDB:cmp2_status_reg\\D\[1214] = zero[67]
Removing Lhs of wire \SELECT_PWM:PWMUDB:pwm_i_reg\\D\[1216] = \SELECT_PWM:PWMUDB:pwm_i\[407]
Removing Lhs of wire \SELECT_PWM:PWMUDB:pwm1_i_reg\\D\[1217] = zero[67]
Removing Lhs of wire \SELECT_PWM:PWMUDB:pwm2_i_reg\\D\[1218] = zero[67]
Removing Lhs of wire \SELECT_PWM:PWMUDB:tc_i_reg\\D\[1219] = \SELECT_PWM:PWMUDB:status_2\[302]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:min_kill_reg\\D\[1220] = one[3]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:prevCapture\\D\[1221] = zero[67]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:trig_last\\D\[1222] = zero[67]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:ltch_kill_reg\\D\[1225] = one[3]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:prevCompare1\\D\[1228] = \HAMMER_PWM:PWMUDB:cmp1\[696]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:cmp1_status_reg\\D\[1229] = \HAMMER_PWM:PWMUDB:cmp1_status\[697]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:cmp2_status_reg\\D\[1230] = zero[67]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:pwm_i_reg\\D\[1232] = \HAMMER_PWM:PWMUDB:pwm_i\[796]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:pwm1_i_reg\\D\[1233] = zero[67]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:pwm2_i_reg\\D\[1234] = zero[67]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:tc_i_reg\\D\[1235] = \HAMMER_PWM:PWMUDB:status_2\[691]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:so_send_reg\\D\[1236] = zero[67]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:mosi_reg\\D\[1243] = \emFile_1:SPI0:BSPIM:mosi_pre_reg\[1080]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:dpcounter_one_reg\\D\[1245] = \emFile_1:SPI0:BSPIM:load_rx_data\[1056]
Removing Lhs of wire \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\\D\[1246] = \emFile_1:SPI0:BSPIM:mosi_from_dp\[1070]

------------------------------------------------------
Aliased 0 equations, 242 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for '\SPIM_1:BSPIM:load_rx_data\' (cost = 1):
\SPIM_1:BSPIM:load_rx_data\ <= ((not \SPIM_1:BSPIM:count_4\ and not \SPIM_1:BSPIM:count_3\ and not \SPIM_1:BSPIM:count_2\ and not \SPIM_1:BSPIM:count_1\ and \SPIM_1:BSPIM:count_0\));

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\SELECT_PWM:PWMUDB:cmp1\' (cost = 0):
\SELECT_PWM:PWMUDB:cmp1\ <= (\SELECT_PWM:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\SELECT_PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \SELECT_PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\SELECT_PWM:PWMUDB:dith_count_1\ and \SELECT_PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\HAMMER_PWM:PWMUDB:cmp1\' (cost = 0):
\HAMMER_PWM:PWMUDB:cmp1\ <= (\HAMMER_PWM:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\HAMMER_PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \HAMMER_PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\HAMMER_PWM:PWMUDB:dith_count_1\ and \HAMMER_PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\emFile_1:SPI0:BSPIM:load_rx_data\' (cost = 1):
\emFile_1:SPI0:BSPIM:load_rx_data\ <= ((not \emFile_1:SPI0:BSPIM:count_4\ and not \emFile_1:SPI0:BSPIM:count_3\ and not \emFile_1:SPI0:BSPIM:count_2\ and not \emFile_1:SPI0:BSPIM:count_1\ and \emFile_1:SPI0:BSPIM:count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \SELECT_PWM:PWMUDB:dith_count_0\ and \SELECT_PWM:PWMUDB:dith_count_1\)
	OR (not \SELECT_PWM:PWMUDB:dith_count_1\ and \SELECT_PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \HAMMER_PWM:PWMUDB:dith_count_0\ and \HAMMER_PWM:PWMUDB:dith_count_1\)
	OR (not \HAMMER_PWM:PWMUDB:dith_count_1\ and \HAMMER_PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\SELECT_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 52 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \SELECT_PWM:PWMUDB:final_capture\ to zero
Aliasing \SELECT_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \SELECT_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \SELECT_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \HAMMER_PWM:PWMUDB:final_capture\ to zero
Aliasing \HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \SELECT_PWM:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \HAMMER_PWM:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \SELECT_PWM:PWMUDB:final_capture\[325] = zero[67]
Removing Lhs of wire \SELECT_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[586] = zero[67]
Removing Lhs of wire \SELECT_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[596] = zero[67]
Removing Lhs of wire \SELECT_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[606] = zero[67]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:final_capture\[714] = zero[67]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[975] = zero[67]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[985] = zero[67]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[995] = zero[67]
Removing Lhs of wire \SELECT_PWM:PWMUDB:runmode_enable\\D\[1207] = \SELECT_PWM:PWMUDB:control_7\[247]
Removing Lhs of wire \SELECT_PWM:PWMUDB:final_kill_reg\\D\[1215] = zero[67]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:runmode_enable\\D\[1223] = \HAMMER_PWM:PWMUDB:control_7\[636]
Removing Lhs of wire \HAMMER_PWM:PWMUDB:final_kill_reg\\D\[1231] = zero[67]

------------------------------------------------------
Aliased 0 equations, 12 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\rbeattie_final_project\ConnectFour.cydsn\ConnectFour.cyprj -dcpsoc3 ConnectFour.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 7s.965ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.9604, Family: PSoC3, Started at: Sunday, 05 May 2024 17:09:36
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\rbeattie_final_project\ConnectFour.cydsn\ConnectFour.cyprj -d CY8C5868AXI-LP035 ConnectFour.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \SELECT_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \SELECT_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \SELECT_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \HAMMER_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \SPIM_1:BSPIM:so_send_reg\ from registered to combinatorial
    Converted constant MacroCell: \SPIM_1:BSPIM:mosi_pre_reg\ from registered to combinatorial
    Converted constant MacroCell: \SELECT_PWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \SELECT_PWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \SELECT_PWM:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \SELECT_PWM:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \SELECT_PWM:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \SELECT_PWM:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \HAMMER_PWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \HAMMER_PWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \HAMMER_PWM:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \HAMMER_PWM:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \HAMMER_PWM:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \HAMMER_PWM:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \emFile_1:SPI0:BSPIM:so_send_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'emFile_1_Clock_1'. Fanout=1, Signal=\emFile_1:Net_19\
    Digital Clock 1: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_14
    Digital Clock 2: Automatic-assigning  clock 'Clock_2'. Fanout=1, Signal=Net_161
    Digital Clock 3: Automatic-assigning  clock 'Clock_3'. Fanout=1, Signal=Net_543
    Digital Clock 4: Automatic-assigning  clock 'SampleClk'. Fanout=1, Signal=Net_1375
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \SPIM_1:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \SELECT_PWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \HAMMER_PWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_3, EnableOut: Constant 1
    UDB Clk/Enable \emFile_1:SPI0:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: emFile_1_Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: emFile_1_Clock_1, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 2 pin(s) will be assigned a location by the fitter: \USBFS:Dm(0)\, \USBFS:Dp(0)\


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = MOSI(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOSI(0)__PA ,
            input => Net_1334 ,
            pad => MOSI(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCLK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCLK(0)__PA ,
            input => Net_1335 ,
            pad => SCLK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SS(0)__PA ,
            input => Net_1336 ,
            pad => SS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DC(0)__PA ,
            pad => DC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RESET(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RESET(0)__PA ,
            input => __ONE__ ,
            pad => RESET(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED(0)__PA ,
            input => __ONE__ ,
            pad => LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MISO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MISO(0)__PA ,
            fb => Net_1337 ,
            pad => MISO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \USBFS:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBFS:Dm(0)\__PA ,
            analog_term => \USBFS:Net_597\ ,
            pad => \USBFS:Dm(0)_PAD\ );

    Pin : Name = \USBFS:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBFS:Dp(0)\__PA ,
            analog_term => \USBFS:Net_1000\ ,
            pad => \USBFS:Dp(0)_PAD\ );

    Pin : Name = T_DIN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => T_DIN(0)__PA ,
            pad => T_DIN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = T_CLK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => T_CLK(0)__PA ,
            pad => T_CLK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = T_CS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => T_CS(0)__PA ,
            pad => T_CS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = T_DO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => T_DO(0)__PA ,
            pad => T_DO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = T_IRQ(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => T_IRQ(0)__PA ,
            pad => T_IRQ(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SELECTOR_SERVO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SELECTOR_SERVO(0)__PA ,
            input => Net_252 ,
            pad => SELECTOR_SERVO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = HAMMER_SERVO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HAMMER_SERVO(0)__PA ,
            input => Net_553 ,
            pad => HAMMER_SERVO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PHOTO_INTERRUPTER_PINS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, PORT_INTERRUPT
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PHOTO_INTERRUPTER_PINS(0)__PA ,
            pad => PHOTO_INTERRUPTER_PINS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PHOTO_INTERRUPTER_PINS(1)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, PORT_INTERRUPT
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PHOTO_INTERRUPTER_PINS(1)__PA ,
            pad => PHOTO_INTERRUPTER_PINS(1)_PAD );
        Properties:
        {
        }

    Pin : Name = PHOTO_INTERRUPTER_PINS(2)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, PORT_INTERRUPT
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PHOTO_INTERRUPTER_PINS(2)__PA ,
            pad => PHOTO_INTERRUPTER_PINS(2)_PAD );
        Properties:
        {
        }

    Pin : Name = PHOTO_INTERRUPTER_PINS(3)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, PORT_INTERRUPT
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PHOTO_INTERRUPTER_PINS(3)__PA ,
            pad => PHOTO_INTERRUPTER_PINS(3)_PAD );
        Properties:
        {
        }

    Pin : Name = PHOTO_INTERRUPTER_PINS(4)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, PORT_INTERRUPT
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PHOTO_INTERRUPTER_PINS(4)__PA ,
            pad => PHOTO_INTERRUPTER_PINS(4)_PAD );
        Properties:
        {
        }

    Pin : Name = PHOTO_INTERRUPTER_PINS(5)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, PORT_INTERRUPT
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PHOTO_INTERRUPTER_PINS(5)__PA ,
            pad => PHOTO_INTERRUPTER_PINS(5)_PAD );
        Properties:
        {
        }

    Pin : Name = PHOTO_INTERRUPTER_PINS(6)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, PORT_INTERRUPT
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PHOTO_INTERRUPTER_PINS(6)__PA ,
            pad => PHOTO_INTERRUPTER_PINS(6)_PAD );
        Properties:
        {
        }

    Pin : Name = Speaker(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Speaker(0)__PA ,
            analog_term => Net_1373 ,
            pad => Speaker(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \emFile_1:mosi0(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \emFile_1:mosi0(0)\__PA ,
            input => \emFile_1:Net_10\ ,
            pad => \emFile_1:mosi0(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \emFile_1:miso0(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \emFile_1:miso0(0)\__PA ,
            fb => \emFile_1:Net_16\ ,
            pad => \emFile_1:miso0(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \emFile_1:sclk0(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \emFile_1:sclk0(0)\__PA ,
            input => \emFile_1:Net_22\ ,
            pad => \emFile_1:sclk0(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \emFile_1:SPI0_CS(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \emFile_1:SPI0_CS(0)\__PA ,
            pad => \emFile_1:SPI0_CS(0)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\emFile_1:SPI0:BSPIM:mosi_pre_reg_split\, Mode=(Combinatorial)
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile_1:SPI0:BSPIM:count_4\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile_1:SPI0:BSPIM:count_3\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile_1:SPI0:BSPIM:count_2\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile_1:SPI0:BSPIM:count_1\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\ * 
              !\emFile_1:SPI0:BSPIM:count_0\
            + \emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_pre_reg\
            + \emFile_1:SPI0:BSPIM:state_1\ * !\emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * !\emFile_1:SPI0:BSPIM:count_1\ * 
              \emFile_1:SPI0:BSPIM:count_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_pre_reg\
            + \emFile_1:SPI0:BSPIM:state_1\ * \emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\ * 
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * !\emFile_1:SPI0:BSPIM:count_1\ * 
              !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:ld_ident\
        );
        Output = \emFile_1:SPI0:BSPIM:mosi_pre_reg_split\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)

    MacroCell: Name=\SPIM_1:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              \SPIM_1:BSPIM:count_0\
        );
        Output = \SPIM_1:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=\SPIM_1:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
        );
        Output = \SPIM_1:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\SPIM_1:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\
        );
        Output = \SPIM_1:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\SPIM_1:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              \SPIM_1:BSPIM:count_0\ * \SPIM_1:BSPIM:rx_status_4\
        );
        Output = \SPIM_1:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=\SELECT_PWM:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SELECT_PWM:PWMUDB:runmode_enable\ * \SELECT_PWM:PWMUDB:tc_i\
        );
        Output = \SELECT_PWM:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\HAMMER_PWM:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HAMMER_PWM:PWMUDB:runmode_enable\ * \HAMMER_PWM:PWMUDB:tc_i\
        );
        Output = \HAMMER_PWM:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * !\emFile_1:SPI0:BSPIM:count_1\ * 
              \emFile_1:SPI0:BSPIM:count_0\
        );
        Output = \emFile_1:SPI0:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=\emFile_1:Net_10\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:Net_1\ * 
              \emFile_1:SPI0:BSPIM:mosi_hs_reg\
            + \emFile_1:SPI0:BSPIM:state_1\ * !\emFile_1:Net_1\ * 
              \emFile_1:SPI0:BSPIM:mosi_hs_reg\
            + !\emFile_1:SPI0:BSPIM:state_0\ * !\emFile_1:Net_1\ * 
              \emFile_1:SPI0:BSPIM:mosi_hs_reg\
        );
        Output = \emFile_1:Net_10\ (fanout=1)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
        );
        Output = \emFile_1:SPI0:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\
        );
        Output = \emFile_1:SPI0:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * !\emFile_1:SPI0:BSPIM:count_1\ * 
              \emFile_1:SPI0:BSPIM:count_0\ * 
              \emFile_1:SPI0:BSPIM:rx_status_4\
        );
        Output = \emFile_1:SPI0:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=Net_1334, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_14) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_1334 * !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * \SPIM_1:BSPIM:count_1\ * 
              !\SPIM_1:BSPIM:count_0\ * !\SPIM_1:BSPIM:ld_ident\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
            + \SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:mosi_from_dp\
            + !\SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:mosi_from_dp\
        );
        Output = Net_1334 (fanout=2)

    MacroCell: Name=\SPIM_1:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_14) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              \SPIM_1:BSPIM:count_1\ * !\SPIM_1:BSPIM:count_0\ * 
              !\SPIM_1:BSPIM:ld_ident\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              \SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              \SPIM_1:BSPIM:count_0\ * !\SPIM_1:BSPIM:tx_status_1\
        );
        Output = \SPIM_1:BSPIM:state_2\ (fanout=12)

    MacroCell: Name=\SPIM_1:BSPIM:state_1\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_14) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              \SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              \SPIM_1:BSPIM:count_0\ * !\SPIM_1:BSPIM:tx_status_1\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_0\
            + \SPIM_1:BSPIM:state_1\ * !\SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * \SPIM_1:BSPIM:count_1\ * 
              !\SPIM_1:BSPIM:count_0\ * !\SPIM_1:BSPIM:ld_ident\
        );
        Output = \SPIM_1:BSPIM:state_1\ (fanout=12)

    MacroCell: Name=\SPIM_1:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_14) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\
            + !\SPIM_1:BSPIM:state_1\ * !\SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:tx_status_1\
        );
        Output = \SPIM_1:BSPIM:state_0\ (fanout=12)

    MacroCell: Name=Net_1336, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_14) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * !Net_1336
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * !Net_1336
            + \SPIM_1:BSPIM:state_1\ * \SPIM_1:BSPIM:state_0\ * !Net_1336
        );
        Output = Net_1336 (fanout=2)

    MacroCell: Name=\SPIM_1:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_14) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              !\SPIM_1:BSPIM:count_1\ * !\SPIM_1:BSPIM:count_0\ * 
              \SPIM_1:BSPIM:load_cond\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:load_cond\
            + \SPIM_1:BSPIM:state_1\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              !\SPIM_1:BSPIM:count_1\ * !\SPIM_1:BSPIM:count_0\ * 
              \SPIM_1:BSPIM:load_cond\
            + \SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              !\SPIM_1:BSPIM:count_1\ * !\SPIM_1:BSPIM:count_0\ * 
              \SPIM_1:BSPIM:load_cond\
        );
        Output = \SPIM_1:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\SPIM_1:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_14) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:ld_ident\
            + \SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * \SPIM_1:BSPIM:ld_ident\
            + \SPIM_1:BSPIM:state_1\ * !\SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * \SPIM_1:BSPIM:count_1\ * 
              !\SPIM_1:BSPIM:count_0\ * \SPIM_1:BSPIM:ld_ident\
        );
        Output = \SPIM_1:BSPIM:ld_ident\ (fanout=4)

    MacroCell: Name=\SPIM_1:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_14) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * \SPIM_1:BSPIM:cnt_enable\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:cnt_enable\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\ * \SPIM_1:BSPIM:cnt_enable\
            + \SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * \SPIM_1:BSPIM:cnt_enable\
        );
        Output = \SPIM_1:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=Net_1335, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_14) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
            + \SPIM_1:BSPIM:state_1\ * \SPIM_1:BSPIM:state_0\ * Net_1335
        );
        Output = Net_1335 (fanout=2)

    MacroCell: Name=\SELECT_PWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_161) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SELECT_PWM:PWMUDB:control_7\
        );
        Output = \SELECT_PWM:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\SELECT_PWM:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_161) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SELECT_PWM:PWMUDB:cmp1_less\
        );
        Output = \SELECT_PWM:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\SELECT_PWM:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_161) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SELECT_PWM:PWMUDB:prevCompare1\ * 
              \SELECT_PWM:PWMUDB:cmp1_less\
        );
        Output = \SELECT_PWM:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_252, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_161) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SELECT_PWM:PWMUDB:runmode_enable\ * 
              \SELECT_PWM:PWMUDB:cmp1_less\
        );
        Output = Net_252 (fanout=1)

    MacroCell: Name=\HAMMER_PWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_543) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HAMMER_PWM:PWMUDB:control_7\
        );
        Output = \HAMMER_PWM:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\HAMMER_PWM:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_543) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HAMMER_PWM:PWMUDB:cmp1_less\
        );
        Output = \HAMMER_PWM:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\HAMMER_PWM:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_543) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\HAMMER_PWM:PWMUDB:prevCompare1\ * 
              \HAMMER_PWM:PWMUDB:cmp1_less\
        );
        Output = \HAMMER_PWM:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:ld_ident\
            + !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_0\
            + !\emFile_1:SPI0:BSPIM:state_2\ * 
              !\emFile_1:SPI0:BSPIM:mosi_pre_reg\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
            + \emFile_1:SPI0:BSPIM:state_2\ * 
              !\emFile_1:SPI0:BSPIM:mosi_from_dp\
            + \emFile_1:SPI0:BSPIM:state_1\ * !\emFile_1:SPI0:BSPIM:state_0\
        );
        Output = \emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\ (fanout=1)

    MacroCell: Name=Net_553, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_543) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HAMMER_PWM:PWMUDB:runmode_enable\ * 
              \HAMMER_PWM:PWMUDB:cmp1_less\
        );
        Output = Net_553 (fanout=1)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
            + \emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
            + \emFile_1:SPI0:BSPIM:state_1\ * \emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * \emFile_1:SPI0:BSPIM:count_1\ * 
              !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:ld_ident\
            + \emFile_1:SPI0:BSPIM:state_1\ * \emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              \emFile_1:SPI0:BSPIM:count_2\ * \emFile_1:SPI0:BSPIM:count_1\ * 
              !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:tx_status_1\
        );
        Output = \emFile_1:SPI0:BSPIM:state_2\ (fanout=15)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:state_1\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\ * !\emFile_1:SPI0:BSPIM:count_4\ * 
              !\emFile_1:SPI0:BSPIM:count_3\ * !\emFile_1:SPI0:BSPIM:count_2\ * 
              \emFile_1:SPI0:BSPIM:count_1\ * !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:ld_ident\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\ * !\emFile_1:SPI0:BSPIM:count_4\ * 
              !\emFile_1:SPI0:BSPIM:count_3\ * \emFile_1:SPI0:BSPIM:count_2\ * 
              \emFile_1:SPI0:BSPIM:count_1\ * !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:tx_status_1\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
        );
        Output = \emFile_1:SPI0:BSPIM:state_1\ (fanout=15)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
            + !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:tx_status_1\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * \emFile_1:SPI0:BSPIM:count_1\ * 
              !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:ld_ident\
        );
        Output = \emFile_1:SPI0:BSPIM:state_0\ (fanout=15)

    MacroCell: Name=\emFile_1:Net_1\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:Net_1\
            + \emFile_1:SPI0:BSPIM:state_1\ * !\emFile_1:Net_1\
        );
        Output = \emFile_1:Net_1\ (fanout=2)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:mosi_hs_reg\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\
            + \emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\
            + !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:mosi_hs_reg\
            + !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_hs_reg\
        );
        Output = \emFile_1:SPI0:BSPIM:mosi_hs_reg\ (fanout=2)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:mosi_pre_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\emFile_1:SPI0:BSPIM:mosi_pre_reg_split\ * 
              !\emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\
        );
        Output = \emFile_1:SPI0:BSPIM:mosi_pre_reg\ (fanout=2)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:count_4\ * 
              !\emFile_1:SPI0:BSPIM:count_3\ * !\emFile_1:SPI0:BSPIM:count_2\ * 
              !\emFile_1:SPI0:BSPIM:count_1\ * !\emFile_1:SPI0:BSPIM:count_0\ * 
              \emFile_1:SPI0:BSPIM:load_cond\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:load_cond\
            + \emFile_1:SPI0:BSPIM:state_1\ * !\emFile_1:SPI0:BSPIM:count_4\ * 
              !\emFile_1:SPI0:BSPIM:count_3\ * !\emFile_1:SPI0:BSPIM:count_2\ * 
              !\emFile_1:SPI0:BSPIM:count_1\ * !\emFile_1:SPI0:BSPIM:count_0\ * 
              \emFile_1:SPI0:BSPIM:load_cond\
            + \emFile_1:SPI0:BSPIM:state_0\ * !\emFile_1:SPI0:BSPIM:count_4\ * 
              !\emFile_1:SPI0:BSPIM:count_3\ * !\emFile_1:SPI0:BSPIM:count_2\ * 
              !\emFile_1:SPI0:BSPIM:count_1\ * !\emFile_1:SPI0:BSPIM:count_0\ * 
              \emFile_1:SPI0:BSPIM:load_cond\
        );
        Output = \emFile_1:SPI0:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:mosi_from_dp_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \emFile_1:SPI0:BSPIM:mosi_from_dp\
        );
        Output = \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\ (fanout=1)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * !\emFile_1:SPI0:BSPIM:count_4\ * 
              !\emFile_1:SPI0:BSPIM:count_3\ * !\emFile_1:SPI0:BSPIM:count_2\ * 
              !\emFile_1:SPI0:BSPIM:count_1\ * \emFile_1:SPI0:BSPIM:count_0\ * 
              \emFile_1:SPI0:BSPIM:ld_ident\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:ld_ident\
        );
        Output = \emFile_1:SPI0:BSPIM:ld_ident\ (fanout=6)

    MacroCell: Name=\emFile_1:SPI0:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:cnt_enable\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:cnt_enable\
            + \emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:cnt_enable\
        );
        Output = \emFile_1:SPI0:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=\emFile_1:Net_22\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:Net_22\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_0\
            + \emFile_1:SPI0:BSPIM:state_1\ * !\emFile_1:SPI0:BSPIM:state_0\
        );
        Output = \emFile_1:Net_22\ (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\SPIM_1:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => Net_14 ,
            cs_addr_2 => \SPIM_1:BSPIM:state_2\ ,
            cs_addr_1 => \SPIM_1:BSPIM:state_1\ ,
            cs_addr_0 => \SPIM_1:BSPIM:state_0\ ,
            route_si => Net_1337 ,
            f1_load => \SPIM_1:BSPIM:load_rx_data\ ,
            so_comb => \SPIM_1:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \SPIM_1:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \SPIM_1:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \SPIM_1:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \SPIM_1:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\SELECT_PWM:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_161 ,
            cs_addr_2 => \SELECT_PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \SELECT_PWM:PWMUDB:runmode_enable\ ,
            chain_out => \SELECT_PWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \SELECT_PWM:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\SELECT_PWM:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_161 ,
            cs_addr_2 => \SELECT_PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \SELECT_PWM:PWMUDB:runmode_enable\ ,
            cl0_comb => \SELECT_PWM:PWMUDB:cmp1_less\ ,
            z0_comb => \SELECT_PWM:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \SELECT_PWM:PWMUDB:status_3\ ,
            chain_in => \SELECT_PWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \SELECT_PWM:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\HAMMER_PWM:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_543 ,
            cs_addr_2 => \HAMMER_PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \HAMMER_PWM:PWMUDB:runmode_enable\ ,
            chain_out => \HAMMER_PWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \HAMMER_PWM:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\HAMMER_PWM:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_543 ,
            cs_addr_2 => \HAMMER_PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \HAMMER_PWM:PWMUDB:runmode_enable\ ,
            cl0_comb => \HAMMER_PWM:PWMUDB:cmp1_less\ ,
            z0_comb => \HAMMER_PWM:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \HAMMER_PWM:PWMUDB:status_3\ ,
            chain_in => \HAMMER_PWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \HAMMER_PWM:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\emFile_1:SPI0:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => \emFile_1:Net_19\ ,
            cs_addr_2 => \emFile_1:SPI0:BSPIM:state_2\ ,
            cs_addr_1 => \emFile_1:SPI0:BSPIM:state_1\ ,
            cs_addr_0 => \emFile_1:SPI0:BSPIM:state_0\ ,
            route_si => \emFile_1:Net_16\ ,
            f1_load => \emFile_1:SPI0:BSPIM:load_rx_data\ ,
            so_comb => \emFile_1:SPI0:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \emFile_1:SPI0:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \emFile_1:SPI0:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \emFile_1:SPI0:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \emFile_1:SPI0:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\SPIM_1:BSPIM:TxStsReg\
        PORT MAP (
            clock => Net_14 ,
            status_4 => \SPIM_1:BSPIM:tx_status_4\ ,
            status_3 => \SPIM_1:BSPIM:load_rx_data\ ,
            status_2 => \SPIM_1:BSPIM:tx_status_2\ ,
            status_1 => \SPIM_1:BSPIM:tx_status_1\ ,
            status_0 => \SPIM_1:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIM_1:BSPIM:RxStsReg\
        PORT MAP (
            clock => Net_14 ,
            status_6 => \SPIM_1:BSPIM:rx_status_6\ ,
            status_5 => \SPIM_1:BSPIM:rx_status_5\ ,
            status_4 => \SPIM_1:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SELECT_PWM:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_161 ,
            status_3 => \SELECT_PWM:PWMUDB:status_3\ ,
            status_2 => \SELECT_PWM:PWMUDB:status_2\ ,
            status_0 => \SELECT_PWM:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\HAMMER_PWM:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_543 ,
            status_3 => \HAMMER_PWM:PWMUDB:status_3\ ,
            status_2 => \HAMMER_PWM:PWMUDB:status_2\ ,
            status_0 => \HAMMER_PWM:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\emFile_1:SPI0:BSPIM:TxStsReg\
        PORT MAP (
            clock => \emFile_1:Net_19\ ,
            status_4 => \emFile_1:SPI0:BSPIM:tx_status_4\ ,
            status_3 => \emFile_1:SPI0:BSPIM:load_rx_data\ ,
            status_2 => \emFile_1:SPI0:BSPIM:tx_status_2\ ,
            status_1 => \emFile_1:SPI0:BSPIM:tx_status_1\ ,
            status_0 => \emFile_1:SPI0:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\emFile_1:SPI0:BSPIM:RxStsReg\
        PORT MAP (
            clock => \emFile_1:Net_19\ ,
            status_6 => \emFile_1:SPI0:BSPIM:rx_status_6\ ,
            status_5 => \emFile_1:SPI0:BSPIM:rx_status_5\ ,
            status_4 => \emFile_1:SPI0:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\SELECT_PWM:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_161 ,
            control_7 => \SELECT_PWM:PWMUDB:control_7\ ,
            control_6 => \SELECT_PWM:PWMUDB:control_6\ ,
            control_5 => \SELECT_PWM:PWMUDB:control_5\ ,
            control_4 => \SELECT_PWM:PWMUDB:control_4\ ,
            control_3 => \SELECT_PWM:PWMUDB:control_3\ ,
            control_2 => \SELECT_PWM:PWMUDB:control_2\ ,
            control_1 => \SELECT_PWM:PWMUDB:control_1\ ,
            control_0 => \SELECT_PWM:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\HAMMER_PWM:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_543 ,
            control_7 => \HAMMER_PWM:PWMUDB:control_7\ ,
            control_6 => \HAMMER_PWM:PWMUDB:control_6\ ,
            control_5 => \HAMMER_PWM:PWMUDB:control_5\ ,
            control_4 => \HAMMER_PWM:PWMUDB:control_4\ ,
            control_3 => \HAMMER_PWM:PWMUDB:control_3\ ,
            control_2 => \HAMMER_PWM:PWMUDB:control_2\ ,
            control_1 => \HAMMER_PWM:PWMUDB:control_1\ ,
            control_0 => \HAMMER_PWM:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\SPIM_1:BSPIM:BitCounter\
        PORT MAP (
            clock => Net_14 ,
            enable => \SPIM_1:BSPIM:cnt_enable\ ,
            count_6 => \SPIM_1:BSPIM:count_6\ ,
            count_5 => \SPIM_1:BSPIM:count_5\ ,
            count_4 => \SPIM_1:BSPIM:count_4\ ,
            count_3 => \SPIM_1:BSPIM:count_3\ ,
            count_2 => \SPIM_1:BSPIM:count_2\ ,
            count_1 => \SPIM_1:BSPIM:count_1\ ,
            count_0 => \SPIM_1:BSPIM:count_0\ ,
            tc => \SPIM_1:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\emFile_1:SPI0:BSPIM:BitCounter\
        PORT MAP (
            clock => \emFile_1:Net_19\ ,
            enable => \emFile_1:SPI0:BSPIM:cnt_enable\ ,
            count_6 => \emFile_1:SPI0:BSPIM:count_6\ ,
            count_5 => \emFile_1:SPI0:BSPIM:count_5\ ,
            count_4 => \emFile_1:SPI0:BSPIM:count_4\ ,
            count_3 => \emFile_1:SPI0:BSPIM:count_3\ ,
            count_2 => \emFile_1:SPI0:BSPIM:count_2\ ,
            count_1 => \emFile_1:SPI0:BSPIM:count_1\ ,
            count_0 => \emFile_1:SPI0:BSPIM:count_0\ ,
            tc => \emFile_1:SPI0:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =\USBFS:ep2\
        PORT MAP (
            dmareq => \USBFS:dma_request_1\ ,
            termin => \USBFS:dma_terminate\ ,
            termout => \USBFS:Net_1498\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =VDAC_DMA
        PORT MAP (
            dmareq => Net_1375_local ,
            termin => zero ,
            termout => Net_1382 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\USBFS:dp_int\
        PORT MAP (
            interrupt => \USBFS:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS:ord_int\
        PORT MAP (
            interrupt => \USBFS:Net_95\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS:ep_2\
        PORT MAP (
            interrupt => \USBFS:ep_int_2\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS:ep_0\
        PORT MAP (
            interrupt => \USBFS:ep_int_0\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS:bus_reset\
        PORT MAP (
            interrupt => \USBFS:Net_1876\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS:arb_int\
        PORT MAP (
            interrupt => \USBFS:Net_1889\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBFS:sof_int\
        PORT MAP (
            interrupt => Net_1397 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =PHOTO_INTERRUPTER_ISR
        PORT MAP (
            interrupt => Net_1065 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =DmaDone
        PORT MAP (
            interrupt => Net_1382 );
        Properties:
        {
            int_type = "00"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    5 :    3 :    8 : 62.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    9 :   23 :   32 : 28.13 %
IO                            :   31 :   41 :   72 : 43.06 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    2 :   22 :   24 :  8.33 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   42 :  150 :  192 : 21.88 %
  Unique P-terms              :   90 :  294 :  384 : 23.44 %
  Total P-terms               :  101 :      :      :        
  Datapath Cells              :    6 :   18 :   24 : 25.00 %
  Status Cells                :    8 :   16 :   24 : 33.33 %
    StatusI Registers         :    6 :      :      :        
    Routed Count7 Load/Enable :    2 :      :      :        
  Control Cells               :    4 :   20 :   24 : 16.67 %
    Control Registers         :    2 :      :      :        
    Count7 Cells              :    2 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    1 :    3 :    4 : 25.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.031ms
Tech mapping phase: Elapsed time ==> 0s.078ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_5@[IOP=(2)][IoId=(5)] : DC(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : HAMMER_SERVO(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : LED(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : MISO(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : MOSI(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : PHOTO_INTERRUPTER_PINS(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : PHOTO_INTERRUPTER_PINS(1) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : PHOTO_INTERRUPTER_PINS(2) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : PHOTO_INTERRUPTER_PINS(3) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : PHOTO_INTERRUPTER_PINS(4) (fixed)
IO_5@[IOP=(4)][IoId=(5)] : PHOTO_INTERRUPTER_PINS(5) (fixed)
IO_6@[IOP=(4)][IoId=(6)] : PHOTO_INTERRUPTER_PINS(6) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : RESET(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : SCLK(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : SELECTOR_SERVO(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : SS(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Speaker(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : T_CLK(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : T_CS(0) (fixed)
IO_3@[IOP=(5)][IoId=(3)] : T_DIN(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : T_DO(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : T_IRQ(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : \emFile_1:SPI0_CS(0)\ (fixed)
IO_6@[IOP=(3)][IoId=(6)] : \emFile_1:miso0(0)\ (fixed)
IO_5@[IOP=(3)][IoId=(5)] : \emFile_1:mosi0(0)\ (fixed)
IO_7@[IOP=(3)][IoId=(7)] : \emFile_1:sclk0(0)\ (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBFS:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBFS:Dp(0)\ (fixed)
USB[0]@[FFB(USB,0)] : \USBFS:USB\
VIDAC[0]@[FFB(VIDAC,0)] : \VDAC8:viDAC8\
Log: apr.M0058: The analog placement iterative improvement is 27% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 58% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 92% done. (App=cydsfit)
Analog Placement Results:
IO_5@[IOP=(2)][IoId=(5)] : DC(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : HAMMER_SERVO(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : LED(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : MISO(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : MOSI(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : PHOTO_INTERRUPTER_PINS(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : PHOTO_INTERRUPTER_PINS(1) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : PHOTO_INTERRUPTER_PINS(2) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : PHOTO_INTERRUPTER_PINS(3) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : PHOTO_INTERRUPTER_PINS(4) (fixed)
IO_5@[IOP=(4)][IoId=(5)] : PHOTO_INTERRUPTER_PINS(5) (fixed)
IO_6@[IOP=(4)][IoId=(6)] : PHOTO_INTERRUPTER_PINS(6) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : RESET(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : SCLK(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : SELECTOR_SERVO(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : SS(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Speaker(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : T_CLK(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : T_CS(0) (fixed)
IO_3@[IOP=(5)][IoId=(3)] : T_DIN(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : T_DO(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : T_IRQ(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : \emFile_1:SPI0_CS(0)\ (fixed)
IO_6@[IOP=(3)][IoId=(6)] : \emFile_1:miso0(0)\ (fixed)
IO_5@[IOP=(3)][IoId=(5)] : \emFile_1:mosi0(0)\ (fixed)
IO_7@[IOP=(3)][IoId=(7)] : \emFile_1:sclk0(0)\ (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBFS:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBFS:Dp(0)\ (fixed)
USB[0]@[FFB(USB,0)] : \USBFS:USB\
VIDAC[1]@[FFB(VIDAC,1)] : \VDAC8:viDAC8\

Analog Placement phase: Elapsed time ==> 0s.282ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_1373 {
    vidac_1_vout
    amuxbusr_x_vidac_1_vout
    amuxbusr
    amuxbusr_x_p1_7
    p1_7
  }
  Net: \VDAC8:Net_77\ {
  }
}
Map of item to net {
  vidac_1_vout                                     -> Net_1373
  amuxbusr_x_vidac_1_vout                          -> Net_1373
  amuxbusr                                         -> Net_1373
  amuxbusr_x_p1_7                                  -> Net_1373
  p1_7                                             -> Net_1373
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.172ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.7 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   21 :   27 :   48 :  43.75%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.57
                   Pterms :            4.67
               Macrocells :            2.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.046ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 620, final cost is 620 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         12 :       9.92 :       3.50
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\HAMMER_PWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_543) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HAMMER_PWM:PWMUDB:control_7\
        );
        Output = \HAMMER_PWM:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_553, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_543) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HAMMER_PWM:PWMUDB:runmode_enable\ * 
              \HAMMER_PWM:PWMUDB:cmp1_less\
        );
        Output = Net_553 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\HAMMER_PWM:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_543) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HAMMER_PWM:PWMUDB:cmp1_less\
        );
        Output = \HAMMER_PWM:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\HAMMER_PWM:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_543) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\HAMMER_PWM:PWMUDB:prevCompare1\ * 
              \HAMMER_PWM:PWMUDB:cmp1_less\
        );
        Output = \HAMMER_PWM:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\HAMMER_PWM:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HAMMER_PWM:PWMUDB:runmode_enable\ * \HAMMER_PWM:PWMUDB:tc_i\
        );
        Output = \HAMMER_PWM:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\HAMMER_PWM:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_543 ,
        cs_addr_2 => \HAMMER_PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \HAMMER_PWM:PWMUDB:runmode_enable\ ,
        chain_out => \HAMMER_PWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \HAMMER_PWM:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\HAMMER_PWM:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_543 ,
        status_3 => \HAMMER_PWM:PWMUDB:status_3\ ,
        status_2 => \HAMMER_PWM:PWMUDB:status_2\ ,
        status_0 => \HAMMER_PWM:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\HAMMER_PWM:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_543 ,
        control_7 => \HAMMER_PWM:PWMUDB:control_7\ ,
        control_6 => \HAMMER_PWM:PWMUDB:control_6\ ,
        control_5 => \HAMMER_PWM:PWMUDB:control_5\ ,
        control_4 => \HAMMER_PWM:PWMUDB:control_4\ ,
        control_3 => \HAMMER_PWM:PWMUDB:control_3\ ,
        control_2 => \HAMMER_PWM:PWMUDB:control_2\ ,
        control_1 => \HAMMER_PWM:PWMUDB:control_1\ ,
        control_0 => \HAMMER_PWM:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\SELECT_PWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_161) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SELECT_PWM:PWMUDB:control_7\
        );
        Output = \SELECT_PWM:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SELECT_PWM:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SELECT_PWM:PWMUDB:runmode_enable\ * \SELECT_PWM:PWMUDB:tc_i\
        );
        Output = \SELECT_PWM:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_252, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_161) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SELECT_PWM:PWMUDB:runmode_enable\ * 
              \SELECT_PWM:PWMUDB:cmp1_less\
        );
        Output = Net_252 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SELECT_PWM:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_161) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SELECT_PWM:PWMUDB:cmp1_less\
        );
        Output = \SELECT_PWM:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\SELECT_PWM:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_161) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SELECT_PWM:PWMUDB:prevCompare1\ * 
              \SELECT_PWM:PWMUDB:cmp1_less\
        );
        Output = \SELECT_PWM:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\SELECT_PWM:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_161 ,
        cs_addr_2 => \SELECT_PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \SELECT_PWM:PWMUDB:runmode_enable\ ,
        cl0_comb => \SELECT_PWM:PWMUDB:cmp1_less\ ,
        z0_comb => \SELECT_PWM:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \SELECT_PWM:PWMUDB:status_3\ ,
        chain_in => \SELECT_PWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \SELECT_PWM:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\SELECT_PWM:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_161 ,
        status_3 => \SELECT_PWM:PWMUDB:status_3\ ,
        status_2 => \SELECT_PWM:PWMUDB:status_2\ ,
        status_0 => \SELECT_PWM:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\SELECT_PWM:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_161 ,
        control_7 => \SELECT_PWM:PWMUDB:control_7\ ,
        control_6 => \SELECT_PWM:PWMUDB:control_6\ ,
        control_5 => \SELECT_PWM:PWMUDB:control_5\ ,
        control_4 => \SELECT_PWM:PWMUDB:control_4\ ,
        control_3 => \SELECT_PWM:PWMUDB:control_3\ ,
        control_2 => \SELECT_PWM:PWMUDB:control_2\ ,
        control_1 => \SELECT_PWM:PWMUDB:control_1\ ,
        control_0 => \SELECT_PWM:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=1] #macrocells=1, #inputs=4, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_1336, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_14) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * !Net_1336
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * !Net_1336
            + \SPIM_1:BSPIM:state_1\ * \SPIM_1:BSPIM:state_0\ * !Net_1336
        );
        Output = Net_1336 (fanout=2)
        Properties               : 
        {
        }
}

UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=2, #inputs=10, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\SPIM_1:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              \SPIM_1:BSPIM:count_0\ * \SPIM_1:BSPIM:rx_status_4\
        );
        Output = \SPIM_1:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SPIM_1:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_14) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * \SPIM_1:BSPIM:cnt_enable\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:cnt_enable\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\ * \SPIM_1:BSPIM:cnt_enable\
            + \SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * \SPIM_1:BSPIM:cnt_enable\
        );
        Output = \SPIM_1:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\SPIM_1:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_14) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              !\SPIM_1:BSPIM:count_1\ * !\SPIM_1:BSPIM:count_0\ * 
              \SPIM_1:BSPIM:load_cond\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:load_cond\
            + \SPIM_1:BSPIM:state_1\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              !\SPIM_1:BSPIM:count_1\ * !\SPIM_1:BSPIM:count_0\ * 
              \SPIM_1:BSPIM:load_cond\
            + \SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              !\SPIM_1:BSPIM:count_1\ * !\SPIM_1:BSPIM:count_0\ * 
              \SPIM_1:BSPIM:load_cond\
        );
        Output = \SPIM_1:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SPIM_1:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\
        );
        Output = \SPIM_1:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\HAMMER_PWM:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_543 ,
        cs_addr_2 => \HAMMER_PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \HAMMER_PWM:PWMUDB:runmode_enable\ ,
        cl0_comb => \HAMMER_PWM:PWMUDB:cmp1_less\ ,
        z0_comb => \HAMMER_PWM:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \HAMMER_PWM:PWMUDB:status_3\ ,
        chain_in => \HAMMER_PWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \HAMMER_PWM:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\SPIM_1:BSPIM:RxStsReg\
    PORT MAP (
        clock => Net_14 ,
        status_6 => \SPIM_1:BSPIM:rx_status_6\ ,
        status_5 => \SPIM_1:BSPIM:rx_status_5\ ,
        status_4 => \SPIM_1:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=2, #inputs=10, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\SPIM_1:BSPIM:state_1\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_14) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              \SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              \SPIM_1:BSPIM:count_0\ * !\SPIM_1:BSPIM:tx_status_1\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_0\
            + \SPIM_1:BSPIM:state_1\ * !\SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * \SPIM_1:BSPIM:count_1\ * 
              !\SPIM_1:BSPIM:count_0\ * !\SPIM_1:BSPIM:ld_ident\
        );
        Output = \SPIM_1:BSPIM:state_1\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SPIM_1:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
        );
        Output = \SPIM_1:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=9, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\SPIM_1:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_14) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:ld_ident\
            + \SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * \SPIM_1:BSPIM:ld_ident\
            + \SPIM_1:BSPIM:state_1\ * !\SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * \SPIM_1:BSPIM:count_1\ * 
              !\SPIM_1:BSPIM:count_0\ * \SPIM_1:BSPIM:ld_ident\
        );
        Output = \SPIM_1:BSPIM:ld_ident\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\SELECT_PWM:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_161 ,
        cs_addr_2 => \SELECT_PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \SELECT_PWM:PWMUDB:runmode_enable\ ,
        chain_out => \SELECT_PWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \SELECT_PWM:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\SPIM_1:BSPIM:TxStsReg\
    PORT MAP (
        clock => Net_14 ,
        status_4 => \SPIM_1:BSPIM:tx_status_4\ ,
        status_3 => \SPIM_1:BSPIM:load_rx_data\ ,
        status_2 => \SPIM_1:BSPIM:tx_status_2\ ,
        status_1 => \SPIM_1:BSPIM:tx_status_1\ ,
        status_0 => \SPIM_1:BSPIM:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=1, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_1334, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_14) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_1334 * !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * \SPIM_1:BSPIM:count_1\ * 
              !\SPIM_1:BSPIM:count_0\ * !\SPIM_1:BSPIM:ld_ident\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
            + \SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:mosi_from_dp\
            + !\SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:mosi_from_dp\
        );
        Output = Net_1334 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=2, #inputs=10, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\SPIM_1:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_14) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              !\SPIM_1:BSPIM:state_0\ * !\SPIM_1:BSPIM:count_4\ * 
              !\SPIM_1:BSPIM:count_3\ * !\SPIM_1:BSPIM:count_2\ * 
              \SPIM_1:BSPIM:count_1\ * !\SPIM_1:BSPIM:count_0\ * 
              !\SPIM_1:BSPIM:ld_ident\
            + !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              \SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              \SPIM_1:BSPIM:count_0\ * !\SPIM_1:BSPIM:tx_status_1\
        );
        Output = \SPIM_1:BSPIM:state_2\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIM_1:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM_1:BSPIM:count_4\ * !\SPIM_1:BSPIM:count_3\ * 
              !\SPIM_1:BSPIM:count_2\ * !\SPIM_1:BSPIM:count_1\ * 
              \SPIM_1:BSPIM:count_0\
        );
        Output = \SPIM_1:BSPIM:load_rx_data\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\SPIM_1:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => Net_14 ,
        cs_addr_2 => \SPIM_1:BSPIM:state_2\ ,
        cs_addr_1 => \SPIM_1:BSPIM:state_1\ ,
        cs_addr_0 => \SPIM_1:BSPIM:state_0\ ,
        route_si => Net_1337 ,
        f1_load => \SPIM_1:BSPIM:load_rx_data\ ,
        so_comb => \SPIM_1:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \SPIM_1:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \SPIM_1:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \SPIM_1:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \SPIM_1:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\SPIM_1:BSPIM:BitCounter\
    PORT MAP (
        clock => Net_14 ,
        enable => \SPIM_1:BSPIM:cnt_enable\ ,
        count_6 => \SPIM_1:BSPIM:count_6\ ,
        count_5 => \SPIM_1:BSPIM:count_5\ ,
        count_4 => \SPIM_1:BSPIM:count_4\ ,
        count_3 => \SPIM_1:BSPIM:count_3\ ,
        count_2 => \SPIM_1:BSPIM:count_2\ ,
        count_1 => \SPIM_1:BSPIM:count_1\ ,
        count_0 => \SPIM_1:BSPIM:count_0\ ,
        tc => \SPIM_1:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
            + \emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
            + \emFile_1:SPI0:BSPIM:state_1\ * \emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * \emFile_1:SPI0:BSPIM:count_1\ * 
              !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:ld_ident\
            + \emFile_1:SPI0:BSPIM:state_1\ * \emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              \emFile_1:SPI0:BSPIM:count_2\ * \emFile_1:SPI0:BSPIM:count_1\ * 
              !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:tx_status_1\
        );
        Output = \emFile_1:SPI0:BSPIM:state_2\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * !\emFile_1:SPI0:BSPIM:count_4\ * 
              !\emFile_1:SPI0:BSPIM:count_3\ * !\emFile_1:SPI0:BSPIM:count_2\ * 
              !\emFile_1:SPI0:BSPIM:count_1\ * \emFile_1:SPI0:BSPIM:count_0\ * 
              \emFile_1:SPI0:BSPIM:ld_ident\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:ld_ident\
        );
        Output = \emFile_1:SPI0:BSPIM:ld_ident\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\emFile_1:Net_1\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:Net_1\
            + \emFile_1:SPI0:BSPIM:state_1\ * !\emFile_1:Net_1\
        );
        Output = \emFile_1:Net_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=1] #macrocells=3, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\SPIM_1:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_14) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\
            + \SPIM_1:BSPIM:state_2\ * !\SPIM_1:BSPIM:state_1\
            + !\SPIM_1:BSPIM:state_1\ * !\SPIM_1:BSPIM:state_0\ * 
              !\SPIM_1:BSPIM:tx_status_1\
        );
        Output = \SPIM_1:BSPIM:state_0\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\
        );
        Output = \emFile_1:SPI0:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\emFile_1:Net_10\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:Net_1\ * 
              \emFile_1:SPI0:BSPIM:mosi_hs_reg\
            + \emFile_1:SPI0:BSPIM:state_1\ * !\emFile_1:Net_1\ * 
              \emFile_1:SPI0:BSPIM:mosi_hs_reg\
            + !\emFile_1:SPI0:BSPIM:state_0\ * !\emFile_1:Net_1\ * 
              \emFile_1:SPI0:BSPIM:mosi_hs_reg\
        );
        Output = \emFile_1:Net_10\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_1335, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_14) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SPIM_1:BSPIM:state_2\ * \SPIM_1:BSPIM:state_1\ * 
              \SPIM_1:BSPIM:state_0\
            + \SPIM_1:BSPIM:state_1\ * \SPIM_1:BSPIM:state_0\ * Net_1335
        );
        Output = Net_1335 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=1, #inputs=9, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:count_4\ * 
              !\emFile_1:SPI0:BSPIM:count_3\ * !\emFile_1:SPI0:BSPIM:count_2\ * 
              !\emFile_1:SPI0:BSPIM:count_1\ * !\emFile_1:SPI0:BSPIM:count_0\ * 
              \emFile_1:SPI0:BSPIM:load_cond\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:load_cond\
            + \emFile_1:SPI0:BSPIM:state_1\ * !\emFile_1:SPI0:BSPIM:count_4\ * 
              !\emFile_1:SPI0:BSPIM:count_3\ * !\emFile_1:SPI0:BSPIM:count_2\ * 
              !\emFile_1:SPI0:BSPIM:count_1\ * !\emFile_1:SPI0:BSPIM:count_0\ * 
              \emFile_1:SPI0:BSPIM:load_cond\
            + \emFile_1:SPI0:BSPIM:state_0\ * !\emFile_1:SPI0:BSPIM:count_4\ * 
              !\emFile_1:SPI0:BSPIM:count_3\ * !\emFile_1:SPI0:BSPIM:count_2\ * 
              !\emFile_1:SPI0:BSPIM:count_1\ * !\emFile_1:SPI0:BSPIM:count_0\ * 
              \emFile_1:SPI0:BSPIM:load_cond\
        );
        Output = \emFile_1:SPI0:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=3, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
            + !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:tx_status_1\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * \emFile_1:SPI0:BSPIM:count_1\ * 
              !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:ld_ident\
        );
        Output = \emFile_1:SPI0:BSPIM:state_0\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:state_1\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\ * !\emFile_1:SPI0:BSPIM:count_4\ * 
              !\emFile_1:SPI0:BSPIM:count_3\ * !\emFile_1:SPI0:BSPIM:count_2\ * 
              \emFile_1:SPI0:BSPIM:count_1\ * !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:ld_ident\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\ * !\emFile_1:SPI0:BSPIM:count_4\ * 
              !\emFile_1:SPI0:BSPIM:count_3\ * \emFile_1:SPI0:BSPIM:count_2\ * 
              \emFile_1:SPI0:BSPIM:count_1\ * !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:tx_status_1\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
        );
        Output = \emFile_1:SPI0:BSPIM:state_1\ (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
        );
        Output = \emFile_1:SPI0:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=2, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:ld_ident\
            + !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_0\
            + !\emFile_1:SPI0:BSPIM:state_2\ * 
              !\emFile_1:SPI0:BSPIM:mosi_pre_reg\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\
            + \emFile_1:SPI0:BSPIM:state_2\ * 
              !\emFile_1:SPI0:BSPIM:mosi_from_dp\
            + \emFile_1:SPI0:BSPIM:state_1\ * !\emFile_1:SPI0:BSPIM:state_0\
        );
        Output = \emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\emFile_1:Net_22\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:Net_22\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_0\
            + \emFile_1:SPI0:BSPIM:state_1\ * !\emFile_1:SPI0:BSPIM:state_0\
        );
        Output = \emFile_1:Net_22\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\emFile_1:SPI0:BSPIM:TxStsReg\
    PORT MAP (
        clock => \emFile_1:Net_19\ ,
        status_4 => \emFile_1:SPI0:BSPIM:tx_status_4\ ,
        status_3 => \emFile_1:SPI0:BSPIM:load_rx_data\ ,
        status_2 => \emFile_1:SPI0:BSPIM:tx_status_2\ ,
        status_1 => \emFile_1:SPI0:BSPIM:tx_status_1\ ,
        status_0 => \emFile_1:SPI0:BSPIM:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=2, #inputs=11, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:mosi_pre_reg_split\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile_1:SPI0:BSPIM:count_4\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile_1:SPI0:BSPIM:count_3\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile_1:SPI0:BSPIM:count_2\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\ * 
              \emFile_1:SPI0:BSPIM:count_1\
            + !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\ * 
              !\emFile_1:SPI0:BSPIM:count_0\
            + \emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_pre_reg\
            + \emFile_1:SPI0:BSPIM:state_1\ * !\emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * !\emFile_1:SPI0:BSPIM:count_1\ * 
              \emFile_1:SPI0:BSPIM:count_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_pre_reg\
            + \emFile_1:SPI0:BSPIM:state_1\ * \emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\ * 
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * !\emFile_1:SPI0:BSPIM:count_1\ * 
              !\emFile_1:SPI0:BSPIM:count_0\ * 
              !\emFile_1:SPI0:BSPIM:ld_ident\
        );
        Output = \emFile_1:SPI0:BSPIM:mosi_pre_reg_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:mosi_pre_reg\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\emFile_1:SPI0:BSPIM:mosi_pre_reg_split\ * 
              !\emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\
        );
        Output = \emFile_1:SPI0:BSPIM:mosi_pre_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\emFile_1:SPI0:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => \emFile_1:Net_19\ ,
        cs_addr_2 => \emFile_1:SPI0:BSPIM:state_2\ ,
        cs_addr_1 => \emFile_1:SPI0:BSPIM:state_1\ ,
        cs_addr_0 => \emFile_1:SPI0:BSPIM:state_0\ ,
        route_si => \emFile_1:Net_16\ ,
        f1_load => \emFile_1:SPI0:BSPIM:load_rx_data\ ,
        so_comb => \emFile_1:SPI0:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \emFile_1:SPI0:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \emFile_1:SPI0:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \emFile_1:SPI0:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \emFile_1:SPI0:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\emFile_1:SPI0:BSPIM:BitCounter\
    PORT MAP (
        clock => \emFile_1:Net_19\ ,
        enable => \emFile_1:SPI0:BSPIM:cnt_enable\ ,
        count_6 => \emFile_1:SPI0:BSPIM:count_6\ ,
        count_5 => \emFile_1:SPI0:BSPIM:count_5\ ,
        count_4 => \emFile_1:SPI0:BSPIM:count_4\ ,
        count_3 => \emFile_1:SPI0:BSPIM:count_3\ ,
        count_2 => \emFile_1:SPI0:BSPIM:count_2\ ,
        count_1 => \emFile_1:SPI0:BSPIM:count_1\ ,
        count_0 => \emFile_1:SPI0:BSPIM:count_0\ ,
        tc => \emFile_1:SPI0:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=2, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:mosi_hs_reg\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\
            + \emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_from_dp\
            + !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:mosi_hs_reg\
            + !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:mosi_hs_reg\
        );
        Output = \emFile_1:SPI0:BSPIM:mosi_hs_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:mosi_from_dp_reg\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \emFile_1:SPI0:BSPIM:mosi_from_dp\
        );
        Output = \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=3, #inputs=10, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * !\emFile_1:SPI0:BSPIM:count_1\ * 
              \emFile_1:SPI0:BSPIM:count_0\ * 
              \emFile_1:SPI0:BSPIM:rx_status_4\
        );
        Output = \emFile_1:SPI0:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\emFile_1:Net_19\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:cnt_enable\
            + \emFile_1:SPI0:BSPIM:state_2\ * !\emFile_1:SPI0:BSPIM:state_1\ * 
              \emFile_1:SPI0:BSPIM:state_0\ * 
              \emFile_1:SPI0:BSPIM:cnt_enable\
            + \emFile_1:SPI0:BSPIM:state_2\ * \emFile_1:SPI0:BSPIM:state_1\ * 
              !\emFile_1:SPI0:BSPIM:state_0\ * 
              !\emFile_1:SPI0:BSPIM:cnt_enable\
        );
        Output = \emFile_1:SPI0:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\emFile_1:SPI0:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\emFile_1:SPI0:BSPIM:count_4\ * !\emFile_1:SPI0:BSPIM:count_3\ * 
              !\emFile_1:SPI0:BSPIM:count_2\ * !\emFile_1:SPI0:BSPIM:count_1\ * 
              \emFile_1:SPI0:BSPIM:count_0\
        );
        Output = \emFile_1:SPI0:BSPIM:load_rx_data\ (fanout=2)
        Properties               : 
        {
        }
}

statusicell: Name =\emFile_1:SPI0:BSPIM:RxStsReg\
    PORT MAP (
        clock => \emFile_1:Net_19\ ,
        status_6 => \emFile_1:SPI0:BSPIM:rx_status_6\ ,
        status_5 => \emFile_1:SPI0:BSPIM:rx_status_5\ ,
        status_4 => \emFile_1:SPI0:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =DmaDone
        PORT MAP (
            interrupt => Net_1382 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\USBFS:ep_2\
        PORT MAP (
            interrupt => \USBFS:ep_int_2\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(8)] 
    interrupt: Name =PHOTO_INTERRUPTER_ISR
        PORT MAP (
            interrupt => Net_1065 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBFS:dp_int\
        PORT MAP (
            interrupt => \USBFS:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USBFS:sof_int\
        PORT MAP (
            interrupt => Net_1397 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBFS:arb_int\
        PORT MAP (
            interrupt => \USBFS:Net_1889\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBFS:bus_reset\
        PORT MAP (
            interrupt => \USBFS:Net_1876\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBFS:ep_0\
        PORT MAP (
            interrupt => \USBFS:ep_int_0\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(25)] 
    interrupt: Name =\USBFS:ord_int\
        PORT MAP (
            interrupt => \USBFS:Net_95\ );
        Properties:
        {
            int_type = "10"
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =VDAC_DMA
        PORT MAP (
            dmareq => Net_1375_local ,
            termin => zero ,
            termout => Net_1382 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(1)] 
    drqcell: Name =\USBFS:ep2\
        PORT MAP (
            dmareq => \USBFS:dma_request_1\ ,
            termin => \USBFS:dma_terminate\ ,
            termout => \USBFS:Net_1498\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
Port 0 is empty
Port 1 contains the following IO cells:
[IoId=7]: 
Pin : Name = Speaker(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Speaker(0)__PA ,
        analog_term => Net_1373 ,
        pad => Speaker(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = MISO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MISO(0)__PA ,
        fb => Net_1337 ,
        pad => MISO(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED(0)__PA ,
        input => __ONE__ ,
        pad => LED(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = SCLK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCLK(0)__PA ,
        input => Net_1335 ,
        pad => SCLK(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = MOSI(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOSI(0)__PA ,
        input => Net_1334 ,
        pad => MOSI(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = DC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DC(0)__PA ,
        pad => DC(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = RESET(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RESET(0)__PA ,
        input => __ONE__ ,
        pad => RESET(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = SS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SS(0)__PA ,
        input => Net_1336 ,
        pad => SS(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=4]: 
Pin : Name = \emFile_1:SPI0_CS(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \emFile_1:SPI0_CS(0)\__PA ,
        pad => \emFile_1:SPI0_CS(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \emFile_1:mosi0(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \emFile_1:mosi0(0)\__PA ,
        input => \emFile_1:Net_10\ ,
        pad => \emFile_1:mosi0(0)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \emFile_1:miso0(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \emFile_1:miso0(0)\__PA ,
        fb => \emFile_1:Net_16\ ,
        pad => \emFile_1:miso0(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \emFile_1:sclk0(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \emFile_1:sclk0(0)\__PA ,
        input => \emFile_1:Net_22\ ,
        pad => \emFile_1:sclk0(0)_PAD\ );
    Properties:
    {
    }

Port 4 generates interrupt for logical port:
    logicalport: Name =PHOTO_INTERRUPTER_PINS
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => Net_1065 );
        Properties:
        {
            drive_mode = "001001001001001001001"
            ibuf_enabled = "1111111"
            id = "e9f7232e-221c-4985-9617-00d36f939481"
            init_dr_st = "0000000"
            input_buffer_sel = "00000000000000"
            input_clk_en = 0
            input_sync = "0000000"
            input_sync_mode = "0000000"
            intr_mode = "10101010101010"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ",,,,,,"
            layout_mode = "CONTIGUOUS"
            oe_conn = "0000000"
            oe_reset = 0
            oe_sync = "0000000"
            output_clk_en = 0
            output_clock_mode = "0000000"
            output_conn = "0000000"
            output_mode = "0000000"
            output_reset = 0
            output_sync = "0000000"
            ovt_hyst_trim = "0000000"
            ovt_needed = "0000000"
            ovt_slew_control = "00000000000000"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ",,,,,,"
            pin_mode = "IIIIIII"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1111111"
            sio_ibuf = "00000000"
            sio_info = "00000000000000"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0000000"
            spanning = 0
            sw_only = 0
            use_annotation = "0000000"
            vtrip = "00000000000000"
            width = 7
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = PHOTO_INTERRUPTER_PINS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, PORT_INTERRUPT
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PHOTO_INTERRUPTER_PINS(0)__PA ,
        pad => PHOTO_INTERRUPTER_PINS(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = PHOTO_INTERRUPTER_PINS(1)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, PORT_INTERRUPT
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PHOTO_INTERRUPTER_PINS(1)__PA ,
        pad => PHOTO_INTERRUPTER_PINS(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = PHOTO_INTERRUPTER_PINS(2)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, PORT_INTERRUPT
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PHOTO_INTERRUPTER_PINS(2)__PA ,
        pad => PHOTO_INTERRUPTER_PINS(2)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = PHOTO_INTERRUPTER_PINS(3)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, PORT_INTERRUPT
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PHOTO_INTERRUPTER_PINS(3)__PA ,
        pad => PHOTO_INTERRUPTER_PINS(3)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = PHOTO_INTERRUPTER_PINS(4)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, PORT_INTERRUPT
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PHOTO_INTERRUPTER_PINS(4)__PA ,
        pad => PHOTO_INTERRUPTER_PINS(4)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = PHOTO_INTERRUPTER_PINS(5)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, PORT_INTERRUPT
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PHOTO_INTERRUPTER_PINS(5)__PA ,
        pad => PHOTO_INTERRUPTER_PINS(5)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = PHOTO_INTERRUPTER_PINS(6)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, PORT_INTERRUPT
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PHOTO_INTERRUPTER_PINS(6)__PA ,
        pad => PHOTO_INTERRUPTER_PINS(6)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = SELECTOR_SERVO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SELECTOR_SERVO(0)__PA ,
        input => Net_252 ,
        pad => SELECTOR_SERVO(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = T_CLK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => T_CLK(0)__PA ,
        pad => T_CLK(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = T_CS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => T_CS(0)__PA ,
        pad => T_CS(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = T_DIN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => T_DIN(0)__PA ,
        pad => T_DIN(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = T_DO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => T_DO(0)__PA ,
        pad => T_DO(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = T_IRQ(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => T_IRQ(0)__PA ,
        pad => T_IRQ(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = HAMMER_SERVO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HAMMER_SERVO(0)__PA ,
        input => Net_553 ,
        pad => HAMMER_SERVO(0)_PAD );
    Properties:
    {
    }

Port 6 is empty
Port 12 is empty
Port 15 generates interrupt for logical port:
    logicalport: Name =\USBFS:Dp\
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => \USBFS:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "daf0cbac-a956-4495-8070-9154b8abe93c/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=6]: 
Pin : Name = \USBFS:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBFS:Dp(0)\__PA ,
        analog_term => \USBFS:Net_1000\ ,
        pad => \USBFS:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBFS:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBFS:Dm(0)\__PA ,
        analog_term => \USBFS:Net_597\ ,
        pad => \USBFS:Dm(0)_PAD\ );
    Properties:
    {
    }

CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \emFile_1:Net_19\ ,
            dclk_0 => \emFile_1:Net_19_local\ ,
            dclk_glb_1 => Net_14 ,
            dclk_1 => Net_14_local ,
            dclk_glb_2 => Net_161 ,
            dclk_2 => Net_161_local ,
            dclk_glb_3 => Net_543 ,
            dclk_3 => Net_543_local ,
            dclk_glb_4 => Net_1375 ,
            dclk_4 => Net_1375_local );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBFS:USB\
        PORT MAP (
            dp => \USBFS:Net_1000\ ,
            dm => \USBFS:Net_597\ ,
            sof_int => Net_1397 ,
            arb_int => \USBFS:Net_1889\ ,
            usb_int => \USBFS:Net_1876\ ,
            ept_int_8 => \USBFS:ep_int_8\ ,
            ept_int_7 => \USBFS:ep_int_7\ ,
            ept_int_6 => \USBFS:ep_int_6\ ,
            ept_int_5 => \USBFS:ep_int_5\ ,
            ept_int_4 => \USBFS:ep_int_4\ ,
            ept_int_3 => \USBFS:ep_int_3\ ,
            ept_int_2 => \USBFS:ep_int_2\ ,
            ept_int_1 => \USBFS:ep_int_1\ ,
            ept_int_0 => \USBFS:ep_int_0\ ,
            ord_int => \USBFS:Net_95\ ,
            dma_req_7 => \USBFS:dma_request_7\ ,
            dma_req_6 => \USBFS:dma_request_6\ ,
            dma_req_5 => \USBFS:dma_request_5\ ,
            dma_req_4 => \USBFS:dma_request_4\ ,
            dma_req_3 => \USBFS:dma_request_3\ ,
            dma_req_2 => \USBFS:dma_request_2\ ,
            dma_req_1 => \USBFS:dma_request_1\ ,
            dma_req_0 => \USBFS:dma_request_0\ ,
            dma_termin => \USBFS:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,1): 
    vidaccell: Name =\VDAC8:viDAC8\
        PORT MAP (
            vout => Net_1373 ,
            iout => \VDAC8:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                           | 
Port | Pin | Fixed |      Type |       Drive Mode |                      Name | Connections
-----+-----+-------+-----------+------------------+---------------------------+-------------------------
   1 |   7 |     * |      NONE |      HI_Z_ANALOG |                Speaker(0) | Analog(Net_1373)
-----+-----+-------+-----------+------------------+---------------------------+-------------------------
   2 |   1 |     * |      NONE |     HI_Z_DIGITAL |                   MISO(0) | FB(Net_1337)
     |   2 |     * |      NONE |         CMOS_OUT |                    LED(0) | In(__ONE__)
     |   3 |     * |      NONE |         CMOS_OUT |                   SCLK(0) | In(Net_1335)
     |   4 |     * |      NONE |         CMOS_OUT |                   MOSI(0) | In(Net_1334)
     |   5 |     * |      NONE |         CMOS_OUT |                     DC(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |                  RESET(0) | In(__ONE__)
     |   7 |     * |      NONE |         CMOS_OUT |                     SS(0) | In(Net_1336)
-----+-----+-------+-----------+------------------+---------------------------+-------------------------
   3 |   4 |     * |      NONE |         CMOS_OUT |     \emFile_1:SPI0_CS(0)\ | 
     |   5 |     * |      NONE |         CMOS_OUT |       \emFile_1:mosi0(0)\ | In(\emFile_1:Net_10\)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |       \emFile_1:miso0(0)\ | FB(\emFile_1:Net_16\)
     |   7 |     * |      NONE |         CMOS_OUT |       \emFile_1:sclk0(0)\ | In(\emFile_1:Net_22\)
-----+-----+-------+-----------+------------------+---------------------------+-------------------------
   4 |   0 |     * |   FALLING |     HI_Z_DIGITAL | PHOTO_INTERRUPTER_PINS(0) | 
     |   1 |     * |   FALLING |     HI_Z_DIGITAL | PHOTO_INTERRUPTER_PINS(1) | 
     |   2 |     * |   FALLING |     HI_Z_DIGITAL | PHOTO_INTERRUPTER_PINS(2) | 
     |   3 |     * |   FALLING |     HI_Z_DIGITAL | PHOTO_INTERRUPTER_PINS(3) | 
     |   4 |     * |   FALLING |     HI_Z_DIGITAL | PHOTO_INTERRUPTER_PINS(4) | 
     |   5 |     * |   FALLING |     HI_Z_DIGITAL | PHOTO_INTERRUPTER_PINS(5) | 
     |   6 |     * |   FALLING |     HI_Z_DIGITAL | PHOTO_INTERRUPTER_PINS(6) | 
-----+-----+-------+-----------+------------------+---------------------------+-------------------------
   5 |   0 |     * |      NONE |         CMOS_OUT |         SELECTOR_SERVO(0) | In(Net_252)
     |   1 |     * |      NONE |         CMOS_OUT |                  T_CLK(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |                   T_CS(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |                  T_DIN(0) | 
     |   4 |     * |      NONE |     HI_Z_DIGITAL |                   T_DO(0) | 
     |   5 |     * |      NONE |     HI_Z_DIGITAL |                  T_IRQ(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |           HAMMER_SERVO(0) | In(Net_553)
-----+-----+-------+-----------+------------------+---------------------------+-------------------------
  15 |   6 |       |   FALLING |      HI_Z_ANALOG |             \USBFS:Dp(0)\ | Analog(\USBFS:Net_1000\)
     |   7 |       |      NONE |      HI_Z_ANALOG |             \USBFS:Dm(0)\ | Analog(\USBFS:Net_597\)
--------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.000ms
Digital Placement phase: Elapsed time ==> 2s.071ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.510ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 4s.706ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.298ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in ConnectFour_timing.html.
Static timing analysis phase: Elapsed time ==> 1s.599ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.392ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 12s.175ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 12s.190ms
API generation phase: Elapsed time ==> 27s.841ms
Dependency generation phase: Elapsed time ==> 0s.361ms
Cleanup phase: Elapsed time ==> 0s.062ms
