Analysis & Synthesis report for proj_4
Mon Dec 11 18:25:23 2023
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |proj_4|producer:adc_control|state
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Parameter Settings for User Entity Instance: Top-level Entity: |proj_4
 13. Parameter Settings for User Entity Instance: producer:adc_control
 14. Parameter Settings for User Entity Instance: sync_stage:a_to_b_sync
 15. Parameter Settings for User Entity Instance: sync_stage:a_to_b_sync|bin_to_gray:b2g
 16. Parameter Settings for User Entity Instance: sync_stage:a_to_b_sync|gray_to_bin:g2b
 17. Parameter Settings for User Entity Instance: sync_stage:b_to_a_sync
 18. Parameter Settings for User Entity Instance: sync_stage:b_to_a_sync|bin_to_gray:b2g
 19. Parameter Settings for User Entity Instance: sync_stage:b_to_a_sync|gray_to_bin:g2b
 20. Parameter Settings for User Entity Instance: TDPDC_RAM:RAM
 21. Port Connectivity Checks: "TDPDC_RAM:RAM"
 22. Port Connectivity Checks: "sync_stage:b_to_a_sync"
 23. Port Connectivity Checks: "sync_stage:a_to_b_sync"
 24. Port Connectivity Checks: "producer:adc_control|max10_adc:ADC"
 25. Post-Synthesis Netlist Statistics for Top Partition
 26. Elapsed Time Per Partition
 27. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Dec 11 18:25:23 2023          ;
; Quartus Prime Version              ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name                      ; proj_4                                         ;
; Top-level Entity Name              ; proj_4                                         ;
; Family                             ; MAX 10                                         ;
; Total logic elements               ; 0                                              ;
;     Total combinational functions  ; 0                                              ;
;     Dedicated logic registers      ; 0                                              ;
; Total registers                    ; 0                                              ;
; Total pins                         ; 3                                              ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0                                              ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
; UFM blocks                         ; 0                                              ;
; ADC blocks                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M08DAF484C8G     ;                    ;
; Top-level entity name                                            ; proj_4             ; proj_4             ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; 6                  ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                           ;
+------------------------------------+-----------------+-----------------+-------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path   ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                  ; Library ;
+------------------------------------+-----------------+-----------------+-------------------------------------------------------------------------------+---------+
; TDPDC_RAM/TDPDC_RAM.vhd            ; yes             ; User VHDL File  ; C:/FPGA/from_git/ADSD_2023/projects/proj_4/TDPDC_RAM/TDPDC_RAM.vhd            ;         ;
; max10_adc/max10_adc.vhd            ; yes             ; User VHDL File  ; C:/FPGA/from_git/ADSD_2023/projects/proj_4/max10_adc/max10_adc.vhd            ;         ;
; proj_4.vhd                         ; yes             ; User VHDL File  ; C:/FPGA/from_git/ADSD_2023/projects/proj_4/proj_4.vhd                         ;         ;
; Sync_parts/sync_stage.vhd          ; yes             ; User VHDL File  ; C:/FPGA/from_git/ADSD_2023/projects/proj_4/Sync_parts/sync_stage.vhd          ;         ;
; Sync_parts/gray_to_binary_sync.vhd ; yes             ; User VHDL File  ; C:/FPGA/from_git/ADSD_2023/projects/proj_4/Sync_parts/gray_to_binary_sync.vhd ;         ;
; Sync_parts/binary_to_gray_sync.vhd ; yes             ; User VHDL File  ; C:/FPGA/from_git/ADSD_2023/projects/proj_4/Sync_parts/binary_to_gray_sync.vhd ;         ;
; proj_4_pkg.vhd                     ; yes             ; User VHDL File  ; C:/FPGA/from_git/ADSD_2023/projects/proj_4/proj_4_pkg.vhd                     ;         ;
; producer.vhd                       ; yes             ; User VHDL File  ; C:/FPGA/from_git/ADSD_2023/projects/proj_4/producer.vhd                       ;         ;
+------------------------------------+-----------------+-----------------+-------------------------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
;                                             ;          ;
; Total combinational functions               ; 0        ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 0        ;
;     -- 3 input functions                    ; 0        ;
;     -- <=2 input functions                  ; 0        ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 0        ;
;     -- arithmetic mode                      ; 0        ;
;                                             ;          ;
; Total registers                             ; 0        ;
;     -- Dedicated logic registers            ; 0        ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 3        ;
;                                             ;          ;
; Embedded Multiplier 9-bit elements          ; 0        ;
;                                             ;          ;
; Maximum fan-out node                        ; clock_50 ;
; Maximum fan-out                             ; 1        ;
; Total fan-out                               ; 3        ;
; Average fan-out                             ; 0.50     ;
+---------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+-------------+--------------+
; |proj_4                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 3    ; 0            ; 0          ; |proj_4             ; proj_4      ; work         ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------+
; State Machine - |proj_4|producer:adc_control|state                                                                     ;
+-----------------------------+-------------------------+-----------------------------+--------------------+-------------+
; Name                        ; state.advance_and_store ; state.wait_for_head_advance ; state.wait_for_eoc ; state.start ;
+-----------------------------+-------------------------+-----------------------------+--------------------+-------------+
; state.start                 ; 0                       ; 0                           ; 0                  ; 0           ;
; state.wait_for_eoc          ; 0                       ; 0                           ; 1                  ; 1           ;
; state.wait_for_head_advance ; 0                       ; 1                           ; 0                  ; 1           ;
; state.advance_and_store     ; 1                       ; 0                           ; 0                  ; 1           ;
+-----------------------------+-------------------------+-----------------------------+--------------------+-------------+


+-------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                        ;
+--------------------------------------------------+----------------------------------------+
; Register name                                    ; Reason for Removal                     ;
+--------------------------------------------------+----------------------------------------+
; sync_stage:b_to_a_sync|datapath[2][15]           ; Stuck at GND due to stuck port data_in ;
; sync_stage:b_to_a_sync|datapath[3][15]           ; Stuck at GND due to stuck port data_in ;
; sync_stage:b_to_a_sync|datapath[4][15]           ; Stuck at GND due to stuck port data_in ;
; sync_stage:b_to_a_sync|datapath[2][14]           ; Stuck at GND due to stuck port data_in ;
; sync_stage:b_to_a_sync|datapath[2][13]           ; Stuck at GND due to stuck port data_in ;
; sync_stage:b_to_a_sync|datapath[2][12]           ; Stuck at GND due to stuck port data_in ;
; sync_stage:b_to_a_sync|datapath[2][11]           ; Stuck at GND due to stuck port data_in ;
; sync_stage:b_to_a_sync|datapath[2][10]           ; Stuck at GND due to stuck port data_in ;
; sync_stage:b_to_a_sync|datapath[2][9]            ; Stuck at GND due to stuck port data_in ;
; sync_stage:b_to_a_sync|datapath[2][8]            ; Stuck at GND due to stuck port data_in ;
; sync_stage:b_to_a_sync|datapath[2][7]            ; Stuck at GND due to stuck port data_in ;
; sync_stage:b_to_a_sync|datapath[2][6]            ; Stuck at GND due to stuck port data_in ;
; sync_stage:b_to_a_sync|datapath[2][5]            ; Stuck at GND due to stuck port data_in ;
; sync_stage:b_to_a_sync|datapath[2][4]            ; Stuck at GND due to stuck port data_in ;
; sync_stage:b_to_a_sync|datapath[2][3]            ; Stuck at GND due to stuck port data_in ;
; sync_stage:b_to_a_sync|datapath[2][2]            ; Stuck at GND due to stuck port data_in ;
; sync_stage:b_to_a_sync|datapath[2][1]            ; Stuck at GND due to stuck port data_in ;
; sync_stage:b_to_a_sync|datapath[2][0]            ; Stuck at GND due to stuck port data_in ;
; sync_stage:b_to_a_sync|datapath[3][14]           ; Stuck at GND due to stuck port data_in ;
; sync_stage:b_to_a_sync|datapath[3][13]           ; Stuck at GND due to stuck port data_in ;
; sync_stage:b_to_a_sync|datapath[3][12]           ; Stuck at GND due to stuck port data_in ;
; sync_stage:b_to_a_sync|datapath[3][11]           ; Stuck at GND due to stuck port data_in ;
; sync_stage:b_to_a_sync|datapath[3][10]           ; Stuck at GND due to stuck port data_in ;
; sync_stage:b_to_a_sync|datapath[3][9]            ; Stuck at GND due to stuck port data_in ;
; sync_stage:b_to_a_sync|datapath[3][8]            ; Stuck at GND due to stuck port data_in ;
; sync_stage:b_to_a_sync|datapath[3][7]            ; Stuck at GND due to stuck port data_in ;
; sync_stage:b_to_a_sync|datapath[3][6]            ; Stuck at GND due to stuck port data_in ;
; sync_stage:b_to_a_sync|datapath[3][5]            ; Stuck at GND due to stuck port data_in ;
; sync_stage:b_to_a_sync|datapath[3][4]            ; Stuck at GND due to stuck port data_in ;
; sync_stage:b_to_a_sync|datapath[3][3]            ; Stuck at GND due to stuck port data_in ;
; sync_stage:b_to_a_sync|datapath[3][2]            ; Stuck at GND due to stuck port data_in ;
; sync_stage:b_to_a_sync|datapath[3][1]            ; Stuck at GND due to stuck port data_in ;
; sync_stage:b_to_a_sync|datapath[3][0]            ; Stuck at GND due to stuck port data_in ;
; sync_stage:b_to_a_sync|datapath[4][14]           ; Stuck at GND due to stuck port data_in ;
; sync_stage:b_to_a_sync|datapath[4][13]           ; Stuck at GND due to stuck port data_in ;
; sync_stage:b_to_a_sync|datapath[4][12]           ; Stuck at GND due to stuck port data_in ;
; sync_stage:b_to_a_sync|datapath[4][11]           ; Stuck at GND due to stuck port data_in ;
; sync_stage:b_to_a_sync|datapath[4][10]           ; Stuck at GND due to stuck port data_in ;
; sync_stage:b_to_a_sync|datapath[4][9]            ; Stuck at GND due to stuck port data_in ;
; sync_stage:b_to_a_sync|datapath[4][8]            ; Stuck at GND due to stuck port data_in ;
; sync_stage:b_to_a_sync|datapath[4][7]            ; Stuck at GND due to stuck port data_in ;
; sync_stage:b_to_a_sync|datapath[4][6]            ; Stuck at GND due to stuck port data_in ;
; sync_stage:b_to_a_sync|datapath[4][5]            ; Stuck at GND due to stuck port data_in ;
; sync_stage:b_to_a_sync|datapath[4][4]            ; Stuck at GND due to stuck port data_in ;
; sync_stage:b_to_a_sync|datapath[4][3]            ; Stuck at GND due to stuck port data_in ;
; sync_stage:b_to_a_sync|datapath[4][2]            ; Stuck at GND due to stuck port data_in ;
; sync_stage:b_to_a_sync|datapath[4][1]            ; Stuck at GND due to stuck port data_in ;
; sync_stage:b_to_a_sync|datapath[4][0]            ; Stuck at GND due to stuck port data_in ;
; producer:adc_control|head_ptr[0..15]             ; Lost fanout                            ;
; producer:adc_control|state.advance_and_store     ; Stuck at GND due to stuck port data_in ;
; producer:adc_control|conversion_start            ; Lost fanout                            ;
; producer:adc_control|state.start                 ; Lost fanout                            ;
; producer:adc_control|state.wait_for_eoc          ; Lost fanout                            ;
; producer:adc_control|state.wait_for_head_advance ; Lost fanout                            ;
; Total Number of Removed Registers = 69           ;                                        ;
+--------------------------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                ;
+----------------------------------------------+---------------------------+---------------------------------------------------------------------------------+
; Register name                                ; Reason for Removal        ; Registers Removed due to This Register                                          ;
+----------------------------------------------+---------------------------+---------------------------------------------------------------------------------+
; sync_stage:b_to_a_sync|datapath[2][3]        ; Stuck at GND              ; sync_stage:b_to_a_sync|datapath[3][3], sync_stage:b_to_a_sync|datapath[4][3],   ;
;                                              ; due to stuck port data_in ; producer:adc_control|head_ptr[12], producer:adc_control|head_ptr[8],            ;
;                                              ;                           ; producer:adc_control|head_ptr[4]                                                ;
; sync_stage:b_to_a_sync|datapath[2][2]        ; Stuck at GND              ; sync_stage:b_to_a_sync|datapath[3][2], sync_stage:b_to_a_sync|datapath[4][2],   ;
;                                              ; due to stuck port data_in ; producer:adc_control|head_ptr[11], producer:adc_control|head_ptr[7],            ;
;                                              ;                           ; producer:adc_control|head_ptr[3]                                                ;
; sync_stage:b_to_a_sync|datapath[2][1]        ; Stuck at GND              ; sync_stage:b_to_a_sync|datapath[3][1], sync_stage:b_to_a_sync|datapath[4][1],   ;
;                                              ; due to stuck port data_in ; producer:adc_control|head_ptr[10], producer:adc_control|head_ptr[6],            ;
;                                              ;                           ; producer:adc_control|head_ptr[2]                                                ;
; sync_stage:b_to_a_sync|datapath[2][0]        ; Stuck at GND              ; sync_stage:b_to_a_sync|datapath[3][0], sync_stage:b_to_a_sync|datapath[4][0],   ;
;                                              ; due to stuck port data_in ; producer:adc_control|head_ptr[9], producer:adc_control|head_ptr[5],             ;
;                                              ;                           ; producer:adc_control|head_ptr[1]                                                ;
; sync_stage:b_to_a_sync|datapath[2][15]       ; Stuck at GND              ; sync_stage:b_to_a_sync|datapath[3][15], sync_stage:b_to_a_sync|datapath[4][15], ;
;                                              ; due to stuck port data_in ; producer:adc_control|conversion_start, producer:adc_control|state.start         ;
; sync_stage:b_to_a_sync|datapath[2][6]        ; Stuck at GND              ; sync_stage:b_to_a_sync|datapath[3][6], sync_stage:b_to_a_sync|datapath[4][6],   ;
;                                              ; due to stuck port data_in ; producer:adc_control|head_ptr[15], producer:adc_control|head_ptr[0]             ;
; sync_stage:b_to_a_sync|datapath[2][5]        ; Stuck at GND              ; sync_stage:b_to_a_sync|datapath[3][5], sync_stage:b_to_a_sync|datapath[4][5],   ;
;                                              ; due to stuck port data_in ; producer:adc_control|head_ptr[14]                                               ;
; sync_stage:b_to_a_sync|datapath[2][4]        ; Stuck at GND              ; sync_stage:b_to_a_sync|datapath[3][4], sync_stage:b_to_a_sync|datapath[4][4],   ;
;                                              ; due to stuck port data_in ; producer:adc_control|head_ptr[13]                                               ;
; sync_stage:b_to_a_sync|datapath[2][14]       ; Stuck at GND              ; sync_stage:b_to_a_sync|datapath[3][14], sync_stage:b_to_a_sync|datapath[4][14]  ;
;                                              ; due to stuck port data_in ;                                                                                 ;
; sync_stage:b_to_a_sync|datapath[2][13]       ; Stuck at GND              ; sync_stage:b_to_a_sync|datapath[3][13], sync_stage:b_to_a_sync|datapath[4][13]  ;
;                                              ; due to stuck port data_in ;                                                                                 ;
; sync_stage:b_to_a_sync|datapath[2][12]       ; Stuck at GND              ; sync_stage:b_to_a_sync|datapath[3][12], sync_stage:b_to_a_sync|datapath[4][12]  ;
;                                              ; due to stuck port data_in ;                                                                                 ;
; sync_stage:b_to_a_sync|datapath[2][11]       ; Stuck at GND              ; sync_stage:b_to_a_sync|datapath[3][11], sync_stage:b_to_a_sync|datapath[4][11]  ;
;                                              ; due to stuck port data_in ;                                                                                 ;
; sync_stage:b_to_a_sync|datapath[2][10]       ; Stuck at GND              ; sync_stage:b_to_a_sync|datapath[3][10], sync_stage:b_to_a_sync|datapath[4][10]  ;
;                                              ; due to stuck port data_in ;                                                                                 ;
; sync_stage:b_to_a_sync|datapath[2][9]        ; Stuck at GND              ; sync_stage:b_to_a_sync|datapath[3][9], sync_stage:b_to_a_sync|datapath[4][9]    ;
;                                              ; due to stuck port data_in ;                                                                                 ;
; sync_stage:b_to_a_sync|datapath[2][8]        ; Stuck at GND              ; sync_stage:b_to_a_sync|datapath[3][8], sync_stage:b_to_a_sync|datapath[4][8]    ;
;                                              ; due to stuck port data_in ;                                                                                 ;
; sync_stage:b_to_a_sync|datapath[2][7]        ; Stuck at GND              ; sync_stage:b_to_a_sync|datapath[3][7], sync_stage:b_to_a_sync|datapath[4][7]    ;
;                                              ; due to stuck port data_in ;                                                                                 ;
; producer:adc_control|state.advance_and_store ; Stuck at GND              ; producer:adc_control|state.wait_for_head_advance                                ;
;                                              ; due to stuck port data_in ;                                                                                 ;
+----------------------------------------------+---------------------------+---------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |proj_4 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; address_width  ; 16    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: producer:adc_control ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; data_width     ; 12    ; Signed Integer                           ;
; addr_width     ; 16    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sync_stage:a_to_b_sync ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; input_width    ; 16    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sync_stage:a_to_b_sync|bin_to_gray:b2g ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; input_width    ; 16    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sync_stage:a_to_b_sync|gray_to_bin:g2b ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; input_width    ; 16    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sync_stage:b_to_a_sync ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; input_width    ; 16    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sync_stage:b_to_a_sync|bin_to_gray:b2g ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; input_width    ; 16    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sync_stage:b_to_a_sync|gray_to_bin:g2b ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; input_width    ; 16    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TDPDC_RAM:RAM ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; data_width     ; 12    ; Signed Integer                    ;
; addr_width     ; 16    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TDPDC_RAM:RAM"                                                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; addr_b ; Input  ; Info     ; Stuck at GND                                                                        ;
; data_b ; Input  ; Info     ; Stuck at GND                                                                        ;
; we_b   ; Input  ; Info     ; Stuck at GND                                                                        ;
; q_a    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q_b    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "sync_stage:b_to_a_sync" ;
+--------+-------+----------+------------------------+
; Port   ; Type  ; Severity ; Details                ;
+--------+-------+----------+------------------------+
; bin_in ; Input ; Info     ; Stuck at GND           ;
+--------+-------+----------+------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sync_stage:a_to_b_sync"                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; bin_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "producer:adc_control|max10_adc:ADC" ;
+-------+-------+----------+-------------------------------------+
; Port  ; Type  ; Severity ; Details                             ;
+-------+-------+----------+-------------------------------------+
; chsel ; Input ; Info     ; Stuck at GND                        ;
; tsen  ; Input ; Info     ; Stuck at VCC                        ;
+-------+-------+----------+-------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------+---------------------------------+
; Type              ; Count                           ;
+-------------------+---------------------------------+
; boundary_port     ; 3                               ;
;                   ;                                 ;
; Max LUT depth     ; 0.00                            ;
; Average LUT depth ; 0.00                            ;
+-------------------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Mon Dec 11 18:25:11 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off proj_4 -c proj_4
Info (20032): Parallel compilation is enabled and will use up to 6 processors
Info (12021): Found 2 design units, including 1 entities, in source file tdpdc_ram/tdpdc_ram.vhd
    Info (12022): Found design unit 1: TDPDC_RAM-rtl File: C:/FPGA/from_git/ADSD_2023/projects/proj_4/TDPDC_RAM/TDPDC_RAM.vhd Line: 35
    Info (12023): Found entity 1: TDPDC_RAM File: C:/FPGA/from_git/ADSD_2023/projects/proj_4/TDPDC_RAM/TDPDC_RAM.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file max10_adc/max10_adc.vhd
    Info (12022): Found design unit 1: max10_adc-wrapper File: C:/FPGA/from_git/ADSD_2023/projects/proj_4/max10_adc/max10_adc.vhd Line: 31
    Info (12023): Found entity 1: max10_adc File: C:/FPGA/from_git/ADSD_2023/projects/proj_4/max10_adc/max10_adc.vhd Line: 19
Info (12021): Found 2 design units, including 0 entities, in source file seven_seg_driver/seven_seg_driver_pkg.vhd
    Info (12022): Found design unit 1: seven_seg_driver_pkg File: C:/FPGA/from_git/ADSD_2023/projects/proj_4/seven_seg_driver/seven_seg_driver_pkg.vhd Line: 6
    Info (12022): Found design unit 2: seven_seg_driver_pkg-body File: C:/FPGA/from_git/ADSD_2023/projects/proj_4/seven_seg_driver/seven_seg_driver_pkg.vhd Line: 66
Info (12021): Found 2 design units, including 1 entities, in source file proj_4.vhd
    Info (12022): Found design unit 1: proj_4-qq File: C:/FPGA/from_git/ADSD_2023/projects/proj_4/proj_4.vhd Line: 19
    Info (12023): Found entity 1: proj_4 File: C:/FPGA/from_git/ADSD_2023/projects/proj_4/proj_4.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file sync_parts/sync_stage.vhd
    Info (12022): Found design unit 1: sync_stage-sync File: C:/FPGA/from_git/ADSD_2023/projects/proj_4/Sync_parts/sync_stage.vhd Line: 20
    Info (12023): Found entity 1: sync_stage File: C:/FPGA/from_git/ADSD_2023/projects/proj_4/Sync_parts/sync_stage.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file sync_parts/gray_to_binary_sync.vhd
    Info (12022): Found design unit 1: gray_to_bin-rtl File: C:/FPGA/from_git/ADSD_2023/projects/proj_4/Sync_parts/gray_to_binary_sync.vhd Line: 14
    Info (12023): Found entity 1: gray_to_bin File: C:/FPGA/from_git/ADSD_2023/projects/proj_4/Sync_parts/gray_to_binary_sync.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file sync_parts/binary_to_gray_sync.vhd
    Info (12022): Found design unit 1: bin_to_gray-rtl File: C:/FPGA/from_git/ADSD_2023/projects/proj_4/Sync_parts/binary_to_gray_sync.vhd Line: 14
    Info (12023): Found entity 1: bin_to_gray File: C:/FPGA/from_git/ADSD_2023/projects/proj_4/Sync_parts/binary_to_gray_sync.vhd Line: 4
Info (12021): Found 1 design units, including 0 entities, in source file proj_4_pkg.vhd
    Info (12022): Found design unit 1: proj_4_pkg File: C:/FPGA/from_git/ADSD_2023/projects/proj_4/proj_4_pkg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file producer.vhd
    Info (12022): Found design unit 1: producer-behavior File: C:/FPGA/from_git/ADSD_2023/projects/proj_4/producer.vhd Line: 30
    Info (12023): Found entity 1: producer File: C:/FPGA/from_git/ADSD_2023/projects/proj_4/producer.vhd Line: 5
Info (12127): Elaborating entity "proj_4" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at proj_4.vhd(27): object "data_b" assigned a value but never read File: C:/FPGA/from_git/ADSD_2023/projects/proj_4/proj_4.vhd Line: 27
Warning (10036): Verilog HDL or VHDL warning at proj_4.vhd(30): object "head_ptr_b" assigned a value but never read File: C:/FPGA/from_git/ADSD_2023/projects/proj_4/proj_4.vhd Line: 30
Warning (10541): VHDL Signal Declaration warning at proj_4.vhd(30): used implicit default value for signal "tail_ptr_b" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/FPGA/from_git/ADSD_2023/projects/proj_4/proj_4.vhd Line: 30
Info (12128): Elaborating entity "producer" for hierarchy "producer:adc_control" File: C:/FPGA/from_git/ADSD_2023/projects/proj_4/proj_4.vhd Line: 37
Warning (10631): VHDL Process Statement warning at producer.vhd(103): inferring latch(es) for signal or variable "next_state", which holds its previous value in one or more paths through the process File: C:/FPGA/from_git/ADSD_2023/projects/proj_4/producer.vhd Line: 103
Info (10041): Inferred latch for "next_state.advance_and_store" at producer.vhd(103) File: C:/FPGA/from_git/ADSD_2023/projects/proj_4/producer.vhd Line: 103
Info (10041): Inferred latch for "next_state.wait_for_head_advance" at producer.vhd(103) File: C:/FPGA/from_git/ADSD_2023/projects/proj_4/producer.vhd Line: 103
Info (10041): Inferred latch for "next_state.wait_for_eoc" at producer.vhd(103) File: C:/FPGA/from_git/ADSD_2023/projects/proj_4/producer.vhd Line: 103
Info (10041): Inferred latch for "next_state.start" at producer.vhd(103) File: C:/FPGA/from_git/ADSD_2023/projects/proj_4/producer.vhd Line: 103
Info (12128): Elaborating entity "max10_adc" for hierarchy "producer:adc_control|max10_adc:ADC" File: C:/FPGA/from_git/ADSD_2023/projects/proj_4/producer.vhd Line: 87
Info (12128): Elaborating entity "sync_stage" for hierarchy "sync_stage:a_to_b_sync" File: C:/FPGA/from_git/ADSD_2023/projects/proj_4/proj_4.vhd Line: 63
Info (12128): Elaborating entity "bin_to_gray" for hierarchy "sync_stage:a_to_b_sync|bin_to_gray:b2g" File: C:/FPGA/from_git/ADSD_2023/projects/proj_4/Sync_parts/sync_stage.vhd Line: 52
Info (12128): Elaborating entity "gray_to_bin" for hierarchy "sync_stage:a_to_b_sync|gray_to_bin:g2b" File: C:/FPGA/from_git/ADSD_2023/projects/proj_4/Sync_parts/sync_stage.vhd Line: 61
Info (12128): Elaborating entity "TDPDC_RAM" for hierarchy "TDPDC_RAM:RAM" File: C:/FPGA/from_git/ADSD_2023/projects/proj_4/proj_4.vhd Line: 96
Info (17049): 20 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clock_50" File: C:/FPGA/from_git/ADSD_2023/projects/proj_4/proj_4.vhd Line: 12
    Warning (15610): No output dependent on input pin "reset" File: C:/FPGA/from_git/ADSD_2023/projects/proj_4/proj_4.vhd Line: 14
    Warning (15610): No output dependent on input pin "clock_10" File: C:/FPGA/from_git/ADSD_2023/projects/proj_4/proj_4.vhd Line: 13
Info (21057): Implemented 3 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 4805 megabytes
    Info: Processing ended: Mon Dec 11 18:25:23 2023
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:27


