-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity leading_one is
port (
    degisken : IN STD_LOGIC_VECTOR (8 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (4 downto 0) );
end;


architecture behav of leading_one is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "leading_one_leading_one,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a100t-csg324-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.097000,HLS_SYN_LAT=0,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=0,HLS_SYN_LUT=101,HLS_VERSION=2023_2}";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv9_80 : STD_LOGIC_VECTOR (8 downto 0) := "010000000";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal tmp_3_fu_98_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_fu_112_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_fu_126_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_fu_140_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_fu_78_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal code_fu_154_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_168_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal and_ln_fu_178_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln15_fu_186_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_fu_82_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln15_fu_200_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln15_fu_192_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_2_fu_90_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln15_1_fu_214_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln15_fu_220_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln19_fu_106_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln19_1_fu_232_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln23_fu_238_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln19_fu_226_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln23_fu_252_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln23_fu_244_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln15_1_fu_206_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal xor_ln23_fu_120_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln23_1_fu_266_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln27_fu_134_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln27_1_fu_278_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln31_fu_284_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln27_fu_272_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln31_fu_298_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln31_fu_290_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln23_1_fu_258_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln31_1_fu_304_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal xor_ln31_fu_148_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_fu_322_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln39_fu_332_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln31_1_fu_316_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln39_fu_338_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln9_fu_160_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln31_fu_312_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_8_fu_352_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln35_fu_360_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln39_fu_344_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_ce_reg : STD_LOGIC;


begin



    and_ln19_1_fu_232_p2 <= (xor_ln19_fu_106_p2 and xor_ln15_fu_220_p2);
    and_ln19_fu_226_p2 <= (xor_ln15_fu_220_p2 and tmp_3_fu_98_p3);
    and_ln23_1_fu_266_p2 <= (xor_ln23_fu_120_p2 and and_ln19_1_fu_232_p2);
    and_ln23_fu_238_p2 <= (tmp_4_fu_112_p3 and and_ln19_1_fu_232_p2);
    and_ln27_1_fu_278_p2 <= (xor_ln27_fu_134_p2 and and_ln23_1_fu_266_p2);
    and_ln27_fu_272_p2 <= (tmp_5_fu_126_p3 and and_ln23_1_fu_266_p2);
    and_ln31_1_fu_316_p2 <= (xor_ln31_fu_148_p2 and and_ln27_1_fu_278_p2);
    and_ln31_fu_284_p2 <= (tmp_6_fu_140_p3 and and_ln27_1_fu_278_p2);
    and_ln35_fu_360_p2 <= (tmp_8_fu_352_p3 and and_ln31_1_fu_316_p2);
    and_ln39_fu_338_p2 <= (icmp_ln39_fu_332_p2 and and_ln31_1_fu_316_p2);
    and_ln_fu_178_p3 <= (tmp_fu_168_p4 & ap_const_lv7_0);
    ap_return <= 
        ap_const_lv5_2 when (and_ln35_fu_360_p2(0) = '1') else 
        select_ln39_fu_344_p3;
    code_fu_154_p2 <= (empty_fu_78_p1 xor ap_const_lv1_1);
    empty_fu_78_p1 <= degisken(1 - 1 downto 0);
    icmp_ln15_fu_186_p2 <= "1" when (and_ln_fu_178_p3 = ap_const_lv9_80) else "0";
    icmp_ln39_fu_332_p2 <= "1" when (tmp_7_fu_322_p4 = ap_const_lv2_0) else "0";
    or_ln15_1_fu_214_p2 <= (tmp_2_fu_90_p3 or tmp_1_fu_82_p3);
    or_ln15_fu_200_p2 <= (tmp_1_fu_82_p3 or icmp_ln15_fu_186_p2);
    or_ln23_fu_252_p2 <= (and_ln23_fu_238_p2 or and_ln19_fu_226_p2);
    or_ln31_fu_298_p2 <= (and_ln31_fu_284_p2 or and_ln27_fu_272_p2);
    select_ln15_1_fu_206_p3 <= 
        select_ln15_fu_192_p3 when (or_ln15_fu_200_p2(0) = '1') else 
        ap_const_lv4_1;
    select_ln15_fu_192_p3 <= 
        ap_const_lv4_7 when (icmp_ln15_fu_186_p2(0) = '1') else 
        ap_const_lv4_8;
    select_ln23_1_fu_258_p3 <= 
        select_ln23_fu_244_p3 when (or_ln23_fu_252_p2(0) = '1') else 
        select_ln15_1_fu_206_p3;
    select_ln23_fu_244_p3 <= 
        ap_const_lv4_5 when (and_ln23_fu_238_p2(0) = '1') else 
        ap_const_lv4_6;
    select_ln31_1_fu_304_p3 <= 
        select_ln31_fu_290_p3 when (or_ln31_fu_298_p2(0) = '1') else 
        select_ln23_1_fu_258_p3;
    select_ln31_fu_290_p3 <= 
        ap_const_lv4_3 when (and_ln31_fu_284_p2(0) = '1') else 
        ap_const_lv4_4;
    select_ln39_fu_344_p3 <= 
        select_ln9_fu_160_p3 when (and_ln39_fu_338_p2(0) = '1') else 
        zext_ln31_fu_312_p1;
    select_ln9_fu_160_p3 <= 
        ap_const_lv5_1F when (code_fu_154_p2(0) = '1') else 
        ap_const_lv5_0;
    tmp_1_fu_82_p3 <= degisken(8 downto 8);
    tmp_2_fu_90_p3 <= degisken(7 downto 7);
    tmp_3_fu_98_p3 <= degisken(6 downto 6);
    tmp_4_fu_112_p3 <= degisken(5 downto 5);
    tmp_5_fu_126_p3 <= degisken(4 downto 4);
    tmp_6_fu_140_p3 <= degisken(3 downto 3);
    tmp_7_fu_322_p4 <= degisken(2 downto 1);
    tmp_8_fu_352_p3 <= degisken(2 downto 2);
    tmp_fu_168_p4 <= degisken(8 downto 7);
    xor_ln15_fu_220_p2 <= (or_ln15_1_fu_214_p2 xor ap_const_lv1_1);
    xor_ln19_fu_106_p2 <= (tmp_3_fu_98_p3 xor ap_const_lv1_1);
    xor_ln23_fu_120_p2 <= (tmp_4_fu_112_p3 xor ap_const_lv1_1);
    xor_ln27_fu_134_p2 <= (tmp_5_fu_126_p3 xor ap_const_lv1_1);
    xor_ln31_fu_148_p2 <= (tmp_6_fu_140_p3 xor ap_const_lv1_1);
    zext_ln31_fu_312_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln31_1_fu_304_p3),5));
end behav;
