// Seed: 224770158
module module_0 (
    output wor   id_0,
    input  tri0  id_1,
    output uwire id_2
);
  wire id_4;
  logic [1 : -1] id_5, id_6 = 1 != -1;
endmodule
module module_1 (
    output uwire id_0,
    input tri1 id_1,
    output uwire id_2,
    input supply1 id_3,
    input wor id_4,
    input tri0 id_5
    , id_11,
    input tri id_6
    , id_12,
    inout supply0 id_7,
    input tri1 id_8,
    output uwire id_9
);
  assign id_2 = id_12;
  module_0 modCall_1 (
      id_9,
      id_4,
      id_9
  );
  assign modCall_1.id_5 = 0;
endmodule
