-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity lz4CompressEngineRun_lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    inStream_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    inStream_empty_n : IN STD_LOGIC;
    inStream_read : OUT STD_LOGIC;
    compressdStream_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    compressdStream_full_n : IN STD_LOGIC;
    compressdStream_write : OUT STD_LOGIC;
    compressdStream_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    compressdStream_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    arrayidx48_promoted187_reload : IN STD_LOGIC_VECTOR (7 downto 0);
    arrayidx42_3_promoted185_reload : IN STD_LOGIC_VECTOR (7 downto 0);
    arrayidx71_promoted183_reload : IN STD_LOGIC_VECTOR (7 downto 0);
    arrayidx61_promoted181_reload : IN STD_LOGIC_VECTOR (7 downto 0);
    arrayidx54_promoted179_reload : IN STD_LOGIC_VECTOR (7 downto 0);
    sub27 : IN STD_LOGIC_VECTOR (31 downto 0);
    dict_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    dict_3_ce0 : OUT STD_LOGIC;
    dict_3_q0 : IN STD_LOGIC_VECTOR (407 downto 0);
    dict_3_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    dict_3_ce1 : OUT STD_LOGIC;
    dict_3_we1 : OUT STD_LOGIC;
    dict_3_d1 : OUT STD_LOGIC_VECTOR (407 downto 0);
    dict_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    dict_2_ce0 : OUT STD_LOGIC;
    dict_2_q0 : IN STD_LOGIC_VECTOR (407 downto 0);
    dict_2_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    dict_2_ce1 : OUT STD_LOGIC;
    dict_2_we1 : OUT STD_LOGIC;
    dict_2_d1 : OUT STD_LOGIC_VECTOR (407 downto 0);
    dict_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    dict_1_ce0 : OUT STD_LOGIC;
    dict_1_q0 : IN STD_LOGIC_VECTOR (407 downto 0);
    dict_1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    dict_1_ce1 : OUT STD_LOGIC;
    dict_1_we1 : OUT STD_LOGIC;
    dict_1_d1 : OUT STD_LOGIC_VECTOR (407 downto 0);
    dict_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    dict_ce0 : OUT STD_LOGIC;
    dict_q0 : IN STD_LOGIC_VECTOR (407 downto 0);
    dict_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    dict_ce1 : OUT STD_LOGIC;
    dict_we1 : OUT STD_LOGIC;
    dict_d1 : OUT STD_LOGIC_VECTOR (407 downto 0);
    present_window_15_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    present_window_15_out_ap_vld : OUT STD_LOGIC;
    present_window_14_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    present_window_14_out_ap_vld : OUT STD_LOGIC;
    present_window_13_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    present_window_13_out_ap_vld : OUT STD_LOGIC;
    present_window_12_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    present_window_12_out_ap_vld : OUT STD_LOGIC;
    present_window_11_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    present_window_11_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of lz4CompressEngineRun_lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_FFFFFFFB : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111011";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_43 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000011";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_74 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110100";
    constant ap_const_lv32_87 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000111";
    constant ap_const_lv32_44 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000100";
    constant ap_const_lv32_4B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001011";
    constant ap_const_lv32_4C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001100";
    constant ap_const_lv32_53 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010011";
    constant ap_const_lv32_54 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010100";
    constant ap_const_lv32_5B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011011";
    constant ap_const_lv32_5C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011100";
    constant ap_const_lv32_63 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100011";
    constant ap_const_lv32_64 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100100";
    constant ap_const_lv32_6B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101011";
    constant ap_const_lv32_6C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101100";
    constant ap_const_lv32_73 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110011";
    constant ap_const_lv32_B8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111000";
    constant ap_const_lv32_CB : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011001011";
    constant ap_const_lv32_88 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001000";
    constant ap_const_lv32_8F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001111";
    constant ap_const_lv32_90 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010000";
    constant ap_const_lv32_97 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010111";
    constant ap_const_lv32_98 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011000";
    constant ap_const_lv32_9F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011111";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";
    constant ap_const_lv32_A7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100111";
    constant ap_const_lv32_A8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101000";
    constant ap_const_lv32_AF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101111";
    constant ap_const_lv32_B0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110000";
    constant ap_const_lv32_B7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110111";
    constant ap_const_lv32_FC : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111100";
    constant ap_const_lv32_10F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100001111";
    constant ap_const_lv32_CC : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011001100";
    constant ap_const_lv32_D3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011010011";
    constant ap_const_lv32_D4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011010100";
    constant ap_const_lv32_DB : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011011";
    constant ap_const_lv32_DC : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011100";
    constant ap_const_lv32_E3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100011";
    constant ap_const_lv32_E4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100100";
    constant ap_const_lv32_EB : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011101011";
    constant ap_const_lv32_EC : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011101100";
    constant ap_const_lv32_F3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011110011";
    constant ap_const_lv32_F4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011110100";
    constant ap_const_lv32_FB : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111011";
    constant ap_const_lv32_140 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101000000";
    constant ap_const_lv32_153 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101010011";
    constant ap_const_lv32_110 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100010000";
    constant ap_const_lv32_117 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100010111";
    constant ap_const_lv32_118 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100011000";
    constant ap_const_lv32_11F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100011111";
    constant ap_const_lv32_120 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100100000";
    constant ap_const_lv32_127 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100100111";
    constant ap_const_lv32_128 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100101000";
    constant ap_const_lv32_12F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100101111";
    constant ap_const_lv32_130 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100110000";
    constant ap_const_lv32_137 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100110111";
    constant ap_const_lv32_138 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100111000";
    constant ap_const_lv32_13F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100111111";
    constant ap_const_lv32_184 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110000100";
    constant ap_const_lv32_197 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110010111";
    constant ap_const_lv32_154 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101010100";
    constant ap_const_lv32_15B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101011011";
    constant ap_const_lv32_15C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101011100";
    constant ap_const_lv32_163 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101100011";
    constant ap_const_lv32_164 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101100100";
    constant ap_const_lv32_16B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101101011";
    constant ap_const_lv32_16C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101101100";
    constant ap_const_lv32_173 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101110011";
    constant ap_const_lv32_174 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101110100";
    constant ap_const_lv32_17B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101111011";
    constant ap_const_lv32_17C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101111100";
    constant ap_const_lv32_183 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110000011";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv32_1001 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000001000000000001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal icmp_ln93_reg_2718 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage2 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal compressdStream_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage2_grp2 : BOOLEAN;
    signal inStream_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal i_1_reg_2656 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state5_pp0_stage1_iter1_grp1 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal i_1_reg_2656_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal present_window_11_load_reg_2662 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage1_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage1_subdone_grp0 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal present_window_11_load_reg_2662_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_11_load_reg_2662_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_11_load_reg_2662_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_12_load_reg_2676 : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_12_load_reg_2676_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_12_load_reg_2676_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_13_load_reg_2690 : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_13_load_reg_2690_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_13_load_reg_2690_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_14_load_reg_2704 : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_14_load_reg_2704_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_14_load_reg_2704_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln93_fu_519_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln93_reg_2718_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln93_reg_2718_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln123_4_fu_564_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln123_4_reg_2722 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln111_fu_621_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln111_reg_2727 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp0_stage2_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage2_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage2_subdone_grp0 : BOOLEAN;
    signal lshr_ln1_reg_2732 : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_15_load_reg_2737 : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_15_load_reg_2737_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal dict_addr_reg_2749 : STD_LOGIC_VECTOR (7 downto 0);
    signal dict_1_addr_reg_2755 : STD_LOGIC_VECTOR (7 downto 0);
    signal dict_2_addr_reg_2761 : STD_LOGIC_VECTOR (7 downto 0);
    signal dict_3_addr_reg_2767 : STD_LOGIC_VECTOR (7 downto 0);
    signal new_byte_reg_2773 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage1_11001_grp1 : BOOLEAN;
    signal dictReadValue_reg_fu_672_p11 : STD_LOGIC_VECTOR (407 downto 0);
    signal dictReadValue_reg_reg_2784 : STD_LOGIC_VECTOR (407 downto 0);
    signal trunc_ln127_fu_695_p1 : STD_LOGIC_VECTOR (339 downto 0);
    signal trunc_ln127_reg_2830 : STD_LOGIC_VECTOR (339 downto 0);
    signal currIdx_reg_fu_704_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal currIdx_reg_reg_2835 : STD_LOGIC_VECTOR (31 downto 0);
    signal compareIdx_reg_2851 : STD_LOGIC_VECTOR (19 downto 0);
    signal len_2_fu_785_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_2_reg_2856 : STD_LOGIC_VECTOR (1 downto 0);
    signal done_2_fu_807_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_2_reg_2861 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_3_fu_813_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_3_reg_2867 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln168_2_fu_828_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln168_2_reg_2872 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln168_3_fu_842_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln168_3_reg_2877 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln168_4_fu_856_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln168_4_reg_2882 : STD_LOGIC_VECTOR (0 downto 0);
    signal compareIdx_1_reg_2887 : STD_LOGIC_VECTOR (19 downto 0);
    signal len_13_fu_922_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_13_reg_2892 : STD_LOGIC_VECTOR (1 downto 0);
    signal done_7_fu_944_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_7_reg_2897 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_14_fu_950_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_14_reg_2903 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln168_8_fu_965_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln168_8_reg_2908 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln168_9_fu_979_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln168_9_reg_2913 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln168_10_fu_993_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln168_10_reg_2918 : STD_LOGIC_VECTOR (0 downto 0);
    signal compareIdx_2_reg_2923 : STD_LOGIC_VECTOR (19 downto 0);
    signal len_22_fu_1016_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_22_reg_2928 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln168_12_fu_1030_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln168_12_reg_2935 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln168_13_fu_1044_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln168_13_reg_2940 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln168_14_fu_1058_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln168_14_reg_2945 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln168_15_fu_1072_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln168_15_reg_2950 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln168_16_fu_1086_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln168_16_reg_2955 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage2_11001_grp2 : BOOLEAN;
    signal compareIdx_3_reg_2960 : STD_LOGIC_VECTOR (19 downto 0);
    signal len_33_fu_1109_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_33_reg_2965 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln168_18_fu_1123_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln168_18_reg_2972 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln168_19_fu_1137_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln168_19_reg_2977 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln168_20_fu_1151_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln168_20_reg_2982 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln168_21_fu_1165_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln168_21_reg_2987 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln168_22_fu_1179_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln168_22_reg_2992 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln168_22_reg_2992_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal compareIdx_4_reg_2997 : STD_LOGIC_VECTOR (19 downto 0);
    signal len_44_fu_1202_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_44_reg_3002 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_21_fu_1227_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_21_reg_3008 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln168_25_fu_1242_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln168_25_reg_3014 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln168_26_fu_1256_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln168_26_reg_3019 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln168_27_fu_1270_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln168_27_reg_3024 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln168_28_fu_1284_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln168_28_reg_3029 : STD_LOGIC_VECTOR (0 downto 0);
    signal compareIdx_5_reg_3034 : STD_LOGIC_VECTOR (19 downto 0);
    signal len_55_fu_1307_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_55_reg_3039 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln168_30_fu_1321_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln168_30_reg_3046 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln168_31_fu_1335_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln168_31_reg_3051 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln168_32_fu_1349_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln168_32_reg_3056 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln168_33_fu_1363_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln168_33_reg_3061 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln168_33_reg_3061_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln168_34_fu_1377_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln168_34_reg_3066 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln168_34_reg_3066_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal done_4_fu_1412_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_4_reg_3071 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_8_fu_1423_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_8_reg_3076 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln178_fu_1431_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln178_reg_3082 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln179_fu_1451_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln179_reg_3087 : STD_LOGIC_VECTOR (0 downto 0);
    signal match_offset_fu_1457_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal match_offset_reg_3092 : STD_LOGIC_VECTOR (31 downto 0);
    signal done_9_fu_1493_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_9_reg_3099 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_19_fu_1504_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_19_reg_3104 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln178_1_fu_1512_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln178_1_reg_3110 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln179_1_fu_1517_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln179_1_reg_3115 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln179_1_fu_1532_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln179_1_reg_3120 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_26_fu_1577_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_26_reg_3125 : STD_LOGIC_VECTOR (1 downto 0);
    signal done_13_fu_1585_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_13_reg_3130 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_37_fu_1629_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_37_reg_3136 : STD_LOGIC_VECTOR (1 downto 0);
    signal done_18_fu_1637_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_18_reg_3141 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_50_fu_1692_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_50_reg_3147 : STD_LOGIC_VECTOR (2 downto 0);
    signal done_24_fu_1700_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_24_reg_3153 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_59_fu_1744_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_59_reg_3159 : STD_LOGIC_VECTOR (1 downto 0);
    signal done_28_fu_1752_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_28_reg_3164 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_67_fu_1804_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_67_reg_3170 : STD_LOGIC_VECTOR (2 downto 0);
    signal match_offset_1_fu_1811_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal match_offset_1_reg_3177 : STD_LOGIC_VECTOR (31 downto 0);
    signal done_14_fu_1859_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_14_reg_3182 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_30_fu_1869_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_30_reg_3187 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln178_2_fu_1877_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln178_2_reg_3193 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln179_2_fu_1897_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln179_2_reg_3198 : STD_LOGIC_VECTOR (0 downto 0);
    signal match_offset_2_fu_1903_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal match_offset_2_reg_3203 : STD_LOGIC_VECTOR (31 downto 0);
    signal len_39_fu_1918_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_39_reg_3210 : STD_LOGIC_VECTOR (2 downto 0);
    signal done_19_fu_1925_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_19_reg_3216 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_70_fu_1950_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_70_reg_3222 : STD_LOGIC_VECTOR (2 downto 0);
    signal and_ln191_fu_1982_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln191_reg_3230 : STD_LOGIC_VECTOR (0 downto 0);
    signal match_length_1_fu_1988_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal match_length_1_reg_3235 : STD_LOGIC_VECTOR (2 downto 0);
    signal and_ln191_10_fu_2001_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln191_10_reg_3241 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_68_fu_2023_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_68_reg_3246 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_41_fu_2068_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_41_reg_3251 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_42_fu_2074_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_42_reg_3256 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln178_3_fu_2080_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln178_3_reg_3261 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln179_3_fu_2100_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln179_3_reg_3266 : STD_LOGIC_VECTOR (0 downto 0);
    signal match_offset_3_fu_2106_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal match_offset_3_reg_3271 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln178_4_fu_2115_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln178_4_reg_3278 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln179_4_fu_2120_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln179_4_reg_3283 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln179_4_fu_2135_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln179_4_reg_3288 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln178_5_fu_2144_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln178_5_reg_3293 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln179_5_fu_2149_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln179_5_reg_3298 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln179_5_fu_2164_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln179_5_reg_3303 : STD_LOGIC_VECTOR (0 downto 0);
    signal match_length_3_fu_2190_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal match_length_3_reg_3308 : STD_LOGIC_VECTOR (2 downto 0);
    signal and_ln191_2_fu_2224_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln191_2_reg_3313 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln191_4_fu_2249_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln191_4_reg_3319 : STD_LOGIC_VECTOR (15 downto 0);
    signal match_offset_4_fu_2297_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal match_offset_4_reg_3324 : STD_LOGIC_VECTOR (31 downto 0);
    signal done_29_fu_2341_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_29_reg_3329 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_63_fu_2351_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_63_reg_3334 : STD_LOGIC_VECTOR (2 downto 0);
    signal match_offset_5_fu_2359_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal match_offset_5_reg_3340 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln191_3_fu_2397_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln191_3_reg_3347 : STD_LOGIC_VECTOR (0 downto 0);
    signal match_length_7_fu_2403_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal match_length_7_reg_3352 : STD_LOGIC_VECTOR (2 downto 0);
    signal and_ln191_22_fu_2416_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln191_22_reg_3358 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln191_2_fu_2428_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln191_2_reg_3363 : STD_LOGIC_VECTOR (15 downto 0);
    signal len_71_fu_2452_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_71_reg_3368 : STD_LOGIC_VECTOR (2 downto 0);
    signal and_ln191_4_fu_2504_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln191_4_reg_3373 : STD_LOGIC_VECTOR (0 downto 0);
    signal match_length_9_fu_2509_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal match_length_9_reg_3378 : STD_LOGIC_VECTOR (2 downto 0);
    signal and_ln191_5_fu_2543_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln191_5_reg_3383 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal zext_ln111_fu_638_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal i_fu_298 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal i_2_fu_645_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal present_window_11_fu_302 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ap_block_pp0_stage1_grp0 : BOOLEAN;
    signal present_window_12_fu_306 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal present_window_13_fu_310 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal present_window_14_fu_314 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal present_window_15_fu_318 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ap_block_pp0_stage2_01001_grp2 : BOOLEAN;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_block_pp0_stage2_01001_grp0 : BOOLEAN;
    signal dict_ce0_local : STD_LOGIC;
    signal dict_we1_local : STD_LOGIC;
    signal dictWriteValue_fu_713_p9 : STD_LOGIC_VECTOR (407 downto 0);
    signal ap_block_pp0_stage2_grp0 : BOOLEAN;
    signal dict_ce1_local : STD_LOGIC;
    signal dict_1_ce0_local : STD_LOGIC;
    signal dict_1_we1_local : STD_LOGIC;
    signal dict_1_ce1_local : STD_LOGIC;
    signal dict_2_ce0_local : STD_LOGIC;
    signal dict_2_we1_local : STD_LOGIC;
    signal dict_2_ce1_local : STD_LOGIC;
    signal dict_3_ce0_local : STD_LOGIC;
    signal dict_3_we1_local : STD_LOGIC;
    signal dict_3_ce1_local : STD_LOGIC;
    signal factor_fu_536_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln119_fu_528_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal present_window_14_cast_fu_532_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln123_fu_548_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln123_1_fu_554_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln118_fu_524_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln123_3_fu_558_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln123_fu_544_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln118_fu_570_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln119_fu_581_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp1_fu_592_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln1_fu_584_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln_fu_573_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln123_1_fu_604_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_fu_596_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln123_2_fu_610_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln123_5_fu_616_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal dictReadValue_reg_fu_672_p9 : STD_LOGIC_VECTOR (407 downto 0);
    signal trunc_ln132_fu_709_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal trunc_ln168_fu_739_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal len_fu_742_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_fu_757_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln168_fu_766_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_fu_751_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_1_fu_771_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln168_fu_747_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_1_fu_777_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_3_fu_793_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln168_1_fu_802_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_fu_819_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_5_fu_833_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_fu_847_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_8_fu_870_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal len_11_fu_879_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_fu_894_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln168_6_fu_903_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_5_fu_888_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_6_fu_908_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln168_1_fu_884_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_12_fu_914_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_s_fu_930_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln168_7_fu_939_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_fu_956_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_10_fu_970_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_11_fu_984_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_12_fu_1007_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_13_fu_1021_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_14_fu_1035_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_15_fu_1049_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_16_fu_1063_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_17_fu_1077_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_18_fu_1100_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_19_fu_1114_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_20_fu_1128_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_21_fu_1142_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_22_fu_1156_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_23_fu_1170_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_24_fu_1193_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_25_fu_1213_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln168_24_fu_1222_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_20_fu_1207_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_fu_1233_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_27_fu_1247_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_28_fu_1261_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_29_fu_1275_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_30_fu_1298_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_31_fu_1312_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_32_fu_1326_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_33_fu_1340_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_34_fu_1354_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_35_fu_1368_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal len_4_fu_1385_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln165_fu_1390_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal done_3_fu_1394_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_5_fu_1398_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_6_fu_1404_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_7_fu_1417_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln161_fu_1382_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln179_fu_1436_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_fu_1441_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal len_15_fu_1466_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln165_1_fu_1471_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal done_8_fu_1475_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_16_fu_1479_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_17_fu_1485_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_18_fu_1498_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln161_1_fu_1463_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_37_fu_1522_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal done_10_fu_1541_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_11_fu_1546_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln168_2_fu_1538_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_23_fu_1551_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_24_fu_1558_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal done_12_fu_1566_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_25_fu_1571_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal done_15_fu_1593_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_16_fu_1598_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln168_3_fu_1590_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_34_fu_1603_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_35_fu_1610_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal done_17_fu_1618_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_36_fu_1623_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln168_4_fu_1642_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_45_fu_1645_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_46_fu_1652_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal done_22_fu_1659_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_47_fu_1663_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_48_fu_1669_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln165_4_fu_1677_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal done_23_fu_1681_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_49_fu_1686_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal done_25_fu_1708_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_26_fu_1713_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln168_5_fu_1705_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_56_fu_1718_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_57_fu_1725_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal done_27_fu_1733_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_58_fu_1738_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_ln168_fu_1757_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_9_fu_1761_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_66_fu_1766_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln185_1_fu_1784_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln185_fu_1778_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln168_5_fu_1795_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_20_fu_1799_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln185_3_fu_1828_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln185_2_fu_1822_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln165_2_fu_1843_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_27_fu_1846_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_28_fu_1852_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_29_fu_1863_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln161_2_fu_1840_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln179_2_fu_1882_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_39_fu_1887_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln165_3_fu_1909_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_38_fu_1912_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_51_fu_1929_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_52_fu_1934_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln168_20_fu_1940_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_53_fu_1944_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln185_fu_1789_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln191_6_fu_1958_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln180_fu_1773_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_46_fu_1969_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln191_8_fu_1977_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln191_7_fu_1963_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln185_1_fu_1834_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln191_9_fu_1996_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln180_1_fu_1816_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln168_10_fu_2014_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_31_fu_2018_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln185_5_fu_2049_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln185_4_fu_2043_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_40_fu_2063_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln161_3_fu_2060_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln179_3_fu_2085_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_41_fu_2090_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln161_4_fu_2112_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_43_fu_2125_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln161_5_fu_2141_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_45_fu_2154_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_36_fu_2007_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln191_fu_2170_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln191_11_fu_2174_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln191_12_fu_2180_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln191_1_fu_2185_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln185_2_fu_2054_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln191_13_fu_2202_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln180_2_fu_2038_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_fu_2030_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln191_1_fu_2196_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln191_15_fu_2213_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln191_16_fu_2219_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln191_14_fu_2207_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln191_fu_2230_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln191_1_fu_2233_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln191_2_fu_2244_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln191_fu_2236_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln168_15_fu_2257_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_69_fu_2261_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln185_7_fu_2286_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln185_6_fu_2280_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln185_9_fu_2313_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln185_8_fu_2308_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln165_5_fu_2325_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_60_fu_2328_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_61_fu_2334_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_62_fu_2345_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal match_length_5_fu_2364_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln185_3_fu_2291_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln191_17_fu_2375_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln180_3_fu_2275_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_40_fu_2267_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln191_2_fu_2369_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln191_19_fu_2386_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln191_20_fu_2392_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln191_18_fu_2380_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln185_4_fu_2319_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln191_21_fu_2411_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln180_4_fu_2302_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln191_4_fu_2422_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln191_5_fu_2425_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln168_25_fu_2443_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_64_fu_2447_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln185_11_fu_2478_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln185_10_fu_2472_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_fu_2436_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln191_3_fu_2489_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln191_23_fu_2493_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln191_24_fu_2499_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln185_5_fu_2483_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln191_25_fu_2521_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln180_5_fu_2467_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_fu_2459_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln191_4_fu_2515_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln191_27_fu_2532_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln191_28_fu_2538_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln191_26_fu_2526_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln191_2_fu_2557_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln191_3_fu_2560_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln191_fu_2549_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln191_1_fu_2563_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln191_1_fu_2553_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln191_3_fu_2577_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln191_3_fu_2570_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal match_length_11_fu_2590_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln191_5_fu_2583_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln148_fu_2595_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_idle_pp0_1to3 : STD_LOGIC;
    signal ap_done_pending_pp0 : STD_LOGIC;
    signal ap_block_pp0 : BOOLEAN;
    signal ap_predicate_op74_load_state4 : BOOLEAN;
    signal ap_enable_operation_74 : BOOLEAN;
    signal ap_enable_state4_pp0_iter1_stage0 : BOOLEAN;
    signal ap_predicate_op86_load_state5 : BOOLEAN;
    signal ap_enable_operation_86 : BOOLEAN;
    signal ap_enable_state5_pp0_iter1_stage1 : BOOLEAN;
    signal ap_predicate_op102_store_state6 : BOOLEAN;
    signal ap_enable_operation_102 : BOOLEAN;
    signal ap_enable_state6_pp0_iter1_stage2 : BOOLEAN;
    signal ap_predicate_op75_load_state4 : BOOLEAN;
    signal ap_enable_operation_75 : BOOLEAN;
    signal ap_predicate_op87_load_state5 : BOOLEAN;
    signal ap_enable_operation_87 : BOOLEAN;
    signal ap_predicate_op100_store_state6 : BOOLEAN;
    signal ap_enable_operation_100 : BOOLEAN;
    signal ap_predicate_op76_load_state4 : BOOLEAN;
    signal ap_enable_operation_76 : BOOLEAN;
    signal ap_predicate_op88_load_state5 : BOOLEAN;
    signal ap_enable_operation_88 : BOOLEAN;
    signal ap_predicate_op98_store_state6 : BOOLEAN;
    signal ap_enable_operation_98 : BOOLEAN;
    signal ap_predicate_op77_load_state4 : BOOLEAN;
    signal ap_enable_operation_77 : BOOLEAN;
    signal ap_predicate_op89_load_state5 : BOOLEAN;
    signal ap_enable_operation_89 : BOOLEAN;
    signal ap_predicate_op104_store_state6 : BOOLEAN;
    signal ap_enable_operation_104 : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal dictReadValue_reg_fu_672_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal dictReadValue_reg_fu_672_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal dictReadValue_reg_fu_672_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal dictReadValue_reg_fu_672_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component lz4CompressEngineRun_sparsemux_9_2_408_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (1 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (1 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (1 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (1 downto 0);
        din3_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (407 downto 0);
        din1 : IN STD_LOGIC_VECTOR (407 downto 0);
        din2 : IN STD_LOGIC_VECTOR (407 downto 0);
        din3 : IN STD_LOGIC_VECTOR (407 downto 0);
        def : IN STD_LOGIC_VECTOR (407 downto 0);
        sel : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (407 downto 0) );
    end component;


    component lz4CompressEngineRun_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    sparsemux_9_2_408_1_1_U18 : component lz4CompressEngineRun_sparsemux_9_2_408_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 408,
        CASE1 => "01",
        din1_WIDTH => 408,
        CASE2 => "10",
        din2_WIDTH => 408,
        CASE3 => "11",
        din3_WIDTH => 408,
        def_WIDTH => 408,
        sel_WIDTH => 2,
        dout_WIDTH => 408)
    port map (
        din0 => dict_q0,
        din1 => dict_1_q0,
        din2 => dict_2_q0,
        din3 => dict_3_q0,
        def => dictReadValue_reg_fu_672_p9,
        sel => trunc_ln111_reg_2727,
        dout => dictReadValue_reg_fu_672_p11);

    flow_control_loop_pipe_sequential_init_U : component lz4CompressEngineRun_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage2,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_block_pp0_stage1_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage1_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then 
                        ap_block_pp0_stage1_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0)) then 
                        ap_block_pp0_stage1_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage2_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage2_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then 
                        ap_block_pp0_stage2_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0)) then 
                        ap_block_pp0_stage2_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    i_fu_298_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_298 <= ap_const_lv32_5;
                elsif (((icmp_ln93_reg_2718 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    i_fu_298 <= i_2_fu_645_p2;
                end if;
            end if; 
        end if;
    end process;

    present_window_11_fu_302_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    present_window_11_fu_302 <= arrayidx54_promoted179_reload;
                elsif (((icmp_ln93_reg_2718 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    present_window_11_fu_302 <= present_window_12_load_reg_2676;
                end if;
            end if; 
        end if;
    end process;

    present_window_12_fu_306_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    present_window_12_fu_306 <= arrayidx61_promoted181_reload;
                elsif (((icmp_ln93_reg_2718 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    present_window_12_fu_306 <= present_window_13_load_reg_2690;
                end if;
            end if; 
        end if;
    end process;

    present_window_13_fu_310_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    present_window_13_fu_310 <= arrayidx71_promoted183_reload;
                elsif (((icmp_ln93_reg_2718 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    present_window_13_fu_310 <= present_window_14_load_reg_2704;
                end if;
            end if; 
        end if;
    end process;

    present_window_14_fu_314_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    present_window_14_fu_314 <= arrayidx42_3_promoted185_reload;
                elsif (((icmp_ln93_reg_2718 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    present_window_14_fu_314 <= present_window_15_fu_318;
                end if;
            end if; 
        end if;
    end process;

    present_window_15_fu_318_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                present_window_15_fu_318 <= arrayidx48_promoted187_reload;
            elsif (((icmp_ln93_reg_2718 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                present_window_15_fu_318 <= inStream_dout;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                add_ln123_4_reg_2722 <= add_ln123_4_fu_564_p2;
                and_ln191_10_reg_3241 <= and_ln191_10_fu_2001_p2;
                and_ln191_4_reg_3373 <= and_ln191_4_fu_2504_p2;
                and_ln191_5_reg_3383 <= and_ln191_5_fu_2543_p2;
                and_ln191_reg_3230 <= and_ln191_fu_1982_p2;
                dictReadValue_reg_reg_2784 <= dictReadValue_reg_fu_672_p11;
                done_14_reg_3182 <= done_14_fu_1859_p2;
                done_19_reg_3216 <= done_19_fu_1925_p2;
                icmp_ln178_2_reg_3193 <= icmp_ln178_2_fu_1877_p2;
                icmp_ln179_2_reg_3198 <= icmp_ln179_2_fu_1897_p2;
                len_30_reg_3187 <= len_30_fu_1869_p3;
                len_39_reg_3210 <= len_39_fu_1918_p3;
                len_67_reg_3170 <= len_67_fu_1804_p3;
                len_70_reg_3222 <= len_70_fu_1950_p3;
                len_71_reg_3368 <= len_71_fu_2452_p3;
                match_length_1_reg_3235 <= match_length_1_fu_1988_p3;
                match_length_9_reg_3378 <= match_length_9_fu_2509_p3;
                match_offset_1_reg_3177 <= match_offset_1_fu_1811_p2;
                match_offset_2_reg_3203 <= match_offset_2_fu_1903_p2;
                present_window_11_load_reg_2662_pp0_iter1_reg <= present_window_11_load_reg_2662;
                present_window_11_load_reg_2662_pp0_iter2_reg <= present_window_11_load_reg_2662_pp0_iter1_reg;
                present_window_11_load_reg_2662_pp0_iter3_reg <= present_window_11_load_reg_2662_pp0_iter2_reg;
                present_window_12_load_reg_2676_pp0_iter1_reg <= present_window_12_load_reg_2676;
                present_window_12_load_reg_2676_pp0_iter2_reg <= present_window_12_load_reg_2676_pp0_iter1_reg;
                present_window_13_load_reg_2690_pp0_iter1_reg <= present_window_13_load_reg_2690;
                present_window_13_load_reg_2690_pp0_iter2_reg <= present_window_13_load_reg_2690_pp0_iter1_reg;
                present_window_14_load_reg_2704_pp0_iter1_reg <= present_window_14_load_reg_2704;
                present_window_14_load_reg_2704_pp0_iter2_reg <= present_window_14_load_reg_2704_pp0_iter1_reg;
                trunc_ln127_reg_2830 <= trunc_ln127_fu_695_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                and_ln191_22_reg_3358 <= and_ln191_22_fu_2416_p2;
                and_ln191_3_reg_3347 <= and_ln191_3_fu_2397_p2;
                dict_1_addr_reg_2755 <= zext_ln111_fu_638_p1(8 - 1 downto 0);
                dict_2_addr_reg_2761 <= zext_ln111_fu_638_p1(8 - 1 downto 0);
                dict_3_addr_reg_2767 <= zext_ln111_fu_638_p1(8 - 1 downto 0);
                dict_addr_reg_2749 <= zext_ln111_fu_638_p1(8 - 1 downto 0);
                done_13_reg_3130 <= done_13_fu_1585_p2;
                done_18_reg_3141 <= done_18_fu_1637_p2;
                done_24_reg_3153 <= done_24_fu_1700_p2;
                done_28_reg_3164 <= done_28_fu_1752_p2;
                done_29_reg_3329 <= done_29_fu_2341_p2;
                done_4_reg_3071 <= done_4_fu_1412_p2;
                done_9_reg_3099 <= done_9_fu_1493_p2;
                icmp_ln178_1_reg_3110 <= icmp_ln178_1_fu_1512_p2;
                icmp_ln178_reg_3082 <= icmp_ln178_fu_1431_p2;
                icmp_ln179_1_reg_3120 <= icmp_ln179_1_fu_1532_p2;
                icmp_ln179_reg_3087 <= icmp_ln179_fu_1451_p2;
                len_19_reg_3104 <= len_19_fu_1504_p3;
                len_26_reg_3125 <= len_26_fu_1577_p3;
                len_37_reg_3136 <= len_37_fu_1629_p3;
                len_50_reg_3147 <= len_50_fu_1692_p3;
                len_59_reg_3159 <= len_59_fu_1744_p3;
                len_63_reg_3334 <= len_63_fu_2351_p3;
                len_8_reg_3076 <= len_8_fu_1423_p3;
                match_length_7_reg_3352 <= match_length_7_fu_2403_p3;
                match_offset_4_reg_3324 <= match_offset_4_fu_2297_p2;
                match_offset_5_reg_3340 <= match_offset_5_fu_2359_p2;
                match_offset_reg_3092 <= match_offset_fu_1457_p2;
                present_window_15_load_reg_2737_pp0_iter2_reg <= present_window_15_load_reg_2737;
                select_ln191_2_reg_3363 <= select_ln191_2_fu_2428_p3;
                sub_ln179_1_reg_3115 <= sub_ln179_1_fu_1517_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                and_ln191_2_reg_3313 <= and_ln191_2_fu_2224_p2;
                icmp_ln168_16_reg_2955 <= icmp_ln168_16_fu_1086_p2;
                len_68_reg_3246 <= len_68_fu_2023_p3;
                match_length_3_reg_3308 <= match_length_3_fu_2190_p3;
                select_ln191_4_reg_3319 <= select_ln191_4_fu_2249_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                compareIdx_1_reg_2887 <= dictReadValue_reg_reg_2784(135 downto 116);
                compareIdx_2_reg_2923 <= dictReadValue_reg_reg_2784(203 downto 184);
                compareIdx_3_reg_2960 <= dictReadValue_reg_reg_2784(271 downto 252);
                compareIdx_4_reg_2997 <= dictReadValue_reg_reg_2784(339 downto 320);
                compareIdx_5_reg_3034 <= dictReadValue_reg_reg_2784(407 downto 388);
                compareIdx_reg_2851 <= dictReadValue_reg_reg_2784(67 downto 48);
                currIdx_reg_reg_2835 <= currIdx_reg_fu_704_p2;
                done_21_reg_3008 <= done_21_fu_1227_p2;
                done_2_reg_2861 <= done_2_fu_807_p2;
                done_7_reg_2897 <= done_7_fu_944_p2;
                icmp_ln168_10_reg_2918 <= icmp_ln168_10_fu_993_p2;
                icmp_ln168_12_reg_2935 <= icmp_ln168_12_fu_1030_p2;
                icmp_ln168_13_reg_2940 <= icmp_ln168_13_fu_1044_p2;
                icmp_ln168_14_reg_2945 <= icmp_ln168_14_fu_1058_p2;
                icmp_ln168_15_reg_2950 <= icmp_ln168_15_fu_1072_p2;
                icmp_ln168_18_reg_2972 <= icmp_ln168_18_fu_1123_p2;
                icmp_ln168_19_reg_2977 <= icmp_ln168_19_fu_1137_p2;
                icmp_ln168_20_reg_2982 <= icmp_ln168_20_fu_1151_p2;
                icmp_ln168_21_reg_2987 <= icmp_ln168_21_fu_1165_p2;
                icmp_ln168_22_reg_2992 <= icmp_ln168_22_fu_1179_p2;
                icmp_ln168_22_reg_2992_pp0_iter2_reg <= icmp_ln168_22_reg_2992;
                icmp_ln168_25_reg_3014 <= icmp_ln168_25_fu_1242_p2;
                icmp_ln168_26_reg_3019 <= icmp_ln168_26_fu_1256_p2;
                icmp_ln168_27_reg_3024 <= icmp_ln168_27_fu_1270_p2;
                icmp_ln168_28_reg_3029 <= icmp_ln168_28_fu_1284_p2;
                icmp_ln168_2_reg_2872 <= icmp_ln168_2_fu_828_p2;
                icmp_ln168_30_reg_3046 <= icmp_ln168_30_fu_1321_p2;
                icmp_ln168_31_reg_3051 <= icmp_ln168_31_fu_1335_p2;
                icmp_ln168_32_reg_3056 <= icmp_ln168_32_fu_1349_p2;
                icmp_ln168_33_reg_3061 <= icmp_ln168_33_fu_1363_p2;
                icmp_ln168_33_reg_3061_pp0_iter2_reg <= icmp_ln168_33_reg_3061;
                icmp_ln168_34_reg_3066 <= icmp_ln168_34_fu_1377_p2;
                icmp_ln168_34_reg_3066_pp0_iter2_reg <= icmp_ln168_34_reg_3066;
                icmp_ln168_3_reg_2877 <= icmp_ln168_3_fu_842_p2;
                icmp_ln168_4_reg_2882 <= icmp_ln168_4_fu_856_p2;
                icmp_ln168_8_reg_2908 <= icmp_ln168_8_fu_965_p2;
                icmp_ln168_9_reg_2913 <= icmp_ln168_9_fu_979_p2;
                icmp_ln178_3_reg_3261 <= icmp_ln178_3_fu_2080_p2;
                icmp_ln178_4_reg_3278 <= icmp_ln178_4_fu_2115_p2;
                icmp_ln178_5_reg_3293 <= icmp_ln178_5_fu_2144_p2;
                icmp_ln179_3_reg_3266 <= icmp_ln179_3_fu_2100_p2;
                icmp_ln179_4_reg_3288 <= icmp_ln179_4_fu_2135_p2;
                icmp_ln179_5_reg_3303 <= icmp_ln179_5_fu_2164_p2;
                len_13_reg_2892 <= len_13_fu_922_p3;
                len_14_reg_2903 <= len_14_fu_950_p2;
                len_22_reg_2928 <= len_22_fu_1016_p2;
                len_2_reg_2856 <= len_2_fu_785_p3;
                len_33_reg_2965 <= len_33_fu_1109_p2;
                len_3_reg_2867 <= len_3_fu_813_p2;
                len_41_reg_3251 <= len_41_fu_2068_p3;
                len_42_reg_3256 <= len_42_fu_2074_p2;
                len_44_reg_3002 <= len_44_fu_1202_p2;
                len_55_reg_3039 <= len_55_fu_1307_p2;
                lshr_ln1_reg_2732 <= add_ln123_5_fu_616_p2(9 downto 2);
                match_offset_3_reg_3271 <= match_offset_3_fu_2106_p2;
                sub_ln179_4_reg_3283 <= sub_ln179_4_fu_2120_p2;
                sub_ln179_5_reg_3298 <= sub_ln179_5_fu_2149_p2;
                trunc_ln111_reg_2727 <= trunc_ln111_fu_621_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                i_1_reg_2656 <= i_fu_298;
                i_1_reg_2656_pp0_iter1_reg <= i_1_reg_2656;
                icmp_ln93_reg_2718 <= icmp_ln93_fu_519_p2;
                icmp_ln93_reg_2718_pp0_iter1_reg <= icmp_ln93_reg_2718;
                icmp_ln93_reg_2718_pp0_iter2_reg <= icmp_ln93_reg_2718_pp0_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                new_byte_reg_2773 <= inStream_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                present_window_11_load_reg_2662 <= present_window_11_fu_302;
                present_window_12_load_reg_2676 <= present_window_12_fu_306;
                present_window_13_load_reg_2690 <= present_window_13_fu_310;
                present_window_14_load_reg_2704 <= present_window_14_fu_314;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                present_window_15_load_reg_2737 <= present_window_15_fu_318;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage2_subdone, ap_block_pp0_stage1_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to3, ap_done_pending_pp0, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start_int = ap_const_logic_0) and (ap_done_pending_pp0 = ap_const_logic_0) and (ap_idle_pp0_1to3 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    add_ln123_1_fu_604_p2 <= std_logic_vector(unsigned(shl_ln1_fu_584_p3) + unsigned(shl_ln_fu_573_p3));
    add_ln123_2_fu_610_p2 <= std_logic_vector(unsigned(add_ln123_1_fu_604_p2) + unsigned(tmp_fu_596_p3));
    add_ln123_3_fu_558_p2 <= std_logic_vector(unsigned(zext_ln123_1_fu_554_p1) + unsigned(zext_ln118_fu_524_p1));
    add_ln123_4_fu_564_p2 <= std_logic_vector(unsigned(add_ln123_3_fu_558_p2) + unsigned(zext_ln123_fu_544_p1));
    add_ln123_5_fu_616_p2 <= std_logic_vector(unsigned(add_ln123_4_reg_2722) + unsigned(add_ln123_2_fu_610_p2));
    add_ln123_fu_548_p2 <= std_logic_vector(unsigned(zext_ln119_fu_528_p1) + unsigned(present_window_14_cast_fu_532_p1));
    and_ln191_10_fu_2001_p2 <= (icmp_ln180_1_fu_1816_p2 and and_ln191_9_fu_1996_p2);
    and_ln191_11_fu_2174_p2 <= (tmp_36_fu_2007_p3 and icmp_ln191_fu_2170_p2);
    and_ln191_12_fu_2180_p2 <= (icmp_ln178_1_reg_3110 and and_ln191_11_fu_2174_p2);
    and_ln191_13_fu_2202_p2 <= (or_ln185_2_fu_2054_p2 and icmp_ln179_2_reg_3198);
    and_ln191_14_fu_2207_p2 <= (icmp_ln180_2_fu_2038_p2 and and_ln191_13_fu_2202_p2);
    and_ln191_15_fu_2213_p2 <= (tmp_38_fu_2030_p3 and icmp_ln191_1_fu_2196_p2);
    and_ln191_16_fu_2219_p2 <= (icmp_ln178_2_reg_3193 and and_ln191_15_fu_2213_p2);
    and_ln191_17_fu_2375_p2 <= (or_ln185_3_fu_2291_p2 and icmp_ln179_3_reg_3266);
    and_ln191_18_fu_2380_p2 <= (icmp_ln180_3_fu_2275_p2 and and_ln191_17_fu_2375_p2);
    and_ln191_19_fu_2386_p2 <= (tmp_40_fu_2267_p3 and icmp_ln191_2_fu_2369_p2);
    and_ln191_1_fu_2185_p2 <= (and_ln191_12_fu_2180_p2 and and_ln191_10_reg_3241);
    and_ln191_20_fu_2392_p2 <= (icmp_ln178_3_reg_3261 and and_ln191_19_fu_2386_p2);
    and_ln191_21_fu_2411_p2 <= (or_ln185_4_fu_2319_p2 and icmp_ln179_4_reg_3288);
    and_ln191_22_fu_2416_p2 <= (icmp_ln180_4_fu_2302_p2 and and_ln191_21_fu_2411_p2);
    and_ln191_23_fu_2493_p2 <= (tmp_42_fu_2436_p3 and icmp_ln191_3_fu_2489_p2);
    and_ln191_24_fu_2499_p2 <= (icmp_ln178_4_reg_3278 and and_ln191_23_fu_2493_p2);
    and_ln191_25_fu_2521_p2 <= (or_ln185_5_fu_2483_p2 and icmp_ln179_5_reg_3303);
    and_ln191_26_fu_2526_p2 <= (icmp_ln180_5_fu_2467_p2 and and_ln191_25_fu_2521_p2);
    and_ln191_27_fu_2532_p2 <= (tmp_44_fu_2459_p3 and icmp_ln191_4_fu_2515_p2);
    and_ln191_28_fu_2538_p2 <= (icmp_ln178_5_reg_3293 and and_ln191_27_fu_2532_p2);
    and_ln191_2_fu_2224_p2 <= (and_ln191_16_fu_2219_p2 and and_ln191_14_fu_2207_p2);
    and_ln191_3_fu_2397_p2 <= (and_ln191_20_fu_2392_p2 and and_ln191_18_fu_2380_p2);
    and_ln191_4_fu_2504_p2 <= (and_ln191_24_fu_2499_p2 and and_ln191_22_reg_3358);
    and_ln191_5_fu_2543_p2 <= (and_ln191_28_fu_2538_p2 and and_ln191_26_fu_2526_p2);
    and_ln191_6_fu_1958_p2 <= (or_ln185_fu_1789_p2 and icmp_ln179_reg_3087);
    and_ln191_7_fu_1963_p2 <= (icmp_ln180_fu_1773_p2 and and_ln191_6_fu_1958_p2);
    and_ln191_8_fu_1977_p2 <= (tmp_46_fu_1969_p3 and icmp_ln178_reg_3082);
    and_ln191_9_fu_1996_p2 <= (or_ln185_1_fu_1834_p2 and icmp_ln179_1_reg_3120);
    and_ln191_fu_1982_p2 <= (and_ln191_8_fu_1977_p2 and and_ln191_7_fu_1963_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);

    ap_block_pp0_assign_proc : process(ap_CS_fsm, ap_block_pp0_stage2_subdone, ap_block_pp0_stage1_subdone, ap_block_pp0_stage0_subdone)
    begin
                ap_block_pp0 <= (((ap_ST_fsm_pp0_stage2 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage2_subdone)) or ((ap_ST_fsm_pp0_stage1 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage1_subdone)) or ((ap_ST_fsm_pp0_stage0 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage0_subdone)));
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state5_pp0_stage1_iter1_grp1)
    begin
                ap_block_pp0_stage1_11001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state5_pp0_stage1_iter1_grp1));
    end process;

        ap_block_pp0_stage1_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_11001_grp1_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state5_pp0_stage1_iter1_grp1)
    begin
                ap_block_pp0_stage1_11001_grp1 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state5_pp0_stage1_iter1_grp1));
    end process;

        ap_block_pp0_stage1_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state5_pp0_stage1_iter1_grp1)
    begin
                ap_block_pp0_stage1_subdone <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state5_pp0_stage1_iter1_grp1));
    end process;

        ap_block_pp0_stage1_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_01001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_01001_grp2_assign_proc : process(ap_enable_reg_pp0_iter3, compressdStream_full_n)
    begin
                ap_block_pp0_stage2_01001_grp2 <= ((compressdStream_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage2_11001_assign_proc : process(ap_enable_reg_pp0_iter3, compressdStream_full_n)
    begin
                ap_block_pp0_stage2_11001 <= ((compressdStream_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage2_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_11001_grp2_assign_proc : process(ap_enable_reg_pp0_iter3, compressdStream_full_n)
    begin
                ap_block_pp0_stage2_11001_grp2 <= ((compressdStream_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage2_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_grp2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_subdone_assign_proc : process(ap_enable_reg_pp0_iter3, compressdStream_full_n)
    begin
                ap_block_pp0_stage2_subdone <= ((compressdStream_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage2_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state5_pp0_stage1_iter1_grp1_assign_proc : process(inStream_empty_n, icmp_ln93_reg_2718)
    begin
                ap_block_state5_pp0_stage1_iter1_grp1 <= ((icmp_ln93_reg_2718 = ap_const_lv1_1) and (inStream_empty_n = ap_const_logic_0));
    end process;


    ap_condition_exit_pp0_iter0_stage2_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_subdone, ap_enable_reg_pp0_iter0_reg, icmp_ln93_reg_2718)
    begin
        if (((icmp_ln93_reg_2718 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_condition_exit_pp0_iter0_stage2 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln93_reg_2718, ap_block_pp0_stage0_subdone)
    begin
        if (((icmp_ln93_reg_2718 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_subdone, ap_loop_exit_ready_pp0_iter2_reg, ap_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;


    ap_done_pending_pp0_assign_proc : process(ap_loop_exit_ready, ap_loop_exit_ready_pp0_iter1_reg, ap_loop_exit_ready_pp0_iter2_reg)
    begin
        if (not(((ap_loop_exit_ready = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_0)))) then 
            ap_done_pending_pp0 <= ap_const_logic_1;
        else 
            ap_done_pending_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_operation_100_assign_proc : process(ap_predicate_op100_store_state6)
    begin
                ap_enable_operation_100 <= (ap_predicate_op100_store_state6 = ap_const_boolean_1);
    end process;


    ap_enable_operation_102_assign_proc : process(ap_predicate_op102_store_state6)
    begin
                ap_enable_operation_102 <= (ap_predicate_op102_store_state6 = ap_const_boolean_1);
    end process;


    ap_enable_operation_104_assign_proc : process(ap_predicate_op104_store_state6)
    begin
                ap_enable_operation_104 <= (ap_predicate_op104_store_state6 = ap_const_boolean_1);
    end process;


    ap_enable_operation_74_assign_proc : process(ap_predicate_op74_load_state4)
    begin
                ap_enable_operation_74 <= (ap_predicate_op74_load_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_75_assign_proc : process(ap_predicate_op75_load_state4)
    begin
                ap_enable_operation_75 <= (ap_predicate_op75_load_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_76_assign_proc : process(ap_predicate_op76_load_state4)
    begin
                ap_enable_operation_76 <= (ap_predicate_op76_load_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_77_assign_proc : process(ap_predicate_op77_load_state4)
    begin
                ap_enable_operation_77 <= (ap_predicate_op77_load_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_86_assign_proc : process(ap_predicate_op86_load_state5)
    begin
                ap_enable_operation_86 <= (ap_predicate_op86_load_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_87_assign_proc : process(ap_predicate_op87_load_state5)
    begin
                ap_enable_operation_87 <= (ap_predicate_op87_load_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_88_assign_proc : process(ap_predicate_op88_load_state5)
    begin
                ap_enable_operation_88 <= (ap_predicate_op88_load_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_89_assign_proc : process(ap_predicate_op89_load_state5)
    begin
                ap_enable_operation_89 <= (ap_predicate_op89_load_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_98_assign_proc : process(ap_predicate_op98_store_state6)
    begin
                ap_enable_operation_98 <= (ap_predicate_op98_store_state6 = ap_const_boolean_1);
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_enable_state4_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
                ap_enable_state4_pp0_iter1_stage0 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state5_pp0_iter1_stage1_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1)
    begin
                ap_enable_state5_pp0_iter1_stage1 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_enable_state6_pp0_iter1_stage2_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2)
    begin
                ap_enable_state6_pp0_iter1_stage2 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2));
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to3_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_1to3 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to3 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage2;

    ap_predicate_op100_store_state6_assign_proc : process(icmp_ln93_reg_2718_pp0_iter1_reg, trunc_ln111_reg_2727)
    begin
                ap_predicate_op100_store_state6 <= ((trunc_ln111_reg_2727 = ap_const_lv2_1) and (icmp_ln93_reg_2718_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op102_store_state6_assign_proc : process(icmp_ln93_reg_2718_pp0_iter1_reg, trunc_ln111_reg_2727)
    begin
                ap_predicate_op102_store_state6 <= ((trunc_ln111_reg_2727 = ap_const_lv2_0) and (icmp_ln93_reg_2718_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op104_store_state6_assign_proc : process(icmp_ln93_reg_2718_pp0_iter1_reg, trunc_ln111_reg_2727)
    begin
                ap_predicate_op104_store_state6 <= ((trunc_ln111_reg_2727 = ap_const_lv2_3) and (icmp_ln93_reg_2718_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op74_load_state4_assign_proc : process(icmp_ln93_reg_2718, trunc_ln111_reg_2727)
    begin
                ap_predicate_op74_load_state4 <= ((icmp_ln93_reg_2718 = ap_const_lv1_1) and (trunc_ln111_reg_2727 = ap_const_lv2_0));
    end process;


    ap_predicate_op75_load_state4_assign_proc : process(icmp_ln93_reg_2718, trunc_ln111_reg_2727)
    begin
                ap_predicate_op75_load_state4 <= ((icmp_ln93_reg_2718 = ap_const_lv1_1) and (trunc_ln111_reg_2727 = ap_const_lv2_1));
    end process;


    ap_predicate_op76_load_state4_assign_proc : process(icmp_ln93_reg_2718, trunc_ln111_reg_2727)
    begin
                ap_predicate_op76_load_state4 <= ((icmp_ln93_reg_2718 = ap_const_lv1_1) and (trunc_ln111_reg_2727 = ap_const_lv2_2));
    end process;


    ap_predicate_op77_load_state4_assign_proc : process(icmp_ln93_reg_2718, trunc_ln111_reg_2727)
    begin
                ap_predicate_op77_load_state4 <= ((icmp_ln93_reg_2718 = ap_const_lv1_1) and (trunc_ln111_reg_2727 = ap_const_lv2_3));
    end process;


    ap_predicate_op86_load_state5_assign_proc : process(icmp_ln93_reg_2718, trunc_ln111_reg_2727)
    begin
                ap_predicate_op86_load_state5 <= ((icmp_ln93_reg_2718 = ap_const_lv1_1) and (trunc_ln111_reg_2727 = ap_const_lv2_0));
    end process;


    ap_predicate_op87_load_state5_assign_proc : process(icmp_ln93_reg_2718, trunc_ln111_reg_2727)
    begin
                ap_predicate_op87_load_state5 <= ((icmp_ln93_reg_2718 = ap_const_lv1_1) and (trunc_ln111_reg_2727 = ap_const_lv2_1));
    end process;


    ap_predicate_op88_load_state5_assign_proc : process(icmp_ln93_reg_2718, trunc_ln111_reg_2727)
    begin
                ap_predicate_op88_load_state5 <= ((icmp_ln93_reg_2718 = ap_const_lv1_1) and (trunc_ln111_reg_2727 = ap_const_lv2_2));
    end process;


    ap_predicate_op89_load_state5_assign_proc : process(icmp_ln93_reg_2718, trunc_ln111_reg_2727)
    begin
                ap_predicate_op89_load_state5 <= ((icmp_ln93_reg_2718 = ap_const_lv1_1) and (trunc_ln111_reg_2727 = ap_const_lv2_3));
    end process;


    ap_predicate_op98_store_state6_assign_proc : process(icmp_ln93_reg_2718_pp0_iter1_reg, trunc_ln111_reg_2727)
    begin
                ap_predicate_op98_store_state6 <= ((trunc_ln111_reg_2727 = ap_const_lv2_2) and (icmp_ln93_reg_2718_pp0_iter1_reg = ap_const_lv1_1));
    end process;

    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_subdone, ap_enable_reg_pp0_iter0_reg)
    begin
        if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    compressdStream_blk_n_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage2, compressdStream_full_n, ap_block_pp0_stage2_grp2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_grp2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            compressdStream_blk_n <= compressdStream_full_n;
        else 
            compressdStream_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    compressdStream_din <= ((select_ln191_5_fu_2583_p3 & zext_ln148_fu_2595_p1) & present_window_11_load_reg_2662_pp0_iter3_reg);

    compressdStream_write_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001_grp2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            compressdStream_write <= ap_const_logic_1;
        else 
            compressdStream_write <= ap_const_logic_0;
        end if; 
    end process;

    currIdx_reg_fu_704_p2 <= std_logic_vector(unsigned(i_1_reg_2656_pp0_iter1_reg) + unsigned(ap_const_lv32_FFFFFFFB));
    dictReadValue_reg_fu_672_p9 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    dictWriteValue_fu_713_p9 <= (((((((trunc_ln127_reg_2830 & trunc_ln132_fu_709_p1) & new_byte_reg_2773) & present_window_15_load_reg_2737) & present_window_14_load_reg_2704_pp0_iter1_reg) & present_window_13_load_reg_2690_pp0_iter1_reg) & present_window_12_load_reg_2676_pp0_iter1_reg) & present_window_11_load_reg_2662_pp0_iter1_reg);
    dict_1_address0 <= zext_ln111_fu_638_p1(8 - 1 downto 0);
    dict_1_address1 <= dict_1_addr_reg_2755;
    dict_1_ce0 <= dict_1_ce0_local;

    dict_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dict_1_ce0_local <= ap_const_logic_1;
        else 
            dict_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    dict_1_ce1 <= dict_1_ce1_local;

    dict_1_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            dict_1_ce1_local <= ap_const_logic_1;
        else 
            dict_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    dict_1_d1 <= dictWriteValue_fu_713_p9;
    dict_1_we1 <= dict_1_we1_local;

    dict_1_we1_local_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, icmp_ln93_reg_2718_pp0_iter1_reg, trunc_ln111_reg_2727, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln111_reg_2727 = ap_const_lv2_1) and (icmp_ln93_reg_2718_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            dict_1_we1_local <= ap_const_logic_1;
        else 
            dict_1_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    dict_2_address0 <= zext_ln111_fu_638_p1(8 - 1 downto 0);
    dict_2_address1 <= dict_2_addr_reg_2761;
    dict_2_ce0 <= dict_2_ce0_local;

    dict_2_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dict_2_ce0_local <= ap_const_logic_1;
        else 
            dict_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    dict_2_ce1 <= dict_2_ce1_local;

    dict_2_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            dict_2_ce1_local <= ap_const_logic_1;
        else 
            dict_2_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    dict_2_d1 <= dictWriteValue_fu_713_p9;
    dict_2_we1 <= dict_2_we1_local;

    dict_2_we1_local_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, icmp_ln93_reg_2718_pp0_iter1_reg, trunc_ln111_reg_2727, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln111_reg_2727 = ap_const_lv2_2) and (icmp_ln93_reg_2718_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            dict_2_we1_local <= ap_const_logic_1;
        else 
            dict_2_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    dict_3_address0 <= zext_ln111_fu_638_p1(8 - 1 downto 0);
    dict_3_address1 <= dict_3_addr_reg_2767;
    dict_3_ce0 <= dict_3_ce0_local;

    dict_3_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dict_3_ce0_local <= ap_const_logic_1;
        else 
            dict_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    dict_3_ce1 <= dict_3_ce1_local;

    dict_3_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            dict_3_ce1_local <= ap_const_logic_1;
        else 
            dict_3_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    dict_3_d1 <= dictWriteValue_fu_713_p9;
    dict_3_we1 <= dict_3_we1_local;

    dict_3_we1_local_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, icmp_ln93_reg_2718_pp0_iter1_reg, trunc_ln111_reg_2727, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln111_reg_2727 = ap_const_lv2_3) and (icmp_ln93_reg_2718_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            dict_3_we1_local <= ap_const_logic_1;
        else 
            dict_3_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    dict_address0 <= zext_ln111_fu_638_p1(8 - 1 downto 0);
    dict_address1 <= dict_addr_reg_2749;
    dict_ce0 <= dict_ce0_local;

    dict_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dict_ce0_local <= ap_const_logic_1;
        else 
            dict_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    dict_ce1 <= dict_ce1_local;

    dict_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            dict_ce1_local <= ap_const_logic_1;
        else 
            dict_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    dict_d1 <= dictWriteValue_fu_713_p9;
    dict_we1 <= dict_we1_local;

    dict_we1_local_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, icmp_ln93_reg_2718_pp0_iter1_reg, trunc_ln111_reg_2727, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln111_reg_2727 = ap_const_lv2_0) and (icmp_ln93_reg_2718_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            dict_we1_local <= ap_const_logic_1;
        else 
            dict_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    done_10_fu_1541_p2 <= (len_22_reg_2928 xor ap_const_lv1_1);
    done_11_fu_1546_p2 <= (icmp_ln168_12_reg_2935 or done_10_fu_1541_p2);
    done_12_fu_1566_p2 <= (icmp_ln168_13_reg_2940 or done_11_fu_1546_p2);
    done_13_fu_1585_p2 <= (icmp_ln168_14_reg_2945 or done_12_fu_1566_p2);
    done_14_fu_1859_p2 <= (icmp_ln168_15_reg_2950 or done_13_reg_3130);
    done_15_fu_1593_p2 <= (len_33_reg_2965 xor ap_const_lv1_1);
    done_16_fu_1598_p2 <= (icmp_ln168_18_reg_2972 or done_15_fu_1593_p2);
    done_17_fu_1618_p2 <= (icmp_ln168_19_reg_2977 or done_16_fu_1598_p2);
    done_18_fu_1637_p2 <= (icmp_ln168_20_reg_2982 or done_17_fu_1618_p2);
    done_19_fu_1925_p2 <= (icmp_ln168_21_reg_2987 or done_18_reg_3141);
    done_1_fu_771_p2 <= (icmp_ln168_fu_766_p2 or done_fu_751_p2);
    done_20_fu_1207_p2 <= (len_44_fu_1202_p2 xor ap_const_lv1_1);
    done_21_fu_1227_p2 <= (icmp_ln168_24_fu_1222_p2 or done_20_fu_1207_p2);
    done_22_fu_1659_p2 <= (icmp_ln168_25_reg_3014 or done_21_reg_3008);
    done_23_fu_1681_p2 <= (icmp_ln168_26_reg_3019 or done_22_fu_1659_p2);
    done_24_fu_1700_p2 <= (icmp_ln168_27_reg_3024 or done_23_fu_1681_p2);
    done_25_fu_1708_p2 <= (len_55_reg_3039 xor ap_const_lv1_1);
    done_26_fu_1713_p2 <= (icmp_ln168_30_reg_3046 or done_25_fu_1708_p2);
    done_27_fu_1733_p2 <= (icmp_ln168_31_reg_3051 or done_26_fu_1713_p2);
    done_28_fu_1752_p2 <= (icmp_ln168_32_reg_3056 or done_27_fu_1733_p2);
    done_29_fu_2341_p2 <= (icmp_ln168_33_reg_3061_pp0_iter2_reg or done_28_reg_3164);
    done_2_fu_807_p2 <= (icmp_ln168_1_fu_802_p2 or done_1_fu_771_p2);
    done_3_fu_1394_p2 <= (icmp_ln168_2_reg_2872 or done_2_reg_2861);
    done_4_fu_1412_p2 <= (icmp_ln168_3_reg_2877 or done_3_fu_1394_p2);
    done_5_fu_888_p2 <= (len_11_fu_879_p2 xor ap_const_lv1_1);
    done_6_fu_908_p2 <= (icmp_ln168_6_fu_903_p2 or done_5_fu_888_p2);
    done_7_fu_944_p2 <= (icmp_ln168_7_fu_939_p2 or done_6_fu_908_p2);
    done_8_fu_1475_p2 <= (icmp_ln168_8_reg_2908 or done_7_reg_2897);
    done_9_fu_1493_p2 <= (icmp_ln168_9_reg_2913 or done_8_fu_1475_p2);
    done_fu_751_p2 <= (len_fu_742_p2 xor ap_const_lv1_1);
    factor_fu_536_p3 <= (present_window_13_fu_310 & ap_const_lv1_0);
    i_2_fu_645_p2 <= std_logic_vector(unsigned(i_1_reg_2656) + unsigned(ap_const_lv32_1));
    icmp_ln168_10_fu_993_p2 <= "0" when (tmp_11_fu_984_p4 = new_byte_reg_2773) else "1";
    icmp_ln168_12_fu_1030_p2 <= "0" when (tmp_13_fu_1021_p4 = present_window_12_load_reg_2676_pp0_iter1_reg) else "1";
    icmp_ln168_13_fu_1044_p2 <= "0" when (tmp_14_fu_1035_p4 = present_window_13_load_reg_2690_pp0_iter1_reg) else "1";
    icmp_ln168_14_fu_1058_p2 <= "0" when (tmp_15_fu_1049_p4 = present_window_14_load_reg_2704_pp0_iter1_reg) else "1";
    icmp_ln168_15_fu_1072_p2 <= "0" when (tmp_16_fu_1063_p4 = present_window_15_load_reg_2737) else "1";
    icmp_ln168_16_fu_1086_p2 <= "0" when (tmp_17_fu_1077_p4 = new_byte_reg_2773) else "1";
    icmp_ln168_18_fu_1123_p2 <= "0" when (tmp_19_fu_1114_p4 = present_window_12_load_reg_2676_pp0_iter1_reg) else "1";
    icmp_ln168_19_fu_1137_p2 <= "0" when (tmp_20_fu_1128_p4 = present_window_13_load_reg_2690_pp0_iter1_reg) else "1";
    icmp_ln168_1_fu_802_p2 <= "0" when (tmp_3_fu_793_p4 = present_window_13_load_reg_2690_pp0_iter1_reg) else "1";
    icmp_ln168_20_fu_1151_p2 <= "0" when (tmp_21_fu_1142_p4 = present_window_14_load_reg_2704_pp0_iter1_reg) else "1";
    icmp_ln168_21_fu_1165_p2 <= "0" when (tmp_22_fu_1156_p4 = present_window_15_load_reg_2737) else "1";
    icmp_ln168_22_fu_1179_p2 <= "0" when (tmp_23_fu_1170_p4 = new_byte_reg_2773) else "1";
    icmp_ln168_24_fu_1222_p2 <= "0" when (tmp_25_fu_1213_p4 = present_window_12_load_reg_2676_pp0_iter1_reg) else "1";
    icmp_ln168_25_fu_1242_p2 <= "0" when (tmp_26_fu_1233_p4 = present_window_13_load_reg_2690_pp0_iter1_reg) else "1";
    icmp_ln168_26_fu_1256_p2 <= "0" when (tmp_27_fu_1247_p4 = present_window_14_load_reg_2704_pp0_iter1_reg) else "1";
    icmp_ln168_27_fu_1270_p2 <= "0" when (tmp_28_fu_1261_p4 = present_window_15_load_reg_2737) else "1";
    icmp_ln168_28_fu_1284_p2 <= "0" when (tmp_29_fu_1275_p4 = new_byte_reg_2773) else "1";
    icmp_ln168_2_fu_828_p2 <= "0" when (tmp_4_fu_819_p4 = present_window_14_load_reg_2704_pp0_iter1_reg) else "1";
    icmp_ln168_30_fu_1321_p2 <= "0" when (tmp_31_fu_1312_p4 = present_window_12_load_reg_2676_pp0_iter1_reg) else "1";
    icmp_ln168_31_fu_1335_p2 <= "0" when (tmp_32_fu_1326_p4 = present_window_13_load_reg_2690_pp0_iter1_reg) else "1";
    icmp_ln168_32_fu_1349_p2 <= "0" when (tmp_33_fu_1340_p4 = present_window_14_load_reg_2704_pp0_iter1_reg) else "1";
    icmp_ln168_33_fu_1363_p2 <= "0" when (tmp_34_fu_1354_p4 = present_window_15_load_reg_2737) else "1";
    icmp_ln168_34_fu_1377_p2 <= "0" when (tmp_35_fu_1368_p4 = new_byte_reg_2773) else "1";
    icmp_ln168_3_fu_842_p2 <= "0" when (tmp_5_fu_833_p4 = present_window_15_load_reg_2737) else "1";
    icmp_ln168_4_fu_856_p2 <= "0" when (tmp_6_fu_847_p4 = new_byte_reg_2773) else "1";
    icmp_ln168_6_fu_903_p2 <= "0" when (tmp_9_fu_894_p4 = present_window_12_load_reg_2676_pp0_iter1_reg) else "1";
    icmp_ln168_7_fu_939_p2 <= "0" when (tmp_s_fu_930_p4 = present_window_13_load_reg_2690_pp0_iter1_reg) else "1";
    icmp_ln168_8_fu_965_p2 <= "0" when (tmp_7_fu_956_p4 = present_window_14_load_reg_2704_pp0_iter1_reg) else "1";
    icmp_ln168_9_fu_979_p2 <= "0" when (tmp_10_fu_970_p4 = present_window_15_load_reg_2737) else "1";
    icmp_ln168_fu_766_p2 <= "0" when (tmp_2_fu_757_p4 = present_window_12_load_reg_2676_pp0_iter1_reg) else "1";
    icmp_ln178_1_fu_1512_p2 <= "1" when (unsigned(currIdx_reg_reg_2835) > unsigned(zext_ln161_1_fu_1463_p1)) else "0";
    icmp_ln178_2_fu_1877_p2 <= "1" when (unsigned(currIdx_reg_reg_2835) > unsigned(zext_ln161_2_fu_1840_p1)) else "0";
    icmp_ln178_3_fu_2080_p2 <= "1" when (unsigned(currIdx_reg_reg_2835) > unsigned(zext_ln161_3_fu_2060_p1)) else "0";
    icmp_ln178_4_fu_2115_p2 <= "1" when (unsigned(currIdx_reg_reg_2835) > unsigned(zext_ln161_4_fu_2112_p1)) else "0";
    icmp_ln178_5_fu_2144_p2 <= "1" when (unsigned(currIdx_reg_reg_2835) > unsigned(zext_ln161_5_fu_2141_p1)) else "0";
    icmp_ln178_fu_1431_p2 <= "1" when (unsigned(currIdx_reg_reg_2835) > unsigned(zext_ln161_fu_1382_p1)) else "0";
    icmp_ln179_1_fu_1532_p2 <= "1" when (tmp_37_fu_1522_p4 = ap_const_lv16_0) else "0";
    icmp_ln179_2_fu_1897_p2 <= "1" when (tmp_39_fu_1887_p4 = ap_const_lv16_0) else "0";
    icmp_ln179_3_fu_2100_p2 <= "1" when (tmp_41_fu_2090_p4 = ap_const_lv16_0) else "0";
    icmp_ln179_4_fu_2135_p2 <= "1" when (tmp_43_fu_2125_p4 = ap_const_lv16_0) else "0";
    icmp_ln179_5_fu_2164_p2 <= "1" when (tmp_45_fu_2154_p4 = ap_const_lv16_0) else "0";
    icmp_ln179_fu_1451_p2 <= "1" when (tmp_1_fu_1441_p4 = ap_const_lv16_0) else "0";
    icmp_ln180_1_fu_1816_p2 <= "0" when (match_offset_1_fu_1811_p2 = ap_const_lv32_0) else "1";
    icmp_ln180_2_fu_2038_p2 <= "0" when (match_offset_2_reg_3203 = ap_const_lv32_0) else "1";
    icmp_ln180_3_fu_2275_p2 <= "0" when (match_offset_3_reg_3271 = ap_const_lv32_0) else "1";
    icmp_ln180_4_fu_2302_p2 <= "0" when (match_offset_4_fu_2297_p2 = ap_const_lv32_0) else "1";
    icmp_ln180_5_fu_2467_p2 <= "0" when (match_offset_5_reg_3340 = ap_const_lv32_0) else "1";
    icmp_ln180_fu_1773_p2 <= "0" when (match_offset_reg_3092 = ap_const_lv32_0) else "1";
    icmp_ln185_10_fu_2472_p2 <= "0" when (len_71_fu_2452_p3 = ap_const_lv3_3) else "1";
    icmp_ln185_11_fu_2478_p2 <= "1" when (unsigned(match_offset_5_reg_3340) < unsigned(ap_const_lv32_1001)) else "0";
    icmp_ln185_1_fu_1784_p2 <= "1" when (unsigned(match_offset_reg_3092) < unsigned(ap_const_lv32_1001)) else "0";
    icmp_ln185_2_fu_1822_p2 <= "0" when (len_67_fu_1804_p3 = ap_const_lv3_3) else "1";
    icmp_ln185_3_fu_1828_p2 <= "1" when (unsigned(match_offset_1_fu_1811_p2) < unsigned(ap_const_lv32_1001)) else "0";
    icmp_ln185_4_fu_2043_p2 <= "0" when (len_68_fu_2023_p3 = ap_const_lv3_3) else "1";
    icmp_ln185_5_fu_2049_p2 <= "1" when (unsigned(match_offset_2_reg_3203) < unsigned(ap_const_lv32_1001)) else "0";
    icmp_ln185_6_fu_2280_p2 <= "0" when (len_69_fu_2261_p3 = ap_const_lv3_3) else "1";
    icmp_ln185_7_fu_2286_p2 <= "1" when (unsigned(match_offset_3_reg_3271) < unsigned(ap_const_lv32_1001)) else "0";
    icmp_ln185_8_fu_2308_p2 <= "0" when (len_70_reg_3222 = ap_const_lv3_3) else "1";
    icmp_ln185_9_fu_2313_p2 <= "1" when (unsigned(match_offset_4_fu_2297_p2) < unsigned(ap_const_lv32_1001)) else "0";
    icmp_ln185_fu_1778_p2 <= "0" when (len_66_fu_1766_p3 = ap_const_lv3_3) else "1";
    icmp_ln191_1_fu_2196_p2 <= "1" when (unsigned(len_68_fu_2023_p3) > unsigned(match_length_3_fu_2190_p3)) else "0";
    icmp_ln191_2_fu_2369_p2 <= "1" when (unsigned(len_69_fu_2261_p3) > unsigned(match_length_5_fu_2364_p3)) else "0";
    icmp_ln191_3_fu_2489_p2 <= "1" when (unsigned(len_70_reg_3222) > unsigned(match_length_7_reg_3352)) else "0";
    icmp_ln191_4_fu_2515_p2 <= "1" when (unsigned(len_71_fu_2452_p3) > unsigned(match_length_9_fu_2509_p3)) else "0";
    icmp_ln191_fu_2170_p2 <= "1" when (unsigned(len_67_reg_3170) > unsigned(match_length_1_reg_3235)) else "0";
    icmp_ln93_fu_519_p2 <= "1" when (unsigned(i_fu_298) < unsigned(sub27)) else "0";

    inStream_blk_n_assign_proc : process(ap_enable_reg_pp0_iter1, inStream_empty_n, icmp_ln93_reg_2718, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_grp1)
    begin
        if (((icmp_ln93_reg_2718 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_grp1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            inStream_blk_n <= inStream_empty_n;
        else 
            inStream_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    inStream_read_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln93_reg_2718, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001_grp1)
    begin
        if (((icmp_ln93_reg_2718 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            inStream_read <= ap_const_logic_1;
        else 
            inStream_read <= ap_const_logic_0;
        end if; 
    end process;

    len_11_fu_879_p2 <= "1" when (tmp_8_fu_870_p4 = present_window_11_load_reg_2662_pp0_iter1_reg) else "0";
    len_12_fu_914_p3 <= 
        ap_const_lv2_2 when (len_11_fu_879_p2(0) = '1') else 
        ap_const_lv2_1;
    len_13_fu_922_p3 <= 
        zext_ln168_1_fu_884_p1 when (done_6_fu_908_p2(0) = '1') else 
        len_12_fu_914_p3;
    len_14_fu_950_p2 <= std_logic_vector(unsigned(len_13_fu_922_p3) + unsigned(ap_const_lv2_1));
    len_15_fu_1466_p3 <= 
        len_13_reg_2892 when (done_7_reg_2897(0) = '1') else 
        len_14_reg_2903;
    len_16_fu_1479_p2 <= std_logic_vector(unsigned(zext_ln165_1_fu_1471_p1) + unsigned(ap_const_lv3_1));
    len_17_fu_1485_p3 <= 
        zext_ln165_1_fu_1471_p1 when (done_8_fu_1475_p2(0) = '1') else 
        len_16_fu_1479_p2;
    len_18_fu_1498_p2 <= std_logic_vector(unsigned(len_17_fu_1485_p3) + unsigned(ap_const_lv3_1));
    len_19_fu_1504_p3 <= 
        len_17_fu_1485_p3 when (done_9_fu_1493_p2(0) = '1') else 
        len_18_fu_1498_p2;
    len_1_fu_777_p3 <= 
        ap_const_lv2_2 when (len_fu_742_p2(0) = '1') else 
        ap_const_lv2_1;
    len_20_fu_1799_p2 <= std_logic_vector(unsigned(len_19_reg_3104) + unsigned(ap_const_lv3_1));
    len_22_fu_1016_p2 <= "1" when (tmp_12_fu_1007_p4 = present_window_11_load_reg_2662_pp0_iter1_reg) else "0";
    len_23_fu_1551_p3 <= 
        ap_const_lv2_2 when (len_22_reg_2928(0) = '1') else 
        ap_const_lv2_1;
    len_24_fu_1558_p3 <= 
        zext_ln168_2_fu_1538_p1 when (done_11_fu_1546_p2(0) = '1') else 
        len_23_fu_1551_p3;
    len_25_fu_1571_p2 <= std_logic_vector(unsigned(len_24_fu_1558_p3) + unsigned(ap_const_lv2_1));
    len_26_fu_1577_p3 <= 
        len_24_fu_1558_p3 when (done_12_fu_1566_p2(0) = '1') else 
        len_25_fu_1571_p2;
    len_27_fu_1846_p2 <= std_logic_vector(unsigned(zext_ln165_2_fu_1843_p1) + unsigned(ap_const_lv3_1));
    len_28_fu_1852_p3 <= 
        zext_ln165_2_fu_1843_p1 when (done_13_reg_3130(0) = '1') else 
        len_27_fu_1846_p2;
    len_29_fu_1863_p2 <= std_logic_vector(unsigned(len_28_fu_1852_p3) + unsigned(ap_const_lv3_1));
    len_2_fu_785_p3 <= 
        zext_ln168_fu_747_p1 when (done_1_fu_771_p2(0) = '1') else 
        len_1_fu_777_p3;
    len_30_fu_1869_p3 <= 
        len_28_fu_1852_p3 when (done_14_fu_1859_p2(0) = '1') else 
        len_29_fu_1863_p2;
    len_31_fu_2018_p2 <= std_logic_vector(unsigned(len_30_reg_3187) + unsigned(ap_const_lv3_1));
    len_33_fu_1109_p2 <= "1" when (tmp_18_fu_1100_p4 = present_window_11_load_reg_2662_pp0_iter1_reg) else "0";
    len_34_fu_1603_p3 <= 
        ap_const_lv2_2 when (len_33_reg_2965(0) = '1') else 
        ap_const_lv2_1;
    len_35_fu_1610_p3 <= 
        zext_ln168_3_fu_1590_p1 when (done_16_fu_1598_p2(0) = '1') else 
        len_34_fu_1603_p3;
    len_36_fu_1623_p2 <= std_logic_vector(unsigned(len_35_fu_1610_p3) + unsigned(ap_const_lv2_1));
    len_37_fu_1629_p3 <= 
        len_35_fu_1610_p3 when (done_17_fu_1618_p2(0) = '1') else 
        len_36_fu_1623_p2;
    len_38_fu_1912_p2 <= std_logic_vector(unsigned(zext_ln165_3_fu_1909_p1) + unsigned(ap_const_lv3_1));
    len_39_fu_1918_p3 <= 
        zext_ln165_3_fu_1909_p1 when (done_18_reg_3141(0) = '1') else 
        len_38_fu_1912_p2;
    len_3_fu_813_p2 <= std_logic_vector(unsigned(len_2_fu_785_p3) + unsigned(ap_const_lv2_1));
    len_40_fu_2063_p2 <= std_logic_vector(unsigned(len_39_reg_3210) + unsigned(ap_const_lv3_1));
    len_41_fu_2068_p3 <= 
        len_39_reg_3210 when (done_19_reg_3216(0) = '1') else 
        len_40_fu_2063_p2;
    len_42_fu_2074_p2 <= std_logic_vector(unsigned(len_41_fu_2068_p3) + unsigned(ap_const_lv3_1));
    len_44_fu_1202_p2 <= "1" when (tmp_24_fu_1193_p4 = present_window_11_load_reg_2662_pp0_iter1_reg) else "0";
    len_45_fu_1645_p3 <= 
        ap_const_lv2_2 when (len_44_reg_3002(0) = '1') else 
        ap_const_lv2_1;
    len_46_fu_1652_p3 <= 
        zext_ln168_4_fu_1642_p1 when (done_21_reg_3008(0) = '1') else 
        len_45_fu_1645_p3;
    len_47_fu_1663_p2 <= std_logic_vector(unsigned(len_46_fu_1652_p3) + unsigned(ap_const_lv2_1));
    len_48_fu_1669_p3 <= 
        len_46_fu_1652_p3 when (done_22_fu_1659_p2(0) = '1') else 
        len_47_fu_1663_p2;
    len_49_fu_1686_p2 <= std_logic_vector(unsigned(zext_ln165_4_fu_1677_p1) + unsigned(ap_const_lv3_1));
    len_4_fu_1385_p3 <= 
        len_2_reg_2856 when (done_2_reg_2861(0) = '1') else 
        len_3_reg_2867;
    len_50_fu_1692_p3 <= 
        zext_ln165_4_fu_1677_p1 when (done_23_fu_1681_p2(0) = '1') else 
        len_49_fu_1686_p2;
    len_51_fu_1929_p2 <= std_logic_vector(unsigned(len_50_reg_3147) + unsigned(ap_const_lv3_1));
    len_52_fu_1934_p3 <= 
        len_50_reg_3147 when (done_24_reg_3153(0) = '1') else 
        len_51_fu_1929_p2;
    len_53_fu_1944_p2 <= std_logic_vector(unsigned(len_52_fu_1934_p3) + unsigned(ap_const_lv3_1));
    len_55_fu_1307_p2 <= "1" when (tmp_30_fu_1298_p4 = present_window_11_load_reg_2662_pp0_iter1_reg) else "0";
    len_56_fu_1718_p3 <= 
        ap_const_lv2_2 when (len_55_reg_3039(0) = '1') else 
        ap_const_lv2_1;
    len_57_fu_1725_p3 <= 
        zext_ln168_5_fu_1705_p1 when (done_26_fu_1713_p2(0) = '1') else 
        len_56_fu_1718_p3;
    len_58_fu_1738_p2 <= std_logic_vector(unsigned(len_57_fu_1725_p3) + unsigned(ap_const_lv2_1));
    len_59_fu_1744_p3 <= 
        len_57_fu_1725_p3 when (done_27_fu_1733_p2(0) = '1') else 
        len_58_fu_1738_p2;
    len_5_fu_1398_p2 <= std_logic_vector(unsigned(zext_ln165_fu_1390_p1) + unsigned(ap_const_lv3_1));
    len_60_fu_2328_p2 <= std_logic_vector(unsigned(zext_ln165_5_fu_2325_p1) + unsigned(ap_const_lv3_1));
    len_61_fu_2334_p3 <= 
        zext_ln165_5_fu_2325_p1 when (done_28_reg_3164(0) = '1') else 
        len_60_fu_2328_p2;
    len_62_fu_2345_p2 <= std_logic_vector(unsigned(len_61_fu_2334_p3) + unsigned(ap_const_lv3_1));
    len_63_fu_2351_p3 <= 
        len_61_fu_2334_p3 when (done_29_fu_2341_p2(0) = '1') else 
        len_62_fu_2345_p2;
    len_64_fu_2447_p2 <= std_logic_vector(unsigned(len_63_reg_3334) + unsigned(ap_const_lv3_1));
    len_66_fu_1766_p3 <= 
        len_8_reg_3076 when (or_ln168_fu_1757_p2(0) = '1') else 
        len_9_fu_1761_p2;
    len_67_fu_1804_p3 <= 
        len_19_reg_3104 when (or_ln168_5_fu_1795_p2(0) = '1') else 
        len_20_fu_1799_p2;
    len_68_fu_2023_p3 <= 
        len_30_reg_3187 when (or_ln168_10_fu_2014_p2(0) = '1') else 
        len_31_fu_2018_p2;
    len_69_fu_2261_p3 <= 
        len_41_reg_3251 when (or_ln168_15_fu_2257_p2(0) = '1') else 
        len_42_reg_3256;
    len_6_fu_1404_p3 <= 
        zext_ln165_fu_1390_p1 when (done_3_fu_1394_p2(0) = '1') else 
        len_5_fu_1398_p2;
    len_70_fu_1950_p3 <= 
        len_52_fu_1934_p3 when (or_ln168_20_fu_1940_p2(0) = '1') else 
        len_53_fu_1944_p2;
    len_71_fu_2452_p3 <= 
        len_63_reg_3334 when (or_ln168_25_fu_2443_p2(0) = '1') else 
        len_64_fu_2447_p2;
    len_7_fu_1417_p2 <= std_logic_vector(unsigned(len_6_fu_1404_p3) + unsigned(ap_const_lv3_1));
    len_8_fu_1423_p3 <= 
        len_6_fu_1404_p3 when (done_4_fu_1412_p2(0) = '1') else 
        len_7_fu_1417_p2;
    len_9_fu_1761_p2 <= std_logic_vector(unsigned(len_8_reg_3076) + unsigned(ap_const_lv3_1));
    len_fu_742_p2 <= "1" when (trunc_ln168_fu_739_p1 = present_window_11_load_reg_2662_pp0_iter1_reg) else "0";
    match_length_11_fu_2590_p3 <= 
        len_71_reg_3368 when (and_ln191_5_reg_3383(0) = '1') else 
        match_length_9_reg_3378;
    match_length_1_fu_1988_p3 <= 
        len_66_fu_1766_p3 when (and_ln191_fu_1982_p2(0) = '1') else 
        ap_const_lv3_0;
    match_length_3_fu_2190_p3 <= 
        len_67_reg_3170 when (and_ln191_1_fu_2185_p2(0) = '1') else 
        match_length_1_reg_3235;
    match_length_5_fu_2364_p3 <= 
        len_68_reg_3246 when (and_ln191_2_reg_3313(0) = '1') else 
        match_length_3_reg_3308;
    match_length_7_fu_2403_p3 <= 
        len_69_fu_2261_p3 when (and_ln191_3_fu_2397_p2(0) = '1') else 
        match_length_5_fu_2364_p3;
    match_length_9_fu_2509_p3 <= 
        len_70_reg_3222 when (and_ln191_4_fu_2504_p2(0) = '1') else 
        match_length_7_reg_3352;
    match_offset_1_fu_1811_p2 <= std_logic_vector(unsigned(sub_ln179_1_reg_3115) + unsigned(ap_const_lv32_FFFFFFFF));
    match_offset_2_fu_1903_p2 <= std_logic_vector(unsigned(sub_ln179_2_fu_1882_p2) + unsigned(ap_const_lv32_FFFFFFFF));
    match_offset_3_fu_2106_p2 <= std_logic_vector(unsigned(sub_ln179_3_fu_2085_p2) + unsigned(ap_const_lv32_FFFFFFFF));
    match_offset_4_fu_2297_p2 <= std_logic_vector(unsigned(sub_ln179_4_reg_3283) + unsigned(ap_const_lv32_FFFFFFFF));
    match_offset_5_fu_2359_p2 <= std_logic_vector(unsigned(sub_ln179_5_reg_3298) + unsigned(ap_const_lv32_FFFFFFFF));
    match_offset_fu_1457_p2 <= std_logic_vector(unsigned(sub_ln179_fu_1436_p2) + unsigned(ap_const_lv32_FFFFFFFF));
    or_ln168_10_fu_2014_p2 <= (icmp_ln168_16_reg_2955 or done_14_reg_3182);
    or_ln168_15_fu_2257_p2 <= (icmp_ln168_22_reg_2992_pp0_iter2_reg or done_19_reg_3216);
    or_ln168_20_fu_1940_p2 <= (icmp_ln168_28_reg_3029 or done_24_reg_3153);
    or_ln168_25_fu_2443_p2 <= (icmp_ln168_34_reg_3066_pp0_iter2_reg or done_29_reg_3329);
    or_ln168_5_fu_1795_p2 <= (icmp_ln168_10_reg_2918 or done_9_reg_3099);
    or_ln168_fu_1757_p2 <= (icmp_ln168_4_reg_2882 or done_4_reg_3071);
    or_ln185_1_fu_1834_p2 <= (icmp_ln185_3_fu_1828_p2 or icmp_ln185_2_fu_1822_p2);
    or_ln185_2_fu_2054_p2 <= (icmp_ln185_5_fu_2049_p2 or icmp_ln185_4_fu_2043_p2);
    or_ln185_3_fu_2291_p2 <= (icmp_ln185_7_fu_2286_p2 or icmp_ln185_6_fu_2280_p2);
    or_ln185_4_fu_2319_p2 <= (icmp_ln185_9_fu_2313_p2 or icmp_ln185_8_fu_2308_p2);
    or_ln185_5_fu_2483_p2 <= (icmp_ln185_11_fu_2478_p2 or icmp_ln185_10_fu_2472_p2);
    or_ln185_fu_1789_p2 <= (icmp_ln185_fu_1778_p2 or icmp_ln185_1_fu_1784_p2);
    or_ln191_1_fu_2553_p2 <= (and_ln191_3_reg_3347 or and_ln191_2_reg_3313);
    or_ln191_2_fu_2244_p2 <= (and_ln191_reg_3230 or and_ln191_1_fu_2185_p2);
    or_ln191_3_fu_2577_p2 <= (or_ln191_fu_2549_p2 or or_ln191_1_fu_2553_p2);
    or_ln191_fu_2549_p2 <= (and_ln191_5_reg_3383 or and_ln191_4_reg_3373);
    present_window_11_out <= present_window_11_load_reg_2662_pp0_iter2_reg;

    present_window_11_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage2, icmp_ln93_reg_2718_pp0_iter2_reg, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg, ap_loop_exit_ready_pp0_iter2_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0) and (ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1) and (icmp_ln93_reg_2718_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            present_window_11_out_ap_vld <= ap_const_logic_1;
        else 
            present_window_11_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    present_window_12_out <= present_window_12_load_reg_2676_pp0_iter2_reg;

    present_window_12_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage2, icmp_ln93_reg_2718_pp0_iter2_reg, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg, ap_loop_exit_ready_pp0_iter2_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0) and (ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1) and (icmp_ln93_reg_2718_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            present_window_12_out_ap_vld <= ap_const_logic_1;
        else 
            present_window_12_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    present_window_13_out <= present_window_13_load_reg_2690_pp0_iter2_reg;

    present_window_13_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage2, icmp_ln93_reg_2718_pp0_iter2_reg, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg, ap_loop_exit_ready_pp0_iter2_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0) and (ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1) and (icmp_ln93_reg_2718_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            present_window_13_out_ap_vld <= ap_const_logic_1;
        else 
            present_window_13_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    present_window_14_cast_fu_532_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(present_window_14_fu_314),9));
    present_window_14_out <= present_window_14_load_reg_2704_pp0_iter2_reg;

    present_window_14_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage2, icmp_ln93_reg_2718_pp0_iter2_reg, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg, ap_loop_exit_ready_pp0_iter2_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0) and (ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1) and (icmp_ln93_reg_2718_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            present_window_14_out_ap_vld <= ap_const_logic_1;
        else 
            present_window_14_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    present_window_15_out <= present_window_15_load_reg_2737_pp0_iter2_reg;

    present_window_15_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage2, icmp_ln93_reg_2718_pp0_iter2_reg, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg, ap_loop_exit_ready_pp0_iter2_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0) and (ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1) and (icmp_ln93_reg_2718_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            present_window_15_out_ap_vld <= ap_const_logic_1;
        else 
            present_window_15_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    select_ln191_1_fu_2563_p3 <= 
        trunc_ln191_2_fu_2557_p1 when (and_ln191_5_reg_3383(0) = '1') else 
        trunc_ln191_3_fu_2560_p1;
    select_ln191_2_fu_2428_p3 <= 
        trunc_ln191_4_fu_2422_p1 when (and_ln191_3_fu_2397_p2(0) = '1') else 
        trunc_ln191_5_fu_2425_p1;
    select_ln191_3_fu_2570_p3 <= 
        select_ln191_1_fu_2563_p3 when (or_ln191_fu_2549_p2(0) = '1') else 
        select_ln191_2_reg_3363;
    select_ln191_4_fu_2249_p3 <= 
        select_ln191_fu_2236_p3 when (or_ln191_2_fu_2244_p2(0) = '1') else 
        ap_const_lv16_0;
    select_ln191_5_fu_2583_p3 <= 
        select_ln191_3_fu_2570_p3 when (or_ln191_3_fu_2577_p2(0) = '1') else 
        select_ln191_4_reg_3319;
    select_ln191_fu_2236_p3 <= 
        trunc_ln191_fu_2230_p1 when (and_ln191_1_fu_2185_p2(0) = '1') else 
        trunc_ln191_1_fu_2233_p1;
    shl_ln1_fu_584_p3 <= (trunc_ln119_fu_581_p1 & ap_const_lv3_0);
    shl_ln_fu_573_p3 <= (trunc_ln118_fu_570_p1 & ap_const_lv4_0);
    sub_ln179_1_fu_1517_p2 <= std_logic_vector(unsigned(currIdx_reg_reg_2835) - unsigned(zext_ln161_1_fu_1463_p1));
    sub_ln179_2_fu_1882_p2 <= std_logic_vector(unsigned(currIdx_reg_reg_2835) - unsigned(zext_ln161_2_fu_1840_p1));
    sub_ln179_3_fu_2085_p2 <= std_logic_vector(unsigned(currIdx_reg_reg_2835) - unsigned(zext_ln161_3_fu_2060_p1));
    sub_ln179_4_fu_2120_p2 <= std_logic_vector(unsigned(currIdx_reg_reg_2835) - unsigned(zext_ln161_4_fu_2112_p1));
    sub_ln179_5_fu_2149_p2 <= std_logic_vector(unsigned(currIdx_reg_reg_2835) - unsigned(zext_ln161_5_fu_2141_p1));
    sub_ln179_fu_1436_p2 <= std_logic_vector(unsigned(currIdx_reg_reg_2835) - unsigned(zext_ln161_fu_1382_p1));
    tmp1_fu_592_p2 <= std_logic_vector(unsigned(present_window_13_load_reg_2690) + unsigned(present_window_14_load_reg_2704));
    tmp_10_fu_970_p4 <= dictReadValue_reg_reg_2784(107 downto 100);
    tmp_11_fu_984_p4 <= dictReadValue_reg_reg_2784(115 downto 108);
    tmp_12_fu_1007_p4 <= dictReadValue_reg_reg_2784(143 downto 136);
    tmp_13_fu_1021_p4 <= dictReadValue_reg_reg_2784(151 downto 144);
    tmp_14_fu_1035_p4 <= dictReadValue_reg_reg_2784(159 downto 152);
    tmp_15_fu_1049_p4 <= dictReadValue_reg_reg_2784(167 downto 160);
    tmp_16_fu_1063_p4 <= dictReadValue_reg_reg_2784(175 downto 168);
    tmp_17_fu_1077_p4 <= dictReadValue_reg_reg_2784(183 downto 176);
    tmp_18_fu_1100_p4 <= dictReadValue_reg_reg_2784(211 downto 204);
    tmp_19_fu_1114_p4 <= dictReadValue_reg_reg_2784(219 downto 212);
    tmp_1_fu_1441_p4 <= sub_ln179_fu_1436_p2(31 downto 16);
    tmp_20_fu_1128_p4 <= dictReadValue_reg_reg_2784(227 downto 220);
    tmp_21_fu_1142_p4 <= dictReadValue_reg_reg_2784(235 downto 228);
    tmp_22_fu_1156_p4 <= dictReadValue_reg_reg_2784(243 downto 236);
    tmp_23_fu_1170_p4 <= dictReadValue_reg_reg_2784(251 downto 244);
    tmp_24_fu_1193_p4 <= dictReadValue_reg_reg_2784(279 downto 272);
    tmp_25_fu_1213_p4 <= dictReadValue_reg_reg_2784(287 downto 280);
    tmp_26_fu_1233_p4 <= dictReadValue_reg_reg_2784(295 downto 288);
    tmp_27_fu_1247_p4 <= dictReadValue_reg_reg_2784(303 downto 296);
    tmp_28_fu_1261_p4 <= dictReadValue_reg_reg_2784(311 downto 304);
    tmp_29_fu_1275_p4 <= dictReadValue_reg_reg_2784(319 downto 312);
    tmp_2_fu_757_p4 <= dictReadValue_reg_reg_2784(15 downto 8);
    tmp_30_fu_1298_p4 <= dictReadValue_reg_reg_2784(347 downto 340);
    tmp_31_fu_1312_p4 <= dictReadValue_reg_reg_2784(355 downto 348);
    tmp_32_fu_1326_p4 <= dictReadValue_reg_reg_2784(363 downto 356);
    tmp_33_fu_1340_p4 <= dictReadValue_reg_reg_2784(371 downto 364);
    tmp_34_fu_1354_p4 <= dictReadValue_reg_reg_2784(379 downto 372);
    tmp_35_fu_1368_p4 <= dictReadValue_reg_reg_2784(387 downto 380);
    tmp_36_fu_2007_p3 <= len_67_reg_3170(2 downto 2);
    tmp_37_fu_1522_p4 <= sub_ln179_1_fu_1517_p2(31 downto 16);
    tmp_38_fu_2030_p3 <= len_68_fu_2023_p3(2 downto 2);
    tmp_39_fu_1887_p4 <= sub_ln179_2_fu_1882_p2(31 downto 16);
    tmp_3_fu_793_p4 <= dictReadValue_reg_reg_2784(23 downto 16);
    tmp_40_fu_2267_p3 <= len_69_fu_2261_p3(2 downto 2);
    tmp_41_fu_2090_p4 <= sub_ln179_3_fu_2085_p2(31 downto 16);
    tmp_42_fu_2436_p3 <= len_70_reg_3222(2 downto 2);
    tmp_43_fu_2125_p4 <= sub_ln179_4_fu_2120_p2(31 downto 16);
    tmp_44_fu_2459_p3 <= len_71_fu_2452_p3(2 downto 2);
    tmp_45_fu_2154_p4 <= sub_ln179_5_fu_2149_p2(31 downto 16);
    tmp_46_fu_1969_p3 <= len_66_fu_1766_p3(2 downto 2);
    tmp_4_fu_819_p4 <= dictReadValue_reg_reg_2784(31 downto 24);
    tmp_5_fu_833_p4 <= dictReadValue_reg_reg_2784(39 downto 32);
    tmp_6_fu_847_p4 <= dictReadValue_reg_reg_2784(47 downto 40);
    tmp_7_fu_956_p4 <= dictReadValue_reg_reg_2784(99 downto 92);
    tmp_8_fu_870_p4 <= dictReadValue_reg_reg_2784(75 downto 68);
    tmp_9_fu_894_p4 <= dictReadValue_reg_reg_2784(83 downto 76);
    tmp_fu_596_p3 <= (tmp1_fu_592_p2 & ap_const_lv2_0);
    tmp_s_fu_930_p4 <= dictReadValue_reg_reg_2784(91 downto 84);
    trunc_ln111_fu_621_p1 <= add_ln123_5_fu_616_p2(2 - 1 downto 0);
    trunc_ln118_fu_570_p1 <= present_window_11_load_reg_2662(6 - 1 downto 0);
    trunc_ln119_fu_581_p1 <= present_window_12_load_reg_2676(7 - 1 downto 0);
    trunc_ln127_fu_695_p1 <= dictReadValue_reg_fu_672_p11(340 - 1 downto 0);
    trunc_ln132_fu_709_p1 <= currIdx_reg_fu_704_p2(20 - 1 downto 0);
    trunc_ln168_fu_739_p1 <= dictReadValue_reg_reg_2784(8 - 1 downto 0);
    trunc_ln191_1_fu_2233_p1 <= match_offset_reg_3092(16 - 1 downto 0);
    trunc_ln191_2_fu_2557_p1 <= match_offset_5_reg_3340(16 - 1 downto 0);
    trunc_ln191_3_fu_2560_p1 <= match_offset_4_reg_3324(16 - 1 downto 0);
    trunc_ln191_4_fu_2422_p1 <= match_offset_3_reg_3271(16 - 1 downto 0);
    trunc_ln191_5_fu_2425_p1 <= match_offset_2_reg_3203(16 - 1 downto 0);
    trunc_ln191_fu_2230_p1 <= match_offset_1_reg_3177(16 - 1 downto 0);
    zext_ln111_fu_638_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln1_reg_2732),64));
    zext_ln118_fu_524_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(present_window_11_fu_302),10));
    zext_ln119_fu_528_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(present_window_12_fu_306),9));
    zext_ln123_1_fu_554_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln123_fu_548_p2),10));
    zext_ln123_fu_544_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(factor_fu_536_p3),10));
    zext_ln148_fu_2595_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(match_length_11_fu_2590_p3),8));
    zext_ln161_1_fu_1463_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(compareIdx_1_reg_2887),32));
    zext_ln161_2_fu_1840_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(compareIdx_2_reg_2923),32));
    zext_ln161_3_fu_2060_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(compareIdx_3_reg_2960),32));
    zext_ln161_4_fu_2112_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(compareIdx_4_reg_2997),32));
    zext_ln161_5_fu_2141_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(compareIdx_5_reg_3034),32));
    zext_ln161_fu_1382_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(compareIdx_reg_2851),32));
    zext_ln165_1_fu_1471_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(len_15_fu_1466_p3),3));
    zext_ln165_2_fu_1843_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(len_26_reg_3125),3));
    zext_ln165_3_fu_1909_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(len_37_reg_3136),3));
    zext_ln165_4_fu_1677_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(len_48_fu_1669_p3),3));
    zext_ln165_5_fu_2325_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(len_59_reg_3159),3));
    zext_ln165_fu_1390_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(len_4_fu_1385_p3),3));
    zext_ln168_1_fu_884_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(len_11_fu_879_p2),2));
    zext_ln168_2_fu_1538_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(len_22_reg_2928),2));
    zext_ln168_3_fu_1590_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(len_33_reg_2965),2));
    zext_ln168_4_fu_1642_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(len_44_reg_3002),2));
    zext_ln168_5_fu_1705_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(len_55_reg_3039),2));
    zext_ln168_fu_747_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(len_fu_742_p2),2));
end behav;
