`timescale 1ns / 1ps


module Instruction_Memory(
 input clk,
 input[31:0] pc,
 output [31:0] instruction
);

 reg [31:0] memory [15:0];
 wire [3 : 0] rom_addr = pc[5 : 2];
 initial
  begin
   //$readmemb("./test/test.prog", memory,0,15);
                   memory[0] = 32'b00000000010000010000000000000000;  
                   memory[1] = 32'b00000000010000100000000000000001;  
                   memory[2] = 32'b00001000001000100001100000100000;  
                   memory[3] = 32'b00000100001000110000000000000000;  
                   memory[4] = 32'b00001000010000010001100000100010;  
                   memory[5] = 32'b00001000001000000001100000100110; 
                   memory[6] = 32'b00001000001000100001100000101000;  
                   memory[7] = 32'b00001000001000100001100000101001;  
                   memory[8] = 32'b00001000001000100001100000100011;  
                   memory[9] = 32'b00001000001000100001100000100100;  
                   memory[10] = 32'b00001000001000100001100000100111;  
                   memory[11] = 32'b00001000001000100001100000100101;  
                   memory[12] = 32'b00001000001000010000100000100000;  
                   memory[13] = 32'b00001100001000100000000000000001;  
                   memory[14] = 32'b00010000001000100000000000000000;  
                   memory[15] = 32'b00011000000000000000000000000000;  
  end
 assign instruction =  memory[rom_addr];

endmodule

