#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x13660a3e0 .scope module, "memory_test" "memory_test" 2 2;
 .timescale 0 0;
v0x1366214c0_0 .var "address", 0 0;
v0x136621550_0 .var "clk", 0 0;
v0x1366215e0_0 .var "control", 0 0;
v0x136621690_0 .net "read_data", 0 7, L_0x136621b20;  1 drivers
v0x136621740_0 .var "reset", 0 0;
v0x136621810_0 .var "write_data", 0 7;
S_0x13660a550 .scope module, "memcall" "memory_design" 2 10, 3 1 0, S_0x13660a3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "control";
    .port_info 3 /OUTPUT 8 "read_data";
    .port_info 4 /INPUT 8 "write_data";
    .port_info 5 /INPUT 1 "address";
L_0x136621b20 .functor BUFZ 8, L_0x1366218c0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x136608270_0 .net *"_ivl_0", 7 0, L_0x1366218c0;  1 drivers
v0x136620dc0_0 .net *"_ivl_2", 12 0, L_0x1366219a0;  1 drivers
L_0x138078010 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x136620e60_0 .net *"_ivl_5", 11 0, L_0x138078010;  1 drivers
v0x136620f10_0 .net "address", 0 0, v0x1366214c0_0;  1 drivers
v0x136620fb0_0 .net "clk", 0 0, v0x136621550_0;  1 drivers
v0x136621090_0 .net "control", 0 0, v0x1366215e0_0;  1 drivers
v0x136621130_0 .net "read_data", 0 7, L_0x136621b20;  alias, 1 drivers
v0x1366211e0_0 .net "reset", 0 0, v0x136621740_0;  1 drivers
v0x136621280 .array "sram", 2047 0, 0 7;
v0x136621390_0 .net "write_data", 0 7, v0x136621810_0;  1 drivers
E_0x136608170 .event posedge, v0x136620fb0_0;
L_0x1366218c0 .array/port v0x136621280, L_0x1366219a0;
L_0x1366219a0 .concat [ 1 12 0 0], v0x1366214c0_0, L_0x138078010;
    .scope S_0x13660a550;
T_0 ;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 1000, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x136621280, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x13660a550;
T_1 ;
    %wait E_0x136608170;
    %load/vec4 v0x136621090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x136621390_0;
    %load/vec4 v0x136620f10_0;
    %pad/u 13;
    %ix/vec4 4;
    %store/vec4a v0x136621280, 4, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x13660a3e0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136621550_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x13660a3e0;
T_3 ;
    %delay 500, 0;
    %vpi_call 2 21 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x13660a3e0;
T_4 ;
    %vpi_call 2 24 "$dumpfile", "memory.vcd" {0 0 0};
    %vpi_call 2 25 "$dumpvars" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x13660a3e0;
T_5 ;
    %delay 5, 0;
    %load/vec4 v0x136621550_0;
    %inv;
    %store/vec4 v0x136621550_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x13660a3e0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136621740_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x13660a3e0;
T_7 ;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1366215e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136621740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1366214c0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1366215e0_0, 0, 1;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0x136621810_0, 0, 8;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1366215e0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1366215e0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x136621810_0, 0, 8;
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "memory_test.v";
    "./memory_design.v";
