Protel Design System Design Rule Check
PCB File : C:\Users\Administrator\Desktop\DC_motor_driver\PCB\DC_motor_driver\PCB1.PcbDoc
Date     : 2023/11/8
Time     : 10:17:53

ERROR : More than 500 violations detected, DRC was stopped

WARNING: Unplated multi-layer pad(s) detected
   Pad USB1-6(845mil,-165mil) on Multi-Layer on Net GND
   Pad USB1-6(1145mil,-165mil) on Multi-Layer on Net GND

Processing Rule : Clearance Constraint (Gap=7mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=50mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (6.308mil < 10mil) Between Pad I1-1(161.732mil,129mil) on Top Layer And Pad I1-48(134mil,156.732mil) on Top Layer [Top Solder] Mask Sliver [6.308mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.308mil < 10mil) Between Pad I1-12(378.268mil,129mil) on Top Layer And Pad I1-13(406mil,156.732mil) on Top Layer [Top Solder] Mask Sliver [6.308mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.308mil < 10mil) Between Pad I1-24(406mil,373.268mil) on Top Layer And Pad I1-25(378.268mil,401mil) on Top Layer [Top Solder] Mask Sliver [6.308mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.308mil < 10mil) Between Pad I1-36(161.732mil,401mil) on Top Layer And Pad I1-37(134mil,373.268mil) on Top Layer [Top Solder] Mask Sliver [6.308mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.054mil < 10mil) Between Pad I2-1(-112.2mil,76.77mil) on Top Layer And Pad I2-2(-112.2mil,51.18mil) on Top Layer [Top Solder] Mask Sliver [9.054mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.054mil < 10mil) Between Pad I2-10(112.2mil,-25.59mil) on Top Layer And Pad I2-11(112.2mil,0mil) on Top Layer [Top Solder] Mask Sliver [9.054mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.054mil < 10mil) Between Pad I2-10(112.2mil,-25.59mil) on Top Layer And Pad I2-9(112.2mil,-51.18mil) on Top Layer [Top Solder] Mask Sliver [9.054mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.054mil < 10mil) Between Pad I2-11(112.2mil,0mil) on Top Layer And Pad I2-12(112.2mil,25.59mil) on Top Layer [Top Solder] Mask Sliver [9.054mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.054mil < 10mil) Between Pad I2-12(112.2mil,25.59mil) on Top Layer And Pad I2-13(112.2mil,51.18mil) on Top Layer [Top Solder] Mask Sliver [9.054mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.054mil < 10mil) Between Pad I2-13(112.2mil,51.18mil) on Top Layer And Pad I2-14(112.2mil,76.77mil) on Top Layer [Top Solder] Mask Sliver [9.054mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.054mil < 10mil) Between Pad I2-2(-112.2mil,51.18mil) on Top Layer And Pad I2-3(-112.2mil,25.59mil) on Top Layer [Top Solder] Mask Sliver [9.054mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.054mil < 10mil) Between Pad I2-3(-112.2mil,25.59mil) on Top Layer And Pad I2-4(-112.2mil,0mil) on Top Layer [Top Solder] Mask Sliver [9.054mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.054mil < 10mil) Between Pad I2-4(-112.2mil,0mil) on Top Layer And Pad I2-5(-112.2mil,-25.59mil) on Top Layer [Top Solder] Mask Sliver [9.054mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.054mil < 10mil) Between Pad I2-5(-112.2mil,-25.59mil) on Top Layer And Pad I2-6(-112.2mil,-51.18mil) on Top Layer [Top Solder] Mask Sliver [9.054mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.054mil < 10mil) Between Pad I2-6(-112.2mil,-51.18mil) on Top Layer And Pad I2-7(-112.2mil,-76.77mil) on Top Layer [Top Solder] Mask Sliver [9.054mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.054mil < 10mil) Between Pad I2-8(112.2mil,-76.77mil) on Top Layer And Pad I2-9(112.2mil,-51.18mil) on Top Layer [Top Solder] Mask Sliver [9.054mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.614mil < 10mil) Between Pad R4-1(-2514.433mil,575mil) on Top Layer And Pad T2-2(-2559mil,525mil) on Top Layer [Top Solder] Mask Sliver [3.614mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-10(1255mil,591.26mil) on Top Layer And Pad U1-11(1255mil,571.575mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-13(1323.898mil,482.992mil) on Top Layer And Pad U1-14(1343.583mil,482.992mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-15(1363.268mil,482.992mil) on Top Layer And Pad U1-16(1382.953mil,482.992mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-17(1402.638mil,482.992mil) on Top Layer And Pad U1-18(1422.323mil,482.992mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-18(1422.323mil,482.992mil) on Top Layer And Pad U1-19(1442.008mil,482.992mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-2(1255mil,748.74mil) on Top Layer And Pad U1-3(1255mil,729.055mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-20(1461.693mil,482.992mil) on Top Layer And Pad U1-21(1481.378mil,482.992mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-22(1501.063mil,482.992mil) on Top Layer And Pad U1-23(1520.748mil,482.992mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-23(1520.748mil,482.992mil) on Top Layer And Pad U1-24(1540.433mil,482.992mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-25(1609.331mil,551.89mil) on Top Layer And Pad U1-26(1609.331mil,571.575mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-27(1609.331mil,591.26mil) on Top Layer And Pad U1-28(1609.331mil,610.945mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-28(1609.331mil,610.945mil) on Top Layer And Pad U1-29(1609.331mil,630.63mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-3(1255mil,729.055mil) on Top Layer And Pad U1-4(1255mil,709.37mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-30(1609.331mil,650.315mil) on Top Layer And Pad U1-31(1609.331mil,670mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-32(1609.331mil,689.685mil) on Top Layer And Pad U1-33(1609.331mil,709.37mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-33(1609.331mil,709.37mil) on Top Layer And Pad U1-34(1609.331mil,729.055mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-35(1609.331mil,748.74mil) on Top Layer And Pad U1-36(1609.331mil,768.425mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-37(1540.433mil,837.323mil) on Top Layer And Pad U1-38(1520.748mil,837.323mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-38(1520.748mil,837.323mil) on Top Layer And Pad U1-39(1501.063mil,837.323mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-40(1481.378mil,837.323mil) on Top Layer And Pad U1-41(1461.693mil,837.323mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-42(1442.008mil,837.323mil) on Top Layer And Pad U1-43(1422.323mil,837.323mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-43(1422.323mil,837.323mil) on Top Layer And Pad U1-44(1402.638mil,837.323mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-45(1382.953mil,837.323mil) on Top Layer And Pad U1-46(1363.268mil,837.323mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-47(1343.583mil,837.323mil) on Top Layer And Pad U1-48(1323.898mil,837.323mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-5(1255mil,689.685mil) on Top Layer And Pad U1-6(1255mil,670mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-7(1255mil,650.315mil) on Top Layer And Pad U1-8(1255mil,630.63mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad U1-8(1255mil,630.63mil) on Top Layer And Pad U1-9(1255mil,610.945mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-1(2245mil,-875mil) on Top Layer And Pad U2-2(2245mil,-900.591mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-2(2245mil,-900.591mil) on Top Layer And Pad U2-3(2245mil,-926.181mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-5(2359.173mil,-951.772mil) on Top Layer And Pad U2-6(2359.173mil,-926.181mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-6(2359.173mil,-926.181mil) on Top Layer And Pad U2-7(2359.173mil,-900.591mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-7(2359.173mil,-900.591mil) on Top Layer And Pad U2-8(2359.173mil,-875mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.5mil < 10mil) Between Pad U4-1(-2147mil,-880mil) on Top Layer And Pad U4-2(-2147mil,-917.5mil) on Top Layer [Top Solder] Mask Sliver [4.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad USB1-2(967.441mil,-50.827mil) on Top Layer And Pad USB1-3(995mil,-50.827mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad USB1-3(995mil,-50.827mil) on Top Layer And Pad USB1-4(1022.559mil,-50.827mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.795mil < 10mil) Between Pad USB1-5(1050.118mil,-50.827mil) on Top Layer And Pad USB1-6(1089.488mil,-65mil) on Multi-Layer [Top Solder] Mask Sliver [4.795mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.402mil < 10mil) Between Pad V1-1(-1470.354mil,186.402mil) on Top Layer And Pad V1-2(-1470.354mil,149mil) on Top Layer [Top Solder] Mask Sliver [4.402mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.402mil < 10mil) Between Pad V1-2(-1470.354mil,149mil) on Top Layer And Pad V1-3(-1470.354mil,111.599mil) on Top Layer [Top Solder] Mask Sliver [4.402mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.402mil < 10mil) Between Pad V1-4(-1349.646mil,111.599mil) on Top Layer And Pad V1-5(-1349.646mil,149mil) on Top Layer [Top Solder] Mask Sliver [4.402mil]
Rule Violations :56

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (-1134.89mil,-140mil) on Top Overlay And Pad C18-1(-1228.994mil,-140mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (-1134.89mil,-140mil) on Top Overlay And Pad C18-2(-1042.937mil,-140mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.442mil < 10mil) Between Arc (-130mil,443.195mil) on Top Overlay And Pad U3-9(-130mil,330mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.442mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Arc (-1441.992mil,990mil) on Top Overlay And Pad V2-1(-1416.402mil,1010mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.657mil < 10mil) Between Arc (-2139mil,-857mil) on Top Overlay And Pad U4-1(-2147mil,-880mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (875.11mil,-525mil) on Top Overlay And Pad C13-1(781.006mil,-525mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (875.11mil,-525mil) on Top Overlay And Pad C13-2(967.063mil,-525mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.868mil < 10mil) Between Area Fill (-1165.071mil,-159.685mil) (-1106.74mil,-120.315mil) on Top Overlay And Pad C18-1(-1228.994mil,-140mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.868mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.748mil < 10mil) Between Area Fill (-1165.071mil,-159.685mil) (-1106.74mil,-120.315mil) on Top Overlay And Pad C18-2(-1042.937mil,-140mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.868mil < 10mil) Between Area Fill (844.929mil,-544.685mil) (903.26mil,-505.315mil) on Top Overlay And Pad C13-1(781.006mil,-525mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.868mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.748mil < 10mil) Between Area Fill (844.929mil,-544.685mil) (903.26mil,-505.315mil) on Top Overlay And Pad C13-2(967.063mil,-525mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad C10-1(-1644mil,1034.567mil) on Top Layer And Track (-1618mil,1012mil)(-1618mil,1054mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.819mil < 10mil) Between Pad C10-1(-1644mil,1034.567mil) on Top Layer And Track (-1670mil,1012mil)(-1618mil,1012mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad C10-1(-1644mil,1034.567mil) on Top Layer And Track (-1670mil,1012mil)(-1670mil,1054mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad C10-2(-1644mil,1105.433mil) on Top Layer And Track (-1618mil,1086mil)(-1618mil,1128mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad C10-2(-1644mil,1105.433mil) on Top Layer And Track (-1670mil,1086mil)(-1670mil,1128mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.819mil < 10mil) Between Pad C10-2(-1644mil,1105.433mil) on Top Layer And Track (-1670mil,1128mil)(-1618mil,1128mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad C1-1(-364.433mil,1105mil) on Top Layer And Track (-387mil,1079mil)(-345mil,1079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.819mil < 10mil) Between Pad C1-1(-364.433mil,1105mil) on Top Layer And Track (-387mil,1079mil)(-387mil,1131mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad C1-1(-364.433mil,1105mil) on Top Layer And Track (-387mil,1131mil)(-345mil,1131mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.41mil < 10mil) Between Pad C11-1(-2710.339mil,570mil) on Top Layer And Track (-2735mil,538mil)(-2689mil,538mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.945mil < 10mil) Between Pad C11-1(-2710.339mil,570mil) on Top Layer And Track (-2735mil,538mil)(-2735mil,602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.41mil < 10mil) Between Pad C11-1(-2710.339mil,570mil) on Top Layer And Track (-2735mil,602mil)(-2689mil,602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.945mil < 10mil) Between Pad C11-2(-2627.661mil,570mil) on Top Layer And Track (-2604mil,538mil)(-2604mil,602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.41mil < 10mil) Between Pad C11-2(-2627.661mil,570mil) on Top Layer And Track (-2649mil,538mil)(-2604mil,538mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.41mil < 10mil) Between Pad C11-2(-2627.661mil,570mil) on Top Layer And Track (-2649mil,602mil)(-2604mil,602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.819mil < 10mil) Between Pad C1-2(-293.567mil,1105mil) on Top Layer And Track (-271mil,1079mil)(-271mil,1131mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad C1-2(-293.567mil,1105mil) on Top Layer And Track (-313mil,1079mil)(-271mil,1079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad C1-2(-293.567mil,1105mil) on Top Layer And Track (-313mil,1131mil)(-271mil,1131mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad C12-1(-949mil,424.134mil) on Top Layer And Track (-923mil,401.567mil)(-923mil,443.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.819mil < 10mil) Between Pad C12-1(-949mil,424.134mil) on Top Layer And Track (-975mil,401.567mil)(-923mil,401.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad C12-1(-949mil,424.134mil) on Top Layer And Track (-975mil,401.567mil)(-975mil,443.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad C12-2(-949mil,495mil) on Top Layer And Track (-923mil,475.567mil)(-923mil,517.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad C12-2(-949mil,495mil) on Top Layer And Track (-975mil,475.567mil)(-975mil,517.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.819mil < 10mil) Between Pad C12-2(-949mil,495mil) on Top Layer And Track (-975mil,517.567mil)(-923mil,517.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.989mil < 10mil) Between Pad C13-1(781.006mil,-525mil) on Top Layer And Text "+" (804.386mil,-594.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.989mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C13-1(781.006mil,-525mil) on Top Layer And Track (770.858mil,-588.181mil)(770.858mil,-461.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C13-2(967.063mil,-525mil) on Top Layer And Track (979.457mil,-629.488mil)(979.457mil,-420.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad C14-1(1165mil,-945.433mil) on Top Layer And Track (1139mil,-968mil)(1139mil,-926mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.819mil < 10mil) Between Pad C14-1(1165mil,-945.433mil) on Top Layer And Track (1139mil,-968mil)(1191mil,-968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad C14-1(1165mil,-945.433mil) on Top Layer And Track (1191mil,-968mil)(1191mil,-926mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.819mil < 10mil) Between Pad C14-2(1165mil,-874.567mil) on Top Layer And Track (1139mil,-852mil)(1191mil,-852mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad C14-2(1165mil,-874.567mil) on Top Layer And Track (1139mil,-894mil)(1139mil,-852mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad C14-2(1165mil,-874.567mil) on Top Layer And Track (1191mil,-894mil)(1191mil,-852mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad C15-1(-495mil,-945.433mil) on Top Layer And Track (-469mil,-968mil)(-469mil,-926mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.819mil < 10mil) Between Pad C15-1(-495mil,-945.433mil) on Top Layer And Track (-521mil,-968mil)(-469mil,-968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad C15-1(-495mil,-945.433mil) on Top Layer And Track (-521mil,-968mil)(-521mil,-926mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad C15-2(-495mil,-874.567mil) on Top Layer And Track (-469mil,-894mil)(-469mil,-852mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.819mil < 10mil) Between Pad C15-2(-495mil,-874.567mil) on Top Layer And Track (-521mil,-852mil)(-469mil,-852mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad C15-2(-495mil,-874.567mil) on Top Layer And Track (-521mil,-894mil)(-521mil,-852mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad C16-1(-275mil,-945.433mil) on Top Layer And Track (-249mil,-968mil)(-249mil,-926mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.819mil < 10mil) Between Pad C16-1(-275mil,-945.433mil) on Top Layer And Track (-301mil,-968mil)(-249mil,-968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad C16-1(-275mil,-945.433mil) on Top Layer And Track (-301mil,-968mil)(-301mil,-926mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad C16-2(-275mil,-874.567mil) on Top Layer And Track (-249mil,-894mil)(-249mil,-852mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.819mil < 10mil) Between Pad C16-2(-275mil,-874.567mil) on Top Layer And Track (-301mil,-852mil)(-249mil,-852mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad C16-2(-275mil,-874.567mil) on Top Layer And Track (-301mil,-894mil)(-301mil,-852mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad C17-1(-1640mil,-945.433mil) on Top Layer And Track (-1614mil,-968mil)(-1614mil,-926mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.819mil < 10mil) Between Pad C17-1(-1640mil,-945.433mil) on Top Layer And Track (-1666mil,-968mil)(-1614mil,-968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad C17-1(-1640mil,-945.433mil) on Top Layer And Track (-1666mil,-968mil)(-1666mil,-926mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad C17-2(-1640mil,-874.567mil) on Top Layer And Track (-1614mil,-894mil)(-1614mil,-852mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.819mil < 10mil) Between Pad C17-2(-1640mil,-874.567mil) on Top Layer And Track (-1666mil,-852mil)(-1614mil,-852mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad C17-2(-1640mil,-874.567mil) on Top Layer And Track (-1666mil,-894mil)(-1666mil,-852mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.989mil < 10mil) Between Pad C18-1(-1228.994mil,-140mil) on Top Layer And Text "+" (-1205.614mil,-209.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.989mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C18-1(-1228.994mil,-140mil) on Top Layer And Track (-1239.142mil,-203.181mil)(-1239.142mil,-76.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C18-2(-1042.937mil,-140mil) on Top Layer And Track (-1030.543mil,-244.488mil)(-1030.543mil,-35.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad C19-1(-2375mil,-945.433mil) on Top Layer And Track (-2349mil,-968mil)(-2349mil,-926mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.819mil < 10mil) Between Pad C19-1(-2375mil,-945.433mil) on Top Layer And Track (-2401mil,-968mil)(-2349mil,-968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad C19-1(-2375mil,-945.433mil) on Top Layer And Track (-2401mil,-968mil)(-2401mil,-926mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad C19-2(-2375mil,-874.567mil) on Top Layer And Track (-2349mil,-894mil)(-2349mil,-852mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.819mil < 10mil) Between Pad C19-2(-2375mil,-874.567mil) on Top Layer And Track (-2401mil,-852mil)(-2349mil,-852mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad C19-2(-2375mil,-874.567mil) on Top Layer And Track (-2401mil,-894mil)(-2401mil,-852mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad C2-2(-118.567mil,1105mil) on Top Layer And Track (-138mil,1079mil)(-96mil,1079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad C2-2(-118.567mil,1105mil) on Top Layer And Track (-138mil,1131mil)(-96mil,1131mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.819mil < 10mil) Between Pad C2-2(-118.567mil,1105mil) on Top Layer And Track (-96mil,1079mil)(-96mil,1131mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad C3-1(-19.433mil,1105mil) on Top Layer And Track (-42mil,1079mil)(0mil,1079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.819mil < 10mil) Between Pad C3-1(-19.433mil,1105mil) on Top Layer And Track (-42mil,1079mil)(-42mil,1131mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad C3-1(-19.433mil,1105mil) on Top Layer And Track (-42mil,1131mil)(0mil,1131mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad C3-2(51.433mil,1105mil) on Top Layer And Track (32mil,1079mil)(74mil,1079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad C3-2(51.433mil,1105mil) on Top Layer And Track (32mil,1131mil)(74mil,1131mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.819mil < 10mil) Between Pad C3-2(51.433mil,1105mil) on Top Layer And Track (74mil,1079mil)(74mil,1131mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.819mil < 10mil) Between Pad C4-1(155.567mil,1105mil) on Top Layer And Track (133mil,1079mil)(133mil,1131mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad C4-1(155.567mil,1105mil) on Top Layer And Track (133mil,1079mil)(175mil,1079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad C4-1(155.567mil,1105mil) on Top Layer And Track (133mil,1131mil)(175mil,1131mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad C4-2(226.433mil,1105mil) on Top Layer And Track (207mil,1079mil)(249mil,1079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad C4-2(226.433mil,1105mil) on Top Layer And Track (207mil,1131mil)(249mil,1131mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.819mil < 10mil) Between Pad C4-2(226.433mil,1105mil) on Top Layer And Track (249mil,1079mil)(249mil,1131mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.819mil < 10mil) Between Pad C5-1(325.567mil,1105mil) on Top Layer And Track (303mil,1079mil)(303mil,1131mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad C5-1(325.567mil,1105mil) on Top Layer And Track (303mil,1079mil)(345mil,1079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad C5-1(325.567mil,1105mil) on Top Layer And Track (303mil,1131mil)(345mil,1131mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad C5-2(396.433mil,1105mil) on Top Layer And Track (377mil,1079mil)(419mil,1079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad C5-2(396.433mil,1105mil) on Top Layer And Track (377mil,1131mil)(419mil,1131mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.819mil < 10mil) Between Pad C5-2(396.433mil,1105mil) on Top Layer And Track (419mil,1079mil)(419mil,1131mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad C6-1(-1239.433mil,1105mil) on Top Layer And Track (-1262mil,1079mil)(-1220mil,1079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.819mil < 10mil) Between Pad C6-1(-1239.433mil,1105mil) on Top Layer And Track (-1262mil,1079mil)(-1262mil,1131mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad C6-1(-1239.433mil,1105mil) on Top Layer And Track (-1262mil,1131mil)(-1220mil,1131mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.819mil < 10mil) Between Pad C6-2(-1168.567mil,1105mil) on Top Layer And Track (-1146mil,1079mil)(-1146mil,1131mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad C6-2(-1168.567mil,1105mil) on Top Layer And Track (-1188mil,1079mil)(-1146mil,1079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad C6-2(-1168.567mil,1105mil) on Top Layer And Track (-1188mil,1131mil)(-1146mil,1131mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad C7-1(-2164.433mil,1105mil) on Top Layer And Track (-2187mil,1079mil)(-2145mil,1079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.819mil < 10mil) Between Pad C7-1(-2164.433mil,1105mil) on Top Layer And Track (-2187mil,1079mil)(-2187mil,1131mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad C7-1(-2164.433mil,1105mil) on Top Layer And Track (-2187mil,1131mil)(-2145mil,1131mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.819mil < 10mil) Between Pad C7-2(-2093.567mil,1105mil) on Top Layer And Track (-2071mil,1079mil)(-2071mil,1131mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad C7-2(-2093.567mil,1105mil) on Top Layer And Track (-2113mil,1079mil)(-2071mil,1079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad C7-2(-2093.567mil,1105mil) on Top Layer And Track (-2113mil,1131mil)(-2071mil,1131mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad C8-1(-1994.433mil,1105mil) on Top Layer And Track (-2017mil,1079mil)(-1975mil,1079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.819mil < 10mil) Between Pad C8-1(-1994.433mil,1105mil) on Top Layer And Track (-2017mil,1079mil)(-2017mil,1131mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad C8-1(-1994.433mil,1105mil) on Top Layer And Track (-2017mil,1131mil)(-1975mil,1131mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.819mil < 10mil) Between Pad C8-2(-1923.567mil,1105mil) on Top Layer And Track (-1901mil,1079mil)(-1901mil,1131mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad C8-2(-1923.567mil,1105mil) on Top Layer And Track (-1943mil,1079mil)(-1901mil,1079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad C8-2(-1923.567mil,1105mil) on Top Layer And Track (-1943mil,1131mil)(-1901mil,1131mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad C9-1(-1819.433mil,1105mil) on Top Layer And Track (-1842mil,1079mil)(-1800mil,1079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.819mil < 10mil) Between Pad C9-1(-1819.433mil,1105mil) on Top Layer And Track (-1842mil,1079mil)(-1842mil,1131mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad C9-1(-1819.433mil,1105mil) on Top Layer And Track (-1842mil,1131mil)(-1800mil,1131mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.819mil < 10mil) Between Pad C9-2(-1748.567mil,1105mil) on Top Layer And Track (-1726mil,1079mil)(-1726mil,1131mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad C9-2(-1748.567mil,1105mil) on Top Layer And Track (-1768mil,1079mil)(-1726mil,1079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad C9-2(-1748.567mil,1105mil) on Top Layer And Track (-1768mil,1131mil)(-1726mil,1131mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad H1-1(122.48mil,-285mil) on Multi-Layer And Track (-231.85mil,-310.591mil)(240.591mil,-310.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad H1-2(43.74mil,-285mil) on Multi-Layer And Track (-231.85mil,-310.591mil)(240.591mil,-310.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad H1-3(-35mil,-285mil) on Multi-Layer And Track (-231.85mil,-310.591mil)(240.591mil,-310.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad H1-4(-113.74mil,-285mil) on Multi-Layer And Track (-231.85mil,-310.591mil)(240.591mil,-310.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.997mil < 10mil) Between Pad I1-1(161.732mil,129mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.997mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.728mil < 10mil) Between Pad I1-1(161.732mil,129mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [8.728mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.728mil < 10mil) Between Pad I1-1(161.732mil,129mil) on Top Layer And Track (123.331mil,118.331mil)(148mil,118.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.728mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.728mil < 10mil) Between Pad I1-1(161.732mil,129mil) on Top Layer And Track (123.331mil,143mil)(148mil,118.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.728mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.997mil < 10mil) Between Pad I1-10(338.898mil,129mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.997mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.997mil < 10mil) Between Pad I1-11(358.583mil,129mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.997mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.997mil < 10mil) Between Pad I1-12(378.268mil,129mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.997mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.728mil < 10mil) Between Pad I1-12(378.268mil,129mil) on Top Layer And Track (392mil,118.331mil)(416.669mil,118.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.728mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.997mil < 10mil) Between Pad I1-13(406mil,156.732mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.997mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.728mil < 10mil) Between Pad I1-13(406mil,156.732mil) on Top Layer And Track (416.669mil,118.331mil)(416.669mil,143mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.728mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.997mil < 10mil) Between Pad I1-14(406mil,176.417mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.997mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.997mil < 10mil) Between Pad I1-15(406mil,196.102mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.997mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.997mil < 10mil) Between Pad I1-16(406mil,215.787mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.997mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.996mil < 10mil) Between Pad I1-17(406mil,235.472mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.996mil < 10mil) Between Pad I1-18(406mil,255.157mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.996mil < 10mil) Between Pad I1-19(406mil,274.842mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.997mil < 10mil) Between Pad I1-2(181.417mil,129mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.997mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.996mil < 10mil) Between Pad I1-20(406mil,294.527mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.995mil < 10mil) Between Pad I1-21(406mil,314.213mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.995mil < 10mil) Between Pad I1-22(406mil,333.898mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.995mil < 10mil) Between Pad I1-23(406mil,353.583mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.995mil < 10mil) Between Pad I1-24(406mil,373.268mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.729mil < 10mil) Between Pad I1-24(406mil,373.268mil) on Top Layer And Track (416.669mil,387mil)(416.669mil,411.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.995mil < 10mil) Between Pad I1-25(378.268mil,401mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.728mil < 10mil) Between Pad I1-25(378.268mil,401mil) on Top Layer And Track (392mil,411.669mil)(416.669mil,411.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.728mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.995mil < 10mil) Between Pad I1-26(358.583mil,401mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.995mil < 10mil) Between Pad I1-27(338.898mil,401mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.995mil < 10mil) Between Pad I1-28(319.213mil,401mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.996mil < 10mil) Between Pad I1-29(299.527mil,401mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.997mil < 10mil) Between Pad I1-3(201.102mil,129mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.997mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.996mil < 10mil) Between Pad I1-30(279.842mil,401mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.996mil < 10mil) Between Pad I1-31(260.157mil,401mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.996mil < 10mil) Between Pad I1-32(240.472mil,401mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.997mil < 10mil) Between Pad I1-33(220.787mil,401mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.997mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.997mil < 10mil) Between Pad I1-34(201.102mil,401mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.997mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.997mil < 10mil) Between Pad I1-35(181.417mil,401mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.997mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.997mil < 10mil) Between Pad I1-36(161.732mil,401mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.997mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.728mil < 10mil) Between Pad I1-36(161.732mil,401mil) on Top Layer And Track (123.331mil,411.669mil)(148mil,411.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.728mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.995mil < 10mil) Between Pad I1-37(134mil,373.268mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.729mil < 10mil) Between Pad I1-37(134mil,373.268mil) on Top Layer And Track (123.331mil,387mil)(123.331mil,411.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.995mil < 10mil) Between Pad I1-38(134mil,353.583mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.995mil < 10mil) Between Pad I1-39(134mil,333.898mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.997mil < 10mil) Between Pad I1-4(220.787mil,129mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.997mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.995mil < 10mil) Between Pad I1-40(134mil,314.213mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.995mil < 10mil) Between Pad I1-41(134mil,294.527mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.996mil < 10mil) Between Pad I1-42(134mil,274.842mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.996mil < 10mil) Between Pad I1-43(134mil,255.157mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.996mil < 10mil) Between Pad I1-44(134mil,235.472mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.996mil < 10mil) Between Pad I1-45(134mil,215.787mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.996mil < 10mil) Between Pad I1-46(134mil,196.102mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.996mil < 10mil) Between Pad I1-47(134mil,176.417mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.996mil < 10mil) Between Pad I1-48(134mil,156.732mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.728mil < 10mil) Between Pad I1-48(134mil,156.732mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [8.728mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.728mil < 10mil) Between Pad I1-48(134mil,156.732mil) on Top Layer And Track (123.331mil,118.331mil)(123.331mil,143mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.728mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.728mil < 10mil) Between Pad I1-48(134mil,156.732mil) on Top Layer And Track (123.331mil,143mil)(148mil,118.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.728mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad I1-49(270mil,265mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.997mil < 10mil) Between Pad I1-5(240.472mil,129mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.997mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.997mil < 10mil) Between Pad I1-6(260.157mil,129mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.997mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.997mil < 10mil) Between Pad I1-7(279.842mil,129mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.997mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.997mil < 10mil) Between Pad I1-8(299.527mil,129mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.997mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.997mil < 10mil) Between Pad I1-9(319.213mil,129mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.997mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.731mil < 10mil) Between Pad I2-1(-112.2mil,76.77mil) on Top Layer And Track (-65mil,-100.4mil)(-65mil,100.4mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.731mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.731mil < 10mil) Between Pad I2-2(-112.2mil,51.18mil) on Top Layer And Track (-65mil,-100.4mil)(-65mil,100.4mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.731mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.731mil < 10mil) Between Pad I2-3(-112.2mil,25.59mil) on Top Layer And Track (-65mil,-100.4mil)(-65mil,100.4mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.731mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.716mil < 10mil) Between Pad I2-4(-112.2mil,0mil) on Top Layer And Text "SW2" (-156mil,-78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.716mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.731mil < 10mil) Between Pad I2-4(-112.2mil,0mil) on Top Layer And Track (-65mil,-100.4mil)(-65mil,100.4mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.731mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad I2-5(-112.2mil,-25.59mil) on Top Layer And Text "SW2" (-156mil,-78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.731mil < 10mil) Between Pad I2-5(-112.2mil,-25.59mil) on Top Layer And Track (-65mil,-100.4mil)(-65mil,100.4mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.731mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad I2-6(-112.2mil,-51.18mil) on Top Layer And Text "SW2" (-156mil,-78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.731mil < 10mil) Between Pad I2-6(-112.2mil,-51.18mil) on Top Layer And Track (-65mil,-100.4mil)(-65mil,100.4mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.731mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad I2-7(-112.2mil,-76.77mil) on Top Layer And Text "SW2" (-156mil,-78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.731mil < 10mil) Between Pad I2-7(-112.2mil,-76.77mil) on Top Layer And Track (-65mil,-100.4mil)(-65mil,100.4mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.731mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.165mil < 10mil) Between Pad L1-1(-434.055mil,20mil) on Top Layer And Track (-465mil,100mil)(-410mil,100mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.165mil < 10mil) Between Pad L1-1(-434.055mil,20mil) on Top Layer And Track (-465mil,-60mil)(-410mil,-60mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.291mil < 10mil) Between Pad L1-1(-434.055mil,20mil) on Top Layer And Track (-465mil,-60mil)(-465mil,100mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.291mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.291mil < 10mil) Between Pad L1-2(-315.945mil,20mil) on Top Layer And Track (-285mil,-60mil)(-285mil,100mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.291mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.165mil < 10mil) Between Pad L1-2(-315.945mil,20mil) on Top Layer And Track (-340mil,100mil)(-285mil,100mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.165mil < 10mil) Between Pad L1-2(-315.945mil,20mil) on Top Layer And Track (-340mil,-60mil)(-285mil,-60mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.165mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Pad LED1-1(-1907mil,-948.433mil) on Top Layer And Track (-1879mil,-973mil)(-1879mil,-934mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.174mil < 10mil) Between Pad LED1-1(-1907mil,-948.433mil) on Top Layer And Track (-1907mil,-900mil)(-1883mil,-924mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.685mil < 10mil) Between Pad LED1-1(-1907mil,-948.433mil) on Top Layer And Track (-1931mil,-924mil)(-1883mil,-924mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.174mil < 10mil) Between Pad LED1-1(-1907mil,-948.433mil) on Top Layer And Track (-1931mil,-924mil)(-1907mil,-900mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.819mil < 10mil) Between Pad LED1-1(-1907mil,-948.433mil) on Top Layer And Track (-1935mil,-973mil)(-1879mil,-973mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Pad LED1-1(-1907mil,-948.433mil) on Top Layer And Track (-1935mil,-973mil)(-1935mil,-934mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Pad LED1-2(-1907mil,-877.567mil) on Top Layer And Track (-1879mil,-893mil)(-1879mil,-853mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.685mil < 10mil) Between Pad LED1-2(-1907mil,-877.567mil) on Top Layer And Track (-1907mil,-900mil)(-1883mil,-924mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.685mil < 10mil) Between Pad LED1-2(-1907mil,-877.567mil) on Top Layer And Track (-1931mil,-924mil)(-1907mil,-900mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.819mil < 10mil) Between Pad LED1-2(-1907mil,-877.567mil) on Top Layer And Track (-1935mil,-853mil)(-1879mil,-853mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Pad LED1-2(-1907mil,-877.567mil) on Top Layer And Track (-1935mil,-893mil)(-1935mil,-853mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Pad LED2-1(2808mil,-948.433mil) on Top Layer And Track (2780mil,-973mil)(2780mil,-934mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.819mil < 10mil) Between Pad LED2-1(2808mil,-948.433mil) on Top Layer And Track (2780mil,-973mil)(2836mil,-973mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.174mil < 10mil) Between Pad LED2-1(2808mil,-948.433mil) on Top Layer And Track (2784mil,-924mil)(2808mil,-900mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.685mil < 10mil) Between Pad LED2-1(2808mil,-948.433mil) on Top Layer And Track (2784mil,-924mil)(2832mil,-924mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.174mil < 10mil) Between Pad LED2-1(2808mil,-948.433mil) on Top Layer And Track (2808mil,-900mil)(2832mil,-924mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Pad LED2-1(2808mil,-948.433mil) on Top Layer And Track (2836mil,-973mil)(2836mil,-934mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.819mil < 10mil) Between Pad LED2-2(2808mil,-877.567mil) on Top Layer And Track (2780mil,-853mil)(2836mil,-853mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Pad LED2-2(2808mil,-877.567mil) on Top Layer And Track (2780mil,-893mil)(2780mil,-853mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.685mil < 10mil) Between Pad LED2-2(2808mil,-877.567mil) on Top Layer And Track (2784mil,-924mil)(2808mil,-900mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.685mil < 10mil) Between Pad LED2-2(2808mil,-877.567mil) on Top Layer And Track (2808mil,-900mil)(2832mil,-924mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Pad LED2-2(2808mil,-877.567mil) on Top Layer And Track (2836mil,-893mil)(2836mil,-853mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Pad LED3-1(1963mil,-948.433mil) on Top Layer And Track (1935mil,-973mil)(1935mil,-934mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.819mil < 10mil) Between Pad LED3-1(1963mil,-948.433mil) on Top Layer And Track (1935mil,-973mil)(1991mil,-973mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.174mil < 10mil) Between Pad LED3-1(1963mil,-948.433mil) on Top Layer And Track (1939mil,-924mil)(1963mil,-900mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.685mil < 10mil) Between Pad LED3-1(1963mil,-948.433mil) on Top Layer And Track (1939mil,-924mil)(1987mil,-924mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.174mil < 10mil) Between Pad LED3-1(1963mil,-948.433mil) on Top Layer And Track (1963mil,-900mil)(1987mil,-924mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Pad LED3-1(1963mil,-948.433mil) on Top Layer And Track (1991mil,-973mil)(1991mil,-934mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.819mil < 10mil) Between Pad LED3-2(1963mil,-877.567mil) on Top Layer And Track (1935mil,-853mil)(1991mil,-853mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Pad LED3-2(1963mil,-877.567mil) on Top Layer And Track (1935mil,-893mil)(1935mil,-853mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.685mil < 10mil) Between Pad LED3-2(1963mil,-877.567mil) on Top Layer And Track (1939mil,-924mil)(1963mil,-900mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.685mil < 10mil) Between Pad LED3-2(1963mil,-877.567mil) on Top Layer And Track (1963mil,-900mil)(1987mil,-924mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Pad LED3-2(1963mil,-877.567mil) on Top Layer And Track (1991mil,-893mil)(1991mil,-853mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Pad LED4-1(878mil,-948.433mil) on Top Layer And Track (850mil,-973mil)(850mil,-934mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.819mil < 10mil) Between Pad LED4-1(878mil,-948.433mil) on Top Layer And Track (850mil,-973mil)(906mil,-973mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.174mil < 10mil) Between Pad LED4-1(878mil,-948.433mil) on Top Layer And Track (854mil,-924mil)(878mil,-900mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.685mil < 10mil) Between Pad LED4-1(878mil,-948.433mil) on Top Layer And Track (854mil,-924mil)(902mil,-924mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.174mil < 10mil) Between Pad LED4-1(878mil,-948.433mil) on Top Layer And Track (878mil,-900mil)(902mil,-924mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Pad LED4-1(878mil,-948.433mil) on Top Layer And Track (906mil,-973mil)(906mil,-934mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.819mil < 10mil) Between Pad LED4-2(878mil,-877.567mil) on Top Layer And Track (850mil,-853mil)(906mil,-853mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Pad LED4-2(878mil,-877.567mil) on Top Layer And Track (850mil,-893mil)(850mil,-853mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.685mil < 10mil) Between Pad LED4-2(878mil,-877.567mil) on Top Layer And Track (854mil,-924mil)(878mil,-900mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.685mil < 10mil) Between Pad LED4-2(878mil,-877.567mil) on Top Layer And Track (878mil,-900mil)(902mil,-924mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Pad LED4-2(878mil,-877.567mil) on Top Layer And Track (906mil,-893mil)(906mil,-853mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.126mil < 10mil) Between Pad R10-1(640mil,-907.716mil) on Top Layer And Track (626mil,-928mil)(626mil,-882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.126mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad R10-1(640mil,-907.716mil) on Top Layer And Track (626mil,-928mil)(654mil,-928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.126mil < 10mil) Between Pad R10-1(640mil,-907.716mil) on Top Layer And Track (654mil,-928mil)(654mil,-880mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.126mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Pad R10-2(640mil,-872.283mil) on Top Layer And Track (626mil,-852mil)(654mil,-852mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.126mil < 10mil) Between Pad R10-2(640mil,-872.283mil) on Top Layer And Track (626mil,-882mil)(626mil,-852mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.126mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.126mil < 10mil) Between Pad R10-2(640mil,-872.283mil) on Top Layer And Track (626mil,-928mil)(626mil,-882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.126mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.126mil < 10mil) Between Pad R10-2(640mil,-872.283mil) on Top Layer And Track (654mil,-882mil)(654mil,-852mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.126mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.126mil < 10mil) Between Pad R10-2(640mil,-872.283mil) on Top Layer And Track (654mil,-928mil)(654mil,-880mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.126mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.819mil < 10mil) Between Pad R1-1(609.567mil,885mil) on Top Layer And Track (587mil,859mil)(587mil,911mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad R1-1(609.567mil,885mil) on Top Layer And Track (587mil,859mil)(663mil,859mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad R1-1(609.567mil,885mil) on Top Layer And Track (587mil,911mil)(663mil,911mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad R11-1(-1060.433mil,-875mil) on Top Layer And Track (-1083mil,-849mil)(-1007mil,-849mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad R11-1(-1060.433mil,-875mil) on Top Layer And Track (-1083mil,-901mil)(-1007mil,-901mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.819mil < 10mil) Between Pad R11-1(-1060.433mil,-875mil) on Top Layer And Track (-1083mil,-901mil)(-1083mil,-849mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad R11-2(-989.567mil,-875mil) on Top Layer And Track (-1007mil,-849mil)(-967mil,-849mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad R11-2(-989.567mil,-875mil) on Top Layer And Track (-1007mil,-901mil)(-967mil,-901mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.491mil < 10mil) Between Pad R11-2(-989.567mil,-875mil) on Top Layer And Track (-1083mil,-849mil)(-1007mil,-849mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.491mil < 10mil) Between Pad R11-2(-989.567mil,-875mil) on Top Layer And Track (-1083mil,-901mil)(-1007mil,-901mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.819mil < 10mil) Between Pad R11-2(-989.567mil,-875mil) on Top Layer And Track (-967mil,-901mil)(-967mil,-849mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.491mil < 10mil) Between Pad R1-2(680.433mil,885mil) on Top Layer And Track (587mil,859mil)(663mil,859mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.491mil < 10mil) Between Pad R1-2(680.433mil,885mil) on Top Layer And Track (587mil,911mil)(663mil,911mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad R1-2(680.433mil,885mil) on Top Layer And Track (663mil,859mil)(703mil,859mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad R1-2(680.433mil,885mil) on Top Layer And Track (663mil,911mil)(703mil,911mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.819mil < 10mil) Between Pad R1-2(680.433mil,885mil) on Top Layer And Track (703mil,859mil)(703mil,911mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad R2-1(-534.433mil,1105mil) on Top Layer And Track (-557mil,1079mil)(-481mil,1079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.819mil < 10mil) Between Pad R2-1(-534.433mil,1105mil) on Top Layer And Track (-557mil,1079mil)(-557mil,1131mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad R2-1(-534.433mil,1105mil) on Top Layer And Track (-557mil,1131mil)(-481mil,1131mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.819mil < 10mil) Between Pad R2-2(-463.567mil,1105mil) on Top Layer And Track (-441mil,1079mil)(-441mil,1131mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad R2-2(-463.567mil,1105mil) on Top Layer And Track (-481mil,1079mil)(-441mil,1079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad R2-2(-463.567mil,1105mil) on Top Layer And Track (-481mil,1131mil)(-441mil,1131mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.491mil < 10mil) Between Pad R2-2(-463.567mil,1105mil) on Top Layer And Track (-557mil,1079mil)(-481mil,1079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.491mil < 10mil) Between Pad R2-2(-463.567mil,1105mil) on Top Layer And Track (-557mil,1131mil)(-481mil,1131mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad R3-1(-1764.433mil,575mil) on Top Layer And Track (-1787mil,549mil)(-1711mil,549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.819mil < 10mil) Between Pad R3-1(-1764.433mil,575mil) on Top Layer And Track (-1787mil,549mil)(-1787mil,601mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad R3-1(-1764.433mil,575mil) on Top Layer And Track (-1787mil,601mil)(-1711mil,601mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.819mil < 10mil) Between Pad R3-2(-1693.567mil,575mil) on Top Layer And Track (-1671mil,549mil)(-1671mil,601mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad R3-2(-1693.567mil,575mil) on Top Layer And Track (-1711mil,549mil)(-1671mil,549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad R3-2(-1693.567mil,575mil) on Top Layer And Track (-1711mil,601mil)(-1671mil,601mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.491mil < 10mil) Between Pad R3-2(-1693.567mil,575mil) on Top Layer And Track (-1787mil,549mil)(-1711mil,549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.491mil < 10mil) Between Pad R3-2(-1693.567mil,575mil) on Top Layer And Track (-1787mil,601mil)(-1711mil,601mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R4-1(-2514.433mil,575mil) on Top Layer And Text "T2" (-2594mil,579mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad R4-1(-2514.433mil,575mil) on Top Layer And Track (-2537mil,549mil)(-2461mil,549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.819mil < 10mil) Between Pad R4-1(-2514.433mil,575mil) on Top Layer And Track (-2537mil,549mil)(-2537mil,601mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad R4-1(-2514.433mil,575mil) on Top Layer And Track (-2537mil,601mil)(-2461mil,601mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.819mil < 10mil) Between Pad R4-2(-2443.567mil,575mil) on Top Layer And Track (-2421mil,549mil)(-2421mil,601mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad R4-2(-2443.567mil,575mil) on Top Layer And Track (-2461mil,549mil)(-2421mil,549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad R4-2(-2443.567mil,575mil) on Top Layer And Track (-2461mil,601mil)(-2421mil,601mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.491mil < 10mil) Between Pad R4-2(-2443.567mil,575mil) on Top Layer And Track (-2537mil,549mil)(-2461mil,549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.491mil < 10mil) Between Pad R4-2(-2443.567mil,575mil) on Top Layer And Track (-2537mil,601mil)(-2461mil,601mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad R5-1(-2884.433mil,575mil) on Top Layer And Track (-2907mil,549mil)(-2831mil,549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.819mil < 10mil) Between Pad R5-1(-2884.433mil,575mil) on Top Layer And Track (-2907mil,549mil)(-2907mil,601mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad R5-1(-2884.433mil,575mil) on Top Layer And Track (-2907mil,601mil)(-2831mil,601mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.819mil < 10mil) Between Pad R5-2(-2813.567mil,575mil) on Top Layer And Track (-2791mil,549mil)(-2791mil,601mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad R5-2(-2813.567mil,575mil) on Top Layer And Track (-2831mil,549mil)(-2791mil,549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad R5-2(-2813.567mil,575mil) on Top Layer And Track (-2831mil,601mil)(-2791mil,601mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.491mil < 10mil) Between Pad R5-2(-2813.567mil,575mil) on Top Layer And Track (-2907mil,549mil)(-2831mil,549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.491mil < 10mil) Between Pad R5-2(-2813.567mil,575mil) on Top Layer And Track (-2907mil,601mil)(-2831mil,601mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad R6-1(1379.567mil,-875mil) on Top Layer And Track (1357mil,-849mil)(1433mil,-849mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.819mil < 10mil) Between Pad R6-1(1379.567mil,-875mil) on Top Layer And Track (1357mil,-901mil)(1357mil,-849mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad R6-1(1379.567mil,-875mil) on Top Layer And Track (1357mil,-901mil)(1433mil,-901mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.491mil < 10mil) Between Pad R6-2(1450.433mil,-875mil) on Top Layer And Track (1357mil,-849mil)(1433mil,-849mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.491mil < 10mil) Between Pad R6-2(1450.433mil,-875mil) on Top Layer And Track (1357mil,-901mil)(1433mil,-901mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad R6-2(1450.433mil,-875mil) on Top Layer And Track (1433mil,-849mil)(1473mil,-849mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad R6-2(1450.433mil,-875mil) on Top Layer And Track (1433mil,-901mil)(1473mil,-901mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.819mil < 10mil) Between Pad R6-2(1450.433mil,-875mil) on Top Layer And Track (1473mil,-901mil)(1473mil,-849mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad R7-1(2459.567mil,-875mil) on Top Layer And Track (2437mil,-849mil)(2513mil,-849mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.819mil < 10mil) Between Pad R7-1(2459.567mil,-875mil) on Top Layer And Track (2437mil,-901mil)(2437mil,-849mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad R7-1(2459.567mil,-875mil) on Top Layer And Track (2437mil,-901mil)(2513mil,-901mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.491mil < 10mil) Between Pad R7-2(2530.433mil,-875mil) on Top Layer And Track (2437mil,-849mil)(2513mil,-849mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.491mil < 10mil) Between Pad R7-2(2530.433mil,-875mil) on Top Layer And Track (2437mil,-901mil)(2513mil,-901mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad R7-2(2530.433mil,-875mil) on Top Layer And Track (2513mil,-849mil)(2553mil,-849mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad R7-2(2530.433mil,-875mil) on Top Layer And Track (2513mil,-901mil)(2553mil,-901mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.819mil < 10mil) Between Pad R7-2(2530.433mil,-875mil) on Top Layer And Track (2553mil,-901mil)(2553mil,-849mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad R8-1(2629.567mil,-875mil) on Top Layer And Track (2607mil,-849mil)(2683mil,-849mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.819mil < 10mil) Between Pad R8-1(2629.567mil,-875mil) on Top Layer And Track (2607mil,-901mil)(2607mil,-849mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad R8-1(2629.567mil,-875mil) on Top Layer And Track (2607mil,-901mil)(2683mil,-901mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.491mil < 10mil) Between Pad R8-2(2700.433mil,-875mil) on Top Layer And Track (2607mil,-849mil)(2683mil,-849mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.491mil < 10mil) Between Pad R8-2(2700.433mil,-875mil) on Top Layer And Track (2607mil,-901mil)(2683mil,-901mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad R8-2(2700.433mil,-875mil) on Top Layer And Track (2683mil,-849mil)(2723mil,-849mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad R8-2(2700.433mil,-875mil) on Top Layer And Track (2683mil,-901mil)(2723mil,-901mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.819mil < 10mil) Between Pad R8-2(2700.433mil,-875mil) on Top Layer And Track (2723mil,-901mil)(2723mil,-849mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad R9-1(1784.567mil,-875mil) on Top Layer And Track (1762mil,-849mil)(1838mil,-849mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.819mil < 10mil) Between Pad R9-1(1784.567mil,-875mil) on Top Layer And Track (1762mil,-901mil)(1762mil,-849mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad R9-1(1784.567mil,-875mil) on Top Layer And Track (1762mil,-901mil)(1838mil,-901mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.491mil < 10mil) Between Pad R9-2(1855.433mil,-875mil) on Top Layer And Track (1762mil,-849mil)(1838mil,-849mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.491mil < 10mil) Between Pad R9-2(1855.433mil,-875mil) on Top Layer And Track (1762mil,-901mil)(1838mil,-901mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad R9-2(1855.433mil,-875mil) on Top Layer And Track (1838mil,-849mil)(1878mil,-849mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.299mil < 10mil) Between Pad R9-2(1855.433mil,-875mil) on Top Layer And Track (1838mil,-901mil)(1878mil,-901mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.819mil < 10mil) Between Pad R9-2(1855.433mil,-875mil) on Top Layer And Track (1878mil,-901mil)(1878mil,-849mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.069mil < 10mil) Between Pad SW1-1(-795.775mil,1104.375mil) on Top Layer And Track (-781.323mil,1124.724mil)(-774.118mil,1131.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.069mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.103mil < 10mil) Between Pad SW1-1(-795.775mil,1104.375mil) on Top Layer And Track (-785.929mil,1043.346mil)(-785.929mil,1083.993mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.103mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.442mil < 10mil) Between Pad SW1-2(-642.225mil,1104.375mil) on Top Layer And Track (-652.071mil,1046.013mil)(-652.071mil,1086.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.442mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.069mil < 10mil) Between Pad SW1-2(-642.225mil,1104.375mil) on Top Layer And Track (-663.882mil,1131.929mil)(-656.677mil,1124.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.069mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.074mil < 10mil) Between Pad SW1-3(-795.775mil,1025.635mil) on Top Layer And Track (-781.329mil,1005.282mil)(-774.118mil,998.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.074mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.432mil < 10mil) Between Pad SW1-3(-795.775mil,1025.635mil) on Top Layer And Track (-785.929mil,1043.346mil)(-785.929mil,1083.993mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.432mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.098mil < 10mil) Between Pad SW1-4(-642.225mil,1025.635mil) on Top Layer And Track (-652.071mil,1046.013mil)(-652.071mil,1086.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.098mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.074mil < 10mil) Between Pad SW1-4(-642.225mil,1025.635mil) on Top Layer And Track (-663.882mil,998.071mil)(-656.671mil,1005.282mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.074mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.101mil < 10mil) Between Pad SW1-5(-719.005mil,1127.995mil) on Top Layer And Track (-698.625mil,1131.929mil)(-663.882mil,1131.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.101mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.099mil < 10mil) Between Pad SW1-5(-719.005mil,1127.995mil) on Top Layer And Track (-774.118mil,1131.929mil)(-739.384mil,1131.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.101mil < 10mil) Between Pad SW1-6(-719.005mil,1002.005mil) on Top Layer And Track (-698.625mil,998.071mil)(-663.882mil,998.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.101mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.099mil < 10mil) Between Pad SW1-6(-719.005mil,1002.005mil) on Top Layer And Track (-774.118mil,998.071mil)(-739.384mil,998.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW2-1(-135mil,-170mil) on Top Layer And Text "H1" (-227mil,-225mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.819mil < 10mil) Between Pad SW2-1(-135mil,-170mil) on Top Layer And Track (-91.653mil,-225.394mil)(-91.653mil,-113.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.819mil < 10mil) Between Pad SW2-2(165mil,-170mil) on Top Layer And Track (121.653mil,-225.787mil)(121.653mil,-112.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad T1-1(-2374mil,1210mil) on Top Layer And Track (-2334mil,1220mil)(-2334mil,1330mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Pad T1-1(-2374mil,1210mil) on Top Layer And Track (-2374mil,1240mil)(-2374mil,1270mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad T1-1(-2374mil,1210mil) on Top Layer And Track (-2414mil,1220mil)(-2414mil,1330mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad T1-2(-2374mil,1340mil) on Top Layer And Track (-2334mil,1220mil)(-2334mil,1330mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad T1-2(-2374mil,1340mil) on Top Layer And Track (-2414mil,1220mil)(-2414mil,1330mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad T2-1(-2559mil,395mil) on Top Layer And Track (-2519mil,405mil)(-2519mil,515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Pad T2-1(-2559mil,395mil) on Top Layer And Track (-2559mil,425mil)(-2559mil,455mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad T2-1(-2559mil,395mil) on Top Layer And Track (-2599mil,405mil)(-2599mil,515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad T2-2(-2559mil,525mil) on Top Layer And Track (-2519mil,405mil)(-2519mil,515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.315mil < 10mil) Between Pad T2-2(-2559mil,525mil) on Top Layer And Track (-2537mil,549mil)(-2461mil,549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.315mil < 10mil) Between Pad T2-2(-2559mil,525mil) on Top Layer And Track (-2537mil,549mil)(-2537mil,601mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad T2-2(-2559mil,525mil) on Top Layer And Track (-2599mil,405mil)(-2599mil,515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.468mil < 10mil) Between Pad U1-1(1255mil,768.425mil) on Top Layer And Track (1295mil,523.425mil)(1295mil,769.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.468mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.502mil < 10mil) Between Pad U1-1(1255mil,768.425mil) on Top Layer And Track (1295mil,769.425mil)(1324mil,798.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.502mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.468mil < 10mil) Between Pad U1-10(1255mil,591.26mil) on Top Layer And Track (1295mil,523.425mil)(1295mil,769.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.468mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.468mil < 10mil) Between Pad U1-11(1255mil,571.575mil) on Top Layer And Track (1295mil,523.425mil)(1295mil,769.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.468mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.468mil < 10mil) Between Pad U1-12(1255mil,551.89mil) on Top Layer And Track (1295mil,523.425mil)(1295mil,769.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.468mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.901mil < 10mil) Between Pad U1-13(1323.898mil,482.992mil) on Top Layer And Track (1295mil,523.425mil)(1570mil,523.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.901mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.901mil < 10mil) Between Pad U1-15(1363.268mil,482.992mil) on Top Layer And Track (1295mil,523.425mil)(1570mil,523.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.901mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.901mil < 10mil) Between Pad U1-16(1382.953mil,482.992mil) on Top Layer And Track (1295mil,523.425mil)(1570mil,523.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.901mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.901mil < 10mil) Between Pad U1-17(1402.638mil,482.992mil) on Top Layer And Track (1295mil,523.425mil)(1570mil,523.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.901mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.901mil < 10mil) Between Pad U1-18(1422.323mil,482.992mil) on Top Layer And Track (1295mil,523.425mil)(1570mil,523.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.901mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.901mil < 10mil) Between Pad U1-19(1442.008mil,482.992mil) on Top Layer And Track (1295mil,523.425mil)(1570mil,523.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.901mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.468mil < 10mil) Between Pad U1-2(1255mil,748.74mil) on Top Layer And Track (1295mil,523.425mil)(1295mil,769.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.468mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.901mil < 10mil) Between Pad U1-20(1461.693mil,482.992mil) on Top Layer And Track (1295mil,523.425mil)(1570mil,523.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.901mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.901mil < 10mil) Between Pad U1-21(1481.378mil,482.992mil) on Top Layer And Track (1295mil,523.425mil)(1570mil,523.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.901mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.901mil < 10mil) Between Pad U1-22(1501.063mil,482.992mil) on Top Layer And Track (1295mil,523.425mil)(1570mil,523.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.901mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.901mil < 10mil) Between Pad U1-23(1520.748mil,482.992mil) on Top Layer And Track (1295mil,523.425mil)(1570mil,523.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.901mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.901mil < 10mil) Between Pad U1-24(1540.433mil,482.992mil) on Top Layer And Track (1295mil,523.425mil)(1570mil,523.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.901mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.798mil < 10mil) Between Pad U1-25(1609.331mil,551.89mil) on Top Layer And Track (1570mil,523.425mil)(1570mil,798.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.798mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.798mil < 10mil) Between Pad U1-26(1609.331mil,571.575mil) on Top Layer And Track (1570mil,523.425mil)(1570mil,798.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.798mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.798mil < 10mil) Between Pad U1-27(1609.331mil,591.26mil) on Top Layer And Track (1570mil,523.425mil)(1570mil,798.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.798mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.798mil < 10mil) Between Pad U1-28(1609.331mil,610.945mil) on Top Layer And Track (1570mil,523.425mil)(1570mil,798.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.798mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.798mil < 10mil) Between Pad U1-29(1609.331mil,630.63mil) on Top Layer And Track (1570mil,523.425mil)(1570mil,798.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.798mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.468mil < 10mil) Between Pad U1-3(1255mil,729.055mil) on Top Layer And Track (1295mil,523.425mil)(1295mil,769.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.468mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.798mil < 10mil) Between Pad U1-30(1609.331mil,650.315mil) on Top Layer And Track (1570mil,523.425mil)(1570mil,798.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.798mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.798mil < 10mil) Between Pad U1-31(1609.331mil,670mil) on Top Layer And Track (1570mil,523.425mil)(1570mil,798.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.798mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.798mil < 10mil) Between Pad U1-32(1609.331mil,689.685mil) on Top Layer And Track (1570mil,523.425mil)(1570mil,798.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.798mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.798mil < 10mil) Between Pad U1-33(1609.331mil,709.37mil) on Top Layer And Track (1570mil,523.425mil)(1570mil,798.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.798mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.798mil < 10mil) Between Pad U1-34(1609.331mil,729.055mil) on Top Layer And Track (1570mil,523.425mil)(1570mil,798.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.798mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.798mil < 10mil) Between Pad U1-35(1609.331mil,748.74mil) on Top Layer And Track (1570mil,523.425mil)(1570mil,798.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.798mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.798mil < 10mil) Between Pad U1-36(1609.331mil,768.425mil) on Top Layer And Track (1570mil,523.425mil)(1570mil,798.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.798mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.365mil < 10mil) Between Pad U1-37(1540.433mil,837.323mil) on Top Layer And Track (1324mil,798.425mil)(1570mil,798.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.365mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.365mil < 10mil) Between Pad U1-38(1520.748mil,837.323mil) on Top Layer And Track (1324mil,798.425mil)(1570mil,798.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.365mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.468mil < 10mil) Between Pad U1-4(1255mil,709.37mil) on Top Layer And Track (1295mil,523.425mil)(1295mil,769.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.468mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.365mil < 10mil) Between Pad U1-40(1481.378mil,837.323mil) on Top Layer And Track (1324mil,798.425mil)(1570mil,798.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.365mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.365mil < 10mil) Between Pad U1-41(1461.693mil,837.323mil) on Top Layer And Track (1324mil,798.425mil)(1570mil,798.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.365mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.365mil < 10mil) Between Pad U1-42(1442.008mil,837.323mil) on Top Layer And Track (1324mil,798.425mil)(1570mil,798.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.365mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.365mil < 10mil) Between Pad U1-43(1422.323mil,837.323mil) on Top Layer And Track (1324mil,798.425mil)(1570mil,798.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.365mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.365mil < 10mil) Between Pad U1-44(1402.638mil,837.323mil) on Top Layer And Track (1324mil,798.425mil)(1570mil,798.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.365mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.365mil < 10mil) Between Pad U1-45(1382.953mil,837.323mil) on Top Layer And Track (1324mil,798.425mil)(1570mil,798.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.365mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.365mil < 10mil) Between Pad U1-46(1363.268mil,837.323mil) on Top Layer And Track (1324mil,798.425mil)(1570mil,798.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.365mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.365mil < 10mil) Between Pad U1-47(1343.583mil,837.323mil) on Top Layer And Track (1324mil,798.425mil)(1570mil,798.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.365mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.366mil < 10mil) Between Pad U1-48(1323.898mil,837.323mil) on Top Layer And Track (1295mil,769.425mil)(1324mil,798.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.366mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.366mil < 10mil) Between Pad U1-48(1323.898mil,837.323mil) on Top Layer And Track (1324mil,798.425mil)(1570mil,798.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.366mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.468mil < 10mil) Between Pad U1-5(1255mil,689.685mil) on Top Layer And Track (1295mil,523.425mil)(1295mil,769.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.468mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.468mil < 10mil) Between Pad U1-6(1255mil,670mil) on Top Layer And Track (1295mil,523.425mil)(1295mil,769.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.468mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.468mil < 10mil) Between Pad U1-7(1255mil,650.315mil) on Top Layer And Track (1295mil,523.425mil)(1295mil,769.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.468mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.468mil < 10mil) Between Pad U1-8(1255mil,630.63mil) on Top Layer And Track (1295mil,523.425mil)(1295mil,769.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.468mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.468mil < 10mil) Between Pad U1-9(1255mil,610.945mil) on Top Layer And Track (1295mil,523.425mil)(1295mil,769.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.468mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Pad U2-1(2245mil,-875mil) on Top Layer And Track (2275.118mil,-979mil)(2275.118mil,-851mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.488mil < 10mil) Between Pad U2-2(2245mil,-900.591mil) on Top Layer And Track (2275.118mil,-979mil)(2275.118mil,-851mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.488mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.488mil < 10mil) Between Pad U2-3(2245mil,-926.181mil) on Top Layer And Track (2275.118mil,-979mil)(2275.118mil,-851mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.488mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.488mil < 10mil) Between Pad U2-4(2245mil,-951.772mil) on Top Layer And Track (2275.118mil,-979mil)(2275.118mil,-851mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.488mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.543mil < 10mil) Between Pad U2-5(2359.173mil,-951.772mil) on Top Layer And Track (2330mil,-979mil)(2330mil,-851mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.543mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.543mil < 10mil) Between Pad U2-6(2359.173mil,-926.181mil) on Top Layer And Track (2330mil,-979mil)(2330mil,-851mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.543mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.543mil < 10mil) Between Pad U2-7(2359.173mil,-900.591mil) on Top Layer And Track (2330mil,-979mil)(2330mil,-851mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.543mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.543mil < 10mil) Between Pad U2-8(2359.173mil,-875mil) on Top Layer And Track (2330mil,-979mil)(2330mil,-851mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.543mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-1(-248.11mil,405mil) on Top Layer And Track (-210.71mil,229.61mil)(-210.71mil,430.4mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.896mil < 10mil) Between Pad U3-1(-248.11mil,405mil) on Top Layer And Track (-210.71mil,430.39mil)(-161.5mil,430.39mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.896mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-2(-248.11mil,355mil) on Top Layer And Track (-210.71mil,229.61mil)(-210.71mil,430.4mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-3(-248.11mil,305mil) on Top Layer And Track (-210.71mil,229.61mil)(-210.71mil,430.4mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-4(-248.11mil,255mil) on Top Layer And Track (-210.71mil,229.61mil)(-210.71mil,430.4mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.896mil < 10mil) Between Pad U3-4(-248.11mil,255mil) on Top Layer And Track (-210.71mil,229.61mil)(-49.29mil,229.61mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.896mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.896mil < 10mil) Between Pad U3-5(-11.89mil,255mil) on Top Layer And Track (-210.71mil,229.61mil)(-49.29mil,229.61mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.896mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-5(-11.89mil,255mil) on Top Layer And Track (-49.29mil,229.6mil)(-49.29mil,430.39mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-6(-11.89mil,305mil) on Top Layer And Track (-49.29mil,229.6mil)(-49.29mil,430.39mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-7(-11.89mil,355mil) on Top Layer And Track (-49.29mil,229.6mil)(-49.29mil,430.39mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-8(-11.89mil,405mil) on Top Layer And Track (-49.29mil,229.6mil)(-49.29mil,430.39mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.896mil < 10mil) Between Pad U3-8(-11.89mil,405mil) on Top Layer And Track (-98.5mil,430.39mil)(-49.29mil,430.39mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.896mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.746mil < 10mil) Between Pad USB1-6(1145mil,-165mil) on Multi-Layer And Track (1144.606mil,-110mil)(1144.606mil,-50mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.746mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.738mil < 10mil) Between Pad USB1-6(1145mil,-165mil) on Multi-Layer And Track (1145mil,-255mil)(1145mil,-220mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.738mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.906mil < 10mil) Between Pad X1-1(882.756mil,790mil) on Top Layer And Track (867.008mil,764.409mil)(867.008mil,815.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad X1-1(882.756mil,790mil) on Top Layer And Track (867.008mil,764.409mil)(992.992mil,764.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad X1-1(882.756mil,790mil) on Top Layer And Track (867.008mil,815.591mil)(992.992mil,815.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad X1-2(930mil,790mil) on Top Layer And Track (867.008mil,764.409mil)(992.992mil,764.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad X1-2(930mil,790mil) on Top Layer And Track (867.008mil,815.591mil)(992.992mil,815.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad X1-3(977.244mil,790mil) on Top Layer And Track (867.008mil,764.409mil)(992.992mil,764.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad X1-3(977.244mil,790mil) on Top Layer And Track (867.008mil,815.591mil)(992.992mil,815.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.906mil < 10mil) Between Pad X1-3(977.244mil,790mil) on Top Layer And Track (992.992mil,764.409mil)(992.992mil,815.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.906mil]
Rule Violations :436

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (5.951mil < 10mil) Between Arc (-1134.89mil,-140mil) on Top Overlay And Text "+" (-1205.614mil,-209.953mil) on Top Overlay Silk Text to Silk Clearance [5.951mil]
   Violation between Silk To Silk Clearance Constraint: (5.951mil < 10mil) Between Arc (875.11mil,-525mil) on Top Overlay And Text "+" (804.386mil,-594.953mil) on Top Overlay Silk Text to Silk Clearance [5.951mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C11" (-2728mil,635mil) on Top Overlay And Text "T2" (-2594mil,579mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.168mil < 10mil) Between Text "ON" (-47.607mil,-168.151mil) on Top Overlay And Track (-73.601mil,-140.019mil)(103.601mil,-140.019mil) on Top Overlay Silk Text to Silk Clearance [1.168mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R4" (-2530mil,634mil) on Top Overlay And Text "T2" (-2594mil,579mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "SW2" (-156mil,-78mil) on Top Overlay And Track (-65mil,-100.4mil)(-65mil,100.4mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "T2" (-2594mil,579mil) on Top Overlay And Track (-2537mil,549mil)(-2537mil,601mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "T2" (-2594mil,579mil) on Top Overlay And Track (-2537mil,601mil)(-2461mil,601mil) on Top Overlay Silk Text to Silk Clearance [0mil]
Rule Violations :8

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01