# Loading project MIPSassembly
project open /home/stam/mcgill/Fall13/IntroVLSI/project/multmips/multmips
# reading /home/stam/altera/13.0sp1/modelsim_ase/linux/../modelsim.ini
# Loading project multmips
# Compile of mipsMult.sv was successful.
# Compile of mipsMultLay.sv was successful.
# Compile of mipsMultFullSch.sv failed with 1 errors.
# 3 compiles, 1 failed with 1 error. 
# Compile of mipsMult.sv was successful.
# Compile of mipsMultLay.sv was successful.
# Compile of mipsMultFullSch.sv failed with 1 errors.
# 3 compiles, 1 failed with 1 error. 
# Compile of mipsMult.sv was successful.
# Compile of mipsMultLay.sv was successful.
# Compile of mipsMultFullSch.sv was successful.
# 3 compiles, 0 failed with no errors. 
vsim work.testbenchMULTSch
# vsim work.testbenchMULTSch 
# Loading sv_std.std
# Loading work.mipsMultFullSch_sv_unit
# Loading work.testbenchMULTSch
# Loading work.mips
# Loading work.mips8__controller
# Loading work.mips8__PLAmult_Cell
# Loading work.muddlib07__a2o1_1x
# Loading work.mips8__aludec
# Loading work.muddlib07__inv_1x
# Loading work.muddlib07__nand2_1x
# Loading work.muddlib07__nor2_1x
# Loading work.muddlib07__flopr_c_1x
# Loading work.mips8__datapath
# Loading work.mips8__BoothMultiplier
# Loading work.wordlib8__CPA
# Loading work.wordlib8__HalfAdder_LC
# Loading work.muddlib07__and2_1x
# Loading work.muddlib07__xor2_1x
# Loading work.muddlib07__fulladder_LC
# Loading work.wordlib8__PPGen_wordslice
# Loading work.wordlib8__PPGen_9bits
# Loading work.wordlib8__HalfAdder_MK
# Loading work.wordlib8__NAND8_reducer
# Loading work.muddlib07__or4_1x
# Loading work.wordlib8__PPGen_1bit
# Loading work.muddlib07__a22o2_1x
# Loading work.muddlib07__nand3_1x
# Loading work.wordlib8__PPR
# Loading work.wordlib8__FTC
# Loading work.muddlib07__fulladder
# Loading work.wordlib8__mbe_4x
# Loading work.wordlib8__mbe_1x
# Loading work.muddlib07__buf_1x
# Loading work.muddlib07__xnor2_1x
# Loading work.wordlib8__mux2_1x_8
# Loading work.muddlib07__invbuf_4x
# Loading work.muddlib07__inv_4x
# Loading work.muddlib07__mux2_dp_1x
# Loading work.mips8__alu
# Loading work.wordlib8__adder_8
# Loading work.wordlib8__and2_1x_8
# Loading work.muddlib07__and2_1x_AM
# Loading work.mips8__condinv
# Loading work.wordlib8__inv_1x_8
# Loading work.wordlib8__mux4_1x_8
# Loading work.muddlib07__mux4_dp_1x
# Loading work.wordlib8__or2_1x_8
# Loading work.muddlib07__or2_1x
# Loading work.mips8__yzdetect_8
# Loading work.wordlib8__flop_1x_8
# Loading work.muddlib07__clkinvbufdual_4x
# Loading work.muddlib07__clkinvbuf_4x
# Loading work.muddlib07__flop_dp_1x
# Loading work.wordlib8__flopen_1x_8
# Loading work.muddlib07__flopen_dp_1x
# Loading work.muddlib07__mux2_c_1x
# Loading work.wordlib8__mux3_1x_8
# Loading work.muddlib07__mux3_dp_1x
# Loading work.wordlib8__flopenr_1x_8
# Loading work.muddlib07__flopenr_dp_1x
# Loading work.mips8__regramarray_dp
# Loading work.mips8__regramvector0_dp
# Loading work.mips8__regram_zipper
# Loading work.muddlib07__nand5_1x
# Loading work.mips8__regram0
# Loading work.mips8__regramvector_dp
# Loading work.mips8__regram_8
# Loading work.mips8__regram_dp
# Loading work.exmemory
add wave -position end  sim:/testbenchMULTSch/dut/datapath_0/alucontrol
add wave -position end  sim:/testbenchMULTSch/dut/datapath_0/alusrca
add wave -position end  sim:/testbenchMULTSch/dut/datapath_0/alusrcb
add wave -position end  sim:/testbenchMULTSch/dut/datapath_0/iord
add wave -position end  sim:/testbenchMULTSch/dut/datapath_0/irwrite
add wave -position end  sim:/testbenchMULTSch/dut/datapath_0/lb
add wave -position end  sim:/testbenchMULTSch/dut/datapath_0/memdata
add wave -position end  sim:/testbenchMULTSch/dut/datapath_0/memtoreg
add wave -position end  sim:/testbenchMULTSch/dut/datapath_0/muldst
add wave -position end  sim:/testbenchMULTSch/dut/datapath_0/mulop
add wave -position end  sim:/testbenchMULTSch/dut/datapath_0/pcen
add wave -position end  sim:/testbenchMULTSch/dut/datapath_0/pcsrc
add wave -position end  sim:/testbenchMULTSch/dut/datapath_0/ph1
add wave -position end  sim:/testbenchMULTSch/dut/datapath_0/ph2
add wave -position end  sim:/testbenchMULTSch/dut/datapath_0/regdst
add wave -position end  sim:/testbenchMULTSch/dut/datapath_0/regwrite
add wave -position end  sim:/testbenchMULTSch/dut/datapath_0/reset
add wave -position end  sim:/testbenchMULTSch/dut/datapath_0/zero
add wave -position end  sim:/testbenchMULTSch/dut/datapath_0/adr
add wave -position end  sim:/testbenchMULTSch/dut/datapath_0/funct
add wave -position end  sim:/testbenchMULTSch/dut/datapath_0/op
add wave -position end  sim:/testbenchMULTSch/dut/datapath_0/writedata
add wave -position end  sim:/testbenchMULTSch/dut/datapath_0/vdd
add wave -position end  sim:/testbenchMULTSch/dut/datapath_0/gnd
add wave -position end  sim:/testbenchMULTSch/dut/datapath_0/a
add wave -position end  sim:/testbenchMULTSch/dut/datapath_0/aluout
add wave -position end  sim:/testbenchMULTSch/dut/datapath_0/aluresult
add wave -position end  sim:/testbenchMULTSch/dut/datapath_0/data
add wave -position end  sim:/testbenchMULTSch/dut/datapath_0/instr
add wave -position end  sim:/testbenchMULTSch/dut/datapath_0/mulout
add wave -position end  sim:/testbenchMULTSch/dut/datapath_0/net_106
add wave -position end  sim:/testbenchMULTSch/dut/datapath_0/net_240
add wave -position end  sim:/testbenchMULTSch/dut/datapath_0/net_268
add wave -position end  sim:/testbenchMULTSch/dut/datapath_0/net_288
add wave -position end  sim:/testbenchMULTSch/dut/datapath_0/net_304
add wave -position end  sim:/testbenchMULTSch/dut/datapath_0/net_307
add wave -position end  sim:/testbenchMULTSch/dut/datapath_0/net_310
add wave -position end  sim:/testbenchMULTSch/dut/datapath_0/pc
add wave -position end  sim:/testbenchMULTSch/dut/datapath_0/rd1
add wave -position end  sim:/testbenchMULTSch/dut/datapath_0/rd2
add wave -position end  sim:/testbenchMULTSch/dut/datapath_0/srca
add wave -position end  sim:/testbenchMULTSch/dut/datapath_0/srcb
run -all
# Break key hit 
# Simulation stop requested.
quit -sim
