EBI=A[27..00],AD[15..00],CS0,CS1,WE,REN
FPGA-CLK=FPGA-CLK
<<<<<<< HEAD
SPI=BACKUP_TX,BACKUP_RX,BACKUP_CLK,BACKUP_CS
=======
SPI=SPI.RX,SPI.TX,SPI.CLK,SPI.CS
>>>>>>> master
