
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.033286                       # Number of seconds simulated
sim_ticks                                 33286121361                       # Number of ticks simulated
final_tick                               604789044480                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 243146                       # Simulator instruction rate (inst/s)
host_op_rate                                   311308                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1744056                       # Simulator tick rate (ticks/s)
host_mem_usage                               16954240                       # Number of bytes of host memory used
host_seconds                                 19085.46                       # Real time elapsed on the host
sim_insts                                  4640559510                       # Number of instructions simulated
sim_ops                                    5941458559                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1263488                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1409024                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       214784                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       211712                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3107072                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2688                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            8064                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1107456                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1107456                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         9871                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        11008                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1678                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           21                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1654                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 24274                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8652                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8652                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        57682                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     37958403                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        49991                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     42330675                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        53836                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      6452659                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        80754                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      6360369                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                93344369                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        57682                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        49991                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        53836                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        80754                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             242263                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          33270803                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               33270803                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          33270803                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        57682                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     37958403                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        49991                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     42330675                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        53836                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      6452659                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        80754                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      6360369                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              126615173                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                79822834                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28426109                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24854927                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1803354                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14213132                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13672616                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2046702                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56841                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33532659                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158164745                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28426109                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15719318                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32566150                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8847897                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3872573                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16530458                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       716348                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     77005687                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.364630                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.171008                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44439537     57.71%     57.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1617364      2.10%     59.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2950729      3.83%     63.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2770808      3.60%     67.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4551875      5.91%     73.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4750241      6.17%     79.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1126807      1.46%     80.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          847444      1.10%     81.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13950882     18.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     77005687                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.356115                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.981447                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34577303                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3753306                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31519636                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       126333                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7029099                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3093064                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5202                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     176997883                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1371                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7029099                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36023781                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1361245                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       426251                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30183203                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1982099                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172346735                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        689736                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       782546                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228848405                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784477719                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784477719                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79952111                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20319                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9936                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5334322                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26506398                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5761591                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        97172                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1997841                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163095383                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19857                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137651328                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       182885                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48962233                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134424161                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     77005687                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.787548                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840773                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26678604     34.64%     34.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14325990     18.60%     53.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12550564     16.30%     69.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7675810      9.97%     79.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8023296     10.42%     89.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4726203      6.14%     96.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2086519      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       556141      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       382560      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     77005687                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         542546     66.31%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        175034     21.39%     87.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       100613     12.30%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107978333     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1084979      0.79%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23687778     17.21%     96.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4890317      3.55%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137651328                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.724461                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             818193                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005944                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353309419                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212077898                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133154092                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138469521                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       337453                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7576324                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          946                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          425                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1408233                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7029099                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         817779                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        53701                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163115243                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       190764                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26506398                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5761591                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9935                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30438                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          191                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          425                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       960814                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1060423                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2021237                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135075127                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22763220                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2576199                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27534652                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20412995                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4771432                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.692187                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133304000                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133154092                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81835702                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199760724                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.668120                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409669                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49504252                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1808106                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     69976588                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.623566                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.319164                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32165897     45.97%     45.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14845139     21.21%     67.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8305825     11.87%     79.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2812028      4.02%     83.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2696749      3.85%     86.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1126606      1.61%     88.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3009747      4.30%     92.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       876568      1.25%     94.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4138029      5.91%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     69976588                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611589                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179499                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4138029                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           228954400                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333266777                       # The number of ROB writes
system.switch_cpus0.timesIdled                  26130                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2817147                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.798228                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.798228                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.252774                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.252774                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624800972                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174551497                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182383814                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                79822834                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        28198058                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     22913332                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1921428                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     11807517                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11008677                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2972623                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        81488                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     28271303                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             156305548                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           28198058                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     13981300                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             34380172                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10326863                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6459314                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         13846367                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       825895                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     77473253                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.492760                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.299721                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        43093081     55.62%     55.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3013570      3.89%     59.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2444336      3.16%     62.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5935820      7.66%     70.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1620297      2.09%     72.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2061461      2.66%     75.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1488026      1.92%     77.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          837450      1.08%     78.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16979212     21.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     77473253                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.353258                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.958156                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        29576644                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6287101                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         33061156                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       224366                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8323981                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4820085                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        38821                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     186890542                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        77251                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8323981                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        31745336                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1272688                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1815057                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         31065851                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3250335                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     180297635                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        27246                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1347163                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1011573                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1004                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    252367259                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    841696062                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    841696062                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    154781288                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        97585947                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37291                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21093                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8923467                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16811215                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8574280                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       134586                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2690652                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         170511540                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35854                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        135450054                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       265469                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     58889543                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    179908100                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5874                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     77473253                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.748346                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.886450                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     27293038     35.23%     35.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16562738     21.38%     56.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10805723     13.95%     70.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8022084     10.35%     80.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6916314      8.93%     89.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3582768      4.62%     94.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3058799      3.95%     98.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       576584      0.74%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       655205      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     77473253                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         792794     71.06%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             8      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        162005     14.52%     85.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       160880     14.42%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    112858645     83.32%     83.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1927895      1.42%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        14990      0.01%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13437200      9.92%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7211324      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     135450054                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.696884                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1115687                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008237                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    349754512                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    229437502                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    132003810                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     136565741                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       509847                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6625728                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2679                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          565                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2204615                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8323981                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         546403                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        73538                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    170547395                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       370437                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16811215                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8574280                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20864                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         65990                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          565                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1145145                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1083053                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2228198                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    133299708                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12613703                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2150341                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19633010                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18812882                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7019307                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.669945                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             132091790                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            132003810                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         86030154                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        242872350                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.653710                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354220                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     90673934                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    111354577                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     59193696                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        29980                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1925572                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     69149272                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.610351                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.135791                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     27225618     39.37%     39.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     19010227     27.49%     66.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7735547     11.19%     78.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4351041      6.29%     84.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3548807      5.13%     89.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1438584      2.08%     91.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1711664      2.48%     94.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       860271      1.24%     95.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3267513      4.73%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     69149272                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     90673934                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     111354577                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16555149                       # Number of memory references committed
system.switch_cpus1.commit.loads             10185484                       # Number of loads committed
system.switch_cpus1.commit.membars              14990                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15999330                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        100334293                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2266726                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3267513                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           236430032                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          349425896                       # The number of ROB writes
system.switch_cpus1.timesIdled                  37469                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2349581                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           90673934                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            111354577                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     90673934                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.880328                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.880328                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.135940                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.135940                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       599647420                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      182420911                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      172440833                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         29980                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                79822834                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        29548491                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24090963                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1974397                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12472696                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11535525                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3187828                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        87416                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     29564234                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             162299584                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           29548491                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     14723353                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             36042304                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10488902                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4801540                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         14594722                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       958350                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     78898337                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.549206                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.295960                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        42856033     54.32%     54.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2384882      3.02%     57.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4439303      5.63%     62.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4447530      5.64%     68.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2749379      3.48%     72.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2205846      2.80%     74.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1371102      1.74%     76.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1285384      1.63%     78.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        17158878     21.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     78898337                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.370176                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.033248                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        30824841                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4746727                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         34623309                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       213556                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8489903                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4998404                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          316                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     194729533                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1575                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8489903                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        33061594                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         926799                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       756737                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         32556870                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3106430                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     187772470                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1293562                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       949275                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    263759664                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    875933935                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    875933935                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    163017422                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       100742119                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        33436                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        16052                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8650051                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     17368982                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8854795                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       111310                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3076852                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         177014208                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        32104                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        140986707                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       278253                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     59886875                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    183163510                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     78898337                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.786941                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.897345                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     26843853     34.02%     34.02% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17204789     21.81%     55.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11393772     14.44%     70.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7445414      9.44%     79.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7853033      9.95%     89.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3773376      4.78%     94.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3006880      3.81%     98.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       679920      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       697300      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     78898337                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         878116     72.58%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        166159     13.73%     86.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       165595     13.69%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    117929865     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1893791      1.34%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16050      0.01%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13644164      9.68%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7502837      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     140986707                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.766245                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1209870                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008581                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    362359873                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    236933504                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    137755671                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     142196577                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       439225                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6741953                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1702                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          317                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2122727                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8489903                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         471397                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        84122                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    177046319                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       354086                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     17368982                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8854795                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        16052                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         66067                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          317                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1236382                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1094699                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2331081                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    139116331                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13013811                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1870375                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20340278                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19722021                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7326467                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.742814                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             137799367                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            137755671                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         87791728                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        251971300                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.725768                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348420                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     94941353                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    116900617                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     60146099                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32104                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1998180                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     70408434                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.660321                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.150616                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     26531046     37.68%     37.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     19809303     28.13%     65.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8232392     11.69%     77.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4100830      5.82%     83.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4094357      5.82%     89.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1655605      2.35%     91.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1660838      2.36%     93.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       888945      1.26%     95.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3435118      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     70408434                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     94941353                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     116900617                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17359097                       # Number of memory references committed
system.switch_cpus2.commit.loads             10627029                       # Number of loads committed
system.switch_cpus2.commit.membars              16052                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16873476                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        105318369                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2411131                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3435118                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           244020032                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          362589014                       # The number of ROB writes
system.switch_cpus2.timesIdled                  28840                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 924497                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           94941353                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            116900617                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     94941353                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.840759                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.840759                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.189401                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.189401                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       624932370                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      191390598                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      178871420                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32104                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                79822834                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        30082187                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     24548638                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2007534                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     12689479                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        11873383                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3111454                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        88408                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     31163598                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             163467849                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           30082187                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     14984837                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             35442123                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       10470027                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4505068                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         15169820                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       770811                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     79556644                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.540536                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.338715                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        44114521     55.45%     55.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2894233      3.64%     59.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         4366137      5.49%     64.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3017117      3.79%     68.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2125821      2.67%     71.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2072937      2.61%     73.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1241637      1.56%     75.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2673060      3.36%     78.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        17051181     21.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     79556644                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.376862                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.047883                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        32050015                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      4724307                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         33841353                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       495545                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8445411                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5063718                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          520                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     195744634                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2430                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8445411                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        33838936                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         467891                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1673269                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         32511441                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2619685                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     189914975                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents       1096919                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       891227                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    266271728                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    883981520                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    883981520                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    164054984                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       102216707                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        34249                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        16335                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          7783309                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     17436637                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      8920715                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       112362                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      2582227                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         177048195                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        32610                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        141463801                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       282207                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     58996639                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    180453724                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           58                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     79556644                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.778152                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.918881                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     28372266     35.66%     35.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     15971513     20.08%     55.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11453634     14.40%     70.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      7635463      9.60%     79.73% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7735957      9.72%     89.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3717566      4.67%     94.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3294772      4.14%     98.27% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       625443      0.79%     99.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       750030      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     79556644                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         767821     70.92%     70.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             8      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     70.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        153016     14.13%     85.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       161870     14.95%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    118304089     83.63%     83.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1790823      1.27%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16276      0.01%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     13912628      9.83%     94.74% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7439985      5.26%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     141463801                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.772222                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1082715                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007654                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    363849165                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    236077914                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    137550195                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     142546516                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       444261                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      6760811                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         5972                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          473                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2137707                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8445411                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         241335                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        46552                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    177080807                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       617824                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     17436637                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      8920715                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        16334                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         39673                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          473                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1219878                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1094952                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2314830                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    138863817                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13006595                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2599981                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            20263894                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        19735648                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7257299                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.739650                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             137610142                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            137550195                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         89102472                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        253053275                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.723194                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.352110                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     95412746                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    117606277                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     59474739                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        32552                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2023444                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     71111233                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.653835                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.177478                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     27116890     38.13%     38.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     20398225     28.68%     66.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      7714620     10.85%     77.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4322835      6.08%     83.75% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3643659      5.12%     88.87% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1632819      2.30%     91.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1558273      2.19%     93.36% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1069358      1.50%     94.86% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3654554      5.14%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     71111233                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     95412746                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     117606277                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              17458828                       # Number of memory references committed
system.switch_cpus3.commit.loads             10675824                       # Number of loads committed
system.switch_cpus3.commit.membars              16276                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17057300                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        105876467                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2430024                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3654554                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           244537695                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          362612894                       # The number of ROB writes
system.switch_cpus3.timesIdled                  16143                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 266190                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           95412746                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            117606277                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     95412746                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.836606                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.836606                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.195306                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.195306                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       623713565                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      191251331                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      179982956                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         32552                       # number of misc regfile writes
system.l20.replacements                          9886                       # number of replacements
system.l20.tagsinuse                            32768                       # Cycle average of tags in use
system.l20.total_refs                          303629                       # Total number of references to valid blocks.
system.l20.sampled_refs                         42654                       # Sample count of references to valid blocks.
system.l20.avg_refs                          7.118418                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks         4986.638334                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    14.990510                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  4948.005639                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             1.386700                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         22816.978816                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.152180                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000457                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.151001                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000042                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.696319                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        39666                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  39666                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           14369                       # number of Writeback hits
system.l20.Writeback_hits::total                14369                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        39666                       # number of demand (read+write) hits
system.l20.demand_hits::total                   39666                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        39666                       # number of overall hits
system.l20.overall_hits::total                  39666                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         9871                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 9886                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         9871                       # number of demand (read+write) misses
system.l20.demand_misses::total                  9886                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         9871                       # number of overall misses
system.l20.overall_misses::total                 9886                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2400767                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1561634299                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1564035066                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2400767                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1561634299                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1564035066                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2400767                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1561634299                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1564035066                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49537                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49552                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        14369                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            14369                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49537                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49552                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49537                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49552                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.199265                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.199508                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.199265                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.199508                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.199265                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.199508                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 160051.133333                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 158204.264917                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 158207.067166                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 160051.133333                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 158204.264917                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 158207.067166                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 160051.133333                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 158204.264917                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 158207.067166                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2608                       # number of writebacks
system.l20.writebacks::total                     2608                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         9871                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            9886                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         9871                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             9886                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         9871                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            9886                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2228979                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1448976782                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1451205761                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2228979                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1448976782                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1451205761                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2228979                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1448976782                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1451205761                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.199265                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.199508                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.199265                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.199508                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.199265                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.199508                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 148598.600000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 146791.285787                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 146794.028019                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 148598.600000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 146791.285787                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 146794.028019                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 148598.600000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 146791.285787                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 146794.028019                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         11021                       # number of replacements
system.l21.tagsinuse                            32768                       # Cycle average of tags in use
system.l21.total_refs                          969619                       # Total number of references to valid blocks.
system.l21.sampled_refs                         43789                       # Sample count of references to valid blocks.
system.l21.avg_refs                         22.142981                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         5756.235110                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    11.758145                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  4661.091402                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst            68.288944                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         22270.626400                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.175666                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000359                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.142245                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.002084                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.679646                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        54905                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  54905                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           21799                       # number of Writeback hits
system.l21.Writeback_hits::total                21799                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        54905                       # number of demand (read+write) hits
system.l21.demand_hits::total                   54905                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        54905                       # number of overall hits
system.l21.overall_hits::total                  54905                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        11008                       # number of ReadReq misses
system.l21.ReadReq_misses::total                11021                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        11008                       # number of demand (read+write) misses
system.l21.demand_misses::total                 11021                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        11008                       # number of overall misses
system.l21.overall_misses::total                11021                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2192851                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1910735468                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1912928319                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2192851                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1910735468                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1912928319                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2192851                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1910735468                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1912928319                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        65913                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              65926                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        21799                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            21799                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        65913                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               65926                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        65913                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              65926                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.167008                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.167172                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.167008                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.167172                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.167008                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.167172                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 168680.846154                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 173576.986555                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 173571.211233                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 168680.846154                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 173576.986555                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 173571.211233                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 168680.846154                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 173576.986555                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 173571.211233                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2928                       # number of writebacks
system.l21.writebacks::total                     2928                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        11008                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           11021                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        11008                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            11021                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        11008                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           11021                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2044002                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1783709722                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1785753724                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2044002                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1783709722                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1785753724                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2044002                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1783709722                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1785753724                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.167008                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.167172                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.167008                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.167172                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.167008                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.167172                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 157230.923077                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 162037.583757                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 162031.913982                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 157230.923077                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 162037.583757                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 162031.913982                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 157230.923077                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 162037.583757                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 162031.913982                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          1692                       # number of replacements
system.l22.tagsinuse                            32768                       # Cycle average of tags in use
system.l22.total_refs                          504935                       # Total number of references to valid blocks.
system.l22.sampled_refs                         34460                       # Sample count of references to valid blocks.
system.l22.avg_refs                         14.652786                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks         6355.134104                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    13.995856                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   822.461275                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst            92.017135                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data         25484.391629                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.193943                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000427                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.025100                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.002808                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.777722                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        35234                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  35234                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10612                       # number of Writeback hits
system.l22.Writeback_hits::total                10612                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        35234                       # number of demand (read+write) hits
system.l22.demand_hits::total                   35234                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        35234                       # number of overall hits
system.l22.overall_hits::total                  35234                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         1678                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 1692                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         1678                       # number of demand (read+write) misses
system.l22.demand_misses::total                  1692                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         1678                       # number of overall misses
system.l22.overall_misses::total                 1692                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1956725                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    274924704                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      276881429                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1956725                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    274924704                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       276881429                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1956725                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    274924704                       # number of overall miss cycles
system.l22.overall_miss_latency::total      276881429                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        36912                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              36926                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10612                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10612                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        36912                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               36926                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        36912                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              36926                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.045459                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.045821                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.045459                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.045821                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.045459                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.045821                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 139766.071429                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 163840.705602                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 163641.506501                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 139766.071429                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 163840.705602                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 163641.506501                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 139766.071429                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 163840.705602                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 163641.506501                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                1575                       # number of writebacks
system.l22.writebacks::total                     1575                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         1678                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            1692                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         1678                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             1692                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         1678                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            1692                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1798105                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    255765972                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    257564077                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1798105                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    255765972                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    257564077                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1798105                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    255765972                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    257564077                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.045459                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.045821                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.045459                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.045821                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.045459                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.045821                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 128436.071429                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 152423.106079                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 152224.631797                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 128436.071429                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 152423.106079                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 152224.631797                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 128436.071429                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 152423.106079                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 152224.631797                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          1675                       # number of replacements
system.l23.tagsinuse                     32767.897165                       # Cycle average of tags in use
system.l23.total_refs                          426074                       # Total number of references to valid blocks.
system.l23.sampled_refs                         34443                       # Sample count of references to valid blocks.
system.l23.avg_refs                         12.370409                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks         8638.820464                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    18.129258                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   818.828152                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.inst           151.419388                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data         23140.699903                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.263636                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000553                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.024989                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.inst            0.004621                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.706198                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999997                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        29999                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  29999                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           10116                       # number of Writeback hits
system.l23.Writeback_hits::total                10116                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           16                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   16                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.data        30015                       # number of demand (read+write) hits
system.l23.demand_hits::total                   30015                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        30015                       # number of overall hits
system.l23.overall_hits::total                  30015                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           21                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         1652                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 1673                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            2                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           21                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         1654                       # number of demand (read+write) misses
system.l23.demand_misses::total                  1675                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           21                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         1654                       # number of overall misses
system.l23.overall_misses::total                 1675                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3193957                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    263370670                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      266564627                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       177985                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       177985                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3193957                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    263548655                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       266742612                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3193957                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    263548655                       # number of overall miss cycles
system.l23.overall_miss_latency::total      266742612                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           21                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        31651                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              31672                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        10116                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            10116                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           18                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           21                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        31669                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               31690                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           21                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        31669                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              31690                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.052194                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.052823                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data     0.111111                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total        0.111111                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.052228                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.052856                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.052228                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.052856                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 152093.190476                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 159425.345036                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 159333.309623                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 88992.500000                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 88992.500000                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 152093.190476                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 159340.178356                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 159249.320597                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 152093.190476                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 159340.178356                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 159249.320597                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                1541                       # number of writebacks
system.l23.writebacks::total                     1541                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           21                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         1652                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            1673                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            2                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           21                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         1654                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             1675                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           21                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         1654                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            1675                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      2954239                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    244530116                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    247484355                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       155325                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       155325                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      2954239                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    244685441                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    247639680                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      2954239                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    244685441                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    247639680                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.052194                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.052823                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.111111                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total     0.111111                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.052228                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.052856                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.052228                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.052856                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 140678.047619                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 148020.651332                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 147928.484758                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 77662.500000                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 77662.500000                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 140678.047619                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 147935.574970                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 147844.585075                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 140678.047619                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 147935.574970                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 147844.585075                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.990505                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016562554                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1875576.667897                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.990505                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024023                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868575                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16530440                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16530440                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16530440                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16530440                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16530440                       # number of overall hits
system.cpu0.icache.overall_hits::total       16530440                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           18                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           18                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           18                       # number of overall misses
system.cpu0.icache.overall_misses::total           18                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3090515                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3090515                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3090515                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3090515                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3090515                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3090515                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16530458                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16530458                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16530458                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16530458                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16530458                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16530458                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 171695.277778                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 171695.277778                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 171695.277778                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 171695.277778                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 171695.277778                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 171695.277778                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2416044                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2416044                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2416044                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2416044                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2416044                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2416044                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 161069.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 161069.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 161069.600000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 161069.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 161069.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 161069.600000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49537                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246461329                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49793                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4949.718414                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.285407                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.714593                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825334                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174666                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20678568                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20678568                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9931                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9931                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25012060                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25012060                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25012060                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25012060                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       143232                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       143232                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       143232                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        143232                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       143232                       # number of overall misses
system.cpu0.dcache.overall_misses::total       143232                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  11312097433                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  11312097433                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  11312097433                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  11312097433                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  11312097433                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  11312097433                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20821800                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20821800                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9931                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9931                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25155292                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25155292                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25155292                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25155292                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.006879                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006879                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005694                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005694                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005694                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005694                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 78977.445215                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 78977.445215                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 78977.445215                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 78977.445215                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 78977.445215                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 78977.445215                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        14369                       # number of writebacks
system.cpu0.dcache.writebacks::total            14369                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        93695                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        93695                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        93695                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        93695                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        93695                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        93695                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49537                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49537                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49537                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49537                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49537                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49537                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1841118835                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1841118835                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1841118835                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1841118835                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1841118835                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1841118835                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002379                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002379                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001969                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001969                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001969                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001969                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 37166.538850                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 37166.538850                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 37166.538850                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 37166.538850                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 37166.538850                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 37166.538850                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996868                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1100819762                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2219394.681452                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996868                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13846348                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13846348                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13846348                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13846348                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13846348                       # number of overall hits
system.cpu1.icache.overall_hits::total       13846348                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2858519                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2858519                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2858519                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2858519                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2858519                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2858519                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13846367                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13846367                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13846367                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13846367                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13846367                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13846367                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 150448.368421                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 150448.368421                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 150448.368421                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 150448.368421                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 150448.368421                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 150448.368421                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2205851                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2205851                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2205851                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2205851                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2205851                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2205851                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 169680.846154                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 169680.846154                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 169680.846154                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 169680.846154                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 169680.846154                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 169680.846154                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 65913                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               192153134                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 66169                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2903.975185                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.107207                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.892793                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.898856                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.101144                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9577272                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9577272                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6339685                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6339685                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        20503                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        20503                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        14990                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        14990                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15916957                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15916957                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15916957                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15916957                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       141808                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       141808                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       141808                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        141808                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       141808                       # number of overall misses
system.cpu1.dcache.overall_misses::total       141808                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   7583733560                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7583733560                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   7583733560                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   7583733560                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   7583733560                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   7583733560                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9719080                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9719080                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6339685                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6339685                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        20503                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        20503                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        14990                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        14990                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16058765                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16058765                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16058765                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16058765                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014591                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014591                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008831                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008831                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008831                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008831                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 53478.883843                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 53478.883843                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 53478.883843                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 53478.883843                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 53478.883843                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 53478.883843                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        21799                       # number of writebacks
system.cpu1.dcache.writebacks::total            21799                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        75895                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        75895                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        75895                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        75895                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        75895                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        75895                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        65913                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        65913                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        65913                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        65913                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        65913                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        65913                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2344207374                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2344207374                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2344207374                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2344207374                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2344207374                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2344207374                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006782                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006782                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004104                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004104                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004104                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004104                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 35565.174912                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 35565.174912                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 35565.174912                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 35565.174912                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 35565.174912                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 35565.174912                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.995851                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1099234390                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2374156.349892                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.995851                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022429                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741981                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     14594706                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14594706                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     14594706                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14594706                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     14594706                       # number of overall hits
system.cpu2.icache.overall_hits::total       14594706                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2453354                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2453354                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2453354                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2453354                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2453354                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2453354                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     14594722                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14594722                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     14594722                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14594722                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     14594722                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14594722                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 153334.625000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 153334.625000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 153334.625000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 153334.625000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 153334.625000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 153334.625000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1970725                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1970725                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1970725                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1970725                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1970725                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1970725                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 140766.071429                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 140766.071429                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 140766.071429                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 140766.071429                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 140766.071429                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 140766.071429                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 36912                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               181220945                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 37168                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4875.724952                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   232.453910                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    23.546090                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.908023                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.091977                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9931916                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9931916                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6700483                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6700483                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16052                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16052                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16052                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16052                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16632399                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16632399                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16632399                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16632399                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        95391                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        95391                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        95391                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         95391                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        95391                       # number of overall misses
system.cpu2.dcache.overall_misses::total        95391                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   3376915661                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   3376915661                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   3376915661                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   3376915661                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   3376915661                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   3376915661                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10027307                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10027307                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6700483                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6700483                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16052                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16052                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16052                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16052                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16727790                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16727790                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16727790                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16727790                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009513                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009513                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005703                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005703                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005703                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005703                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 35400.778491                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 35400.778491                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 35400.778491                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 35400.778491                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 35400.778491                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 35400.778491                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10612                       # number of writebacks
system.cpu2.dcache.writebacks::total            10612                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        58479                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        58479                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        58479                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        58479                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        58479                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        58479                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        36912                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        36912                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        36912                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        36912                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        36912                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        36912                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    514215899                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    514215899                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    514215899                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    514215899                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    514215899                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    514215899                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003681                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003681                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002207                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002207                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002207                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002207                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 13930.859856                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 13930.859856                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 13930.859856                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 13930.859856                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 13930.859856                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 13930.859856                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               464.129251                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1103111083                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   467                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2362122.233405                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    18.129251                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.029053                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.743797                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     15169796                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       15169796                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     15169796                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        15169796                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     15169796                       # number of overall hits
system.cpu3.icache.overall_hits::total       15169796                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           24                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           24                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           24                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            24                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           24                       # number of overall misses
system.cpu3.icache.overall_misses::total           24                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3861271                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3861271                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3861271                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3861271                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3861271                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3861271                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     15169820                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     15169820                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     15169820                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     15169820                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     15169820                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     15169820                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 160886.291667                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 160886.291667                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 160886.291667                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 160886.291667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 160886.291667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 160886.291667                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           21                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           21                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           21                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           21                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           21                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           21                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3215142                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3215142                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3215142                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3215142                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3215142                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3215142                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst       153102                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total       153102                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst       153102                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total       153102                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst       153102                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total       153102                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 31669                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               176274194                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 31925                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               5521.509601                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   230.931104                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    25.068896                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.902075                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.097925                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9905843                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9905843                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6750094                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6750094                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        16312                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        16312                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16276                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16276                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16655937                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16655937                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16655937                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16655937                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        63675                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        63675                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           88                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           88                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        63763                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         63763                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        63763                       # number of overall misses
system.cpu3.dcache.overall_misses::total        63763                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1792518654                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1792518654                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      2612519                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      2612519                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1795131173                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1795131173                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1795131173                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1795131173                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9969518                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9969518                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6750182                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6750182                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        16312                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        16312                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16276                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16276                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16719700                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16719700                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16719700                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16719700                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006387                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006387                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000013                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.003814                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.003814                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.003814                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.003814                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 28151.058563                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 28151.058563                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 29687.715909                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 29687.715909                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 28153.179320                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 28153.179320                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 28153.179320                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 28153.179320                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        10116                       # number of writebacks
system.cpu3.dcache.writebacks::total            10116                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        32024                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        32024                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           70                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           70                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        32094                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        32094                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        32094                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        32094                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        31651                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        31651                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           18                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        31669                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        31669                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        31669                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        31669                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    505124187                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    505124187                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       297543                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       297543                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    505421730                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    505421730                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    505421730                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    505421730                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003175                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003175                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001894                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001894                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001894                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001894                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 15959.185713                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 15959.185713                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 16530.166667                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 16530.166667                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 15959.510247                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 15959.510247                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 15959.510247                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 15959.510247                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
