
---------- Begin Simulation Statistics ----------
final_tick                                  246281000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 127120                       # Simulator instruction rate (inst/s)
host_mem_usage                                 859960                       # Number of bytes of host memory used
host_op_rate                                   129627                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     7.87                       # Real time elapsed on the host
host_tick_rate                               31306542                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000001                       # Number of instructions simulated
sim_ops                                       1019737                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000246                       # Number of seconds simulated
sim_ticks                                   246281000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             76.460986                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  139120                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               181949                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             13379                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            179599                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 13                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             311                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              298                       # Number of indirect misses.
system.cpu.branchPred.lookups                  223134                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     759                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           58                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    394509                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   410776                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             13130                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     152825                       # Number of branches committed
system.cpu.commit.bw_lim_events                 29256                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              56                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          359762                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1000087                       # Number of instructions committed
system.cpu.commit.committedOps                1019823                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       398446                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.559501                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.116437                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       177897     44.65%     44.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        57303     14.38%     59.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        24254      6.09%     65.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        16001      4.02%     69.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         3750      0.94%     70.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         4086      1.03%     71.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         4762      1.20%     72.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        81137     20.36%     92.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        29256      7.34%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       398446                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  374                       # Number of function calls committed.
system.cpu.commit.int_insts                    810701                       # Number of committed integer instructions.
system.cpu.commit.loads                        256051                       # Number of loads committed
system.cpu.commit.membars                          48                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           10      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           571430     56.03%     56.03% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            6238      0.61%     56.64% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                7      0.00%     56.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           4094      0.40%     57.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp          15846      1.55%     58.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           6163      0.60%     59.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult         21987      2.16%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc        21987      2.16%     63.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv             22      0.00%     63.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc          2070      0.20%     63.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     63.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              32      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              37      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              40      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     63.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           2082      0.20%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     63.94% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          256051     25.11%     89.04% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         111727     10.96%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1019823                       # Class of committed instruction
system.cpu.commit.refs                         367778                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                    110709                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000001                       # Number of Instructions Simulated
system.cpu.committedOps                       1019737                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.492563                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.492563                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                 87379                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   255                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               130655                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1555283                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   110683                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    220458                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  13171                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   869                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 16809                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      223134                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    105001                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        304888                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   679                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           54                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1564561                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   26840                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.453006                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             130135                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             139892                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        3.176367                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             448500                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.576936                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.473905                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   178633     39.83%     39.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    29914      6.67%     46.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    12030      2.68%     49.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    21771      4.85%     54.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     6454      1.44%     55.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     5976      1.33%     56.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    16758      3.74%     60.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    86987     19.40%     79.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    89977     20.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               448500                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           44063                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                13299                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   179190                       # Number of branches executed
system.cpu.iew.exec_nop                          8325                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.511707                       # Inst execution rate
system.cpu.iew.exec_refs                       433082                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     113117                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   37330                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                332948                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 79                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             16614                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               124507                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1380011                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                319965                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             11657                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1237174                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     29                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  1339                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  13171                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  1378                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           518                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               87                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           20                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           63                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        76872                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        12780                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             20                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        10933                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           2366                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1445313                       # num instructions consuming a value
system.cpu.iew.wb_count                       1206669                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.606058                       # average fanout of values written-back
system.cpu.iew.wb_producers                    875943                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.449776                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1215812                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1461172                       # number of integer regfile reads
system.cpu.int_regfile_writes                  827095                       # number of integer regfile writes
system.cpu.ipc                               2.030199                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.030199                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                11      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                734363     58.80%     58.80% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 6242      0.50%     59.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    11      0.00%     59.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4094      0.33%     59.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp               15848      1.27%     60.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                6164      0.49%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult              22006      1.76%     63.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc           21992      1.76%     64.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                  22      0.00%     64.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc               2094      0.17%     65.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     65.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   38      0.00%     65.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     65.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   41      0.00%     65.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   44      0.00%     65.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     65.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2086      0.17%     65.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     65.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     65.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     65.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     65.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     65.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     65.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     65.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     65.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     65.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     65.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     65.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     65.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     65.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     65.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     65.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     65.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     65.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     65.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     65.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     65.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     65.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     65.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     65.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     65.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     65.27% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               320335     25.65%     90.92% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              113446      9.08%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1248837                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        1373                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.001099                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     219     15.95%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                  146     10.63%     26.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     26.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     26.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     26.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     26.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     26.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     26.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.15%     26.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.15%     26.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     26.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     26.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     26.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     26.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     26.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     26.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     26.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     26.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     26.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     26.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     26.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     26.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     26.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     26.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     26.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     26.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     26.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     26.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     26.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     26.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     26.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     26.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     26.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     26.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     26.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     26.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     26.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     26.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     26.88% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    707     51.49%     78.37% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   297     21.63%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1134960                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            2717396                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1095843                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1587214                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1371607                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1248837                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  79                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          351840                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               170                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             23                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       294738                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        448500                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.784475                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.819840                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              170701     38.06%     38.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               32665      7.28%     45.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               29837      6.65%     52.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               44231      9.86%     61.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               39061      8.71%     70.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               37138      8.28%     78.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               12282      2.74%     81.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               52501     11.71%     93.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               30084      6.71%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          448500                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.535385                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 115239                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             230315                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       110826                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            136329                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              2061                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               22                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               332948                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              124507                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1114128                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  70292                       # number of misc regfile writes
system.cpu.numCycles                           492563                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   38671                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1206644                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   2880                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   127685                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   1082                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    10                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               2809836                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1467995                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1679894                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    220177                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  33908                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  13171                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 41959                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   473070                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1761475                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           6837                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                329                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     42320                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             85                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups           225058                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      1748411                       # The number of ROB reads
system.cpu.rob.rob_writes                     2809340                       # The number of ROB writes
system.cpu.timesIdled                             442                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                   171206                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   94630                       # number of vector regfile writes
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1870                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         1279                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         3828                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                626                       # Transaction distribution
system.membus.trans_dist::ReadExReq               698                       # Transaction distribution
system.membus.trans_dist::ReadExResp              698                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           626                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           546                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         3194                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3194                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        84736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   84736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1870                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1870    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1870                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2154500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy            6992500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    246281000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1082                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          749                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          441                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              89                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              921                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             921                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           691                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          391                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          546                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          546                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1823                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         4554                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  6377                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        72448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       131904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 204352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             2549                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000392                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.019807                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   2548     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               2549                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            3104000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2241000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1036500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    246281000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  168                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  511                       # number of demand (read+write) hits
system.l2.demand_hits::total                      679                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 168                       # number of overall hits
system.l2.overall_hits::.cpu.data                 511                       # number of overall hits
system.l2.overall_hits::total                     679                       # number of overall hits
system.l2.demand_misses::.cpu.inst                523                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                801                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1324                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               523                       # number of overall misses
system.l2.overall_misses::.cpu.data               801                       # number of overall misses
system.l2.overall_misses::total                  1324                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     42631500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     62342500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        104974000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     42631500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     62342500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       104974000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              691                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             1312                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 2003                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             691                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            1312                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                2003                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.756874                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.610518                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.661008                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.756874                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.610518                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.661008                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 81513.384321                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77830.836454                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79285.498489                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 81513.384321                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77830.836454                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79285.498489                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           523                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           801                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1324                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          523                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          801                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1324                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     37401500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     54332500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     91734000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     37401500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     54332500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     91734000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.756874                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.610518                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.661008                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.756874                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.610518                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.661008                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 71513.384321                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67830.836454                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69285.498489                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 71513.384321                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67830.836454                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69285.498489                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          749                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              749                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          749                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          749                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          441                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              441                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          441                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          441                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               223                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   223                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             698                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 698                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     53688500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      53688500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           921                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               921                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.757872                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.757872                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76917.621777                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76917.621777                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          698                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            698                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     46708500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     46708500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.757872                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.757872                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66917.621777                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66917.621777                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            168                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                168                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          523                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              523                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     42631500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     42631500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          691                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            691                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.756874                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.756874                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 81513.384321                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81513.384321                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          523                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          523                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     37401500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     37401500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.756874                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.756874                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 71513.384321                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71513.384321                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           288                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               288                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          103                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             103                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      8654000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      8654000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          391                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           391                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.263427                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.263427                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84019.417476                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84019.417476                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          103                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          103                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      7624000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      7624000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.263427                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.263427                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74019.417476                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74019.417476                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data          546                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             546                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          546                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           546                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          546                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          546                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data     10402500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     10402500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19052.197802                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19052.197802                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    246281000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   833.932858                       # Cycle average of tags in use
system.l2.tags.total_refs                        3281                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1430                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.294406                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.385132                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       465.104661                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       338.443065                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000927                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.014194                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.010328                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.025450                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1430                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          629                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          799                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.043640                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     32046                       # Number of tag accesses
system.l2.tags.data_accesses                    32046                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    246281000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          33472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          51264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              84736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        33472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33472                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             523                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             801                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1324                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         135909794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         208152476                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             344062270                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    135909794                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        135909794                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        135909794                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        208152476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            344062270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       523.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       801.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000576500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                2664                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1324                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1324                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                54                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                71                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                71                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               41                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.22                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     12534000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    6620000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                37359000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9466.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28216.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1092                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.48                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1324                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     731                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     410                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          231                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    366.268398                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   216.154176                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   363.811773                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           71     30.74%     30.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           51     22.08%     52.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           38     16.45%     69.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            8      3.46%     72.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            5      2.16%     74.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      3.46%     78.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      1.73%     80.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      1.30%     81.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           43     18.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          231                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  84736                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   84736                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       344.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    344.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.69                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     244456000                       # Total gap between requests
system.mem_ctrls.avgGap                     184634.44                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        33472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        51264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 135909794.096986770630                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 208152476.236494094133                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          523                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          801                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     15870000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     21489000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     30344.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     26827.72                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    82.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               692580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               364320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             5804820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     19053840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         41633370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         59512320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          127061250                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        515.919823                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    154198750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      8060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     84022250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               963900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               512325                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             3648540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     19053840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         38418570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         62219520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          124816695                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        506.806026                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    161336250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      8060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     76884750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    246281000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       104136                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           104136                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       104136                       # number of overall hits
system.cpu.icache.overall_hits::total          104136                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          865                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            865                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          865                       # number of overall misses
system.cpu.icache.overall_misses::total           865                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     55188998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     55188998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     55188998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     55188998                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       105001                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       105001                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       105001                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       105001                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008238                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008238                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008238                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008238                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 63802.309827                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 63802.309827                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 63802.309827                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 63802.309827                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          743                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    74.300000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          441                       # number of writebacks
system.cpu.icache.writebacks::total               441                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          174                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          174                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          174                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          174                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          691                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          691                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          691                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          691                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     45458998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     45458998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     45458998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     45458998                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006581                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006581                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006581                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006581                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 65787.261939                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65787.261939                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 65787.261939                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65787.261939                       # average overall mshr miss latency
system.cpu.icache.replacements                    441                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       104136                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          104136                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          865                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           865                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     55188998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     55188998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       105001                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       105001                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008238                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008238                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 63802.309827                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 63802.309827                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          174                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          174                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          691                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          691                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     45458998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     45458998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006581                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006581                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 65787.261939                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65787.261939                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    246281000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           232.006604                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              104827                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               691                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            151.703329                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   232.006604                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.906276                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.906276                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          250                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          210                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.976562                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            210693                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           210693                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    246281000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    246281000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    246281000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    246281000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    246281000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       419944                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           419944                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       419967                       # number of overall hits
system.cpu.dcache.overall_hits::total          419967                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        11214                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          11214                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        11216                       # number of overall misses
system.cpu.dcache.overall_misses::total         11216                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    568943491                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    568943491                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    568943491                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    568943491                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       431158                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       431158                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       431183                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       431183                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.026009                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.026009                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.026012                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.026012                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 50735.107098                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 50735.107098                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 50726.060182                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50726.060182                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        11877                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               614                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.343648                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          749                       # number of writebacks
system.cpu.dcache.writebacks::total               749                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         9358                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         9358                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         9358                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         9358                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1856                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1856                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1858                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1858                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     86513557                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     86513557                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     86676057                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     86676057                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004305                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004305                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004309                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004309                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46612.907866                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46612.907866                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46650.192142                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 46650.192142                       # average overall mshr miss latency
system.cpu.dcache.replacements                    838                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       318791                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          318791                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          685                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           685                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     21425000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     21425000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       319476                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       319476                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002144                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002144                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 31277.372263                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31277.372263                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          296                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          296                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          389                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          389                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     12113500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12113500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001218                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001218                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 31140.102828                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 31140.102828                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       101134                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         101134                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         9984                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         9984                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    530038930                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    530038930                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       111118                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       111118                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.089850                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.089850                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 53088.835136                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 53088.835136                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9062                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9062                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          922                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          922                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     57465496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     57465496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008297                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008297                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 62327.002169                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62327.002169                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           23                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            23                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           25                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           25                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.080000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.080000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       162500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       162500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.080000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.080000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        81250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        81250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           19                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           19                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          545                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          545                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data     17479561                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     17479561                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          564                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          564                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.966312                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.966312                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32072.588991                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32072.588991                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          545                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          545                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data     16934561                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     16934561                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.966312                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.966312                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31072.588991                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31072.588991                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           55                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           55                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        10500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        10500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           56                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           56                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.017857                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.017857                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        10500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        10500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           48                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           48                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           48                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           48                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    246281000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           708.757130                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              421928                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1858                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            227.087191                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   708.757130                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.692146                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.692146                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1020                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          557                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          421                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            864432                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           864432                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    246281000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    246281000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
