#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Tue Oct 17 15:26:31 2017
# Process ID: 6341
# Current directory: /home/tansei/Desktop/cpu/2017
# Command line: vivado
# Log file: /home/tansei/Desktop/cpu/2017/vivado.log
# Journal file: /home/tansei/Desktop/cpu/2017/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/tansei/Desktop/cpu/2017/1stcore/cpu1/cpu1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.4/data/ip'.
close_project
open_project /home/tansei/Desktop/cpu/2017/1stcore/cpu_sim/cpu_sim.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.4/data/ip'.
open_bd_design {/home/tansei/Desktop/cpu/2017/1stcore/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:sim_clk_gen:1.0 - sim_clk_gen_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - blk_mem_gen_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - blk_mem_gen_1
Adding cell -- user.org:module_ref:top_wrapper:1.0 - top_wrapper_0
Successfully read diagram <design_1> from BD file </home/tansei/Desktop/cpu/2017/1stcore/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd>
update_compile_order -fileset sources_1
make_wrapper -files [get_files /home/tansei/Desktop/cpu/2017/1stcore/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd] -fileset [get_filesets sources_1] -inst_template
make_wrapper -files [get_files /home/tansei/Desktop/cpu/2017/1stcore/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /home/tansei/Desktop/cpu/2017/1stcore/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
set_property top design_1_wrapper [current_fileset]
set_property top design_1_wrapper [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/tansei/Desktop/cpu/2017/1stcore/cpu_sim/cpu_sim.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/tansei/Desktop/cpu/2017/1stcore/cpu_sim/cpu_sim.sim/sim_1/behav/design_1_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported '/home/tansei/Desktop/cpu/2017/1stcore/cpu_sim/cpu_sim.sim/sim_1/behav/fib.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/tansei/Desktop/cpu/2017/1stcore/cpu_sim/cpu_sim.sim/sim_1/behav'
xvlog -m64 --relax -prj design_1_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-311] analyzing module exec
INFO: [VRFC 10-311] analyzing module reg_write
INFO: [VRFC 10-311] analyzing module mem_load
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/1stcore/top_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_wrapper
WARNING: [VRFC 10-756] identifier d_addr2 is used before its declaration [/home/tansei/Desktop/cpu/2017/1stcore/top_wrapper.v:12]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/1stcore/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ipshared/68f7/hdl/sim_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/1stcore/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ip/design_1_sim_clk_gen_0_0/sim/design_1_sim_clk_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sim_clk_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/1stcore/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ip/design_1_top_wrapper_0_0/sim/design_1_top_wrapper_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_top_wrapper_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/1stcore/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/1stcore/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_1_0/sim/design_1_blk_mem_gen_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/1stcore/cpu_sim/cpu_sim.ip_user_files/bd/design_1/hdl/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/1stcore/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/1stcore/cpu_sim/cpu_sim.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/tansei/Desktop/cpu/2017/1stcore/cpu_sim/cpu_sim.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto 849b618e043e4bafbba9aec23c9aca2e --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_3_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-426] cannot find port sw_w on this module [/home/tansei/Desktop/cpu/2017/1stcore/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ip/design_1_top_wrapper_0_0/sim/design_1_top_wrapper_0_0.v:85]
ERROR: [VRFC 10-426] cannot find port sw_n on this module [/home/tansei/Desktop/cpu/2017/1stcore/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ip/design_1_top_wrapper_0_0/sim/design_1_top_wrapper_0_0.v:86]
ERROR: [VRFC 10-426] cannot find port sw_e on this module [/home/tansei/Desktop/cpu/2017/1stcore/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ip/design_1_top_wrapper_0_0/sim/design_1_top_wrapper_0_0.v:87]
ERROR: [VRFC 10-426] cannot find port sw_s on this module [/home/tansei/Desktop/cpu/2017/1stcore/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ip/design_1_top_wrapper_0_0/sim/design_1_top_wrapper_0_0.v:88]
ERROR: [VRFC 10-426] cannot find port sw_w on this module [/home/tansei/Desktop/cpu/2017/1stcore/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ip/design_1_top_wrapper_0_0/sim/design_1_top_wrapper_0_0.v:89]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/tansei/Desktop/cpu/2017/1stcore/cpu_sim/cpu_sim.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/tansei/Desktop/cpu/2017/1stcore/cpu_sim/cpu_sim.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
remove_files  -fileset constrs_1 /home/tansei/Desktop/cpu/2017/1stcore/example.xdc
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/tansei/Desktop/cpu/2017/1stcore/cpu_sim/cpu_sim.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/tansei/Desktop/cpu/2017/1stcore/cpu_sim/cpu_sim.sim/sim_1/behav/design_1_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported '/home/tansei/Desktop/cpu/2017/1stcore/cpu_sim/cpu_sim.sim/sim_1/behav/fib.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/tansei/Desktop/cpu/2017/1stcore/cpu_sim/cpu_sim.sim/sim_1/behav'
xvlog -m64 --relax -prj design_1_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-311] analyzing module exec
INFO: [VRFC 10-311] analyzing module reg_write
INFO: [VRFC 10-311] analyzing module mem_load
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/1stcore/top_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_wrapper
WARNING: [VRFC 10-756] identifier d_addr2 is used before its declaration [/home/tansei/Desktop/cpu/2017/1stcore/top_wrapper.v:12]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/1stcore/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ipshared/68f7/hdl/sim_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/1stcore/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ip/design_1_sim_clk_gen_0_0/sim/design_1_sim_clk_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sim_clk_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/1stcore/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ip/design_1_top_wrapper_0_0/sim/design_1_top_wrapper_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_top_wrapper_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/1stcore/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/1stcore/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_1_0/sim/design_1_blk_mem_gen_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/1stcore/cpu_sim/cpu_sim.ip_user_files/bd/design_1/hdl/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/1stcore/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/1stcore/cpu_sim/cpu_sim.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/tansei/Desktop/cpu/2017/1stcore/cpu_sim/cpu_sim.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto 849b618e043e4bafbba9aec23c9aca2e --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_3_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-426] cannot find port sw_w on this module [/home/tansei/Desktop/cpu/2017/1stcore/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ip/design_1_top_wrapper_0_0/sim/design_1_top_wrapper_0_0.v:85]
ERROR: [VRFC 10-426] cannot find port sw_n on this module [/home/tansei/Desktop/cpu/2017/1stcore/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ip/design_1_top_wrapper_0_0/sim/design_1_top_wrapper_0_0.v:86]
ERROR: [VRFC 10-426] cannot find port sw_e on this module [/home/tansei/Desktop/cpu/2017/1stcore/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ip/design_1_top_wrapper_0_0/sim/design_1_top_wrapper_0_0.v:87]
ERROR: [VRFC 10-426] cannot find port sw_s on this module [/home/tansei/Desktop/cpu/2017/1stcore/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ip/design_1_top_wrapper_0_0/sim/design_1_top_wrapper_0_0.v:88]
ERROR: [VRFC 10-426] cannot find port sw_w on this module [/home/tansei/Desktop/cpu/2017/1stcore/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ip/design_1_top_wrapper_0_0/sim/design_1_top_wrapper_0_0.v:89]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/tansei/Desktop/cpu/2017/1stcore/cpu_sim/cpu_sim.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/tansei/Desktop/cpu/2017/1stcore/cpu_sim/cpu_sim.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_bd_design [get_bd_designs design_1]
close_project
create_project cpu_sim /home/tansei/Desktop/cpu/2017/cpu_sim -part xcku040-ffva1156-2-e
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.4/data/ip'.
set_property board_part xilinx.com:kcu105:part0:1.1 [current_project]
create_bd_design "design_1"
Wrote  : </home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd> 
add_files -norecurse {/home/tansei/Desktop/cpu/2017/1stcore/top.sv /home/tansei/Desktop/cpu/2017/1stcore/top_wrapper.v}
create_bd_cell -type module -reference top_wrapper top_wrapper_0
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'interface_aximm' due to missing master read-channel signals ARADDR ARVALID ARREADY RVALID RREADY.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
delete_bd_objs [get_bd_cells top_wrapper_0]
update_module_reference design_1_top_wrapper_0_0
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'interface_aximm' due to missing master read-channel signals ARADDR ARVALID ARREADY RVALID RREADY.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'interface_aximm' due to missing master read-channel signals ARADDR ARVALID ARREADY RVALID RREADY.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd'
No upgrade is available for '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/ip/design_1_top_wrapper_0_0/design_1_top_wrapper_0_0.xci'
create_bd_cell -type module -reference top_wrapper top_wrapper_0
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:sim_clk_gen:1.0 sim_clk_gen_0
endgroup
connect_bd_net [get_bd_pins sim_clk_gen_0/clk] [get_bd_pins top_wrapper_0/clk]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_0
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
endgroup
set_property location {2.5 553 -44} [get_bd_cells blk_mem_gen_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_1
endgroup
set_property location {3.5 593 64} [get_bd_cells blk_mem_gen_1]
set_property location {3 390 -37} [get_bd_cells blk_mem_gen_0]
set_property location {4 528 -28} [get_bd_cells blk_mem_gen_0]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Write_Depth_A {1024} CONFIG.Enable_A {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Use_RSTA_Pin {false}] [get_bd_cells blk_mem_gen_0]
endgroup
connect_bd_net [get_bd_pins top_wrapper_0/wea] [get_bd_pins blk_mem_gen_0/wea]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/wea is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins blk_mem_gen_0/douta] [get_bd_pins top_wrapper_0/rdata]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/douta is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins blk_mem_gen_0/dina] [get_bd_pins top_wrapper_0/wdata]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/dina is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins blk_mem_gen_0/clka] [get_bd_pins sim_clk_gen_0/clk]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/clka is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins blk_mem_gen_0/addra] [get_bd_pins top_wrapper_0/d_addr]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/addra is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Write_Depth_A {1024} CONFIG.Enable_A {Always_Enabled} CONFIG.Load_Init_File {true} CONFIG.Coe_File {/home/tansei/Desktop/cpu/2017/1stcore/fib.coe} CONFIG.use_bram_block {Stand_Alone} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false}] [get_bd_cells blk_mem_gen_1]
INFO: [IP_Flow 19-3484] Absolute path of file '/home/tansei/Desktop/cpu/2017/1stcore/fib.coe' provided. It will be converted relative to IP Instance files '../../../../../../../1stcore/fib.coe'
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Register_PortA_Output_of_Memory_Primitives {false}] [get_bd_cells blk_mem_gen_1]
connect_bd_net [get_bd_pins blk_mem_gen_1/addra] [get_bd_pins top_wrapper_0/o_addr]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/addra is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins blk_mem_gen_1/douta] [get_bd_pins top_wrapper_0/odata]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/douta is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins blk_mem_gen_1/clka] [get_bd_pins sim_clk_gen_0/clk]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/clka is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
make_wrapper -files [get_files /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd] -top
Verilog Output written to : /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : </home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd> 
add_files -norecurse /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
set_property top design_1_wrapper [current_fileset]
set_property top design_1_wrapper [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
generate_target Simulation [get_files /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block top_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sim_clk_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
Exporting to file /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
export_ip_user_files -of_objects [get_files /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav/fib.coe'
INFO: [SIM-utils-43] Exported '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav/design_1_blk_mem_gen_1_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav'
xvlog -m64 --relax -prj design_1_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-311] analyzing module exec
INFO: [VRFC 10-311] analyzing module reg_write
INFO: [VRFC 10-311] analyzing module mem_load
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/1stcore/top_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_wrapper
INFO: [VRFC 10-2458] undeclared symbol led, assumed default net type wire [/home/tansei/Desktop/cpu/2017/1stcore/top_wrapper.v:24]
WARNING: [VRFC 10-756] identifier d_addr2 is used before its declaration [/home/tansei/Desktop/cpu/2017/1stcore/top_wrapper.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ip/design_1_top_wrapper_0_1/sim/design_1_top_wrapper_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_top_wrapper_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ipshared/68f7/hdl/sim_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ip/design_1_sim_clk_gen_0_0/sim/design_1_sim_clk_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sim_clk_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_1_0/sim/design_1_blk_mem_gen_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.ip_user_files/bd/design_1/hdl/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto 83a9127d3bcd4678ac7657c71b5c8d41 --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_3_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port led [/home/tansei/Desktop/cpu/2017/1stcore/top_wrapper.v:24]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top_wrapper.v" Line 1. Module top_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 75. Module fetch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 88. Module exec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 239. Module reg_write doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 258. Module mem_load doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top_wrapper.v" Line 1. Module top_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 75. Module fetch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 88. Module exec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 239. Module reg_write doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 258. Module mem_load doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_outpu...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module(C_...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5(C_FAMILY="kin...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_0
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module(C_...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5(C_FAMILY="kin...
Compiling module xil_defaultlib.design_1_blk_mem_gen_1_0
Compiling module xil_defaultlib.sim_clk_gen(CLOCK_PERIOD=10,RESE...
Compiling module xil_defaultlib.design_1_sim_clk_gen_0_0
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.exec
Compiling module xil_defaultlib.reg_write
Compiling module xil_defaultlib.mem_load
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_wrapper
Compiling module xil_defaultlib.design_1_top_wrapper_0_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_wrapper_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav/xsim.dir/design_1_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav/xsim.dir/design_1_wrapper_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Oct 17 15:41:24 2017. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 17 15:41:24 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 6474.812 ; gain = 0.000 ; free physical = 10457 ; free virtual = 29618
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_1_wrapper_behav -key {Behavioral:sim_1:Functional:design_1_wrapper} -tclbatch {design_1_wrapper.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source design_1_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Simtcl 6-168] No object found for the given pattern.
WARNING: [Add_Wave-1] No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console.
# run 1000ns
Block Memory Generator module design_1_wrapper.design_1_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module design_1_wrapper.design_1_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_1_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 6517.508 ; gain = 42.695 ; free physical = 10447 ; free virtual = 29616
add_wave {{/design_1_wrapper/design_1_i/blk_mem_gen_0}} 
add_wave {{/design_1_wrapper/design_1_i/blk_mem_gen_1}} 
add_wave {{/design_1_wrapper/design_1_i/top_wrapper_0/inst/t1}} 
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_module_reference design_1_top_wrapper_0_1
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'interface_aximm' due to missing master read-channel signals ARADDR ARVALID ARREADY RVALID RREADY.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'interface_aximm' due to missing master read-channel signals ARADDR ARVALID ARREADY RVALID RREADY.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_top_wrapper_0_1 from top_wrapper_v1_0 1.0 to top_wrapper_v1_0 1.0
Wrote  : </home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd> 
generate_target Simulation [get_files /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd]
Verilog Output written to : /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : </home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block top_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sim_clk_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
Exporting to file /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
export_ip_user_files -of_objects [get_files /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav/fib.coe'
INFO: [SIM-utils-43] Exported '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav/design_1_blk_mem_gen_1_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav'
xvlog -m64 --relax -prj design_1_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-311] analyzing module exec
INFO: [VRFC 10-311] analyzing module reg_write
INFO: [VRFC 10-311] analyzing module mem_load
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/1stcore/top_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_wrapper
INFO: [VRFC 10-2458] undeclared symbol led, assumed default net type wire [/home/tansei/Desktop/cpu/2017/1stcore/top_wrapper.v:24]
WARNING: [VRFC 10-756] identifier d_addr2 is used before its declaration [/home/tansei/Desktop/cpu/2017/1stcore/top_wrapper.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ip/design_1_top_wrapper_0_1/sim/design_1_top_wrapper_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_top_wrapper_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ipshared/68f7/hdl/sim_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ip/design_1_sim_clk_gen_0_0/sim/design_1_sim_clk_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sim_clk_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_1_0/sim/design_1_blk_mem_gen_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.ip_user_files/bd/design_1/hdl/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto 83a9127d3bcd4678ac7657c71b5c8d41 --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_3_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port led [/home/tansei/Desktop/cpu/2017/1stcore/top_wrapper.v:24]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top_wrapper.v" Line 1. Module top_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 89. Module fetch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 102. Module exec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 257. Module reg_write doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 276. Module mem_load doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top_wrapper.v" Line 1. Module top_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 89. Module fetch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 102. Module exec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 257. Module reg_write doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 276. Module mem_load doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_outpu...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module(C_...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5(C_FAMILY="kin...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_0
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module(C_...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5(C_FAMILY="kin...
Compiling module xil_defaultlib.design_1_blk_mem_gen_1_0
Compiling module xil_defaultlib.sim_clk_gen(CLOCK_PERIOD=10,RESE...
Compiling module xil_defaultlib.design_1_sim_clk_gen_0_0
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.exec
Compiling module xil_defaultlib.reg_write
Compiling module xil_defaultlib.mem_load
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_wrapper
Compiling module xil_defaultlib.design_1_top_wrapper_0_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_wrapper_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav/xsim.dir/design_1_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav/xsim.dir/design_1_wrapper_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Oct 17 15:54:40 2017. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 17 15:54:40 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_1_wrapper_behav -key {Behavioral:sim_1:Functional:design_1_wrapper} -tclbatch {design_1_wrapper.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source design_1_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Simtcl 6-168] No object found for the given pattern.
WARNING: [Add_Wave-1] No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console.
# run 1000ns
Block Memory Generator module design_1_wrapper.design_1_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module design_1_wrapper.design_1_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_1_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_wave {{/design_1_wrapper/design_1_i/blk_mem_gen_0}} 
add_wave {{/design_1_wrapper/design_1_i/blk_mem_gen_1}} 
add_wave {{/design_1_wrapper/design_1_i/top_wrapper_0/inst/t1}} 
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:22 . Memory (MB): peak = 6555.258 ; gain = 0.000 ; free physical = 9616 ; free virtual = 29045
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav/fib.coe'
INFO: [SIM-utils-43] Exported '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav/design_1_blk_mem_gen_1_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav'
xvlog -m64 --relax -prj design_1_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-311] analyzing module exec
INFO: [VRFC 10-311] analyzing module reg_write
INFO: [VRFC 10-311] analyzing module mem_load
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/1stcore/top_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_wrapper
INFO: [VRFC 10-2458] undeclared symbol led, assumed default net type wire [/home/tansei/Desktop/cpu/2017/1stcore/top_wrapper.v:24]
WARNING: [VRFC 10-756] identifier d_addr2 is used before its declaration [/home/tansei/Desktop/cpu/2017/1stcore/top_wrapper.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ip/design_1_top_wrapper_0_1/sim/design_1_top_wrapper_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_top_wrapper_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ipshared/68f7/hdl/sim_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ip/design_1_sim_clk_gen_0_0/sim/design_1_sim_clk_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sim_clk_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_1_0/sim/design_1_blk_mem_gen_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.ip_user_files/bd/design_1/hdl/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto 83a9127d3bcd4678ac7657c71b5c8d41 --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_3_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port led [/home/tansei/Desktop/cpu/2017/1stcore/top_wrapper.v:24]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top_wrapper.v" Line 1. Module top_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 89. Module fetch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 102. Module exec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 257. Module reg_write doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 276. Module mem_load doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top_wrapper.v" Line 1. Module top_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 89. Module fetch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 102. Module exec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 257. Module reg_write doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 276. Module mem_load doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_outpu...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module(C_...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5(C_FAMILY="kin...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_0
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module(C_...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5(C_FAMILY="kin...
Compiling module xil_defaultlib.design_1_blk_mem_gen_1_0
Compiling module xil_defaultlib.sim_clk_gen(CLOCK_PERIOD=10,RESE...
Compiling module xil_defaultlib.design_1_sim_clk_gen_0_0
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.exec
Compiling module xil_defaultlib.reg_write
Compiling module xil_defaultlib.mem_load
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_wrapper
Compiling module xil_defaultlib.design_1_top_wrapper_0_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_wrapper_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav/xsim.dir/design_1_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav/xsim.dir/design_1_wrapper_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Oct 17 17:10:28 2017. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 17 17:10:28 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_1_wrapper_behav -key {Behavioral:sim_1:Functional:design_1_wrapper} -tclbatch {design_1_wrapper.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source design_1_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Simtcl 6-168] No object found for the given pattern.
WARNING: [Add_Wave-1] No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console.
# run 1000ns
Block Memory Generator module design_1_wrapper.design_1_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module design_1_wrapper.design_1_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_1_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 6555.258 ; gain = 0.000 ; free physical = 9519 ; free virtual = 28990
add_wave {{/design_1_wrapper/design_1_i/blk_mem_gen_0}} 
add_wave {{/design_1_wrapper/design_1_i/blk_mem_gen_1}} 
add_wave {{/design_1_wrapper/design_1_i/top_wrapper_0/inst/t1}} 
add_wave {{/design_1_wrapper/design_1_i/top_wrapper_0/inst/t1/w1}} 
add_wave {{/design_1_wrapper/design_1_i/top_wrapper_0/inst/t1/l1}} 
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_module_reference design_1_top_wrapper_0_1
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'interface_aximm' due to missing master read-channel signals ARADDR ARVALID ARREADY RVALID RREADY.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'interface_aximm' due to missing master read-channel signals ARADDR ARVALID ARREADY RVALID RREADY.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_top_wrapper_0_1 from top_wrapper_v1_0 1.0 to top_wrapper_v1_0 1.0
Wrote  : </home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd> 
generate_target Simulation [get_files /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd]
Verilog Output written to : /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : </home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block top_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sim_clk_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
Exporting to file /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
export_ip_user_files -of_objects [get_files /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav/fib.coe'
INFO: [SIM-utils-43] Exported '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav/design_1_blk_mem_gen_1_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav'
xvlog -m64 --relax -prj design_1_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-311] analyzing module exec
INFO: [VRFC 10-311] analyzing module reg_write
INFO: [VRFC 10-311] analyzing module mem_load
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/1stcore/top_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_wrapper
INFO: [VRFC 10-2458] undeclared symbol led, assumed default net type wire [/home/tansei/Desktop/cpu/2017/1stcore/top_wrapper.v:24]
WARNING: [VRFC 10-756] identifier d_addr2 is used before its declaration [/home/tansei/Desktop/cpu/2017/1stcore/top_wrapper.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ip/design_1_top_wrapper_0_1/sim/design_1_top_wrapper_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_top_wrapper_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ipshared/68f7/hdl/sim_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ip/design_1_sim_clk_gen_0_0/sim/design_1_sim_clk_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sim_clk_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_1_0/sim/design_1_blk_mem_gen_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.ip_user_files/bd/design_1/hdl/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto 83a9127d3bcd4678ac7657c71b5c8d41 --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_3_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port led [/home/tansei/Desktop/cpu/2017/1stcore/top_wrapper.v:24]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top_wrapper.v" Line 1. Module top_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 89. Module fetch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 102. Module exec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 257. Module reg_write doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 276. Module mem_load doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top_wrapper.v" Line 1. Module top_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 89. Module fetch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 102. Module exec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 257. Module reg_write doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 276. Module mem_load doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_outpu...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module(C_...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5(C_FAMILY="kin...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_0
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module(C_...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5(C_FAMILY="kin...
Compiling module xil_defaultlib.design_1_blk_mem_gen_1_0
Compiling module xil_defaultlib.sim_clk_gen(CLOCK_PERIOD=10,RESE...
Compiling module xil_defaultlib.design_1_sim_clk_gen_0_0
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.exec
Compiling module xil_defaultlib.reg_write
Compiling module xil_defaultlib.mem_load
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_wrapper
Compiling module xil_defaultlib.design_1_top_wrapper_0_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_wrapper_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav/xsim.dir/design_1_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav/xsim.dir/design_1_wrapper_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Oct 17 17:35:27 2017. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 17 17:35:27 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_1_wrapper_behav -key {Behavioral:sim_1:Functional:design_1_wrapper} -tclbatch {design_1_wrapper.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source design_1_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Simtcl 6-168] No object found for the given pattern.
WARNING: [Add_Wave-1] No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console.
# run 1000ns
Block Memory Generator module design_1_wrapper.design_1_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module design_1_wrapper.design_1_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_1_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_wave {{/design_1_wrapper/design_1_i/blk_mem_gen_0}} 
add_wave {{/design_1_wrapper/design_1_i/blk_mem_gen_1}} 
add_wave {{/design_1_wrapper/design_1_i/top_wrapper_0/inst/t1}} 
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_module_reference design_1_top_wrapper_0_1
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'interface_aximm' due to missing master read-channel signals ARADDR ARVALID ARREADY RVALID RREADY.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'interface_aximm' due to missing master read-channel signals ARADDR ARVALID ARREADY RVALID RREADY.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_top_wrapper_0_1 from top_wrapper_v1_0 1.0 to top_wrapper_v1_0 1.0
Wrote  : </home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd> 
generate_target Simulation [get_files /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd]
Verilog Output written to : /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : </home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block top_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sim_clk_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
Exporting to file /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
export_ip_user_files -of_objects [get_files /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav/fib.coe'
INFO: [SIM-utils-43] Exported '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav/design_1_blk_mem_gen_1_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav'
xvlog -m64 --relax -prj design_1_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-311] analyzing module exec
INFO: [VRFC 10-311] analyzing module reg_write
INFO: [VRFC 10-311] analyzing module mem_load
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/1stcore/top_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_wrapper
INFO: [VRFC 10-2458] undeclared symbol led, assumed default net type wire [/home/tansei/Desktop/cpu/2017/1stcore/top_wrapper.v:24]
WARNING: [VRFC 10-756] identifier d_addr2 is used before its declaration [/home/tansei/Desktop/cpu/2017/1stcore/top_wrapper.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ip/design_1_top_wrapper_0_1/sim/design_1_top_wrapper_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_top_wrapper_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ipshared/68f7/hdl/sim_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ip/design_1_sim_clk_gen_0_0/sim/design_1_sim_clk_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sim_clk_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_1_0/sim/design_1_blk_mem_gen_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.ip_user_files/bd/design_1/hdl/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto 83a9127d3bcd4678ac7657c71b5c8d41 --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_3_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port led [/home/tansei/Desktop/cpu/2017/1stcore/top_wrapper.v:24]
ERROR: [VRFC 10-1546] variable gpr might have multiple concurrent drivers [/home/tansei/Desktop/cpu/2017/1stcore/top.sv:57]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_module_reference design_1_top_wrapper_0_1
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
CRITICAL WARNING: [HDL 9-806] Syntax error near "always". [/home/tansei/Desktop/cpu/2017/1stcore/top.sv:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near "endmodule". [/home/tansei/Desktop/cpu/2017/1stcore/top.sv:279]
CRITICAL WARNING: [HDL 9-806] Syntax error near "[". [/home/tansei/Desktop/cpu/2017/1stcore/top.sv:287]
CRITICAL WARNING: [HDL 9-806] Syntax error near "always". [/home/tansei/Desktop/cpu/2017/1stcore/top.sv:291]
CRITICAL WARNING: [HDL 9-806] Syntax error near "endmodule". [/home/tansei/Desktop/cpu/2017/1stcore/top.sv:305]
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'interface_aximm' due to missing master read-channel signals ARADDR ARVALID ARREADY RVALID RREADY.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
CRITICAL WARNING: [HDL 9-806] Syntax error near "always". [/home/tansei/Desktop/cpu/2017/1stcore/top.sv:271]
CRITICAL WARNING: [HDL 9-806] Syntax error near "endmodule". [/home/tansei/Desktop/cpu/2017/1stcore/top.sv:279]
CRITICAL WARNING: [HDL 9-806] Syntax error near "[". [/home/tansei/Desktop/cpu/2017/1stcore/top.sv:287]
CRITICAL WARNING: [HDL 9-806] Syntax error near "always". [/home/tansei/Desktop/cpu/2017/1stcore/top.sv:291]
CRITICAL WARNING: [HDL 9-806] Syntax error near "endmodule". [/home/tansei/Desktop/cpu/2017/1stcore/top.sv:305]
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'interface_aximm' due to missing master read-channel signals ARADDR ARVALID ARREADY RVALID RREADY.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_top_wrapper_0_1 from top_wrapper_v1_0 1.0 to top_wrapper_v1_0 1.0
Wrote  : </home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd> 
update_module_reference design_1_top_wrapper_0_1
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'interface_aximm' due to missing master read-channel signals ARADDR ARVALID ARREADY RVALID RREADY.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'interface_aximm' due to missing master read-channel signals ARADDR ARVALID ARREADY RVALID RREADY.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_top_wrapper_0_1 from top_wrapper_v1_0 1.0 to top_wrapper_v1_0 1.0
Wrote  : </home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd> 
generate_target Simulation [get_files /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd]
Verilog Output written to : /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : </home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block top_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sim_clk_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
Exporting to file /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
export_ip_user_files -of_objects [get_files /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav/fib.coe'
INFO: [SIM-utils-43] Exported '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav/design_1_blk_mem_gen_1_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav'
xvlog -m64 --relax -prj design_1_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-311] analyzing module exec
INFO: [VRFC 10-311] analyzing module reg_write
INFO: [VRFC 10-311] analyzing module mem_load
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/1stcore/top_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_wrapper
INFO: [VRFC 10-2458] undeclared symbol led, assumed default net type wire [/home/tansei/Desktop/cpu/2017/1stcore/top_wrapper.v:24]
WARNING: [VRFC 10-756] identifier d_addr2 is used before its declaration [/home/tansei/Desktop/cpu/2017/1stcore/top_wrapper.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ip/design_1_top_wrapper_0_1/sim/design_1_top_wrapper_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_top_wrapper_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ipshared/68f7/hdl/sim_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ip/design_1_sim_clk_gen_0_0/sim/design_1_sim_clk_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sim_clk_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_1_0/sim/design_1_blk_mem_gen_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.ip_user_files/bd/design_1/hdl/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto 83a9127d3bcd4678ac7657c71b5c8d41 --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_3_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port led [/home/tansei/Desktop/cpu/2017/1stcore/top_wrapper.v:24]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top_wrapper.v" Line 1. Module top_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 90. Module fetch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 103. Module exec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 258. Module reg_write doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 282. Module mem_load doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top_wrapper.v" Line 1. Module top_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 90. Module fetch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 103. Module exec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 258. Module reg_write doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 282. Module mem_load doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_outpu...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module(C_...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5(C_FAMILY="kin...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_0
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module(C_...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5(C_FAMILY="kin...
Compiling module xil_defaultlib.design_1_blk_mem_gen_1_0
Compiling module xil_defaultlib.sim_clk_gen(CLOCK_PERIOD=10,RESE...
Compiling module xil_defaultlib.design_1_sim_clk_gen_0_0
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.exec
Compiling module xil_defaultlib.reg_write
Compiling module xil_defaultlib.mem_load
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_wrapper
Compiling module xil_defaultlib.design_1_top_wrapper_0_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_wrapper_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav/xsim.dir/design_1_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav/xsim.dir/design_1_wrapper_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Oct 17 17:45:47 2017. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 17 17:45:47 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_1_wrapper_behav -key {Behavioral:sim_1:Functional:design_1_wrapper} -tclbatch {design_1_wrapper.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source design_1_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Simtcl 6-168] No object found for the given pattern.
WARNING: [Add_Wave-1] No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console.
# run 1000ns
Block Memory Generator module design_1_wrapper.design_1_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module design_1_wrapper.design_1_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_1_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_wave {{/design_1_wrapper/design_1_i/blk_mem_gen_0}} 
add_wave {{/design_1_wrapper/design_1_i/blk_mem_gen_1}} 
add_wave {{/design_1_wrapper/design_1_i/top_wrapper_0}} 
add_wave {{/design_1_wrapper/design_1_i/top_wrapper_0/inst/t1}} 
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_bd_design {/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.FREQ_HZ {10000}] [get_bd_cells sim_clk_gen_0]
endgroup
generate_target Simulation [get_files /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd]
Verilog Output written to : /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : </home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block top_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sim_clk_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
Exporting to file /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
export_ip_user_files -of_objects [get_files /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav/fib.coe'
INFO: [SIM-utils-43] Exported '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav/design_1_blk_mem_gen_1_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav'
xvlog -m64 --relax -prj design_1_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-311] analyzing module exec
INFO: [VRFC 10-311] analyzing module reg_write
INFO: [VRFC 10-311] analyzing module mem_load
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/1stcore/top_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_wrapper
INFO: [VRFC 10-2458] undeclared symbol led, assumed default net type wire [/home/tansei/Desktop/cpu/2017/1stcore/top_wrapper.v:24]
WARNING: [VRFC 10-756] identifier d_addr2 is used before its declaration [/home/tansei/Desktop/cpu/2017/1stcore/top_wrapper.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ip/design_1_top_wrapper_0_1/sim/design_1_top_wrapper_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_top_wrapper_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ipshared/68f7/hdl/sim_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ip/design_1_sim_clk_gen_0_0/sim/design_1_sim_clk_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sim_clk_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_1_0/sim/design_1_blk_mem_gen_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.ip_user_files/bd/design_1/hdl/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto 83a9127d3bcd4678ac7657c71b5c8d41 --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_3_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port led [/home/tansei/Desktop/cpu/2017/1stcore/top_wrapper.v:24]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top_wrapper.v" Line 1. Module top_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 90. Module fetch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 103. Module exec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 258. Module reg_write doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 282. Module mem_load doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top_wrapper.v" Line 1. Module top_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 90. Module fetch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 103. Module exec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 258. Module reg_write doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 282. Module mem_load doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_outpu...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module(C_...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5(C_FAMILY="kin...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_0
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module(C_...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5(C_FAMILY="kin...
Compiling module xil_defaultlib.design_1_blk_mem_gen_1_0
Compiling module xil_defaultlib.sim_clk_gen(CLOCK_PERIOD=10,RESE...
Compiling module xil_defaultlib.design_1_sim_clk_gen_0_0
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.exec
Compiling module xil_defaultlib.reg_write
Compiling module xil_defaultlib.mem_load
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_wrapper
Compiling module xil_defaultlib.design_1_top_wrapper_0_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_wrapper_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav/xsim.dir/design_1_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav/xsim.dir/design_1_wrapper_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Oct 17 17:47:16 2017. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 17 17:47:16 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_1_wrapper_behav -key {Behavioral:sim_1:Functional:design_1_wrapper} -tclbatch {design_1_wrapper.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source design_1_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Simtcl 6-168] No object found for the given pattern.
WARNING: [Add_Wave-1] No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console.
# run 1000ns
Block Memory Generator module design_1_wrapper.design_1_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module design_1_wrapper.design_1_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_1_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_wave {{/design_1_wrapper/design_1_i/blk_mem_gen_0_douta}} 
add_wave {{/design_1_wrapper/design_1_i/blk_mem_gen_0}} 
add_wave {{/design_1_wrapper/design_1_i/blk_mem_gen_1}} 
add_wave {{/design_1_wrapper/design_1_i/top_wrapper_0/inst/t1}} 
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_module_reference design_1_top_wrapper_0_1
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'interface_aximm' due to missing master read-channel signals ARADDR ARVALID ARREADY RVALID RREADY.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'interface_aximm' due to missing master read-channel signals ARADDR ARVALID ARREADY RVALID RREADY.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_top_wrapper_0_1 from top_wrapper_v1_0 1.0 to top_wrapper_v1_0 1.0
Wrote  : </home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd> 
generate_target Simulation [get_files /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd]
Verilog Output written to : /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : </home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block top_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sim_clk_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
Exporting to file /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
export_ip_user_files -of_objects [get_files /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav/fib.coe'
INFO: [SIM-utils-43] Exported '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav/design_1_blk_mem_gen_1_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav'
xvlog -m64 --relax -prj design_1_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-311] analyzing module exec
INFO: [VRFC 10-311] analyzing module reg_write
INFO: [VRFC 10-311] analyzing module mem_load
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/1stcore/top_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_wrapper
INFO: [VRFC 10-2458] undeclared symbol led, assumed default net type wire [/home/tansei/Desktop/cpu/2017/1stcore/top_wrapper.v:24]
WARNING: [VRFC 10-756] identifier d_addr2 is used before its declaration [/home/tansei/Desktop/cpu/2017/1stcore/top_wrapper.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ip/design_1_top_wrapper_0_1/sim/design_1_top_wrapper_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_top_wrapper_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ipshared/68f7/hdl/sim_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ip/design_1_sim_clk_gen_0_0/sim/design_1_sim_clk_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sim_clk_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_1_0/sim/design_1_blk_mem_gen_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.ip_user_files/bd/design_1/hdl/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto 83a9127d3bcd4678ac7657c71b5c8d41 --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_3_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port led [/home/tansei/Desktop/cpu/2017/1stcore/top_wrapper.v:24]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top_wrapper.v" Line 1. Module top_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 90. Module fetch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 103. Module exec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 258. Module reg_write doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 282. Module mem_load doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top_wrapper.v" Line 1. Module top_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 90. Module fetch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 103. Module exec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 258. Module reg_write doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 282. Module mem_load doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_outpu...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module(C_...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5(C_FAMILY="kin...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_0
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module(C_...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5(C_FAMILY="kin...
Compiling module xil_defaultlib.design_1_blk_mem_gen_1_0
Compiling module xil_defaultlib.sim_clk_gen(CLOCK_PERIOD=10,RESE...
Compiling module xil_defaultlib.design_1_sim_clk_gen_0_0
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.exec
Compiling module xil_defaultlib.reg_write
Compiling module xil_defaultlib.mem_load
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_wrapper
Compiling module xil_defaultlib.design_1_top_wrapper_0_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_wrapper_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav/xsim.dir/design_1_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav/xsim.dir/design_1_wrapper_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Oct 17 17:49:24 2017. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 17 17:49:24 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_1_wrapper_behav -key {Behavioral:sim_1:Functional:design_1_wrapper} -tclbatch {design_1_wrapper.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source design_1_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Simtcl 6-168] No object found for the given pattern.
WARNING: [Add_Wave-1] No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console.
# run 1000ns
Block Memory Generator module design_1_wrapper.design_1_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module design_1_wrapper.design_1_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_1_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_wave {{/design_1_wrapper/design_1_i/blk_mem_gen_0}} 
add_wave {{/design_1_wrapper/design_1_i/blk_mem_gen_1}} 
add_wave {{/design_1_wrapper/design_1_i/top_wrapper_0/inst/t1}} 
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_module_reference design_1_top_wrapper_0_1
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'interface_aximm' due to missing master read-channel signals ARADDR ARVALID ARREADY RVALID RREADY.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'interface_aximm' due to missing master read-channel signals ARADDR ARVALID ARREADY RVALID RREADY.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_top_wrapper_0_1 from top_wrapper_v1_0 1.0 to top_wrapper_v1_0 1.0
Wrote  : </home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd> 
generate_target Simulation [get_files /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd]
Verilog Output written to : /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : </home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block top_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sim_clk_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
Exporting to file /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
export_ip_user_files -of_objects [get_files /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav/fib.coe'
INFO: [SIM-utils-43] Exported '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav/design_1_blk_mem_gen_1_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav'
xvlog -m64 --relax -prj design_1_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-311] analyzing module exec
INFO: [VRFC 10-311] analyzing module reg_write
INFO: [VRFC 10-311] analyzing module mem_load
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/1stcore/top_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_wrapper
INFO: [VRFC 10-2458] undeclared symbol led, assumed default net type wire [/home/tansei/Desktop/cpu/2017/1stcore/top_wrapper.v:24]
WARNING: [VRFC 10-756] identifier d_addr2 is used before its declaration [/home/tansei/Desktop/cpu/2017/1stcore/top_wrapper.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ip/design_1_top_wrapper_0_1/sim/design_1_top_wrapper_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_top_wrapper_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ipshared/68f7/hdl/sim_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ip/design_1_sim_clk_gen_0_0/sim/design_1_sim_clk_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sim_clk_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_1_0/sim/design_1_blk_mem_gen_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.ip_user_files/bd/design_1/hdl/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto 83a9127d3bcd4678ac7657c71b5c8d41 --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_3_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port led [/home/tansei/Desktop/cpu/2017/1stcore/top_wrapper.v:24]
ERROR: [VRFC 10-1546] variable l_valid might have multiple concurrent drivers [/home/tansei/Desktop/cpu/2017/1stcore/top.sv:57]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_module_reference design_1_top_wrapper_0_1
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'interface_aximm' due to missing master read-channel signals ARADDR ARVALID ARREADY RVALID RREADY.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'interface_aximm' due to missing master read-channel signals ARADDR ARVALID ARREADY RVALID RREADY.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_top_wrapper_0_1 from top_wrapper_v1_0 1.0 to top_wrapper_v1_0 1.0
Wrote  : </home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd> 
generate_target Simulation [get_files /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd]
Verilog Output written to : /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : </home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block top_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sim_clk_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
Exporting to file /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
export_ip_user_files -of_objects [get_files /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav/fib.coe'
INFO: [SIM-utils-43] Exported '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav/design_1_blk_mem_gen_1_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav'
xvlog -m64 --relax -prj design_1_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-311] analyzing module exec
INFO: [VRFC 10-311] analyzing module reg_write
INFO: [VRFC 10-311] analyzing module mem_load
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/1stcore/top_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_wrapper
INFO: [VRFC 10-2458] undeclared symbol led, assumed default net type wire [/home/tansei/Desktop/cpu/2017/1stcore/top_wrapper.v:24]
WARNING: [VRFC 10-756] identifier d_addr2 is used before its declaration [/home/tansei/Desktop/cpu/2017/1stcore/top_wrapper.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ip/design_1_top_wrapper_0_1/sim/design_1_top_wrapper_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_top_wrapper_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ipshared/68f7/hdl/sim_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ip/design_1_sim_clk_gen_0_0/sim/design_1_sim_clk_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sim_clk_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_1_0/sim/design_1_blk_mem_gen_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.ip_user_files/bd/design_1/hdl/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto 83a9127d3bcd4678ac7657c71b5c8d41 --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_3_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port led [/home/tansei/Desktop/cpu/2017/1stcore/top_wrapper.v:24]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top_wrapper.v" Line 1. Module top_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 90. Module fetch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 103. Module exec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 261. Module reg_write doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 285. Module mem_load doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top_wrapper.v" Line 1. Module top_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 90. Module fetch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 103. Module exec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 261. Module reg_write doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 285. Module mem_load doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_outpu...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module(C_...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5(C_FAMILY="kin...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_0
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module(C_...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5(C_FAMILY="kin...
Compiling module xil_defaultlib.design_1_blk_mem_gen_1_0
Compiling module xil_defaultlib.sim_clk_gen(CLOCK_PERIOD=10,RESE...
Compiling module xil_defaultlib.design_1_sim_clk_gen_0_0
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.exec
Compiling module xil_defaultlib.reg_write
Compiling module xil_defaultlib.mem_load
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_wrapper
Compiling module xil_defaultlib.design_1_top_wrapper_0_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_wrapper_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav/xsim.dir/design_1_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav/xsim.dir/design_1_wrapper_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Oct 17 17:58:58 2017. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 17 17:58:58 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_1_wrapper_behav -key {Behavioral:sim_1:Functional:design_1_wrapper} -tclbatch {design_1_wrapper.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source design_1_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Simtcl 6-168] No object found for the given pattern.
WARNING: [Add_Wave-1] No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console.
# run 1000ns
Block Memory Generator module design_1_wrapper.design_1_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module design_1_wrapper.design_1_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_1_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_module_reference design_1_top_wrapper_0_1
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'interface_aximm' due to missing master read-channel signals ARADDR ARVALID ARREADY RVALID RREADY.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'interface_aximm' due to missing master read-channel signals ARADDR ARVALID ARREADY RVALID RREADY.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_top_wrapper_0_1 from top_wrapper_v1_0 1.0 to top_wrapper_v1_0 1.0
Wrote  : </home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd> 
generate_target Simulation [get_files /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd]
Verilog Output written to : /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : </home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block top_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sim_clk_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
Exporting to file /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
export_ip_user_files -of_objects [get_files /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav/fib.coe'
INFO: [SIM-utils-43] Exported '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav/design_1_blk_mem_gen_1_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav'
xvlog -m64 --relax -prj design_1_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-311] analyzing module exec
INFO: [VRFC 10-311] analyzing module reg_write
INFO: [VRFC 10-311] analyzing module mem_load
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/1stcore/top_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_wrapper
INFO: [VRFC 10-2458] undeclared symbol led, assumed default net type wire [/home/tansei/Desktop/cpu/2017/1stcore/top_wrapper.v:24]
WARNING: [VRFC 10-756] identifier d_addr2 is used before its declaration [/home/tansei/Desktop/cpu/2017/1stcore/top_wrapper.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ip/design_1_top_wrapper_0_1/sim/design_1_top_wrapper_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_top_wrapper_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ipshared/68f7/hdl/sim_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ip/design_1_sim_clk_gen_0_0/sim/design_1_sim_clk_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sim_clk_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_1_0/sim/design_1_blk_mem_gen_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.ip_user_files/bd/design_1/hdl/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto 83a9127d3bcd4678ac7657c71b5c8d41 --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_3_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port led [/home/tansei/Desktop/cpu/2017/1stcore/top_wrapper.v:24]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top_wrapper.v" Line 1. Module top_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 90. Module fetch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 103. Module exec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 261. Module reg_write doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 285. Module mem_load doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top_wrapper.v" Line 1. Module top_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 90. Module fetch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 103. Module exec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 261. Module reg_write doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 285. Module mem_load doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_outpu...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module(C_...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5(C_FAMILY="kin...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_0
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module(C_...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5(C_FAMILY="kin...
Compiling module xil_defaultlib.design_1_blk_mem_gen_1_0
Compiling module xil_defaultlib.sim_clk_gen(CLOCK_PERIOD=10,RESE...
Compiling module xil_defaultlib.design_1_sim_clk_gen_0_0
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.exec
Compiling module xil_defaultlib.reg_write
Compiling module xil_defaultlib.mem_load
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_wrapper
Compiling module xil_defaultlib.design_1_top_wrapper_0_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_wrapper_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav/xsim.dir/design_1_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav/xsim.dir/design_1_wrapper_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Oct 17 18:06:17 2017. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 17 18:06:17 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_1_wrapper_behav -key {Behavioral:sim_1:Functional:design_1_wrapper} -tclbatch {design_1_wrapper.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source design_1_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Simtcl 6-168] No object found for the given pattern.
WARNING: [Add_Wave-1] No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console.
# run 1000ns
Block Memory Generator module design_1_wrapper.design_1_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module design_1_wrapper.design_1_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_1_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_wave {{/design_1_wrapper/design_1_i/blk_mem_gen_0}} 
add_wave {{/design_1_wrapper/design_1_i/blk_mem_gen_1}} 
add_wave {{/design_1_wrapper/design_1_i/top_wrapper_0/inst/t1}} 
run 10 us
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
Block Memory Generator module design_1_wrapper.design_1_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module design_1_wrapper.design_1_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_module_reference design_1_top_wrapper_0_1
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'interface_aximm' due to missing master read-channel signals ARADDR ARVALID ARREADY RVALID RREADY.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'interface_aximm' due to missing master read-channel signals ARADDR ARVALID ARREADY RVALID RREADY.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_top_wrapper_0_1 from top_wrapper_v1_0 1.0 to top_wrapper_v1_0 1.0
Wrote  : </home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd> 
generate_target Simulation [get_files /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd]
Verilog Output written to : /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : </home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block top_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sim_clk_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
Exporting to file /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
export_ip_user_files -of_objects [get_files /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav/fib.coe'
INFO: [SIM-utils-43] Exported '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav/design_1_blk_mem_gen_1_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav'
xvlog -m64 --relax -prj design_1_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-311] analyzing module exec
INFO: [VRFC 10-311] analyzing module reg_write
INFO: [VRFC 10-311] analyzing module mem_load
ERROR: [VRFC 10-91] enable is not declared [/home/tansei/Desktop/cpu/2017/1stcore/top.sv:294]
ERROR: [VRFC 10-1040] module mem_load ignored due to previous errors [/home/tansei/Desktop/cpu/2017/1stcore/top.sv:285]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_module_reference design_1_top_wrapper_0_1
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'interface_aximm' due to missing master read-channel signals ARADDR ARVALID ARREADY RVALID RREADY.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'interface_aximm' due to missing master read-channel signals ARADDR ARVALID ARREADY RVALID RREADY.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_top_wrapper_0_1 from top_wrapper_v1_0 1.0 to top_wrapper_v1_0 1.0
Wrote  : </home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd> 
generate_target Simulation [get_files /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd]
Verilog Output written to : /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : </home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block top_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sim_clk_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
Exporting to file /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
export_ip_user_files -of_objects [get_files /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav/fib.coe'
INFO: [SIM-utils-43] Exported '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav/design_1_blk_mem_gen_1_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav'
xvlog -m64 --relax -prj design_1_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-311] analyzing module exec
INFO: [VRFC 10-311] analyzing module reg_write
INFO: [VRFC 10-311] analyzing module mem_load
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/1stcore/top_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_wrapper
INFO: [VRFC 10-2458] undeclared symbol led, assumed default net type wire [/home/tansei/Desktop/cpu/2017/1stcore/top_wrapper.v:24]
WARNING: [VRFC 10-756] identifier d_addr2 is used before its declaration [/home/tansei/Desktop/cpu/2017/1stcore/top_wrapper.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ip/design_1_top_wrapper_0_1/sim/design_1_top_wrapper_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_top_wrapper_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ipshared/68f7/hdl/sim_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ip/design_1_sim_clk_gen_0_0/sim/design_1_sim_clk_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sim_clk_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_1_0/sim/design_1_blk_mem_gen_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.ip_user_files/bd/design_1/hdl/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto 83a9127d3bcd4678ac7657c71b5c8d41 --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_3_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port led [/home/tansei/Desktop/cpu/2017/1stcore/top_wrapper.v:24]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top_wrapper.v" Line 1. Module top_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 90. Module fetch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 103. Module exec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 261. Module reg_write doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 285. Module mem_load doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top_wrapper.v" Line 1. Module top_wrapper doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 90. Module fetch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 103. Module exec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 261. Module reg_write doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tansei/Desktop/cpu/2017/1stcore/top.sv" Line 285. Module mem_load doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_output_stage(...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_softecc_outpu...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module(C_...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5(C_FAMILY="kin...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_0
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5_mem_module(C_...
Compiling module blk_mem_gen_v8_3_5.blk_mem_gen_v8_3_5(C_FAMILY="kin...
Compiling module xil_defaultlib.design_1_blk_mem_gen_1_0
Compiling module xil_defaultlib.sim_clk_gen(CLOCK_PERIOD=10,RESE...
Compiling module xil_defaultlib.design_1_sim_clk_gen_0_0
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.exec
Compiling module xil_defaultlib.reg_write
Compiling module xil_defaultlib.mem_load
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_wrapper
Compiling module xil_defaultlib.design_1_top_wrapper_0_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_wrapper_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav/xsim.dir/design_1_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav/xsim.dir/design_1_wrapper_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Oct 17 18:18:45 2017. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 17 18:18:45 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_1_wrapper_behav -key {Behavioral:sim_1:Functional:design_1_wrapper} -tclbatch {design_1_wrapper.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source design_1_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Simtcl 6-168] No object found for the given pattern.
WARNING: [Add_Wave-1] No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console.
# run 1000ns
Block Memory Generator module design_1_wrapper.design_1_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module design_1_wrapper.design_1_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_1_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_wave {{/design_1_wrapper/design_1_i/blk_mem_gen_0}} 
add_wave {{/design_1_wrapper/design_1_i/blk_mem_gen_1}} 
add_wave {{/design_1_wrapper/design_1_i/top_wrapper_0/inst/t1}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
Block Memory Generator module design_1_wrapper.design_1_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module design_1_wrapper.design_1_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_bd_design {/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:floating_point:7.1 floating_point_0
endgroup
startgroup
set_property -dict [list CONFIG.Add_Sub_Value {Add} CONFIG.Maximum_Latency {false} CONFIG.C_Latency {1}] [get_bd_cells floating_point_0]
endgroup
update_module_reference design_1_top_wrapper_0_1
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'interface_aximm' due to missing master read-channel signals ARADDR ARVALID ARREADY RVALID RREADY.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'interface_aximm' due to missing master read-channel signals ARADDR ARVALID ARREADY RVALID RREADY.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading '/home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_top_wrapper_0_1 from top_wrapper_v1_0 1.0 to top_wrapper_v1_0 1.0
Wrote  : </home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/tansei/Desktop/cpu/2017/cpu_sim/cpu_sim.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct 17 18:36:19 2017...
