--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml SupContadorModulo.twx SupContadorModulo.ncd -o
SupContadorModulo.twr SupContadorModulo.pcf -ucf pines.ucf

Design file:              SupContadorModulo.ncd
Physical constraint file: SupContadorModulo.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2016-11-22)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1055 paths analyzed, 60 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.359ns.
--------------------------------------------------------------------------------

Paths for end point uo/cuenta_24 (SLICE_X22Y46.B3), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.641ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uo/cuenta_11 (FF)
  Destination:          uo/cuenta_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.319ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.254 - 0.259)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uo/cuenta_11 to uo/cuenta_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y43.DQ      Tcko                  0.391   uo/cuenta<11>
                                                       uo/cuenta_11
    SLICE_X23Y43.A2      net (fanout=2)        0.629   uo/cuenta<11>
    SLICE_X23Y43.A       Tilo                  0.259   uo/PWR_4_o_cuenta[25]_equal_1_o<25>3
                                                       uo/PWR_4_o_cuenta[25]_equal_1_o<25>4
    SLICE_X21Y44.A5      net (fanout=2)        0.706   uo/PWR_4_o_cuenta[25]_equal_1_o<25>3
    SLICE_X21Y44.A       Tilo                  0.259   uo/cuenta<25>
                                                       uo/PWR_4_o_cuenta[25]_equal_1_o<25>5
    SLICE_X22Y46.B3      net (fanout=13)       0.786   uo/PWR_4_o_cuenta[25]_equal_1_o
    SLICE_X22Y46.CLK     Tas                   0.289   uo/cuenta<24>
                                                       uo/Mcount_cuenta_eqn_241
                                                       uo/cuenta_24
    -------------------------------------------------  ---------------------------
    Total                                      3.319ns (1.198ns logic, 2.121ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.643ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uo/cuenta_8 (FF)
  Destination:          uo/cuenta_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.317ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.254 - 0.259)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uo/cuenta_8 to uo/cuenta_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y43.AQ      Tcko                  0.391   uo/cuenta<11>
                                                       uo/cuenta_8
    SLICE_X23Y43.A1      net (fanout=2)        0.627   uo/cuenta<8>
    SLICE_X23Y43.A       Tilo                  0.259   uo/PWR_4_o_cuenta[25]_equal_1_o<25>3
                                                       uo/PWR_4_o_cuenta[25]_equal_1_o<25>4
    SLICE_X21Y44.A5      net (fanout=2)        0.706   uo/PWR_4_o_cuenta[25]_equal_1_o<25>3
    SLICE_X21Y44.A       Tilo                  0.259   uo/cuenta<25>
                                                       uo/PWR_4_o_cuenta[25]_equal_1_o<25>5
    SLICE_X22Y46.B3      net (fanout=13)       0.786   uo/PWR_4_o_cuenta[25]_equal_1_o
    SLICE_X22Y46.CLK     Tas                   0.289   uo/cuenta<24>
                                                       uo/Mcount_cuenta_eqn_241
                                                       uo/cuenta_24
    -------------------------------------------------  ---------------------------
    Total                                      3.317ns (1.198ns logic, 2.119ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uo/cuenta_7 (FF)
  Destination:          uo/cuenta_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.198ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.254 - 0.256)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uo/cuenta_7 to uo/cuenta_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y42.DQ      Tcko                  0.391   uo/cuenta<7>
                                                       uo/cuenta_7
    SLICE_X23Y43.A3      net (fanout=2)        0.508   uo/cuenta<7>
    SLICE_X23Y43.A       Tilo                  0.259   uo/PWR_4_o_cuenta[25]_equal_1_o<25>3
                                                       uo/PWR_4_o_cuenta[25]_equal_1_o<25>4
    SLICE_X21Y44.A5      net (fanout=2)        0.706   uo/PWR_4_o_cuenta[25]_equal_1_o<25>3
    SLICE_X21Y44.A       Tilo                  0.259   uo/cuenta<25>
                                                       uo/PWR_4_o_cuenta[25]_equal_1_o<25>5
    SLICE_X22Y46.B3      net (fanout=13)       0.786   uo/PWR_4_o_cuenta[25]_equal_1_o
    SLICE_X22Y46.CLK     Tas                   0.289   uo/cuenta<24>
                                                       uo/Mcount_cuenta_eqn_241
                                                       uo/cuenta_24
    -------------------------------------------------  ---------------------------
    Total                                      3.198ns (1.198ns logic, 2.000ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Paths for end point uo/cuenta_23 (SLICE_X22Y46.A4), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uo/cuenta_11 (FF)
  Destination:          uo/cuenta_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.229ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.254 - 0.259)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uo/cuenta_11 to uo/cuenta_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y43.DQ      Tcko                  0.391   uo/cuenta<11>
                                                       uo/cuenta_11
    SLICE_X23Y43.A2      net (fanout=2)        0.629   uo/cuenta<11>
    SLICE_X23Y43.A       Tilo                  0.259   uo/PWR_4_o_cuenta[25]_equal_1_o<25>3
                                                       uo/PWR_4_o_cuenta[25]_equal_1_o<25>4
    SLICE_X21Y44.A5      net (fanout=2)        0.706   uo/PWR_4_o_cuenta[25]_equal_1_o<25>3
    SLICE_X21Y44.A       Tilo                  0.259   uo/cuenta<25>
                                                       uo/PWR_4_o_cuenta[25]_equal_1_o<25>5
    SLICE_X22Y46.A4      net (fanout=13)       0.696   uo/PWR_4_o_cuenta[25]_equal_1_o
    SLICE_X22Y46.CLK     Tas                   0.289   uo/cuenta<24>
                                                       uo/Mcount_cuenta_eqn_231
                                                       uo/cuenta_23
    -------------------------------------------------  ---------------------------
    Total                                      3.229ns (1.198ns logic, 2.031ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uo/cuenta_8 (FF)
  Destination:          uo/cuenta_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.227ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.254 - 0.259)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uo/cuenta_8 to uo/cuenta_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y43.AQ      Tcko                  0.391   uo/cuenta<11>
                                                       uo/cuenta_8
    SLICE_X23Y43.A1      net (fanout=2)        0.627   uo/cuenta<8>
    SLICE_X23Y43.A       Tilo                  0.259   uo/PWR_4_o_cuenta[25]_equal_1_o<25>3
                                                       uo/PWR_4_o_cuenta[25]_equal_1_o<25>4
    SLICE_X21Y44.A5      net (fanout=2)        0.706   uo/PWR_4_o_cuenta[25]_equal_1_o<25>3
    SLICE_X21Y44.A       Tilo                  0.259   uo/cuenta<25>
                                                       uo/PWR_4_o_cuenta[25]_equal_1_o<25>5
    SLICE_X22Y46.A4      net (fanout=13)       0.696   uo/PWR_4_o_cuenta[25]_equal_1_o
    SLICE_X22Y46.CLK     Tas                   0.289   uo/cuenta<24>
                                                       uo/Mcount_cuenta_eqn_231
                                                       uo/cuenta_23
    -------------------------------------------------  ---------------------------
    Total                                      3.227ns (1.198ns logic, 2.029ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uo/cuenta_7 (FF)
  Destination:          uo/cuenta_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.108ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.254 - 0.256)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uo/cuenta_7 to uo/cuenta_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y42.DQ      Tcko                  0.391   uo/cuenta<7>
                                                       uo/cuenta_7
    SLICE_X23Y43.A3      net (fanout=2)        0.508   uo/cuenta<7>
    SLICE_X23Y43.A       Tilo                  0.259   uo/PWR_4_o_cuenta[25]_equal_1_o<25>3
                                                       uo/PWR_4_o_cuenta[25]_equal_1_o<25>4
    SLICE_X21Y44.A5      net (fanout=2)        0.706   uo/PWR_4_o_cuenta[25]_equal_1_o<25>3
    SLICE_X21Y44.A       Tilo                  0.259   uo/cuenta<25>
                                                       uo/PWR_4_o_cuenta[25]_equal_1_o<25>5
    SLICE_X22Y46.A4      net (fanout=13)       0.696   uo/PWR_4_o_cuenta[25]_equal_1_o
    SLICE_X22Y46.CLK     Tas                   0.289   uo/cuenta<24>
                                                       uo/Mcount_cuenta_eqn_231
                                                       uo/cuenta_23
    -------------------------------------------------  ---------------------------
    Total                                      3.108ns (1.198ns logic, 1.910ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------

Paths for end point uo/cuenta_3 (SLICE_X21Y41.D3), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.738ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uo/cuenta_6 (FF)
  Destination:          uo/cuenta_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.216ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.145 - 0.156)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uo/cuenta_6 to uo/cuenta_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y42.CQ      Tcko                  0.391   uo/cuenta<7>
                                                       uo/cuenta_6
    SLICE_X21Y44.D2      net (fanout=2)        0.752   uo/cuenta<6>
    SLICE_X21Y44.D       Tilo                  0.259   uo/cuenta<25>
                                                       uo/PWR_4_o_cuenta[25]_equal_1_o<25>2
    SLICE_X23Y44.A4      net (fanout=2)        0.465   uo/PWR_4_o_cuenta[25]_equal_1_o<25>1
    SLICE_X23Y44.A       Tilo                  0.259   uo/cuenta<14>
                                                       uo/PWR_4_o_cuenta[25]_equal_1_o<25>5_1
    SLICE_X21Y41.D3      net (fanout=13)       0.768   uo/PWR_4_o_cuenta[25]_equal_1_o<25>5
    SLICE_X21Y41.CLK     Tas                   0.322   uo/cuenta<3>
                                                       uo/Mcount_cuenta_eqn_31
                                                       uo/cuenta_3
    -------------------------------------------------  ---------------------------
    Total                                      3.216ns (1.231ns logic, 1.985ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uo/cuenta_12 (FF)
  Destination:          uo/cuenta_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.118ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.240 - 0.265)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uo/cuenta_12 to uo/cuenta_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y44.BQ      Tcko                  0.391   uo/cuenta<14>
                                                       uo/cuenta_12
    SLICE_X21Y44.D1      net (fanout=2)        0.654   uo/cuenta<12>
    SLICE_X21Y44.D       Tilo                  0.259   uo/cuenta<25>
                                                       uo/PWR_4_o_cuenta[25]_equal_1_o<25>2
    SLICE_X23Y44.A4      net (fanout=2)        0.465   uo/PWR_4_o_cuenta[25]_equal_1_o<25>1
    SLICE_X23Y44.A       Tilo                  0.259   uo/cuenta<14>
                                                       uo/PWR_4_o_cuenta[25]_equal_1_o<25>5_1
    SLICE_X21Y41.D3      net (fanout=13)       0.768   uo/PWR_4_o_cuenta[25]_equal_1_o<25>5
    SLICE_X21Y41.CLK     Tas                   0.322   uo/cuenta<3>
                                                       uo/Mcount_cuenta_eqn_31
                                                       uo/cuenta_3
    -------------------------------------------------  ---------------------------
    Total                                      3.118ns (1.231ns logic, 1.887ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uo/cuenta_5 (FF)
  Destination:          uo/cuenta_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.126ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.145 - 0.156)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uo/cuenta_5 to uo/cuenta_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y42.BQ      Tcko                  0.391   uo/cuenta<7>
                                                       uo/cuenta_5
    SLICE_X23Y41.A1      net (fanout=2)        0.651   uo/cuenta<5>
    SLICE_X23Y41.A       Tilo                  0.259   uo/PWR_4_o_cuenta[25]_equal_1_o<25>2
                                                       uo/PWR_4_o_cuenta[25]_equal_1_o<25>3
    SLICE_X23Y44.A6      net (fanout=2)        0.476   uo/PWR_4_o_cuenta[25]_equal_1_o<25>2
    SLICE_X23Y44.A       Tilo                  0.259   uo/cuenta<14>
                                                       uo/PWR_4_o_cuenta[25]_equal_1_o<25>5_1
    SLICE_X21Y41.D3      net (fanout=13)       0.768   uo/PWR_4_o_cuenta[25]_equal_1_o<25>5
    SLICE_X21Y41.CLK     Tas                   0.322   uo/cuenta<3>
                                                       uo/Mcount_cuenta_eqn_31
                                                       uo/cuenta_3
    -------------------------------------------------  ---------------------------
    Total                                      3.126ns (1.231ns logic, 1.895ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point uo/aux (SLICE_X22Y28.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.456ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uo/aux (FF)
  Destination:          uo/aux (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.456ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uo/aux to uo/aux
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y28.DQ      Tcko                  0.234   uo/aux
                                                       uo/aux
    SLICE_X22Y28.D6      net (fanout=2)        0.025   uo/aux
    SLICE_X22Y28.CLK     Tah         (-Th)    -0.197   uo/aux
                                                       uo/aux_INV_2_o1_INV_0
                                                       uo/aux
    -------------------------------------------------  ---------------------------
    Total                                      0.456ns (0.431ns logic, 0.025ns route)
                                                       (94.5% logic, 5.5% route)

--------------------------------------------------------------------------------

Paths for end point uo/unseg (SLICE_X21Y44.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.805ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uo/cuenta_24 (FF)
  Destination:          uo/unseg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.802ns (Levels of Logic = 1)
  Clock Path Skew:      -0.003ns (0.081 - 0.084)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uo/cuenta_24 to uo/unseg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y46.BQ      Tcko                  0.234   uo/cuenta<24>
                                                       uo/cuenta_24
    SLICE_X21Y44.A4      net (fanout=3)        0.353   uo/cuenta<24>
    SLICE_X21Y44.CLK     Tah         (-Th)    -0.215   uo/cuenta<25>
                                                       uo/PWR_4_o_cuenta[25]_equal_1_o<25>5
                                                       uo/unseg
    -------------------------------------------------  ---------------------------
    Total                                      0.802ns (0.449ns logic, 0.353ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------

Paths for end point uo/unseg (SLICE_X21Y44.A3), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.852ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uo/cuenta_13 (FF)
  Destination:          uo/unseg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.852ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uo/cuenta_13 to uo/unseg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y44.CQ      Tcko                  0.198   uo/cuenta<14>
                                                       uo/cuenta_13
    SLICE_X21Y44.D6      net (fanout=2)        0.129   uo/cuenta<13>
    SLICE_X21Y44.D       Tilo                  0.156   uo/cuenta<25>
                                                       uo/PWR_4_o_cuenta[25]_equal_1_o<25>2
    SLICE_X21Y44.A3      net (fanout=2)        0.154   uo/PWR_4_o_cuenta[25]_equal_1_o<25>1
    SLICE_X21Y44.CLK     Tah         (-Th)    -0.215   uo/cuenta<25>
                                                       uo/PWR_4_o_cuenta[25]_equal_1_o<25>5
                                                       uo/unseg
    -------------------------------------------------  ---------------------------
    Total                                      0.852ns (0.569ns logic, 0.283ns route)
                                                       (66.8% logic, 33.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.891ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uo/cuenta_14 (FF)
  Destination:          uo/unseg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.891ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uo/cuenta_14 to uo/unseg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y44.DQ      Tcko                  0.198   uo/cuenta<14>
                                                       uo/cuenta_14
    SLICE_X21Y44.D5      net (fanout=2)        0.168   uo/cuenta<14>
    SLICE_X21Y44.D       Tilo                  0.156   uo/cuenta<25>
                                                       uo/PWR_4_o_cuenta[25]_equal_1_o<25>2
    SLICE_X21Y44.A3      net (fanout=2)        0.154   uo/PWR_4_o_cuenta[25]_equal_1_o<25>1
    SLICE_X21Y44.CLK     Tah         (-Th)    -0.215   uo/cuenta<25>
                                                       uo/PWR_4_o_cuenta[25]_equal_1_o<25>5
                                                       uo/unseg
    -------------------------------------------------  ---------------------------
    Total                                      0.891ns (0.569ns logic, 0.322ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.929ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uo/cuenta_15 (FF)
  Destination:          uo/unseg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.930ns (Levels of Logic = 2)
  Clock Path Skew:      0.001ns (0.041 - 0.040)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uo/cuenta_15 to uo/unseg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y45.AQ      Tcko                  0.198   uo/cuenta<18>
                                                       uo/cuenta_15
    SLICE_X21Y44.D4      net (fanout=2)        0.207   uo/cuenta<15>
    SLICE_X21Y44.D       Tilo                  0.156   uo/cuenta<25>
                                                       uo/PWR_4_o_cuenta[25]_equal_1_o<25>2
    SLICE_X21Y44.A3      net (fanout=2)        0.154   uo/PWR_4_o_cuenta[25]_equal_1_o<25>1
    SLICE_X21Y44.CLK     Tah         (-Th)    -0.215   uo/cuenta<25>
                                                       uo/PWR_4_o_cuenta[25]_equal_1_o<25>5
                                                       uo/unseg
    -------------------------------------------------  ---------------------------
    Total                                      0.930ns (0.569ns logic, 0.361ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: uo/aux/SR
  Logical resource: uo/aux/SR
  Location pin: SLICE_X22Y28.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 9.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: uo/cuenta<24>/SR
  Logical resource: uo/cuenta_23/SR
  Location pin: SLICE_X22Y46.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.359|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1055 paths, 0 nets, and 132 connections

Design statistics:
   Minimum period:   3.359ns{1}   (Maximum frequency: 297.708MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Apr  5 23:41:36 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 397 MB



