#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun May 26 23:15:36 2024
# Process ID: 13436
# Current directory: C:/Users/Admin/Desktop/verilog/hinhsin_rom
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14496 C:\Users\Admin\Desktop\verilog\hinhsin_rom\hinhsin_rom.xpr
# Log file: C:/Users/Admin/Desktop/verilog/hinhsin_rom/vivado.log
# Journal file: C:/Users/Admin/Desktop/verilog/hinhsin_rom\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/User/Desktop/FPGA/hinhsin_rom' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Admin/Desktop/verilog/chia_clk.v', nor could it be found using path 'C:/Users/User/Desktop/FPGA/chia_clk.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Admin/Desktop/verilog/rom.v', nor could it be found using path 'C:/Users/User/Desktop/FPGA/rom.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Admin/Desktop/verilog/sine_wave_const.xdc', nor could it be found using path 'C:/Users/User/Desktop/FPGA/sine_wave_const.xdc'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 850.215 ; gain = 127.914
update_compile_order -fileset sources_1
add_files -norecurse {C:/Users/Admin/Desktop/verilog/clock_disp/clock_disp.srcs/sources_1/imports/new/chia_clk.v C:/Users/Admin/Desktop/verilog/rom/rom.srcs/sources_1/new/rom.v}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/Admin/Desktop/verilog/chia_clk.v] -no_script -reset -force -quiet
remove_files  C:/Users/Admin/Desktop/verilog/chia_clk.v
remove_files  C:/Users/Admin/Desktop/verilog/chia_clk.v
WARNING: [Vivado 12-818] No files matched 'C:/Users/Admin/Desktop/verilog/chia_clk.v'
export_ip_user_files -of_objects  [get_files C:/Users/Admin/Desktop/verilog/rom.v] -no_script -reset -force -quiet
remove_files  C:/Users/Admin/Desktop/verilog/rom.v
add_files -norecurse C:/Users/Admin/Desktop/verilog/romm/romm.srcs/sources_1/new/sine_wave.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/Admin/Desktop/verilog/romm/romm.srcs/sources_1/new/sine_wave.v] -no_script -reset -force -quiet
remove_files  C:/Users/Admin/Desktop/verilog/romm/romm.srcs/sources_1/new/sine_wave.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/Admin/Desktop/verilog/rom/rom.srcs/sources_1/new/rom.v] -no_script -reset -force -quiet
remove_files  C:/Users/Admin/Desktop/verilog/rom/rom.srcs/sources_1/new/rom.v
add_files -norecurse C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.srcs/sources_1/new/rom.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
[Sun May 26 23:26:22 2024] Launched synth_1...
Run output will be captured here: C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.runs/synth_1/runme.log
add_files -fileset constrs_1 -norecurse C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.srcs/sources_1/cstr/sine_wave_const.xdc
export_ip_user_files -of_objects  [get_files C:/Users/Admin/Desktop/verilog/sine_wave_const.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/Admin/Desktop/verilog/sine_wave_const.xdc
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
reset_run synth_1
launch_runs synth_1 -jobs 6
[Sun May 26 23:29:57 2024] Launched synth_1...
Run output will be captured here: C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tfgg484-2
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.srcs/sources_1/ip/ila_0/ila_0.dcp' for cell 'my_ila'
INFO: [Netlist 29-17] Analyzing 127 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: my_ila UUID: 44421304-5706-5225-a64b-50788578bc1d 
Parsing XDC File [c:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'my_ila/inst'
Finished Parsing XDC File [c:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'my_ila/inst'
Parsing XDC File [c:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'my_ila/inst'
Finished Parsing XDC File [c:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'my_ila/inst'
Parsing XDC File [C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.srcs/sources_1/cstr/sine_wave_const.xdc]
Finished Parsing XDC File [C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.srcs/sources_1/cstr/sine_wave_const.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 40 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 40 instances

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1450.719 ; gain = 422.078
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*sine*" ]
WARNING: [Vivado 12-507] No nets matched '*sine*'.
WARNING: [Coretcl 2-1122] No objects found.
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*sine_out*" ]
WARNING: [Vivado 12-507] No nets matched '*sine_out*'.
WARNING: [Coretcl 2-1122] No objects found.
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*sin*" ]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
export_ip_user_files -of_objects  [get_files C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.srcs/sources_1/ip/ila_0/ila_0.xci] -no_script -reset -force -quiet
remove_files  -fileset ila_0 C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.srcs/sources_1/ip/ila_0/ila_0.xci
INFO: [Project 1-386] Moving file 'C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.srcs/sources_1/ip/ila_0/ila_0.xci' from fileset 'ila_0' to fileset 'sources_1'.
close_design
remove_files  C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.srcs/sources_1/ip/ila_0/ila_0.xci
WARNING: [Vivado 12-818] No files matched 'C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.srcs/sources_1/ip/ila_0/ila_0.xci'
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name ila_0 -dir c:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.srcs/sources_1/ip
set_property -dict [list CONFIG.C_PROBE0_WIDTH {8} CONFIG.C_EN_STRG_QUAL {1} CONFIG.C_PROBE0_MU_CNT {2} CONFIG.ALL_PROBE_SAME_MU_CNT {2}] [get_ips ila_0]
generate_target {instantiation_template} [get_files c:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.srcs/sources_1/ip/ila_0_1/ila_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.srcs/sources_1/ip/ila_0_1/ila_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_0'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.srcs/sources_1/ip/ila_0_1/ila_0_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila_0'...
catch { config_ip_cache -export [get_ips -all ila_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ila_0, cache-ID = a87a17fabf7cc4a0; cache size = 5.935 MB.
export_ip_user_files -of_objects [get_files c:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.srcs/sources_1/ip/ila_0_1/ila_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.srcs/sources_1/ip/ila_0_1/ila_0.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'c:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.srcs/sources_1/ip/ila_0_1/ila_0.xci'
export_simulation -of_objects [get_files c:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.srcs/sources_1/ip/ila_0_1/ila_0.xci] -directory C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.ip_user_files -ipstatic_source_dir C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.cache/compile_simlib/modelsim} {questa=C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.cache/compile_simlib/questa} {riviera=C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.cache/compile_simlib/riviera} {activehdl=C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun May 26 23:45:28 2024] Launched synth_1...
Run output will be captured here: C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.runs/synth_1/runme.log
[Sun May 26 23:45:28 2024] Launched impl_1...
Run output will be captured here: C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1925.730 ; gain = 0.000
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.runs/impl_1/sine_wave.bit} [get_hw_devices xc7a35t_0]
set_property PROBES.FILE {C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.runs/impl_1/sine_wave.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.runs/impl_1/sine_wave.ltx} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3403] Dropping logic core with cellname:'my_ila' from probes file, since it cannot be found on the programmed device.
set_property PROBES.FILE {C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.runs/impl_1/sine_wave.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.runs/impl_1/sine_wave.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.runs/impl_1/sine_wave.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-May-26 23:47:50
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-May-26 23:47:50
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-May-26 23:48:30
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-May-26 23:48:30
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-May-26 23:48:34
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-May-26 23:48:34
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-May-26 23:48:38
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-May-26 23:48:38
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-May-26 23:48:41
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-May-26 23:48:41
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-May-26 23:48:44
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-May-26 23:48:44
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-May-26 23:48:48
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-May-26 23:48:48
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-May-26 23:48:51
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-May-26 23:48:51
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-May-26 23:48:54
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-May-26 23:48:54
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-May-26 23:48:58
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-May-26 23:48:58
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-May-26 23:49:01
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-May-26 23:49:01
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-May-26 23:49:05
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-May-26 23:49:05
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-May-26 23:49:08
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-May-26 23:49:08
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-May-26 23:49:11
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-May-26 23:49:11
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-May-26 23:49:15
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-May-26 23:49:15
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-May-26 23:49:18
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-May-26 23:49:18
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-May-26 23:49:21
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-May-26 23:49:21
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-May-26 23:49:25
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-May-26 23:49:25
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-May-26 23:49:28
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-May-26 23:49:28
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-May-26 23:49:32
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-May-26 23:49:32
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-May-26 23:49:35
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-May-26 23:49:35
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-May-26 23:49:38
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-May-26 23:49:38
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-May-26 23:49:42
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-May-26 23:49:42
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-May-26 23:49:45
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-May-26 23:49:45
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
export_ip_user_files -of_objects  [get_files c:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.srcs/sources_1/ip/ila_0_1/ila_0.xci] -no_script -reset -force -quiet
remove_files  c:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.srcs/sources_1/ip/ila_0_1/ila_0.xci
reset_run synth_1
launch_runs synth_1 -jobs 6
[Sun May 26 23:50:24 2024] Launched synth_1...
Run output will be captured here: C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tfgg484-2
INFO: [Netlist 29-17] Analyzing 47 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.srcs/sources_1/cstr/sine_wave_const.xdc]
Finished Parsing XDC File [C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.srcs/sources_1/cstr/sine_wave_const.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*sin*" ]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 2 [get_debug_cores u_ila_0 ]
endgroup
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list clk_IBUF_BUFG ]]
set_property port_width 8 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {sin_out_OBUF[0]} {sin_out_OBUF[1]} {sin_out_OBUF[2]} {sin_out_OBUF[3]} {sin_out_OBUF[4]} {sin_out_OBUF[5]} {sin_out_OBUF[6]} {sin_out_OBUF[7]} ]]
save_constraints -force
INFO: [Project 1-96] Target constrs file set to 'C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.srcs/sources_1/cstr/sine_wave_const.xdc' for the 'constrs_1' constraints set.
launch_runs impl_1 -to_step write_bitstream -jobs 6
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 2553.812 ; gain = 0.000
[Sun May 26 23:51:57 2024] Launched impl_1...
Run output will be captured here: C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.runs/impl_1/sine_wave.bit} [get_hw_devices xc7a35t_0]
set_property PROBES.FILE {C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.runs/impl_1/sine_wave.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.runs/impl_1/sine_wave.ltx} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
WARNING: [Labtools 27-3403] Dropping logic core with cellname:'u_ila_0' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7a35t_0 and the probes file(s) C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.runs/impl_1/sine_wave.ltx.
The device design has 1 ILA core(s) and 0 VIO core(s). The probes file(s) have 0 ILA core(s) and 0 VIO core(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.runs/impl_1/sine_wave.bit} [get_hw_devices xc7a35t_0]
set_property PROBES.FILE {C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.runs/impl_1/sine_wave.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.runs/impl_1/sine_wave.ltx} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
WARNING: [Labtools 27-3403] Dropping logic core with cellname:'u_ila_0' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7a35t_0 and the probes file(s) C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.runs/impl_1/sine_wave.ltx.
The device design has 1 ILA core(s) and 0 VIO core(s). The probes file(s) have 0 ILA core(s) and 0 VIO core(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210512180081
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3403] Dropping logic core with cellname:'u_ila_0' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.runs/impl_1/sine_wave.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.runs/impl_1/sine_wave.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.runs/impl_1/sine_wave.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-May-26 23:56:34
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-May-26 23:56:34
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210512180081
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Mon May 27 00:09:08 2024] Launched impl_1...
Run output will be captured here: C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210512180081
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3403] Dropping logic core with cellname:'u_ila_0' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.runs/impl_1/sine_wave.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.runs/impl_1/sine_wave.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.runs/impl_1/sine_wave.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-May-27 00:10:33
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-May-27 00:10:33
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.runs/impl_1/sine_wave.bit} [get_hw_devices xc7a35t_0]
set_property PROBES.FILE {C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.runs/impl_1/sine_wave.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.runs/impl_1/sine_wave.ltx} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3403] Dropping logic core with cellname:'u_ila_0' from probes file, since it cannot be found on the programmed device.
set_property PROBES.FILE {C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.runs/impl_1/sine_wave.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.runs/impl_1/sine_wave.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.runs/impl_1/sine_wave.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-May-27 00:11:08
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-May-27 00:11:08
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-May-27 00:11:25
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-May-27 00:11:25
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-May-27 00:11:28
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-May-27 00:11:28
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-May-27 00:11:31
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-May-27 00:11:31
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-May-27 00:11:34
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-May-27 00:11:34
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-May-27 00:11:45
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-May-27 00:11:45
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-May-27 00:11:49
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-May-27 00:11:49
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-May-27 00:12:01
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-May-27 00:12:01
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-May-27 00:12:05
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-May-27 00:12:05
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-May-27 00:12:08
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-May-27 00:12:08
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-May-27 00:12:11
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-May-27 00:12:11
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-May-27 00:12:15
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-May-27 00:12:15
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-May-27 00:12:18
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-May-27 00:12:18
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-May-27 00:12:21
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-May-27 00:12:21
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-May-27 00:12:25
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-May-27 00:12:25
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-May-27 00:12:28
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-May-27 00:12:28
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-May-27 00:12:32
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-May-27 00:12:32
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-May-27 00:12:35
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-May-27 00:12:35
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-May-27 00:12:38
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-May-27 00:12:38
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-May-27 00:12:42
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-May-27 00:12:42
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-May-27 00:12:45
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-May-27 00:12:45
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-May-27 00:12:49
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-May-27 00:12:49
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-May-27 00:12:52
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-May-27 00:12:52
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-May-27 00:12:55
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-May-27 00:12:55
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-May-27 00:12:59
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-May-27 00:12:59
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-May-27 00:13:02
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-May-27 00:13:02
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-May-27 00:13:05
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-May-27 00:13:05
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-May-27 00:13:12
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-May-27 00:13:12
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-May-27 00:13:14
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-May-27 00:13:14
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-May-27 00:13:15
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-May-27 00:13:15
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-May-27 00:13:16
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-May-27 00:13:16
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-May-27 00:13:18
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-May-27 00:13:18
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2024-May-27 00:13:19
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2024-May-27 00:13:19
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon May 27 00:14:29 2024] Launched synth_1...
Run output will be captured here: C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.runs/synth_1/runme.log
[Mon May 27 00:14:29 2024] Launched impl_1...
Run output will be captured here: C:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 146 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Admin/Desktop/verilog/hinhsin_rom/.Xil/Vivado-13436-VietAn/dcp8/sine_wave.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Admin/Desktop/verilog/hinhsin_rom/hinhsin_rom.runs/impl_1/.Xil/Vivado-3420-VietAn/dbg_hub_CV.0/out/xsdbm.xdc:10]
Finished Parsing XDC File [C:/Users/Admin/Desktop/verilog/hinhsin_rom/.Xil/Vivado-13436-VietAn/dcp8/sine_wave.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.271 . Memory (MB): peak = 2783.340 ; gain = 1.527
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.271 . Memory (MB): peak = 2783.340 ; gain = 1.527
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 46 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 40 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210512180081
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 27 00:30:46 2024...
