// Seed: 2904879372
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  input wire id_23;
  inout wire id_22;
  inout wire id_21;
  inout wire id_20;
  input wire id_19;
  inout wire id_18;
  output wire id_17;
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  xor primCall (
      id_1,
      id_10,
      id_11,
      id_14,
      id_15,
      id_16,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_4,
      id_6,
      id_7,
      id_8,
      id_9
  );
  inout wire id_8;
  input wire id_7;
  module_0 modCall_1 ();
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output reg id_2;
  inout wire id_1;
  integer id_24;
  assign id_11 = id_1;
  always @(posedge id_11) begin : LABEL_0
    id_2 = id_24[-1];
  end
endmodule
