
PLC_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000aac4  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d8  0800aca4  0800aca4  0000bca4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ad7c  0800ad7c  0000c1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800ad7c  0800ad7c  0000bd7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ad84  0800ad84  0000c1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ad84  0800ad84  0000bd84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ad88  0800ad88  0000bd88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800ad8c  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001e20  200001d4  0800af60  0000c1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001ff4  0800af60  0000cff4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017c8b  00000000  00000000  0000c204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003d0e  00000000  00000000  00023e8f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001140  00000000  00000000  00027ba0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000cfa  00000000  00000000  00028ce0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00005a4c  00000000  00000000  000299da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017fcc  00000000  00000000  0002f426  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000eeb2b  00000000  00000000  000473f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00135f1d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000049a0  00000000  00000000  00135f60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000075  00000000  00000000  0013a900  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001d4 	.word	0x200001d4
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800ac8c 	.word	0x0800ac8c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001d8 	.word	0x200001d8
 800021c:	0800ac8c 	.word	0x0800ac8c

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_uldivmod>:
 80002d0:	b953      	cbnz	r3, 80002e8 <__aeabi_uldivmod+0x18>
 80002d2:	b94a      	cbnz	r2, 80002e8 <__aeabi_uldivmod+0x18>
 80002d4:	2900      	cmp	r1, #0
 80002d6:	bf08      	it	eq
 80002d8:	2800      	cmpeq	r0, #0
 80002da:	bf1c      	itt	ne
 80002dc:	f04f 31ff 	movne.w	r1, #4294967295
 80002e0:	f04f 30ff 	movne.w	r0, #4294967295
 80002e4:	f000 b988 	b.w	80005f8 <__aeabi_idiv0>
 80002e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f0:	f000 f806 	bl	8000300 <__udivmoddi4>
 80002f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002fc:	b004      	add	sp, #16
 80002fe:	4770      	bx	lr

08000300 <__udivmoddi4>:
 8000300:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000304:	9d08      	ldr	r5, [sp, #32]
 8000306:	468e      	mov	lr, r1
 8000308:	4604      	mov	r4, r0
 800030a:	4688      	mov	r8, r1
 800030c:	2b00      	cmp	r3, #0
 800030e:	d14a      	bne.n	80003a6 <__udivmoddi4+0xa6>
 8000310:	428a      	cmp	r2, r1
 8000312:	4617      	mov	r7, r2
 8000314:	d962      	bls.n	80003dc <__udivmoddi4+0xdc>
 8000316:	fab2 f682 	clz	r6, r2
 800031a:	b14e      	cbz	r6, 8000330 <__udivmoddi4+0x30>
 800031c:	f1c6 0320 	rsb	r3, r6, #32
 8000320:	fa01 f806 	lsl.w	r8, r1, r6
 8000324:	fa20 f303 	lsr.w	r3, r0, r3
 8000328:	40b7      	lsls	r7, r6
 800032a:	ea43 0808 	orr.w	r8, r3, r8
 800032e:	40b4      	lsls	r4, r6
 8000330:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000334:	fa1f fc87 	uxth.w	ip, r7
 8000338:	fbb8 f1fe 	udiv	r1, r8, lr
 800033c:	0c23      	lsrs	r3, r4, #16
 800033e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000342:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000346:	fb01 f20c 	mul.w	r2, r1, ip
 800034a:	429a      	cmp	r2, r3
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0x62>
 800034e:	18fb      	adds	r3, r7, r3
 8000350:	f101 30ff 	add.w	r0, r1, #4294967295
 8000354:	f080 80ea 	bcs.w	800052c <__udivmoddi4+0x22c>
 8000358:	429a      	cmp	r2, r3
 800035a:	f240 80e7 	bls.w	800052c <__udivmoddi4+0x22c>
 800035e:	3902      	subs	r1, #2
 8000360:	443b      	add	r3, r7
 8000362:	1a9a      	subs	r2, r3, r2
 8000364:	b2a3      	uxth	r3, r4
 8000366:	fbb2 f0fe 	udiv	r0, r2, lr
 800036a:	fb0e 2210 	mls	r2, lr, r0, r2
 800036e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000372:	fb00 fc0c 	mul.w	ip, r0, ip
 8000376:	459c      	cmp	ip, r3
 8000378:	d909      	bls.n	800038e <__udivmoddi4+0x8e>
 800037a:	18fb      	adds	r3, r7, r3
 800037c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000380:	f080 80d6 	bcs.w	8000530 <__udivmoddi4+0x230>
 8000384:	459c      	cmp	ip, r3
 8000386:	f240 80d3 	bls.w	8000530 <__udivmoddi4+0x230>
 800038a:	443b      	add	r3, r7
 800038c:	3802      	subs	r0, #2
 800038e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000392:	eba3 030c 	sub.w	r3, r3, ip
 8000396:	2100      	movs	r1, #0
 8000398:	b11d      	cbz	r5, 80003a2 <__udivmoddi4+0xa2>
 800039a:	40f3      	lsrs	r3, r6
 800039c:	2200      	movs	r2, #0
 800039e:	e9c5 3200 	strd	r3, r2, [r5]
 80003a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a6:	428b      	cmp	r3, r1
 80003a8:	d905      	bls.n	80003b6 <__udivmoddi4+0xb6>
 80003aa:	b10d      	cbz	r5, 80003b0 <__udivmoddi4+0xb0>
 80003ac:	e9c5 0100 	strd	r0, r1, [r5]
 80003b0:	2100      	movs	r1, #0
 80003b2:	4608      	mov	r0, r1
 80003b4:	e7f5      	b.n	80003a2 <__udivmoddi4+0xa2>
 80003b6:	fab3 f183 	clz	r1, r3
 80003ba:	2900      	cmp	r1, #0
 80003bc:	d146      	bne.n	800044c <__udivmoddi4+0x14c>
 80003be:	4573      	cmp	r3, lr
 80003c0:	d302      	bcc.n	80003c8 <__udivmoddi4+0xc8>
 80003c2:	4282      	cmp	r2, r0
 80003c4:	f200 8105 	bhi.w	80005d2 <__udivmoddi4+0x2d2>
 80003c8:	1a84      	subs	r4, r0, r2
 80003ca:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ce:	2001      	movs	r0, #1
 80003d0:	4690      	mov	r8, r2
 80003d2:	2d00      	cmp	r5, #0
 80003d4:	d0e5      	beq.n	80003a2 <__udivmoddi4+0xa2>
 80003d6:	e9c5 4800 	strd	r4, r8, [r5]
 80003da:	e7e2      	b.n	80003a2 <__udivmoddi4+0xa2>
 80003dc:	2a00      	cmp	r2, #0
 80003de:	f000 8090 	beq.w	8000502 <__udivmoddi4+0x202>
 80003e2:	fab2 f682 	clz	r6, r2
 80003e6:	2e00      	cmp	r6, #0
 80003e8:	f040 80a4 	bne.w	8000534 <__udivmoddi4+0x234>
 80003ec:	1a8a      	subs	r2, r1, r2
 80003ee:	0c03      	lsrs	r3, r0, #16
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	b280      	uxth	r0, r0
 80003f6:	b2bc      	uxth	r4, r7
 80003f8:	2101      	movs	r1, #1
 80003fa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003fe:	fb0e 221c 	mls	r2, lr, ip, r2
 8000402:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000406:	fb04 f20c 	mul.w	r2, r4, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d907      	bls.n	800041e <__udivmoddi4+0x11e>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000414:	d202      	bcs.n	800041c <__udivmoddi4+0x11c>
 8000416:	429a      	cmp	r2, r3
 8000418:	f200 80e0 	bhi.w	80005dc <__udivmoddi4+0x2dc>
 800041c:	46c4      	mov	ip, r8
 800041e:	1a9b      	subs	r3, r3, r2
 8000420:	fbb3 f2fe 	udiv	r2, r3, lr
 8000424:	fb0e 3312 	mls	r3, lr, r2, r3
 8000428:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800042c:	fb02 f404 	mul.w	r4, r2, r4
 8000430:	429c      	cmp	r4, r3
 8000432:	d907      	bls.n	8000444 <__udivmoddi4+0x144>
 8000434:	18fb      	adds	r3, r7, r3
 8000436:	f102 30ff 	add.w	r0, r2, #4294967295
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x142>
 800043c:	429c      	cmp	r4, r3
 800043e:	f200 80ca 	bhi.w	80005d6 <__udivmoddi4+0x2d6>
 8000442:	4602      	mov	r2, r0
 8000444:	1b1b      	subs	r3, r3, r4
 8000446:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800044a:	e7a5      	b.n	8000398 <__udivmoddi4+0x98>
 800044c:	f1c1 0620 	rsb	r6, r1, #32
 8000450:	408b      	lsls	r3, r1
 8000452:	fa22 f706 	lsr.w	r7, r2, r6
 8000456:	431f      	orrs	r7, r3
 8000458:	fa0e f401 	lsl.w	r4, lr, r1
 800045c:	fa20 f306 	lsr.w	r3, r0, r6
 8000460:	fa2e fe06 	lsr.w	lr, lr, r6
 8000464:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000468:	4323      	orrs	r3, r4
 800046a:	fa00 f801 	lsl.w	r8, r0, r1
 800046e:	fa1f fc87 	uxth.w	ip, r7
 8000472:	fbbe f0f9 	udiv	r0, lr, r9
 8000476:	0c1c      	lsrs	r4, r3, #16
 8000478:	fb09 ee10 	mls	lr, r9, r0, lr
 800047c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000480:	fb00 fe0c 	mul.w	lr, r0, ip
 8000484:	45a6      	cmp	lr, r4
 8000486:	fa02 f201 	lsl.w	r2, r2, r1
 800048a:	d909      	bls.n	80004a0 <__udivmoddi4+0x1a0>
 800048c:	193c      	adds	r4, r7, r4
 800048e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000492:	f080 809c 	bcs.w	80005ce <__udivmoddi4+0x2ce>
 8000496:	45a6      	cmp	lr, r4
 8000498:	f240 8099 	bls.w	80005ce <__udivmoddi4+0x2ce>
 800049c:	3802      	subs	r0, #2
 800049e:	443c      	add	r4, r7
 80004a0:	eba4 040e 	sub.w	r4, r4, lr
 80004a4:	fa1f fe83 	uxth.w	lr, r3
 80004a8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004ac:	fb09 4413 	mls	r4, r9, r3, r4
 80004b0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004b4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004b8:	45a4      	cmp	ip, r4
 80004ba:	d908      	bls.n	80004ce <__udivmoddi4+0x1ce>
 80004bc:	193c      	adds	r4, r7, r4
 80004be:	f103 3eff 	add.w	lr, r3, #4294967295
 80004c2:	f080 8082 	bcs.w	80005ca <__udivmoddi4+0x2ca>
 80004c6:	45a4      	cmp	ip, r4
 80004c8:	d97f      	bls.n	80005ca <__udivmoddi4+0x2ca>
 80004ca:	3b02      	subs	r3, #2
 80004cc:	443c      	add	r4, r7
 80004ce:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004d2:	eba4 040c 	sub.w	r4, r4, ip
 80004d6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004da:	4564      	cmp	r4, ip
 80004dc:	4673      	mov	r3, lr
 80004de:	46e1      	mov	r9, ip
 80004e0:	d362      	bcc.n	80005a8 <__udivmoddi4+0x2a8>
 80004e2:	d05f      	beq.n	80005a4 <__udivmoddi4+0x2a4>
 80004e4:	b15d      	cbz	r5, 80004fe <__udivmoddi4+0x1fe>
 80004e6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ea:	eb64 0409 	sbc.w	r4, r4, r9
 80004ee:	fa04 f606 	lsl.w	r6, r4, r6
 80004f2:	fa22 f301 	lsr.w	r3, r2, r1
 80004f6:	431e      	orrs	r6, r3
 80004f8:	40cc      	lsrs	r4, r1
 80004fa:	e9c5 6400 	strd	r6, r4, [r5]
 80004fe:	2100      	movs	r1, #0
 8000500:	e74f      	b.n	80003a2 <__udivmoddi4+0xa2>
 8000502:	fbb1 fcf2 	udiv	ip, r1, r2
 8000506:	0c01      	lsrs	r1, r0, #16
 8000508:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800050c:	b280      	uxth	r0, r0
 800050e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000512:	463b      	mov	r3, r7
 8000514:	4638      	mov	r0, r7
 8000516:	463c      	mov	r4, r7
 8000518:	46b8      	mov	r8, r7
 800051a:	46be      	mov	lr, r7
 800051c:	2620      	movs	r6, #32
 800051e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000522:	eba2 0208 	sub.w	r2, r2, r8
 8000526:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800052a:	e766      	b.n	80003fa <__udivmoddi4+0xfa>
 800052c:	4601      	mov	r1, r0
 800052e:	e718      	b.n	8000362 <__udivmoddi4+0x62>
 8000530:	4610      	mov	r0, r2
 8000532:	e72c      	b.n	800038e <__udivmoddi4+0x8e>
 8000534:	f1c6 0220 	rsb	r2, r6, #32
 8000538:	fa2e f302 	lsr.w	r3, lr, r2
 800053c:	40b7      	lsls	r7, r6
 800053e:	40b1      	lsls	r1, r6
 8000540:	fa20 f202 	lsr.w	r2, r0, r2
 8000544:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000548:	430a      	orrs	r2, r1
 800054a:	fbb3 f8fe 	udiv	r8, r3, lr
 800054e:	b2bc      	uxth	r4, r7
 8000550:	fb0e 3318 	mls	r3, lr, r8, r3
 8000554:	0c11      	lsrs	r1, r2, #16
 8000556:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800055a:	fb08 f904 	mul.w	r9, r8, r4
 800055e:	40b0      	lsls	r0, r6
 8000560:	4589      	cmp	r9, r1
 8000562:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000566:	b280      	uxth	r0, r0
 8000568:	d93e      	bls.n	80005e8 <__udivmoddi4+0x2e8>
 800056a:	1879      	adds	r1, r7, r1
 800056c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000570:	d201      	bcs.n	8000576 <__udivmoddi4+0x276>
 8000572:	4589      	cmp	r9, r1
 8000574:	d81f      	bhi.n	80005b6 <__udivmoddi4+0x2b6>
 8000576:	eba1 0109 	sub.w	r1, r1, r9
 800057a:	fbb1 f9fe 	udiv	r9, r1, lr
 800057e:	fb09 f804 	mul.w	r8, r9, r4
 8000582:	fb0e 1119 	mls	r1, lr, r9, r1
 8000586:	b292      	uxth	r2, r2
 8000588:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800058c:	4542      	cmp	r2, r8
 800058e:	d229      	bcs.n	80005e4 <__udivmoddi4+0x2e4>
 8000590:	18ba      	adds	r2, r7, r2
 8000592:	f109 31ff 	add.w	r1, r9, #4294967295
 8000596:	d2c4      	bcs.n	8000522 <__udivmoddi4+0x222>
 8000598:	4542      	cmp	r2, r8
 800059a:	d2c2      	bcs.n	8000522 <__udivmoddi4+0x222>
 800059c:	f1a9 0102 	sub.w	r1, r9, #2
 80005a0:	443a      	add	r2, r7
 80005a2:	e7be      	b.n	8000522 <__udivmoddi4+0x222>
 80005a4:	45f0      	cmp	r8, lr
 80005a6:	d29d      	bcs.n	80004e4 <__udivmoddi4+0x1e4>
 80005a8:	ebbe 0302 	subs.w	r3, lr, r2
 80005ac:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005b0:	3801      	subs	r0, #1
 80005b2:	46e1      	mov	r9, ip
 80005b4:	e796      	b.n	80004e4 <__udivmoddi4+0x1e4>
 80005b6:	eba7 0909 	sub.w	r9, r7, r9
 80005ba:	4449      	add	r1, r9
 80005bc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005c0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c4:	fb09 f804 	mul.w	r8, r9, r4
 80005c8:	e7db      	b.n	8000582 <__udivmoddi4+0x282>
 80005ca:	4673      	mov	r3, lr
 80005cc:	e77f      	b.n	80004ce <__udivmoddi4+0x1ce>
 80005ce:	4650      	mov	r0, sl
 80005d0:	e766      	b.n	80004a0 <__udivmoddi4+0x1a0>
 80005d2:	4608      	mov	r0, r1
 80005d4:	e6fd      	b.n	80003d2 <__udivmoddi4+0xd2>
 80005d6:	443b      	add	r3, r7
 80005d8:	3a02      	subs	r2, #2
 80005da:	e733      	b.n	8000444 <__udivmoddi4+0x144>
 80005dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e0:	443b      	add	r3, r7
 80005e2:	e71c      	b.n	800041e <__udivmoddi4+0x11e>
 80005e4:	4649      	mov	r1, r9
 80005e6:	e79c      	b.n	8000522 <__udivmoddi4+0x222>
 80005e8:	eba1 0109 	sub.w	r1, r1, r9
 80005ec:	46c4      	mov	ip, r8
 80005ee:	fbb1 f9fe 	udiv	r9, r1, lr
 80005f2:	fb09 f804 	mul.w	r8, r9, r4
 80005f6:	e7c4      	b.n	8000582 <__udivmoddi4+0x282>

080005f8 <__aeabi_idiv0>:
 80005f8:	4770      	bx	lr
 80005fa:	bf00      	nop

080005fc <io_digital_add_channel>:
 *
 * @param port: Pointer to the port where the digital pin is connected (e.g., GPIOA, GPIOB, GPIOC).
 * @param pin: Pin number of the GPIO port where the digital pin is connected.
 * @param dir: Direction of the channel (IO_DIGITAL_INPUT or IO_DIGITAL_OUTPUT)
 */
void io_digital_add_channel(GPIO_TypeDef* port, uint16_t pin, IO_Direction dir) {
 80005fc:	b480      	push	{r7}
 80005fe:	b083      	sub	sp, #12
 8000600:	af00      	add	r7, sp, #0
 8000602:	6078      	str	r0, [r7, #4]
 8000604:	460b      	mov	r3, r1
 8000606:	807b      	strh	r3, [r7, #2]
 8000608:	4613      	mov	r3, r2
 800060a:	707b      	strb	r3, [r7, #1]
	if (io_digital_channel_count >= MAX_IO_DIGITAL) return; // Cannot add another channel if all channels taken
 800060c:	4b11      	ldr	r3, [pc, #68]	@ (8000654 <io_digital_add_channel+0x58>)
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	2b0f      	cmp	r3, #15
 8000612:	dc19      	bgt.n	8000648 <io_digital_add_channel+0x4c>

	io_digital_channels[io_digital_channel_count].port = port;
 8000614:	4b0f      	ldr	r3, [pc, #60]	@ (8000654 <io_digital_add_channel+0x58>)
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	490f      	ldr	r1, [pc, #60]	@ (8000658 <io_digital_add_channel+0x5c>)
 800061a:	687a      	ldr	r2, [r7, #4]
 800061c:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
	io_digital_channels[io_digital_channel_count].pin = pin;
 8000620:	4b0c      	ldr	r3, [pc, #48]	@ (8000654 <io_digital_add_channel+0x58>)
 8000622:	681b      	ldr	r3, [r3, #0]
 8000624:	4a0c      	ldr	r2, [pc, #48]	@ (8000658 <io_digital_add_channel+0x5c>)
 8000626:	00db      	lsls	r3, r3, #3
 8000628:	4413      	add	r3, r2
 800062a:	887a      	ldrh	r2, [r7, #2]
 800062c:	809a      	strh	r2, [r3, #4]
	io_digital_channels[io_digital_channel_count].direction = dir;
 800062e:	4b09      	ldr	r3, [pc, #36]	@ (8000654 <io_digital_add_channel+0x58>)
 8000630:	681b      	ldr	r3, [r3, #0]
 8000632:	4a09      	ldr	r2, [pc, #36]	@ (8000658 <io_digital_add_channel+0x5c>)
 8000634:	00db      	lsls	r3, r3, #3
 8000636:	4413      	add	r3, r2
 8000638:	787a      	ldrb	r2, [r7, #1]
 800063a:	719a      	strb	r2, [r3, #6]
	io_digital_channel_count++;
 800063c:	4b05      	ldr	r3, [pc, #20]	@ (8000654 <io_digital_add_channel+0x58>)
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	3301      	adds	r3, #1
 8000642:	4a04      	ldr	r2, [pc, #16]	@ (8000654 <io_digital_add_channel+0x58>)
 8000644:	6013      	str	r3, [r2, #0]
 8000646:	e000      	b.n	800064a <io_digital_add_channel+0x4e>
	if (io_digital_channel_count >= MAX_IO_DIGITAL) return; // Cannot add another channel if all channels taken
 8000648:	bf00      	nop
}
 800064a:	370c      	adds	r7, #12
 800064c:	46bd      	mov	sp, r7
 800064e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000652:	4770      	bx	lr
 8000654:	20000270 	.word	0x20000270
 8000658:	200001f0 	.word	0x200001f0

0800065c <io_digital_write>:
 * This function writes the provided value to a digital output.
 *
 * @param index: The index of the channel to write to (assigned in order of registration with io_digital_add_channel).
 * @param value: The GPIO_PinState to write to the output channel (GPIO_PIN_RESET, or GPIO_PIN_SET).
 */
void io_digital_write(int index, GPIO_PinState value) {
 800065c:	b580      	push	{r7, lr}
 800065e:	b082      	sub	sp, #8
 8000660:	af00      	add	r7, sp, #0
 8000662:	6078      	str	r0, [r7, #4]
 8000664:	460b      	mov	r3, r1
 8000666:	70fb      	strb	r3, [r7, #3]
	if (index >= 0 && index < io_digital_channel_count && io_digital_channels[index].direction == IO_DIGITAL_OUTPUT) {
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	2b00      	cmp	r3, #0
 800066c:	db18      	blt.n	80006a0 <io_digital_write+0x44>
 800066e:	4b0e      	ldr	r3, [pc, #56]	@ (80006a8 <io_digital_write+0x4c>)
 8000670:	681b      	ldr	r3, [r3, #0]
 8000672:	687a      	ldr	r2, [r7, #4]
 8000674:	429a      	cmp	r2, r3
 8000676:	da13      	bge.n	80006a0 <io_digital_write+0x44>
 8000678:	4a0c      	ldr	r2, [pc, #48]	@ (80006ac <io_digital_write+0x50>)
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	00db      	lsls	r3, r3, #3
 800067e:	4413      	add	r3, r2
 8000680:	799b      	ldrb	r3, [r3, #6]
 8000682:	2b01      	cmp	r3, #1
 8000684:	d10c      	bne.n	80006a0 <io_digital_write+0x44>
		HAL_GPIO_WritePin(io_digital_channels[index].port, io_digital_channels[index].pin, value);
 8000686:	4a09      	ldr	r2, [pc, #36]	@ (80006ac <io_digital_write+0x50>)
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 800068e:	4a07      	ldr	r2, [pc, #28]	@ (80006ac <io_digital_write+0x50>)
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	00db      	lsls	r3, r3, #3
 8000694:	4413      	add	r3, r2
 8000696:	889b      	ldrh	r3, [r3, #4]
 8000698:	78fa      	ldrb	r2, [r7, #3]
 800069a:	4619      	mov	r1, r3
 800069c:	f001 fac2 	bl	8001c24 <HAL_GPIO_WritePin>
	}
}
 80006a0:	bf00      	nop
 80006a2:	3708      	adds	r7, #8
 80006a4:	46bd      	mov	sp, r7
 80006a6:	bd80      	pop	{r7, pc}
 80006a8:	20000270 	.word	0x20000270
 80006ac:	200001f0 	.word	0x200001f0

080006b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006b0:	b5b0      	push	{r4, r5, r7, lr}
 80006b2:	b088      	sub	sp, #32
 80006b4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006b6:	f000 fc52 	bl	8000f5e <HAL_Init>

  /* USER CODE BEGIN Init */
  io_digital_add_channel(GPIOC, GPIO_PIN_6, IO_DIGITAL_OUTPUT);
 80006ba:	2201      	movs	r2, #1
 80006bc:	2140      	movs	r1, #64	@ 0x40
 80006be:	4823      	ldr	r0, [pc, #140]	@ (800074c <main+0x9c>)
 80006c0:	f7ff ff9c 	bl	80005fc <io_digital_add_channel>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006c4:	f000 f848 	bl	8000758 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006c8:	f000 f912 	bl	80008f0 <MX_GPIO_Init>
  MX_DMA_Init();
 80006cc:	f000 f8de 	bl	800088c <MX_DMA_Init>
  MX_USB_Device_Init();
 80006d0:	f009 f91e 	bl	8009910 <MX_USB_Device_Init>
  MX_USART2_UART_Init();
 80006d4:	f000 f88c 	bl	80007f0 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  RS485_Setup(GPIOA, GPIO_PIN_4);
 80006d8:	2110      	movs	r1, #16
 80006da:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006de:	f000 fb39 	bl	8000d54 <RS485_Setup>
  io_digital_write(0, GPIO_PIN_RESET);
 80006e2:	2100      	movs	r1, #0
 80006e4:	2000      	movs	r0, #0
 80006e6:	f7ff ffb9 	bl	800065c <io_digital_write>
  HAL_Delay(5000);
 80006ea:	f241 3088 	movw	r0, #5000	@ 0x1388
 80006ee:	f000 fca7 	bl	8001040 <HAL_Delay>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	while(1) {
		char sent_msg[] = "Sent";
 80006f2:	4b17      	ldr	r3, [pc, #92]	@ (8000750 <main+0xa0>)
 80006f4:	61bb      	str	r3, [r7, #24]
 80006f6:	2300      	movs	r3, #0
 80006f8:	773b      	strb	r3, [r7, #28]
		usb_serial_println(sent_msg);
 80006fa:	f107 0318 	add.w	r3, r7, #24
 80006fe:	4618      	mov	r0, r3
 8000700:	f000 faf2 	bl	8000ce8 <usb_serial_println>

		HAL_Delay(10);
 8000704:	200a      	movs	r0, #10
 8000706:	f000 fc9b 	bl	8001040 <HAL_Delay>

		uint8_t msg[] = "Hello from STM32!\r\n";
 800070a:	4b12      	ldr	r3, [pc, #72]	@ (8000754 <main+0xa4>)
 800070c:	1d3c      	adds	r4, r7, #4
 800070e:	461d      	mov	r5, r3
 8000710:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000712:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000714:	682b      	ldr	r3, [r5, #0]
 8000716:	6023      	str	r3, [r4, #0]
		RS485_Transmit(msg, sizeof(msg) - 1);
 8000718:	1d3b      	adds	r3, r7, #4
 800071a:	2113      	movs	r1, #19
 800071c:	4618      	mov	r0, r3
 800071e:	f000 fb3f 	bl	8000da0 <RS485_Transmit>

		HAL_Delay(10);
 8000722:	200a      	movs	r0, #10
 8000724:	f000 fc8c 	bl	8001040 <HAL_Delay>

		// Flash on-board LED to signify non-stuck while loop (was crashing in previous tests trying to implement DMA RS485)
		io_digital_write(0, GPIO_PIN_SET);
 8000728:	2101      	movs	r1, #1
 800072a:	2000      	movs	r0, #0
 800072c:	f7ff ff96 	bl	800065c <io_digital_write>
		HAL_Delay(1000);
 8000730:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000734:	f000 fc84 	bl	8001040 <HAL_Delay>
		io_digital_write(0, GPIO_PIN_RESET);
 8000738:	2100      	movs	r1, #0
 800073a:	2000      	movs	r0, #0
 800073c:	f7ff ff8e 	bl	800065c <io_digital_write>
		HAL_Delay(1000);
 8000740:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000744:	f000 fc7c 	bl	8001040 <HAL_Delay>
	while(1) {
 8000748:	bf00      	nop
 800074a:	e7d2      	b.n	80006f2 <main+0x42>
 800074c:	48000800 	.word	0x48000800
 8000750:	746e6553 	.word	0x746e6553
 8000754:	0800aca4 	.word	0x0800aca4

08000758 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000758:	b580      	push	{r7, lr}
 800075a:	b094      	sub	sp, #80	@ 0x50
 800075c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800075e:	f107 0318 	add.w	r3, r7, #24
 8000762:	2238      	movs	r2, #56	@ 0x38
 8000764:	2100      	movs	r1, #0
 8000766:	4618      	mov	r0, r3
 8000768:	f009 fe12 	bl	800a390 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800076c:	1d3b      	adds	r3, r7, #4
 800076e:	2200      	movs	r2, #0
 8000770:	601a      	str	r2, [r3, #0]
 8000772:	605a      	str	r2, [r3, #4]
 8000774:	609a      	str	r2, [r3, #8]
 8000776:	60da      	str	r2, [r3, #12]
 8000778:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800077a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800077e:	f002 ff6b 	bl	8003658 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000782:	2301      	movs	r3, #1
 8000784:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000786:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800078a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800078c:	2302      	movs	r3, #2
 800078e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000790:	2303      	movs	r3, #3
 8000792:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000794:	2301      	movs	r3, #1
 8000796:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 36;
 8000798:	2324      	movs	r3, #36	@ 0x24
 800079a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800079c:	2302      	movs	r3, #2
 800079e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV6;
 80007a0:	2306      	movs	r3, #6
 80007a2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80007a4:	2302      	movs	r3, #2
 80007a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007a8:	f107 0318 	add.w	r3, r7, #24
 80007ac:	4618      	mov	r0, r3
 80007ae:	f003 f807 	bl	80037c0 <HAL_RCC_OscConfig>
 80007b2:	4603      	mov	r3, r0
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d001      	beq.n	80007bc <SystemClock_Config+0x64>
  {
    Error_Handler();
 80007b8:	f000 f8fa 	bl	80009b0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007bc:	230f      	movs	r3, #15
 80007be:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007c0:	2303      	movs	r3, #3
 80007c2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 80007c4:	2380      	movs	r3, #128	@ 0x80
 80007c6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80007c8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80007cc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007ce:	2300      	movs	r3, #0
 80007d0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80007d2:	1d3b      	adds	r3, r7, #4
 80007d4:	2102      	movs	r1, #2
 80007d6:	4618      	mov	r0, r3
 80007d8:	f003 fb04 	bl	8003de4 <HAL_RCC_ClockConfig>
 80007dc:	4603      	mov	r3, r0
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d001      	beq.n	80007e6 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80007e2:	f000 f8e5 	bl	80009b0 <Error_Handler>
  }
}
 80007e6:	bf00      	nop
 80007e8:	3750      	adds	r7, #80	@ 0x50
 80007ea:	46bd      	mov	sp, r7
 80007ec:	bd80      	pop	{r7, pc}
	...

080007f0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80007f4:	4b23      	ldr	r3, [pc, #140]	@ (8000884 <MX_USART2_UART_Init+0x94>)
 80007f6:	4a24      	ldr	r2, [pc, #144]	@ (8000888 <MX_USART2_UART_Init+0x98>)
 80007f8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80007fa:	4b22      	ldr	r3, [pc, #136]	@ (8000884 <MX_USART2_UART_Init+0x94>)
 80007fc:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000800:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000802:	4b20      	ldr	r3, [pc, #128]	@ (8000884 <MX_USART2_UART_Init+0x94>)
 8000804:	2200      	movs	r2, #0
 8000806:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_2;
 8000808:	4b1e      	ldr	r3, [pc, #120]	@ (8000884 <MX_USART2_UART_Init+0x94>)
 800080a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800080e:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000810:	4b1c      	ldr	r3, [pc, #112]	@ (8000884 <MX_USART2_UART_Init+0x94>)
 8000812:	2200      	movs	r2, #0
 8000814:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000816:	4b1b      	ldr	r3, [pc, #108]	@ (8000884 <MX_USART2_UART_Init+0x94>)
 8000818:	220c      	movs	r2, #12
 800081a:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800081c:	4b19      	ldr	r3, [pc, #100]	@ (8000884 <MX_USART2_UART_Init+0x94>)
 800081e:	2200      	movs	r2, #0
 8000820:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000822:	4b18      	ldr	r3, [pc, #96]	@ (8000884 <MX_USART2_UART_Init+0x94>)
 8000824:	2200      	movs	r2, #0
 8000826:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000828:	4b16      	ldr	r3, [pc, #88]	@ (8000884 <MX_USART2_UART_Init+0x94>)
 800082a:	2200      	movs	r2, #0
 800082c:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800082e:	4b15      	ldr	r3, [pc, #84]	@ (8000884 <MX_USART2_UART_Init+0x94>)
 8000830:	2200      	movs	r2, #0
 8000832:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000834:	4b13      	ldr	r3, [pc, #76]	@ (8000884 <MX_USART2_UART_Init+0x94>)
 8000836:	2200      	movs	r2, #0
 8000838:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800083a:	4812      	ldr	r0, [pc, #72]	@ (8000884 <MX_USART2_UART_Init+0x94>)
 800083c:	f003 ff3c 	bl	80046b8 <HAL_UART_Init>
 8000840:	4603      	mov	r3, r0
 8000842:	2b00      	cmp	r3, #0
 8000844:	d001      	beq.n	800084a <MX_USART2_UART_Init+0x5a>
  {
    Error_Handler();
 8000846:	f000 f8b3 	bl	80009b0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800084a:	2100      	movs	r1, #0
 800084c:	480d      	ldr	r0, [pc, #52]	@ (8000884 <MX_USART2_UART_Init+0x94>)
 800084e:	f005 fc62 	bl	8006116 <HAL_UARTEx_SetTxFifoThreshold>
 8000852:	4603      	mov	r3, r0
 8000854:	2b00      	cmp	r3, #0
 8000856:	d001      	beq.n	800085c <MX_USART2_UART_Init+0x6c>
  {
    Error_Handler();
 8000858:	f000 f8aa 	bl	80009b0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800085c:	2100      	movs	r1, #0
 800085e:	4809      	ldr	r0, [pc, #36]	@ (8000884 <MX_USART2_UART_Init+0x94>)
 8000860:	f005 fc97 	bl	8006192 <HAL_UARTEx_SetRxFifoThreshold>
 8000864:	4603      	mov	r3, r0
 8000866:	2b00      	cmp	r3, #0
 8000868:	d001      	beq.n	800086e <MX_USART2_UART_Init+0x7e>
  {
    Error_Handler();
 800086a:	f000 f8a1 	bl	80009b0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 800086e:	4805      	ldr	r0, [pc, #20]	@ (8000884 <MX_USART2_UART_Init+0x94>)
 8000870:	f005 fc18 	bl	80060a4 <HAL_UARTEx_DisableFifoMode>
 8000874:	4603      	mov	r3, r0
 8000876:	2b00      	cmp	r3, #0
 8000878:	d001      	beq.n	800087e <MX_USART2_UART_Init+0x8e>
  {
    Error_Handler();
 800087a:	f000 f899 	bl	80009b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800087e:	bf00      	nop
 8000880:	bd80      	pop	{r7, pc}
 8000882:	bf00      	nop
 8000884:	20000274 	.word	0x20000274
 8000888:	40004400 	.word	0x40004400

0800088c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	b082      	sub	sp, #8
 8000890:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000892:	4b16      	ldr	r3, [pc, #88]	@ (80008ec <MX_DMA_Init+0x60>)
 8000894:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000896:	4a15      	ldr	r2, [pc, #84]	@ (80008ec <MX_DMA_Init+0x60>)
 8000898:	f043 0304 	orr.w	r3, r3, #4
 800089c:	6493      	str	r3, [r2, #72]	@ 0x48
 800089e:	4b13      	ldr	r3, [pc, #76]	@ (80008ec <MX_DMA_Init+0x60>)
 80008a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80008a2:	f003 0304 	and.w	r3, r3, #4
 80008a6:	607b      	str	r3, [r7, #4]
 80008a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80008aa:	4b10      	ldr	r3, [pc, #64]	@ (80008ec <MX_DMA_Init+0x60>)
 80008ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80008ae:	4a0f      	ldr	r2, [pc, #60]	@ (80008ec <MX_DMA_Init+0x60>)
 80008b0:	f043 0301 	orr.w	r3, r3, #1
 80008b4:	6493      	str	r3, [r2, #72]	@ 0x48
 80008b6:	4b0d      	ldr	r3, [pc, #52]	@ (80008ec <MX_DMA_Init+0x60>)
 80008b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80008ba:	f003 0301 	and.w	r3, r3, #1
 80008be:	603b      	str	r3, [r7, #0]
 80008c0:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 80008c2:	2200      	movs	r2, #0
 80008c4:	2101      	movs	r1, #1
 80008c6:	200b      	movs	r0, #11
 80008c8:	f000 fcb7 	bl	800123a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80008cc:	200b      	movs	r0, #11
 80008ce:	f000 fcce 	bl	800126e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 1, 0);
 80008d2:	2200      	movs	r2, #0
 80008d4:	2101      	movs	r1, #1
 80008d6:	200c      	movs	r0, #12
 80008d8:	f000 fcaf 	bl	800123a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80008dc:	200c      	movs	r0, #12
 80008de:	f000 fcc6 	bl	800126e <HAL_NVIC_EnableIRQ>

}
 80008e2:	bf00      	nop
 80008e4:	3708      	adds	r7, #8
 80008e6:	46bd      	mov	sp, r7
 80008e8:	bd80      	pop	{r7, pc}
 80008ea:	bf00      	nop
 80008ec:	40021000 	.word	0x40021000

080008f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b088      	sub	sp, #32
 80008f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008f6:	f107 030c 	add.w	r3, r7, #12
 80008fa:	2200      	movs	r2, #0
 80008fc:	601a      	str	r2, [r3, #0]
 80008fe:	605a      	str	r2, [r3, #4]
 8000900:	609a      	str	r2, [r3, #8]
 8000902:	60da      	str	r2, [r3, #12]
 8000904:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000906:	4b28      	ldr	r3, [pc, #160]	@ (80009a8 <MX_GPIO_Init+0xb8>)
 8000908:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800090a:	4a27      	ldr	r2, [pc, #156]	@ (80009a8 <MX_GPIO_Init+0xb8>)
 800090c:	f043 0320 	orr.w	r3, r3, #32
 8000910:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000912:	4b25      	ldr	r3, [pc, #148]	@ (80009a8 <MX_GPIO_Init+0xb8>)
 8000914:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000916:	f003 0320 	and.w	r3, r3, #32
 800091a:	60bb      	str	r3, [r7, #8]
 800091c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800091e:	4b22      	ldr	r3, [pc, #136]	@ (80009a8 <MX_GPIO_Init+0xb8>)
 8000920:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000922:	4a21      	ldr	r2, [pc, #132]	@ (80009a8 <MX_GPIO_Init+0xb8>)
 8000924:	f043 0301 	orr.w	r3, r3, #1
 8000928:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800092a:	4b1f      	ldr	r3, [pc, #124]	@ (80009a8 <MX_GPIO_Init+0xb8>)
 800092c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800092e:	f003 0301 	and.w	r3, r3, #1
 8000932:	607b      	str	r3, [r7, #4]
 8000934:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000936:	4b1c      	ldr	r3, [pc, #112]	@ (80009a8 <MX_GPIO_Init+0xb8>)
 8000938:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800093a:	4a1b      	ldr	r2, [pc, #108]	@ (80009a8 <MX_GPIO_Init+0xb8>)
 800093c:	f043 0304 	orr.w	r3, r3, #4
 8000940:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000942:	4b19      	ldr	r3, [pc, #100]	@ (80009a8 <MX_GPIO_Init+0xb8>)
 8000944:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000946:	f003 0304 	and.w	r3, r3, #4
 800094a:	603b      	str	r3, [r7, #0]
 800094c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 800094e:	2200      	movs	r2, #0
 8000950:	2130      	movs	r1, #48	@ 0x30
 8000952:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000956:	f001 f965 	bl	8001c24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 800095a:	2200      	movs	r2, #0
 800095c:	2140      	movs	r1, #64	@ 0x40
 800095e:	4813      	ldr	r0, [pc, #76]	@ (80009ac <MX_GPIO_Init+0xbc>)
 8000960:	f001 f960 	bl	8001c24 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA4 PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8000964:	2330      	movs	r3, #48	@ 0x30
 8000966:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000968:	2301      	movs	r3, #1
 800096a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800096c:	2300      	movs	r3, #0
 800096e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000970:	2300      	movs	r3, #0
 8000972:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000974:	f107 030c 	add.w	r3, r7, #12
 8000978:	4619      	mov	r1, r3
 800097a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800097e:	f000 ffcf 	bl	8001920 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000982:	2340      	movs	r3, #64	@ 0x40
 8000984:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000986:	2301      	movs	r3, #1
 8000988:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800098a:	2300      	movs	r3, #0
 800098c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800098e:	2300      	movs	r3, #0
 8000990:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000992:	f107 030c 	add.w	r3, r7, #12
 8000996:	4619      	mov	r1, r3
 8000998:	4804      	ldr	r0, [pc, #16]	@ (80009ac <MX_GPIO_Init+0xbc>)
 800099a:	f000 ffc1 	bl	8001920 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 800099e:	bf00      	nop
 80009a0:	3720      	adds	r7, #32
 80009a2:	46bd      	mov	sp, r7
 80009a4:	bd80      	pop	{r7, pc}
 80009a6:	bf00      	nop
 80009a8:	40021000 	.word	0x40021000
 80009ac:	48000800 	.word	0x48000800

080009b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009b0:	b480      	push	{r7}
 80009b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* USER CODE END Error_Handler_Debug */
}
 80009b4:	bf00      	nop
 80009b6:	46bd      	mov	sp, r7
 80009b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009bc:	4770      	bx	lr
	...

080009c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b082      	sub	sp, #8
 80009c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009c6:	4b0f      	ldr	r3, [pc, #60]	@ (8000a04 <HAL_MspInit+0x44>)
 80009c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80009ca:	4a0e      	ldr	r2, [pc, #56]	@ (8000a04 <HAL_MspInit+0x44>)
 80009cc:	f043 0301 	orr.w	r3, r3, #1
 80009d0:	6613      	str	r3, [r2, #96]	@ 0x60
 80009d2:	4b0c      	ldr	r3, [pc, #48]	@ (8000a04 <HAL_MspInit+0x44>)
 80009d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80009d6:	f003 0301 	and.w	r3, r3, #1
 80009da:	607b      	str	r3, [r7, #4]
 80009dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009de:	4b09      	ldr	r3, [pc, #36]	@ (8000a04 <HAL_MspInit+0x44>)
 80009e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80009e2:	4a08      	ldr	r2, [pc, #32]	@ (8000a04 <HAL_MspInit+0x44>)
 80009e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80009e8:	6593      	str	r3, [r2, #88]	@ 0x58
 80009ea:	4b06      	ldr	r3, [pc, #24]	@ (8000a04 <HAL_MspInit+0x44>)
 80009ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80009ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80009f2:	603b      	str	r3, [r7, #0]
 80009f4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80009f6:	f002 fed3 	bl	80037a0 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009fa:	bf00      	nop
 80009fc:	3708      	adds	r7, #8
 80009fe:	46bd      	mov	sp, r7
 8000a00:	bd80      	pop	{r7, pc}
 8000a02:	bf00      	nop
 8000a04:	40021000 	.word	0x40021000

08000a08 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b09e      	sub	sp, #120	@ 0x78
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a10:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000a14:	2200      	movs	r2, #0
 8000a16:	601a      	str	r2, [r3, #0]
 8000a18:	605a      	str	r2, [r3, #4]
 8000a1a:	609a      	str	r2, [r3, #8]
 8000a1c:	60da      	str	r2, [r3, #12]
 8000a1e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a20:	f107 0310 	add.w	r3, r7, #16
 8000a24:	2254      	movs	r2, #84	@ 0x54
 8000a26:	2100      	movs	r1, #0
 8000a28:	4618      	mov	r0, r3
 8000a2a:	f009 fcb1 	bl	800a390 <memset>
  if(huart->Instance==USART2)
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	4a4e      	ldr	r2, [pc, #312]	@ (8000b6c <HAL_UART_MspInit+0x164>)
 8000a34:	4293      	cmp	r3, r2
 8000a36:	f040 8094 	bne.w	8000b62 <HAL_UART_MspInit+0x15a>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000a3a:	2302      	movs	r3, #2
 8000a3c:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000a3e:	2300      	movs	r3, #0
 8000a40:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a42:	f107 0310 	add.w	r3, r7, #16
 8000a46:	4618      	mov	r0, r3
 8000a48:	f003 fbe8 	bl	800421c <HAL_RCCEx_PeriphCLKConfig>
 8000a4c:	4603      	mov	r3, r0
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d001      	beq.n	8000a56 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000a52:	f7ff ffad 	bl	80009b0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a56:	4b46      	ldr	r3, [pc, #280]	@ (8000b70 <HAL_UART_MspInit+0x168>)
 8000a58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a5a:	4a45      	ldr	r2, [pc, #276]	@ (8000b70 <HAL_UART_MspInit+0x168>)
 8000a5c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a60:	6593      	str	r3, [r2, #88]	@ 0x58
 8000a62:	4b43      	ldr	r3, [pc, #268]	@ (8000b70 <HAL_UART_MspInit+0x168>)
 8000a64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000a6a:	60fb      	str	r3, [r7, #12]
 8000a6c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a6e:	4b40      	ldr	r3, [pc, #256]	@ (8000b70 <HAL_UART_MspInit+0x168>)
 8000a70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a72:	4a3f      	ldr	r2, [pc, #252]	@ (8000b70 <HAL_UART_MspInit+0x168>)
 8000a74:	f043 0301 	orr.w	r3, r3, #1
 8000a78:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a7a:	4b3d      	ldr	r3, [pc, #244]	@ (8000b70 <HAL_UART_MspInit+0x168>)
 8000a7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a7e:	f003 0301 	and.w	r3, r3, #1
 8000a82:	60bb      	str	r3, [r7, #8]
 8000a84:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000a86:	230c      	movs	r3, #12
 8000a88:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a8a:	2302      	movs	r3, #2
 8000a8c:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a8e:	2300      	movs	r3, #0
 8000a90:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a92:	2300      	movs	r3, #0
 8000a94:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000a96:	2307      	movs	r3, #7
 8000a98:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a9a:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000a9e:	4619      	mov	r1, r3
 8000aa0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000aa4:	f000 ff3c 	bl	8001920 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel1;
 8000aa8:	4b32      	ldr	r3, [pc, #200]	@ (8000b74 <HAL_UART_MspInit+0x16c>)
 8000aaa:	4a33      	ldr	r2, [pc, #204]	@ (8000b78 <HAL_UART_MspInit+0x170>)
 8000aac:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8000aae:	4b31      	ldr	r3, [pc, #196]	@ (8000b74 <HAL_UART_MspInit+0x16c>)
 8000ab0:	221a      	movs	r2, #26
 8000ab2:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000ab4:	4b2f      	ldr	r3, [pc, #188]	@ (8000b74 <HAL_UART_MspInit+0x16c>)
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000aba:	4b2e      	ldr	r3, [pc, #184]	@ (8000b74 <HAL_UART_MspInit+0x16c>)
 8000abc:	2200      	movs	r2, #0
 8000abe:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000ac0:	4b2c      	ldr	r3, [pc, #176]	@ (8000b74 <HAL_UART_MspInit+0x16c>)
 8000ac2:	2280      	movs	r2, #128	@ 0x80
 8000ac4:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000ac6:	4b2b      	ldr	r3, [pc, #172]	@ (8000b74 <HAL_UART_MspInit+0x16c>)
 8000ac8:	2200      	movs	r2, #0
 8000aca:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000acc:	4b29      	ldr	r3, [pc, #164]	@ (8000b74 <HAL_UART_MspInit+0x16c>)
 8000ace:	2200      	movs	r2, #0
 8000ad0:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8000ad2:	4b28      	ldr	r3, [pc, #160]	@ (8000b74 <HAL_UART_MspInit+0x16c>)
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8000ad8:	4b26      	ldr	r3, [pc, #152]	@ (8000b74 <HAL_UART_MspInit+0x16c>)
 8000ada:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000ade:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8000ae0:	4824      	ldr	r0, [pc, #144]	@ (8000b74 <HAL_UART_MspInit+0x16c>)
 8000ae2:	f000 fbdf 	bl	80012a4 <HAL_DMA_Init>
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d001      	beq.n	8000af0 <HAL_UART_MspInit+0xe8>
    {
      Error_Handler();
 8000aec:	f7ff ff60 	bl	80009b0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	4a20      	ldr	r2, [pc, #128]	@ (8000b74 <HAL_UART_MspInit+0x16c>)
 8000af4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8000af8:	4a1e      	ldr	r2, [pc, #120]	@ (8000b74 <HAL_UART_MspInit+0x16c>)
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel2;
 8000afe:	4b1f      	ldr	r3, [pc, #124]	@ (8000b7c <HAL_UART_MspInit+0x174>)
 8000b00:	4a1f      	ldr	r2, [pc, #124]	@ (8000b80 <HAL_UART_MspInit+0x178>)
 8000b02:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8000b04:	4b1d      	ldr	r3, [pc, #116]	@ (8000b7c <HAL_UART_MspInit+0x174>)
 8000b06:	221b      	movs	r2, #27
 8000b08:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000b0a:	4b1c      	ldr	r3, [pc, #112]	@ (8000b7c <HAL_UART_MspInit+0x174>)
 8000b0c:	2210      	movs	r2, #16
 8000b0e:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b10:	4b1a      	ldr	r3, [pc, #104]	@ (8000b7c <HAL_UART_MspInit+0x174>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000b16:	4b19      	ldr	r3, [pc, #100]	@ (8000b7c <HAL_UART_MspInit+0x174>)
 8000b18:	2280      	movs	r2, #128	@ 0x80
 8000b1a:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000b1c:	4b17      	ldr	r3, [pc, #92]	@ (8000b7c <HAL_UART_MspInit+0x174>)
 8000b1e:	2200      	movs	r2, #0
 8000b20:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000b22:	4b16      	ldr	r3, [pc, #88]	@ (8000b7c <HAL_UART_MspInit+0x174>)
 8000b24:	2200      	movs	r2, #0
 8000b26:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8000b28:	4b14      	ldr	r3, [pc, #80]	@ (8000b7c <HAL_UART_MspInit+0x174>)
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8000b2e:	4b13      	ldr	r3, [pc, #76]	@ (8000b7c <HAL_UART_MspInit+0x174>)
 8000b30:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000b34:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8000b36:	4811      	ldr	r0, [pc, #68]	@ (8000b7c <HAL_UART_MspInit+0x174>)
 8000b38:	f000 fbb4 	bl	80012a4 <HAL_DMA_Init>
 8000b3c:	4603      	mov	r3, r0
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d001      	beq.n	8000b46 <HAL_UART_MspInit+0x13e>
    {
      Error_Handler();
 8000b42:	f7ff ff35 	bl	80009b0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	4a0c      	ldr	r2, [pc, #48]	@ (8000b7c <HAL_UART_MspInit+0x174>)
 8000b4a:	67da      	str	r2, [r3, #124]	@ 0x7c
 8000b4c:	4a0b      	ldr	r2, [pc, #44]	@ (8000b7c <HAL_UART_MspInit+0x174>)
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 8000b52:	2200      	movs	r2, #0
 8000b54:	2102      	movs	r1, #2
 8000b56:	2026      	movs	r0, #38	@ 0x26
 8000b58:	f000 fb6f 	bl	800123a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000b5c:	2026      	movs	r0, #38	@ 0x26
 8000b5e:	f000 fb86 	bl	800126e <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000b62:	bf00      	nop
 8000b64:	3778      	adds	r7, #120	@ 0x78
 8000b66:	46bd      	mov	sp, r7
 8000b68:	bd80      	pop	{r7, pc}
 8000b6a:	bf00      	nop
 8000b6c:	40004400 	.word	0x40004400
 8000b70:	40021000 	.word	0x40021000
 8000b74:	20000308 	.word	0x20000308
 8000b78:	40020008 	.word	0x40020008
 8000b7c:	20000368 	.word	0x20000368
 8000b80:	4002001c 	.word	0x4002001c

08000b84 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b84:	b480      	push	{r7}
 8000b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b88:	bf00      	nop
 8000b8a:	e7fd      	b.n	8000b88 <NMI_Handler+0x4>

08000b8c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b90:	bf00      	nop
 8000b92:	e7fd      	b.n	8000b90 <HardFault_Handler+0x4>

08000b94 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b94:	b480      	push	{r7}
 8000b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b98:	bf00      	nop
 8000b9a:	e7fd      	b.n	8000b98 <MemManage_Handler+0x4>

08000b9c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b9c:	b480      	push	{r7}
 8000b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ba0:	bf00      	nop
 8000ba2:	e7fd      	b.n	8000ba0 <BusFault_Handler+0x4>

08000ba4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ba4:	b480      	push	{r7}
 8000ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ba8:	bf00      	nop
 8000baa:	e7fd      	b.n	8000ba8 <UsageFault_Handler+0x4>

08000bac <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000bac:	b480      	push	{r7}
 8000bae:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000bb0:	bf00      	nop
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb8:	4770      	bx	lr

08000bba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bba:	b480      	push	{r7}
 8000bbc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bbe:	bf00      	nop
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc6:	4770      	bx	lr

08000bc8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bc8:	b480      	push	{r7}
 8000bca:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bcc:	bf00      	nop
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd4:	4770      	bx	lr

08000bd6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000bd6:	b580      	push	{r7, lr}
 8000bd8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000bda:	f000 fa13 	bl	8001004 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000bde:	bf00      	nop
 8000be0:	bd80      	pop	{r7, pc}
	...

08000be4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8000be8:	4802      	ldr	r0, [pc, #8]	@ (8000bf4 <DMA1_Channel1_IRQHandler+0x10>)
 8000bea:	f000 fd3e 	bl	800166a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000bee:	bf00      	nop
 8000bf0:	bd80      	pop	{r7, pc}
 8000bf2:	bf00      	nop
 8000bf4:	20000308 	.word	0x20000308

08000bf8 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8000bfc:	4802      	ldr	r0, [pc, #8]	@ (8000c08 <DMA1_Channel2_IRQHandler+0x10>)
 8000bfe:	f000 fd34 	bl	800166a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8000c02:	bf00      	nop
 8000c04:	bd80      	pop	{r7, pc}
 8000c06:	bf00      	nop
 8000c08:	20000368 	.word	0x20000368

08000c0c <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8000c10:	4802      	ldr	r0, [pc, #8]	@ (8000c1c <USB_LP_IRQHandler+0x10>)
 8000c12:	f001 f90f 	bl	8001e34 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8000c16:	bf00      	nop
 8000c18:	bd80      	pop	{r7, pc}
 8000c1a:	bf00      	nop
 8000c1c:	200019b0 	.word	0x200019b0

08000c20 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000c24:	4802      	ldr	r0, [pc, #8]	@ (8000c30 <USART2_IRQHandler+0x10>)
 8000c26:	f003 ff25 	bl	8004a74 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000c2a:	bf00      	nop
 8000c2c:	bd80      	pop	{r7, pc}
 8000c2e:	bf00      	nop
 8000c30:	20000274 	.word	0x20000274

08000c34 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b086      	sub	sp, #24
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c3c:	4a14      	ldr	r2, [pc, #80]	@ (8000c90 <_sbrk+0x5c>)
 8000c3e:	4b15      	ldr	r3, [pc, #84]	@ (8000c94 <_sbrk+0x60>)
 8000c40:	1ad3      	subs	r3, r2, r3
 8000c42:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c44:	697b      	ldr	r3, [r7, #20]
 8000c46:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c48:	4b13      	ldr	r3, [pc, #76]	@ (8000c98 <_sbrk+0x64>)
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d102      	bne.n	8000c56 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c50:	4b11      	ldr	r3, [pc, #68]	@ (8000c98 <_sbrk+0x64>)
 8000c52:	4a12      	ldr	r2, [pc, #72]	@ (8000c9c <_sbrk+0x68>)
 8000c54:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c56:	4b10      	ldr	r3, [pc, #64]	@ (8000c98 <_sbrk+0x64>)
 8000c58:	681a      	ldr	r2, [r3, #0]
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	4413      	add	r3, r2
 8000c5e:	693a      	ldr	r2, [r7, #16]
 8000c60:	429a      	cmp	r2, r3
 8000c62:	d207      	bcs.n	8000c74 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c64:	f009 fb9c 	bl	800a3a0 <__errno>
 8000c68:	4603      	mov	r3, r0
 8000c6a:	220c      	movs	r2, #12
 8000c6c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c6e:	f04f 33ff 	mov.w	r3, #4294967295
 8000c72:	e009      	b.n	8000c88 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c74:	4b08      	ldr	r3, [pc, #32]	@ (8000c98 <_sbrk+0x64>)
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c7a:	4b07      	ldr	r3, [pc, #28]	@ (8000c98 <_sbrk+0x64>)
 8000c7c:	681a      	ldr	r2, [r3, #0]
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	4413      	add	r3, r2
 8000c82:	4a05      	ldr	r2, [pc, #20]	@ (8000c98 <_sbrk+0x64>)
 8000c84:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c86:	68fb      	ldr	r3, [r7, #12]
}
 8000c88:	4618      	mov	r0, r3
 8000c8a:	3718      	adds	r7, #24
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	bd80      	pop	{r7, pc}
 8000c90:	20020000 	.word	0x20020000
 8000c94:	00000400 	.word	0x00000400
 8000c98:	200003c8 	.word	0x200003c8
 8000c9c:	20001ff8 	.word	0x20001ff8

08000ca0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000ca4:	4b06      	ldr	r3, [pc, #24]	@ (8000cc0 <SystemInit+0x20>)
 8000ca6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000caa:	4a05      	ldr	r2, [pc, #20]	@ (8000cc0 <SystemInit+0x20>)
 8000cac:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000cb0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000cb4:	bf00      	nop
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cbc:	4770      	bx	lr
 8000cbe:	bf00      	nop
 8000cc0:	e000ed00 	.word	0xe000ed00

08000cc4 <usb_serial_print>:
/**
 * @Brief Prints a message to the serial output over USB.
 *
 * @param msg: Pointer to the message that is to be printed.
 */
void usb_serial_print(const char *msg) { // Actual implementation of the method thats in the header file
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b084      	sub	sp, #16
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	6078      	str	r0, [r7, #4]
    uint16_t len = strlen(msg);	// Calculates the length of the string so we know how many bytes to send
 8000ccc:	6878      	ldr	r0, [r7, #4]
 8000cce:	f7ff faa7 	bl	8000220 <strlen>
 8000cd2:	4603      	mov	r3, r0
 8000cd4:	81fb      	strh	r3, [r7, #14]
    CDC_Transmit_FS((uint8_t*)msg, len); // Sends the message over USB as serial data. (uint8_t*) casts the string to a byte array as required by the method. len is just how many bytes to actually send
 8000cd6:	89fb      	ldrh	r3, [r7, #14]
 8000cd8:	4619      	mov	r1, r3
 8000cda:	6878      	ldr	r0, [r7, #4]
 8000cdc:	f008 fed6 	bl	8009a8c <CDC_Transmit_FS>
}
 8000ce0:	bf00      	nop
 8000ce2:	3710      	adds	r7, #16
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	bd80      	pop	{r7, pc}

08000ce8 <usb_serial_println>:
/**
 * @Brief Prints a message to the serial output over USB ending with a new line (\r\n).
 *
 * @param msg: Pointer to the message that is to be printed.
 */
void usb_serial_println(const char *msg) {
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b0a2      	sub	sp, #136	@ 0x88
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	6078      	str	r0, [r7, #4]
	char buffer[128];
	snprintf(buffer, sizeof(buffer), "%s\r\n", msg);
 8000cf0:	f107 0008 	add.w	r0, r7, #8
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	4a06      	ldr	r2, [pc, #24]	@ (8000d10 <usb_serial_println+0x28>)
 8000cf8:	2180      	movs	r1, #128	@ 0x80
 8000cfa:	f009 fb13 	bl	800a324 <sniprintf>
	usb_serial_print(buffer);
 8000cfe:	f107 0308 	add.w	r3, r7, #8
 8000d02:	4618      	mov	r0, r3
 8000d04:	f7ff ffde 	bl	8000cc4 <usb_serial_print>
}
 8000d08:	bf00      	nop
 8000d0a:	3788      	adds	r7, #136	@ 0x88
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	bd80      	pop	{r7, pc}
 8000d10:	0800acb8 	.word	0x0800acb8

08000d14 <RS485_SetTransmitMode>:
static volatile uint16_t RS485_ReceivedLength = 0;

static volatile bool RS485_TxInProgress = false;


void RS485_SetTransmitMode(void) {
 8000d14:	b580      	push	{r7, lr}
 8000d16:	af00      	add	r7, sp, #0
	// Set direction pin to HIGH (transmit)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_SET);
 8000d18:	4b04      	ldr	r3, [pc, #16]	@ (8000d2c <RS485_SetTransmitMode+0x18>)
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	4a04      	ldr	r2, [pc, #16]	@ (8000d30 <RS485_SetTransmitMode+0x1c>)
 8000d1e:	8811      	ldrh	r1, [r2, #0]
 8000d20:	2201      	movs	r2, #1
 8000d22:	4618      	mov	r0, r3
 8000d24:	f000 ff7e 	bl	8001c24 <HAL_GPIO_WritePin>
}
 8000d28:	bf00      	nop
 8000d2a:	bd80      	pop	{r7, pc}
 8000d2c:	200003cc 	.word	0x200003cc
 8000d30:	200003d0 	.word	0x200003d0

08000d34 <RS485_SetReceiveMode>:

void RS485_SetReceiveMode(void) {
 8000d34:	b580      	push	{r7, lr}
 8000d36:	af00      	add	r7, sp, #0
	// Set direction pin to LOW (receive)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_RESET);
 8000d38:	4b04      	ldr	r3, [pc, #16]	@ (8000d4c <RS485_SetReceiveMode+0x18>)
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	4a04      	ldr	r2, [pc, #16]	@ (8000d50 <RS485_SetReceiveMode+0x1c>)
 8000d3e:	8811      	ldrh	r1, [r2, #0]
 8000d40:	2200      	movs	r2, #0
 8000d42:	4618      	mov	r0, r3
 8000d44:	f000 ff6e 	bl	8001c24 <HAL_GPIO_WritePin>
}
 8000d48:	bf00      	nop
 8000d4a:	bd80      	pop	{r7, pc}
 8000d4c:	200003cc 	.word	0x200003cc
 8000d50:	200003d0 	.word	0x200003d0

08000d54 <RS485_Setup>:

void RS485_Setup(GPIO_TypeDef* dir_port, uint16_t dir_pin) {
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b082      	sub	sp, #8
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	6078      	str	r0, [r7, #4]
 8000d5c:	460b      	mov	r3, r1
 8000d5e:	807b      	strh	r3, [r7, #2]
	RS485_TxInProgress = false;
 8000d60:	4b0a      	ldr	r3, [pc, #40]	@ (8000d8c <RS485_Setup+0x38>)
 8000d62:	2200      	movs	r2, #0
 8000d64:	701a      	strb	r2, [r3, #0]

	RS485_DIR_PORT = dir_port;
 8000d66:	4a0a      	ldr	r2, [pc, #40]	@ (8000d90 <RS485_Setup+0x3c>)
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	6013      	str	r3, [r2, #0]
	RS485_DIR_PIN = dir_pin;
 8000d6c:	4a09      	ldr	r2, [pc, #36]	@ (8000d94 <RS485_Setup+0x40>)
 8000d6e:	887b      	ldrh	r3, [r7, #2]
 8000d70:	8013      	strh	r3, [r2, #0]

	RS485_SetReceiveMode();
 8000d72:	f7ff ffdf 	bl	8000d34 <RS485_SetReceiveMode>

	// Start DMA
	HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8000d76:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000d7a:	4907      	ldr	r1, [pc, #28]	@ (8000d98 <RS485_Setup+0x44>)
 8000d7c:	4807      	ldr	r0, [pc, #28]	@ (8000d9c <RS485_Setup+0x48>)
 8000d7e:	f005 fa46 	bl	800620e <HAL_UARTEx_ReceiveToIdle_DMA>
}
 8000d82:	bf00      	nop
 8000d84:	3708      	adds	r7, #8
 8000d86:	46bd      	mov	sp, r7
 8000d88:	bd80      	pop	{r7, pc}
 8000d8a:	bf00      	nop
 8000d8c:	200004d6 	.word	0x200004d6
 8000d90:	200003cc 	.word	0x200003cc
 8000d94:	200003d0 	.word	0x200003d0
 8000d98:	200003d4 	.word	0x200003d4
 8000d9c:	20000274 	.word	0x20000274

08000da0 <RS485_Transmit>:

void RS485_Transmit(uint8_t *data, uint16_t len) {
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b084      	sub	sp, #16
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	6078      	str	r0, [r7, #4]
 8000da8:	460b      	mov	r3, r1
 8000daa:	807b      	strh	r3, [r7, #2]
    if (RS485_TxInProgress) {
 8000dac:	4b22      	ldr	r3, [pc, #136]	@ (8000e38 <RS485_Transmit+0x98>)
 8000dae:	781b      	ldrb	r3, [r3, #0]
 8000db0:	b2db      	uxtb	r3, r3
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d13b      	bne.n	8000e2e <RS485_Transmit+0x8e>
    	// TODO: Implement queue of transmits
    	return;
    }

    if (huart2.gState != HAL_UART_STATE_READY || huart2.ErrorCode != HAL_UART_ERROR_NONE) {
 8000db6:	4b21      	ldr	r3, [pc, #132]	@ (8000e3c <RS485_Transmit+0x9c>)
 8000db8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000dbc:	2b20      	cmp	r3, #32
 8000dbe:	d104      	bne.n	8000dca <RS485_Transmit+0x2a>
 8000dc0:	4b1e      	ldr	r3, [pc, #120]	@ (8000e3c <RS485_Transmit+0x9c>)
 8000dc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d005      	beq.n	8000dd6 <RS485_Transmit+0x36>
    	// Reset UART
		HAL_UART_Abort(&huart2);
 8000dca:	481c      	ldr	r0, [pc, #112]	@ (8000e3c <RS485_Transmit+0x9c>)
 8000dcc:	f003 fd44 	bl	8004858 <HAL_UART_Abort>
		HAL_UART_Init(&huart2);
 8000dd0:	481a      	ldr	r0, [pc, #104]	@ (8000e3c <RS485_Transmit+0x9c>)
 8000dd2:	f003 fc71 	bl	80046b8 <HAL_UART_Init>
	}

    RS485_TxInProgress = true;
 8000dd6:	4b18      	ldr	r3, [pc, #96]	@ (8000e38 <RS485_Transmit+0x98>)
 8000dd8:	2201      	movs	r2, #1
 8000dda:	701a      	strb	r2, [r3, #0]
	RS485_SetTransmitMode();
 8000ddc:	f7ff ff9a 	bl	8000d14 <RS485_SetTransmitMode>

	// Enable TC interrupt
	__HAL_UART_ENABLE_IT(&huart2, UART_IT_TC);
 8000de0:	4b16      	ldr	r3, [pc, #88]	@ (8000e3c <RS485_Transmit+0x9c>)
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	681a      	ldr	r2, [r3, #0]
 8000de6:	4b15      	ldr	r3, [pc, #84]	@ (8000e3c <RS485_Transmit+0x9c>)
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8000dee:	601a      	str	r2, [r3, #0]

	// Transmit and store the status of it
	HAL_StatusTypeDef transmitStatus = HAL_UART_Transmit_DMA(&huart2, data, len);
 8000df0:	887b      	ldrh	r3, [r7, #2]
 8000df2:	461a      	mov	r2, r3
 8000df4:	6879      	ldr	r1, [r7, #4]
 8000df6:	4811      	ldr	r0, [pc, #68]	@ (8000e3c <RS485_Transmit+0x9c>)
 8000df8:	f003 fcae 	bl	8004758 <HAL_UART_Transmit_DMA>
 8000dfc:	4603      	mov	r3, r0
 8000dfe:	73fb      	strb	r3, [r7, #15]
	if (transmitStatus != HAL_OK) {
 8000e00:	7bfb      	ldrb	r3, [r7, #15]
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d014      	beq.n	8000e30 <RS485_Transmit+0x90>
		// UART TX DMA Error - switch back to receiving
		RS485_SetReceiveMode();
 8000e06:	f7ff ff95 	bl	8000d34 <RS485_SetReceiveMode>
		RS485_TxInProgress = false;
 8000e0a:	4b0b      	ldr	r3, [pc, #44]	@ (8000e38 <RS485_Transmit+0x98>)
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	701a      	strb	r2, [r3, #0]
		__HAL_UART_DISABLE_IT(&huart2, UART_IT_TC);
 8000e10:	4b0a      	ldr	r3, [pc, #40]	@ (8000e3c <RS485_Transmit+0x9c>)
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	681a      	ldr	r2, [r3, #0]
 8000e16:	4b09      	ldr	r3, [pc, #36]	@ (8000e3c <RS485_Transmit+0x9c>)
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8000e1e:	601a      	str	r2, [r3, #0]
		HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8000e20:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000e24:	4906      	ldr	r1, [pc, #24]	@ (8000e40 <RS485_Transmit+0xa0>)
 8000e26:	4805      	ldr	r0, [pc, #20]	@ (8000e3c <RS485_Transmit+0x9c>)
 8000e28:	f005 f9f1 	bl	800620e <HAL_UARTEx_ReceiveToIdle_DMA>
 8000e2c:	e000      	b.n	8000e30 <RS485_Transmit+0x90>
    	return;
 8000e2e:	bf00      	nop
	}
}
 8000e30:	3710      	adds	r7, #16
 8000e32:	46bd      	mov	sp, r7
 8000e34:	bd80      	pop	{r7, pc}
 8000e36:	bf00      	nop
 8000e38:	200004d6 	.word	0x200004d6
 8000e3c:	20000274 	.word	0x20000274
 8000e40:	200003d4 	.word	0x200003d4

08000e44 <HAL_UARTEx_RxEventCallback>:


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t size) {
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b082      	sub	sp, #8
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	6078      	str	r0, [r7, #4]
 8000e4c:	460b      	mov	r3, r1
 8000e4e:	807b      	strh	r3, [r7, #2]
	if (huart->Instance == USART2) {
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	4a0f      	ldr	r2, [pc, #60]	@ (8000e94 <HAL_UARTEx_RxEventCallback+0x50>)
 8000e56:	4293      	cmp	r3, r2
 8000e58:	d117      	bne.n	8000e8a <HAL_UARTEx_RxEventCallback+0x46>
		RS485_ReceivedLength = size;
 8000e5a:	4a0f      	ldr	r2, [pc, #60]	@ (8000e98 <HAL_UARTEx_RxEventCallback+0x54>)
 8000e5c:	887b      	ldrh	r3, [r7, #2]
 8000e5e:	8013      	strh	r3, [r2, #0]

		// TODO: pass data to MODBUS stack for processing

		// DEBUG PRINT TO USB OVER SERIAL (remove in production)
		if (RS485_ReceivedLength < RS485_DMA_BUFFER_SIZE) {
 8000e60:	4b0d      	ldr	r3, [pc, #52]	@ (8000e98 <HAL_UARTEx_RxEventCallback+0x54>)
 8000e62:	881b      	ldrh	r3, [r3, #0]
 8000e64:	b29b      	uxth	r3, r3
 8000e66:	2bff      	cmp	r3, #255	@ 0xff
 8000e68:	d809      	bhi.n	8000e7e <HAL_UARTEx_RxEventCallback+0x3a>
			RS485_DMA_BUFFER[RS485_ReceivedLength] = '\0';
 8000e6a:	4b0b      	ldr	r3, [pc, #44]	@ (8000e98 <HAL_UARTEx_RxEventCallback+0x54>)
 8000e6c:	881b      	ldrh	r3, [r3, #0]
 8000e6e:	b29b      	uxth	r3, r3
 8000e70:	461a      	mov	r2, r3
 8000e72:	4b0a      	ldr	r3, [pc, #40]	@ (8000e9c <HAL_UARTEx_RxEventCallback+0x58>)
 8000e74:	2100      	movs	r1, #0
 8000e76:	5499      	strb	r1, [r3, r2]
			usb_serial_println((char*)RS485_DMA_BUFFER);
 8000e78:	4808      	ldr	r0, [pc, #32]	@ (8000e9c <HAL_UARTEx_RxEventCallback+0x58>)
 8000e7a:	f7ff ff35 	bl	8000ce8 <usb_serial_println>
		}

		// Ready for next reception
		HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8000e7e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000e82:	4906      	ldr	r1, [pc, #24]	@ (8000e9c <HAL_UARTEx_RxEventCallback+0x58>)
 8000e84:	4806      	ldr	r0, [pc, #24]	@ (8000ea0 <HAL_UARTEx_RxEventCallback+0x5c>)
 8000e86:	f005 f9c2 	bl	800620e <HAL_UARTEx_ReceiveToIdle_DMA>
	}
}
 8000e8a:	bf00      	nop
 8000e8c:	3708      	adds	r7, #8
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	bd80      	pop	{r7, pc}
 8000e92:	bf00      	nop
 8000e94:	40004400 	.word	0x40004400
 8000e98:	200004d4 	.word	0x200004d4
 8000e9c:	200003d4 	.word	0x200003d4
 8000ea0:	20000274 	.word	0x20000274

08000ea4 <HAL_UART_TxCpltCallback>:


void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b082      	sub	sp, #8
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2) {
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	4a12      	ldr	r2, [pc, #72]	@ (8000efc <HAL_UART_TxCpltCallback+0x58>)
 8000eb2:	4293      	cmp	r3, r2
 8000eb4:	d11d      	bne.n	8000ef2 <HAL_UART_TxCpltCallback+0x4e>
    	// Check if this is a TC interrupt (not DMA completion)
    	if (__HAL_UART_GET_FLAG(&huart2, UART_FLAG_TC)) {
 8000eb6:	4b12      	ldr	r3, [pc, #72]	@ (8000f00 <HAL_UART_TxCpltCallback+0x5c>)
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	69db      	ldr	r3, [r3, #28]
 8000ebc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000ec0:	2b40      	cmp	r3, #64	@ 0x40
 8000ec2:	d116      	bne.n	8000ef2 <HAL_UART_TxCpltCallback+0x4e>
    		// Clear TC interrupt
    		__HAL_UART_CLEAR_FLAG(&huart2, UART_FLAG_TC);
 8000ec4:	4b0e      	ldr	r3, [pc, #56]	@ (8000f00 <HAL_UART_TxCpltCallback+0x5c>)
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	2240      	movs	r2, #64	@ 0x40
 8000eca:	621a      	str	r2, [r3, #32]
    		__HAL_UART_DISABLE_IT(&huart2, UART_IT_TC);
 8000ecc:	4b0c      	ldr	r3, [pc, #48]	@ (8000f00 <HAL_UART_TxCpltCallback+0x5c>)
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	681a      	ldr	r2, [r3, #0]
 8000ed2:	4b0b      	ldr	r3, [pc, #44]	@ (8000f00 <HAL_UART_TxCpltCallback+0x5c>)
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8000eda:	601a      	str	r2, [r3, #0]

    		// Transmission fully complete, switch to receive mode
    		RS485_SetReceiveMode();
 8000edc:	f7ff ff2a 	bl	8000d34 <RS485_SetReceiveMode>
    		RS485_TxInProgress = false;
 8000ee0:	4b08      	ldr	r3, [pc, #32]	@ (8000f04 <HAL_UART_TxCpltCallback+0x60>)
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	701a      	strb	r2, [r3, #0]

    		// Restart DMA receive
    		HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8000ee6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000eea:	4907      	ldr	r1, [pc, #28]	@ (8000f08 <HAL_UART_TxCpltCallback+0x64>)
 8000eec:	4804      	ldr	r0, [pc, #16]	@ (8000f00 <HAL_UART_TxCpltCallback+0x5c>)
 8000eee:	f005 f98e 	bl	800620e <HAL_UARTEx_ReceiveToIdle_DMA>
    	}
    	// DMA Completion (data transferred to UART TDR) does nothing here
    }
}
 8000ef2:	bf00      	nop
 8000ef4:	3708      	adds	r7, #8
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bd80      	pop	{r7, pc}
 8000efa:	bf00      	nop
 8000efc:	40004400 	.word	0x40004400
 8000f00:	20000274 	.word	0x20000274
 8000f04:	200004d6 	.word	0x200004d6
 8000f08:	200003d4 	.word	0x200003d4

08000f0c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000f0c:	480d      	ldr	r0, [pc, #52]	@ (8000f44 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000f0e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000f10:	f7ff fec6 	bl	8000ca0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000f14:	480c      	ldr	r0, [pc, #48]	@ (8000f48 <LoopForever+0x6>)
  ldr r1, =_edata
 8000f16:	490d      	ldr	r1, [pc, #52]	@ (8000f4c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000f18:	4a0d      	ldr	r2, [pc, #52]	@ (8000f50 <LoopForever+0xe>)
  movs r3, #0
 8000f1a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000f1c:	e002      	b.n	8000f24 <LoopCopyDataInit>

08000f1e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f1e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f20:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f22:	3304      	adds	r3, #4

08000f24 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f24:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f26:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f28:	d3f9      	bcc.n	8000f1e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f2a:	4a0a      	ldr	r2, [pc, #40]	@ (8000f54 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000f2c:	4c0a      	ldr	r4, [pc, #40]	@ (8000f58 <LoopForever+0x16>)
  movs r3, #0
 8000f2e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f30:	e001      	b.n	8000f36 <LoopFillZerobss>

08000f32 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f32:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f34:	3204      	adds	r2, #4

08000f36 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f36:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f38:	d3fb      	bcc.n	8000f32 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000f3a:	f009 fa37 	bl	800a3ac <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000f3e:	f7ff fbb7 	bl	80006b0 <main>

08000f42 <LoopForever>:

LoopForever:
    b LoopForever
 8000f42:	e7fe      	b.n	8000f42 <LoopForever>
  ldr   r0, =_estack
 8000f44:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000f48:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f4c:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8000f50:	0800ad8c 	.word	0x0800ad8c
  ldr r2, =_sbss
 8000f54:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8000f58:	20001ff4 	.word	0x20001ff4

08000f5c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000f5c:	e7fe      	b.n	8000f5c <ADC1_2_IRQHandler>

08000f5e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f5e:	b580      	push	{r7, lr}
 8000f60:	b082      	sub	sp, #8
 8000f62:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000f64:	2300      	movs	r3, #0
 8000f66:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f68:	2003      	movs	r0, #3
 8000f6a:	f000 f95b 	bl	8001224 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000f6e:	200f      	movs	r0, #15
 8000f70:	f000 f80e 	bl	8000f90 <HAL_InitTick>
 8000f74:	4603      	mov	r3, r0
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d002      	beq.n	8000f80 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000f7a:	2301      	movs	r3, #1
 8000f7c:	71fb      	strb	r3, [r7, #7]
 8000f7e:	e001      	b.n	8000f84 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000f80:	f7ff fd1e 	bl	80009c0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000f84:	79fb      	ldrb	r3, [r7, #7]

}
 8000f86:	4618      	mov	r0, r3
 8000f88:	3708      	adds	r7, #8
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	bd80      	pop	{r7, pc}
	...

08000f90 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b084      	sub	sp, #16
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000f9c:	4b16      	ldr	r3, [pc, #88]	@ (8000ff8 <HAL_InitTick+0x68>)
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d022      	beq.n	8000fea <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000fa4:	4b15      	ldr	r3, [pc, #84]	@ (8000ffc <HAL_InitTick+0x6c>)
 8000fa6:	681a      	ldr	r2, [r3, #0]
 8000fa8:	4b13      	ldr	r3, [pc, #76]	@ (8000ff8 <HAL_InitTick+0x68>)
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000fb0:	fbb1 f3f3 	udiv	r3, r1, r3
 8000fb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fb8:	4618      	mov	r0, r3
 8000fba:	f000 f966 	bl	800128a <HAL_SYSTICK_Config>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d10f      	bne.n	8000fe4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	2b0f      	cmp	r3, #15
 8000fc8:	d809      	bhi.n	8000fde <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000fca:	2200      	movs	r2, #0
 8000fcc:	6879      	ldr	r1, [r7, #4]
 8000fce:	f04f 30ff 	mov.w	r0, #4294967295
 8000fd2:	f000 f932 	bl	800123a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000fd6:	4a0a      	ldr	r2, [pc, #40]	@ (8001000 <HAL_InitTick+0x70>)
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	6013      	str	r3, [r2, #0]
 8000fdc:	e007      	b.n	8000fee <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000fde:	2301      	movs	r3, #1
 8000fe0:	73fb      	strb	r3, [r7, #15]
 8000fe2:	e004      	b.n	8000fee <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000fe4:	2301      	movs	r3, #1
 8000fe6:	73fb      	strb	r3, [r7, #15]
 8000fe8:	e001      	b.n	8000fee <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000fea:	2301      	movs	r3, #1
 8000fec:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000fee:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	3710      	adds	r7, #16
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	bd80      	pop	{r7, pc}
 8000ff8:	20000008 	.word	0x20000008
 8000ffc:	20000000 	.word	0x20000000
 8001000:	20000004 	.word	0x20000004

08001004 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001004:	b480      	push	{r7}
 8001006:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001008:	4b05      	ldr	r3, [pc, #20]	@ (8001020 <HAL_IncTick+0x1c>)
 800100a:	681a      	ldr	r2, [r3, #0]
 800100c:	4b05      	ldr	r3, [pc, #20]	@ (8001024 <HAL_IncTick+0x20>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	4413      	add	r3, r2
 8001012:	4a03      	ldr	r2, [pc, #12]	@ (8001020 <HAL_IncTick+0x1c>)
 8001014:	6013      	str	r3, [r2, #0]
}
 8001016:	bf00      	nop
 8001018:	46bd      	mov	sp, r7
 800101a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101e:	4770      	bx	lr
 8001020:	200004d8 	.word	0x200004d8
 8001024:	20000008 	.word	0x20000008

08001028 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001028:	b480      	push	{r7}
 800102a:	af00      	add	r7, sp, #0
  return uwTick;
 800102c:	4b03      	ldr	r3, [pc, #12]	@ (800103c <HAL_GetTick+0x14>)
 800102e:	681b      	ldr	r3, [r3, #0]
}
 8001030:	4618      	mov	r0, r3
 8001032:	46bd      	mov	sp, r7
 8001034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001038:	4770      	bx	lr
 800103a:	bf00      	nop
 800103c:	200004d8 	.word	0x200004d8

08001040 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b084      	sub	sp, #16
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001048:	f7ff ffee 	bl	8001028 <HAL_GetTick>
 800104c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001052:	68fb      	ldr	r3, [r7, #12]
 8001054:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001058:	d004      	beq.n	8001064 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800105a:	4b09      	ldr	r3, [pc, #36]	@ (8001080 <HAL_Delay+0x40>)
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	68fa      	ldr	r2, [r7, #12]
 8001060:	4413      	add	r3, r2
 8001062:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001064:	bf00      	nop
 8001066:	f7ff ffdf 	bl	8001028 <HAL_GetTick>
 800106a:	4602      	mov	r2, r0
 800106c:	68bb      	ldr	r3, [r7, #8]
 800106e:	1ad3      	subs	r3, r2, r3
 8001070:	68fa      	ldr	r2, [r7, #12]
 8001072:	429a      	cmp	r2, r3
 8001074:	d8f7      	bhi.n	8001066 <HAL_Delay+0x26>
  {
  }
}
 8001076:	bf00      	nop
 8001078:	bf00      	nop
 800107a:	3710      	adds	r7, #16
 800107c:	46bd      	mov	sp, r7
 800107e:	bd80      	pop	{r7, pc}
 8001080:	20000008 	.word	0x20000008

08001084 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001084:	b480      	push	{r7}
 8001086:	b085      	sub	sp, #20
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	f003 0307 	and.w	r3, r3, #7
 8001092:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001094:	4b0c      	ldr	r3, [pc, #48]	@ (80010c8 <__NVIC_SetPriorityGrouping+0x44>)
 8001096:	68db      	ldr	r3, [r3, #12]
 8001098:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800109a:	68ba      	ldr	r2, [r7, #8]
 800109c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80010a0:	4013      	ands	r3, r2
 80010a2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80010a8:	68bb      	ldr	r3, [r7, #8]
 80010aa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80010ac:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80010b0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80010b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80010b6:	4a04      	ldr	r2, [pc, #16]	@ (80010c8 <__NVIC_SetPriorityGrouping+0x44>)
 80010b8:	68bb      	ldr	r3, [r7, #8]
 80010ba:	60d3      	str	r3, [r2, #12]
}
 80010bc:	bf00      	nop
 80010be:	3714      	adds	r7, #20
 80010c0:	46bd      	mov	sp, r7
 80010c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c6:	4770      	bx	lr
 80010c8:	e000ed00 	.word	0xe000ed00

080010cc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80010cc:	b480      	push	{r7}
 80010ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80010d0:	4b04      	ldr	r3, [pc, #16]	@ (80010e4 <__NVIC_GetPriorityGrouping+0x18>)
 80010d2:	68db      	ldr	r3, [r3, #12]
 80010d4:	0a1b      	lsrs	r3, r3, #8
 80010d6:	f003 0307 	and.w	r3, r3, #7
}
 80010da:	4618      	mov	r0, r3
 80010dc:	46bd      	mov	sp, r7
 80010de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e2:	4770      	bx	lr
 80010e4:	e000ed00 	.word	0xe000ed00

080010e8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010e8:	b480      	push	{r7}
 80010ea:	b083      	sub	sp, #12
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	4603      	mov	r3, r0
 80010f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	db0b      	blt.n	8001112 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80010fa:	79fb      	ldrb	r3, [r7, #7]
 80010fc:	f003 021f 	and.w	r2, r3, #31
 8001100:	4907      	ldr	r1, [pc, #28]	@ (8001120 <__NVIC_EnableIRQ+0x38>)
 8001102:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001106:	095b      	lsrs	r3, r3, #5
 8001108:	2001      	movs	r0, #1
 800110a:	fa00 f202 	lsl.w	r2, r0, r2
 800110e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001112:	bf00      	nop
 8001114:	370c      	adds	r7, #12
 8001116:	46bd      	mov	sp, r7
 8001118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111c:	4770      	bx	lr
 800111e:	bf00      	nop
 8001120:	e000e100 	.word	0xe000e100

08001124 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001124:	b480      	push	{r7}
 8001126:	b083      	sub	sp, #12
 8001128:	af00      	add	r7, sp, #0
 800112a:	4603      	mov	r3, r0
 800112c:	6039      	str	r1, [r7, #0]
 800112e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001130:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001134:	2b00      	cmp	r3, #0
 8001136:	db0a      	blt.n	800114e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001138:	683b      	ldr	r3, [r7, #0]
 800113a:	b2da      	uxtb	r2, r3
 800113c:	490c      	ldr	r1, [pc, #48]	@ (8001170 <__NVIC_SetPriority+0x4c>)
 800113e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001142:	0112      	lsls	r2, r2, #4
 8001144:	b2d2      	uxtb	r2, r2
 8001146:	440b      	add	r3, r1
 8001148:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800114c:	e00a      	b.n	8001164 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800114e:	683b      	ldr	r3, [r7, #0]
 8001150:	b2da      	uxtb	r2, r3
 8001152:	4908      	ldr	r1, [pc, #32]	@ (8001174 <__NVIC_SetPriority+0x50>)
 8001154:	79fb      	ldrb	r3, [r7, #7]
 8001156:	f003 030f 	and.w	r3, r3, #15
 800115a:	3b04      	subs	r3, #4
 800115c:	0112      	lsls	r2, r2, #4
 800115e:	b2d2      	uxtb	r2, r2
 8001160:	440b      	add	r3, r1
 8001162:	761a      	strb	r2, [r3, #24]
}
 8001164:	bf00      	nop
 8001166:	370c      	adds	r7, #12
 8001168:	46bd      	mov	sp, r7
 800116a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116e:	4770      	bx	lr
 8001170:	e000e100 	.word	0xe000e100
 8001174:	e000ed00 	.word	0xe000ed00

08001178 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001178:	b480      	push	{r7}
 800117a:	b089      	sub	sp, #36	@ 0x24
 800117c:	af00      	add	r7, sp, #0
 800117e:	60f8      	str	r0, [r7, #12]
 8001180:	60b9      	str	r1, [r7, #8]
 8001182:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	f003 0307 	and.w	r3, r3, #7
 800118a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800118c:	69fb      	ldr	r3, [r7, #28]
 800118e:	f1c3 0307 	rsb	r3, r3, #7
 8001192:	2b04      	cmp	r3, #4
 8001194:	bf28      	it	cs
 8001196:	2304      	movcs	r3, #4
 8001198:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800119a:	69fb      	ldr	r3, [r7, #28]
 800119c:	3304      	adds	r3, #4
 800119e:	2b06      	cmp	r3, #6
 80011a0:	d902      	bls.n	80011a8 <NVIC_EncodePriority+0x30>
 80011a2:	69fb      	ldr	r3, [r7, #28]
 80011a4:	3b03      	subs	r3, #3
 80011a6:	e000      	b.n	80011aa <NVIC_EncodePriority+0x32>
 80011a8:	2300      	movs	r3, #0
 80011aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011ac:	f04f 32ff 	mov.w	r2, #4294967295
 80011b0:	69bb      	ldr	r3, [r7, #24]
 80011b2:	fa02 f303 	lsl.w	r3, r2, r3
 80011b6:	43da      	mvns	r2, r3
 80011b8:	68bb      	ldr	r3, [r7, #8]
 80011ba:	401a      	ands	r2, r3
 80011bc:	697b      	ldr	r3, [r7, #20]
 80011be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80011c0:	f04f 31ff 	mov.w	r1, #4294967295
 80011c4:	697b      	ldr	r3, [r7, #20]
 80011c6:	fa01 f303 	lsl.w	r3, r1, r3
 80011ca:	43d9      	mvns	r1, r3
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011d0:	4313      	orrs	r3, r2
         );
}
 80011d2:	4618      	mov	r0, r3
 80011d4:	3724      	adds	r7, #36	@ 0x24
 80011d6:	46bd      	mov	sp, r7
 80011d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011dc:	4770      	bx	lr
	...

080011e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b082      	sub	sp, #8
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	3b01      	subs	r3, #1
 80011ec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80011f0:	d301      	bcc.n	80011f6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80011f2:	2301      	movs	r3, #1
 80011f4:	e00f      	b.n	8001216 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80011f6:	4a0a      	ldr	r2, [pc, #40]	@ (8001220 <SysTick_Config+0x40>)
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	3b01      	subs	r3, #1
 80011fc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80011fe:	210f      	movs	r1, #15
 8001200:	f04f 30ff 	mov.w	r0, #4294967295
 8001204:	f7ff ff8e 	bl	8001124 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001208:	4b05      	ldr	r3, [pc, #20]	@ (8001220 <SysTick_Config+0x40>)
 800120a:	2200      	movs	r2, #0
 800120c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800120e:	4b04      	ldr	r3, [pc, #16]	@ (8001220 <SysTick_Config+0x40>)
 8001210:	2207      	movs	r2, #7
 8001212:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001214:	2300      	movs	r3, #0
}
 8001216:	4618      	mov	r0, r3
 8001218:	3708      	adds	r7, #8
 800121a:	46bd      	mov	sp, r7
 800121c:	bd80      	pop	{r7, pc}
 800121e:	bf00      	nop
 8001220:	e000e010 	.word	0xe000e010

08001224 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b082      	sub	sp, #8
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800122c:	6878      	ldr	r0, [r7, #4]
 800122e:	f7ff ff29 	bl	8001084 <__NVIC_SetPriorityGrouping>
}
 8001232:	bf00      	nop
 8001234:	3708      	adds	r7, #8
 8001236:	46bd      	mov	sp, r7
 8001238:	bd80      	pop	{r7, pc}

0800123a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800123a:	b580      	push	{r7, lr}
 800123c:	b086      	sub	sp, #24
 800123e:	af00      	add	r7, sp, #0
 8001240:	4603      	mov	r3, r0
 8001242:	60b9      	str	r1, [r7, #8]
 8001244:	607a      	str	r2, [r7, #4]
 8001246:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001248:	f7ff ff40 	bl	80010cc <__NVIC_GetPriorityGrouping>
 800124c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800124e:	687a      	ldr	r2, [r7, #4]
 8001250:	68b9      	ldr	r1, [r7, #8]
 8001252:	6978      	ldr	r0, [r7, #20]
 8001254:	f7ff ff90 	bl	8001178 <NVIC_EncodePriority>
 8001258:	4602      	mov	r2, r0
 800125a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800125e:	4611      	mov	r1, r2
 8001260:	4618      	mov	r0, r3
 8001262:	f7ff ff5f 	bl	8001124 <__NVIC_SetPriority>
}
 8001266:	bf00      	nop
 8001268:	3718      	adds	r7, #24
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}

0800126e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800126e:	b580      	push	{r7, lr}
 8001270:	b082      	sub	sp, #8
 8001272:	af00      	add	r7, sp, #0
 8001274:	4603      	mov	r3, r0
 8001276:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001278:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800127c:	4618      	mov	r0, r3
 800127e:	f7ff ff33 	bl	80010e8 <__NVIC_EnableIRQ>
}
 8001282:	bf00      	nop
 8001284:	3708      	adds	r7, #8
 8001286:	46bd      	mov	sp, r7
 8001288:	bd80      	pop	{r7, pc}

0800128a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800128a:	b580      	push	{r7, lr}
 800128c:	b082      	sub	sp, #8
 800128e:	af00      	add	r7, sp, #0
 8001290:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001292:	6878      	ldr	r0, [r7, #4]
 8001294:	f7ff ffa4 	bl	80011e0 <SysTick_Config>
 8001298:	4603      	mov	r3, r0
}
 800129a:	4618      	mov	r0, r3
 800129c:	3708      	adds	r7, #8
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}
	...

080012a4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b084      	sub	sp, #16
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d101      	bne.n	80012b6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80012b2:	2301      	movs	r3, #1
 80012b4:	e08d      	b.n	80013d2 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	461a      	mov	r2, r3
 80012bc:	4b47      	ldr	r3, [pc, #284]	@ (80013dc <HAL_DMA_Init+0x138>)
 80012be:	429a      	cmp	r2, r3
 80012c0:	d80f      	bhi.n	80012e2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	461a      	mov	r2, r3
 80012c8:	4b45      	ldr	r3, [pc, #276]	@ (80013e0 <HAL_DMA_Init+0x13c>)
 80012ca:	4413      	add	r3, r2
 80012cc:	4a45      	ldr	r2, [pc, #276]	@ (80013e4 <HAL_DMA_Init+0x140>)
 80012ce:	fba2 2303 	umull	r2, r3, r2, r3
 80012d2:	091b      	lsrs	r3, r3, #4
 80012d4:	009a      	lsls	r2, r3, #2
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	4a42      	ldr	r2, [pc, #264]	@ (80013e8 <HAL_DMA_Init+0x144>)
 80012de:	641a      	str	r2, [r3, #64]	@ 0x40
 80012e0:	e00e      	b.n	8001300 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	461a      	mov	r2, r3
 80012e8:	4b40      	ldr	r3, [pc, #256]	@ (80013ec <HAL_DMA_Init+0x148>)
 80012ea:	4413      	add	r3, r2
 80012ec:	4a3d      	ldr	r2, [pc, #244]	@ (80013e4 <HAL_DMA_Init+0x140>)
 80012ee:	fba2 2303 	umull	r2, r3, r2, r3
 80012f2:	091b      	lsrs	r3, r3, #4
 80012f4:	009a      	lsls	r2, r3, #2
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	4a3c      	ldr	r2, [pc, #240]	@ (80013f0 <HAL_DMA_Init+0x14c>)
 80012fe:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	2202      	movs	r2, #2
 8001304:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8001316:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800131a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001324:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	691b      	ldr	r3, [r3, #16]
 800132a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001330:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	699b      	ldr	r3, [r3, #24]
 8001336:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800133c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	6a1b      	ldr	r3, [r3, #32]
 8001342:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001344:	68fa      	ldr	r2, [r7, #12]
 8001346:	4313      	orrs	r3, r2
 8001348:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	68fa      	ldr	r2, [r7, #12]
 8001350:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001352:	6878      	ldr	r0, [r7, #4]
 8001354:	f000 fa82 	bl	800185c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	689b      	ldr	r3, [r3, #8]
 800135c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001360:	d102      	bne.n	8001368 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	2200      	movs	r2, #0
 8001366:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	685a      	ldr	r2, [r3, #4]
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001370:	b2d2      	uxtb	r2, r2
 8001372:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001378:	687a      	ldr	r2, [r7, #4]
 800137a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800137c:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	685b      	ldr	r3, [r3, #4]
 8001382:	2b00      	cmp	r3, #0
 8001384:	d010      	beq.n	80013a8 <HAL_DMA_Init+0x104>
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	685b      	ldr	r3, [r3, #4]
 800138a:	2b04      	cmp	r3, #4
 800138c:	d80c      	bhi.n	80013a8 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800138e:	6878      	ldr	r0, [r7, #4]
 8001390:	f000 faa2 	bl	80018d8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001398:	2200      	movs	r2, #0
 800139a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013a0:	687a      	ldr	r2, [r7, #4]
 80013a2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80013a4:	605a      	str	r2, [r3, #4]
 80013a6:	e008      	b.n	80013ba <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	2200      	movs	r2, #0
 80013ac:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	2200      	movs	r2, #0
 80013b2:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	2200      	movs	r2, #0
 80013b8:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	2200      	movs	r2, #0
 80013be:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	2201      	movs	r2, #1
 80013c4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	2200      	movs	r2, #0
 80013cc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80013d0:	2300      	movs	r3, #0
}
 80013d2:	4618      	mov	r0, r3
 80013d4:	3710      	adds	r7, #16
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd80      	pop	{r7, pc}
 80013da:	bf00      	nop
 80013dc:	40020407 	.word	0x40020407
 80013e0:	bffdfff8 	.word	0xbffdfff8
 80013e4:	cccccccd 	.word	0xcccccccd
 80013e8:	40020000 	.word	0x40020000
 80013ec:	bffdfbf8 	.word	0xbffdfbf8
 80013f0:	40020400 	.word	0x40020400

080013f4 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b086      	sub	sp, #24
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	60f8      	str	r0, [r7, #12]
 80013fc:	60b9      	str	r1, [r7, #8]
 80013fe:	607a      	str	r2, [r7, #4]
 8001400:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001402:	2300      	movs	r3, #0
 8001404:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001406:	68fb      	ldr	r3, [r7, #12]
 8001408:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800140c:	2b01      	cmp	r3, #1
 800140e:	d101      	bne.n	8001414 <HAL_DMA_Start_IT+0x20>
 8001410:	2302      	movs	r3, #2
 8001412:	e066      	b.n	80014e2 <HAL_DMA_Start_IT+0xee>
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	2201      	movs	r2, #1
 8001418:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001422:	b2db      	uxtb	r3, r3
 8001424:	2b01      	cmp	r3, #1
 8001426:	d155      	bne.n	80014d4 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	2202      	movs	r2, #2
 800142c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	2200      	movs	r2, #0
 8001434:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001436:	68fb      	ldr	r3, [r7, #12]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	681a      	ldr	r2, [r3, #0]
 800143c:	68fb      	ldr	r3, [r7, #12]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	f022 0201 	bic.w	r2, r2, #1
 8001444:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001446:	683b      	ldr	r3, [r7, #0]
 8001448:	687a      	ldr	r2, [r7, #4]
 800144a:	68b9      	ldr	r1, [r7, #8]
 800144c:	68f8      	ldr	r0, [r7, #12]
 800144e:	f000 f9c7 	bl	80017e0 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8001452:	68fb      	ldr	r3, [r7, #12]
 8001454:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001456:	2b00      	cmp	r3, #0
 8001458:	d008      	beq.n	800146c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	681a      	ldr	r2, [r3, #0]
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	f042 020e 	orr.w	r2, r2, #14
 8001468:	601a      	str	r2, [r3, #0]
 800146a:	e00f      	b.n	800148c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	681a      	ldr	r2, [r3, #0]
 8001472:	68fb      	ldr	r3, [r7, #12]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	f022 0204 	bic.w	r2, r2, #4
 800147a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	681a      	ldr	r2, [r3, #0]
 8001482:	68fb      	ldr	r3, [r7, #12]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	f042 020a 	orr.w	r2, r2, #10
 800148a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001496:	2b00      	cmp	r3, #0
 8001498:	d007      	beq.n	80014aa <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800149e:	681a      	ldr	r2, [r3, #0]
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80014a4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80014a8:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d007      	beq.n	80014c2 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80014b6:	681a      	ldr	r2, [r3, #0]
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80014bc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80014c0:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	681a      	ldr	r2, [r3, #0]
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	f042 0201 	orr.w	r2, r2, #1
 80014d0:	601a      	str	r2, [r3, #0]
 80014d2:	e005      	b.n	80014e0 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	2200      	movs	r2, #0
 80014d8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80014dc:	2302      	movs	r3, #2
 80014de:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80014e0:	7dfb      	ldrb	r3, [r7, #23]
}
 80014e2:	4618      	mov	r0, r3
 80014e4:	3718      	adds	r7, #24
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bd80      	pop	{r7, pc}

080014ea <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80014ea:	b480      	push	{r7}
 80014ec:	b085      	sub	sp, #20
 80014ee:	af00      	add	r7, sp, #0
 80014f0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80014f2:	2300      	movs	r3, #0
 80014f4:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80014fc:	b2db      	uxtb	r3, r3
 80014fe:	2b02      	cmp	r3, #2
 8001500:	d005      	beq.n	800150e <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	2204      	movs	r2, #4
 8001506:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001508:	2301      	movs	r3, #1
 800150a:	73fb      	strb	r3, [r7, #15]
 800150c:	e037      	b.n	800157e <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	681a      	ldr	r2, [r3, #0]
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	f022 020e 	bic.w	r2, r2, #14
 800151c:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001522:	681a      	ldr	r2, [r3, #0]
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001528:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800152c:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	681a      	ldr	r2, [r3, #0]
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	f022 0201 	bic.w	r2, r2, #1
 800153c:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001542:	f003 021f 	and.w	r2, r3, #31
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800154a:	2101      	movs	r1, #1
 800154c:	fa01 f202 	lsl.w	r2, r1, r2
 8001550:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001556:	687a      	ldr	r2, [r7, #4]
 8001558:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800155a:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001560:	2b00      	cmp	r3, #0
 8001562:	d00c      	beq.n	800157e <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001568:	681a      	ldr	r2, [r3, #0]
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800156e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001572:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001578:	687a      	ldr	r2, [r7, #4]
 800157a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800157c:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	2201      	movs	r2, #1
 8001582:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	2200      	movs	r2, #0
 800158a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 800158e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001590:	4618      	mov	r0, r3
 8001592:	3714      	adds	r7, #20
 8001594:	46bd      	mov	sp, r7
 8001596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159a:	4770      	bx	lr

0800159c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b084      	sub	sp, #16
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80015a4:	2300      	movs	r3, #0
 80015a6:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80015ae:	b2db      	uxtb	r3, r3
 80015b0:	2b02      	cmp	r3, #2
 80015b2:	d00d      	beq.n	80015d0 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	2204      	movs	r2, #4
 80015b8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	2201      	movs	r2, #1
 80015be:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	2200      	movs	r2, #0
 80015c6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 80015ca:	2301      	movs	r3, #1
 80015cc:	73fb      	strb	r3, [r7, #15]
 80015ce:	e047      	b.n	8001660 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	681a      	ldr	r2, [r3, #0]
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	f022 020e 	bic.w	r2, r2, #14
 80015de:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	681a      	ldr	r2, [r3, #0]
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	f022 0201 	bic.w	r2, r2, #1
 80015ee:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80015f4:	681a      	ldr	r2, [r3, #0]
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80015fa:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80015fe:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001604:	f003 021f 	and.w	r2, r3, #31
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800160c:	2101      	movs	r1, #1
 800160e:	fa01 f202 	lsl.w	r2, r1, r2
 8001612:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001618:	687a      	ldr	r2, [r7, #4]
 800161a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800161c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001622:	2b00      	cmp	r3, #0
 8001624:	d00c      	beq.n	8001640 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800162a:	681a      	ldr	r2, [r3, #0]
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001630:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001634:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800163a:	687a      	ldr	r2, [r7, #4]
 800163c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800163e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	2201      	movs	r2, #1
 8001644:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	2200      	movs	r2, #0
 800164c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001654:	2b00      	cmp	r3, #0
 8001656:	d003      	beq.n	8001660 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800165c:	6878      	ldr	r0, [r7, #4]
 800165e:	4798      	blx	r3
    }
  }
  return status;
 8001660:	7bfb      	ldrb	r3, [r7, #15]
}
 8001662:	4618      	mov	r0, r3
 8001664:	3710      	adds	r7, #16
 8001666:	46bd      	mov	sp, r7
 8001668:	bd80      	pop	{r7, pc}

0800166a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800166a:	b580      	push	{r7, lr}
 800166c:	b084      	sub	sp, #16
 800166e:	af00      	add	r7, sp, #0
 8001670:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001686:	f003 031f 	and.w	r3, r3, #31
 800168a:	2204      	movs	r2, #4
 800168c:	409a      	lsls	r2, r3
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	4013      	ands	r3, r2
 8001692:	2b00      	cmp	r3, #0
 8001694:	d026      	beq.n	80016e4 <HAL_DMA_IRQHandler+0x7a>
 8001696:	68bb      	ldr	r3, [r7, #8]
 8001698:	f003 0304 	and.w	r3, r3, #4
 800169c:	2b00      	cmp	r3, #0
 800169e:	d021      	beq.n	80016e4 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	f003 0320 	and.w	r3, r3, #32
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d107      	bne.n	80016be <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	681a      	ldr	r2, [r3, #0]
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	f022 0204 	bic.w	r2, r2, #4
 80016bc:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016c2:	f003 021f 	and.w	r2, r3, #31
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016ca:	2104      	movs	r1, #4
 80016cc:	fa01 f202 	lsl.w	r2, r1, r2
 80016d0:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d071      	beq.n	80017be <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016de:	6878      	ldr	r0, [r7, #4]
 80016e0:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80016e2:	e06c      	b.n	80017be <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016e8:	f003 031f 	and.w	r3, r3, #31
 80016ec:	2202      	movs	r2, #2
 80016ee:	409a      	lsls	r2, r3
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	4013      	ands	r3, r2
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d02e      	beq.n	8001756 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 80016f8:	68bb      	ldr	r3, [r7, #8]
 80016fa:	f003 0302 	and.w	r3, r3, #2
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d029      	beq.n	8001756 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	f003 0320 	and.w	r3, r3, #32
 800170c:	2b00      	cmp	r3, #0
 800170e:	d10b      	bne.n	8001728 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	681a      	ldr	r2, [r3, #0]
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	f022 020a 	bic.w	r2, r2, #10
 800171e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	2201      	movs	r2, #1
 8001724:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800172c:	f003 021f 	and.w	r2, r3, #31
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001734:	2102      	movs	r1, #2
 8001736:	fa01 f202 	lsl.w	r2, r1, r2
 800173a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	2200      	movs	r2, #0
 8001740:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001748:	2b00      	cmp	r3, #0
 800174a:	d038      	beq.n	80017be <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001750:	6878      	ldr	r0, [r7, #4]
 8001752:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8001754:	e033      	b.n	80017be <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800175a:	f003 031f 	and.w	r3, r3, #31
 800175e:	2208      	movs	r2, #8
 8001760:	409a      	lsls	r2, r3
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	4013      	ands	r3, r2
 8001766:	2b00      	cmp	r3, #0
 8001768:	d02a      	beq.n	80017c0 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800176a:	68bb      	ldr	r3, [r7, #8]
 800176c:	f003 0308 	and.w	r3, r3, #8
 8001770:	2b00      	cmp	r3, #0
 8001772:	d025      	beq.n	80017c0 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	681a      	ldr	r2, [r3, #0]
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	f022 020e 	bic.w	r2, r2, #14
 8001782:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001788:	f003 021f 	and.w	r2, r3, #31
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001790:	2101      	movs	r1, #1
 8001792:	fa01 f202 	lsl.w	r2, r1, r2
 8001796:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	2201      	movs	r2, #1
 800179c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	2201      	movs	r2, #1
 80017a2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	2200      	movs	r2, #0
 80017aa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d004      	beq.n	80017c0 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80017ba:	6878      	ldr	r0, [r7, #4]
 80017bc:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80017be:	bf00      	nop
 80017c0:	bf00      	nop
}
 80017c2:	3710      	adds	r7, #16
 80017c4:	46bd      	mov	sp, r7
 80017c6:	bd80      	pop	{r7, pc}

080017c8 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80017c8:	b480      	push	{r7}
 80017ca:	b083      	sub	sp, #12
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 80017d4:	4618      	mov	r0, r3
 80017d6:	370c      	adds	r7, #12
 80017d8:	46bd      	mov	sp, r7
 80017da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017de:	4770      	bx	lr

080017e0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80017e0:	b480      	push	{r7}
 80017e2:	b085      	sub	sp, #20
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	60f8      	str	r0, [r7, #12]
 80017e8:	60b9      	str	r1, [r7, #8]
 80017ea:	607a      	str	r2, [r7, #4]
 80017ec:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017f2:	68fa      	ldr	r2, [r7, #12]
 80017f4:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80017f6:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d004      	beq.n	800180a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001804:	68fa      	ldr	r2, [r7, #12]
 8001806:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001808:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800180e:	f003 021f 	and.w	r2, r3, #31
 8001812:	68fb      	ldr	r3, [r7, #12]
 8001814:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001816:	2101      	movs	r1, #1
 8001818:	fa01 f202 	lsl.w	r2, r1, r2
 800181c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800181e:	68fb      	ldr	r3, [r7, #12]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	683a      	ldr	r2, [r7, #0]
 8001824:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	689b      	ldr	r3, [r3, #8]
 800182a:	2b10      	cmp	r3, #16
 800182c:	d108      	bne.n	8001840 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800182e:	68fb      	ldr	r3, [r7, #12]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	687a      	ldr	r2, [r7, #4]
 8001834:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	68ba      	ldr	r2, [r7, #8]
 800183c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800183e:	e007      	b.n	8001850 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	68ba      	ldr	r2, [r7, #8]
 8001846:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	687a      	ldr	r2, [r7, #4]
 800184e:	60da      	str	r2, [r3, #12]
}
 8001850:	bf00      	nop
 8001852:	3714      	adds	r7, #20
 8001854:	46bd      	mov	sp, r7
 8001856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185a:	4770      	bx	lr

0800185c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800185c:	b480      	push	{r7}
 800185e:	b087      	sub	sp, #28
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	461a      	mov	r2, r3
 800186a:	4b16      	ldr	r3, [pc, #88]	@ (80018c4 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 800186c:	429a      	cmp	r2, r3
 800186e:	d802      	bhi.n	8001876 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8001870:	4b15      	ldr	r3, [pc, #84]	@ (80018c8 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8001872:	617b      	str	r3, [r7, #20]
 8001874:	e001      	b.n	800187a <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8001876:	4b15      	ldr	r3, [pc, #84]	@ (80018cc <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8001878:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800187a:	697b      	ldr	r3, [r7, #20]
 800187c:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	b2db      	uxtb	r3, r3
 8001884:	3b08      	subs	r3, #8
 8001886:	4a12      	ldr	r2, [pc, #72]	@ (80018d0 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8001888:	fba2 2303 	umull	r2, r3, r2, r3
 800188c:	091b      	lsrs	r3, r3, #4
 800188e:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001894:	089b      	lsrs	r3, r3, #2
 8001896:	009a      	lsls	r2, r3, #2
 8001898:	693b      	ldr	r3, [r7, #16]
 800189a:	4413      	add	r3, r2
 800189c:	461a      	mov	r2, r3
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	4a0b      	ldr	r2, [pc, #44]	@ (80018d4 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80018a6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	f003 031f 	and.w	r3, r3, #31
 80018ae:	2201      	movs	r2, #1
 80018b0:	409a      	lsls	r2, r3
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80018b6:	bf00      	nop
 80018b8:	371c      	adds	r7, #28
 80018ba:	46bd      	mov	sp, r7
 80018bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c0:	4770      	bx	lr
 80018c2:	bf00      	nop
 80018c4:	40020407 	.word	0x40020407
 80018c8:	40020800 	.word	0x40020800
 80018cc:	40020820 	.word	0x40020820
 80018d0:	cccccccd 	.word	0xcccccccd
 80018d4:	40020880 	.word	0x40020880

080018d8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80018d8:	b480      	push	{r7}
 80018da:	b085      	sub	sp, #20
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	685b      	ldr	r3, [r3, #4]
 80018e4:	b2db      	uxtb	r3, r3
 80018e6:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80018e8:	68fa      	ldr	r2, [r7, #12]
 80018ea:	4b0b      	ldr	r3, [pc, #44]	@ (8001918 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80018ec:	4413      	add	r3, r2
 80018ee:	009b      	lsls	r3, r3, #2
 80018f0:	461a      	mov	r2, r3
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	4a08      	ldr	r2, [pc, #32]	@ (800191c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80018fa:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	3b01      	subs	r3, #1
 8001900:	f003 031f 	and.w	r3, r3, #31
 8001904:	2201      	movs	r2, #1
 8001906:	409a      	lsls	r2, r3
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800190c:	bf00      	nop
 800190e:	3714      	adds	r7, #20
 8001910:	46bd      	mov	sp, r7
 8001912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001916:	4770      	bx	lr
 8001918:	1000823f 	.word	0x1000823f
 800191c:	40020940 	.word	0x40020940

08001920 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001920:	b480      	push	{r7}
 8001922:	b087      	sub	sp, #28
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
 8001928:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800192a:	2300      	movs	r3, #0
 800192c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800192e:	e15a      	b.n	8001be6 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	681a      	ldr	r2, [r3, #0]
 8001934:	2101      	movs	r1, #1
 8001936:	697b      	ldr	r3, [r7, #20]
 8001938:	fa01 f303 	lsl.w	r3, r1, r3
 800193c:	4013      	ands	r3, r2
 800193e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	2b00      	cmp	r3, #0
 8001944:	f000 814c 	beq.w	8001be0 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001948:	683b      	ldr	r3, [r7, #0]
 800194a:	685b      	ldr	r3, [r3, #4]
 800194c:	f003 0303 	and.w	r3, r3, #3
 8001950:	2b01      	cmp	r3, #1
 8001952:	d005      	beq.n	8001960 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001954:	683b      	ldr	r3, [r7, #0]
 8001956:	685b      	ldr	r3, [r3, #4]
 8001958:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800195c:	2b02      	cmp	r3, #2
 800195e:	d130      	bne.n	80019c2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	689b      	ldr	r3, [r3, #8]
 8001964:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001966:	697b      	ldr	r3, [r7, #20]
 8001968:	005b      	lsls	r3, r3, #1
 800196a:	2203      	movs	r2, #3
 800196c:	fa02 f303 	lsl.w	r3, r2, r3
 8001970:	43db      	mvns	r3, r3
 8001972:	693a      	ldr	r2, [r7, #16]
 8001974:	4013      	ands	r3, r2
 8001976:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001978:	683b      	ldr	r3, [r7, #0]
 800197a:	68da      	ldr	r2, [r3, #12]
 800197c:	697b      	ldr	r3, [r7, #20]
 800197e:	005b      	lsls	r3, r3, #1
 8001980:	fa02 f303 	lsl.w	r3, r2, r3
 8001984:	693a      	ldr	r2, [r7, #16]
 8001986:	4313      	orrs	r3, r2
 8001988:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	693a      	ldr	r2, [r7, #16]
 800198e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	685b      	ldr	r3, [r3, #4]
 8001994:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001996:	2201      	movs	r2, #1
 8001998:	697b      	ldr	r3, [r7, #20]
 800199a:	fa02 f303 	lsl.w	r3, r2, r3
 800199e:	43db      	mvns	r3, r3
 80019a0:	693a      	ldr	r2, [r7, #16]
 80019a2:	4013      	ands	r3, r2
 80019a4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80019a6:	683b      	ldr	r3, [r7, #0]
 80019a8:	685b      	ldr	r3, [r3, #4]
 80019aa:	091b      	lsrs	r3, r3, #4
 80019ac:	f003 0201 	and.w	r2, r3, #1
 80019b0:	697b      	ldr	r3, [r7, #20]
 80019b2:	fa02 f303 	lsl.w	r3, r2, r3
 80019b6:	693a      	ldr	r2, [r7, #16]
 80019b8:	4313      	orrs	r3, r2
 80019ba:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	693a      	ldr	r2, [r7, #16]
 80019c0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80019c2:	683b      	ldr	r3, [r7, #0]
 80019c4:	685b      	ldr	r3, [r3, #4]
 80019c6:	f003 0303 	and.w	r3, r3, #3
 80019ca:	2b03      	cmp	r3, #3
 80019cc:	d017      	beq.n	80019fe <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	68db      	ldr	r3, [r3, #12]
 80019d2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80019d4:	697b      	ldr	r3, [r7, #20]
 80019d6:	005b      	lsls	r3, r3, #1
 80019d8:	2203      	movs	r2, #3
 80019da:	fa02 f303 	lsl.w	r3, r2, r3
 80019de:	43db      	mvns	r3, r3
 80019e0:	693a      	ldr	r2, [r7, #16]
 80019e2:	4013      	ands	r3, r2
 80019e4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80019e6:	683b      	ldr	r3, [r7, #0]
 80019e8:	689a      	ldr	r2, [r3, #8]
 80019ea:	697b      	ldr	r3, [r7, #20]
 80019ec:	005b      	lsls	r3, r3, #1
 80019ee:	fa02 f303 	lsl.w	r3, r2, r3
 80019f2:	693a      	ldr	r2, [r7, #16]
 80019f4:	4313      	orrs	r3, r2
 80019f6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	693a      	ldr	r2, [r7, #16]
 80019fc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80019fe:	683b      	ldr	r3, [r7, #0]
 8001a00:	685b      	ldr	r3, [r3, #4]
 8001a02:	f003 0303 	and.w	r3, r3, #3
 8001a06:	2b02      	cmp	r3, #2
 8001a08:	d123      	bne.n	8001a52 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001a0a:	697b      	ldr	r3, [r7, #20]
 8001a0c:	08da      	lsrs	r2, r3, #3
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	3208      	adds	r2, #8
 8001a12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a16:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001a18:	697b      	ldr	r3, [r7, #20]
 8001a1a:	f003 0307 	and.w	r3, r3, #7
 8001a1e:	009b      	lsls	r3, r3, #2
 8001a20:	220f      	movs	r2, #15
 8001a22:	fa02 f303 	lsl.w	r3, r2, r3
 8001a26:	43db      	mvns	r3, r3
 8001a28:	693a      	ldr	r2, [r7, #16]
 8001a2a:	4013      	ands	r3, r2
 8001a2c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001a2e:	683b      	ldr	r3, [r7, #0]
 8001a30:	691a      	ldr	r2, [r3, #16]
 8001a32:	697b      	ldr	r3, [r7, #20]
 8001a34:	f003 0307 	and.w	r3, r3, #7
 8001a38:	009b      	lsls	r3, r3, #2
 8001a3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a3e:	693a      	ldr	r2, [r7, #16]
 8001a40:	4313      	orrs	r3, r2
 8001a42:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001a44:	697b      	ldr	r3, [r7, #20]
 8001a46:	08da      	lsrs	r2, r3, #3
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	3208      	adds	r2, #8
 8001a4c:	6939      	ldr	r1, [r7, #16]
 8001a4e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001a58:	697b      	ldr	r3, [r7, #20]
 8001a5a:	005b      	lsls	r3, r3, #1
 8001a5c:	2203      	movs	r2, #3
 8001a5e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a62:	43db      	mvns	r3, r3
 8001a64:	693a      	ldr	r2, [r7, #16]
 8001a66:	4013      	ands	r3, r2
 8001a68:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001a6a:	683b      	ldr	r3, [r7, #0]
 8001a6c:	685b      	ldr	r3, [r3, #4]
 8001a6e:	f003 0203 	and.w	r2, r3, #3
 8001a72:	697b      	ldr	r3, [r7, #20]
 8001a74:	005b      	lsls	r3, r3, #1
 8001a76:	fa02 f303 	lsl.w	r3, r2, r3
 8001a7a:	693a      	ldr	r2, [r7, #16]
 8001a7c:	4313      	orrs	r3, r2
 8001a7e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	693a      	ldr	r2, [r7, #16]
 8001a84:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001a86:	683b      	ldr	r3, [r7, #0]
 8001a88:	685b      	ldr	r3, [r3, #4]
 8001a8a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	f000 80a6 	beq.w	8001be0 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a94:	4b5b      	ldr	r3, [pc, #364]	@ (8001c04 <HAL_GPIO_Init+0x2e4>)
 8001a96:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a98:	4a5a      	ldr	r2, [pc, #360]	@ (8001c04 <HAL_GPIO_Init+0x2e4>)
 8001a9a:	f043 0301 	orr.w	r3, r3, #1
 8001a9e:	6613      	str	r3, [r2, #96]	@ 0x60
 8001aa0:	4b58      	ldr	r3, [pc, #352]	@ (8001c04 <HAL_GPIO_Init+0x2e4>)
 8001aa2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001aa4:	f003 0301 	and.w	r3, r3, #1
 8001aa8:	60bb      	str	r3, [r7, #8]
 8001aaa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001aac:	4a56      	ldr	r2, [pc, #344]	@ (8001c08 <HAL_GPIO_Init+0x2e8>)
 8001aae:	697b      	ldr	r3, [r7, #20]
 8001ab0:	089b      	lsrs	r3, r3, #2
 8001ab2:	3302      	adds	r3, #2
 8001ab4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ab8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001aba:	697b      	ldr	r3, [r7, #20]
 8001abc:	f003 0303 	and.w	r3, r3, #3
 8001ac0:	009b      	lsls	r3, r3, #2
 8001ac2:	220f      	movs	r2, #15
 8001ac4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ac8:	43db      	mvns	r3, r3
 8001aca:	693a      	ldr	r2, [r7, #16]
 8001acc:	4013      	ands	r3, r2
 8001ace:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001ad6:	d01f      	beq.n	8001b18 <HAL_GPIO_Init+0x1f8>
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	4a4c      	ldr	r2, [pc, #304]	@ (8001c0c <HAL_GPIO_Init+0x2ec>)
 8001adc:	4293      	cmp	r3, r2
 8001ade:	d019      	beq.n	8001b14 <HAL_GPIO_Init+0x1f4>
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	4a4b      	ldr	r2, [pc, #300]	@ (8001c10 <HAL_GPIO_Init+0x2f0>)
 8001ae4:	4293      	cmp	r3, r2
 8001ae6:	d013      	beq.n	8001b10 <HAL_GPIO_Init+0x1f0>
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	4a4a      	ldr	r2, [pc, #296]	@ (8001c14 <HAL_GPIO_Init+0x2f4>)
 8001aec:	4293      	cmp	r3, r2
 8001aee:	d00d      	beq.n	8001b0c <HAL_GPIO_Init+0x1ec>
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	4a49      	ldr	r2, [pc, #292]	@ (8001c18 <HAL_GPIO_Init+0x2f8>)
 8001af4:	4293      	cmp	r3, r2
 8001af6:	d007      	beq.n	8001b08 <HAL_GPIO_Init+0x1e8>
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	4a48      	ldr	r2, [pc, #288]	@ (8001c1c <HAL_GPIO_Init+0x2fc>)
 8001afc:	4293      	cmp	r3, r2
 8001afe:	d101      	bne.n	8001b04 <HAL_GPIO_Init+0x1e4>
 8001b00:	2305      	movs	r3, #5
 8001b02:	e00a      	b.n	8001b1a <HAL_GPIO_Init+0x1fa>
 8001b04:	2306      	movs	r3, #6
 8001b06:	e008      	b.n	8001b1a <HAL_GPIO_Init+0x1fa>
 8001b08:	2304      	movs	r3, #4
 8001b0a:	e006      	b.n	8001b1a <HAL_GPIO_Init+0x1fa>
 8001b0c:	2303      	movs	r3, #3
 8001b0e:	e004      	b.n	8001b1a <HAL_GPIO_Init+0x1fa>
 8001b10:	2302      	movs	r3, #2
 8001b12:	e002      	b.n	8001b1a <HAL_GPIO_Init+0x1fa>
 8001b14:	2301      	movs	r3, #1
 8001b16:	e000      	b.n	8001b1a <HAL_GPIO_Init+0x1fa>
 8001b18:	2300      	movs	r3, #0
 8001b1a:	697a      	ldr	r2, [r7, #20]
 8001b1c:	f002 0203 	and.w	r2, r2, #3
 8001b20:	0092      	lsls	r2, r2, #2
 8001b22:	4093      	lsls	r3, r2
 8001b24:	693a      	ldr	r2, [r7, #16]
 8001b26:	4313      	orrs	r3, r2
 8001b28:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001b2a:	4937      	ldr	r1, [pc, #220]	@ (8001c08 <HAL_GPIO_Init+0x2e8>)
 8001b2c:	697b      	ldr	r3, [r7, #20]
 8001b2e:	089b      	lsrs	r3, r3, #2
 8001b30:	3302      	adds	r3, #2
 8001b32:	693a      	ldr	r2, [r7, #16]
 8001b34:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001b38:	4b39      	ldr	r3, [pc, #228]	@ (8001c20 <HAL_GPIO_Init+0x300>)
 8001b3a:	689b      	ldr	r3, [r3, #8]
 8001b3c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	43db      	mvns	r3, r3
 8001b42:	693a      	ldr	r2, [r7, #16]
 8001b44:	4013      	ands	r3, r2
 8001b46:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001b48:	683b      	ldr	r3, [r7, #0]
 8001b4a:	685b      	ldr	r3, [r3, #4]
 8001b4c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d003      	beq.n	8001b5c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001b54:	693a      	ldr	r2, [r7, #16]
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	4313      	orrs	r3, r2
 8001b5a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001b5c:	4a30      	ldr	r2, [pc, #192]	@ (8001c20 <HAL_GPIO_Init+0x300>)
 8001b5e:	693b      	ldr	r3, [r7, #16]
 8001b60:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001b62:	4b2f      	ldr	r3, [pc, #188]	@ (8001c20 <HAL_GPIO_Init+0x300>)
 8001b64:	68db      	ldr	r3, [r3, #12]
 8001b66:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	43db      	mvns	r3, r3
 8001b6c:	693a      	ldr	r2, [r7, #16]
 8001b6e:	4013      	ands	r3, r2
 8001b70:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001b72:	683b      	ldr	r3, [r7, #0]
 8001b74:	685b      	ldr	r3, [r3, #4]
 8001b76:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d003      	beq.n	8001b86 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8001b7e:	693a      	ldr	r2, [r7, #16]
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	4313      	orrs	r3, r2
 8001b84:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001b86:	4a26      	ldr	r2, [pc, #152]	@ (8001c20 <HAL_GPIO_Init+0x300>)
 8001b88:	693b      	ldr	r3, [r7, #16]
 8001b8a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8001b8c:	4b24      	ldr	r3, [pc, #144]	@ (8001c20 <HAL_GPIO_Init+0x300>)
 8001b8e:	685b      	ldr	r3, [r3, #4]
 8001b90:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	43db      	mvns	r3, r3
 8001b96:	693a      	ldr	r2, [r7, #16]
 8001b98:	4013      	ands	r3, r2
 8001b9a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001b9c:	683b      	ldr	r3, [r7, #0]
 8001b9e:	685b      	ldr	r3, [r3, #4]
 8001ba0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d003      	beq.n	8001bb0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001ba8:	693a      	ldr	r2, [r7, #16]
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	4313      	orrs	r3, r2
 8001bae:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001bb0:	4a1b      	ldr	r2, [pc, #108]	@ (8001c20 <HAL_GPIO_Init+0x300>)
 8001bb2:	693b      	ldr	r3, [r7, #16]
 8001bb4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001bb6:	4b1a      	ldr	r3, [pc, #104]	@ (8001c20 <HAL_GPIO_Init+0x300>)
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	43db      	mvns	r3, r3
 8001bc0:	693a      	ldr	r2, [r7, #16]
 8001bc2:	4013      	ands	r3, r2
 8001bc4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001bc6:	683b      	ldr	r3, [r7, #0]
 8001bc8:	685b      	ldr	r3, [r3, #4]
 8001bca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d003      	beq.n	8001bda <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8001bd2:	693a      	ldr	r2, [r7, #16]
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	4313      	orrs	r3, r2
 8001bd8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001bda:	4a11      	ldr	r2, [pc, #68]	@ (8001c20 <HAL_GPIO_Init+0x300>)
 8001bdc:	693b      	ldr	r3, [r7, #16]
 8001bde:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001be0:	697b      	ldr	r3, [r7, #20]
 8001be2:	3301      	adds	r3, #1
 8001be4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001be6:	683b      	ldr	r3, [r7, #0]
 8001be8:	681a      	ldr	r2, [r3, #0]
 8001bea:	697b      	ldr	r3, [r7, #20]
 8001bec:	fa22 f303 	lsr.w	r3, r2, r3
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	f47f ae9d 	bne.w	8001930 <HAL_GPIO_Init+0x10>
  }
}
 8001bf6:	bf00      	nop
 8001bf8:	bf00      	nop
 8001bfa:	371c      	adds	r7, #28
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c02:	4770      	bx	lr
 8001c04:	40021000 	.word	0x40021000
 8001c08:	40010000 	.word	0x40010000
 8001c0c:	48000400 	.word	0x48000400
 8001c10:	48000800 	.word	0x48000800
 8001c14:	48000c00 	.word	0x48000c00
 8001c18:	48001000 	.word	0x48001000
 8001c1c:	48001400 	.word	0x48001400
 8001c20:	40010400 	.word	0x40010400

08001c24 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c24:	b480      	push	{r7}
 8001c26:	b083      	sub	sp, #12
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
 8001c2c:	460b      	mov	r3, r1
 8001c2e:	807b      	strh	r3, [r7, #2]
 8001c30:	4613      	mov	r3, r2
 8001c32:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001c34:	787b      	ldrb	r3, [r7, #1]
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d003      	beq.n	8001c42 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001c3a:	887a      	ldrh	r2, [r7, #2]
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001c40:	e002      	b.n	8001c48 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001c42:	887a      	ldrh	r2, [r7, #2]
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001c48:	bf00      	nop
 8001c4a:	370c      	adds	r7, #12
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c52:	4770      	bx	lr

08001c54 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b084      	sub	sp, #16
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d101      	bne.n	8001c66 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001c62:	2301      	movs	r3, #1
 8001c64:	e0c0      	b.n	8001de8 <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8001c6c:	b2db      	uxtb	r3, r3
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d106      	bne.n	8001c80 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	2200      	movs	r2, #0
 8001c76:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001c7a:	6878      	ldr	r0, [r7, #4]
 8001c7c:	f008 f84e 	bl	8009d1c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	2203      	movs	r2, #3
 8001c84:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	f004 fb78 	bl	8006382 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001c92:	2300      	movs	r3, #0
 8001c94:	73fb      	strb	r3, [r7, #15]
 8001c96:	e03e      	b.n	8001d16 <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001c98:	7bfa      	ldrb	r2, [r7, #15]
 8001c9a:	6879      	ldr	r1, [r7, #4]
 8001c9c:	4613      	mov	r3, r2
 8001c9e:	009b      	lsls	r3, r3, #2
 8001ca0:	4413      	add	r3, r2
 8001ca2:	00db      	lsls	r3, r3, #3
 8001ca4:	440b      	add	r3, r1
 8001ca6:	3311      	adds	r3, #17
 8001ca8:	2201      	movs	r2, #1
 8001caa:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001cac:	7bfa      	ldrb	r2, [r7, #15]
 8001cae:	6879      	ldr	r1, [r7, #4]
 8001cb0:	4613      	mov	r3, r2
 8001cb2:	009b      	lsls	r3, r3, #2
 8001cb4:	4413      	add	r3, r2
 8001cb6:	00db      	lsls	r3, r3, #3
 8001cb8:	440b      	add	r3, r1
 8001cba:	3310      	adds	r3, #16
 8001cbc:	7bfa      	ldrb	r2, [r7, #15]
 8001cbe:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001cc0:	7bfa      	ldrb	r2, [r7, #15]
 8001cc2:	6879      	ldr	r1, [r7, #4]
 8001cc4:	4613      	mov	r3, r2
 8001cc6:	009b      	lsls	r3, r3, #2
 8001cc8:	4413      	add	r3, r2
 8001cca:	00db      	lsls	r3, r3, #3
 8001ccc:	440b      	add	r3, r1
 8001cce:	3313      	adds	r3, #19
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001cd4:	7bfa      	ldrb	r2, [r7, #15]
 8001cd6:	6879      	ldr	r1, [r7, #4]
 8001cd8:	4613      	mov	r3, r2
 8001cda:	009b      	lsls	r3, r3, #2
 8001cdc:	4413      	add	r3, r2
 8001cde:	00db      	lsls	r3, r3, #3
 8001ce0:	440b      	add	r3, r1
 8001ce2:	3320      	adds	r3, #32
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001ce8:	7bfa      	ldrb	r2, [r7, #15]
 8001cea:	6879      	ldr	r1, [r7, #4]
 8001cec:	4613      	mov	r3, r2
 8001cee:	009b      	lsls	r3, r3, #2
 8001cf0:	4413      	add	r3, r2
 8001cf2:	00db      	lsls	r3, r3, #3
 8001cf4:	440b      	add	r3, r1
 8001cf6:	3324      	adds	r3, #36	@ 0x24
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001cfc:	7bfb      	ldrb	r3, [r7, #15]
 8001cfe:	6879      	ldr	r1, [r7, #4]
 8001d00:	1c5a      	adds	r2, r3, #1
 8001d02:	4613      	mov	r3, r2
 8001d04:	009b      	lsls	r3, r3, #2
 8001d06:	4413      	add	r3, r2
 8001d08:	00db      	lsls	r3, r3, #3
 8001d0a:	440b      	add	r3, r1
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001d10:	7bfb      	ldrb	r3, [r7, #15]
 8001d12:	3301      	adds	r3, #1
 8001d14:	73fb      	strb	r3, [r7, #15]
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	791b      	ldrb	r3, [r3, #4]
 8001d1a:	7bfa      	ldrb	r2, [r7, #15]
 8001d1c:	429a      	cmp	r2, r3
 8001d1e:	d3bb      	bcc.n	8001c98 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001d20:	2300      	movs	r3, #0
 8001d22:	73fb      	strb	r3, [r7, #15]
 8001d24:	e044      	b.n	8001db0 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001d26:	7bfa      	ldrb	r2, [r7, #15]
 8001d28:	6879      	ldr	r1, [r7, #4]
 8001d2a:	4613      	mov	r3, r2
 8001d2c:	009b      	lsls	r3, r3, #2
 8001d2e:	4413      	add	r3, r2
 8001d30:	00db      	lsls	r3, r3, #3
 8001d32:	440b      	add	r3, r1
 8001d34:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8001d38:	2200      	movs	r2, #0
 8001d3a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001d3c:	7bfa      	ldrb	r2, [r7, #15]
 8001d3e:	6879      	ldr	r1, [r7, #4]
 8001d40:	4613      	mov	r3, r2
 8001d42:	009b      	lsls	r3, r3, #2
 8001d44:	4413      	add	r3, r2
 8001d46:	00db      	lsls	r3, r3, #3
 8001d48:	440b      	add	r3, r1
 8001d4a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001d4e:	7bfa      	ldrb	r2, [r7, #15]
 8001d50:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001d52:	7bfa      	ldrb	r2, [r7, #15]
 8001d54:	6879      	ldr	r1, [r7, #4]
 8001d56:	4613      	mov	r3, r2
 8001d58:	009b      	lsls	r3, r3, #2
 8001d5a:	4413      	add	r3, r2
 8001d5c:	00db      	lsls	r3, r3, #3
 8001d5e:	440b      	add	r3, r1
 8001d60:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8001d64:	2200      	movs	r2, #0
 8001d66:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001d68:	7bfa      	ldrb	r2, [r7, #15]
 8001d6a:	6879      	ldr	r1, [r7, #4]
 8001d6c:	4613      	mov	r3, r2
 8001d6e:	009b      	lsls	r3, r3, #2
 8001d70:	4413      	add	r3, r2
 8001d72:	00db      	lsls	r3, r3, #3
 8001d74:	440b      	add	r3, r1
 8001d76:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001d7e:	7bfa      	ldrb	r2, [r7, #15]
 8001d80:	6879      	ldr	r1, [r7, #4]
 8001d82:	4613      	mov	r3, r2
 8001d84:	009b      	lsls	r3, r3, #2
 8001d86:	4413      	add	r3, r2
 8001d88:	00db      	lsls	r3, r3, #3
 8001d8a:	440b      	add	r3, r1
 8001d8c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8001d90:	2200      	movs	r2, #0
 8001d92:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001d94:	7bfa      	ldrb	r2, [r7, #15]
 8001d96:	6879      	ldr	r1, [r7, #4]
 8001d98:	4613      	mov	r3, r2
 8001d9a:	009b      	lsls	r3, r3, #2
 8001d9c:	4413      	add	r3, r2
 8001d9e:	00db      	lsls	r3, r3, #3
 8001da0:	440b      	add	r3, r1
 8001da2:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8001da6:	2200      	movs	r2, #0
 8001da8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001daa:	7bfb      	ldrb	r3, [r7, #15]
 8001dac:	3301      	adds	r3, #1
 8001dae:	73fb      	strb	r3, [r7, #15]
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	791b      	ldrb	r3, [r3, #4]
 8001db4:	7bfa      	ldrb	r2, [r7, #15]
 8001db6:	429a      	cmp	r2, r3
 8001db8:	d3b5      	bcc.n	8001d26 <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	6818      	ldr	r0, [r3, #0]
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	3304      	adds	r3, #4
 8001dc2:	e893 0006 	ldmia.w	r3, {r1, r2}
 8001dc6:	f004 faf7 	bl	80063b8 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	2200      	movs	r2, #0
 8001dce:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	2201      	movs	r2, #1
 8001dd4:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	7a9b      	ldrb	r3, [r3, #10]
 8001ddc:	2b01      	cmp	r3, #1
 8001dde:	d102      	bne.n	8001de6 <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8001de0:	6878      	ldr	r0, [r7, #4]
 8001de2:	f001 fc0e 	bl	8003602 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8001de6:	2300      	movs	r3, #0
}
 8001de8:	4618      	mov	r0, r3
 8001dea:	3710      	adds	r7, #16
 8001dec:	46bd      	mov	sp, r7
 8001dee:	bd80      	pop	{r7, pc}

08001df0 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b082      	sub	sp, #8
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8001dfe:	2b01      	cmp	r3, #1
 8001e00:	d101      	bne.n	8001e06 <HAL_PCD_Start+0x16>
 8001e02:	2302      	movs	r3, #2
 8001e04:	e012      	b.n	8001e2c <HAL_PCD_Start+0x3c>
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	2201      	movs	r2, #1
 8001e0a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	4618      	mov	r0, r3
 8001e14:	f004 fa9e 	bl	8006354 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	f006 f87b 	bl	8007f18 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	2200      	movs	r2, #0
 8001e26:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8001e2a:	2300      	movs	r3, #0
}
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	3708      	adds	r7, #8
 8001e30:	46bd      	mov	sp, r7
 8001e32:	bd80      	pop	{r7, pc}

08001e34 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b084      	sub	sp, #16
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	4618      	mov	r0, r3
 8001e42:	f006 f880 	bl	8007f46 <USB_ReadInterrupts>
 8001e46:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d003      	beq.n	8001e5a <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8001e52:	6878      	ldr	r0, [r7, #4]
 8001e54:	f000 fb06 	bl	8002464 <PCD_EP_ISR_Handler>

    return;
 8001e58:	e110      	b.n	800207c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d013      	beq.n	8001e8c <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001e6c:	b29a      	uxth	r2, r3
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001e76:	b292      	uxth	r2, r2
 8001e78:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8001e7c:	6878      	ldr	r0, [r7, #4]
 8001e7e:	f007 ffde 	bl	8009e3e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8001e82:	2100      	movs	r1, #0
 8001e84:	6878      	ldr	r0, [r7, #4]
 8001e86:	f000 f8fc 	bl	8002082 <HAL_PCD_SetAddress>

    return;
 8001e8a:	e0f7      	b.n	800207c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d00c      	beq.n	8001eb0 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001e9e:	b29a      	uxth	r2, r3
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8001ea8:	b292      	uxth	r2, r2
 8001eaa:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8001eae:	e0e5      	b.n	800207c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d00c      	beq.n	8001ed4 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001ec2:	b29a      	uxth	r2, r3
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001ecc:	b292      	uxth	r2, r2
 8001ece:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8001ed2:	e0d3      	b.n	800207c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d034      	beq.n	8001f48 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001ee6:	b29a      	uxth	r2, r3
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	f022 0204 	bic.w	r2, r2, #4
 8001ef0:	b292      	uxth	r2, r2
 8001ef2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001efe:	b29a      	uxth	r2, r3
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f022 0208 	bic.w	r2, r2, #8
 8001f08:	b292      	uxth	r2, r2
 8001f0a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8001f14:	2b01      	cmp	r3, #1
 8001f16:	d107      	bne.n	8001f28 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8001f20:	2100      	movs	r1, #0
 8001f22:	6878      	ldr	r0, [r7, #4]
 8001f24:	f008 f97e 	bl	800a224 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8001f28:	6878      	ldr	r0, [r7, #4]
 8001f2a:	f007 ffc1 	bl	8009eb0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001f36:	b29a      	uxth	r2, r3
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001f40:	b292      	uxth	r2, r2
 8001f42:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8001f46:	e099      	b.n	800207c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d027      	beq.n	8001fa2 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001f5a:	b29a      	uxth	r2, r3
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	f042 0208 	orr.w	r2, r2, #8
 8001f64:	b292      	uxth	r2, r2
 8001f66:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001f72:	b29a      	uxth	r2, r3
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001f7c:	b292      	uxth	r2, r2
 8001f7e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001f8a:	b29a      	uxth	r2, r3
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f042 0204 	orr.w	r2, r2, #4
 8001f94:	b292      	uxth	r2, r2
 8001f96:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8001f9a:	6878      	ldr	r0, [r7, #4]
 8001f9c:	f007 ff6e 	bl	8009e7c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8001fa0:	e06c      	b.n	800207c <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d040      	beq.n	800202e <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001fb4:	b29a      	uxth	r2, r3
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001fbe:	b292      	uxth	r2, r2
 8001fc0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d12b      	bne.n	8002026 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001fd6:	b29a      	uxth	r2, r3
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	f042 0204 	orr.w	r2, r2, #4
 8001fe0:	b292      	uxth	r2, r2
 8001fe2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001fee:	b29a      	uxth	r2, r3
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	f042 0208 	orr.w	r2, r2, #8
 8001ff8:	b292      	uxth	r2, r2
 8001ffa:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	2201      	movs	r2, #1
 8002002:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800200e:	b29b      	uxth	r3, r3
 8002010:	089b      	lsrs	r3, r3, #2
 8002012:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800201c:	2101      	movs	r1, #1
 800201e:	6878      	ldr	r0, [r7, #4]
 8002020:	f008 f900 	bl	800a224 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8002024:	e02a      	b.n	800207c <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 8002026:	6878      	ldr	r0, [r7, #4]
 8002028:	f007 ff28 	bl	8009e7c <HAL_PCD_SuspendCallback>
    return;
 800202c:	e026      	b.n	800207c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002034:	2b00      	cmp	r3, #0
 8002036:	d00f      	beq.n	8002058 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002040:	b29a      	uxth	r2, r3
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800204a:	b292      	uxth	r2, r2
 800204c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8002050:	6878      	ldr	r0, [r7, #4]
 8002052:	f007 fee6 	bl	8009e22 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8002056:	e011      	b.n	800207c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800205e:	2b00      	cmp	r3, #0
 8002060:	d00c      	beq.n	800207c <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800206a:	b29a      	uxth	r2, r3
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002074:	b292      	uxth	r2, r2
 8002076:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800207a:	bf00      	nop
  }
}
 800207c:	3710      	adds	r7, #16
 800207e:	46bd      	mov	sp, r7
 8002080:	bd80      	pop	{r7, pc}

08002082 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002082:	b580      	push	{r7, lr}
 8002084:	b082      	sub	sp, #8
 8002086:	af00      	add	r7, sp, #0
 8002088:	6078      	str	r0, [r7, #4]
 800208a:	460b      	mov	r3, r1
 800208c:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8002094:	2b01      	cmp	r3, #1
 8002096:	d101      	bne.n	800209c <HAL_PCD_SetAddress+0x1a>
 8002098:	2302      	movs	r3, #2
 800209a:	e012      	b.n	80020c2 <HAL_PCD_SetAddress+0x40>
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	2201      	movs	r2, #1
 80020a0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	78fa      	ldrb	r2, [r7, #3]
 80020a8:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	78fa      	ldrb	r2, [r7, #3]
 80020b0:	4611      	mov	r1, r2
 80020b2:	4618      	mov	r0, r3
 80020b4:	f005 ff1c 	bl	8007ef0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	2200      	movs	r2, #0
 80020bc:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80020c0:	2300      	movs	r3, #0
}
 80020c2:	4618      	mov	r0, r3
 80020c4:	3708      	adds	r7, #8
 80020c6:	46bd      	mov	sp, r7
 80020c8:	bd80      	pop	{r7, pc}

080020ca <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80020ca:	b580      	push	{r7, lr}
 80020cc:	b084      	sub	sp, #16
 80020ce:	af00      	add	r7, sp, #0
 80020d0:	6078      	str	r0, [r7, #4]
 80020d2:	4608      	mov	r0, r1
 80020d4:	4611      	mov	r1, r2
 80020d6:	461a      	mov	r2, r3
 80020d8:	4603      	mov	r3, r0
 80020da:	70fb      	strb	r3, [r7, #3]
 80020dc:	460b      	mov	r3, r1
 80020de:	803b      	strh	r3, [r7, #0]
 80020e0:	4613      	mov	r3, r2
 80020e2:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 80020e4:	2300      	movs	r3, #0
 80020e6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80020e8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	da0e      	bge.n	800210e <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80020f0:	78fb      	ldrb	r3, [r7, #3]
 80020f2:	f003 0207 	and.w	r2, r3, #7
 80020f6:	4613      	mov	r3, r2
 80020f8:	009b      	lsls	r3, r3, #2
 80020fa:	4413      	add	r3, r2
 80020fc:	00db      	lsls	r3, r3, #3
 80020fe:	3310      	adds	r3, #16
 8002100:	687a      	ldr	r2, [r7, #4]
 8002102:	4413      	add	r3, r2
 8002104:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	2201      	movs	r2, #1
 800210a:	705a      	strb	r2, [r3, #1]
 800210c:	e00e      	b.n	800212c <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800210e:	78fb      	ldrb	r3, [r7, #3]
 8002110:	f003 0207 	and.w	r2, r3, #7
 8002114:	4613      	mov	r3, r2
 8002116:	009b      	lsls	r3, r3, #2
 8002118:	4413      	add	r3, r2
 800211a:	00db      	lsls	r3, r3, #3
 800211c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002120:	687a      	ldr	r2, [r7, #4]
 8002122:	4413      	add	r3, r2
 8002124:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	2200      	movs	r2, #0
 800212a:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800212c:	78fb      	ldrb	r3, [r7, #3]
 800212e:	f003 0307 	and.w	r3, r3, #7
 8002132:	b2da      	uxtb	r2, r3
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8002138:	883b      	ldrh	r3, [r7, #0]
 800213a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	78ba      	ldrb	r2, [r7, #2]
 8002146:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002148:	78bb      	ldrb	r3, [r7, #2]
 800214a:	2b02      	cmp	r3, #2
 800214c:	d102      	bne.n	8002154 <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	2200      	movs	r2, #0
 8002152:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800215a:	2b01      	cmp	r3, #1
 800215c:	d101      	bne.n	8002162 <HAL_PCD_EP_Open+0x98>
 800215e:	2302      	movs	r3, #2
 8002160:	e00e      	b.n	8002180 <HAL_PCD_EP_Open+0xb6>
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	2201      	movs	r2, #1
 8002166:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	68f9      	ldr	r1, [r7, #12]
 8002170:	4618      	mov	r0, r3
 8002172:	f004 f93f 	bl	80063f4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	2200      	movs	r2, #0
 800217a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 800217e:	7afb      	ldrb	r3, [r7, #11]
}
 8002180:	4618      	mov	r0, r3
 8002182:	3710      	adds	r7, #16
 8002184:	46bd      	mov	sp, r7
 8002186:	bd80      	pop	{r7, pc}

08002188 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b084      	sub	sp, #16
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
 8002190:	460b      	mov	r3, r1
 8002192:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002194:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002198:	2b00      	cmp	r3, #0
 800219a:	da0e      	bge.n	80021ba <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800219c:	78fb      	ldrb	r3, [r7, #3]
 800219e:	f003 0207 	and.w	r2, r3, #7
 80021a2:	4613      	mov	r3, r2
 80021a4:	009b      	lsls	r3, r3, #2
 80021a6:	4413      	add	r3, r2
 80021a8:	00db      	lsls	r3, r3, #3
 80021aa:	3310      	adds	r3, #16
 80021ac:	687a      	ldr	r2, [r7, #4]
 80021ae:	4413      	add	r3, r2
 80021b0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	2201      	movs	r2, #1
 80021b6:	705a      	strb	r2, [r3, #1]
 80021b8:	e00e      	b.n	80021d8 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80021ba:	78fb      	ldrb	r3, [r7, #3]
 80021bc:	f003 0207 	and.w	r2, r3, #7
 80021c0:	4613      	mov	r3, r2
 80021c2:	009b      	lsls	r3, r3, #2
 80021c4:	4413      	add	r3, r2
 80021c6:	00db      	lsls	r3, r3, #3
 80021c8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80021cc:	687a      	ldr	r2, [r7, #4]
 80021ce:	4413      	add	r3, r2
 80021d0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	2200      	movs	r2, #0
 80021d6:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80021d8:	78fb      	ldrb	r3, [r7, #3]
 80021da:	f003 0307 	and.w	r3, r3, #7
 80021de:	b2da      	uxtb	r2, r3
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80021ea:	2b01      	cmp	r3, #1
 80021ec:	d101      	bne.n	80021f2 <HAL_PCD_EP_Close+0x6a>
 80021ee:	2302      	movs	r3, #2
 80021f0:	e00e      	b.n	8002210 <HAL_PCD_EP_Close+0x88>
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	2201      	movs	r2, #1
 80021f6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	68f9      	ldr	r1, [r7, #12]
 8002200:	4618      	mov	r0, r3
 8002202:	f004 fddf 	bl	8006dc4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	2200      	movs	r2, #0
 800220a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 800220e:	2300      	movs	r3, #0
}
 8002210:	4618      	mov	r0, r3
 8002212:	3710      	adds	r7, #16
 8002214:	46bd      	mov	sp, r7
 8002216:	bd80      	pop	{r7, pc}

08002218 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b086      	sub	sp, #24
 800221c:	af00      	add	r7, sp, #0
 800221e:	60f8      	str	r0, [r7, #12]
 8002220:	607a      	str	r2, [r7, #4]
 8002222:	603b      	str	r3, [r7, #0]
 8002224:	460b      	mov	r3, r1
 8002226:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002228:	7afb      	ldrb	r3, [r7, #11]
 800222a:	f003 0207 	and.w	r2, r3, #7
 800222e:	4613      	mov	r3, r2
 8002230:	009b      	lsls	r3, r3, #2
 8002232:	4413      	add	r3, r2
 8002234:	00db      	lsls	r3, r3, #3
 8002236:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800223a:	68fa      	ldr	r2, [r7, #12]
 800223c:	4413      	add	r3, r2
 800223e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002240:	697b      	ldr	r3, [r7, #20]
 8002242:	687a      	ldr	r2, [r7, #4]
 8002244:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8002246:	697b      	ldr	r3, [r7, #20]
 8002248:	683a      	ldr	r2, [r7, #0]
 800224a:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800224c:	697b      	ldr	r3, [r7, #20]
 800224e:	2200      	movs	r2, #0
 8002250:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8002252:	697b      	ldr	r3, [r7, #20]
 8002254:	2200      	movs	r2, #0
 8002256:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002258:	7afb      	ldrb	r3, [r7, #11]
 800225a:	f003 0307 	and.w	r3, r3, #7
 800225e:	b2da      	uxtb	r2, r3
 8002260:	697b      	ldr	r3, [r7, #20]
 8002262:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	6979      	ldr	r1, [r7, #20]
 800226a:	4618      	mov	r0, r3
 800226c:	f004 ff97 	bl	800719e <USB_EPStartXfer>

  return HAL_OK;
 8002270:	2300      	movs	r3, #0
}
 8002272:	4618      	mov	r0, r3
 8002274:	3718      	adds	r7, #24
 8002276:	46bd      	mov	sp, r7
 8002278:	bd80      	pop	{r7, pc}

0800227a <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800227a:	b480      	push	{r7}
 800227c:	b083      	sub	sp, #12
 800227e:	af00      	add	r7, sp, #0
 8002280:	6078      	str	r0, [r7, #4]
 8002282:	460b      	mov	r3, r1
 8002284:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8002286:	78fb      	ldrb	r3, [r7, #3]
 8002288:	f003 0207 	and.w	r2, r3, #7
 800228c:	6879      	ldr	r1, [r7, #4]
 800228e:	4613      	mov	r3, r2
 8002290:	009b      	lsls	r3, r3, #2
 8002292:	4413      	add	r3, r2
 8002294:	00db      	lsls	r3, r3, #3
 8002296:	440b      	add	r3, r1
 8002298:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 800229c:	681b      	ldr	r3, [r3, #0]
}
 800229e:	4618      	mov	r0, r3
 80022a0:	370c      	adds	r7, #12
 80022a2:	46bd      	mov	sp, r7
 80022a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a8:	4770      	bx	lr

080022aa <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80022aa:	b580      	push	{r7, lr}
 80022ac:	b086      	sub	sp, #24
 80022ae:	af00      	add	r7, sp, #0
 80022b0:	60f8      	str	r0, [r7, #12]
 80022b2:	607a      	str	r2, [r7, #4]
 80022b4:	603b      	str	r3, [r7, #0]
 80022b6:	460b      	mov	r3, r1
 80022b8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80022ba:	7afb      	ldrb	r3, [r7, #11]
 80022bc:	f003 0207 	and.w	r2, r3, #7
 80022c0:	4613      	mov	r3, r2
 80022c2:	009b      	lsls	r3, r3, #2
 80022c4:	4413      	add	r3, r2
 80022c6:	00db      	lsls	r3, r3, #3
 80022c8:	3310      	adds	r3, #16
 80022ca:	68fa      	ldr	r2, [r7, #12]
 80022cc:	4413      	add	r3, r2
 80022ce:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80022d0:	697b      	ldr	r3, [r7, #20]
 80022d2:	687a      	ldr	r2, [r7, #4]
 80022d4:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80022d6:	697b      	ldr	r3, [r7, #20]
 80022d8:	683a      	ldr	r2, [r7, #0]
 80022da:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 80022dc:	697b      	ldr	r3, [r7, #20]
 80022de:	2201      	movs	r2, #1
 80022e0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 80022e4:	697b      	ldr	r3, [r7, #20]
 80022e6:	683a      	ldr	r2, [r7, #0]
 80022e8:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 80022ea:	697b      	ldr	r3, [r7, #20]
 80022ec:	2200      	movs	r2, #0
 80022ee:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 80022f0:	697b      	ldr	r3, [r7, #20]
 80022f2:	2201      	movs	r2, #1
 80022f4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80022f6:	7afb      	ldrb	r3, [r7, #11]
 80022f8:	f003 0307 	and.w	r3, r3, #7
 80022fc:	b2da      	uxtb	r2, r3
 80022fe:	697b      	ldr	r3, [r7, #20]
 8002300:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	6979      	ldr	r1, [r7, #20]
 8002308:	4618      	mov	r0, r3
 800230a:	f004 ff48 	bl	800719e <USB_EPStartXfer>

  return HAL_OK;
 800230e:	2300      	movs	r3, #0
}
 8002310:	4618      	mov	r0, r3
 8002312:	3718      	adds	r7, #24
 8002314:	46bd      	mov	sp, r7
 8002316:	bd80      	pop	{r7, pc}

08002318 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b084      	sub	sp, #16
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
 8002320:	460b      	mov	r3, r1
 8002322:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002324:	78fb      	ldrb	r3, [r7, #3]
 8002326:	f003 0307 	and.w	r3, r3, #7
 800232a:	687a      	ldr	r2, [r7, #4]
 800232c:	7912      	ldrb	r2, [r2, #4]
 800232e:	4293      	cmp	r3, r2
 8002330:	d901      	bls.n	8002336 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002332:	2301      	movs	r3, #1
 8002334:	e03e      	b.n	80023b4 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002336:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800233a:	2b00      	cmp	r3, #0
 800233c:	da0e      	bge.n	800235c <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800233e:	78fb      	ldrb	r3, [r7, #3]
 8002340:	f003 0207 	and.w	r2, r3, #7
 8002344:	4613      	mov	r3, r2
 8002346:	009b      	lsls	r3, r3, #2
 8002348:	4413      	add	r3, r2
 800234a:	00db      	lsls	r3, r3, #3
 800234c:	3310      	adds	r3, #16
 800234e:	687a      	ldr	r2, [r7, #4]
 8002350:	4413      	add	r3, r2
 8002352:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	2201      	movs	r2, #1
 8002358:	705a      	strb	r2, [r3, #1]
 800235a:	e00c      	b.n	8002376 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800235c:	78fa      	ldrb	r2, [r7, #3]
 800235e:	4613      	mov	r3, r2
 8002360:	009b      	lsls	r3, r3, #2
 8002362:	4413      	add	r3, r2
 8002364:	00db      	lsls	r3, r3, #3
 8002366:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800236a:	687a      	ldr	r2, [r7, #4]
 800236c:	4413      	add	r3, r2
 800236e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	2200      	movs	r2, #0
 8002374:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	2201      	movs	r2, #1
 800237a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800237c:	78fb      	ldrb	r3, [r7, #3]
 800237e:	f003 0307 	and.w	r3, r3, #7
 8002382:	b2da      	uxtb	r2, r3
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800238e:	2b01      	cmp	r3, #1
 8002390:	d101      	bne.n	8002396 <HAL_PCD_EP_SetStall+0x7e>
 8002392:	2302      	movs	r3, #2
 8002394:	e00e      	b.n	80023b4 <HAL_PCD_EP_SetStall+0x9c>
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	2201      	movs	r2, #1
 800239a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	68f9      	ldr	r1, [r7, #12]
 80023a4:	4618      	mov	r0, r3
 80023a6:	f005 fca9 	bl	8007cfc <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	2200      	movs	r2, #0
 80023ae:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80023b2:	2300      	movs	r3, #0
}
 80023b4:	4618      	mov	r0, r3
 80023b6:	3710      	adds	r7, #16
 80023b8:	46bd      	mov	sp, r7
 80023ba:	bd80      	pop	{r7, pc}

080023bc <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b084      	sub	sp, #16
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
 80023c4:	460b      	mov	r3, r1
 80023c6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80023c8:	78fb      	ldrb	r3, [r7, #3]
 80023ca:	f003 030f 	and.w	r3, r3, #15
 80023ce:	687a      	ldr	r2, [r7, #4]
 80023d0:	7912      	ldrb	r2, [r2, #4]
 80023d2:	4293      	cmp	r3, r2
 80023d4:	d901      	bls.n	80023da <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80023d6:	2301      	movs	r3, #1
 80023d8:	e040      	b.n	800245c <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80023da:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	da0e      	bge.n	8002400 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80023e2:	78fb      	ldrb	r3, [r7, #3]
 80023e4:	f003 0207 	and.w	r2, r3, #7
 80023e8:	4613      	mov	r3, r2
 80023ea:	009b      	lsls	r3, r3, #2
 80023ec:	4413      	add	r3, r2
 80023ee:	00db      	lsls	r3, r3, #3
 80023f0:	3310      	adds	r3, #16
 80023f2:	687a      	ldr	r2, [r7, #4]
 80023f4:	4413      	add	r3, r2
 80023f6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	2201      	movs	r2, #1
 80023fc:	705a      	strb	r2, [r3, #1]
 80023fe:	e00e      	b.n	800241e <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002400:	78fb      	ldrb	r3, [r7, #3]
 8002402:	f003 0207 	and.w	r2, r3, #7
 8002406:	4613      	mov	r3, r2
 8002408:	009b      	lsls	r3, r3, #2
 800240a:	4413      	add	r3, r2
 800240c:	00db      	lsls	r3, r3, #3
 800240e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002412:	687a      	ldr	r2, [r7, #4]
 8002414:	4413      	add	r3, r2
 8002416:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	2200      	movs	r2, #0
 800241c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	2200      	movs	r2, #0
 8002422:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002424:	78fb      	ldrb	r3, [r7, #3]
 8002426:	f003 0307 	and.w	r3, r3, #7
 800242a:	b2da      	uxtb	r2, r3
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8002436:	2b01      	cmp	r3, #1
 8002438:	d101      	bne.n	800243e <HAL_PCD_EP_ClrStall+0x82>
 800243a:	2302      	movs	r3, #2
 800243c:	e00e      	b.n	800245c <HAL_PCD_EP_ClrStall+0xa0>
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	2201      	movs	r2, #1
 8002442:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	68f9      	ldr	r1, [r7, #12]
 800244c:	4618      	mov	r0, r3
 800244e:	f005 fca6 	bl	8007d9e <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	2200      	movs	r2, #0
 8002456:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800245a:	2300      	movs	r3, #0
}
 800245c:	4618      	mov	r0, r3
 800245e:	3710      	adds	r7, #16
 8002460:	46bd      	mov	sp, r7
 8002462:	bd80      	pop	{r7, pc}

08002464 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	b092      	sub	sp, #72	@ 0x48
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800246c:	e333      	b.n	8002ad6 <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002476:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8002478:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800247a:	b2db      	uxtb	r3, r3
 800247c:	f003 030f 	and.w	r3, r3, #15
 8002480:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 8002484:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8002488:	2b00      	cmp	r3, #0
 800248a:	f040 8108 	bne.w	800269e <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 800248e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8002490:	f003 0310 	and.w	r3, r3, #16
 8002494:	2b00      	cmp	r3, #0
 8002496:	d14c      	bne.n	8002532 <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	881b      	ldrh	r3, [r3, #0]
 800249e:	b29b      	uxth	r3, r3
 80024a0:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 80024a4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80024a8:	813b      	strh	r3, [r7, #8]
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681a      	ldr	r2, [r3, #0]
 80024ae:	893b      	ldrh	r3, [r7, #8]
 80024b0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80024b4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80024b8:	b29b      	uxth	r3, r3
 80024ba:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	3310      	adds	r3, #16
 80024c0:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80024ca:	b29b      	uxth	r3, r3
 80024cc:	461a      	mov	r2, r3
 80024ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80024d0:	781b      	ldrb	r3, [r3, #0]
 80024d2:	00db      	lsls	r3, r3, #3
 80024d4:	4413      	add	r3, r2
 80024d6:	687a      	ldr	r2, [r7, #4]
 80024d8:	6812      	ldr	r2, [r2, #0]
 80024da:	4413      	add	r3, r2
 80024dc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80024e0:	881b      	ldrh	r3, [r3, #0]
 80024e2:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80024e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80024e8:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 80024ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80024ec:	695a      	ldr	r2, [r3, #20]
 80024ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80024f0:	69db      	ldr	r3, [r3, #28]
 80024f2:	441a      	add	r2, r3
 80024f4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80024f6:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 80024f8:	2100      	movs	r1, #0
 80024fa:	6878      	ldr	r0, [r7, #4]
 80024fc:	f007 fc77 	bl	8009dee <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	7b1b      	ldrb	r3, [r3, #12]
 8002504:	b2db      	uxtb	r3, r3
 8002506:	2b00      	cmp	r3, #0
 8002508:	f000 82e5 	beq.w	8002ad6 <PCD_EP_ISR_Handler+0x672>
 800250c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800250e:	699b      	ldr	r3, [r3, #24]
 8002510:	2b00      	cmp	r3, #0
 8002512:	f040 82e0 	bne.w	8002ad6 <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	7b1b      	ldrb	r3, [r3, #12]
 800251a:	b2db      	uxtb	r3, r3
 800251c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002520:	b2da      	uxtb	r2, r3
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	2200      	movs	r2, #0
 800252e:	731a      	strb	r2, [r3, #12]
 8002530:	e2d1      	b.n	8002ad6 <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002538:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	881b      	ldrh	r3, [r3, #0]
 8002540:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8002542:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8002544:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002548:	2b00      	cmp	r3, #0
 800254a:	d032      	beq.n	80025b2 <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002554:	b29b      	uxth	r3, r3
 8002556:	461a      	mov	r2, r3
 8002558:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800255a:	781b      	ldrb	r3, [r3, #0]
 800255c:	00db      	lsls	r3, r3, #3
 800255e:	4413      	add	r3, r2
 8002560:	687a      	ldr	r2, [r7, #4]
 8002562:	6812      	ldr	r2, [r2, #0]
 8002564:	4413      	add	r3, r2
 8002566:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800256a:	881b      	ldrh	r3, [r3, #0]
 800256c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002570:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002572:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	6818      	ldr	r0, [r3, #0]
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 800257e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002580:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8002582:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002584:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8002586:	b29b      	uxth	r3, r3
 8002588:	f005 fd30 	bl	8007fec <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	881b      	ldrh	r3, [r3, #0]
 8002592:	b29a      	uxth	r2, r3
 8002594:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8002598:	4013      	ands	r3, r2
 800259a:	817b      	strh	r3, [r7, #10]
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	897a      	ldrh	r2, [r7, #10]
 80025a2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80025a6:	b292      	uxth	r2, r2
 80025a8:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 80025aa:	6878      	ldr	r0, [r7, #4]
 80025ac:	f007 fbf2 	bl	8009d94 <HAL_PCD_SetupStageCallback>
 80025b0:	e291      	b.n	8002ad6 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80025b2:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	f280 828d 	bge.w	8002ad6 <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	881b      	ldrh	r3, [r3, #0]
 80025c2:	b29a      	uxth	r2, r3
 80025c4:	f640 738f 	movw	r3, #3983	@ 0xf8f
 80025c8:	4013      	ands	r3, r2
 80025ca:	81fb      	strh	r3, [r7, #14]
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	89fa      	ldrh	r2, [r7, #14]
 80025d2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80025d6:	b292      	uxth	r2, r2
 80025d8:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80025e2:	b29b      	uxth	r3, r3
 80025e4:	461a      	mov	r2, r3
 80025e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80025e8:	781b      	ldrb	r3, [r3, #0]
 80025ea:	00db      	lsls	r3, r3, #3
 80025ec:	4413      	add	r3, r2
 80025ee:	687a      	ldr	r2, [r7, #4]
 80025f0:	6812      	ldr	r2, [r2, #0]
 80025f2:	4413      	add	r3, r2
 80025f4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80025f8:	881b      	ldrh	r3, [r3, #0]
 80025fa:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80025fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002600:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8002602:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002604:	69db      	ldr	r3, [r3, #28]
 8002606:	2b00      	cmp	r3, #0
 8002608:	d019      	beq.n	800263e <PCD_EP_ISR_Handler+0x1da>
 800260a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800260c:	695b      	ldr	r3, [r3, #20]
 800260e:	2b00      	cmp	r3, #0
 8002610:	d015      	beq.n	800263e <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6818      	ldr	r0, [r3, #0]
 8002616:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002618:	6959      	ldr	r1, [r3, #20]
 800261a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800261c:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 800261e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002620:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8002622:	b29b      	uxth	r3, r3
 8002624:	f005 fce2 	bl	8007fec <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8002628:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800262a:	695a      	ldr	r2, [r3, #20]
 800262c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800262e:	69db      	ldr	r3, [r3, #28]
 8002630:	441a      	add	r2, r3
 8002632:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002634:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8002636:	2100      	movs	r1, #0
 8002638:	6878      	ldr	r0, [r7, #4]
 800263a:	f007 fbbd 	bl	8009db8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	881b      	ldrh	r3, [r3, #0]
 8002644:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8002646:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8002648:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800264c:	2b00      	cmp	r3, #0
 800264e:	f040 8242 	bne.w	8002ad6 <PCD_EP_ISR_Handler+0x672>
 8002652:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8002654:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8002658:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800265c:	f000 823b 	beq.w	8002ad6 <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	881b      	ldrh	r3, [r3, #0]
 8002666:	b29b      	uxth	r3, r3
 8002668:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800266c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002670:	81bb      	strh	r3, [r7, #12]
 8002672:	89bb      	ldrh	r3, [r7, #12]
 8002674:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8002678:	81bb      	strh	r3, [r7, #12]
 800267a:	89bb      	ldrh	r3, [r7, #12]
 800267c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8002680:	81bb      	strh	r3, [r7, #12]
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681a      	ldr	r2, [r3, #0]
 8002686:	89bb      	ldrh	r3, [r7, #12]
 8002688:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800268c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002690:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002694:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002698:	b29b      	uxth	r3, r3
 800269a:	8013      	strh	r3, [r2, #0]
 800269c:	e21b      	b.n	8002ad6 <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	461a      	mov	r2, r3
 80026a4:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80026a8:	009b      	lsls	r3, r3, #2
 80026aa:	4413      	add	r3, r2
 80026ac:	881b      	ldrh	r3, [r3, #0]
 80026ae:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80026b0:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	f280 80f1 	bge.w	800289c <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	461a      	mov	r2, r3
 80026c0:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80026c4:	009b      	lsls	r3, r3, #2
 80026c6:	4413      	add	r3, r2
 80026c8:	881b      	ldrh	r3, [r3, #0]
 80026ca:	b29a      	uxth	r2, r3
 80026cc:	f640 738f 	movw	r3, #3983	@ 0xf8f
 80026d0:	4013      	ands	r3, r2
 80026d2:	86bb      	strh	r3, [r7, #52]	@ 0x34
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	461a      	mov	r2, r3
 80026da:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80026de:	009b      	lsls	r3, r3, #2
 80026e0:	4413      	add	r3, r2
 80026e2:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80026e4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80026e8:	b292      	uxth	r2, r2
 80026ea:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 80026ec:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 80026f0:	4613      	mov	r3, r2
 80026f2:	009b      	lsls	r3, r3, #2
 80026f4:	4413      	add	r3, r2
 80026f6:	00db      	lsls	r3, r3, #3
 80026f8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80026fc:	687a      	ldr	r2, [r7, #4]
 80026fe:	4413      	add	r3, r2
 8002700:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8002702:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002704:	7b1b      	ldrb	r3, [r3, #12]
 8002706:	2b00      	cmp	r3, #0
 8002708:	d123      	bne.n	8002752 <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002712:	b29b      	uxth	r3, r3
 8002714:	461a      	mov	r2, r3
 8002716:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002718:	781b      	ldrb	r3, [r3, #0]
 800271a:	00db      	lsls	r3, r3, #3
 800271c:	4413      	add	r3, r2
 800271e:	687a      	ldr	r2, [r7, #4]
 8002720:	6812      	ldr	r2, [r2, #0]
 8002722:	4413      	add	r3, r2
 8002724:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002728:	881b      	ldrh	r3, [r3, #0]
 800272a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800272e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 8002732:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002736:	2b00      	cmp	r3, #0
 8002738:	f000 808b 	beq.w	8002852 <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	6818      	ldr	r0, [r3, #0]
 8002740:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002742:	6959      	ldr	r1, [r3, #20]
 8002744:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002746:	88da      	ldrh	r2, [r3, #6]
 8002748:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800274c:	f005 fc4e 	bl	8007fec <USB_ReadPMA>
 8002750:	e07f      	b.n	8002852 <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8002752:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002754:	78db      	ldrb	r3, [r3, #3]
 8002756:	2b02      	cmp	r3, #2
 8002758:	d109      	bne.n	800276e <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 800275a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800275c:	461a      	mov	r2, r3
 800275e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002760:	6878      	ldr	r0, [r7, #4]
 8002762:	f000 f9c6 	bl	8002af2 <HAL_PCD_EP_DB_Receive>
 8002766:	4603      	mov	r3, r0
 8002768:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800276c:	e071      	b.n	8002852 <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	461a      	mov	r2, r3
 8002774:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002776:	781b      	ldrb	r3, [r3, #0]
 8002778:	009b      	lsls	r3, r3, #2
 800277a:	4413      	add	r3, r2
 800277c:	881b      	ldrh	r3, [r3, #0]
 800277e:	b29b      	uxth	r3, r3
 8002780:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002784:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002788:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	461a      	mov	r2, r3
 8002790:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002792:	781b      	ldrb	r3, [r3, #0]
 8002794:	009b      	lsls	r3, r3, #2
 8002796:	441a      	add	r2, r3
 8002798:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800279a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800279e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80027a2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80027a6:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80027aa:	b29b      	uxth	r3, r3
 80027ac:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	461a      	mov	r2, r3
 80027b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80027b6:	781b      	ldrb	r3, [r3, #0]
 80027b8:	009b      	lsls	r3, r3, #2
 80027ba:	4413      	add	r3, r2
 80027bc:	881b      	ldrh	r3, [r3, #0]
 80027be:	b29b      	uxth	r3, r3
 80027c0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d022      	beq.n	800280e <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80027d0:	b29b      	uxth	r3, r3
 80027d2:	461a      	mov	r2, r3
 80027d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80027d6:	781b      	ldrb	r3, [r3, #0]
 80027d8:	00db      	lsls	r3, r3, #3
 80027da:	4413      	add	r3, r2
 80027dc:	687a      	ldr	r2, [r7, #4]
 80027de:	6812      	ldr	r2, [r2, #0]
 80027e0:	4413      	add	r3, r2
 80027e2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80027e6:	881b      	ldrh	r3, [r3, #0]
 80027e8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80027ec:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 80027f0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d02c      	beq.n	8002852 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	6818      	ldr	r0, [r3, #0]
 80027fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80027fe:	6959      	ldr	r1, [r3, #20]
 8002800:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002802:	891a      	ldrh	r2, [r3, #8]
 8002804:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002808:	f005 fbf0 	bl	8007fec <USB_ReadPMA>
 800280c:	e021      	b.n	8002852 <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002816:	b29b      	uxth	r3, r3
 8002818:	461a      	mov	r2, r3
 800281a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800281c:	781b      	ldrb	r3, [r3, #0]
 800281e:	00db      	lsls	r3, r3, #3
 8002820:	4413      	add	r3, r2
 8002822:	687a      	ldr	r2, [r7, #4]
 8002824:	6812      	ldr	r2, [r2, #0]
 8002826:	4413      	add	r3, r2
 8002828:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800282c:	881b      	ldrh	r3, [r3, #0]
 800282e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002832:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 8002836:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800283a:	2b00      	cmp	r3, #0
 800283c:	d009      	beq.n	8002852 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	6818      	ldr	r0, [r3, #0]
 8002842:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002844:	6959      	ldr	r1, [r3, #20]
 8002846:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002848:	895a      	ldrh	r2, [r3, #10]
 800284a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800284e:	f005 fbcd 	bl	8007fec <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8002852:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002854:	69da      	ldr	r2, [r3, #28]
 8002856:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800285a:	441a      	add	r2, r3
 800285c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800285e:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8002860:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002862:	695a      	ldr	r2, [r3, #20]
 8002864:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002868:	441a      	add	r2, r3
 800286a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800286c:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800286e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002870:	699b      	ldr	r3, [r3, #24]
 8002872:	2b00      	cmp	r3, #0
 8002874:	d005      	beq.n	8002882 <PCD_EP_ISR_Handler+0x41e>
 8002876:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800287a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800287c:	691b      	ldr	r3, [r3, #16]
 800287e:	429a      	cmp	r2, r3
 8002880:	d206      	bcs.n	8002890 <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8002882:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002884:	781b      	ldrb	r3, [r3, #0]
 8002886:	4619      	mov	r1, r3
 8002888:	6878      	ldr	r0, [r7, #4]
 800288a:	f007 fa95 	bl	8009db8 <HAL_PCD_DataOutStageCallback>
 800288e:	e005      	b.n	800289c <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002896:	4618      	mov	r0, r3
 8002898:	f004 fc81 	bl	800719e <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800289c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800289e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	f000 8117 	beq.w	8002ad6 <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 80028a8:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 80028ac:	4613      	mov	r3, r2
 80028ae:	009b      	lsls	r3, r3, #2
 80028b0:	4413      	add	r3, r2
 80028b2:	00db      	lsls	r3, r3, #3
 80028b4:	3310      	adds	r3, #16
 80028b6:	687a      	ldr	r2, [r7, #4]
 80028b8:	4413      	add	r3, r2
 80028ba:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	461a      	mov	r2, r3
 80028c2:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80028c6:	009b      	lsls	r3, r3, #2
 80028c8:	4413      	add	r3, r2
 80028ca:	881b      	ldrh	r3, [r3, #0]
 80028cc:	b29b      	uxth	r3, r3
 80028ce:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 80028d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80028d6:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	461a      	mov	r2, r3
 80028de:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80028e2:	009b      	lsls	r3, r3, #2
 80028e4:	441a      	add	r2, r3
 80028e6:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80028e8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80028ec:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80028f0:	b29b      	uxth	r3, r3
 80028f2:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 80028f4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80028f6:	78db      	ldrb	r3, [r3, #3]
 80028f8:	2b01      	cmp	r3, #1
 80028fa:	f040 80a1 	bne.w	8002a40 <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 80028fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002900:	2200      	movs	r2, #0
 8002902:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8002904:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002906:	7b1b      	ldrb	r3, [r3, #12]
 8002908:	2b00      	cmp	r3, #0
 800290a:	f000 8092 	beq.w	8002a32 <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800290e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8002910:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002914:	2b00      	cmp	r3, #0
 8002916:	d046      	beq.n	80029a6 <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002918:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800291a:	785b      	ldrb	r3, [r3, #1]
 800291c:	2b00      	cmp	r3, #0
 800291e:	d126      	bne.n	800296e <PCD_EP_ISR_Handler+0x50a>
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	617b      	str	r3, [r7, #20]
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800292e:	b29b      	uxth	r3, r3
 8002930:	461a      	mov	r2, r3
 8002932:	697b      	ldr	r3, [r7, #20]
 8002934:	4413      	add	r3, r2
 8002936:	617b      	str	r3, [r7, #20]
 8002938:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800293a:	781b      	ldrb	r3, [r3, #0]
 800293c:	00da      	lsls	r2, r3, #3
 800293e:	697b      	ldr	r3, [r7, #20]
 8002940:	4413      	add	r3, r2
 8002942:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002946:	613b      	str	r3, [r7, #16]
 8002948:	693b      	ldr	r3, [r7, #16]
 800294a:	881b      	ldrh	r3, [r3, #0]
 800294c:	b29b      	uxth	r3, r3
 800294e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002952:	b29a      	uxth	r2, r3
 8002954:	693b      	ldr	r3, [r7, #16]
 8002956:	801a      	strh	r2, [r3, #0]
 8002958:	693b      	ldr	r3, [r7, #16]
 800295a:	881b      	ldrh	r3, [r3, #0]
 800295c:	b29b      	uxth	r3, r3
 800295e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002962:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002966:	b29a      	uxth	r2, r3
 8002968:	693b      	ldr	r3, [r7, #16]
 800296a:	801a      	strh	r2, [r3, #0]
 800296c:	e061      	b.n	8002a32 <PCD_EP_ISR_Handler+0x5ce>
 800296e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002970:	785b      	ldrb	r3, [r3, #1]
 8002972:	2b01      	cmp	r3, #1
 8002974:	d15d      	bne.n	8002a32 <PCD_EP_ISR_Handler+0x5ce>
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	61fb      	str	r3, [r7, #28]
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002984:	b29b      	uxth	r3, r3
 8002986:	461a      	mov	r2, r3
 8002988:	69fb      	ldr	r3, [r7, #28]
 800298a:	4413      	add	r3, r2
 800298c:	61fb      	str	r3, [r7, #28]
 800298e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002990:	781b      	ldrb	r3, [r3, #0]
 8002992:	00da      	lsls	r2, r3, #3
 8002994:	69fb      	ldr	r3, [r7, #28]
 8002996:	4413      	add	r3, r2
 8002998:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800299c:	61bb      	str	r3, [r7, #24]
 800299e:	69bb      	ldr	r3, [r7, #24]
 80029a0:	2200      	movs	r2, #0
 80029a2:	801a      	strh	r2, [r3, #0]
 80029a4:	e045      	b.n	8002a32 <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80029ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80029ae:	785b      	ldrb	r3, [r3, #1]
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d126      	bne.n	8002a02 <PCD_EP_ISR_Handler+0x59e>
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	627b      	str	r3, [r7, #36]	@ 0x24
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80029c2:	b29b      	uxth	r3, r3
 80029c4:	461a      	mov	r2, r3
 80029c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029c8:	4413      	add	r3, r2
 80029ca:	627b      	str	r3, [r7, #36]	@ 0x24
 80029cc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80029ce:	781b      	ldrb	r3, [r3, #0]
 80029d0:	00da      	lsls	r2, r3, #3
 80029d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029d4:	4413      	add	r3, r2
 80029d6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80029da:	623b      	str	r3, [r7, #32]
 80029dc:	6a3b      	ldr	r3, [r7, #32]
 80029de:	881b      	ldrh	r3, [r3, #0]
 80029e0:	b29b      	uxth	r3, r3
 80029e2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80029e6:	b29a      	uxth	r2, r3
 80029e8:	6a3b      	ldr	r3, [r7, #32]
 80029ea:	801a      	strh	r2, [r3, #0]
 80029ec:	6a3b      	ldr	r3, [r7, #32]
 80029ee:	881b      	ldrh	r3, [r3, #0]
 80029f0:	b29b      	uxth	r3, r3
 80029f2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80029f6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80029fa:	b29a      	uxth	r2, r3
 80029fc:	6a3b      	ldr	r3, [r7, #32]
 80029fe:	801a      	strh	r2, [r3, #0]
 8002a00:	e017      	b.n	8002a32 <PCD_EP_ISR_Handler+0x5ce>
 8002a02:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002a04:	785b      	ldrb	r3, [r3, #1]
 8002a06:	2b01      	cmp	r3, #1
 8002a08:	d113      	bne.n	8002a32 <PCD_EP_ISR_Handler+0x5ce>
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002a12:	b29b      	uxth	r3, r3
 8002a14:	461a      	mov	r2, r3
 8002a16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a18:	4413      	add	r3, r2
 8002a1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002a1c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002a1e:	781b      	ldrb	r3, [r3, #0]
 8002a20:	00da      	lsls	r2, r3, #3
 8002a22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a24:	4413      	add	r3, r2
 8002a26:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002a2a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002a2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a2e:	2200      	movs	r2, #0
 8002a30:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002a32:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002a34:	781b      	ldrb	r3, [r3, #0]
 8002a36:	4619      	mov	r1, r3
 8002a38:	6878      	ldr	r0, [r7, #4]
 8002a3a:	f007 f9d8 	bl	8009dee <HAL_PCD_DataInStageCallback>
 8002a3e:	e04a      	b.n	8002ad6 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8002a40:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8002a42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d13f      	bne.n	8002aca <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002a52:	b29b      	uxth	r3, r3
 8002a54:	461a      	mov	r2, r3
 8002a56:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002a58:	781b      	ldrb	r3, [r3, #0]
 8002a5a:	00db      	lsls	r3, r3, #3
 8002a5c:	4413      	add	r3, r2
 8002a5e:	687a      	ldr	r2, [r7, #4]
 8002a60:	6812      	ldr	r2, [r2, #0]
 8002a62:	4413      	add	r3, r2
 8002a64:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002a68:	881b      	ldrh	r3, [r3, #0]
 8002a6a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002a6e:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 8002a70:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002a72:	699a      	ldr	r2, [r3, #24]
 8002a74:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8002a76:	429a      	cmp	r2, r3
 8002a78:	d906      	bls.n	8002a88 <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 8002a7a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002a7c:	699a      	ldr	r2, [r3, #24]
 8002a7e:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8002a80:	1ad2      	subs	r2, r2, r3
 8002a82:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002a84:	619a      	str	r2, [r3, #24]
 8002a86:	e002      	b.n	8002a8e <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 8002a88:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8002a8e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002a90:	699b      	ldr	r3, [r3, #24]
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d106      	bne.n	8002aa4 <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002a96:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002a98:	781b      	ldrb	r3, [r3, #0]
 8002a9a:	4619      	mov	r1, r3
 8002a9c:	6878      	ldr	r0, [r7, #4]
 8002a9e:	f007 f9a6 	bl	8009dee <HAL_PCD_DataInStageCallback>
 8002aa2:	e018      	b.n	8002ad6 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8002aa4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002aa6:	695a      	ldr	r2, [r3, #20]
 8002aa8:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8002aaa:	441a      	add	r2, r3
 8002aac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002aae:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8002ab0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002ab2:	69da      	ldr	r2, [r3, #28]
 8002ab4:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8002ab6:	441a      	add	r2, r3
 8002ab8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002aba:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	f004 fb6b 	bl	800719e <USB_EPStartXfer>
 8002ac8:	e005      	b.n	8002ad6 <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8002aca:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8002acc:	461a      	mov	r2, r3
 8002ace:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002ad0:	6878      	ldr	r0, [r7, #4]
 8002ad2:	f000 f917 	bl	8002d04 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002ade:	b29b      	uxth	r3, r3
 8002ae0:	b21b      	sxth	r3, r3
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	f6ff acc3 	blt.w	800246e <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8002ae8:	2300      	movs	r3, #0
}
 8002aea:	4618      	mov	r0, r3
 8002aec:	3748      	adds	r7, #72	@ 0x48
 8002aee:	46bd      	mov	sp, r7
 8002af0:	bd80      	pop	{r7, pc}

08002af2 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8002af2:	b580      	push	{r7, lr}
 8002af4:	b088      	sub	sp, #32
 8002af6:	af00      	add	r7, sp, #0
 8002af8:	60f8      	str	r0, [r7, #12]
 8002afa:	60b9      	str	r1, [r7, #8]
 8002afc:	4613      	mov	r3, r2
 8002afe:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002b00:	88fb      	ldrh	r3, [r7, #6]
 8002b02:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d07c      	beq.n	8002c04 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002b12:	b29b      	uxth	r3, r3
 8002b14:	461a      	mov	r2, r3
 8002b16:	68bb      	ldr	r3, [r7, #8]
 8002b18:	781b      	ldrb	r3, [r3, #0]
 8002b1a:	00db      	lsls	r3, r3, #3
 8002b1c:	4413      	add	r3, r2
 8002b1e:	68fa      	ldr	r2, [r7, #12]
 8002b20:	6812      	ldr	r2, [r2, #0]
 8002b22:	4413      	add	r3, r2
 8002b24:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002b28:	881b      	ldrh	r3, [r3, #0]
 8002b2a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002b2e:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8002b30:	68bb      	ldr	r3, [r7, #8]
 8002b32:	699a      	ldr	r2, [r3, #24]
 8002b34:	8b7b      	ldrh	r3, [r7, #26]
 8002b36:	429a      	cmp	r2, r3
 8002b38:	d306      	bcc.n	8002b48 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 8002b3a:	68bb      	ldr	r3, [r7, #8]
 8002b3c:	699a      	ldr	r2, [r3, #24]
 8002b3e:	8b7b      	ldrh	r3, [r7, #26]
 8002b40:	1ad2      	subs	r2, r2, r3
 8002b42:	68bb      	ldr	r3, [r7, #8]
 8002b44:	619a      	str	r2, [r3, #24]
 8002b46:	e002      	b.n	8002b4e <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 8002b48:	68bb      	ldr	r3, [r7, #8]
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8002b4e:	68bb      	ldr	r3, [r7, #8]
 8002b50:	699b      	ldr	r3, [r3, #24]
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d123      	bne.n	8002b9e <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	461a      	mov	r2, r3
 8002b5c:	68bb      	ldr	r3, [r7, #8]
 8002b5e:	781b      	ldrb	r3, [r3, #0]
 8002b60:	009b      	lsls	r3, r3, #2
 8002b62:	4413      	add	r3, r2
 8002b64:	881b      	ldrh	r3, [r3, #0]
 8002b66:	b29b      	uxth	r3, r3
 8002b68:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002b6c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002b70:	833b      	strh	r3, [r7, #24]
 8002b72:	8b3b      	ldrh	r3, [r7, #24]
 8002b74:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8002b78:	833b      	strh	r3, [r7, #24]
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	461a      	mov	r2, r3
 8002b80:	68bb      	ldr	r3, [r7, #8]
 8002b82:	781b      	ldrb	r3, [r3, #0]
 8002b84:	009b      	lsls	r3, r3, #2
 8002b86:	441a      	add	r2, r3
 8002b88:	8b3b      	ldrh	r3, [r7, #24]
 8002b8a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002b8e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002b92:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002b96:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002b9a:	b29b      	uxth	r3, r3
 8002b9c:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002b9e:	88fb      	ldrh	r3, [r7, #6]
 8002ba0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d01f      	beq.n	8002be8 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	461a      	mov	r2, r3
 8002bae:	68bb      	ldr	r3, [r7, #8]
 8002bb0:	781b      	ldrb	r3, [r3, #0]
 8002bb2:	009b      	lsls	r3, r3, #2
 8002bb4:	4413      	add	r3, r2
 8002bb6:	881b      	ldrh	r3, [r3, #0]
 8002bb8:	b29b      	uxth	r3, r3
 8002bba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002bbe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002bc2:	82fb      	strh	r3, [r7, #22]
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	461a      	mov	r2, r3
 8002bca:	68bb      	ldr	r3, [r7, #8]
 8002bcc:	781b      	ldrb	r3, [r3, #0]
 8002bce:	009b      	lsls	r3, r3, #2
 8002bd0:	441a      	add	r2, r3
 8002bd2:	8afb      	ldrh	r3, [r7, #22]
 8002bd4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002bd8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002bdc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002be0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8002be4:	b29b      	uxth	r3, r3
 8002be6:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8002be8:	8b7b      	ldrh	r3, [r7, #26]
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	f000 8085 	beq.w	8002cfa <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	6818      	ldr	r0, [r3, #0]
 8002bf4:	68bb      	ldr	r3, [r7, #8]
 8002bf6:	6959      	ldr	r1, [r3, #20]
 8002bf8:	68bb      	ldr	r3, [r7, #8]
 8002bfa:	891a      	ldrh	r2, [r3, #8]
 8002bfc:	8b7b      	ldrh	r3, [r7, #26]
 8002bfe:	f005 f9f5 	bl	8007fec <USB_ReadPMA>
 8002c02:	e07a      	b.n	8002cfa <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002c0c:	b29b      	uxth	r3, r3
 8002c0e:	461a      	mov	r2, r3
 8002c10:	68bb      	ldr	r3, [r7, #8]
 8002c12:	781b      	ldrb	r3, [r3, #0]
 8002c14:	00db      	lsls	r3, r3, #3
 8002c16:	4413      	add	r3, r2
 8002c18:	68fa      	ldr	r2, [r7, #12]
 8002c1a:	6812      	ldr	r2, [r2, #0]
 8002c1c:	4413      	add	r3, r2
 8002c1e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002c22:	881b      	ldrh	r3, [r3, #0]
 8002c24:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002c28:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8002c2a:	68bb      	ldr	r3, [r7, #8]
 8002c2c:	699a      	ldr	r2, [r3, #24]
 8002c2e:	8b7b      	ldrh	r3, [r7, #26]
 8002c30:	429a      	cmp	r2, r3
 8002c32:	d306      	bcc.n	8002c42 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 8002c34:	68bb      	ldr	r3, [r7, #8]
 8002c36:	699a      	ldr	r2, [r3, #24]
 8002c38:	8b7b      	ldrh	r3, [r7, #26]
 8002c3a:	1ad2      	subs	r2, r2, r3
 8002c3c:	68bb      	ldr	r3, [r7, #8]
 8002c3e:	619a      	str	r2, [r3, #24]
 8002c40:	e002      	b.n	8002c48 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 8002c42:	68bb      	ldr	r3, [r7, #8]
 8002c44:	2200      	movs	r2, #0
 8002c46:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8002c48:	68bb      	ldr	r3, [r7, #8]
 8002c4a:	699b      	ldr	r3, [r3, #24]
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d123      	bne.n	8002c98 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	461a      	mov	r2, r3
 8002c56:	68bb      	ldr	r3, [r7, #8]
 8002c58:	781b      	ldrb	r3, [r3, #0]
 8002c5a:	009b      	lsls	r3, r3, #2
 8002c5c:	4413      	add	r3, r2
 8002c5e:	881b      	ldrh	r3, [r3, #0]
 8002c60:	b29b      	uxth	r3, r3
 8002c62:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002c66:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002c6a:	83fb      	strh	r3, [r7, #30]
 8002c6c:	8bfb      	ldrh	r3, [r7, #30]
 8002c6e:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8002c72:	83fb      	strh	r3, [r7, #30]
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	461a      	mov	r2, r3
 8002c7a:	68bb      	ldr	r3, [r7, #8]
 8002c7c:	781b      	ldrb	r3, [r3, #0]
 8002c7e:	009b      	lsls	r3, r3, #2
 8002c80:	441a      	add	r2, r3
 8002c82:	8bfb      	ldrh	r3, [r7, #30]
 8002c84:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002c88:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002c8c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002c90:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002c94:	b29b      	uxth	r3, r3
 8002c96:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8002c98:	88fb      	ldrh	r3, [r7, #6]
 8002c9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d11f      	bne.n	8002ce2 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	461a      	mov	r2, r3
 8002ca8:	68bb      	ldr	r3, [r7, #8]
 8002caa:	781b      	ldrb	r3, [r3, #0]
 8002cac:	009b      	lsls	r3, r3, #2
 8002cae:	4413      	add	r3, r2
 8002cb0:	881b      	ldrh	r3, [r3, #0]
 8002cb2:	b29b      	uxth	r3, r3
 8002cb4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002cb8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002cbc:	83bb      	strh	r3, [r7, #28]
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	461a      	mov	r2, r3
 8002cc4:	68bb      	ldr	r3, [r7, #8]
 8002cc6:	781b      	ldrb	r3, [r3, #0]
 8002cc8:	009b      	lsls	r3, r3, #2
 8002cca:	441a      	add	r2, r3
 8002ccc:	8bbb      	ldrh	r3, [r7, #28]
 8002cce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002cd2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002cd6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002cda:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8002cde:	b29b      	uxth	r3, r3
 8002ce0:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8002ce2:	8b7b      	ldrh	r3, [r7, #26]
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d008      	beq.n	8002cfa <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	6818      	ldr	r0, [r3, #0]
 8002cec:	68bb      	ldr	r3, [r7, #8]
 8002cee:	6959      	ldr	r1, [r3, #20]
 8002cf0:	68bb      	ldr	r3, [r7, #8]
 8002cf2:	895a      	ldrh	r2, [r3, #10]
 8002cf4:	8b7b      	ldrh	r3, [r7, #26]
 8002cf6:	f005 f979 	bl	8007fec <USB_ReadPMA>
    }
  }

  return count;
 8002cfa:	8b7b      	ldrh	r3, [r7, #26]
}
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	3720      	adds	r7, #32
 8002d00:	46bd      	mov	sp, r7
 8002d02:	bd80      	pop	{r7, pc}

08002d04 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b0a6      	sub	sp, #152	@ 0x98
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	60f8      	str	r0, [r7, #12]
 8002d0c:	60b9      	str	r1, [r7, #8]
 8002d0e:	4613      	mov	r3, r2
 8002d10:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002d12:	88fb      	ldrh	r3, [r7, #6]
 8002d14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	f000 81f7 	beq.w	800310c <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002d26:	b29b      	uxth	r3, r3
 8002d28:	461a      	mov	r2, r3
 8002d2a:	68bb      	ldr	r3, [r7, #8]
 8002d2c:	781b      	ldrb	r3, [r3, #0]
 8002d2e:	00db      	lsls	r3, r3, #3
 8002d30:	4413      	add	r3, r2
 8002d32:	68fa      	ldr	r2, [r7, #12]
 8002d34:	6812      	ldr	r2, [r2, #0]
 8002d36:	4413      	add	r3, r2
 8002d38:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002d3c:	881b      	ldrh	r3, [r3, #0]
 8002d3e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002d42:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 8002d46:	68bb      	ldr	r3, [r7, #8]
 8002d48:	699a      	ldr	r2, [r3, #24]
 8002d4a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8002d4e:	429a      	cmp	r2, r3
 8002d50:	d907      	bls.n	8002d62 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 8002d52:	68bb      	ldr	r3, [r7, #8]
 8002d54:	699a      	ldr	r2, [r3, #24]
 8002d56:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8002d5a:	1ad2      	subs	r2, r2, r3
 8002d5c:	68bb      	ldr	r3, [r7, #8]
 8002d5e:	619a      	str	r2, [r3, #24]
 8002d60:	e002      	b.n	8002d68 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 8002d62:	68bb      	ldr	r3, [r7, #8]
 8002d64:	2200      	movs	r2, #0
 8002d66:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8002d68:	68bb      	ldr	r3, [r7, #8]
 8002d6a:	699b      	ldr	r3, [r3, #24]
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	f040 80e1 	bne.w	8002f34 <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002d72:	68bb      	ldr	r3, [r7, #8]
 8002d74:	785b      	ldrb	r3, [r3, #1]
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d126      	bne.n	8002dc8 <HAL_PCD_EP_DB_Transmit+0xc4>
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	633b      	str	r3, [r7, #48]	@ 0x30
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002d88:	b29b      	uxth	r3, r3
 8002d8a:	461a      	mov	r2, r3
 8002d8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d8e:	4413      	add	r3, r2
 8002d90:	633b      	str	r3, [r7, #48]	@ 0x30
 8002d92:	68bb      	ldr	r3, [r7, #8]
 8002d94:	781b      	ldrb	r3, [r3, #0]
 8002d96:	00da      	lsls	r2, r3, #3
 8002d98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d9a:	4413      	add	r3, r2
 8002d9c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002da0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002da2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002da4:	881b      	ldrh	r3, [r3, #0]
 8002da6:	b29b      	uxth	r3, r3
 8002da8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002dac:	b29a      	uxth	r2, r3
 8002dae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002db0:	801a      	strh	r2, [r3, #0]
 8002db2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002db4:	881b      	ldrh	r3, [r3, #0]
 8002db6:	b29b      	uxth	r3, r3
 8002db8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002dbc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002dc0:	b29a      	uxth	r2, r3
 8002dc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002dc4:	801a      	strh	r2, [r3, #0]
 8002dc6:	e01a      	b.n	8002dfe <HAL_PCD_EP_DB_Transmit+0xfa>
 8002dc8:	68bb      	ldr	r3, [r7, #8]
 8002dca:	785b      	ldrb	r3, [r3, #1]
 8002dcc:	2b01      	cmp	r3, #1
 8002dce:	d116      	bne.n	8002dfe <HAL_PCD_EP_DB_Transmit+0xfa>
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002dde:	b29b      	uxth	r3, r3
 8002de0:	461a      	mov	r2, r3
 8002de2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002de4:	4413      	add	r3, r2
 8002de6:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002de8:	68bb      	ldr	r3, [r7, #8]
 8002dea:	781b      	ldrb	r3, [r3, #0]
 8002dec:	00da      	lsls	r2, r3, #3
 8002dee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002df0:	4413      	add	r3, r2
 8002df2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002df6:	637b      	str	r3, [r7, #52]	@ 0x34
 8002df8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002e04:	68bb      	ldr	r3, [r7, #8]
 8002e06:	785b      	ldrb	r3, [r3, #1]
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d126      	bne.n	8002e5a <HAL_PCD_EP_DB_Transmit+0x156>
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	623b      	str	r3, [r7, #32]
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002e1a:	b29b      	uxth	r3, r3
 8002e1c:	461a      	mov	r2, r3
 8002e1e:	6a3b      	ldr	r3, [r7, #32]
 8002e20:	4413      	add	r3, r2
 8002e22:	623b      	str	r3, [r7, #32]
 8002e24:	68bb      	ldr	r3, [r7, #8]
 8002e26:	781b      	ldrb	r3, [r3, #0]
 8002e28:	00da      	lsls	r2, r3, #3
 8002e2a:	6a3b      	ldr	r3, [r7, #32]
 8002e2c:	4413      	add	r3, r2
 8002e2e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002e32:	61fb      	str	r3, [r7, #28]
 8002e34:	69fb      	ldr	r3, [r7, #28]
 8002e36:	881b      	ldrh	r3, [r3, #0]
 8002e38:	b29b      	uxth	r3, r3
 8002e3a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002e3e:	b29a      	uxth	r2, r3
 8002e40:	69fb      	ldr	r3, [r7, #28]
 8002e42:	801a      	strh	r2, [r3, #0]
 8002e44:	69fb      	ldr	r3, [r7, #28]
 8002e46:	881b      	ldrh	r3, [r3, #0]
 8002e48:	b29b      	uxth	r3, r3
 8002e4a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002e4e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002e52:	b29a      	uxth	r2, r3
 8002e54:	69fb      	ldr	r3, [r7, #28]
 8002e56:	801a      	strh	r2, [r3, #0]
 8002e58:	e017      	b.n	8002e8a <HAL_PCD_EP_DB_Transmit+0x186>
 8002e5a:	68bb      	ldr	r3, [r7, #8]
 8002e5c:	785b      	ldrb	r3, [r3, #1]
 8002e5e:	2b01      	cmp	r3, #1
 8002e60:	d113      	bne.n	8002e8a <HAL_PCD_EP_DB_Transmit+0x186>
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002e6a:	b29b      	uxth	r3, r3
 8002e6c:	461a      	mov	r2, r3
 8002e6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e70:	4413      	add	r3, r2
 8002e72:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002e74:	68bb      	ldr	r3, [r7, #8]
 8002e76:	781b      	ldrb	r3, [r3, #0]
 8002e78:	00da      	lsls	r2, r3, #3
 8002e7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e7c:	4413      	add	r3, r2
 8002e7e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002e82:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e86:	2200      	movs	r2, #0
 8002e88:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8002e8a:	68bb      	ldr	r3, [r7, #8]
 8002e8c:	78db      	ldrb	r3, [r3, #3]
 8002e8e:	2b02      	cmp	r3, #2
 8002e90:	d123      	bne.n	8002eda <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	461a      	mov	r2, r3
 8002e98:	68bb      	ldr	r3, [r7, #8]
 8002e9a:	781b      	ldrb	r3, [r3, #0]
 8002e9c:	009b      	lsls	r3, r3, #2
 8002e9e:	4413      	add	r3, r2
 8002ea0:	881b      	ldrh	r3, [r3, #0]
 8002ea2:	b29b      	uxth	r3, r3
 8002ea4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002ea8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002eac:	837b      	strh	r3, [r7, #26]
 8002eae:	8b7b      	ldrh	r3, [r7, #26]
 8002eb0:	f083 0320 	eor.w	r3, r3, #32
 8002eb4:	837b      	strh	r3, [r7, #26]
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	461a      	mov	r2, r3
 8002ebc:	68bb      	ldr	r3, [r7, #8]
 8002ebe:	781b      	ldrb	r3, [r3, #0]
 8002ec0:	009b      	lsls	r3, r3, #2
 8002ec2:	441a      	add	r2, r3
 8002ec4:	8b7b      	ldrh	r3, [r7, #26]
 8002ec6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002eca:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002ece:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002ed2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002ed6:	b29b      	uxth	r3, r3
 8002ed8:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002eda:	68bb      	ldr	r3, [r7, #8]
 8002edc:	781b      	ldrb	r3, [r3, #0]
 8002ede:	4619      	mov	r1, r3
 8002ee0:	68f8      	ldr	r0, [r7, #12]
 8002ee2:	f006 ff84 	bl	8009dee <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002ee6:	88fb      	ldrh	r3, [r7, #6]
 8002ee8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d01f      	beq.n	8002f30 <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	461a      	mov	r2, r3
 8002ef6:	68bb      	ldr	r3, [r7, #8]
 8002ef8:	781b      	ldrb	r3, [r3, #0]
 8002efa:	009b      	lsls	r3, r3, #2
 8002efc:	4413      	add	r3, r2
 8002efe:	881b      	ldrh	r3, [r3, #0]
 8002f00:	b29b      	uxth	r3, r3
 8002f02:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002f06:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002f0a:	833b      	strh	r3, [r7, #24]
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	461a      	mov	r2, r3
 8002f12:	68bb      	ldr	r3, [r7, #8]
 8002f14:	781b      	ldrb	r3, [r3, #0]
 8002f16:	009b      	lsls	r3, r3, #2
 8002f18:	441a      	add	r2, r3
 8002f1a:	8b3b      	ldrh	r3, [r7, #24]
 8002f1c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002f20:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002f24:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002f28:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002f2c:	b29b      	uxth	r3, r3
 8002f2e:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8002f30:	2300      	movs	r3, #0
 8002f32:	e31f      	b.n	8003574 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002f34:	88fb      	ldrh	r3, [r7, #6]
 8002f36:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d021      	beq.n	8002f82 <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	461a      	mov	r2, r3
 8002f44:	68bb      	ldr	r3, [r7, #8]
 8002f46:	781b      	ldrb	r3, [r3, #0]
 8002f48:	009b      	lsls	r3, r3, #2
 8002f4a:	4413      	add	r3, r2
 8002f4c:	881b      	ldrh	r3, [r3, #0]
 8002f4e:	b29b      	uxth	r3, r3
 8002f50:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002f54:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002f58:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	461a      	mov	r2, r3
 8002f62:	68bb      	ldr	r3, [r7, #8]
 8002f64:	781b      	ldrb	r3, [r3, #0]
 8002f66:	009b      	lsls	r3, r3, #2
 8002f68:	441a      	add	r2, r3
 8002f6a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8002f6e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002f72:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002f76:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002f7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002f7e:	b29b      	uxth	r3, r3
 8002f80:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8002f82:	68bb      	ldr	r3, [r7, #8]
 8002f84:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002f88:	2b01      	cmp	r3, #1
 8002f8a:	f040 82ca 	bne.w	8003522 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8002f8e:	68bb      	ldr	r3, [r7, #8]
 8002f90:	695a      	ldr	r2, [r3, #20]
 8002f92:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8002f96:	441a      	add	r2, r3
 8002f98:	68bb      	ldr	r3, [r7, #8]
 8002f9a:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8002f9c:	68bb      	ldr	r3, [r7, #8]
 8002f9e:	69da      	ldr	r2, [r3, #28]
 8002fa0:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8002fa4:	441a      	add	r2, r3
 8002fa6:	68bb      	ldr	r3, [r7, #8]
 8002fa8:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8002faa:	68bb      	ldr	r3, [r7, #8]
 8002fac:	6a1a      	ldr	r2, [r3, #32]
 8002fae:	68bb      	ldr	r3, [r7, #8]
 8002fb0:	691b      	ldr	r3, [r3, #16]
 8002fb2:	429a      	cmp	r2, r3
 8002fb4:	d309      	bcc.n	8002fca <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 8002fb6:	68bb      	ldr	r3, [r7, #8]
 8002fb8:	691b      	ldr	r3, [r3, #16]
 8002fba:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8002fbc:	68bb      	ldr	r3, [r7, #8]
 8002fbe:	6a1a      	ldr	r2, [r3, #32]
 8002fc0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002fc2:	1ad2      	subs	r2, r2, r3
 8002fc4:	68bb      	ldr	r3, [r7, #8]
 8002fc6:	621a      	str	r2, [r3, #32]
 8002fc8:	e015      	b.n	8002ff6 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 8002fca:	68bb      	ldr	r3, [r7, #8]
 8002fcc:	6a1b      	ldr	r3, [r3, #32]
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d107      	bne.n	8002fe2 <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 8002fd2:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8002fd6:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8002fd8:	68bb      	ldr	r3, [r7, #8]
 8002fda:	2200      	movs	r2, #0
 8002fdc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8002fe0:	e009      	b.n	8002ff6 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8002fe2:	68bb      	ldr	r3, [r7, #8]
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8002fea:	68bb      	ldr	r3, [r7, #8]
 8002fec:	6a1b      	ldr	r3, [r3, #32]
 8002fee:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8002ff0:	68bb      	ldr	r3, [r7, #8]
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8002ff6:	68bb      	ldr	r3, [r7, #8]
 8002ff8:	785b      	ldrb	r3, [r3, #1]
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d15f      	bne.n	80030be <HAL_PCD_EP_DB_Transmit+0x3ba>
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	643b      	str	r3, [r7, #64]	@ 0x40
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800300c:	b29b      	uxth	r3, r3
 800300e:	461a      	mov	r2, r3
 8003010:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003012:	4413      	add	r3, r2
 8003014:	643b      	str	r3, [r7, #64]	@ 0x40
 8003016:	68bb      	ldr	r3, [r7, #8]
 8003018:	781b      	ldrb	r3, [r3, #0]
 800301a:	00da      	lsls	r2, r3, #3
 800301c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800301e:	4413      	add	r3, r2
 8003020:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8003024:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003026:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003028:	881b      	ldrh	r3, [r3, #0]
 800302a:	b29b      	uxth	r3, r3
 800302c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003030:	b29a      	uxth	r2, r3
 8003032:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003034:	801a      	strh	r2, [r3, #0]
 8003036:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003038:	2b00      	cmp	r3, #0
 800303a:	d10a      	bne.n	8003052 <HAL_PCD_EP_DB_Transmit+0x34e>
 800303c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800303e:	881b      	ldrh	r3, [r3, #0]
 8003040:	b29b      	uxth	r3, r3
 8003042:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003046:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800304a:	b29a      	uxth	r2, r3
 800304c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800304e:	801a      	strh	r2, [r3, #0]
 8003050:	e051      	b.n	80030f6 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8003052:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003054:	2b3e      	cmp	r3, #62	@ 0x3e
 8003056:	d816      	bhi.n	8003086 <HAL_PCD_EP_DB_Transmit+0x382>
 8003058:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800305a:	085b      	lsrs	r3, r3, #1
 800305c:	653b      	str	r3, [r7, #80]	@ 0x50
 800305e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003060:	f003 0301 	and.w	r3, r3, #1
 8003064:	2b00      	cmp	r3, #0
 8003066:	d002      	beq.n	800306e <HAL_PCD_EP_DB_Transmit+0x36a>
 8003068:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800306a:	3301      	adds	r3, #1
 800306c:	653b      	str	r3, [r7, #80]	@ 0x50
 800306e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003070:	881b      	ldrh	r3, [r3, #0]
 8003072:	b29a      	uxth	r2, r3
 8003074:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003076:	b29b      	uxth	r3, r3
 8003078:	029b      	lsls	r3, r3, #10
 800307a:	b29b      	uxth	r3, r3
 800307c:	4313      	orrs	r3, r2
 800307e:	b29a      	uxth	r2, r3
 8003080:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003082:	801a      	strh	r2, [r3, #0]
 8003084:	e037      	b.n	80030f6 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8003086:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003088:	095b      	lsrs	r3, r3, #5
 800308a:	653b      	str	r3, [r7, #80]	@ 0x50
 800308c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800308e:	f003 031f 	and.w	r3, r3, #31
 8003092:	2b00      	cmp	r3, #0
 8003094:	d102      	bne.n	800309c <HAL_PCD_EP_DB_Transmit+0x398>
 8003096:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003098:	3b01      	subs	r3, #1
 800309a:	653b      	str	r3, [r7, #80]	@ 0x50
 800309c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800309e:	881b      	ldrh	r3, [r3, #0]
 80030a0:	b29a      	uxth	r2, r3
 80030a2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80030a4:	b29b      	uxth	r3, r3
 80030a6:	029b      	lsls	r3, r3, #10
 80030a8:	b29b      	uxth	r3, r3
 80030aa:	4313      	orrs	r3, r2
 80030ac:	b29b      	uxth	r3, r3
 80030ae:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80030b2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80030b6:	b29a      	uxth	r2, r3
 80030b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80030ba:	801a      	strh	r2, [r3, #0]
 80030bc:	e01b      	b.n	80030f6 <HAL_PCD_EP_DB_Transmit+0x3f2>
 80030be:	68bb      	ldr	r3, [r7, #8]
 80030c0:	785b      	ldrb	r3, [r3, #1]
 80030c2:	2b01      	cmp	r3, #1
 80030c4:	d117      	bne.n	80030f6 <HAL_PCD_EP_DB_Transmit+0x3f2>
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	64bb      	str	r3, [r7, #72]	@ 0x48
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80030d4:	b29b      	uxth	r3, r3
 80030d6:	461a      	mov	r2, r3
 80030d8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80030da:	4413      	add	r3, r2
 80030dc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80030de:	68bb      	ldr	r3, [r7, #8]
 80030e0:	781b      	ldrb	r3, [r3, #0]
 80030e2:	00da      	lsls	r2, r3, #3
 80030e4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80030e6:	4413      	add	r3, r2
 80030e8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80030ec:	647b      	str	r3, [r7, #68]	@ 0x44
 80030ee:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80030f0:	b29a      	uxth	r2, r3
 80030f2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80030f4:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	6818      	ldr	r0, [r3, #0]
 80030fa:	68bb      	ldr	r3, [r7, #8]
 80030fc:	6959      	ldr	r1, [r3, #20]
 80030fe:	68bb      	ldr	r3, [r7, #8]
 8003100:	891a      	ldrh	r2, [r3, #8]
 8003102:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003104:	b29b      	uxth	r3, r3
 8003106:	f004 ff2e 	bl	8007f66 <USB_WritePMA>
 800310a:	e20a      	b.n	8003522 <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003114:	b29b      	uxth	r3, r3
 8003116:	461a      	mov	r2, r3
 8003118:	68bb      	ldr	r3, [r7, #8]
 800311a:	781b      	ldrb	r3, [r3, #0]
 800311c:	00db      	lsls	r3, r3, #3
 800311e:	4413      	add	r3, r2
 8003120:	68fa      	ldr	r2, [r7, #12]
 8003122:	6812      	ldr	r2, [r2, #0]
 8003124:	4413      	add	r3, r2
 8003126:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800312a:	881b      	ldrh	r3, [r3, #0]
 800312c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003130:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 8003134:	68bb      	ldr	r3, [r7, #8]
 8003136:	699a      	ldr	r2, [r3, #24]
 8003138:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800313c:	429a      	cmp	r2, r3
 800313e:	d307      	bcc.n	8003150 <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 8003140:	68bb      	ldr	r3, [r7, #8]
 8003142:	699a      	ldr	r2, [r3, #24]
 8003144:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8003148:	1ad2      	subs	r2, r2, r3
 800314a:	68bb      	ldr	r3, [r7, #8]
 800314c:	619a      	str	r2, [r3, #24]
 800314e:	e002      	b.n	8003156 <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 8003150:	68bb      	ldr	r3, [r7, #8]
 8003152:	2200      	movs	r2, #0
 8003154:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8003156:	68bb      	ldr	r3, [r7, #8]
 8003158:	699b      	ldr	r3, [r3, #24]
 800315a:	2b00      	cmp	r3, #0
 800315c:	f040 80f6 	bne.w	800334c <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003160:	68bb      	ldr	r3, [r7, #8]
 8003162:	785b      	ldrb	r3, [r3, #1]
 8003164:	2b00      	cmp	r3, #0
 8003166:	d126      	bne.n	80031b6 <HAL_PCD_EP_DB_Transmit+0x4b2>
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	677b      	str	r3, [r7, #116]	@ 0x74
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003176:	b29b      	uxth	r3, r3
 8003178:	461a      	mov	r2, r3
 800317a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800317c:	4413      	add	r3, r2
 800317e:	677b      	str	r3, [r7, #116]	@ 0x74
 8003180:	68bb      	ldr	r3, [r7, #8]
 8003182:	781b      	ldrb	r3, [r3, #0]
 8003184:	00da      	lsls	r2, r3, #3
 8003186:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003188:	4413      	add	r3, r2
 800318a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800318e:	673b      	str	r3, [r7, #112]	@ 0x70
 8003190:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003192:	881b      	ldrh	r3, [r3, #0]
 8003194:	b29b      	uxth	r3, r3
 8003196:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800319a:	b29a      	uxth	r2, r3
 800319c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800319e:	801a      	strh	r2, [r3, #0]
 80031a0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80031a2:	881b      	ldrh	r3, [r3, #0]
 80031a4:	b29b      	uxth	r3, r3
 80031a6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80031aa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80031ae:	b29a      	uxth	r2, r3
 80031b0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80031b2:	801a      	strh	r2, [r3, #0]
 80031b4:	e01a      	b.n	80031ec <HAL_PCD_EP_DB_Transmit+0x4e8>
 80031b6:	68bb      	ldr	r3, [r7, #8]
 80031b8:	785b      	ldrb	r3, [r3, #1]
 80031ba:	2b01      	cmp	r3, #1
 80031bc:	d116      	bne.n	80031ec <HAL_PCD_EP_DB_Transmit+0x4e8>
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80031cc:	b29b      	uxth	r3, r3
 80031ce:	461a      	mov	r2, r3
 80031d0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80031d2:	4413      	add	r3, r2
 80031d4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80031d6:	68bb      	ldr	r3, [r7, #8]
 80031d8:	781b      	ldrb	r3, [r3, #0]
 80031da:	00da      	lsls	r2, r3, #3
 80031dc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80031de:	4413      	add	r3, r2
 80031e0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80031e4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80031e6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80031e8:	2200      	movs	r2, #0
 80031ea:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80031f4:	68bb      	ldr	r3, [r7, #8]
 80031f6:	785b      	ldrb	r3, [r3, #1]
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d12f      	bne.n	800325c <HAL_PCD_EP_DB_Transmit+0x558>
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800320c:	b29b      	uxth	r3, r3
 800320e:	461a      	mov	r2, r3
 8003210:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003214:	4413      	add	r3, r2
 8003216:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800321a:	68bb      	ldr	r3, [r7, #8]
 800321c:	781b      	ldrb	r3, [r3, #0]
 800321e:	00da      	lsls	r2, r3, #3
 8003220:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003224:	4413      	add	r3, r2
 8003226:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800322a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800322e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003232:	881b      	ldrh	r3, [r3, #0]
 8003234:	b29b      	uxth	r3, r3
 8003236:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800323a:	b29a      	uxth	r2, r3
 800323c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003240:	801a      	strh	r2, [r3, #0]
 8003242:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003246:	881b      	ldrh	r3, [r3, #0]
 8003248:	b29b      	uxth	r3, r3
 800324a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800324e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003252:	b29a      	uxth	r2, r3
 8003254:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003258:	801a      	strh	r2, [r3, #0]
 800325a:	e01c      	b.n	8003296 <HAL_PCD_EP_DB_Transmit+0x592>
 800325c:	68bb      	ldr	r3, [r7, #8]
 800325e:	785b      	ldrb	r3, [r3, #1]
 8003260:	2b01      	cmp	r3, #1
 8003262:	d118      	bne.n	8003296 <HAL_PCD_EP_DB_Transmit+0x592>
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800326c:	b29b      	uxth	r3, r3
 800326e:	461a      	mov	r2, r3
 8003270:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003274:	4413      	add	r3, r2
 8003276:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800327a:	68bb      	ldr	r3, [r7, #8]
 800327c:	781b      	ldrb	r3, [r3, #0]
 800327e:	00da      	lsls	r2, r3, #3
 8003280:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003284:	4413      	add	r3, r2
 8003286:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800328a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800328e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003292:	2200      	movs	r2, #0
 8003294:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8003296:	68bb      	ldr	r3, [r7, #8]
 8003298:	78db      	ldrb	r3, [r3, #3]
 800329a:	2b02      	cmp	r3, #2
 800329c:	d127      	bne.n	80032ee <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	461a      	mov	r2, r3
 80032a4:	68bb      	ldr	r3, [r7, #8]
 80032a6:	781b      	ldrb	r3, [r3, #0]
 80032a8:	009b      	lsls	r3, r3, #2
 80032aa:	4413      	add	r3, r2
 80032ac:	881b      	ldrh	r3, [r3, #0]
 80032ae:	b29b      	uxth	r3, r3
 80032b0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80032b4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80032b8:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 80032bc:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80032c0:	f083 0320 	eor.w	r3, r3, #32
 80032c4:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	461a      	mov	r2, r3
 80032ce:	68bb      	ldr	r3, [r7, #8]
 80032d0:	781b      	ldrb	r3, [r3, #0]
 80032d2:	009b      	lsls	r3, r3, #2
 80032d4:	441a      	add	r2, r3
 80032d6:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80032da:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80032de:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80032e2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80032e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80032ea:	b29b      	uxth	r3, r3
 80032ec:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80032ee:	68bb      	ldr	r3, [r7, #8]
 80032f0:	781b      	ldrb	r3, [r3, #0]
 80032f2:	4619      	mov	r1, r3
 80032f4:	68f8      	ldr	r0, [r7, #12]
 80032f6:	f006 fd7a 	bl	8009dee <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80032fa:	88fb      	ldrh	r3, [r7, #6]
 80032fc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003300:	2b00      	cmp	r3, #0
 8003302:	d121      	bne.n	8003348 <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	461a      	mov	r2, r3
 800330a:	68bb      	ldr	r3, [r7, #8]
 800330c:	781b      	ldrb	r3, [r3, #0]
 800330e:	009b      	lsls	r3, r3, #2
 8003310:	4413      	add	r3, r2
 8003312:	881b      	ldrh	r3, [r3, #0]
 8003314:	b29b      	uxth	r3, r3
 8003316:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800331a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800331e:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	461a      	mov	r2, r3
 8003328:	68bb      	ldr	r3, [r7, #8]
 800332a:	781b      	ldrb	r3, [r3, #0]
 800332c:	009b      	lsls	r3, r3, #2
 800332e:	441a      	add	r2, r3
 8003330:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8003334:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003338:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800333c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003340:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003344:	b29b      	uxth	r3, r3
 8003346:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8003348:	2300      	movs	r3, #0
 800334a:	e113      	b.n	8003574 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800334c:	88fb      	ldrh	r3, [r7, #6]
 800334e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003352:	2b00      	cmp	r3, #0
 8003354:	d121      	bne.n	800339a <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	461a      	mov	r2, r3
 800335c:	68bb      	ldr	r3, [r7, #8]
 800335e:	781b      	ldrb	r3, [r3, #0]
 8003360:	009b      	lsls	r3, r3, #2
 8003362:	4413      	add	r3, r2
 8003364:	881b      	ldrh	r3, [r3, #0]
 8003366:	b29b      	uxth	r3, r3
 8003368:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800336c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003370:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	461a      	mov	r2, r3
 800337a:	68bb      	ldr	r3, [r7, #8]
 800337c:	781b      	ldrb	r3, [r3, #0]
 800337e:	009b      	lsls	r3, r3, #2
 8003380:	441a      	add	r2, r3
 8003382:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8003386:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800338a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800338e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003392:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003396:	b29b      	uxth	r3, r3
 8003398:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800339a:	68bb      	ldr	r3, [r7, #8]
 800339c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80033a0:	2b01      	cmp	r3, #1
 80033a2:	f040 80be 	bne.w	8003522 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 80033a6:	68bb      	ldr	r3, [r7, #8]
 80033a8:	695a      	ldr	r2, [r3, #20]
 80033aa:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80033ae:	441a      	add	r2, r3
 80033b0:	68bb      	ldr	r3, [r7, #8]
 80033b2:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 80033b4:	68bb      	ldr	r3, [r7, #8]
 80033b6:	69da      	ldr	r2, [r3, #28]
 80033b8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80033bc:	441a      	add	r2, r3
 80033be:	68bb      	ldr	r3, [r7, #8]
 80033c0:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80033c2:	68bb      	ldr	r3, [r7, #8]
 80033c4:	6a1a      	ldr	r2, [r3, #32]
 80033c6:	68bb      	ldr	r3, [r7, #8]
 80033c8:	691b      	ldr	r3, [r3, #16]
 80033ca:	429a      	cmp	r2, r3
 80033cc:	d309      	bcc.n	80033e2 <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 80033ce:	68bb      	ldr	r3, [r7, #8]
 80033d0:	691b      	ldr	r3, [r3, #16]
 80033d2:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 80033d4:	68bb      	ldr	r3, [r7, #8]
 80033d6:	6a1a      	ldr	r2, [r3, #32]
 80033d8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80033da:	1ad2      	subs	r2, r2, r3
 80033dc:	68bb      	ldr	r3, [r7, #8]
 80033de:	621a      	str	r2, [r3, #32]
 80033e0:	e015      	b.n	800340e <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 80033e2:	68bb      	ldr	r3, [r7, #8]
 80033e4:	6a1b      	ldr	r3, [r3, #32]
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d107      	bne.n	80033fa <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 80033ea:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80033ee:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 80033f0:	68bb      	ldr	r3, [r7, #8]
 80033f2:	2200      	movs	r2, #0
 80033f4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 80033f8:	e009      	b.n	800340e <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 80033fa:	68bb      	ldr	r3, [r7, #8]
 80033fc:	6a1b      	ldr	r3, [r3, #32]
 80033fe:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8003400:	68bb      	ldr	r3, [r7, #8]
 8003402:	2200      	movs	r2, #0
 8003404:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8003406:	68bb      	ldr	r3, [r7, #8]
 8003408:	2200      	movs	r2, #0
 800340a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003414:	68bb      	ldr	r3, [r7, #8]
 8003416:	785b      	ldrb	r3, [r3, #1]
 8003418:	2b00      	cmp	r3, #0
 800341a:	d15f      	bne.n	80034dc <HAL_PCD_EP_DB_Transmit+0x7d8>
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800342a:	b29b      	uxth	r3, r3
 800342c:	461a      	mov	r2, r3
 800342e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003430:	4413      	add	r3, r2
 8003432:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003434:	68bb      	ldr	r3, [r7, #8]
 8003436:	781b      	ldrb	r3, [r3, #0]
 8003438:	00da      	lsls	r2, r3, #3
 800343a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800343c:	4413      	add	r3, r2
 800343e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003442:	667b      	str	r3, [r7, #100]	@ 0x64
 8003444:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003446:	881b      	ldrh	r3, [r3, #0]
 8003448:	b29b      	uxth	r3, r3
 800344a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800344e:	b29a      	uxth	r2, r3
 8003450:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003452:	801a      	strh	r2, [r3, #0]
 8003454:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003456:	2b00      	cmp	r3, #0
 8003458:	d10a      	bne.n	8003470 <HAL_PCD_EP_DB_Transmit+0x76c>
 800345a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800345c:	881b      	ldrh	r3, [r3, #0]
 800345e:	b29b      	uxth	r3, r3
 8003460:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003464:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003468:	b29a      	uxth	r2, r3
 800346a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800346c:	801a      	strh	r2, [r3, #0]
 800346e:	e04e      	b.n	800350e <HAL_PCD_EP_DB_Transmit+0x80a>
 8003470:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003472:	2b3e      	cmp	r3, #62	@ 0x3e
 8003474:	d816      	bhi.n	80034a4 <HAL_PCD_EP_DB_Transmit+0x7a0>
 8003476:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003478:	085b      	lsrs	r3, r3, #1
 800347a:	663b      	str	r3, [r7, #96]	@ 0x60
 800347c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800347e:	f003 0301 	and.w	r3, r3, #1
 8003482:	2b00      	cmp	r3, #0
 8003484:	d002      	beq.n	800348c <HAL_PCD_EP_DB_Transmit+0x788>
 8003486:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003488:	3301      	adds	r3, #1
 800348a:	663b      	str	r3, [r7, #96]	@ 0x60
 800348c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800348e:	881b      	ldrh	r3, [r3, #0]
 8003490:	b29a      	uxth	r2, r3
 8003492:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003494:	b29b      	uxth	r3, r3
 8003496:	029b      	lsls	r3, r3, #10
 8003498:	b29b      	uxth	r3, r3
 800349a:	4313      	orrs	r3, r2
 800349c:	b29a      	uxth	r2, r3
 800349e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80034a0:	801a      	strh	r2, [r3, #0]
 80034a2:	e034      	b.n	800350e <HAL_PCD_EP_DB_Transmit+0x80a>
 80034a4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80034a6:	095b      	lsrs	r3, r3, #5
 80034a8:	663b      	str	r3, [r7, #96]	@ 0x60
 80034aa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80034ac:	f003 031f 	and.w	r3, r3, #31
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d102      	bne.n	80034ba <HAL_PCD_EP_DB_Transmit+0x7b6>
 80034b4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80034b6:	3b01      	subs	r3, #1
 80034b8:	663b      	str	r3, [r7, #96]	@ 0x60
 80034ba:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80034bc:	881b      	ldrh	r3, [r3, #0]
 80034be:	b29a      	uxth	r2, r3
 80034c0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80034c2:	b29b      	uxth	r3, r3
 80034c4:	029b      	lsls	r3, r3, #10
 80034c6:	b29b      	uxth	r3, r3
 80034c8:	4313      	orrs	r3, r2
 80034ca:	b29b      	uxth	r3, r3
 80034cc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80034d0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80034d4:	b29a      	uxth	r2, r3
 80034d6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80034d8:	801a      	strh	r2, [r3, #0]
 80034da:	e018      	b.n	800350e <HAL_PCD_EP_DB_Transmit+0x80a>
 80034dc:	68bb      	ldr	r3, [r7, #8]
 80034de:	785b      	ldrb	r3, [r3, #1]
 80034e0:	2b01      	cmp	r3, #1
 80034e2:	d114      	bne.n	800350e <HAL_PCD_EP_DB_Transmit+0x80a>
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80034ec:	b29b      	uxth	r3, r3
 80034ee:	461a      	mov	r2, r3
 80034f0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80034f2:	4413      	add	r3, r2
 80034f4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80034f6:	68bb      	ldr	r3, [r7, #8]
 80034f8:	781b      	ldrb	r3, [r3, #0]
 80034fa:	00da      	lsls	r2, r3, #3
 80034fc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80034fe:	4413      	add	r3, r2
 8003500:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003504:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003506:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003508:	b29a      	uxth	r2, r3
 800350a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800350c:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	6818      	ldr	r0, [r3, #0]
 8003512:	68bb      	ldr	r3, [r7, #8]
 8003514:	6959      	ldr	r1, [r3, #20]
 8003516:	68bb      	ldr	r3, [r7, #8]
 8003518:	895a      	ldrh	r2, [r3, #10]
 800351a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800351c:	b29b      	uxth	r3, r3
 800351e:	f004 fd22 	bl	8007f66 <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	461a      	mov	r2, r3
 8003528:	68bb      	ldr	r3, [r7, #8]
 800352a:	781b      	ldrb	r3, [r3, #0]
 800352c:	009b      	lsls	r3, r3, #2
 800352e:	4413      	add	r3, r2
 8003530:	881b      	ldrh	r3, [r3, #0]
 8003532:	b29b      	uxth	r3, r3
 8003534:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003538:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800353c:	82fb      	strh	r3, [r7, #22]
 800353e:	8afb      	ldrh	r3, [r7, #22]
 8003540:	f083 0310 	eor.w	r3, r3, #16
 8003544:	82fb      	strh	r3, [r7, #22]
 8003546:	8afb      	ldrh	r3, [r7, #22]
 8003548:	f083 0320 	eor.w	r3, r3, #32
 800354c:	82fb      	strh	r3, [r7, #22]
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	461a      	mov	r2, r3
 8003554:	68bb      	ldr	r3, [r7, #8]
 8003556:	781b      	ldrb	r3, [r3, #0]
 8003558:	009b      	lsls	r3, r3, #2
 800355a:	441a      	add	r2, r3
 800355c:	8afb      	ldrh	r3, [r7, #22]
 800355e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003562:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003566:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800356a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800356e:	b29b      	uxth	r3, r3
 8003570:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8003572:	2300      	movs	r3, #0
}
 8003574:	4618      	mov	r0, r3
 8003576:	3798      	adds	r7, #152	@ 0x98
 8003578:	46bd      	mov	sp, r7
 800357a:	bd80      	pop	{r7, pc}

0800357c <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 800357c:	b480      	push	{r7}
 800357e:	b087      	sub	sp, #28
 8003580:	af00      	add	r7, sp, #0
 8003582:	60f8      	str	r0, [r7, #12]
 8003584:	607b      	str	r3, [r7, #4]
 8003586:	460b      	mov	r3, r1
 8003588:	817b      	strh	r3, [r7, #10]
 800358a:	4613      	mov	r3, r2
 800358c:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800358e:	897b      	ldrh	r3, [r7, #10]
 8003590:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003594:	b29b      	uxth	r3, r3
 8003596:	2b00      	cmp	r3, #0
 8003598:	d00b      	beq.n	80035b2 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800359a:	897b      	ldrh	r3, [r7, #10]
 800359c:	f003 0207 	and.w	r2, r3, #7
 80035a0:	4613      	mov	r3, r2
 80035a2:	009b      	lsls	r3, r3, #2
 80035a4:	4413      	add	r3, r2
 80035a6:	00db      	lsls	r3, r3, #3
 80035a8:	3310      	adds	r3, #16
 80035aa:	68fa      	ldr	r2, [r7, #12]
 80035ac:	4413      	add	r3, r2
 80035ae:	617b      	str	r3, [r7, #20]
 80035b0:	e009      	b.n	80035c6 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80035b2:	897a      	ldrh	r2, [r7, #10]
 80035b4:	4613      	mov	r3, r2
 80035b6:	009b      	lsls	r3, r3, #2
 80035b8:	4413      	add	r3, r2
 80035ba:	00db      	lsls	r3, r3, #3
 80035bc:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80035c0:	68fa      	ldr	r2, [r7, #12]
 80035c2:	4413      	add	r3, r2
 80035c4:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 80035c6:	893b      	ldrh	r3, [r7, #8]
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d107      	bne.n	80035dc <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 80035cc:	697b      	ldr	r3, [r7, #20]
 80035ce:	2200      	movs	r2, #0
 80035d0:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	b29a      	uxth	r2, r3
 80035d6:	697b      	ldr	r3, [r7, #20]
 80035d8:	80da      	strh	r2, [r3, #6]
 80035da:	e00b      	b.n	80035f4 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 80035dc:	697b      	ldr	r3, [r7, #20]
 80035de:	2201      	movs	r2, #1
 80035e0:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	b29a      	uxth	r2, r3
 80035e6:	697b      	ldr	r3, [r7, #20]
 80035e8:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	0c1b      	lsrs	r3, r3, #16
 80035ee:	b29a      	uxth	r2, r3
 80035f0:	697b      	ldr	r3, [r7, #20]
 80035f2:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 80035f4:	2300      	movs	r3, #0
}
 80035f6:	4618      	mov	r0, r3
 80035f8:	371c      	adds	r7, #28
 80035fa:	46bd      	mov	sp, r7
 80035fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003600:	4770      	bx	lr

08003602 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8003602:	b480      	push	{r7}
 8003604:	b085      	sub	sp, #20
 8003606:	af00      	add	r7, sp, #0
 8003608:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2201      	movs	r2, #1
 8003614:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2200      	movs	r2, #0
 800361c:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8003626:	b29b      	uxth	r3, r3
 8003628:	f043 0301 	orr.w	r3, r3, #1
 800362c:	b29a      	uxth	r2, r3
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800363a:	b29b      	uxth	r3, r3
 800363c:	f043 0302 	orr.w	r3, r3, #2
 8003640:	b29a      	uxth	r2, r3
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 8003648:	2300      	movs	r3, #0
}
 800364a:	4618      	mov	r0, r3
 800364c:	3714      	adds	r7, #20
 800364e:	46bd      	mov	sp, r7
 8003650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003654:	4770      	bx	lr
	...

08003658 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003658:	b480      	push	{r7}
 800365a:	b085      	sub	sp, #20
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	2b00      	cmp	r3, #0
 8003664:	d141      	bne.n	80036ea <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003666:	4b4b      	ldr	r3, [pc, #300]	@ (8003794 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800366e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003672:	d131      	bne.n	80036d8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003674:	4b47      	ldr	r3, [pc, #284]	@ (8003794 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003676:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800367a:	4a46      	ldr	r2, [pc, #280]	@ (8003794 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800367c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003680:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003684:	4b43      	ldr	r3, [pc, #268]	@ (8003794 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800368c:	4a41      	ldr	r2, [pc, #260]	@ (8003794 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800368e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003692:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003694:	4b40      	ldr	r3, [pc, #256]	@ (8003798 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	2232      	movs	r2, #50	@ 0x32
 800369a:	fb02 f303 	mul.w	r3, r2, r3
 800369e:	4a3f      	ldr	r2, [pc, #252]	@ (800379c <HAL_PWREx_ControlVoltageScaling+0x144>)
 80036a0:	fba2 2303 	umull	r2, r3, r2, r3
 80036a4:	0c9b      	lsrs	r3, r3, #18
 80036a6:	3301      	adds	r3, #1
 80036a8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80036aa:	e002      	b.n	80036b2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	3b01      	subs	r3, #1
 80036b0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80036b2:	4b38      	ldr	r3, [pc, #224]	@ (8003794 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80036b4:	695b      	ldr	r3, [r3, #20]
 80036b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80036ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80036be:	d102      	bne.n	80036c6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d1f2      	bne.n	80036ac <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80036c6:	4b33      	ldr	r3, [pc, #204]	@ (8003794 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80036c8:	695b      	ldr	r3, [r3, #20]
 80036ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80036ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80036d2:	d158      	bne.n	8003786 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80036d4:	2303      	movs	r3, #3
 80036d6:	e057      	b.n	8003788 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80036d8:	4b2e      	ldr	r3, [pc, #184]	@ (8003794 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80036da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80036de:	4a2d      	ldr	r2, [pc, #180]	@ (8003794 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80036e0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80036e4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80036e8:	e04d      	b.n	8003786 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80036f0:	d141      	bne.n	8003776 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80036f2:	4b28      	ldr	r3, [pc, #160]	@ (8003794 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80036fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80036fe:	d131      	bne.n	8003764 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003700:	4b24      	ldr	r3, [pc, #144]	@ (8003794 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003702:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003706:	4a23      	ldr	r2, [pc, #140]	@ (8003794 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003708:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800370c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003710:	4b20      	ldr	r3, [pc, #128]	@ (8003794 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003718:	4a1e      	ldr	r2, [pc, #120]	@ (8003794 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800371a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800371e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003720:	4b1d      	ldr	r3, [pc, #116]	@ (8003798 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	2232      	movs	r2, #50	@ 0x32
 8003726:	fb02 f303 	mul.w	r3, r2, r3
 800372a:	4a1c      	ldr	r2, [pc, #112]	@ (800379c <HAL_PWREx_ControlVoltageScaling+0x144>)
 800372c:	fba2 2303 	umull	r2, r3, r2, r3
 8003730:	0c9b      	lsrs	r3, r3, #18
 8003732:	3301      	adds	r3, #1
 8003734:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003736:	e002      	b.n	800373e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	3b01      	subs	r3, #1
 800373c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800373e:	4b15      	ldr	r3, [pc, #84]	@ (8003794 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003740:	695b      	ldr	r3, [r3, #20]
 8003742:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003746:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800374a:	d102      	bne.n	8003752 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	2b00      	cmp	r3, #0
 8003750:	d1f2      	bne.n	8003738 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003752:	4b10      	ldr	r3, [pc, #64]	@ (8003794 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003754:	695b      	ldr	r3, [r3, #20]
 8003756:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800375a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800375e:	d112      	bne.n	8003786 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003760:	2303      	movs	r3, #3
 8003762:	e011      	b.n	8003788 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003764:	4b0b      	ldr	r3, [pc, #44]	@ (8003794 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003766:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800376a:	4a0a      	ldr	r2, [pc, #40]	@ (8003794 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800376c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003770:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003774:	e007      	b.n	8003786 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003776:	4b07      	ldr	r3, [pc, #28]	@ (8003794 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800377e:	4a05      	ldr	r2, [pc, #20]	@ (8003794 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003780:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003784:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8003786:	2300      	movs	r3, #0
}
 8003788:	4618      	mov	r0, r3
 800378a:	3714      	adds	r7, #20
 800378c:	46bd      	mov	sp, r7
 800378e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003792:	4770      	bx	lr
 8003794:	40007000 	.word	0x40007000
 8003798:	20000000 	.word	0x20000000
 800379c:	431bde83 	.word	0x431bde83

080037a0 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80037a0:	b480      	push	{r7}
 80037a2:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80037a4:	4b05      	ldr	r3, [pc, #20]	@ (80037bc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80037a6:	689b      	ldr	r3, [r3, #8]
 80037a8:	4a04      	ldr	r2, [pc, #16]	@ (80037bc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80037aa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80037ae:	6093      	str	r3, [r2, #8]
}
 80037b0:	bf00      	nop
 80037b2:	46bd      	mov	sp, r7
 80037b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b8:	4770      	bx	lr
 80037ba:	bf00      	nop
 80037bc:	40007000 	.word	0x40007000

080037c0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	b088      	sub	sp, #32
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d101      	bne.n	80037d2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80037ce:	2301      	movs	r3, #1
 80037d0:	e2fe      	b.n	8003dd0 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f003 0301 	and.w	r3, r3, #1
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d075      	beq.n	80038ca <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80037de:	4b97      	ldr	r3, [pc, #604]	@ (8003a3c <HAL_RCC_OscConfig+0x27c>)
 80037e0:	689b      	ldr	r3, [r3, #8]
 80037e2:	f003 030c 	and.w	r3, r3, #12
 80037e6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80037e8:	4b94      	ldr	r3, [pc, #592]	@ (8003a3c <HAL_RCC_OscConfig+0x27c>)
 80037ea:	68db      	ldr	r3, [r3, #12]
 80037ec:	f003 0303 	and.w	r3, r3, #3
 80037f0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80037f2:	69bb      	ldr	r3, [r7, #24]
 80037f4:	2b0c      	cmp	r3, #12
 80037f6:	d102      	bne.n	80037fe <HAL_RCC_OscConfig+0x3e>
 80037f8:	697b      	ldr	r3, [r7, #20]
 80037fa:	2b03      	cmp	r3, #3
 80037fc:	d002      	beq.n	8003804 <HAL_RCC_OscConfig+0x44>
 80037fe:	69bb      	ldr	r3, [r7, #24]
 8003800:	2b08      	cmp	r3, #8
 8003802:	d10b      	bne.n	800381c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003804:	4b8d      	ldr	r3, [pc, #564]	@ (8003a3c <HAL_RCC_OscConfig+0x27c>)
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800380c:	2b00      	cmp	r3, #0
 800380e:	d05b      	beq.n	80038c8 <HAL_RCC_OscConfig+0x108>
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	685b      	ldr	r3, [r3, #4]
 8003814:	2b00      	cmp	r3, #0
 8003816:	d157      	bne.n	80038c8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003818:	2301      	movs	r3, #1
 800381a:	e2d9      	b.n	8003dd0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	685b      	ldr	r3, [r3, #4]
 8003820:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003824:	d106      	bne.n	8003834 <HAL_RCC_OscConfig+0x74>
 8003826:	4b85      	ldr	r3, [pc, #532]	@ (8003a3c <HAL_RCC_OscConfig+0x27c>)
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	4a84      	ldr	r2, [pc, #528]	@ (8003a3c <HAL_RCC_OscConfig+0x27c>)
 800382c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003830:	6013      	str	r3, [r2, #0]
 8003832:	e01d      	b.n	8003870 <HAL_RCC_OscConfig+0xb0>
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	685b      	ldr	r3, [r3, #4]
 8003838:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800383c:	d10c      	bne.n	8003858 <HAL_RCC_OscConfig+0x98>
 800383e:	4b7f      	ldr	r3, [pc, #508]	@ (8003a3c <HAL_RCC_OscConfig+0x27c>)
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	4a7e      	ldr	r2, [pc, #504]	@ (8003a3c <HAL_RCC_OscConfig+0x27c>)
 8003844:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003848:	6013      	str	r3, [r2, #0]
 800384a:	4b7c      	ldr	r3, [pc, #496]	@ (8003a3c <HAL_RCC_OscConfig+0x27c>)
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	4a7b      	ldr	r2, [pc, #492]	@ (8003a3c <HAL_RCC_OscConfig+0x27c>)
 8003850:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003854:	6013      	str	r3, [r2, #0]
 8003856:	e00b      	b.n	8003870 <HAL_RCC_OscConfig+0xb0>
 8003858:	4b78      	ldr	r3, [pc, #480]	@ (8003a3c <HAL_RCC_OscConfig+0x27c>)
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	4a77      	ldr	r2, [pc, #476]	@ (8003a3c <HAL_RCC_OscConfig+0x27c>)
 800385e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003862:	6013      	str	r3, [r2, #0]
 8003864:	4b75      	ldr	r3, [pc, #468]	@ (8003a3c <HAL_RCC_OscConfig+0x27c>)
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	4a74      	ldr	r2, [pc, #464]	@ (8003a3c <HAL_RCC_OscConfig+0x27c>)
 800386a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800386e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	2b00      	cmp	r3, #0
 8003876:	d013      	beq.n	80038a0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003878:	f7fd fbd6 	bl	8001028 <HAL_GetTick>
 800387c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800387e:	e008      	b.n	8003892 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003880:	f7fd fbd2 	bl	8001028 <HAL_GetTick>
 8003884:	4602      	mov	r2, r0
 8003886:	693b      	ldr	r3, [r7, #16]
 8003888:	1ad3      	subs	r3, r2, r3
 800388a:	2b64      	cmp	r3, #100	@ 0x64
 800388c:	d901      	bls.n	8003892 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800388e:	2303      	movs	r3, #3
 8003890:	e29e      	b.n	8003dd0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003892:	4b6a      	ldr	r3, [pc, #424]	@ (8003a3c <HAL_RCC_OscConfig+0x27c>)
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800389a:	2b00      	cmp	r3, #0
 800389c:	d0f0      	beq.n	8003880 <HAL_RCC_OscConfig+0xc0>
 800389e:	e014      	b.n	80038ca <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038a0:	f7fd fbc2 	bl	8001028 <HAL_GetTick>
 80038a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80038a6:	e008      	b.n	80038ba <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80038a8:	f7fd fbbe 	bl	8001028 <HAL_GetTick>
 80038ac:	4602      	mov	r2, r0
 80038ae:	693b      	ldr	r3, [r7, #16]
 80038b0:	1ad3      	subs	r3, r2, r3
 80038b2:	2b64      	cmp	r3, #100	@ 0x64
 80038b4:	d901      	bls.n	80038ba <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80038b6:	2303      	movs	r3, #3
 80038b8:	e28a      	b.n	8003dd0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80038ba:	4b60      	ldr	r3, [pc, #384]	@ (8003a3c <HAL_RCC_OscConfig+0x27c>)
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d1f0      	bne.n	80038a8 <HAL_RCC_OscConfig+0xe8>
 80038c6:	e000      	b.n	80038ca <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038c8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f003 0302 	and.w	r3, r3, #2
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d075      	beq.n	80039c2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80038d6:	4b59      	ldr	r3, [pc, #356]	@ (8003a3c <HAL_RCC_OscConfig+0x27c>)
 80038d8:	689b      	ldr	r3, [r3, #8]
 80038da:	f003 030c 	and.w	r3, r3, #12
 80038de:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80038e0:	4b56      	ldr	r3, [pc, #344]	@ (8003a3c <HAL_RCC_OscConfig+0x27c>)
 80038e2:	68db      	ldr	r3, [r3, #12]
 80038e4:	f003 0303 	and.w	r3, r3, #3
 80038e8:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80038ea:	69bb      	ldr	r3, [r7, #24]
 80038ec:	2b0c      	cmp	r3, #12
 80038ee:	d102      	bne.n	80038f6 <HAL_RCC_OscConfig+0x136>
 80038f0:	697b      	ldr	r3, [r7, #20]
 80038f2:	2b02      	cmp	r3, #2
 80038f4:	d002      	beq.n	80038fc <HAL_RCC_OscConfig+0x13c>
 80038f6:	69bb      	ldr	r3, [r7, #24]
 80038f8:	2b04      	cmp	r3, #4
 80038fa:	d11f      	bne.n	800393c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80038fc:	4b4f      	ldr	r3, [pc, #316]	@ (8003a3c <HAL_RCC_OscConfig+0x27c>)
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003904:	2b00      	cmp	r3, #0
 8003906:	d005      	beq.n	8003914 <HAL_RCC_OscConfig+0x154>
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	68db      	ldr	r3, [r3, #12]
 800390c:	2b00      	cmp	r3, #0
 800390e:	d101      	bne.n	8003914 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8003910:	2301      	movs	r3, #1
 8003912:	e25d      	b.n	8003dd0 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003914:	4b49      	ldr	r3, [pc, #292]	@ (8003a3c <HAL_RCC_OscConfig+0x27c>)
 8003916:	685b      	ldr	r3, [r3, #4]
 8003918:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	691b      	ldr	r3, [r3, #16]
 8003920:	061b      	lsls	r3, r3, #24
 8003922:	4946      	ldr	r1, [pc, #280]	@ (8003a3c <HAL_RCC_OscConfig+0x27c>)
 8003924:	4313      	orrs	r3, r2
 8003926:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003928:	4b45      	ldr	r3, [pc, #276]	@ (8003a40 <HAL_RCC_OscConfig+0x280>)
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	4618      	mov	r0, r3
 800392e:	f7fd fb2f 	bl	8000f90 <HAL_InitTick>
 8003932:	4603      	mov	r3, r0
 8003934:	2b00      	cmp	r3, #0
 8003936:	d043      	beq.n	80039c0 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003938:	2301      	movs	r3, #1
 800393a:	e249      	b.n	8003dd0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	68db      	ldr	r3, [r3, #12]
 8003940:	2b00      	cmp	r3, #0
 8003942:	d023      	beq.n	800398c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003944:	4b3d      	ldr	r3, [pc, #244]	@ (8003a3c <HAL_RCC_OscConfig+0x27c>)
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	4a3c      	ldr	r2, [pc, #240]	@ (8003a3c <HAL_RCC_OscConfig+0x27c>)
 800394a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800394e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003950:	f7fd fb6a 	bl	8001028 <HAL_GetTick>
 8003954:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003956:	e008      	b.n	800396a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003958:	f7fd fb66 	bl	8001028 <HAL_GetTick>
 800395c:	4602      	mov	r2, r0
 800395e:	693b      	ldr	r3, [r7, #16]
 8003960:	1ad3      	subs	r3, r2, r3
 8003962:	2b02      	cmp	r3, #2
 8003964:	d901      	bls.n	800396a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003966:	2303      	movs	r3, #3
 8003968:	e232      	b.n	8003dd0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800396a:	4b34      	ldr	r3, [pc, #208]	@ (8003a3c <HAL_RCC_OscConfig+0x27c>)
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003972:	2b00      	cmp	r3, #0
 8003974:	d0f0      	beq.n	8003958 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003976:	4b31      	ldr	r3, [pc, #196]	@ (8003a3c <HAL_RCC_OscConfig+0x27c>)
 8003978:	685b      	ldr	r3, [r3, #4]
 800397a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	691b      	ldr	r3, [r3, #16]
 8003982:	061b      	lsls	r3, r3, #24
 8003984:	492d      	ldr	r1, [pc, #180]	@ (8003a3c <HAL_RCC_OscConfig+0x27c>)
 8003986:	4313      	orrs	r3, r2
 8003988:	604b      	str	r3, [r1, #4]
 800398a:	e01a      	b.n	80039c2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800398c:	4b2b      	ldr	r3, [pc, #172]	@ (8003a3c <HAL_RCC_OscConfig+0x27c>)
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	4a2a      	ldr	r2, [pc, #168]	@ (8003a3c <HAL_RCC_OscConfig+0x27c>)
 8003992:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003996:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003998:	f7fd fb46 	bl	8001028 <HAL_GetTick>
 800399c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800399e:	e008      	b.n	80039b2 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80039a0:	f7fd fb42 	bl	8001028 <HAL_GetTick>
 80039a4:	4602      	mov	r2, r0
 80039a6:	693b      	ldr	r3, [r7, #16]
 80039a8:	1ad3      	subs	r3, r2, r3
 80039aa:	2b02      	cmp	r3, #2
 80039ac:	d901      	bls.n	80039b2 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80039ae:	2303      	movs	r3, #3
 80039b0:	e20e      	b.n	8003dd0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80039b2:	4b22      	ldr	r3, [pc, #136]	@ (8003a3c <HAL_RCC_OscConfig+0x27c>)
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d1f0      	bne.n	80039a0 <HAL_RCC_OscConfig+0x1e0>
 80039be:	e000      	b.n	80039c2 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80039c0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f003 0308 	and.w	r3, r3, #8
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d041      	beq.n	8003a52 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	695b      	ldr	r3, [r3, #20]
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d01c      	beq.n	8003a10 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80039d6:	4b19      	ldr	r3, [pc, #100]	@ (8003a3c <HAL_RCC_OscConfig+0x27c>)
 80039d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80039dc:	4a17      	ldr	r2, [pc, #92]	@ (8003a3c <HAL_RCC_OscConfig+0x27c>)
 80039de:	f043 0301 	orr.w	r3, r3, #1
 80039e2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039e6:	f7fd fb1f 	bl	8001028 <HAL_GetTick>
 80039ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80039ec:	e008      	b.n	8003a00 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80039ee:	f7fd fb1b 	bl	8001028 <HAL_GetTick>
 80039f2:	4602      	mov	r2, r0
 80039f4:	693b      	ldr	r3, [r7, #16]
 80039f6:	1ad3      	subs	r3, r2, r3
 80039f8:	2b02      	cmp	r3, #2
 80039fa:	d901      	bls.n	8003a00 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80039fc:	2303      	movs	r3, #3
 80039fe:	e1e7      	b.n	8003dd0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003a00:	4b0e      	ldr	r3, [pc, #56]	@ (8003a3c <HAL_RCC_OscConfig+0x27c>)
 8003a02:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a06:	f003 0302 	and.w	r3, r3, #2
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d0ef      	beq.n	80039ee <HAL_RCC_OscConfig+0x22e>
 8003a0e:	e020      	b.n	8003a52 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a10:	4b0a      	ldr	r3, [pc, #40]	@ (8003a3c <HAL_RCC_OscConfig+0x27c>)
 8003a12:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a16:	4a09      	ldr	r2, [pc, #36]	@ (8003a3c <HAL_RCC_OscConfig+0x27c>)
 8003a18:	f023 0301 	bic.w	r3, r3, #1
 8003a1c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a20:	f7fd fb02 	bl	8001028 <HAL_GetTick>
 8003a24:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003a26:	e00d      	b.n	8003a44 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a28:	f7fd fafe 	bl	8001028 <HAL_GetTick>
 8003a2c:	4602      	mov	r2, r0
 8003a2e:	693b      	ldr	r3, [r7, #16]
 8003a30:	1ad3      	subs	r3, r2, r3
 8003a32:	2b02      	cmp	r3, #2
 8003a34:	d906      	bls.n	8003a44 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003a36:	2303      	movs	r3, #3
 8003a38:	e1ca      	b.n	8003dd0 <HAL_RCC_OscConfig+0x610>
 8003a3a:	bf00      	nop
 8003a3c:	40021000 	.word	0x40021000
 8003a40:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003a44:	4b8c      	ldr	r3, [pc, #560]	@ (8003c78 <HAL_RCC_OscConfig+0x4b8>)
 8003a46:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a4a:	f003 0302 	and.w	r3, r3, #2
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d1ea      	bne.n	8003a28 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f003 0304 	and.w	r3, r3, #4
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	f000 80a6 	beq.w	8003bac <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003a60:	2300      	movs	r3, #0
 8003a62:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003a64:	4b84      	ldr	r3, [pc, #528]	@ (8003c78 <HAL_RCC_OscConfig+0x4b8>)
 8003a66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a68:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d101      	bne.n	8003a74 <HAL_RCC_OscConfig+0x2b4>
 8003a70:	2301      	movs	r3, #1
 8003a72:	e000      	b.n	8003a76 <HAL_RCC_OscConfig+0x2b6>
 8003a74:	2300      	movs	r3, #0
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d00d      	beq.n	8003a96 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a7a:	4b7f      	ldr	r3, [pc, #508]	@ (8003c78 <HAL_RCC_OscConfig+0x4b8>)
 8003a7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a7e:	4a7e      	ldr	r2, [pc, #504]	@ (8003c78 <HAL_RCC_OscConfig+0x4b8>)
 8003a80:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003a84:	6593      	str	r3, [r2, #88]	@ 0x58
 8003a86:	4b7c      	ldr	r3, [pc, #496]	@ (8003c78 <HAL_RCC_OscConfig+0x4b8>)
 8003a88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a8e:	60fb      	str	r3, [r7, #12]
 8003a90:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003a92:	2301      	movs	r3, #1
 8003a94:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a96:	4b79      	ldr	r3, [pc, #484]	@ (8003c7c <HAL_RCC_OscConfig+0x4bc>)
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d118      	bne.n	8003ad4 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003aa2:	4b76      	ldr	r3, [pc, #472]	@ (8003c7c <HAL_RCC_OscConfig+0x4bc>)
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	4a75      	ldr	r2, [pc, #468]	@ (8003c7c <HAL_RCC_OscConfig+0x4bc>)
 8003aa8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003aac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003aae:	f7fd fabb 	bl	8001028 <HAL_GetTick>
 8003ab2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ab4:	e008      	b.n	8003ac8 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ab6:	f7fd fab7 	bl	8001028 <HAL_GetTick>
 8003aba:	4602      	mov	r2, r0
 8003abc:	693b      	ldr	r3, [r7, #16]
 8003abe:	1ad3      	subs	r3, r2, r3
 8003ac0:	2b02      	cmp	r3, #2
 8003ac2:	d901      	bls.n	8003ac8 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8003ac4:	2303      	movs	r3, #3
 8003ac6:	e183      	b.n	8003dd0 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ac8:	4b6c      	ldr	r3, [pc, #432]	@ (8003c7c <HAL_RCC_OscConfig+0x4bc>)
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d0f0      	beq.n	8003ab6 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	689b      	ldr	r3, [r3, #8]
 8003ad8:	2b01      	cmp	r3, #1
 8003ada:	d108      	bne.n	8003aee <HAL_RCC_OscConfig+0x32e>
 8003adc:	4b66      	ldr	r3, [pc, #408]	@ (8003c78 <HAL_RCC_OscConfig+0x4b8>)
 8003ade:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ae2:	4a65      	ldr	r2, [pc, #404]	@ (8003c78 <HAL_RCC_OscConfig+0x4b8>)
 8003ae4:	f043 0301 	orr.w	r3, r3, #1
 8003ae8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003aec:	e024      	b.n	8003b38 <HAL_RCC_OscConfig+0x378>
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	689b      	ldr	r3, [r3, #8]
 8003af2:	2b05      	cmp	r3, #5
 8003af4:	d110      	bne.n	8003b18 <HAL_RCC_OscConfig+0x358>
 8003af6:	4b60      	ldr	r3, [pc, #384]	@ (8003c78 <HAL_RCC_OscConfig+0x4b8>)
 8003af8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003afc:	4a5e      	ldr	r2, [pc, #376]	@ (8003c78 <HAL_RCC_OscConfig+0x4b8>)
 8003afe:	f043 0304 	orr.w	r3, r3, #4
 8003b02:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003b06:	4b5c      	ldr	r3, [pc, #368]	@ (8003c78 <HAL_RCC_OscConfig+0x4b8>)
 8003b08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b0c:	4a5a      	ldr	r2, [pc, #360]	@ (8003c78 <HAL_RCC_OscConfig+0x4b8>)
 8003b0e:	f043 0301 	orr.w	r3, r3, #1
 8003b12:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003b16:	e00f      	b.n	8003b38 <HAL_RCC_OscConfig+0x378>
 8003b18:	4b57      	ldr	r3, [pc, #348]	@ (8003c78 <HAL_RCC_OscConfig+0x4b8>)
 8003b1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b1e:	4a56      	ldr	r2, [pc, #344]	@ (8003c78 <HAL_RCC_OscConfig+0x4b8>)
 8003b20:	f023 0301 	bic.w	r3, r3, #1
 8003b24:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003b28:	4b53      	ldr	r3, [pc, #332]	@ (8003c78 <HAL_RCC_OscConfig+0x4b8>)
 8003b2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b2e:	4a52      	ldr	r2, [pc, #328]	@ (8003c78 <HAL_RCC_OscConfig+0x4b8>)
 8003b30:	f023 0304 	bic.w	r3, r3, #4
 8003b34:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	689b      	ldr	r3, [r3, #8]
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d016      	beq.n	8003b6e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b40:	f7fd fa72 	bl	8001028 <HAL_GetTick>
 8003b44:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003b46:	e00a      	b.n	8003b5e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b48:	f7fd fa6e 	bl	8001028 <HAL_GetTick>
 8003b4c:	4602      	mov	r2, r0
 8003b4e:	693b      	ldr	r3, [r7, #16]
 8003b50:	1ad3      	subs	r3, r2, r3
 8003b52:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b56:	4293      	cmp	r3, r2
 8003b58:	d901      	bls.n	8003b5e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003b5a:	2303      	movs	r3, #3
 8003b5c:	e138      	b.n	8003dd0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003b5e:	4b46      	ldr	r3, [pc, #280]	@ (8003c78 <HAL_RCC_OscConfig+0x4b8>)
 8003b60:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b64:	f003 0302 	and.w	r3, r3, #2
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d0ed      	beq.n	8003b48 <HAL_RCC_OscConfig+0x388>
 8003b6c:	e015      	b.n	8003b9a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b6e:	f7fd fa5b 	bl	8001028 <HAL_GetTick>
 8003b72:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003b74:	e00a      	b.n	8003b8c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b76:	f7fd fa57 	bl	8001028 <HAL_GetTick>
 8003b7a:	4602      	mov	r2, r0
 8003b7c:	693b      	ldr	r3, [r7, #16]
 8003b7e:	1ad3      	subs	r3, r2, r3
 8003b80:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b84:	4293      	cmp	r3, r2
 8003b86:	d901      	bls.n	8003b8c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003b88:	2303      	movs	r3, #3
 8003b8a:	e121      	b.n	8003dd0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003b8c:	4b3a      	ldr	r3, [pc, #232]	@ (8003c78 <HAL_RCC_OscConfig+0x4b8>)
 8003b8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b92:	f003 0302 	and.w	r3, r3, #2
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d1ed      	bne.n	8003b76 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003b9a:	7ffb      	ldrb	r3, [r7, #31]
 8003b9c:	2b01      	cmp	r3, #1
 8003b9e:	d105      	bne.n	8003bac <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ba0:	4b35      	ldr	r3, [pc, #212]	@ (8003c78 <HAL_RCC_OscConfig+0x4b8>)
 8003ba2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ba4:	4a34      	ldr	r2, [pc, #208]	@ (8003c78 <HAL_RCC_OscConfig+0x4b8>)
 8003ba6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003baa:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f003 0320 	and.w	r3, r3, #32
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d03c      	beq.n	8003c32 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	699b      	ldr	r3, [r3, #24]
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d01c      	beq.n	8003bfa <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003bc0:	4b2d      	ldr	r3, [pc, #180]	@ (8003c78 <HAL_RCC_OscConfig+0x4b8>)
 8003bc2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003bc6:	4a2c      	ldr	r2, [pc, #176]	@ (8003c78 <HAL_RCC_OscConfig+0x4b8>)
 8003bc8:	f043 0301 	orr.w	r3, r3, #1
 8003bcc:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bd0:	f7fd fa2a 	bl	8001028 <HAL_GetTick>
 8003bd4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003bd6:	e008      	b.n	8003bea <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003bd8:	f7fd fa26 	bl	8001028 <HAL_GetTick>
 8003bdc:	4602      	mov	r2, r0
 8003bde:	693b      	ldr	r3, [r7, #16]
 8003be0:	1ad3      	subs	r3, r2, r3
 8003be2:	2b02      	cmp	r3, #2
 8003be4:	d901      	bls.n	8003bea <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8003be6:	2303      	movs	r3, #3
 8003be8:	e0f2      	b.n	8003dd0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003bea:	4b23      	ldr	r3, [pc, #140]	@ (8003c78 <HAL_RCC_OscConfig+0x4b8>)
 8003bec:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003bf0:	f003 0302 	and.w	r3, r3, #2
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d0ef      	beq.n	8003bd8 <HAL_RCC_OscConfig+0x418>
 8003bf8:	e01b      	b.n	8003c32 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003bfa:	4b1f      	ldr	r3, [pc, #124]	@ (8003c78 <HAL_RCC_OscConfig+0x4b8>)
 8003bfc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003c00:	4a1d      	ldr	r2, [pc, #116]	@ (8003c78 <HAL_RCC_OscConfig+0x4b8>)
 8003c02:	f023 0301 	bic.w	r3, r3, #1
 8003c06:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c0a:	f7fd fa0d 	bl	8001028 <HAL_GetTick>
 8003c0e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003c10:	e008      	b.n	8003c24 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003c12:	f7fd fa09 	bl	8001028 <HAL_GetTick>
 8003c16:	4602      	mov	r2, r0
 8003c18:	693b      	ldr	r3, [r7, #16]
 8003c1a:	1ad3      	subs	r3, r2, r3
 8003c1c:	2b02      	cmp	r3, #2
 8003c1e:	d901      	bls.n	8003c24 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8003c20:	2303      	movs	r3, #3
 8003c22:	e0d5      	b.n	8003dd0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003c24:	4b14      	ldr	r3, [pc, #80]	@ (8003c78 <HAL_RCC_OscConfig+0x4b8>)
 8003c26:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003c2a:	f003 0302 	and.w	r3, r3, #2
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d1ef      	bne.n	8003c12 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	69db      	ldr	r3, [r3, #28]
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	f000 80c9 	beq.w	8003dce <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003c3c:	4b0e      	ldr	r3, [pc, #56]	@ (8003c78 <HAL_RCC_OscConfig+0x4b8>)
 8003c3e:	689b      	ldr	r3, [r3, #8]
 8003c40:	f003 030c 	and.w	r3, r3, #12
 8003c44:	2b0c      	cmp	r3, #12
 8003c46:	f000 8083 	beq.w	8003d50 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	69db      	ldr	r3, [r3, #28]
 8003c4e:	2b02      	cmp	r3, #2
 8003c50:	d15e      	bne.n	8003d10 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c52:	4b09      	ldr	r3, [pc, #36]	@ (8003c78 <HAL_RCC_OscConfig+0x4b8>)
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	4a08      	ldr	r2, [pc, #32]	@ (8003c78 <HAL_RCC_OscConfig+0x4b8>)
 8003c58:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003c5c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c5e:	f7fd f9e3 	bl	8001028 <HAL_GetTick>
 8003c62:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003c64:	e00c      	b.n	8003c80 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c66:	f7fd f9df 	bl	8001028 <HAL_GetTick>
 8003c6a:	4602      	mov	r2, r0
 8003c6c:	693b      	ldr	r3, [r7, #16]
 8003c6e:	1ad3      	subs	r3, r2, r3
 8003c70:	2b02      	cmp	r3, #2
 8003c72:	d905      	bls.n	8003c80 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8003c74:	2303      	movs	r3, #3
 8003c76:	e0ab      	b.n	8003dd0 <HAL_RCC_OscConfig+0x610>
 8003c78:	40021000 	.word	0x40021000
 8003c7c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003c80:	4b55      	ldr	r3, [pc, #340]	@ (8003dd8 <HAL_RCC_OscConfig+0x618>)
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d1ec      	bne.n	8003c66 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003c8c:	4b52      	ldr	r3, [pc, #328]	@ (8003dd8 <HAL_RCC_OscConfig+0x618>)
 8003c8e:	68da      	ldr	r2, [r3, #12]
 8003c90:	4b52      	ldr	r3, [pc, #328]	@ (8003ddc <HAL_RCC_OscConfig+0x61c>)
 8003c92:	4013      	ands	r3, r2
 8003c94:	687a      	ldr	r2, [r7, #4]
 8003c96:	6a11      	ldr	r1, [r2, #32]
 8003c98:	687a      	ldr	r2, [r7, #4]
 8003c9a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003c9c:	3a01      	subs	r2, #1
 8003c9e:	0112      	lsls	r2, r2, #4
 8003ca0:	4311      	orrs	r1, r2
 8003ca2:	687a      	ldr	r2, [r7, #4]
 8003ca4:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8003ca6:	0212      	lsls	r2, r2, #8
 8003ca8:	4311      	orrs	r1, r2
 8003caa:	687a      	ldr	r2, [r7, #4]
 8003cac:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003cae:	0852      	lsrs	r2, r2, #1
 8003cb0:	3a01      	subs	r2, #1
 8003cb2:	0552      	lsls	r2, r2, #21
 8003cb4:	4311      	orrs	r1, r2
 8003cb6:	687a      	ldr	r2, [r7, #4]
 8003cb8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003cba:	0852      	lsrs	r2, r2, #1
 8003cbc:	3a01      	subs	r2, #1
 8003cbe:	0652      	lsls	r2, r2, #25
 8003cc0:	4311      	orrs	r1, r2
 8003cc2:	687a      	ldr	r2, [r7, #4]
 8003cc4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003cc6:	06d2      	lsls	r2, r2, #27
 8003cc8:	430a      	orrs	r2, r1
 8003cca:	4943      	ldr	r1, [pc, #268]	@ (8003dd8 <HAL_RCC_OscConfig+0x618>)
 8003ccc:	4313      	orrs	r3, r2
 8003cce:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003cd0:	4b41      	ldr	r3, [pc, #260]	@ (8003dd8 <HAL_RCC_OscConfig+0x618>)
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	4a40      	ldr	r2, [pc, #256]	@ (8003dd8 <HAL_RCC_OscConfig+0x618>)
 8003cd6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003cda:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003cdc:	4b3e      	ldr	r3, [pc, #248]	@ (8003dd8 <HAL_RCC_OscConfig+0x618>)
 8003cde:	68db      	ldr	r3, [r3, #12]
 8003ce0:	4a3d      	ldr	r2, [pc, #244]	@ (8003dd8 <HAL_RCC_OscConfig+0x618>)
 8003ce2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003ce6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ce8:	f7fd f99e 	bl	8001028 <HAL_GetTick>
 8003cec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003cee:	e008      	b.n	8003d02 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cf0:	f7fd f99a 	bl	8001028 <HAL_GetTick>
 8003cf4:	4602      	mov	r2, r0
 8003cf6:	693b      	ldr	r3, [r7, #16]
 8003cf8:	1ad3      	subs	r3, r2, r3
 8003cfa:	2b02      	cmp	r3, #2
 8003cfc:	d901      	bls.n	8003d02 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8003cfe:	2303      	movs	r3, #3
 8003d00:	e066      	b.n	8003dd0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d02:	4b35      	ldr	r3, [pc, #212]	@ (8003dd8 <HAL_RCC_OscConfig+0x618>)
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d0f0      	beq.n	8003cf0 <HAL_RCC_OscConfig+0x530>
 8003d0e:	e05e      	b.n	8003dce <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d10:	4b31      	ldr	r3, [pc, #196]	@ (8003dd8 <HAL_RCC_OscConfig+0x618>)
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	4a30      	ldr	r2, [pc, #192]	@ (8003dd8 <HAL_RCC_OscConfig+0x618>)
 8003d16:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003d1a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d1c:	f7fd f984 	bl	8001028 <HAL_GetTick>
 8003d20:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003d22:	e008      	b.n	8003d36 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d24:	f7fd f980 	bl	8001028 <HAL_GetTick>
 8003d28:	4602      	mov	r2, r0
 8003d2a:	693b      	ldr	r3, [r7, #16]
 8003d2c:	1ad3      	subs	r3, r2, r3
 8003d2e:	2b02      	cmp	r3, #2
 8003d30:	d901      	bls.n	8003d36 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8003d32:	2303      	movs	r3, #3
 8003d34:	e04c      	b.n	8003dd0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003d36:	4b28      	ldr	r3, [pc, #160]	@ (8003dd8 <HAL_RCC_OscConfig+0x618>)
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d1f0      	bne.n	8003d24 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8003d42:	4b25      	ldr	r3, [pc, #148]	@ (8003dd8 <HAL_RCC_OscConfig+0x618>)
 8003d44:	68da      	ldr	r2, [r3, #12]
 8003d46:	4924      	ldr	r1, [pc, #144]	@ (8003dd8 <HAL_RCC_OscConfig+0x618>)
 8003d48:	4b25      	ldr	r3, [pc, #148]	@ (8003de0 <HAL_RCC_OscConfig+0x620>)
 8003d4a:	4013      	ands	r3, r2
 8003d4c:	60cb      	str	r3, [r1, #12]
 8003d4e:	e03e      	b.n	8003dce <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	69db      	ldr	r3, [r3, #28]
 8003d54:	2b01      	cmp	r3, #1
 8003d56:	d101      	bne.n	8003d5c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8003d58:	2301      	movs	r3, #1
 8003d5a:	e039      	b.n	8003dd0 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003d5c:	4b1e      	ldr	r3, [pc, #120]	@ (8003dd8 <HAL_RCC_OscConfig+0x618>)
 8003d5e:	68db      	ldr	r3, [r3, #12]
 8003d60:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d62:	697b      	ldr	r3, [r7, #20]
 8003d64:	f003 0203 	and.w	r2, r3, #3
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	6a1b      	ldr	r3, [r3, #32]
 8003d6c:	429a      	cmp	r2, r3
 8003d6e:	d12c      	bne.n	8003dca <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003d70:	697b      	ldr	r3, [r7, #20]
 8003d72:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d7a:	3b01      	subs	r3, #1
 8003d7c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d7e:	429a      	cmp	r2, r3
 8003d80:	d123      	bne.n	8003dca <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003d82:	697b      	ldr	r3, [r7, #20]
 8003d84:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d8c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003d8e:	429a      	cmp	r2, r3
 8003d90:	d11b      	bne.n	8003dca <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003d92:	697b      	ldr	r3, [r7, #20]
 8003d94:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d9c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003d9e:	429a      	cmp	r2, r3
 8003da0:	d113      	bne.n	8003dca <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003da2:	697b      	ldr	r3, [r7, #20]
 8003da4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dac:	085b      	lsrs	r3, r3, #1
 8003dae:	3b01      	subs	r3, #1
 8003db0:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003db2:	429a      	cmp	r2, r3
 8003db4:	d109      	bne.n	8003dca <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003db6:	697b      	ldr	r3, [r7, #20]
 8003db8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003dc0:	085b      	lsrs	r3, r3, #1
 8003dc2:	3b01      	subs	r3, #1
 8003dc4:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003dc6:	429a      	cmp	r2, r3
 8003dc8:	d001      	beq.n	8003dce <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8003dca:	2301      	movs	r3, #1
 8003dcc:	e000      	b.n	8003dd0 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8003dce:	2300      	movs	r3, #0
}
 8003dd0:	4618      	mov	r0, r3
 8003dd2:	3720      	adds	r7, #32
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	bd80      	pop	{r7, pc}
 8003dd8:	40021000 	.word	0x40021000
 8003ddc:	019f800c 	.word	0x019f800c
 8003de0:	feeefffc 	.word	0xfeeefffc

08003de4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003de4:	b580      	push	{r7, lr}
 8003de6:	b086      	sub	sp, #24
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	6078      	str	r0, [r7, #4]
 8003dec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003dee:	2300      	movs	r3, #0
 8003df0:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d101      	bne.n	8003dfc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003df8:	2301      	movs	r3, #1
 8003dfa:	e11e      	b.n	800403a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003dfc:	4b91      	ldr	r3, [pc, #580]	@ (8004044 <HAL_RCC_ClockConfig+0x260>)
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f003 030f 	and.w	r3, r3, #15
 8003e04:	683a      	ldr	r2, [r7, #0]
 8003e06:	429a      	cmp	r2, r3
 8003e08:	d910      	bls.n	8003e2c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e0a:	4b8e      	ldr	r3, [pc, #568]	@ (8004044 <HAL_RCC_ClockConfig+0x260>)
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f023 020f 	bic.w	r2, r3, #15
 8003e12:	498c      	ldr	r1, [pc, #560]	@ (8004044 <HAL_RCC_ClockConfig+0x260>)
 8003e14:	683b      	ldr	r3, [r7, #0]
 8003e16:	4313      	orrs	r3, r2
 8003e18:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e1a:	4b8a      	ldr	r3, [pc, #552]	@ (8004044 <HAL_RCC_ClockConfig+0x260>)
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f003 030f 	and.w	r3, r3, #15
 8003e22:	683a      	ldr	r2, [r7, #0]
 8003e24:	429a      	cmp	r2, r3
 8003e26:	d001      	beq.n	8003e2c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003e28:	2301      	movs	r3, #1
 8003e2a:	e106      	b.n	800403a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f003 0301 	and.w	r3, r3, #1
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d073      	beq.n	8003f20 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	685b      	ldr	r3, [r3, #4]
 8003e3c:	2b03      	cmp	r3, #3
 8003e3e:	d129      	bne.n	8003e94 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e40:	4b81      	ldr	r3, [pc, #516]	@ (8004048 <HAL_RCC_ClockConfig+0x264>)
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d101      	bne.n	8003e50 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003e4c:	2301      	movs	r3, #1
 8003e4e:	e0f4      	b.n	800403a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003e50:	f000 f99e 	bl	8004190 <RCC_GetSysClockFreqFromPLLSource>
 8003e54:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8003e56:	693b      	ldr	r3, [r7, #16]
 8003e58:	4a7c      	ldr	r2, [pc, #496]	@ (800404c <HAL_RCC_ClockConfig+0x268>)
 8003e5a:	4293      	cmp	r3, r2
 8003e5c:	d93f      	bls.n	8003ede <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003e5e:	4b7a      	ldr	r3, [pc, #488]	@ (8004048 <HAL_RCC_ClockConfig+0x264>)
 8003e60:	689b      	ldr	r3, [r3, #8]
 8003e62:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d009      	beq.n	8003e7e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d033      	beq.n	8003ede <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d12f      	bne.n	8003ede <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003e7e:	4b72      	ldr	r3, [pc, #456]	@ (8004048 <HAL_RCC_ClockConfig+0x264>)
 8003e80:	689b      	ldr	r3, [r3, #8]
 8003e82:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003e86:	4a70      	ldr	r2, [pc, #448]	@ (8004048 <HAL_RCC_ClockConfig+0x264>)
 8003e88:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003e8c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003e8e:	2380      	movs	r3, #128	@ 0x80
 8003e90:	617b      	str	r3, [r7, #20]
 8003e92:	e024      	b.n	8003ede <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	685b      	ldr	r3, [r3, #4]
 8003e98:	2b02      	cmp	r3, #2
 8003e9a:	d107      	bne.n	8003eac <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003e9c:	4b6a      	ldr	r3, [pc, #424]	@ (8004048 <HAL_RCC_ClockConfig+0x264>)
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d109      	bne.n	8003ebc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003ea8:	2301      	movs	r3, #1
 8003eaa:	e0c6      	b.n	800403a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003eac:	4b66      	ldr	r3, [pc, #408]	@ (8004048 <HAL_RCC_ClockConfig+0x264>)
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d101      	bne.n	8003ebc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003eb8:	2301      	movs	r3, #1
 8003eba:	e0be      	b.n	800403a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003ebc:	f000 f8ce 	bl	800405c <HAL_RCC_GetSysClockFreq>
 8003ec0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8003ec2:	693b      	ldr	r3, [r7, #16]
 8003ec4:	4a61      	ldr	r2, [pc, #388]	@ (800404c <HAL_RCC_ClockConfig+0x268>)
 8003ec6:	4293      	cmp	r3, r2
 8003ec8:	d909      	bls.n	8003ede <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003eca:	4b5f      	ldr	r3, [pc, #380]	@ (8004048 <HAL_RCC_ClockConfig+0x264>)
 8003ecc:	689b      	ldr	r3, [r3, #8]
 8003ece:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003ed2:	4a5d      	ldr	r2, [pc, #372]	@ (8004048 <HAL_RCC_ClockConfig+0x264>)
 8003ed4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003ed8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8003eda:	2380      	movs	r3, #128	@ 0x80
 8003edc:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003ede:	4b5a      	ldr	r3, [pc, #360]	@ (8004048 <HAL_RCC_ClockConfig+0x264>)
 8003ee0:	689b      	ldr	r3, [r3, #8]
 8003ee2:	f023 0203 	bic.w	r2, r3, #3
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	685b      	ldr	r3, [r3, #4]
 8003eea:	4957      	ldr	r1, [pc, #348]	@ (8004048 <HAL_RCC_ClockConfig+0x264>)
 8003eec:	4313      	orrs	r3, r2
 8003eee:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ef0:	f7fd f89a 	bl	8001028 <HAL_GetTick>
 8003ef4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ef6:	e00a      	b.n	8003f0e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ef8:	f7fd f896 	bl	8001028 <HAL_GetTick>
 8003efc:	4602      	mov	r2, r0
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	1ad3      	subs	r3, r2, r3
 8003f02:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f06:	4293      	cmp	r3, r2
 8003f08:	d901      	bls.n	8003f0e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8003f0a:	2303      	movs	r3, #3
 8003f0c:	e095      	b.n	800403a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f0e:	4b4e      	ldr	r3, [pc, #312]	@ (8004048 <HAL_RCC_ClockConfig+0x264>)
 8003f10:	689b      	ldr	r3, [r3, #8]
 8003f12:	f003 020c 	and.w	r2, r3, #12
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	685b      	ldr	r3, [r3, #4]
 8003f1a:	009b      	lsls	r3, r3, #2
 8003f1c:	429a      	cmp	r2, r3
 8003f1e:	d1eb      	bne.n	8003ef8 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f003 0302 	and.w	r3, r3, #2
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d023      	beq.n	8003f74 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f003 0304 	and.w	r3, r3, #4
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d005      	beq.n	8003f44 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003f38:	4b43      	ldr	r3, [pc, #268]	@ (8004048 <HAL_RCC_ClockConfig+0x264>)
 8003f3a:	689b      	ldr	r3, [r3, #8]
 8003f3c:	4a42      	ldr	r2, [pc, #264]	@ (8004048 <HAL_RCC_ClockConfig+0x264>)
 8003f3e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003f42:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f003 0308 	and.w	r3, r3, #8
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d007      	beq.n	8003f60 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8003f50:	4b3d      	ldr	r3, [pc, #244]	@ (8004048 <HAL_RCC_ClockConfig+0x264>)
 8003f52:	689b      	ldr	r3, [r3, #8]
 8003f54:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003f58:	4a3b      	ldr	r2, [pc, #236]	@ (8004048 <HAL_RCC_ClockConfig+0x264>)
 8003f5a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003f5e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f60:	4b39      	ldr	r3, [pc, #228]	@ (8004048 <HAL_RCC_ClockConfig+0x264>)
 8003f62:	689b      	ldr	r3, [r3, #8]
 8003f64:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	689b      	ldr	r3, [r3, #8]
 8003f6c:	4936      	ldr	r1, [pc, #216]	@ (8004048 <HAL_RCC_ClockConfig+0x264>)
 8003f6e:	4313      	orrs	r3, r2
 8003f70:	608b      	str	r3, [r1, #8]
 8003f72:	e008      	b.n	8003f86 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003f74:	697b      	ldr	r3, [r7, #20]
 8003f76:	2b80      	cmp	r3, #128	@ 0x80
 8003f78:	d105      	bne.n	8003f86 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003f7a:	4b33      	ldr	r3, [pc, #204]	@ (8004048 <HAL_RCC_ClockConfig+0x264>)
 8003f7c:	689b      	ldr	r3, [r3, #8]
 8003f7e:	4a32      	ldr	r2, [pc, #200]	@ (8004048 <HAL_RCC_ClockConfig+0x264>)
 8003f80:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003f84:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003f86:	4b2f      	ldr	r3, [pc, #188]	@ (8004044 <HAL_RCC_ClockConfig+0x260>)
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f003 030f 	and.w	r3, r3, #15
 8003f8e:	683a      	ldr	r2, [r7, #0]
 8003f90:	429a      	cmp	r2, r3
 8003f92:	d21d      	bcs.n	8003fd0 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f94:	4b2b      	ldr	r3, [pc, #172]	@ (8004044 <HAL_RCC_ClockConfig+0x260>)
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f023 020f 	bic.w	r2, r3, #15
 8003f9c:	4929      	ldr	r1, [pc, #164]	@ (8004044 <HAL_RCC_ClockConfig+0x260>)
 8003f9e:	683b      	ldr	r3, [r7, #0]
 8003fa0:	4313      	orrs	r3, r2
 8003fa2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003fa4:	f7fd f840 	bl	8001028 <HAL_GetTick>
 8003fa8:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003faa:	e00a      	b.n	8003fc2 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003fac:	f7fd f83c 	bl	8001028 <HAL_GetTick>
 8003fb0:	4602      	mov	r2, r0
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	1ad3      	subs	r3, r2, r3
 8003fb6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003fba:	4293      	cmp	r3, r2
 8003fbc:	d901      	bls.n	8003fc2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8003fbe:	2303      	movs	r3, #3
 8003fc0:	e03b      	b.n	800403a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003fc2:	4b20      	ldr	r3, [pc, #128]	@ (8004044 <HAL_RCC_ClockConfig+0x260>)
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f003 030f 	and.w	r3, r3, #15
 8003fca:	683a      	ldr	r2, [r7, #0]
 8003fcc:	429a      	cmp	r2, r3
 8003fce:	d1ed      	bne.n	8003fac <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f003 0304 	and.w	r3, r3, #4
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d008      	beq.n	8003fee <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003fdc:	4b1a      	ldr	r3, [pc, #104]	@ (8004048 <HAL_RCC_ClockConfig+0x264>)
 8003fde:	689b      	ldr	r3, [r3, #8]
 8003fe0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	68db      	ldr	r3, [r3, #12]
 8003fe8:	4917      	ldr	r1, [pc, #92]	@ (8004048 <HAL_RCC_ClockConfig+0x264>)
 8003fea:	4313      	orrs	r3, r2
 8003fec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f003 0308 	and.w	r3, r3, #8
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d009      	beq.n	800400e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003ffa:	4b13      	ldr	r3, [pc, #76]	@ (8004048 <HAL_RCC_ClockConfig+0x264>)
 8003ffc:	689b      	ldr	r3, [r3, #8]
 8003ffe:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	691b      	ldr	r3, [r3, #16]
 8004006:	00db      	lsls	r3, r3, #3
 8004008:	490f      	ldr	r1, [pc, #60]	@ (8004048 <HAL_RCC_ClockConfig+0x264>)
 800400a:	4313      	orrs	r3, r2
 800400c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800400e:	f000 f825 	bl	800405c <HAL_RCC_GetSysClockFreq>
 8004012:	4602      	mov	r2, r0
 8004014:	4b0c      	ldr	r3, [pc, #48]	@ (8004048 <HAL_RCC_ClockConfig+0x264>)
 8004016:	689b      	ldr	r3, [r3, #8]
 8004018:	091b      	lsrs	r3, r3, #4
 800401a:	f003 030f 	and.w	r3, r3, #15
 800401e:	490c      	ldr	r1, [pc, #48]	@ (8004050 <HAL_RCC_ClockConfig+0x26c>)
 8004020:	5ccb      	ldrb	r3, [r1, r3]
 8004022:	f003 031f 	and.w	r3, r3, #31
 8004026:	fa22 f303 	lsr.w	r3, r2, r3
 800402a:	4a0a      	ldr	r2, [pc, #40]	@ (8004054 <HAL_RCC_ClockConfig+0x270>)
 800402c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800402e:	4b0a      	ldr	r3, [pc, #40]	@ (8004058 <HAL_RCC_ClockConfig+0x274>)
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	4618      	mov	r0, r3
 8004034:	f7fc ffac 	bl	8000f90 <HAL_InitTick>
 8004038:	4603      	mov	r3, r0
}
 800403a:	4618      	mov	r0, r3
 800403c:	3718      	adds	r7, #24
 800403e:	46bd      	mov	sp, r7
 8004040:	bd80      	pop	{r7, pc}
 8004042:	bf00      	nop
 8004044:	40022000 	.word	0x40022000
 8004048:	40021000 	.word	0x40021000
 800404c:	04c4b400 	.word	0x04c4b400
 8004050:	0800ad08 	.word	0x0800ad08
 8004054:	20000000 	.word	0x20000000
 8004058:	20000004 	.word	0x20000004

0800405c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800405c:	b480      	push	{r7}
 800405e:	b087      	sub	sp, #28
 8004060:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004062:	4b2c      	ldr	r3, [pc, #176]	@ (8004114 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004064:	689b      	ldr	r3, [r3, #8]
 8004066:	f003 030c 	and.w	r3, r3, #12
 800406a:	2b04      	cmp	r3, #4
 800406c:	d102      	bne.n	8004074 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800406e:	4b2a      	ldr	r3, [pc, #168]	@ (8004118 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004070:	613b      	str	r3, [r7, #16]
 8004072:	e047      	b.n	8004104 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004074:	4b27      	ldr	r3, [pc, #156]	@ (8004114 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004076:	689b      	ldr	r3, [r3, #8]
 8004078:	f003 030c 	and.w	r3, r3, #12
 800407c:	2b08      	cmp	r3, #8
 800407e:	d102      	bne.n	8004086 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004080:	4b26      	ldr	r3, [pc, #152]	@ (800411c <HAL_RCC_GetSysClockFreq+0xc0>)
 8004082:	613b      	str	r3, [r7, #16]
 8004084:	e03e      	b.n	8004104 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8004086:	4b23      	ldr	r3, [pc, #140]	@ (8004114 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004088:	689b      	ldr	r3, [r3, #8]
 800408a:	f003 030c 	and.w	r3, r3, #12
 800408e:	2b0c      	cmp	r3, #12
 8004090:	d136      	bne.n	8004100 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004092:	4b20      	ldr	r3, [pc, #128]	@ (8004114 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004094:	68db      	ldr	r3, [r3, #12]
 8004096:	f003 0303 	and.w	r3, r3, #3
 800409a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800409c:	4b1d      	ldr	r3, [pc, #116]	@ (8004114 <HAL_RCC_GetSysClockFreq+0xb8>)
 800409e:	68db      	ldr	r3, [r3, #12]
 80040a0:	091b      	lsrs	r3, r3, #4
 80040a2:	f003 030f 	and.w	r3, r3, #15
 80040a6:	3301      	adds	r3, #1
 80040a8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	2b03      	cmp	r3, #3
 80040ae:	d10c      	bne.n	80040ca <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80040b0:	4a1a      	ldr	r2, [pc, #104]	@ (800411c <HAL_RCC_GetSysClockFreq+0xc0>)
 80040b2:	68bb      	ldr	r3, [r7, #8]
 80040b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80040b8:	4a16      	ldr	r2, [pc, #88]	@ (8004114 <HAL_RCC_GetSysClockFreq+0xb8>)
 80040ba:	68d2      	ldr	r2, [r2, #12]
 80040bc:	0a12      	lsrs	r2, r2, #8
 80040be:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80040c2:	fb02 f303 	mul.w	r3, r2, r3
 80040c6:	617b      	str	r3, [r7, #20]
      break;
 80040c8:	e00c      	b.n	80040e4 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80040ca:	4a13      	ldr	r2, [pc, #76]	@ (8004118 <HAL_RCC_GetSysClockFreq+0xbc>)
 80040cc:	68bb      	ldr	r3, [r7, #8]
 80040ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80040d2:	4a10      	ldr	r2, [pc, #64]	@ (8004114 <HAL_RCC_GetSysClockFreq+0xb8>)
 80040d4:	68d2      	ldr	r2, [r2, #12]
 80040d6:	0a12      	lsrs	r2, r2, #8
 80040d8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80040dc:	fb02 f303 	mul.w	r3, r2, r3
 80040e0:	617b      	str	r3, [r7, #20]
      break;
 80040e2:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80040e4:	4b0b      	ldr	r3, [pc, #44]	@ (8004114 <HAL_RCC_GetSysClockFreq+0xb8>)
 80040e6:	68db      	ldr	r3, [r3, #12]
 80040e8:	0e5b      	lsrs	r3, r3, #25
 80040ea:	f003 0303 	and.w	r3, r3, #3
 80040ee:	3301      	adds	r3, #1
 80040f0:	005b      	lsls	r3, r3, #1
 80040f2:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80040f4:	697a      	ldr	r2, [r7, #20]
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80040fc:	613b      	str	r3, [r7, #16]
 80040fe:	e001      	b.n	8004104 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8004100:	2300      	movs	r3, #0
 8004102:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004104:	693b      	ldr	r3, [r7, #16]
}
 8004106:	4618      	mov	r0, r3
 8004108:	371c      	adds	r7, #28
 800410a:	46bd      	mov	sp, r7
 800410c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004110:	4770      	bx	lr
 8004112:	bf00      	nop
 8004114:	40021000 	.word	0x40021000
 8004118:	00f42400 	.word	0x00f42400
 800411c:	007a1200 	.word	0x007a1200

08004120 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004120:	b480      	push	{r7}
 8004122:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004124:	4b03      	ldr	r3, [pc, #12]	@ (8004134 <HAL_RCC_GetHCLKFreq+0x14>)
 8004126:	681b      	ldr	r3, [r3, #0]
}
 8004128:	4618      	mov	r0, r3
 800412a:	46bd      	mov	sp, r7
 800412c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004130:	4770      	bx	lr
 8004132:	bf00      	nop
 8004134:	20000000 	.word	0x20000000

08004138 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004138:	b580      	push	{r7, lr}
 800413a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800413c:	f7ff fff0 	bl	8004120 <HAL_RCC_GetHCLKFreq>
 8004140:	4602      	mov	r2, r0
 8004142:	4b06      	ldr	r3, [pc, #24]	@ (800415c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004144:	689b      	ldr	r3, [r3, #8]
 8004146:	0a1b      	lsrs	r3, r3, #8
 8004148:	f003 0307 	and.w	r3, r3, #7
 800414c:	4904      	ldr	r1, [pc, #16]	@ (8004160 <HAL_RCC_GetPCLK1Freq+0x28>)
 800414e:	5ccb      	ldrb	r3, [r1, r3]
 8004150:	f003 031f 	and.w	r3, r3, #31
 8004154:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004158:	4618      	mov	r0, r3
 800415a:	bd80      	pop	{r7, pc}
 800415c:	40021000 	.word	0x40021000
 8004160:	0800ad18 	.word	0x0800ad18

08004164 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004164:	b580      	push	{r7, lr}
 8004166:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004168:	f7ff ffda 	bl	8004120 <HAL_RCC_GetHCLKFreq>
 800416c:	4602      	mov	r2, r0
 800416e:	4b06      	ldr	r3, [pc, #24]	@ (8004188 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004170:	689b      	ldr	r3, [r3, #8]
 8004172:	0adb      	lsrs	r3, r3, #11
 8004174:	f003 0307 	and.w	r3, r3, #7
 8004178:	4904      	ldr	r1, [pc, #16]	@ (800418c <HAL_RCC_GetPCLK2Freq+0x28>)
 800417a:	5ccb      	ldrb	r3, [r1, r3]
 800417c:	f003 031f 	and.w	r3, r3, #31
 8004180:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004184:	4618      	mov	r0, r3
 8004186:	bd80      	pop	{r7, pc}
 8004188:	40021000 	.word	0x40021000
 800418c:	0800ad18 	.word	0x0800ad18

08004190 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004190:	b480      	push	{r7}
 8004192:	b087      	sub	sp, #28
 8004194:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004196:	4b1e      	ldr	r3, [pc, #120]	@ (8004210 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004198:	68db      	ldr	r3, [r3, #12]
 800419a:	f003 0303 	and.w	r3, r3, #3
 800419e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80041a0:	4b1b      	ldr	r3, [pc, #108]	@ (8004210 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80041a2:	68db      	ldr	r3, [r3, #12]
 80041a4:	091b      	lsrs	r3, r3, #4
 80041a6:	f003 030f 	and.w	r3, r3, #15
 80041aa:	3301      	adds	r3, #1
 80041ac:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80041ae:	693b      	ldr	r3, [r7, #16]
 80041b0:	2b03      	cmp	r3, #3
 80041b2:	d10c      	bne.n	80041ce <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80041b4:	4a17      	ldr	r2, [pc, #92]	@ (8004214 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80041bc:	4a14      	ldr	r2, [pc, #80]	@ (8004210 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80041be:	68d2      	ldr	r2, [r2, #12]
 80041c0:	0a12      	lsrs	r2, r2, #8
 80041c2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80041c6:	fb02 f303 	mul.w	r3, r2, r3
 80041ca:	617b      	str	r3, [r7, #20]
    break;
 80041cc:	e00c      	b.n	80041e8 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80041ce:	4a12      	ldr	r2, [pc, #72]	@ (8004218 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80041d6:	4a0e      	ldr	r2, [pc, #56]	@ (8004210 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80041d8:	68d2      	ldr	r2, [r2, #12]
 80041da:	0a12      	lsrs	r2, r2, #8
 80041dc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80041e0:	fb02 f303 	mul.w	r3, r2, r3
 80041e4:	617b      	str	r3, [r7, #20]
    break;
 80041e6:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80041e8:	4b09      	ldr	r3, [pc, #36]	@ (8004210 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80041ea:	68db      	ldr	r3, [r3, #12]
 80041ec:	0e5b      	lsrs	r3, r3, #25
 80041ee:	f003 0303 	and.w	r3, r3, #3
 80041f2:	3301      	adds	r3, #1
 80041f4:	005b      	lsls	r3, r3, #1
 80041f6:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80041f8:	697a      	ldr	r2, [r7, #20]
 80041fa:	68bb      	ldr	r3, [r7, #8]
 80041fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004200:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8004202:	687b      	ldr	r3, [r7, #4]
}
 8004204:	4618      	mov	r0, r3
 8004206:	371c      	adds	r7, #28
 8004208:	46bd      	mov	sp, r7
 800420a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800420e:	4770      	bx	lr
 8004210:	40021000 	.word	0x40021000
 8004214:	007a1200 	.word	0x007a1200
 8004218:	00f42400 	.word	0x00f42400

0800421c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800421c:	b580      	push	{r7, lr}
 800421e:	b086      	sub	sp, #24
 8004220:	af00      	add	r7, sp, #0
 8004222:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004224:	2300      	movs	r3, #0
 8004226:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004228:	2300      	movs	r3, #0
 800422a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004234:	2b00      	cmp	r3, #0
 8004236:	f000 8098 	beq.w	800436a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800423a:	2300      	movs	r3, #0
 800423c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800423e:	4b43      	ldr	r3, [pc, #268]	@ (800434c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004240:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004242:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004246:	2b00      	cmp	r3, #0
 8004248:	d10d      	bne.n	8004266 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800424a:	4b40      	ldr	r3, [pc, #256]	@ (800434c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800424c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800424e:	4a3f      	ldr	r2, [pc, #252]	@ (800434c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004250:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004254:	6593      	str	r3, [r2, #88]	@ 0x58
 8004256:	4b3d      	ldr	r3, [pc, #244]	@ (800434c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004258:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800425a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800425e:	60bb      	str	r3, [r7, #8]
 8004260:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004262:	2301      	movs	r3, #1
 8004264:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004266:	4b3a      	ldr	r3, [pc, #232]	@ (8004350 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	4a39      	ldr	r2, [pc, #228]	@ (8004350 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800426c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004270:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004272:	f7fc fed9 	bl	8001028 <HAL_GetTick>
 8004276:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004278:	e009      	b.n	800428e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800427a:	f7fc fed5 	bl	8001028 <HAL_GetTick>
 800427e:	4602      	mov	r2, r0
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	1ad3      	subs	r3, r2, r3
 8004284:	2b02      	cmp	r3, #2
 8004286:	d902      	bls.n	800428e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8004288:	2303      	movs	r3, #3
 800428a:	74fb      	strb	r3, [r7, #19]
        break;
 800428c:	e005      	b.n	800429a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800428e:	4b30      	ldr	r3, [pc, #192]	@ (8004350 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004296:	2b00      	cmp	r3, #0
 8004298:	d0ef      	beq.n	800427a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800429a:	7cfb      	ldrb	r3, [r7, #19]
 800429c:	2b00      	cmp	r3, #0
 800429e:	d159      	bne.n	8004354 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80042a0:	4b2a      	ldr	r3, [pc, #168]	@ (800434c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80042a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042a6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80042aa:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80042ac:	697b      	ldr	r3, [r7, #20]
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d01e      	beq.n	80042f0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042b6:	697a      	ldr	r2, [r7, #20]
 80042b8:	429a      	cmp	r2, r3
 80042ba:	d019      	beq.n	80042f0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80042bc:	4b23      	ldr	r3, [pc, #140]	@ (800434c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80042be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042c2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80042c6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80042c8:	4b20      	ldr	r3, [pc, #128]	@ (800434c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80042ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042ce:	4a1f      	ldr	r2, [pc, #124]	@ (800434c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80042d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80042d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80042d8:	4b1c      	ldr	r3, [pc, #112]	@ (800434c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80042da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042de:	4a1b      	ldr	r2, [pc, #108]	@ (800434c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80042e0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80042e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80042e8:	4a18      	ldr	r2, [pc, #96]	@ (800434c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80042ea:	697b      	ldr	r3, [r7, #20]
 80042ec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80042f0:	697b      	ldr	r3, [r7, #20]
 80042f2:	f003 0301 	and.w	r3, r3, #1
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d016      	beq.n	8004328 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042fa:	f7fc fe95 	bl	8001028 <HAL_GetTick>
 80042fe:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004300:	e00b      	b.n	800431a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004302:	f7fc fe91 	bl	8001028 <HAL_GetTick>
 8004306:	4602      	mov	r2, r0
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	1ad3      	subs	r3, r2, r3
 800430c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004310:	4293      	cmp	r3, r2
 8004312:	d902      	bls.n	800431a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8004314:	2303      	movs	r3, #3
 8004316:	74fb      	strb	r3, [r7, #19]
            break;
 8004318:	e006      	b.n	8004328 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800431a:	4b0c      	ldr	r3, [pc, #48]	@ (800434c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800431c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004320:	f003 0302 	and.w	r3, r3, #2
 8004324:	2b00      	cmp	r3, #0
 8004326:	d0ec      	beq.n	8004302 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8004328:	7cfb      	ldrb	r3, [r7, #19]
 800432a:	2b00      	cmp	r3, #0
 800432c:	d10b      	bne.n	8004346 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800432e:	4b07      	ldr	r3, [pc, #28]	@ (800434c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004330:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004334:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800433c:	4903      	ldr	r1, [pc, #12]	@ (800434c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800433e:	4313      	orrs	r3, r2
 8004340:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004344:	e008      	b.n	8004358 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004346:	7cfb      	ldrb	r3, [r7, #19]
 8004348:	74bb      	strb	r3, [r7, #18]
 800434a:	e005      	b.n	8004358 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800434c:	40021000 	.word	0x40021000
 8004350:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004354:	7cfb      	ldrb	r3, [r7, #19]
 8004356:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004358:	7c7b      	ldrb	r3, [r7, #17]
 800435a:	2b01      	cmp	r3, #1
 800435c:	d105      	bne.n	800436a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800435e:	4ba7      	ldr	r3, [pc, #668]	@ (80045fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004360:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004362:	4aa6      	ldr	r2, [pc, #664]	@ (80045fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004364:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004368:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f003 0301 	and.w	r3, r3, #1
 8004372:	2b00      	cmp	r3, #0
 8004374:	d00a      	beq.n	800438c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004376:	4ba1      	ldr	r3, [pc, #644]	@ (80045fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004378:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800437c:	f023 0203 	bic.w	r2, r3, #3
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	685b      	ldr	r3, [r3, #4]
 8004384:	499d      	ldr	r1, [pc, #628]	@ (80045fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004386:	4313      	orrs	r3, r2
 8004388:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f003 0302 	and.w	r3, r3, #2
 8004394:	2b00      	cmp	r3, #0
 8004396:	d00a      	beq.n	80043ae <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004398:	4b98      	ldr	r3, [pc, #608]	@ (80045fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800439a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800439e:	f023 020c 	bic.w	r2, r3, #12
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	689b      	ldr	r3, [r3, #8]
 80043a6:	4995      	ldr	r1, [pc, #596]	@ (80045fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043a8:	4313      	orrs	r3, r2
 80043aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f003 0304 	and.w	r3, r3, #4
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d00a      	beq.n	80043d0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80043ba:	4b90      	ldr	r3, [pc, #576]	@ (80045fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043c0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	68db      	ldr	r3, [r3, #12]
 80043c8:	498c      	ldr	r1, [pc, #560]	@ (80045fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043ca:	4313      	orrs	r3, r2
 80043cc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f003 0308 	and.w	r3, r3, #8
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d00a      	beq.n	80043f2 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80043dc:	4b87      	ldr	r3, [pc, #540]	@ (80045fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043e2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	691b      	ldr	r3, [r3, #16]
 80043ea:	4984      	ldr	r1, [pc, #528]	@ (80045fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043ec:	4313      	orrs	r3, r2
 80043ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f003 0310 	and.w	r3, r3, #16
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d00a      	beq.n	8004414 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80043fe:	4b7f      	ldr	r3, [pc, #508]	@ (80045fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004400:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004404:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	695b      	ldr	r3, [r3, #20]
 800440c:	497b      	ldr	r1, [pc, #492]	@ (80045fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800440e:	4313      	orrs	r3, r2
 8004410:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f003 0320 	and.w	r3, r3, #32
 800441c:	2b00      	cmp	r3, #0
 800441e:	d00a      	beq.n	8004436 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004420:	4b76      	ldr	r3, [pc, #472]	@ (80045fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004422:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004426:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	699b      	ldr	r3, [r3, #24]
 800442e:	4973      	ldr	r1, [pc, #460]	@ (80045fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004430:	4313      	orrs	r3, r2
 8004432:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800443e:	2b00      	cmp	r3, #0
 8004440:	d00a      	beq.n	8004458 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004442:	4b6e      	ldr	r3, [pc, #440]	@ (80045fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004444:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004448:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	69db      	ldr	r3, [r3, #28]
 8004450:	496a      	ldr	r1, [pc, #424]	@ (80045fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004452:	4313      	orrs	r3, r2
 8004454:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004460:	2b00      	cmp	r3, #0
 8004462:	d00a      	beq.n	800447a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004464:	4b65      	ldr	r3, [pc, #404]	@ (80045fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004466:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800446a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6a1b      	ldr	r3, [r3, #32]
 8004472:	4962      	ldr	r1, [pc, #392]	@ (80045fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004474:	4313      	orrs	r3, r2
 8004476:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004482:	2b00      	cmp	r3, #0
 8004484:	d00a      	beq.n	800449c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004486:	4b5d      	ldr	r3, [pc, #372]	@ (80045fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004488:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800448c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004494:	4959      	ldr	r1, [pc, #356]	@ (80045fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004496:	4313      	orrs	r3, r2
 8004498:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d00a      	beq.n	80044be <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80044a8:	4b54      	ldr	r3, [pc, #336]	@ (80045fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044aa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80044ae:	f023 0203 	bic.w	r2, r3, #3
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044b6:	4951      	ldr	r1, [pc, #324]	@ (80045fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044b8:	4313      	orrs	r3, r2
 80044ba:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d00a      	beq.n	80044e0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80044ca:	4b4c      	ldr	r3, [pc, #304]	@ (80045fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044d0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044d8:	4948      	ldr	r1, [pc, #288]	@ (80045fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044da:	4313      	orrs	r3, r2
 80044dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d015      	beq.n	8004518 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80044ec:	4b43      	ldr	r3, [pc, #268]	@ (80045fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044f2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044fa:	4940      	ldr	r1, [pc, #256]	@ (80045fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044fc:	4313      	orrs	r3, r2
 80044fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004506:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800450a:	d105      	bne.n	8004518 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800450c:	4b3b      	ldr	r3, [pc, #236]	@ (80045fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800450e:	68db      	ldr	r3, [r3, #12]
 8004510:	4a3a      	ldr	r2, [pc, #232]	@ (80045fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004512:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004516:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004520:	2b00      	cmp	r3, #0
 8004522:	d015      	beq.n	8004550 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004524:	4b35      	ldr	r3, [pc, #212]	@ (80045fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004526:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800452a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004532:	4932      	ldr	r1, [pc, #200]	@ (80045fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004534:	4313      	orrs	r3, r2
 8004536:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800453e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004542:	d105      	bne.n	8004550 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004544:	4b2d      	ldr	r3, [pc, #180]	@ (80045fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004546:	68db      	ldr	r3, [r3, #12]
 8004548:	4a2c      	ldr	r2, [pc, #176]	@ (80045fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800454a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800454e:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004558:	2b00      	cmp	r3, #0
 800455a:	d015      	beq.n	8004588 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800455c:	4b27      	ldr	r3, [pc, #156]	@ (80045fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800455e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004562:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800456a:	4924      	ldr	r1, [pc, #144]	@ (80045fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800456c:	4313      	orrs	r3, r2
 800456e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004576:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800457a:	d105      	bne.n	8004588 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800457c:	4b1f      	ldr	r3, [pc, #124]	@ (80045fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800457e:	68db      	ldr	r3, [r3, #12]
 8004580:	4a1e      	ldr	r2, [pc, #120]	@ (80045fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004582:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004586:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004590:	2b00      	cmp	r3, #0
 8004592:	d015      	beq.n	80045c0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004594:	4b19      	ldr	r3, [pc, #100]	@ (80045fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004596:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800459a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045a2:	4916      	ldr	r1, [pc, #88]	@ (80045fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045a4:	4313      	orrs	r3, r2
 80045a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045ae:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80045b2:	d105      	bne.n	80045c0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80045b4:	4b11      	ldr	r3, [pc, #68]	@ (80045fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045b6:	68db      	ldr	r3, [r3, #12]
 80045b8:	4a10      	ldr	r2, [pc, #64]	@ (80045fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045ba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80045be:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d019      	beq.n	8004600 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80045cc:	4b0b      	ldr	r3, [pc, #44]	@ (80045fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045d2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045da:	4908      	ldr	r1, [pc, #32]	@ (80045fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045dc:	4313      	orrs	r3, r2
 80045de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045e6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80045ea:	d109      	bne.n	8004600 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80045ec:	4b03      	ldr	r3, [pc, #12]	@ (80045fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045ee:	68db      	ldr	r3, [r3, #12]
 80045f0:	4a02      	ldr	r2, [pc, #8]	@ (80045fc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045f2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80045f6:	60d3      	str	r3, [r2, #12]
 80045f8:	e002      	b.n	8004600 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80045fa:	bf00      	nop
 80045fc:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004608:	2b00      	cmp	r3, #0
 800460a:	d015      	beq.n	8004638 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800460c:	4b29      	ldr	r3, [pc, #164]	@ (80046b4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800460e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004612:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800461a:	4926      	ldr	r1, [pc, #152]	@ (80046b4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800461c:	4313      	orrs	r3, r2
 800461e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004626:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800462a:	d105      	bne.n	8004638 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800462c:	4b21      	ldr	r3, [pc, #132]	@ (80046b4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800462e:	68db      	ldr	r3, [r3, #12]
 8004630:	4a20      	ldr	r2, [pc, #128]	@ (80046b4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004632:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004636:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004640:	2b00      	cmp	r3, #0
 8004642:	d015      	beq.n	8004670 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8004644:	4b1b      	ldr	r3, [pc, #108]	@ (80046b4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004646:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800464a:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004652:	4918      	ldr	r1, [pc, #96]	@ (80046b4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004654:	4313      	orrs	r3, r2
 8004656:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800465e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004662:	d105      	bne.n	8004670 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004664:	4b13      	ldr	r3, [pc, #76]	@ (80046b4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004666:	68db      	ldr	r3, [r3, #12]
 8004668:	4a12      	ldr	r2, [pc, #72]	@ (80046b4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800466a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800466e:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004678:	2b00      	cmp	r3, #0
 800467a:	d015      	beq.n	80046a8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800467c:	4b0d      	ldr	r3, [pc, #52]	@ (80046b4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800467e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004682:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800468a:	490a      	ldr	r1, [pc, #40]	@ (80046b4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800468c:	4313      	orrs	r3, r2
 800468e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004696:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800469a:	d105      	bne.n	80046a8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800469c:	4b05      	ldr	r3, [pc, #20]	@ (80046b4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800469e:	68db      	ldr	r3, [r3, #12]
 80046a0:	4a04      	ldr	r2, [pc, #16]	@ (80046b4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80046a2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80046a6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80046a8:	7cbb      	ldrb	r3, [r7, #18]
}
 80046aa:	4618      	mov	r0, r3
 80046ac:	3718      	adds	r7, #24
 80046ae:	46bd      	mov	sp, r7
 80046b0:	bd80      	pop	{r7, pc}
 80046b2:	bf00      	nop
 80046b4:	40021000 	.word	0x40021000

080046b8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80046b8:	b580      	push	{r7, lr}
 80046ba:	b082      	sub	sp, #8
 80046bc:	af00      	add	r7, sp, #0
 80046be:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d101      	bne.n	80046ca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80046c6:	2301      	movs	r3, #1
 80046c8:	e042      	b.n	8004750 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d106      	bne.n	80046e2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2200      	movs	r2, #0
 80046d8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80046dc:	6878      	ldr	r0, [r7, #4]
 80046de:	f7fc f993 	bl	8000a08 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	2224      	movs	r2, #36	@ 0x24
 80046e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	681a      	ldr	r2, [r3, #0]
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f022 0201 	bic.w	r2, r2, #1
 80046f8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d002      	beq.n	8004708 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004702:	6878      	ldr	r0, [r7, #4]
 8004704:	f001 f81c 	bl	8005740 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004708:	6878      	ldr	r0, [r7, #4]
 800470a:	f000 fd1d 	bl	8005148 <UART_SetConfig>
 800470e:	4603      	mov	r3, r0
 8004710:	2b01      	cmp	r3, #1
 8004712:	d101      	bne.n	8004718 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004714:	2301      	movs	r3, #1
 8004716:	e01b      	b.n	8004750 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	685a      	ldr	r2, [r3, #4]
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004726:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	689a      	ldr	r2, [r3, #8]
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004736:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	681a      	ldr	r2, [r3, #0]
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f042 0201 	orr.w	r2, r2, #1
 8004746:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004748:	6878      	ldr	r0, [r7, #4]
 800474a:	f001 f89b 	bl	8005884 <UART_CheckIdleState>
 800474e:	4603      	mov	r3, r0
}
 8004750:	4618      	mov	r0, r3
 8004752:	3708      	adds	r7, #8
 8004754:	46bd      	mov	sp, r7
 8004756:	bd80      	pop	{r7, pc}

08004758 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8004758:	b580      	push	{r7, lr}
 800475a:	b08a      	sub	sp, #40	@ 0x28
 800475c:	af00      	add	r7, sp, #0
 800475e:	60f8      	str	r0, [r7, #12]
 8004760:	60b9      	str	r1, [r7, #8]
 8004762:	4613      	mov	r3, r2
 8004764:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800476c:	2b20      	cmp	r3, #32
 800476e:	d167      	bne.n	8004840 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8004770:	68bb      	ldr	r3, [r7, #8]
 8004772:	2b00      	cmp	r3, #0
 8004774:	d002      	beq.n	800477c <HAL_UART_Transmit_DMA+0x24>
 8004776:	88fb      	ldrh	r3, [r7, #6]
 8004778:	2b00      	cmp	r3, #0
 800477a:	d101      	bne.n	8004780 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800477c:	2301      	movs	r3, #1
 800477e:	e060      	b.n	8004842 <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	68ba      	ldr	r2, [r7, #8]
 8004784:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	88fa      	ldrh	r2, [r7, #6]
 800478a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	88fa      	ldrh	r2, [r7, #6]
 8004792:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	2200      	movs	r2, #0
 800479a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	2221      	movs	r2, #33	@ 0x21
 80047a2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d028      	beq.n	8004800 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80047b2:	4a26      	ldr	r2, [pc, #152]	@ (800484c <HAL_UART_Transmit_DMA+0xf4>)
 80047b4:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80047ba:	4a25      	ldr	r2, [pc, #148]	@ (8004850 <HAL_UART_Transmit_DMA+0xf8>)
 80047bc:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80047c2:	4a24      	ldr	r2, [pc, #144]	@ (8004854 <HAL_UART_Transmit_DMA+0xfc>)
 80047c4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80047ca:	2200      	movs	r2, #0
 80047cc:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80047d6:	4619      	mov	r1, r3
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	3328      	adds	r3, #40	@ 0x28
 80047de:	461a      	mov	r2, r3
 80047e0:	88fb      	ldrh	r3, [r7, #6]
 80047e2:	f7fc fe07 	bl	80013f4 <HAL_DMA_Start_IT>
 80047e6:	4603      	mov	r3, r0
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d009      	beq.n	8004800 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	2210      	movs	r2, #16
 80047f0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	2220      	movs	r2, #32
 80047f8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 80047fc:	2301      	movs	r3, #1
 80047fe:	e020      	b.n	8004842 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	2240      	movs	r2, #64	@ 0x40
 8004806:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	3308      	adds	r3, #8
 800480e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004810:	697b      	ldr	r3, [r7, #20]
 8004812:	e853 3f00 	ldrex	r3, [r3]
 8004816:	613b      	str	r3, [r7, #16]
   return(result);
 8004818:	693b      	ldr	r3, [r7, #16]
 800481a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800481e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	3308      	adds	r3, #8
 8004826:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004828:	623a      	str	r2, [r7, #32]
 800482a:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800482c:	69f9      	ldr	r1, [r7, #28]
 800482e:	6a3a      	ldr	r2, [r7, #32]
 8004830:	e841 2300 	strex	r3, r2, [r1]
 8004834:	61bb      	str	r3, [r7, #24]
   return(result);
 8004836:	69bb      	ldr	r3, [r7, #24]
 8004838:	2b00      	cmp	r3, #0
 800483a:	d1e5      	bne.n	8004808 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800483c:	2300      	movs	r3, #0
 800483e:	e000      	b.n	8004842 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8004840:	2302      	movs	r3, #2
  }
}
 8004842:	4618      	mov	r0, r3
 8004844:	3728      	adds	r7, #40	@ 0x28
 8004846:	46bd      	mov	sp, r7
 8004848:	bd80      	pop	{r7, pc}
 800484a:	bf00      	nop
 800484c:	08005d4f 	.word	0x08005d4f
 8004850:	08005de9 	.word	0x08005de9
 8004854:	08005f6f 	.word	0x08005f6f

08004858 <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 8004858:	b580      	push	{r7, lr}
 800485a:	b0a0      	sub	sp, #128	@ 0x80
 800485c:	af00      	add	r7, sp, #0
 800485e:	6078      	str	r0, [r7, #4]
  /* Disable TXE, TC, RXNE, PE, RXFT, TXFT and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004866:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004868:	e853 3f00 	ldrex	r3, [r3]
 800486c:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800486e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004870:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
 8004874:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	461a      	mov	r2, r3
 800487c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800487e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004880:	667a      	str	r2, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004882:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8004884:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8004886:	e841 2300 	strex	r3, r2, [r1]
 800488a:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800488c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800488e:	2b00      	cmp	r3, #0
 8004890:	d1e6      	bne.n	8004860 <HAL_UART_Abort+0x8>
                                          USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	3308      	adds	r3, #8
 8004898:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800489a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800489c:	e853 3f00 	ldrex	r3, [r3]
 80048a0:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80048a2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80048a4:	f023 5384 	bic.w	r3, r3, #276824064	@ 0x10800000
 80048a8:	f023 0301 	bic.w	r3, r3, #1
 80048ac:	67bb      	str	r3, [r7, #120]	@ 0x78
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	3308      	adds	r3, #8
 80048b4:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 80048b6:	657a      	str	r2, [r7, #84]	@ 0x54
 80048b8:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048ba:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80048bc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80048be:	e841 2300 	strex	r3, r2, [r1]
 80048c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80048c4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d1e3      	bne.n	8004892 <HAL_UART_Abort+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80048ce:	2b01      	cmp	r3, #1
 80048d0:	d118      	bne.n	8004904 <HAL_UART_Abort+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80048da:	e853 3f00 	ldrex	r3, [r3]
 80048de:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80048e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048e2:	f023 0310 	bic.w	r3, r3, #16
 80048e6:	677b      	str	r3, [r7, #116]	@ 0x74
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	461a      	mov	r2, r3
 80048ee:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80048f0:	643b      	str	r3, [r7, #64]	@ 0x40
 80048f2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048f4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80048f6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80048f8:	e841 2300 	strex	r3, r2, [r1]
 80048fc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80048fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004900:	2b00      	cmp	r3, #0
 8004902:	d1e6      	bne.n	80048d2 <HAL_UART_Abort+0x7a>
  }

  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	689b      	ldr	r3, [r3, #8]
 800490a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800490e:	2b80      	cmp	r3, #128	@ 0x80
 8004910:	d137      	bne.n	8004982 <HAL_UART_Abort+0x12a>
  {
    /* Disable the UART DMA Tx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	3308      	adds	r3, #8
 8004918:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800491a:	6a3b      	ldr	r3, [r7, #32]
 800491c:	e853 3f00 	ldrex	r3, [r3]
 8004920:	61fb      	str	r3, [r7, #28]
   return(result);
 8004922:	69fb      	ldr	r3, [r7, #28]
 8004924:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004928:	673b      	str	r3, [r7, #112]	@ 0x70
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	3308      	adds	r3, #8
 8004930:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8004932:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004934:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004936:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004938:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800493a:	e841 2300 	strex	r3, r2, [r1]
 800493e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004940:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004942:	2b00      	cmp	r3, #0
 8004944:	d1e5      	bne.n	8004912 <HAL_UART_Abort+0xba>

    /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800494a:	2b00      	cmp	r3, #0
 800494c:	d019      	beq.n	8004982 <HAL_UART_Abort+0x12a>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004952:	2200      	movs	r2, #0
 8004954:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800495a:	4618      	mov	r0, r3
 800495c:	f7fc fdc5 	bl	80014ea <HAL_DMA_Abort>
 8004960:	4603      	mov	r3, r0
 8004962:	2b00      	cmp	r3, #0
 8004964:	d00d      	beq.n	8004982 <HAL_UART_Abort+0x12a>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800496a:	4618      	mov	r0, r3
 800496c:	f7fc ff2c 	bl	80017c8 <HAL_DMA_GetError>
 8004970:	4603      	mov	r3, r0
 8004972:	2b20      	cmp	r3, #32
 8004974:	d105      	bne.n	8004982 <HAL_UART_Abort+0x12a>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	2210      	movs	r2, #16
 800497a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 800497e:	2303      	movs	r3, #3
 8004980:	e073      	b.n	8004a6a <HAL_UART_Abort+0x212>
      }
    }
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	689b      	ldr	r3, [r3, #8]
 8004988:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800498c:	2b40      	cmp	r3, #64	@ 0x40
 800498e:	d13b      	bne.n	8004a08 <HAL_UART_Abort+0x1b0>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	3308      	adds	r3, #8
 8004996:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	e853 3f00 	ldrex	r3, [r3]
 800499e:	60bb      	str	r3, [r7, #8]
   return(result);
 80049a0:	68bb      	ldr	r3, [r7, #8]
 80049a2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80049a6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	3308      	adds	r3, #8
 80049ae:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80049b0:	61ba      	str	r2, [r7, #24]
 80049b2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049b4:	6979      	ldr	r1, [r7, #20]
 80049b6:	69ba      	ldr	r2, [r7, #24]
 80049b8:	e841 2300 	strex	r3, r2, [r1]
 80049bc:	613b      	str	r3, [r7, #16]
   return(result);
 80049be:	693b      	ldr	r3, [r7, #16]
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d1e5      	bne.n	8004990 <HAL_UART_Abort+0x138>

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d01c      	beq.n	8004a08 <HAL_UART_Abort+0x1b0>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80049d4:	2200      	movs	r2, #0
 80049d6:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80049de:	4618      	mov	r0, r3
 80049e0:	f7fc fd83 	bl	80014ea <HAL_DMA_Abort>
 80049e4:	4603      	mov	r3, r0
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d00e      	beq.n	8004a08 <HAL_UART_Abort+0x1b0>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80049f0:	4618      	mov	r0, r3
 80049f2:	f7fc fee9 	bl	80017c8 <HAL_DMA_GetError>
 80049f6:	4603      	mov	r3, r0
 80049f8:	2b20      	cmp	r3, #32
 80049fa:	d105      	bne.n	8004a08 <HAL_UART_Abort+0x1b0>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	2210      	movs	r2, #16
 8004a00:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 8004a04:	2303      	movs	r3, #3
 8004a06:	e030      	b.n	8004a6a <HAL_UART_Abort+0x212>
      }
    }
  }

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0U;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2200      	movs	r2, #0
 8004a0c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
  huart->RxXferCount = 0U;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	2200      	movs	r2, #0
 8004a14:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	220f      	movs	r2, #15
 8004a1e:	621a      	str	r2, [r3, #32]

  /* Flush the whole TX FIFO (if needed) */
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004a24:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004a28:	d107      	bne.n	8004a3a <HAL_UART_Abort+0x1e2>
  {
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	699a      	ldr	r2, [r3, #24]
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f042 0210 	orr.w	r2, r2, #16
 8004a38:	619a      	str	r2, [r3, #24]
  }

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	699a      	ldr	r2, [r3, #24]
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f042 0208 	orr.w	r2, r2, #8
 8004a48:	619a      	str	r2, [r3, #24]

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	2220      	movs	r2, #32
 8004a4e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	2220      	movs	r2, #32
 8004a56:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	2200      	movs	r2, #0
 8004a5e:	66da      	str	r2, [r3, #108]	@ 0x6c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2200      	movs	r2, #0
 8004a64:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  return HAL_OK;
 8004a68:	2300      	movs	r3, #0
}
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	3780      	adds	r7, #128	@ 0x80
 8004a6e:	46bd      	mov	sp, r7
 8004a70:	bd80      	pop	{r7, pc}
	...

08004a74 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004a74:	b580      	push	{r7, lr}
 8004a76:	b0ba      	sub	sp, #232	@ 0xe8
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	69db      	ldr	r3, [r3, #28]
 8004a82:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	689b      	ldr	r3, [r3, #8]
 8004a96:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004a9a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8004a9e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8004aa2:	4013      	ands	r3, r2
 8004aa4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8004aa8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d11b      	bne.n	8004ae8 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8004ab0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004ab4:	f003 0320 	and.w	r3, r3, #32
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d015      	beq.n	8004ae8 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8004abc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004ac0:	f003 0320 	and.w	r3, r3, #32
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d105      	bne.n	8004ad4 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8004ac8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004acc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d009      	beq.n	8004ae8 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	f000 8300 	beq.w	80050de <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ae2:	6878      	ldr	r0, [r7, #4]
 8004ae4:	4798      	blx	r3
      }
      return;
 8004ae6:	e2fa      	b.n	80050de <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8004ae8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	f000 8123 	beq.w	8004d38 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8004af2:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8004af6:	4b8d      	ldr	r3, [pc, #564]	@ (8004d2c <HAL_UART_IRQHandler+0x2b8>)
 8004af8:	4013      	ands	r3, r2
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d106      	bne.n	8004b0c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8004afe:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8004b02:	4b8b      	ldr	r3, [pc, #556]	@ (8004d30 <HAL_UART_IRQHandler+0x2bc>)
 8004b04:	4013      	ands	r3, r2
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	f000 8116 	beq.w	8004d38 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004b0c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004b10:	f003 0301 	and.w	r3, r3, #1
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d011      	beq.n	8004b3c <HAL_UART_IRQHandler+0xc8>
 8004b18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004b1c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d00b      	beq.n	8004b3c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	2201      	movs	r2, #1
 8004b2a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b32:	f043 0201 	orr.w	r2, r3, #1
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004b3c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004b40:	f003 0302 	and.w	r3, r3, #2
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d011      	beq.n	8004b6c <HAL_UART_IRQHandler+0xf8>
 8004b48:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004b4c:	f003 0301 	and.w	r3, r3, #1
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d00b      	beq.n	8004b6c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	2202      	movs	r2, #2
 8004b5a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b62:	f043 0204 	orr.w	r2, r3, #4
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004b6c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004b70:	f003 0304 	and.w	r3, r3, #4
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d011      	beq.n	8004b9c <HAL_UART_IRQHandler+0x128>
 8004b78:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004b7c:	f003 0301 	and.w	r3, r3, #1
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d00b      	beq.n	8004b9c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	2204      	movs	r2, #4
 8004b8a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b92:	f043 0202 	orr.w	r2, r3, #2
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004b9c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004ba0:	f003 0308 	and.w	r3, r3, #8
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d017      	beq.n	8004bd8 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8004ba8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004bac:	f003 0320 	and.w	r3, r3, #32
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d105      	bne.n	8004bc0 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8004bb4:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8004bb8:	4b5c      	ldr	r3, [pc, #368]	@ (8004d2c <HAL_UART_IRQHandler+0x2b8>)
 8004bba:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d00b      	beq.n	8004bd8 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	2208      	movs	r2, #8
 8004bc6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004bce:	f043 0208 	orr.w	r2, r3, #8
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004bd8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004bdc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d012      	beq.n	8004c0a <HAL_UART_IRQHandler+0x196>
 8004be4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004be8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d00c      	beq.n	8004c0a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004bf8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c00:	f043 0220 	orr.w	r2, r3, #32
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	f000 8266 	beq.w	80050e2 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8004c16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c1a:	f003 0320 	and.w	r3, r3, #32
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d013      	beq.n	8004c4a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8004c22:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004c26:	f003 0320 	and.w	r3, r3, #32
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d105      	bne.n	8004c3a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8004c2e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004c32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d007      	beq.n	8004c4a <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d003      	beq.n	8004c4a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c46:	6878      	ldr	r0, [r7, #4]
 8004c48:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c50:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	689b      	ldr	r3, [r3, #8]
 8004c5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c5e:	2b40      	cmp	r3, #64	@ 0x40
 8004c60:	d005      	beq.n	8004c6e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004c62:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004c66:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d054      	beq.n	8004d18 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004c6e:	6878      	ldr	r0, [r7, #4]
 8004c70:	f001 f807 	bl	8005c82 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	689b      	ldr	r3, [r3, #8]
 8004c7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c7e:	2b40      	cmp	r3, #64	@ 0x40
 8004c80:	d146      	bne.n	8004d10 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	3308      	adds	r3, #8
 8004c88:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c8c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004c90:	e853 3f00 	ldrex	r3, [r3]
 8004c94:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004c98:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004c9c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004ca0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	3308      	adds	r3, #8
 8004caa:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004cae:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004cb2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cb6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004cba:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004cbe:	e841 2300 	strex	r3, r2, [r1]
 8004cc2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004cc6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d1d9      	bne.n	8004c82 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d017      	beq.n	8004d08 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004cde:	4a15      	ldr	r2, [pc, #84]	@ (8004d34 <HAL_UART_IRQHandler+0x2c0>)
 8004ce0:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004ce8:	4618      	mov	r0, r3
 8004cea:	f7fc fc57 	bl	800159c <HAL_DMA_Abort_IT>
 8004cee:	4603      	mov	r3, r0
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d019      	beq.n	8004d28 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004cfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cfc:	687a      	ldr	r2, [r7, #4]
 8004cfe:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8004d02:	4610      	mov	r0, r2
 8004d04:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d06:	e00f      	b.n	8004d28 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004d08:	6878      	ldr	r0, [r7, #4]
 8004d0a:	f000 fa13 	bl	8005134 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d0e:	e00b      	b.n	8004d28 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004d10:	6878      	ldr	r0, [r7, #4]
 8004d12:	f000 fa0f 	bl	8005134 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d16:	e007      	b.n	8004d28 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004d18:	6878      	ldr	r0, [r7, #4]
 8004d1a:	f000 fa0b 	bl	8005134 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	2200      	movs	r2, #0
 8004d22:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8004d26:	e1dc      	b.n	80050e2 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d28:	bf00      	nop
    return;
 8004d2a:	e1da      	b.n	80050e2 <HAL_UART_IRQHandler+0x66e>
 8004d2c:	10000001 	.word	0x10000001
 8004d30:	04000120 	.word	0x04000120
 8004d34:	08005fef 	.word	0x08005fef

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004d3c:	2b01      	cmp	r3, #1
 8004d3e:	f040 8170 	bne.w	8005022 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004d42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d46:	f003 0310 	and.w	r3, r3, #16
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	f000 8169 	beq.w	8005022 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004d50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004d54:	f003 0310 	and.w	r3, r3, #16
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	f000 8162 	beq.w	8005022 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	2210      	movs	r2, #16
 8004d64:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	689b      	ldr	r3, [r3, #8]
 8004d6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d70:	2b40      	cmp	r3, #64	@ 0x40
 8004d72:	f040 80d8 	bne.w	8004f26 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	685b      	ldr	r3, [r3, #4]
 8004d80:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004d84:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	f000 80af 	beq.w	8004eec <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004d94:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004d98:	429a      	cmp	r2, r3
 8004d9a:	f080 80a7 	bcs.w	8004eec <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004da4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f003 0320 	and.w	r3, r3, #32
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	f040 8087 	bne.w	8004eca <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dc4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004dc8:	e853 3f00 	ldrex	r3, [r3]
 8004dcc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004dd0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004dd4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004dd8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	461a      	mov	r2, r3
 8004de2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004de6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004dea:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dee:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004df2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004df6:	e841 2300 	strex	r3, r2, [r1]
 8004dfa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004dfe:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d1da      	bne.n	8004dbc <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	3308      	adds	r3, #8
 8004e0c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e0e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004e10:	e853 3f00 	ldrex	r3, [r3]
 8004e14:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004e16:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004e18:	f023 0301 	bic.w	r3, r3, #1
 8004e1c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	3308      	adds	r3, #8
 8004e26:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004e2a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004e2e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e30:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004e32:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004e36:	e841 2300 	strex	r3, r2, [r1]
 8004e3a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004e3c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d1e1      	bne.n	8004e06 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	3308      	adds	r3, #8
 8004e48:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e4a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004e4c:	e853 3f00 	ldrex	r3, [r3]
 8004e50:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004e52:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004e54:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004e58:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	3308      	adds	r3, #8
 8004e62:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004e66:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004e68:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e6a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004e6c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004e6e:	e841 2300 	strex	r3, r2, [r1]
 8004e72:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004e74:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d1e3      	bne.n	8004e42 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	2220      	movs	r2, #32
 8004e7e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	2200      	movs	r2, #0
 8004e86:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e8e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004e90:	e853 3f00 	ldrex	r3, [r3]
 8004e94:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004e96:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004e98:	f023 0310 	bic.w	r3, r3, #16
 8004e9c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	461a      	mov	r2, r3
 8004ea6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004eaa:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004eac:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004eae:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004eb0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004eb2:	e841 2300 	strex	r3, r2, [r1]
 8004eb6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004eb8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d1e4      	bne.n	8004e88 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004ec4:	4618      	mov	r0, r3
 8004ec6:	f7fc fb10 	bl	80014ea <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	2202      	movs	r2, #2
 8004ece:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004edc:	b29b      	uxth	r3, r3
 8004ede:	1ad3      	subs	r3, r2, r3
 8004ee0:	b29b      	uxth	r3, r3
 8004ee2:	4619      	mov	r1, r3
 8004ee4:	6878      	ldr	r0, [r7, #4]
 8004ee6:	f7fb ffad 	bl	8000e44 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004eea:	e0fc      	b.n	80050e6 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004ef2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004ef6:	429a      	cmp	r2, r3
 8004ef8:	f040 80f5 	bne.w	80050e6 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	f003 0320 	and.w	r3, r3, #32
 8004f0a:	2b20      	cmp	r3, #32
 8004f0c:	f040 80eb 	bne.w	80050e6 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2202      	movs	r2, #2
 8004f14:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004f1c:	4619      	mov	r1, r3
 8004f1e:	6878      	ldr	r0, [r7, #4]
 8004f20:	f7fb ff90 	bl	8000e44 <HAL_UARTEx_RxEventCallback>
      return;
 8004f24:	e0df      	b.n	80050e6 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004f32:	b29b      	uxth	r3, r3
 8004f34:	1ad3      	subs	r3, r2, r3
 8004f36:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004f40:	b29b      	uxth	r3, r3
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	f000 80d1 	beq.w	80050ea <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8004f48:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	f000 80cc 	beq.w	80050ea <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f5a:	e853 3f00 	ldrex	r3, [r3]
 8004f5e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004f60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f62:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004f66:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	461a      	mov	r2, r3
 8004f70:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004f74:	647b      	str	r3, [r7, #68]	@ 0x44
 8004f76:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f78:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004f7a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004f7c:	e841 2300 	strex	r3, r2, [r1]
 8004f80:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004f82:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d1e4      	bne.n	8004f52 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	3308      	adds	r3, #8
 8004f8e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f92:	e853 3f00 	ldrex	r3, [r3]
 8004f96:	623b      	str	r3, [r7, #32]
   return(result);
 8004f98:	6a3b      	ldr	r3, [r7, #32]
 8004f9a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004f9e:	f023 0301 	bic.w	r3, r3, #1
 8004fa2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	3308      	adds	r3, #8
 8004fac:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004fb0:	633a      	str	r2, [r7, #48]	@ 0x30
 8004fb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fb4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004fb6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004fb8:	e841 2300 	strex	r3, r2, [r1]
 8004fbc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004fbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d1e1      	bne.n	8004f88 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	2220      	movs	r2, #32
 8004fc8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2200      	movs	r2, #0
 8004fd0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	2200      	movs	r2, #0
 8004fd6:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fde:	693b      	ldr	r3, [r7, #16]
 8004fe0:	e853 3f00 	ldrex	r3, [r3]
 8004fe4:	60fb      	str	r3, [r7, #12]
   return(result);
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	f023 0310 	bic.w	r3, r3, #16
 8004fec:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	461a      	mov	r2, r3
 8004ff6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004ffa:	61fb      	str	r3, [r7, #28]
 8004ffc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ffe:	69b9      	ldr	r1, [r7, #24]
 8005000:	69fa      	ldr	r2, [r7, #28]
 8005002:	e841 2300 	strex	r3, r2, [r1]
 8005006:	617b      	str	r3, [r7, #20]
   return(result);
 8005008:	697b      	ldr	r3, [r7, #20]
 800500a:	2b00      	cmp	r3, #0
 800500c:	d1e4      	bne.n	8004fd8 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	2202      	movs	r2, #2
 8005012:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005014:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005018:	4619      	mov	r1, r3
 800501a:	6878      	ldr	r0, [r7, #4]
 800501c:	f7fb ff12 	bl	8000e44 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005020:	e063      	b.n	80050ea <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005022:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005026:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800502a:	2b00      	cmp	r3, #0
 800502c:	d00e      	beq.n	800504c <HAL_UART_IRQHandler+0x5d8>
 800502e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005032:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005036:	2b00      	cmp	r3, #0
 8005038:	d008      	beq.n	800504c <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8005042:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005044:	6878      	ldr	r0, [r7, #4]
 8005046:	f001 f80f 	bl	8006068 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800504a:	e051      	b.n	80050f0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800504c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005050:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005054:	2b00      	cmp	r3, #0
 8005056:	d014      	beq.n	8005082 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8005058:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800505c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005060:	2b00      	cmp	r3, #0
 8005062:	d105      	bne.n	8005070 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8005064:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005068:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800506c:	2b00      	cmp	r3, #0
 800506e:	d008      	beq.n	8005082 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005074:	2b00      	cmp	r3, #0
 8005076:	d03a      	beq.n	80050ee <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800507c:	6878      	ldr	r0, [r7, #4]
 800507e:	4798      	blx	r3
    }
    return;
 8005080:	e035      	b.n	80050ee <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005082:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005086:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800508a:	2b00      	cmp	r3, #0
 800508c:	d009      	beq.n	80050a2 <HAL_UART_IRQHandler+0x62e>
 800508e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005092:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005096:	2b00      	cmp	r3, #0
 8005098:	d003      	beq.n	80050a2 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800509a:	6878      	ldr	r0, [r7, #4]
 800509c:	f000 ffb9 	bl	8006012 <UART_EndTransmit_IT>
    return;
 80050a0:	e026      	b.n	80050f0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80050a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80050a6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d009      	beq.n	80050c2 <HAL_UART_IRQHandler+0x64e>
 80050ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80050b2:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d003      	beq.n	80050c2 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80050ba:	6878      	ldr	r0, [r7, #4]
 80050bc:	f000 ffe8 	bl	8006090 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80050c0:	e016      	b.n	80050f0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80050c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80050c6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d010      	beq.n	80050f0 <HAL_UART_IRQHandler+0x67c>
 80050ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	da0c      	bge.n	80050f0 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80050d6:	6878      	ldr	r0, [r7, #4]
 80050d8:	f000 ffd0 	bl	800607c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80050dc:	e008      	b.n	80050f0 <HAL_UART_IRQHandler+0x67c>
      return;
 80050de:	bf00      	nop
 80050e0:	e006      	b.n	80050f0 <HAL_UART_IRQHandler+0x67c>
    return;
 80050e2:	bf00      	nop
 80050e4:	e004      	b.n	80050f0 <HAL_UART_IRQHandler+0x67c>
      return;
 80050e6:	bf00      	nop
 80050e8:	e002      	b.n	80050f0 <HAL_UART_IRQHandler+0x67c>
      return;
 80050ea:	bf00      	nop
 80050ec:	e000      	b.n	80050f0 <HAL_UART_IRQHandler+0x67c>
    return;
 80050ee:	bf00      	nop
  }
}
 80050f0:	37e8      	adds	r7, #232	@ 0xe8
 80050f2:	46bd      	mov	sp, r7
 80050f4:	bd80      	pop	{r7, pc}
 80050f6:	bf00      	nop

080050f8 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80050f8:	b480      	push	{r7}
 80050fa:	b083      	sub	sp, #12
 80050fc:	af00      	add	r7, sp, #0
 80050fe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8005100:	bf00      	nop
 8005102:	370c      	adds	r7, #12
 8005104:	46bd      	mov	sp, r7
 8005106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800510a:	4770      	bx	lr

0800510c <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800510c:	b480      	push	{r7}
 800510e:	b083      	sub	sp, #12
 8005110:	af00      	add	r7, sp, #0
 8005112:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8005114:	bf00      	nop
 8005116:	370c      	adds	r7, #12
 8005118:	46bd      	mov	sp, r7
 800511a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800511e:	4770      	bx	lr

08005120 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005120:	b480      	push	{r7}
 8005122:	b083      	sub	sp, #12
 8005124:	af00      	add	r7, sp, #0
 8005126:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8005128:	bf00      	nop
 800512a:	370c      	adds	r7, #12
 800512c:	46bd      	mov	sp, r7
 800512e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005132:	4770      	bx	lr

08005134 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005134:	b480      	push	{r7}
 8005136:	b083      	sub	sp, #12
 8005138:	af00      	add	r7, sp, #0
 800513a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800513c:	bf00      	nop
 800513e:	370c      	adds	r7, #12
 8005140:	46bd      	mov	sp, r7
 8005142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005146:	4770      	bx	lr

08005148 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005148:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800514c:	b08c      	sub	sp, #48	@ 0x30
 800514e:	af00      	add	r7, sp, #0
 8005150:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005152:	2300      	movs	r3, #0
 8005154:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005158:	697b      	ldr	r3, [r7, #20]
 800515a:	689a      	ldr	r2, [r3, #8]
 800515c:	697b      	ldr	r3, [r7, #20]
 800515e:	691b      	ldr	r3, [r3, #16]
 8005160:	431a      	orrs	r2, r3
 8005162:	697b      	ldr	r3, [r7, #20]
 8005164:	695b      	ldr	r3, [r3, #20]
 8005166:	431a      	orrs	r2, r3
 8005168:	697b      	ldr	r3, [r7, #20]
 800516a:	69db      	ldr	r3, [r3, #28]
 800516c:	4313      	orrs	r3, r2
 800516e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005170:	697b      	ldr	r3, [r7, #20]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	681a      	ldr	r2, [r3, #0]
 8005176:	4baa      	ldr	r3, [pc, #680]	@ (8005420 <UART_SetConfig+0x2d8>)
 8005178:	4013      	ands	r3, r2
 800517a:	697a      	ldr	r2, [r7, #20]
 800517c:	6812      	ldr	r2, [r2, #0]
 800517e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005180:	430b      	orrs	r3, r1
 8005182:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005184:	697b      	ldr	r3, [r7, #20]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	685b      	ldr	r3, [r3, #4]
 800518a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800518e:	697b      	ldr	r3, [r7, #20]
 8005190:	68da      	ldr	r2, [r3, #12]
 8005192:	697b      	ldr	r3, [r7, #20]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	430a      	orrs	r2, r1
 8005198:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800519a:	697b      	ldr	r3, [r7, #20]
 800519c:	699b      	ldr	r3, [r3, #24]
 800519e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80051a0:	697b      	ldr	r3, [r7, #20]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	4a9f      	ldr	r2, [pc, #636]	@ (8005424 <UART_SetConfig+0x2dc>)
 80051a6:	4293      	cmp	r3, r2
 80051a8:	d004      	beq.n	80051b4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80051aa:	697b      	ldr	r3, [r7, #20]
 80051ac:	6a1b      	ldr	r3, [r3, #32]
 80051ae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80051b0:	4313      	orrs	r3, r2
 80051b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80051b4:	697b      	ldr	r3, [r7, #20]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	689b      	ldr	r3, [r3, #8]
 80051ba:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80051be:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80051c2:	697a      	ldr	r2, [r7, #20]
 80051c4:	6812      	ldr	r2, [r2, #0]
 80051c6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80051c8:	430b      	orrs	r3, r1
 80051ca:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80051cc:	697b      	ldr	r3, [r7, #20]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051d2:	f023 010f 	bic.w	r1, r3, #15
 80051d6:	697b      	ldr	r3, [r7, #20]
 80051d8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80051da:	697b      	ldr	r3, [r7, #20]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	430a      	orrs	r2, r1
 80051e0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80051e2:	697b      	ldr	r3, [r7, #20]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	4a90      	ldr	r2, [pc, #576]	@ (8005428 <UART_SetConfig+0x2e0>)
 80051e8:	4293      	cmp	r3, r2
 80051ea:	d125      	bne.n	8005238 <UART_SetConfig+0xf0>
 80051ec:	4b8f      	ldr	r3, [pc, #572]	@ (800542c <UART_SetConfig+0x2e4>)
 80051ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051f2:	f003 0303 	and.w	r3, r3, #3
 80051f6:	2b03      	cmp	r3, #3
 80051f8:	d81a      	bhi.n	8005230 <UART_SetConfig+0xe8>
 80051fa:	a201      	add	r2, pc, #4	@ (adr r2, 8005200 <UART_SetConfig+0xb8>)
 80051fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005200:	08005211 	.word	0x08005211
 8005204:	08005221 	.word	0x08005221
 8005208:	08005219 	.word	0x08005219
 800520c:	08005229 	.word	0x08005229
 8005210:	2301      	movs	r3, #1
 8005212:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005216:	e116      	b.n	8005446 <UART_SetConfig+0x2fe>
 8005218:	2302      	movs	r3, #2
 800521a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800521e:	e112      	b.n	8005446 <UART_SetConfig+0x2fe>
 8005220:	2304      	movs	r3, #4
 8005222:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005226:	e10e      	b.n	8005446 <UART_SetConfig+0x2fe>
 8005228:	2308      	movs	r3, #8
 800522a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800522e:	e10a      	b.n	8005446 <UART_SetConfig+0x2fe>
 8005230:	2310      	movs	r3, #16
 8005232:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005236:	e106      	b.n	8005446 <UART_SetConfig+0x2fe>
 8005238:	697b      	ldr	r3, [r7, #20]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	4a7c      	ldr	r2, [pc, #496]	@ (8005430 <UART_SetConfig+0x2e8>)
 800523e:	4293      	cmp	r3, r2
 8005240:	d138      	bne.n	80052b4 <UART_SetConfig+0x16c>
 8005242:	4b7a      	ldr	r3, [pc, #488]	@ (800542c <UART_SetConfig+0x2e4>)
 8005244:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005248:	f003 030c 	and.w	r3, r3, #12
 800524c:	2b0c      	cmp	r3, #12
 800524e:	d82d      	bhi.n	80052ac <UART_SetConfig+0x164>
 8005250:	a201      	add	r2, pc, #4	@ (adr r2, 8005258 <UART_SetConfig+0x110>)
 8005252:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005256:	bf00      	nop
 8005258:	0800528d 	.word	0x0800528d
 800525c:	080052ad 	.word	0x080052ad
 8005260:	080052ad 	.word	0x080052ad
 8005264:	080052ad 	.word	0x080052ad
 8005268:	0800529d 	.word	0x0800529d
 800526c:	080052ad 	.word	0x080052ad
 8005270:	080052ad 	.word	0x080052ad
 8005274:	080052ad 	.word	0x080052ad
 8005278:	08005295 	.word	0x08005295
 800527c:	080052ad 	.word	0x080052ad
 8005280:	080052ad 	.word	0x080052ad
 8005284:	080052ad 	.word	0x080052ad
 8005288:	080052a5 	.word	0x080052a5
 800528c:	2300      	movs	r3, #0
 800528e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005292:	e0d8      	b.n	8005446 <UART_SetConfig+0x2fe>
 8005294:	2302      	movs	r3, #2
 8005296:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800529a:	e0d4      	b.n	8005446 <UART_SetConfig+0x2fe>
 800529c:	2304      	movs	r3, #4
 800529e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80052a2:	e0d0      	b.n	8005446 <UART_SetConfig+0x2fe>
 80052a4:	2308      	movs	r3, #8
 80052a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80052aa:	e0cc      	b.n	8005446 <UART_SetConfig+0x2fe>
 80052ac:	2310      	movs	r3, #16
 80052ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80052b2:	e0c8      	b.n	8005446 <UART_SetConfig+0x2fe>
 80052b4:	697b      	ldr	r3, [r7, #20]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	4a5e      	ldr	r2, [pc, #376]	@ (8005434 <UART_SetConfig+0x2ec>)
 80052ba:	4293      	cmp	r3, r2
 80052bc:	d125      	bne.n	800530a <UART_SetConfig+0x1c2>
 80052be:	4b5b      	ldr	r3, [pc, #364]	@ (800542c <UART_SetConfig+0x2e4>)
 80052c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052c4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80052c8:	2b30      	cmp	r3, #48	@ 0x30
 80052ca:	d016      	beq.n	80052fa <UART_SetConfig+0x1b2>
 80052cc:	2b30      	cmp	r3, #48	@ 0x30
 80052ce:	d818      	bhi.n	8005302 <UART_SetConfig+0x1ba>
 80052d0:	2b20      	cmp	r3, #32
 80052d2:	d00a      	beq.n	80052ea <UART_SetConfig+0x1a2>
 80052d4:	2b20      	cmp	r3, #32
 80052d6:	d814      	bhi.n	8005302 <UART_SetConfig+0x1ba>
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d002      	beq.n	80052e2 <UART_SetConfig+0x19a>
 80052dc:	2b10      	cmp	r3, #16
 80052de:	d008      	beq.n	80052f2 <UART_SetConfig+0x1aa>
 80052e0:	e00f      	b.n	8005302 <UART_SetConfig+0x1ba>
 80052e2:	2300      	movs	r3, #0
 80052e4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80052e8:	e0ad      	b.n	8005446 <UART_SetConfig+0x2fe>
 80052ea:	2302      	movs	r3, #2
 80052ec:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80052f0:	e0a9      	b.n	8005446 <UART_SetConfig+0x2fe>
 80052f2:	2304      	movs	r3, #4
 80052f4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80052f8:	e0a5      	b.n	8005446 <UART_SetConfig+0x2fe>
 80052fa:	2308      	movs	r3, #8
 80052fc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005300:	e0a1      	b.n	8005446 <UART_SetConfig+0x2fe>
 8005302:	2310      	movs	r3, #16
 8005304:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005308:	e09d      	b.n	8005446 <UART_SetConfig+0x2fe>
 800530a:	697b      	ldr	r3, [r7, #20]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	4a4a      	ldr	r2, [pc, #296]	@ (8005438 <UART_SetConfig+0x2f0>)
 8005310:	4293      	cmp	r3, r2
 8005312:	d125      	bne.n	8005360 <UART_SetConfig+0x218>
 8005314:	4b45      	ldr	r3, [pc, #276]	@ (800542c <UART_SetConfig+0x2e4>)
 8005316:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800531a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800531e:	2bc0      	cmp	r3, #192	@ 0xc0
 8005320:	d016      	beq.n	8005350 <UART_SetConfig+0x208>
 8005322:	2bc0      	cmp	r3, #192	@ 0xc0
 8005324:	d818      	bhi.n	8005358 <UART_SetConfig+0x210>
 8005326:	2b80      	cmp	r3, #128	@ 0x80
 8005328:	d00a      	beq.n	8005340 <UART_SetConfig+0x1f8>
 800532a:	2b80      	cmp	r3, #128	@ 0x80
 800532c:	d814      	bhi.n	8005358 <UART_SetConfig+0x210>
 800532e:	2b00      	cmp	r3, #0
 8005330:	d002      	beq.n	8005338 <UART_SetConfig+0x1f0>
 8005332:	2b40      	cmp	r3, #64	@ 0x40
 8005334:	d008      	beq.n	8005348 <UART_SetConfig+0x200>
 8005336:	e00f      	b.n	8005358 <UART_SetConfig+0x210>
 8005338:	2300      	movs	r3, #0
 800533a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800533e:	e082      	b.n	8005446 <UART_SetConfig+0x2fe>
 8005340:	2302      	movs	r3, #2
 8005342:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005346:	e07e      	b.n	8005446 <UART_SetConfig+0x2fe>
 8005348:	2304      	movs	r3, #4
 800534a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800534e:	e07a      	b.n	8005446 <UART_SetConfig+0x2fe>
 8005350:	2308      	movs	r3, #8
 8005352:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005356:	e076      	b.n	8005446 <UART_SetConfig+0x2fe>
 8005358:	2310      	movs	r3, #16
 800535a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800535e:	e072      	b.n	8005446 <UART_SetConfig+0x2fe>
 8005360:	697b      	ldr	r3, [r7, #20]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	4a35      	ldr	r2, [pc, #212]	@ (800543c <UART_SetConfig+0x2f4>)
 8005366:	4293      	cmp	r3, r2
 8005368:	d12a      	bne.n	80053c0 <UART_SetConfig+0x278>
 800536a:	4b30      	ldr	r3, [pc, #192]	@ (800542c <UART_SetConfig+0x2e4>)
 800536c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005370:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005374:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005378:	d01a      	beq.n	80053b0 <UART_SetConfig+0x268>
 800537a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800537e:	d81b      	bhi.n	80053b8 <UART_SetConfig+0x270>
 8005380:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005384:	d00c      	beq.n	80053a0 <UART_SetConfig+0x258>
 8005386:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800538a:	d815      	bhi.n	80053b8 <UART_SetConfig+0x270>
 800538c:	2b00      	cmp	r3, #0
 800538e:	d003      	beq.n	8005398 <UART_SetConfig+0x250>
 8005390:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005394:	d008      	beq.n	80053a8 <UART_SetConfig+0x260>
 8005396:	e00f      	b.n	80053b8 <UART_SetConfig+0x270>
 8005398:	2300      	movs	r3, #0
 800539a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800539e:	e052      	b.n	8005446 <UART_SetConfig+0x2fe>
 80053a0:	2302      	movs	r3, #2
 80053a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80053a6:	e04e      	b.n	8005446 <UART_SetConfig+0x2fe>
 80053a8:	2304      	movs	r3, #4
 80053aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80053ae:	e04a      	b.n	8005446 <UART_SetConfig+0x2fe>
 80053b0:	2308      	movs	r3, #8
 80053b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80053b6:	e046      	b.n	8005446 <UART_SetConfig+0x2fe>
 80053b8:	2310      	movs	r3, #16
 80053ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80053be:	e042      	b.n	8005446 <UART_SetConfig+0x2fe>
 80053c0:	697b      	ldr	r3, [r7, #20]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	4a17      	ldr	r2, [pc, #92]	@ (8005424 <UART_SetConfig+0x2dc>)
 80053c6:	4293      	cmp	r3, r2
 80053c8:	d13a      	bne.n	8005440 <UART_SetConfig+0x2f8>
 80053ca:	4b18      	ldr	r3, [pc, #96]	@ (800542c <UART_SetConfig+0x2e4>)
 80053cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053d0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80053d4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80053d8:	d01a      	beq.n	8005410 <UART_SetConfig+0x2c8>
 80053da:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80053de:	d81b      	bhi.n	8005418 <UART_SetConfig+0x2d0>
 80053e0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80053e4:	d00c      	beq.n	8005400 <UART_SetConfig+0x2b8>
 80053e6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80053ea:	d815      	bhi.n	8005418 <UART_SetConfig+0x2d0>
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d003      	beq.n	80053f8 <UART_SetConfig+0x2b0>
 80053f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80053f4:	d008      	beq.n	8005408 <UART_SetConfig+0x2c0>
 80053f6:	e00f      	b.n	8005418 <UART_SetConfig+0x2d0>
 80053f8:	2300      	movs	r3, #0
 80053fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80053fe:	e022      	b.n	8005446 <UART_SetConfig+0x2fe>
 8005400:	2302      	movs	r3, #2
 8005402:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005406:	e01e      	b.n	8005446 <UART_SetConfig+0x2fe>
 8005408:	2304      	movs	r3, #4
 800540a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800540e:	e01a      	b.n	8005446 <UART_SetConfig+0x2fe>
 8005410:	2308      	movs	r3, #8
 8005412:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005416:	e016      	b.n	8005446 <UART_SetConfig+0x2fe>
 8005418:	2310      	movs	r3, #16
 800541a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800541e:	e012      	b.n	8005446 <UART_SetConfig+0x2fe>
 8005420:	cfff69f3 	.word	0xcfff69f3
 8005424:	40008000 	.word	0x40008000
 8005428:	40013800 	.word	0x40013800
 800542c:	40021000 	.word	0x40021000
 8005430:	40004400 	.word	0x40004400
 8005434:	40004800 	.word	0x40004800
 8005438:	40004c00 	.word	0x40004c00
 800543c:	40005000 	.word	0x40005000
 8005440:	2310      	movs	r3, #16
 8005442:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005446:	697b      	ldr	r3, [r7, #20]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	4aae      	ldr	r2, [pc, #696]	@ (8005704 <UART_SetConfig+0x5bc>)
 800544c:	4293      	cmp	r3, r2
 800544e:	f040 8097 	bne.w	8005580 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005452:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005456:	2b08      	cmp	r3, #8
 8005458:	d823      	bhi.n	80054a2 <UART_SetConfig+0x35a>
 800545a:	a201      	add	r2, pc, #4	@ (adr r2, 8005460 <UART_SetConfig+0x318>)
 800545c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005460:	08005485 	.word	0x08005485
 8005464:	080054a3 	.word	0x080054a3
 8005468:	0800548d 	.word	0x0800548d
 800546c:	080054a3 	.word	0x080054a3
 8005470:	08005493 	.word	0x08005493
 8005474:	080054a3 	.word	0x080054a3
 8005478:	080054a3 	.word	0x080054a3
 800547c:	080054a3 	.word	0x080054a3
 8005480:	0800549b 	.word	0x0800549b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005484:	f7fe fe58 	bl	8004138 <HAL_RCC_GetPCLK1Freq>
 8005488:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800548a:	e010      	b.n	80054ae <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800548c:	4b9e      	ldr	r3, [pc, #632]	@ (8005708 <UART_SetConfig+0x5c0>)
 800548e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005490:	e00d      	b.n	80054ae <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005492:	f7fe fde3 	bl	800405c <HAL_RCC_GetSysClockFreq>
 8005496:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005498:	e009      	b.n	80054ae <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800549a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800549e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80054a0:	e005      	b.n	80054ae <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80054a2:	2300      	movs	r3, #0
 80054a4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80054a6:	2301      	movs	r3, #1
 80054a8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80054ac:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80054ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	f000 8130 	beq.w	8005716 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80054b6:	697b      	ldr	r3, [r7, #20]
 80054b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054ba:	4a94      	ldr	r2, [pc, #592]	@ (800570c <UART_SetConfig+0x5c4>)
 80054bc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80054c0:	461a      	mov	r2, r3
 80054c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054c4:	fbb3 f3f2 	udiv	r3, r3, r2
 80054c8:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80054ca:	697b      	ldr	r3, [r7, #20]
 80054cc:	685a      	ldr	r2, [r3, #4]
 80054ce:	4613      	mov	r3, r2
 80054d0:	005b      	lsls	r3, r3, #1
 80054d2:	4413      	add	r3, r2
 80054d4:	69ba      	ldr	r2, [r7, #24]
 80054d6:	429a      	cmp	r2, r3
 80054d8:	d305      	bcc.n	80054e6 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80054da:	697b      	ldr	r3, [r7, #20]
 80054dc:	685b      	ldr	r3, [r3, #4]
 80054de:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80054e0:	69ba      	ldr	r2, [r7, #24]
 80054e2:	429a      	cmp	r2, r3
 80054e4:	d903      	bls.n	80054ee <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80054e6:	2301      	movs	r3, #1
 80054e8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80054ec:	e113      	b.n	8005716 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80054ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054f0:	2200      	movs	r2, #0
 80054f2:	60bb      	str	r3, [r7, #8]
 80054f4:	60fa      	str	r2, [r7, #12]
 80054f6:	697b      	ldr	r3, [r7, #20]
 80054f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054fa:	4a84      	ldr	r2, [pc, #528]	@ (800570c <UART_SetConfig+0x5c4>)
 80054fc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005500:	b29b      	uxth	r3, r3
 8005502:	2200      	movs	r2, #0
 8005504:	603b      	str	r3, [r7, #0]
 8005506:	607a      	str	r2, [r7, #4]
 8005508:	e9d7 2300 	ldrd	r2, r3, [r7]
 800550c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005510:	f7fa fede 	bl	80002d0 <__aeabi_uldivmod>
 8005514:	4602      	mov	r2, r0
 8005516:	460b      	mov	r3, r1
 8005518:	4610      	mov	r0, r2
 800551a:	4619      	mov	r1, r3
 800551c:	f04f 0200 	mov.w	r2, #0
 8005520:	f04f 0300 	mov.w	r3, #0
 8005524:	020b      	lsls	r3, r1, #8
 8005526:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800552a:	0202      	lsls	r2, r0, #8
 800552c:	6979      	ldr	r1, [r7, #20]
 800552e:	6849      	ldr	r1, [r1, #4]
 8005530:	0849      	lsrs	r1, r1, #1
 8005532:	2000      	movs	r0, #0
 8005534:	460c      	mov	r4, r1
 8005536:	4605      	mov	r5, r0
 8005538:	eb12 0804 	adds.w	r8, r2, r4
 800553c:	eb43 0905 	adc.w	r9, r3, r5
 8005540:	697b      	ldr	r3, [r7, #20]
 8005542:	685b      	ldr	r3, [r3, #4]
 8005544:	2200      	movs	r2, #0
 8005546:	469a      	mov	sl, r3
 8005548:	4693      	mov	fp, r2
 800554a:	4652      	mov	r2, sl
 800554c:	465b      	mov	r3, fp
 800554e:	4640      	mov	r0, r8
 8005550:	4649      	mov	r1, r9
 8005552:	f7fa febd 	bl	80002d0 <__aeabi_uldivmod>
 8005556:	4602      	mov	r2, r0
 8005558:	460b      	mov	r3, r1
 800555a:	4613      	mov	r3, r2
 800555c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800555e:	6a3b      	ldr	r3, [r7, #32]
 8005560:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005564:	d308      	bcc.n	8005578 <UART_SetConfig+0x430>
 8005566:	6a3b      	ldr	r3, [r7, #32]
 8005568:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800556c:	d204      	bcs.n	8005578 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800556e:	697b      	ldr	r3, [r7, #20]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	6a3a      	ldr	r2, [r7, #32]
 8005574:	60da      	str	r2, [r3, #12]
 8005576:	e0ce      	b.n	8005716 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8005578:	2301      	movs	r3, #1
 800557a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800557e:	e0ca      	b.n	8005716 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005580:	697b      	ldr	r3, [r7, #20]
 8005582:	69db      	ldr	r3, [r3, #28]
 8005584:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005588:	d166      	bne.n	8005658 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800558a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800558e:	2b08      	cmp	r3, #8
 8005590:	d827      	bhi.n	80055e2 <UART_SetConfig+0x49a>
 8005592:	a201      	add	r2, pc, #4	@ (adr r2, 8005598 <UART_SetConfig+0x450>)
 8005594:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005598:	080055bd 	.word	0x080055bd
 800559c:	080055c5 	.word	0x080055c5
 80055a0:	080055cd 	.word	0x080055cd
 80055a4:	080055e3 	.word	0x080055e3
 80055a8:	080055d3 	.word	0x080055d3
 80055ac:	080055e3 	.word	0x080055e3
 80055b0:	080055e3 	.word	0x080055e3
 80055b4:	080055e3 	.word	0x080055e3
 80055b8:	080055db 	.word	0x080055db
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80055bc:	f7fe fdbc 	bl	8004138 <HAL_RCC_GetPCLK1Freq>
 80055c0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80055c2:	e014      	b.n	80055ee <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80055c4:	f7fe fdce 	bl	8004164 <HAL_RCC_GetPCLK2Freq>
 80055c8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80055ca:	e010      	b.n	80055ee <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80055cc:	4b4e      	ldr	r3, [pc, #312]	@ (8005708 <UART_SetConfig+0x5c0>)
 80055ce:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80055d0:	e00d      	b.n	80055ee <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80055d2:	f7fe fd43 	bl	800405c <HAL_RCC_GetSysClockFreq>
 80055d6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80055d8:	e009      	b.n	80055ee <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80055da:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80055de:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80055e0:	e005      	b.n	80055ee <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80055e2:	2300      	movs	r3, #0
 80055e4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80055e6:	2301      	movs	r3, #1
 80055e8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80055ec:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80055ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	f000 8090 	beq.w	8005716 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80055f6:	697b      	ldr	r3, [r7, #20]
 80055f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055fa:	4a44      	ldr	r2, [pc, #272]	@ (800570c <UART_SetConfig+0x5c4>)
 80055fc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005600:	461a      	mov	r2, r3
 8005602:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005604:	fbb3 f3f2 	udiv	r3, r3, r2
 8005608:	005a      	lsls	r2, r3, #1
 800560a:	697b      	ldr	r3, [r7, #20]
 800560c:	685b      	ldr	r3, [r3, #4]
 800560e:	085b      	lsrs	r3, r3, #1
 8005610:	441a      	add	r2, r3
 8005612:	697b      	ldr	r3, [r7, #20]
 8005614:	685b      	ldr	r3, [r3, #4]
 8005616:	fbb2 f3f3 	udiv	r3, r2, r3
 800561a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800561c:	6a3b      	ldr	r3, [r7, #32]
 800561e:	2b0f      	cmp	r3, #15
 8005620:	d916      	bls.n	8005650 <UART_SetConfig+0x508>
 8005622:	6a3b      	ldr	r3, [r7, #32]
 8005624:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005628:	d212      	bcs.n	8005650 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800562a:	6a3b      	ldr	r3, [r7, #32]
 800562c:	b29b      	uxth	r3, r3
 800562e:	f023 030f 	bic.w	r3, r3, #15
 8005632:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005634:	6a3b      	ldr	r3, [r7, #32]
 8005636:	085b      	lsrs	r3, r3, #1
 8005638:	b29b      	uxth	r3, r3
 800563a:	f003 0307 	and.w	r3, r3, #7
 800563e:	b29a      	uxth	r2, r3
 8005640:	8bfb      	ldrh	r3, [r7, #30]
 8005642:	4313      	orrs	r3, r2
 8005644:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8005646:	697b      	ldr	r3, [r7, #20]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	8bfa      	ldrh	r2, [r7, #30]
 800564c:	60da      	str	r2, [r3, #12]
 800564e:	e062      	b.n	8005716 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8005650:	2301      	movs	r3, #1
 8005652:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005656:	e05e      	b.n	8005716 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005658:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800565c:	2b08      	cmp	r3, #8
 800565e:	d828      	bhi.n	80056b2 <UART_SetConfig+0x56a>
 8005660:	a201      	add	r2, pc, #4	@ (adr r2, 8005668 <UART_SetConfig+0x520>)
 8005662:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005666:	bf00      	nop
 8005668:	0800568d 	.word	0x0800568d
 800566c:	08005695 	.word	0x08005695
 8005670:	0800569d 	.word	0x0800569d
 8005674:	080056b3 	.word	0x080056b3
 8005678:	080056a3 	.word	0x080056a3
 800567c:	080056b3 	.word	0x080056b3
 8005680:	080056b3 	.word	0x080056b3
 8005684:	080056b3 	.word	0x080056b3
 8005688:	080056ab 	.word	0x080056ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800568c:	f7fe fd54 	bl	8004138 <HAL_RCC_GetPCLK1Freq>
 8005690:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005692:	e014      	b.n	80056be <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005694:	f7fe fd66 	bl	8004164 <HAL_RCC_GetPCLK2Freq>
 8005698:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800569a:	e010      	b.n	80056be <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800569c:	4b1a      	ldr	r3, [pc, #104]	@ (8005708 <UART_SetConfig+0x5c0>)
 800569e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80056a0:	e00d      	b.n	80056be <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80056a2:	f7fe fcdb 	bl	800405c <HAL_RCC_GetSysClockFreq>
 80056a6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80056a8:	e009      	b.n	80056be <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80056aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80056ae:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80056b0:	e005      	b.n	80056be <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80056b2:	2300      	movs	r3, #0
 80056b4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80056b6:	2301      	movs	r3, #1
 80056b8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80056bc:	bf00      	nop
    }

    if (pclk != 0U)
 80056be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d028      	beq.n	8005716 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80056c4:	697b      	ldr	r3, [r7, #20]
 80056c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056c8:	4a10      	ldr	r2, [pc, #64]	@ (800570c <UART_SetConfig+0x5c4>)
 80056ca:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80056ce:	461a      	mov	r2, r3
 80056d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056d2:	fbb3 f2f2 	udiv	r2, r3, r2
 80056d6:	697b      	ldr	r3, [r7, #20]
 80056d8:	685b      	ldr	r3, [r3, #4]
 80056da:	085b      	lsrs	r3, r3, #1
 80056dc:	441a      	add	r2, r3
 80056de:	697b      	ldr	r3, [r7, #20]
 80056e0:	685b      	ldr	r3, [r3, #4]
 80056e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80056e6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80056e8:	6a3b      	ldr	r3, [r7, #32]
 80056ea:	2b0f      	cmp	r3, #15
 80056ec:	d910      	bls.n	8005710 <UART_SetConfig+0x5c8>
 80056ee:	6a3b      	ldr	r3, [r7, #32]
 80056f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80056f4:	d20c      	bcs.n	8005710 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80056f6:	6a3b      	ldr	r3, [r7, #32]
 80056f8:	b29a      	uxth	r2, r3
 80056fa:	697b      	ldr	r3, [r7, #20]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	60da      	str	r2, [r3, #12]
 8005700:	e009      	b.n	8005716 <UART_SetConfig+0x5ce>
 8005702:	bf00      	nop
 8005704:	40008000 	.word	0x40008000
 8005708:	00f42400 	.word	0x00f42400
 800570c:	0800ad20 	.word	0x0800ad20
      }
      else
      {
        ret = HAL_ERROR;
 8005710:	2301      	movs	r3, #1
 8005712:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005716:	697b      	ldr	r3, [r7, #20]
 8005718:	2201      	movs	r2, #1
 800571a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800571e:	697b      	ldr	r3, [r7, #20]
 8005720:	2201      	movs	r2, #1
 8005722:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005726:	697b      	ldr	r3, [r7, #20]
 8005728:	2200      	movs	r2, #0
 800572a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800572c:	697b      	ldr	r3, [r7, #20]
 800572e:	2200      	movs	r2, #0
 8005730:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8005732:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8005736:	4618      	mov	r0, r3
 8005738:	3730      	adds	r7, #48	@ 0x30
 800573a:	46bd      	mov	sp, r7
 800573c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08005740 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005740:	b480      	push	{r7}
 8005742:	b083      	sub	sp, #12
 8005744:	af00      	add	r7, sp, #0
 8005746:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800574c:	f003 0308 	and.w	r3, r3, #8
 8005750:	2b00      	cmp	r3, #0
 8005752:	d00a      	beq.n	800576a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	685b      	ldr	r3, [r3, #4]
 800575a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	430a      	orrs	r2, r1
 8005768:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800576e:	f003 0301 	and.w	r3, r3, #1
 8005772:	2b00      	cmp	r3, #0
 8005774:	d00a      	beq.n	800578c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	685b      	ldr	r3, [r3, #4]
 800577c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	430a      	orrs	r2, r1
 800578a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005790:	f003 0302 	and.w	r3, r3, #2
 8005794:	2b00      	cmp	r3, #0
 8005796:	d00a      	beq.n	80057ae <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	685b      	ldr	r3, [r3, #4]
 800579e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	430a      	orrs	r2, r1
 80057ac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057b2:	f003 0304 	and.w	r3, r3, #4
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d00a      	beq.n	80057d0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	685b      	ldr	r3, [r3, #4]
 80057c0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	430a      	orrs	r2, r1
 80057ce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057d4:	f003 0310 	and.w	r3, r3, #16
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d00a      	beq.n	80057f2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	689b      	ldr	r3, [r3, #8]
 80057e2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	430a      	orrs	r2, r1
 80057f0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057f6:	f003 0320 	and.w	r3, r3, #32
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d00a      	beq.n	8005814 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	689b      	ldr	r3, [r3, #8]
 8005804:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	430a      	orrs	r2, r1
 8005812:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005818:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800581c:	2b00      	cmp	r3, #0
 800581e:	d01a      	beq.n	8005856 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	685b      	ldr	r3, [r3, #4]
 8005826:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	430a      	orrs	r2, r1
 8005834:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800583a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800583e:	d10a      	bne.n	8005856 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	685b      	ldr	r3, [r3, #4]
 8005846:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	430a      	orrs	r2, r1
 8005854:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800585a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800585e:	2b00      	cmp	r3, #0
 8005860:	d00a      	beq.n	8005878 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	685b      	ldr	r3, [r3, #4]
 8005868:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	430a      	orrs	r2, r1
 8005876:	605a      	str	r2, [r3, #4]
  }
}
 8005878:	bf00      	nop
 800587a:	370c      	adds	r7, #12
 800587c:	46bd      	mov	sp, r7
 800587e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005882:	4770      	bx	lr

08005884 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005884:	b580      	push	{r7, lr}
 8005886:	b098      	sub	sp, #96	@ 0x60
 8005888:	af02      	add	r7, sp, #8
 800588a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2200      	movs	r2, #0
 8005890:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005894:	f7fb fbc8 	bl	8001028 <HAL_GetTick>
 8005898:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	f003 0308 	and.w	r3, r3, #8
 80058a4:	2b08      	cmp	r3, #8
 80058a6:	d12f      	bne.n	8005908 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80058a8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80058ac:	9300      	str	r3, [sp, #0]
 80058ae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80058b0:	2200      	movs	r2, #0
 80058b2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80058b6:	6878      	ldr	r0, [r7, #4]
 80058b8:	f000 f88e 	bl	80059d8 <UART_WaitOnFlagUntilTimeout>
 80058bc:	4603      	mov	r3, r0
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d022      	beq.n	8005908 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058ca:	e853 3f00 	ldrex	r3, [r3]
 80058ce:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80058d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80058d2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80058d6:	653b      	str	r3, [r7, #80]	@ 0x50
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	461a      	mov	r2, r3
 80058de:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80058e0:	647b      	str	r3, [r7, #68]	@ 0x44
 80058e2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058e4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80058e6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80058e8:	e841 2300 	strex	r3, r2, [r1]
 80058ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80058ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d1e6      	bne.n	80058c2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	2220      	movs	r2, #32
 80058f8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2200      	movs	r2, #0
 8005900:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005904:	2303      	movs	r3, #3
 8005906:	e063      	b.n	80059d0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	f003 0304 	and.w	r3, r3, #4
 8005912:	2b04      	cmp	r3, #4
 8005914:	d149      	bne.n	80059aa <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005916:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800591a:	9300      	str	r3, [sp, #0]
 800591c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800591e:	2200      	movs	r2, #0
 8005920:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005924:	6878      	ldr	r0, [r7, #4]
 8005926:	f000 f857 	bl	80059d8 <UART_WaitOnFlagUntilTimeout>
 800592a:	4603      	mov	r3, r0
 800592c:	2b00      	cmp	r3, #0
 800592e:	d03c      	beq.n	80059aa <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005936:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005938:	e853 3f00 	ldrex	r3, [r3]
 800593c:	623b      	str	r3, [r7, #32]
   return(result);
 800593e:	6a3b      	ldr	r3, [r7, #32]
 8005940:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005944:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	461a      	mov	r2, r3
 800594c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800594e:	633b      	str	r3, [r7, #48]	@ 0x30
 8005950:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005952:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005954:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005956:	e841 2300 	strex	r3, r2, [r1]
 800595a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800595c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800595e:	2b00      	cmp	r3, #0
 8005960:	d1e6      	bne.n	8005930 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	3308      	adds	r3, #8
 8005968:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800596a:	693b      	ldr	r3, [r7, #16]
 800596c:	e853 3f00 	ldrex	r3, [r3]
 8005970:	60fb      	str	r3, [r7, #12]
   return(result);
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	f023 0301 	bic.w	r3, r3, #1
 8005978:	64bb      	str	r3, [r7, #72]	@ 0x48
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	3308      	adds	r3, #8
 8005980:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005982:	61fa      	str	r2, [r7, #28]
 8005984:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005986:	69b9      	ldr	r1, [r7, #24]
 8005988:	69fa      	ldr	r2, [r7, #28]
 800598a:	e841 2300 	strex	r3, r2, [r1]
 800598e:	617b      	str	r3, [r7, #20]
   return(result);
 8005990:	697b      	ldr	r3, [r7, #20]
 8005992:	2b00      	cmp	r3, #0
 8005994:	d1e5      	bne.n	8005962 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	2220      	movs	r2, #32
 800599a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	2200      	movs	r2, #0
 80059a2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80059a6:	2303      	movs	r3, #3
 80059a8:	e012      	b.n	80059d0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	2220      	movs	r2, #32
 80059ae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	2220      	movs	r2, #32
 80059b6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	2200      	movs	r2, #0
 80059be:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	2200      	movs	r2, #0
 80059c4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	2200      	movs	r2, #0
 80059ca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80059ce:	2300      	movs	r3, #0
}
 80059d0:	4618      	mov	r0, r3
 80059d2:	3758      	adds	r7, #88	@ 0x58
 80059d4:	46bd      	mov	sp, r7
 80059d6:	bd80      	pop	{r7, pc}

080059d8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80059d8:	b580      	push	{r7, lr}
 80059da:	b084      	sub	sp, #16
 80059dc:	af00      	add	r7, sp, #0
 80059de:	60f8      	str	r0, [r7, #12]
 80059e0:	60b9      	str	r1, [r7, #8]
 80059e2:	603b      	str	r3, [r7, #0]
 80059e4:	4613      	mov	r3, r2
 80059e6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80059e8:	e04f      	b.n	8005a8a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80059ea:	69bb      	ldr	r3, [r7, #24]
 80059ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059f0:	d04b      	beq.n	8005a8a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80059f2:	f7fb fb19 	bl	8001028 <HAL_GetTick>
 80059f6:	4602      	mov	r2, r0
 80059f8:	683b      	ldr	r3, [r7, #0]
 80059fa:	1ad3      	subs	r3, r2, r3
 80059fc:	69ba      	ldr	r2, [r7, #24]
 80059fe:	429a      	cmp	r2, r3
 8005a00:	d302      	bcc.n	8005a08 <UART_WaitOnFlagUntilTimeout+0x30>
 8005a02:	69bb      	ldr	r3, [r7, #24]
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d101      	bne.n	8005a0c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005a08:	2303      	movs	r3, #3
 8005a0a:	e04e      	b.n	8005aaa <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	f003 0304 	and.w	r3, r3, #4
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d037      	beq.n	8005a8a <UART_WaitOnFlagUntilTimeout+0xb2>
 8005a1a:	68bb      	ldr	r3, [r7, #8]
 8005a1c:	2b80      	cmp	r3, #128	@ 0x80
 8005a1e:	d034      	beq.n	8005a8a <UART_WaitOnFlagUntilTimeout+0xb2>
 8005a20:	68bb      	ldr	r3, [r7, #8]
 8005a22:	2b40      	cmp	r3, #64	@ 0x40
 8005a24:	d031      	beq.n	8005a8a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	69db      	ldr	r3, [r3, #28]
 8005a2c:	f003 0308 	and.w	r3, r3, #8
 8005a30:	2b08      	cmp	r3, #8
 8005a32:	d110      	bne.n	8005a56 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	2208      	movs	r2, #8
 8005a3a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005a3c:	68f8      	ldr	r0, [r7, #12]
 8005a3e:	f000 f920 	bl	8005c82 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	2208      	movs	r2, #8
 8005a46:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	2200      	movs	r2, #0
 8005a4e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8005a52:	2301      	movs	r3, #1
 8005a54:	e029      	b.n	8005aaa <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	69db      	ldr	r3, [r3, #28]
 8005a5c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005a60:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005a64:	d111      	bne.n	8005a8a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005a6e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005a70:	68f8      	ldr	r0, [r7, #12]
 8005a72:	f000 f906 	bl	8005c82 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	2220      	movs	r2, #32
 8005a7a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	2200      	movs	r2, #0
 8005a82:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8005a86:	2303      	movs	r3, #3
 8005a88:	e00f      	b.n	8005aaa <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	69da      	ldr	r2, [r3, #28]
 8005a90:	68bb      	ldr	r3, [r7, #8]
 8005a92:	4013      	ands	r3, r2
 8005a94:	68ba      	ldr	r2, [r7, #8]
 8005a96:	429a      	cmp	r2, r3
 8005a98:	bf0c      	ite	eq
 8005a9a:	2301      	moveq	r3, #1
 8005a9c:	2300      	movne	r3, #0
 8005a9e:	b2db      	uxtb	r3, r3
 8005aa0:	461a      	mov	r2, r3
 8005aa2:	79fb      	ldrb	r3, [r7, #7]
 8005aa4:	429a      	cmp	r2, r3
 8005aa6:	d0a0      	beq.n	80059ea <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005aa8:	2300      	movs	r3, #0
}
 8005aaa:	4618      	mov	r0, r3
 8005aac:	3710      	adds	r7, #16
 8005aae:	46bd      	mov	sp, r7
 8005ab0:	bd80      	pop	{r7, pc}
	...

08005ab4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005ab4:	b580      	push	{r7, lr}
 8005ab6:	b096      	sub	sp, #88	@ 0x58
 8005ab8:	af00      	add	r7, sp, #0
 8005aba:	60f8      	str	r0, [r7, #12]
 8005abc:	60b9      	str	r1, [r7, #8]
 8005abe:	4613      	mov	r3, r2
 8005ac0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	68ba      	ldr	r2, [r7, #8]
 8005ac6:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	88fa      	ldrh	r2, [r7, #6]
 8005acc:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	2200      	movs	r2, #0
 8005ad4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	2222      	movs	r2, #34	@ 0x22
 8005adc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d02d      	beq.n	8005b46 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005af0:	4a40      	ldr	r2, [pc, #256]	@ (8005bf4 <UART_Start_Receive_DMA+0x140>)
 8005af2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005afa:	4a3f      	ldr	r2, [pc, #252]	@ (8005bf8 <UART_Start_Receive_DMA+0x144>)
 8005afc:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b04:	4a3d      	ldr	r2, [pc, #244]	@ (8005bfc <UART_Start_Receive_DMA+0x148>)
 8005b06:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b0e:	2200      	movs	r2, #0
 8005b10:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	3324      	adds	r3, #36	@ 0x24
 8005b1e:	4619      	mov	r1, r3
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b24:	461a      	mov	r2, r3
 8005b26:	88fb      	ldrh	r3, [r7, #6]
 8005b28:	f7fb fc64 	bl	80013f4 <HAL_DMA_Start_IT>
 8005b2c:	4603      	mov	r3, r0
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d009      	beq.n	8005b46 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	2210      	movs	r2, #16
 8005b36:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	2220      	movs	r2, #32
 8005b3e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 8005b42:	2301      	movs	r3, #1
 8005b44:	e051      	b.n	8005bea <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	691b      	ldr	r3, [r3, #16]
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d018      	beq.n	8005b80 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b54:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005b56:	e853 3f00 	ldrex	r3, [r3]
 8005b5a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005b5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b5e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005b62:	657b      	str	r3, [r7, #84]	@ 0x54
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	461a      	mov	r2, r3
 8005b6a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005b6c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005b6e:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b70:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005b72:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005b74:	e841 2300 	strex	r3, r2, [r1]
 8005b78:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8005b7a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d1e6      	bne.n	8005b4e <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	3308      	adds	r3, #8
 8005b86:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b8a:	e853 3f00 	ldrex	r3, [r3]
 8005b8e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005b90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b92:	f043 0301 	orr.w	r3, r3, #1
 8005b96:	653b      	str	r3, [r7, #80]	@ 0x50
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	3308      	adds	r3, #8
 8005b9e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8005ba0:	637a      	str	r2, [r7, #52]	@ 0x34
 8005ba2:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ba4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005ba6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005ba8:	e841 2300 	strex	r3, r2, [r1]
 8005bac:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8005bae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d1e5      	bne.n	8005b80 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	3308      	adds	r3, #8
 8005bba:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bbc:	697b      	ldr	r3, [r7, #20]
 8005bbe:	e853 3f00 	ldrex	r3, [r3]
 8005bc2:	613b      	str	r3, [r7, #16]
   return(result);
 8005bc4:	693b      	ldr	r3, [r7, #16]
 8005bc6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005bca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	3308      	adds	r3, #8
 8005bd2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005bd4:	623a      	str	r2, [r7, #32]
 8005bd6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bd8:	69f9      	ldr	r1, [r7, #28]
 8005bda:	6a3a      	ldr	r2, [r7, #32]
 8005bdc:	e841 2300 	strex	r3, r2, [r1]
 8005be0:	61bb      	str	r3, [r7, #24]
   return(result);
 8005be2:	69bb      	ldr	r3, [r7, #24]
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d1e5      	bne.n	8005bb4 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8005be8:	2300      	movs	r3, #0
}
 8005bea:	4618      	mov	r0, r3
 8005bec:	3758      	adds	r7, #88	@ 0x58
 8005bee:	46bd      	mov	sp, r7
 8005bf0:	bd80      	pop	{r7, pc}
 8005bf2:	bf00      	nop
 8005bf4:	08005e05 	.word	0x08005e05
 8005bf8:	08005f31 	.word	0x08005f31
 8005bfc:	08005f6f 	.word	0x08005f6f

08005c00 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005c00:	b480      	push	{r7}
 8005c02:	b08f      	sub	sp, #60	@ 0x3c
 8005c04:	af00      	add	r7, sp, #0
 8005c06:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c0e:	6a3b      	ldr	r3, [r7, #32]
 8005c10:	e853 3f00 	ldrex	r3, [r3]
 8005c14:	61fb      	str	r3, [r7, #28]
   return(result);
 8005c16:	69fb      	ldr	r3, [r7, #28]
 8005c18:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005c1c:	637b      	str	r3, [r7, #52]	@ 0x34
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	461a      	mov	r2, r3
 8005c24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c26:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005c28:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c2a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005c2c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005c2e:	e841 2300 	strex	r3, r2, [r1]
 8005c32:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005c34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d1e6      	bne.n	8005c08 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	3308      	adds	r3, #8
 8005c40:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	e853 3f00 	ldrex	r3, [r3]
 8005c48:	60bb      	str	r3, [r7, #8]
   return(result);
 8005c4a:	68bb      	ldr	r3, [r7, #8]
 8005c4c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8005c50:	633b      	str	r3, [r7, #48]	@ 0x30
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	3308      	adds	r3, #8
 8005c58:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005c5a:	61ba      	str	r2, [r7, #24]
 8005c5c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c5e:	6979      	ldr	r1, [r7, #20]
 8005c60:	69ba      	ldr	r2, [r7, #24]
 8005c62:	e841 2300 	strex	r3, r2, [r1]
 8005c66:	613b      	str	r3, [r7, #16]
   return(result);
 8005c68:	693b      	ldr	r3, [r7, #16]
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d1e5      	bne.n	8005c3a <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	2220      	movs	r2, #32
 8005c72:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8005c76:	bf00      	nop
 8005c78:	373c      	adds	r7, #60	@ 0x3c
 8005c7a:	46bd      	mov	sp, r7
 8005c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c80:	4770      	bx	lr

08005c82 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005c82:	b480      	push	{r7}
 8005c84:	b095      	sub	sp, #84	@ 0x54
 8005c86:	af00      	add	r7, sp, #0
 8005c88:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c92:	e853 3f00 	ldrex	r3, [r3]
 8005c96:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005c98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c9a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005c9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	461a      	mov	r2, r3
 8005ca6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005ca8:	643b      	str	r3, [r7, #64]	@ 0x40
 8005caa:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cac:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005cae:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005cb0:	e841 2300 	strex	r3, r2, [r1]
 8005cb4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005cb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d1e6      	bne.n	8005c8a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	3308      	adds	r3, #8
 8005cc2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cc4:	6a3b      	ldr	r3, [r7, #32]
 8005cc6:	e853 3f00 	ldrex	r3, [r3]
 8005cca:	61fb      	str	r3, [r7, #28]
   return(result);
 8005ccc:	69fb      	ldr	r3, [r7, #28]
 8005cce:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005cd2:	f023 0301 	bic.w	r3, r3, #1
 8005cd6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	3308      	adds	r3, #8
 8005cde:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005ce0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005ce2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ce4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005ce6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005ce8:	e841 2300 	strex	r3, r2, [r1]
 8005cec:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005cee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d1e3      	bne.n	8005cbc <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005cf8:	2b01      	cmp	r3, #1
 8005cfa:	d118      	bne.n	8005d2e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	e853 3f00 	ldrex	r3, [r3]
 8005d08:	60bb      	str	r3, [r7, #8]
   return(result);
 8005d0a:	68bb      	ldr	r3, [r7, #8]
 8005d0c:	f023 0310 	bic.w	r3, r3, #16
 8005d10:	647b      	str	r3, [r7, #68]	@ 0x44
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	461a      	mov	r2, r3
 8005d18:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005d1a:	61bb      	str	r3, [r7, #24]
 8005d1c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d1e:	6979      	ldr	r1, [r7, #20]
 8005d20:	69ba      	ldr	r2, [r7, #24]
 8005d22:	e841 2300 	strex	r3, r2, [r1]
 8005d26:	613b      	str	r3, [r7, #16]
   return(result);
 8005d28:	693b      	ldr	r3, [r7, #16]
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d1e6      	bne.n	8005cfc <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	2220      	movs	r2, #32
 8005d32:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	2200      	movs	r2, #0
 8005d3a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	2200      	movs	r2, #0
 8005d40:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8005d42:	bf00      	nop
 8005d44:	3754      	adds	r7, #84	@ 0x54
 8005d46:	46bd      	mov	sp, r7
 8005d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d4c:	4770      	bx	lr

08005d4e <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005d4e:	b580      	push	{r7, lr}
 8005d50:	b090      	sub	sp, #64	@ 0x40
 8005d52:	af00      	add	r7, sp, #0
 8005d54:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d5a:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	f003 0320 	and.w	r3, r3, #32
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d137      	bne.n	8005dda <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 8005d6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d6c:	2200      	movs	r2, #0
 8005d6e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005d72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	3308      	adds	r3, #8
 8005d78:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d7c:	e853 3f00 	ldrex	r3, [r3]
 8005d80:	623b      	str	r3, [r7, #32]
   return(result);
 8005d82:	6a3b      	ldr	r3, [r7, #32]
 8005d84:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005d88:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005d8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	3308      	adds	r3, #8
 8005d90:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005d92:	633a      	str	r2, [r7, #48]	@ 0x30
 8005d94:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d96:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005d98:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005d9a:	e841 2300 	strex	r3, r2, [r1]
 8005d9e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005da0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d1e5      	bne.n	8005d72 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005da6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dac:	693b      	ldr	r3, [r7, #16]
 8005dae:	e853 3f00 	ldrex	r3, [r3]
 8005db2:	60fb      	str	r3, [r7, #12]
   return(result);
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005dba:	637b      	str	r3, [r7, #52]	@ 0x34
 8005dbc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	461a      	mov	r2, r3
 8005dc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005dc4:	61fb      	str	r3, [r7, #28]
 8005dc6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dc8:	69b9      	ldr	r1, [r7, #24]
 8005dca:	69fa      	ldr	r2, [r7, #28]
 8005dcc:	e841 2300 	strex	r3, r2, [r1]
 8005dd0:	617b      	str	r3, [r7, #20]
   return(result);
 8005dd2:	697b      	ldr	r3, [r7, #20]
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d1e6      	bne.n	8005da6 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005dd8:	e002      	b.n	8005de0 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8005dda:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8005ddc:	f7fb f862 	bl	8000ea4 <HAL_UART_TxCpltCallback>
}
 8005de0:	bf00      	nop
 8005de2:	3740      	adds	r7, #64	@ 0x40
 8005de4:	46bd      	mov	sp, r7
 8005de6:	bd80      	pop	{r7, pc}

08005de8 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005de8:	b580      	push	{r7, lr}
 8005dea:	b084      	sub	sp, #16
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005df4:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8005df6:	68f8      	ldr	r0, [r7, #12]
 8005df8:	f7ff f97e 	bl	80050f8 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005dfc:	bf00      	nop
 8005dfe:	3710      	adds	r7, #16
 8005e00:	46bd      	mov	sp, r7
 8005e02:	bd80      	pop	{r7, pc}

08005e04 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005e04:	b580      	push	{r7, lr}
 8005e06:	b09c      	sub	sp, #112	@ 0x70
 8005e08:	af00      	add	r7, sp, #0
 8005e0a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e10:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	f003 0320 	and.w	r3, r3, #32
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d171      	bne.n	8005f04 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8005e20:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005e22:	2200      	movs	r2, #0
 8005e24:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005e28:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e2e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005e30:	e853 3f00 	ldrex	r3, [r3]
 8005e34:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005e36:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005e38:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005e3c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005e3e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	461a      	mov	r2, r3
 8005e44:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005e46:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005e48:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e4a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005e4c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005e4e:	e841 2300 	strex	r3, r2, [r1]
 8005e52:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005e54:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d1e6      	bne.n	8005e28 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e5a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	3308      	adds	r3, #8
 8005e60:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e64:	e853 3f00 	ldrex	r3, [r3]
 8005e68:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005e6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e6c:	f023 0301 	bic.w	r3, r3, #1
 8005e70:	667b      	str	r3, [r7, #100]	@ 0x64
 8005e72:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	3308      	adds	r3, #8
 8005e78:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005e7a:	647a      	str	r2, [r7, #68]	@ 0x44
 8005e7c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e7e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005e80:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005e82:	e841 2300 	strex	r3, r2, [r1]
 8005e86:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005e88:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d1e5      	bne.n	8005e5a <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005e8e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	3308      	adds	r3, #8
 8005e94:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e98:	e853 3f00 	ldrex	r3, [r3]
 8005e9c:	623b      	str	r3, [r7, #32]
   return(result);
 8005e9e:	6a3b      	ldr	r3, [r7, #32]
 8005ea0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005ea4:	663b      	str	r3, [r7, #96]	@ 0x60
 8005ea6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	3308      	adds	r3, #8
 8005eac:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005eae:	633a      	str	r2, [r7, #48]	@ 0x30
 8005eb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005eb2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005eb4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005eb6:	e841 2300 	strex	r3, r2, [r1]
 8005eba:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005ebc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d1e5      	bne.n	8005e8e <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005ec2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005ec4:	2220      	movs	r2, #32
 8005ec6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005eca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005ecc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005ece:	2b01      	cmp	r3, #1
 8005ed0:	d118      	bne.n	8005f04 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ed2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ed8:	693b      	ldr	r3, [r7, #16]
 8005eda:	e853 3f00 	ldrex	r3, [r3]
 8005ede:	60fb      	str	r3, [r7, #12]
   return(result);
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	f023 0310 	bic.w	r3, r3, #16
 8005ee6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005ee8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	461a      	mov	r2, r3
 8005eee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005ef0:	61fb      	str	r3, [r7, #28]
 8005ef2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ef4:	69b9      	ldr	r1, [r7, #24]
 8005ef6:	69fa      	ldr	r2, [r7, #28]
 8005ef8:	e841 2300 	strex	r3, r2, [r1]
 8005efc:	617b      	str	r3, [r7, #20]
   return(result);
 8005efe:	697b      	ldr	r3, [r7, #20]
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d1e6      	bne.n	8005ed2 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005f04:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005f06:	2200      	movs	r2, #0
 8005f08:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f0a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005f0c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005f0e:	2b01      	cmp	r3, #1
 8005f10:	d107      	bne.n	8005f22 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005f12:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005f14:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005f18:	4619      	mov	r1, r3
 8005f1a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8005f1c:	f7fa ff92 	bl	8000e44 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005f20:	e002      	b.n	8005f28 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8005f22:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8005f24:	f7ff f8f2 	bl	800510c <HAL_UART_RxCpltCallback>
}
 8005f28:	bf00      	nop
 8005f2a:	3770      	adds	r7, #112	@ 0x70
 8005f2c:	46bd      	mov	sp, r7
 8005f2e:	bd80      	pop	{r7, pc}

08005f30 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005f30:	b580      	push	{r7, lr}
 8005f32:	b084      	sub	sp, #16
 8005f34:	af00      	add	r7, sp, #0
 8005f36:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f3c:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	2201      	movs	r2, #1
 8005f42:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005f48:	2b01      	cmp	r3, #1
 8005f4a:	d109      	bne.n	8005f60 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005f52:	085b      	lsrs	r3, r3, #1
 8005f54:	b29b      	uxth	r3, r3
 8005f56:	4619      	mov	r1, r3
 8005f58:	68f8      	ldr	r0, [r7, #12]
 8005f5a:	f7fa ff73 	bl	8000e44 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005f5e:	e002      	b.n	8005f66 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8005f60:	68f8      	ldr	r0, [r7, #12]
 8005f62:	f7ff f8dd 	bl	8005120 <HAL_UART_RxHalfCpltCallback>
}
 8005f66:	bf00      	nop
 8005f68:	3710      	adds	r7, #16
 8005f6a:	46bd      	mov	sp, r7
 8005f6c:	bd80      	pop	{r7, pc}

08005f6e <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005f6e:	b580      	push	{r7, lr}
 8005f70:	b086      	sub	sp, #24
 8005f72:	af00      	add	r7, sp, #0
 8005f74:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f7a:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8005f7c:	697b      	ldr	r3, [r7, #20]
 8005f7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f82:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8005f84:	697b      	ldr	r3, [r7, #20]
 8005f86:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005f8a:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8005f8c:	697b      	ldr	r3, [r7, #20]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	689b      	ldr	r3, [r3, #8]
 8005f92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f96:	2b80      	cmp	r3, #128	@ 0x80
 8005f98:	d109      	bne.n	8005fae <UART_DMAError+0x40>
 8005f9a:	693b      	ldr	r3, [r7, #16]
 8005f9c:	2b21      	cmp	r3, #33	@ 0x21
 8005f9e:	d106      	bne.n	8005fae <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8005fa0:	697b      	ldr	r3, [r7, #20]
 8005fa2:	2200      	movs	r2, #0
 8005fa4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8005fa8:	6978      	ldr	r0, [r7, #20]
 8005faa:	f7ff fe29 	bl	8005c00 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8005fae:	697b      	ldr	r3, [r7, #20]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	689b      	ldr	r3, [r3, #8]
 8005fb4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005fb8:	2b40      	cmp	r3, #64	@ 0x40
 8005fba:	d109      	bne.n	8005fd0 <UART_DMAError+0x62>
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	2b22      	cmp	r3, #34	@ 0x22
 8005fc0:	d106      	bne.n	8005fd0 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8005fc2:	697b      	ldr	r3, [r7, #20]
 8005fc4:	2200      	movs	r2, #0
 8005fc6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8005fca:	6978      	ldr	r0, [r7, #20]
 8005fcc:	f7ff fe59 	bl	8005c82 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005fd0:	697b      	ldr	r3, [r7, #20]
 8005fd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005fd6:	f043 0210 	orr.w	r2, r3, #16
 8005fda:	697b      	ldr	r3, [r7, #20]
 8005fdc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005fe0:	6978      	ldr	r0, [r7, #20]
 8005fe2:	f7ff f8a7 	bl	8005134 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005fe6:	bf00      	nop
 8005fe8:	3718      	adds	r7, #24
 8005fea:	46bd      	mov	sp, r7
 8005fec:	bd80      	pop	{r7, pc}

08005fee <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005fee:	b580      	push	{r7, lr}
 8005ff0:	b084      	sub	sp, #16
 8005ff2:	af00      	add	r7, sp, #0
 8005ff4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ffa:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	2200      	movs	r2, #0
 8006000:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006004:	68f8      	ldr	r0, [r7, #12]
 8006006:	f7ff f895 	bl	8005134 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800600a:	bf00      	nop
 800600c:	3710      	adds	r7, #16
 800600e:	46bd      	mov	sp, r7
 8006010:	bd80      	pop	{r7, pc}

08006012 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006012:	b580      	push	{r7, lr}
 8006014:	b088      	sub	sp, #32
 8006016:	af00      	add	r7, sp, #0
 8006018:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	e853 3f00 	ldrex	r3, [r3]
 8006026:	60bb      	str	r3, [r7, #8]
   return(result);
 8006028:	68bb      	ldr	r3, [r7, #8]
 800602a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800602e:	61fb      	str	r3, [r7, #28]
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	461a      	mov	r2, r3
 8006036:	69fb      	ldr	r3, [r7, #28]
 8006038:	61bb      	str	r3, [r7, #24]
 800603a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800603c:	6979      	ldr	r1, [r7, #20]
 800603e:	69ba      	ldr	r2, [r7, #24]
 8006040:	e841 2300 	strex	r3, r2, [r1]
 8006044:	613b      	str	r3, [r7, #16]
   return(result);
 8006046:	693b      	ldr	r3, [r7, #16]
 8006048:	2b00      	cmp	r3, #0
 800604a:	d1e6      	bne.n	800601a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	2220      	movs	r2, #32
 8006050:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	2200      	movs	r2, #0
 8006058:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800605a:	6878      	ldr	r0, [r7, #4]
 800605c:	f7fa ff22 	bl	8000ea4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006060:	bf00      	nop
 8006062:	3720      	adds	r7, #32
 8006064:	46bd      	mov	sp, r7
 8006066:	bd80      	pop	{r7, pc}

08006068 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006068:	b480      	push	{r7}
 800606a:	b083      	sub	sp, #12
 800606c:	af00      	add	r7, sp, #0
 800606e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006070:	bf00      	nop
 8006072:	370c      	adds	r7, #12
 8006074:	46bd      	mov	sp, r7
 8006076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800607a:	4770      	bx	lr

0800607c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800607c:	b480      	push	{r7}
 800607e:	b083      	sub	sp, #12
 8006080:	af00      	add	r7, sp, #0
 8006082:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8006084:	bf00      	nop
 8006086:	370c      	adds	r7, #12
 8006088:	46bd      	mov	sp, r7
 800608a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800608e:	4770      	bx	lr

08006090 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8006090:	b480      	push	{r7}
 8006092:	b083      	sub	sp, #12
 8006094:	af00      	add	r7, sp, #0
 8006096:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8006098:	bf00      	nop
 800609a:	370c      	adds	r7, #12
 800609c:	46bd      	mov	sp, r7
 800609e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a2:	4770      	bx	lr

080060a4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80060a4:	b480      	push	{r7}
 80060a6:	b085      	sub	sp, #20
 80060a8:	af00      	add	r7, sp, #0
 80060aa:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80060b2:	2b01      	cmp	r3, #1
 80060b4:	d101      	bne.n	80060ba <HAL_UARTEx_DisableFifoMode+0x16>
 80060b6:	2302      	movs	r3, #2
 80060b8:	e027      	b.n	800610a <HAL_UARTEx_DisableFifoMode+0x66>
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	2201      	movs	r2, #1
 80060be:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	2224      	movs	r2, #36	@ 0x24
 80060c6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	681a      	ldr	r2, [r3, #0]
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	f022 0201 	bic.w	r2, r2, #1
 80060e0:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80060e8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	2200      	movs	r2, #0
 80060ee:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	68fa      	ldr	r2, [r7, #12]
 80060f6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	2220      	movs	r2, #32
 80060fc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	2200      	movs	r2, #0
 8006104:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006108:	2300      	movs	r3, #0
}
 800610a:	4618      	mov	r0, r3
 800610c:	3714      	adds	r7, #20
 800610e:	46bd      	mov	sp, r7
 8006110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006114:	4770      	bx	lr

08006116 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006116:	b580      	push	{r7, lr}
 8006118:	b084      	sub	sp, #16
 800611a:	af00      	add	r7, sp, #0
 800611c:	6078      	str	r0, [r7, #4]
 800611e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006126:	2b01      	cmp	r3, #1
 8006128:	d101      	bne.n	800612e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800612a:	2302      	movs	r3, #2
 800612c:	e02d      	b.n	800618a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	2201      	movs	r2, #1
 8006132:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	2224      	movs	r2, #36	@ 0x24
 800613a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	681a      	ldr	r2, [r3, #0]
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	f022 0201 	bic.w	r2, r2, #1
 8006154:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	689b      	ldr	r3, [r3, #8]
 800615c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	683a      	ldr	r2, [r7, #0]
 8006166:	430a      	orrs	r2, r1
 8006168:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800616a:	6878      	ldr	r0, [r7, #4]
 800616c:	f000 f8a4 	bl	80062b8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	68fa      	ldr	r2, [r7, #12]
 8006176:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	2220      	movs	r2, #32
 800617c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2200      	movs	r2, #0
 8006184:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006188:	2300      	movs	r3, #0
}
 800618a:	4618      	mov	r0, r3
 800618c:	3710      	adds	r7, #16
 800618e:	46bd      	mov	sp, r7
 8006190:	bd80      	pop	{r7, pc}

08006192 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006192:	b580      	push	{r7, lr}
 8006194:	b084      	sub	sp, #16
 8006196:	af00      	add	r7, sp, #0
 8006198:	6078      	str	r0, [r7, #4]
 800619a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80061a2:	2b01      	cmp	r3, #1
 80061a4:	d101      	bne.n	80061aa <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80061a6:	2302      	movs	r3, #2
 80061a8:	e02d      	b.n	8006206 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	2201      	movs	r2, #1
 80061ae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	2224      	movs	r2, #36	@ 0x24
 80061b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	681a      	ldr	r2, [r3, #0]
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	f022 0201 	bic.w	r2, r2, #1
 80061d0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	689b      	ldr	r3, [r3, #8]
 80061d8:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	683a      	ldr	r2, [r7, #0]
 80061e2:	430a      	orrs	r2, r1
 80061e4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80061e6:	6878      	ldr	r0, [r7, #4]
 80061e8:	f000 f866 	bl	80062b8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	68fa      	ldr	r2, [r7, #12]
 80061f2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	2220      	movs	r2, #32
 80061f8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	2200      	movs	r2, #0
 8006200:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006204:	2300      	movs	r3, #0
}
 8006206:	4618      	mov	r0, r3
 8006208:	3710      	adds	r7, #16
 800620a:	46bd      	mov	sp, r7
 800620c:	bd80      	pop	{r7, pc}

0800620e <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800620e:	b580      	push	{r7, lr}
 8006210:	b08c      	sub	sp, #48	@ 0x30
 8006212:	af00      	add	r7, sp, #0
 8006214:	60f8      	str	r0, [r7, #12]
 8006216:	60b9      	str	r1, [r7, #8]
 8006218:	4613      	mov	r3, r2
 800621a:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006222:	2b20      	cmp	r3, #32
 8006224:	d142      	bne.n	80062ac <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 8006226:	68bb      	ldr	r3, [r7, #8]
 8006228:	2b00      	cmp	r3, #0
 800622a:	d002      	beq.n	8006232 <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 800622c:	88fb      	ldrh	r3, [r7, #6]
 800622e:	2b00      	cmp	r3, #0
 8006230:	d101      	bne.n	8006236 <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 8006232:	2301      	movs	r3, #1
 8006234:	e03b      	b.n	80062ae <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	2201      	movs	r2, #1
 800623a:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	2200      	movs	r2, #0
 8006240:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8006242:	88fb      	ldrh	r3, [r7, #6]
 8006244:	461a      	mov	r2, r3
 8006246:	68b9      	ldr	r1, [r7, #8]
 8006248:	68f8      	ldr	r0, [r7, #12]
 800624a:	f7ff fc33 	bl	8005ab4 <UART_Start_Receive_DMA>
 800624e:	4603      	mov	r3, r0
 8006250:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8006254:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006258:	2b00      	cmp	r3, #0
 800625a:	d124      	bne.n	80062a6 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006260:	2b01      	cmp	r3, #1
 8006262:	d11d      	bne.n	80062a0 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	2210      	movs	r2, #16
 800626a:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006272:	69bb      	ldr	r3, [r7, #24]
 8006274:	e853 3f00 	ldrex	r3, [r3]
 8006278:	617b      	str	r3, [r7, #20]
   return(result);
 800627a:	697b      	ldr	r3, [r7, #20]
 800627c:	f043 0310 	orr.w	r3, r3, #16
 8006280:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	461a      	mov	r2, r3
 8006288:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800628a:	627b      	str	r3, [r7, #36]	@ 0x24
 800628c:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800628e:	6a39      	ldr	r1, [r7, #32]
 8006290:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006292:	e841 2300 	strex	r3, r2, [r1]
 8006296:	61fb      	str	r3, [r7, #28]
   return(result);
 8006298:	69fb      	ldr	r3, [r7, #28]
 800629a:	2b00      	cmp	r3, #0
 800629c:	d1e6      	bne.n	800626c <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 800629e:	e002      	b.n	80062a6 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 80062a0:	2301      	movs	r3, #1
 80062a2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 80062a6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80062aa:	e000      	b.n	80062ae <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80062ac:	2302      	movs	r3, #2
  }
}
 80062ae:	4618      	mov	r0, r3
 80062b0:	3730      	adds	r7, #48	@ 0x30
 80062b2:	46bd      	mov	sp, r7
 80062b4:	bd80      	pop	{r7, pc}
	...

080062b8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80062b8:	b480      	push	{r7}
 80062ba:	b085      	sub	sp, #20
 80062bc:	af00      	add	r7, sp, #0
 80062be:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d108      	bne.n	80062da <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	2201      	movs	r2, #1
 80062cc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	2201      	movs	r2, #1
 80062d4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80062d8:	e031      	b.n	800633e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80062da:	2308      	movs	r3, #8
 80062dc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80062de:	2308      	movs	r3, #8
 80062e0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	689b      	ldr	r3, [r3, #8]
 80062e8:	0e5b      	lsrs	r3, r3, #25
 80062ea:	b2db      	uxtb	r3, r3
 80062ec:	f003 0307 	and.w	r3, r3, #7
 80062f0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	689b      	ldr	r3, [r3, #8]
 80062f8:	0f5b      	lsrs	r3, r3, #29
 80062fa:	b2db      	uxtb	r3, r3
 80062fc:	f003 0307 	and.w	r3, r3, #7
 8006300:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006302:	7bbb      	ldrb	r3, [r7, #14]
 8006304:	7b3a      	ldrb	r2, [r7, #12]
 8006306:	4911      	ldr	r1, [pc, #68]	@ (800634c <UARTEx_SetNbDataToProcess+0x94>)
 8006308:	5c8a      	ldrb	r2, [r1, r2]
 800630a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800630e:	7b3a      	ldrb	r2, [r7, #12]
 8006310:	490f      	ldr	r1, [pc, #60]	@ (8006350 <UARTEx_SetNbDataToProcess+0x98>)
 8006312:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006314:	fb93 f3f2 	sdiv	r3, r3, r2
 8006318:	b29a      	uxth	r2, r3
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006320:	7bfb      	ldrb	r3, [r7, #15]
 8006322:	7b7a      	ldrb	r2, [r7, #13]
 8006324:	4909      	ldr	r1, [pc, #36]	@ (800634c <UARTEx_SetNbDataToProcess+0x94>)
 8006326:	5c8a      	ldrb	r2, [r1, r2]
 8006328:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800632c:	7b7a      	ldrb	r2, [r7, #13]
 800632e:	4908      	ldr	r1, [pc, #32]	@ (8006350 <UARTEx_SetNbDataToProcess+0x98>)
 8006330:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006332:	fb93 f3f2 	sdiv	r3, r3, r2
 8006336:	b29a      	uxth	r2, r3
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800633e:	bf00      	nop
 8006340:	3714      	adds	r7, #20
 8006342:	46bd      	mov	sp, r7
 8006344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006348:	4770      	bx	lr
 800634a:	bf00      	nop
 800634c:	0800ad38 	.word	0x0800ad38
 8006350:	0800ad40 	.word	0x0800ad40

08006354 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8006354:	b480      	push	{r7}
 8006356:	b085      	sub	sp, #20
 8006358:	af00      	add	r7, sp, #0
 800635a:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	2200      	movs	r2, #0
 8006360:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8006364:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8006368:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	b29a      	uxth	r2, r3
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8006374:	2300      	movs	r3, #0
}
 8006376:	4618      	mov	r0, r3
 8006378:	3714      	adds	r7, #20
 800637a:	46bd      	mov	sp, r7
 800637c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006380:	4770      	bx	lr

08006382 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8006382:	b480      	push	{r7}
 8006384:	b085      	sub	sp, #20
 8006386:	af00      	add	r7, sp, #0
 8006388:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800638a:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800638e:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8006396:	b29a      	uxth	r2, r3
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	b29b      	uxth	r3, r3
 800639c:	43db      	mvns	r3, r3
 800639e:	b29b      	uxth	r3, r3
 80063a0:	4013      	ands	r3, r2
 80063a2:	b29a      	uxth	r2, r3
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80063aa:	2300      	movs	r3, #0
}
 80063ac:	4618      	mov	r0, r3
 80063ae:	3714      	adds	r7, #20
 80063b0:	46bd      	mov	sp, r7
 80063b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b6:	4770      	bx	lr

080063b8 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80063b8:	b480      	push	{r7}
 80063ba:	b085      	sub	sp, #20
 80063bc:	af00      	add	r7, sp, #0
 80063be:	60f8      	str	r0, [r7, #12]
 80063c0:	1d3b      	adds	r3, r7, #4
 80063c2:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	2201      	movs	r2, #1
 80063ca:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	2200      	movs	r2, #0
 80063d2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	2200      	movs	r2, #0
 80063da:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	2200      	movs	r2, #0
 80063e2:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 80063e6:	2300      	movs	r3, #0
}
 80063e8:	4618      	mov	r0, r3
 80063ea:	3714      	adds	r7, #20
 80063ec:	46bd      	mov	sp, r7
 80063ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063f2:	4770      	bx	lr

080063f4 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80063f4:	b480      	push	{r7}
 80063f6:	b0a7      	sub	sp, #156	@ 0x9c
 80063f8:	af00      	add	r7, sp, #0
 80063fa:	6078      	str	r0, [r7, #4]
 80063fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 80063fe:	2300      	movs	r3, #0
 8006400:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8006404:	687a      	ldr	r2, [r7, #4]
 8006406:	683b      	ldr	r3, [r7, #0]
 8006408:	781b      	ldrb	r3, [r3, #0]
 800640a:	009b      	lsls	r3, r3, #2
 800640c:	4413      	add	r3, r2
 800640e:	881b      	ldrh	r3, [r3, #0]
 8006410:	b29b      	uxth	r3, r3
 8006412:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 8006416:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800641a:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 800641e:	683b      	ldr	r3, [r7, #0]
 8006420:	78db      	ldrb	r3, [r3, #3]
 8006422:	2b03      	cmp	r3, #3
 8006424:	d81f      	bhi.n	8006466 <USB_ActivateEndpoint+0x72>
 8006426:	a201      	add	r2, pc, #4	@ (adr r2, 800642c <USB_ActivateEndpoint+0x38>)
 8006428:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800642c:	0800643d 	.word	0x0800643d
 8006430:	08006459 	.word	0x08006459
 8006434:	0800646f 	.word	0x0800646f
 8006438:	0800644b 	.word	0x0800644b
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800643c:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8006440:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006444:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8006448:	e012      	b.n	8006470 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800644a:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800644e:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 8006452:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8006456:	e00b      	b.n	8006470 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8006458:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800645c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006460:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8006464:	e004      	b.n	8006470 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8006466:	2301      	movs	r3, #1
 8006468:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 800646c:	e000      	b.n	8006470 <USB_ActivateEndpoint+0x7c>
      break;
 800646e:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8006470:	687a      	ldr	r2, [r7, #4]
 8006472:	683b      	ldr	r3, [r7, #0]
 8006474:	781b      	ldrb	r3, [r3, #0]
 8006476:	009b      	lsls	r3, r3, #2
 8006478:	441a      	add	r2, r3
 800647a:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800647e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006482:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006486:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800648a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800648e:	b29b      	uxth	r3, r3
 8006490:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8006492:	687a      	ldr	r2, [r7, #4]
 8006494:	683b      	ldr	r3, [r7, #0]
 8006496:	781b      	ldrb	r3, [r3, #0]
 8006498:	009b      	lsls	r3, r3, #2
 800649a:	4413      	add	r3, r2
 800649c:	881b      	ldrh	r3, [r3, #0]
 800649e:	b29b      	uxth	r3, r3
 80064a0:	b21b      	sxth	r3, r3
 80064a2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80064a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80064aa:	b21a      	sxth	r2, r3
 80064ac:	683b      	ldr	r3, [r7, #0]
 80064ae:	781b      	ldrb	r3, [r3, #0]
 80064b0:	b21b      	sxth	r3, r3
 80064b2:	4313      	orrs	r3, r2
 80064b4:	b21b      	sxth	r3, r3
 80064b6:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 80064ba:	687a      	ldr	r2, [r7, #4]
 80064bc:	683b      	ldr	r3, [r7, #0]
 80064be:	781b      	ldrb	r3, [r3, #0]
 80064c0:	009b      	lsls	r3, r3, #2
 80064c2:	441a      	add	r2, r3
 80064c4:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80064c8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80064cc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80064d0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80064d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80064d8:	b29b      	uxth	r3, r3
 80064da:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 80064dc:	683b      	ldr	r3, [r7, #0]
 80064de:	7b1b      	ldrb	r3, [r3, #12]
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	f040 8180 	bne.w	80067e6 <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 80064e6:	683b      	ldr	r3, [r7, #0]
 80064e8:	785b      	ldrb	r3, [r3, #1]
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	f000 8084 	beq.w	80065f8 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	61bb      	str	r3, [r7, #24]
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80064fa:	b29b      	uxth	r3, r3
 80064fc:	461a      	mov	r2, r3
 80064fe:	69bb      	ldr	r3, [r7, #24]
 8006500:	4413      	add	r3, r2
 8006502:	61bb      	str	r3, [r7, #24]
 8006504:	683b      	ldr	r3, [r7, #0]
 8006506:	781b      	ldrb	r3, [r3, #0]
 8006508:	00da      	lsls	r2, r3, #3
 800650a:	69bb      	ldr	r3, [r7, #24]
 800650c:	4413      	add	r3, r2
 800650e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006512:	617b      	str	r3, [r7, #20]
 8006514:	683b      	ldr	r3, [r7, #0]
 8006516:	88db      	ldrh	r3, [r3, #6]
 8006518:	085b      	lsrs	r3, r3, #1
 800651a:	b29b      	uxth	r3, r3
 800651c:	005b      	lsls	r3, r3, #1
 800651e:	b29a      	uxth	r2, r3
 8006520:	697b      	ldr	r3, [r7, #20]
 8006522:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006524:	687a      	ldr	r2, [r7, #4]
 8006526:	683b      	ldr	r3, [r7, #0]
 8006528:	781b      	ldrb	r3, [r3, #0]
 800652a:	009b      	lsls	r3, r3, #2
 800652c:	4413      	add	r3, r2
 800652e:	881b      	ldrh	r3, [r3, #0]
 8006530:	827b      	strh	r3, [r7, #18]
 8006532:	8a7b      	ldrh	r3, [r7, #18]
 8006534:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006538:	2b00      	cmp	r3, #0
 800653a:	d01b      	beq.n	8006574 <USB_ActivateEndpoint+0x180>
 800653c:	687a      	ldr	r2, [r7, #4]
 800653e:	683b      	ldr	r3, [r7, #0]
 8006540:	781b      	ldrb	r3, [r3, #0]
 8006542:	009b      	lsls	r3, r3, #2
 8006544:	4413      	add	r3, r2
 8006546:	881b      	ldrh	r3, [r3, #0]
 8006548:	b29b      	uxth	r3, r3
 800654a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800654e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006552:	823b      	strh	r3, [r7, #16]
 8006554:	687a      	ldr	r2, [r7, #4]
 8006556:	683b      	ldr	r3, [r7, #0]
 8006558:	781b      	ldrb	r3, [r3, #0]
 800655a:	009b      	lsls	r3, r3, #2
 800655c:	441a      	add	r2, r3
 800655e:	8a3b      	ldrh	r3, [r7, #16]
 8006560:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006564:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006568:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800656c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006570:	b29b      	uxth	r3, r3
 8006572:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006574:	683b      	ldr	r3, [r7, #0]
 8006576:	78db      	ldrb	r3, [r3, #3]
 8006578:	2b01      	cmp	r3, #1
 800657a:	d020      	beq.n	80065be <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800657c:	687a      	ldr	r2, [r7, #4]
 800657e:	683b      	ldr	r3, [r7, #0]
 8006580:	781b      	ldrb	r3, [r3, #0]
 8006582:	009b      	lsls	r3, r3, #2
 8006584:	4413      	add	r3, r2
 8006586:	881b      	ldrh	r3, [r3, #0]
 8006588:	b29b      	uxth	r3, r3
 800658a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800658e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006592:	81bb      	strh	r3, [r7, #12]
 8006594:	89bb      	ldrh	r3, [r7, #12]
 8006596:	f083 0320 	eor.w	r3, r3, #32
 800659a:	81bb      	strh	r3, [r7, #12]
 800659c:	687a      	ldr	r2, [r7, #4]
 800659e:	683b      	ldr	r3, [r7, #0]
 80065a0:	781b      	ldrb	r3, [r3, #0]
 80065a2:	009b      	lsls	r3, r3, #2
 80065a4:	441a      	add	r2, r3
 80065a6:	89bb      	ldrh	r3, [r7, #12]
 80065a8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80065ac:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80065b0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80065b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80065b8:	b29b      	uxth	r3, r3
 80065ba:	8013      	strh	r3, [r2, #0]
 80065bc:	e3f9      	b.n	8006db2 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80065be:	687a      	ldr	r2, [r7, #4]
 80065c0:	683b      	ldr	r3, [r7, #0]
 80065c2:	781b      	ldrb	r3, [r3, #0]
 80065c4:	009b      	lsls	r3, r3, #2
 80065c6:	4413      	add	r3, r2
 80065c8:	881b      	ldrh	r3, [r3, #0]
 80065ca:	b29b      	uxth	r3, r3
 80065cc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80065d0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80065d4:	81fb      	strh	r3, [r7, #14]
 80065d6:	687a      	ldr	r2, [r7, #4]
 80065d8:	683b      	ldr	r3, [r7, #0]
 80065da:	781b      	ldrb	r3, [r3, #0]
 80065dc:	009b      	lsls	r3, r3, #2
 80065de:	441a      	add	r2, r3
 80065e0:	89fb      	ldrh	r3, [r7, #14]
 80065e2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80065e6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80065ea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80065ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80065f2:	b29b      	uxth	r3, r3
 80065f4:	8013      	strh	r3, [r2, #0]
 80065f6:	e3dc      	b.n	8006db2 <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	633b      	str	r3, [r7, #48]	@ 0x30
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006602:	b29b      	uxth	r3, r3
 8006604:	461a      	mov	r2, r3
 8006606:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006608:	4413      	add	r3, r2
 800660a:	633b      	str	r3, [r7, #48]	@ 0x30
 800660c:	683b      	ldr	r3, [r7, #0]
 800660e:	781b      	ldrb	r3, [r3, #0]
 8006610:	00da      	lsls	r2, r3, #3
 8006612:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006614:	4413      	add	r3, r2
 8006616:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800661a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800661c:	683b      	ldr	r3, [r7, #0]
 800661e:	88db      	ldrh	r3, [r3, #6]
 8006620:	085b      	lsrs	r3, r3, #1
 8006622:	b29b      	uxth	r3, r3
 8006624:	005b      	lsls	r3, r3, #1
 8006626:	b29a      	uxth	r2, r3
 8006628:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800662a:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006636:	b29b      	uxth	r3, r3
 8006638:	461a      	mov	r2, r3
 800663a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800663c:	4413      	add	r3, r2
 800663e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006640:	683b      	ldr	r3, [r7, #0]
 8006642:	781b      	ldrb	r3, [r3, #0]
 8006644:	00da      	lsls	r2, r3, #3
 8006646:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006648:	4413      	add	r3, r2
 800664a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800664e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006650:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006652:	881b      	ldrh	r3, [r3, #0]
 8006654:	b29b      	uxth	r3, r3
 8006656:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800665a:	b29a      	uxth	r2, r3
 800665c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800665e:	801a      	strh	r2, [r3, #0]
 8006660:	683b      	ldr	r3, [r7, #0]
 8006662:	691b      	ldr	r3, [r3, #16]
 8006664:	2b00      	cmp	r3, #0
 8006666:	d10a      	bne.n	800667e <USB_ActivateEndpoint+0x28a>
 8006668:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800666a:	881b      	ldrh	r3, [r3, #0]
 800666c:	b29b      	uxth	r3, r3
 800666e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006672:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006676:	b29a      	uxth	r2, r3
 8006678:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800667a:	801a      	strh	r2, [r3, #0]
 800667c:	e041      	b.n	8006702 <USB_ActivateEndpoint+0x30e>
 800667e:	683b      	ldr	r3, [r7, #0]
 8006680:	691b      	ldr	r3, [r3, #16]
 8006682:	2b3e      	cmp	r3, #62	@ 0x3e
 8006684:	d81c      	bhi.n	80066c0 <USB_ActivateEndpoint+0x2cc>
 8006686:	683b      	ldr	r3, [r7, #0]
 8006688:	691b      	ldr	r3, [r3, #16]
 800668a:	085b      	lsrs	r3, r3, #1
 800668c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006690:	683b      	ldr	r3, [r7, #0]
 8006692:	691b      	ldr	r3, [r3, #16]
 8006694:	f003 0301 	and.w	r3, r3, #1
 8006698:	2b00      	cmp	r3, #0
 800669a:	d004      	beq.n	80066a6 <USB_ActivateEndpoint+0x2b2>
 800669c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80066a0:	3301      	adds	r3, #1
 80066a2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80066a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066a8:	881b      	ldrh	r3, [r3, #0]
 80066aa:	b29a      	uxth	r2, r3
 80066ac:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80066b0:	b29b      	uxth	r3, r3
 80066b2:	029b      	lsls	r3, r3, #10
 80066b4:	b29b      	uxth	r3, r3
 80066b6:	4313      	orrs	r3, r2
 80066b8:	b29a      	uxth	r2, r3
 80066ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066bc:	801a      	strh	r2, [r3, #0]
 80066be:	e020      	b.n	8006702 <USB_ActivateEndpoint+0x30e>
 80066c0:	683b      	ldr	r3, [r7, #0]
 80066c2:	691b      	ldr	r3, [r3, #16]
 80066c4:	095b      	lsrs	r3, r3, #5
 80066c6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80066ca:	683b      	ldr	r3, [r7, #0]
 80066cc:	691b      	ldr	r3, [r3, #16]
 80066ce:	f003 031f 	and.w	r3, r3, #31
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d104      	bne.n	80066e0 <USB_ActivateEndpoint+0x2ec>
 80066d6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80066da:	3b01      	subs	r3, #1
 80066dc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80066e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066e2:	881b      	ldrh	r3, [r3, #0]
 80066e4:	b29a      	uxth	r2, r3
 80066e6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80066ea:	b29b      	uxth	r3, r3
 80066ec:	029b      	lsls	r3, r3, #10
 80066ee:	b29b      	uxth	r3, r3
 80066f0:	4313      	orrs	r3, r2
 80066f2:	b29b      	uxth	r3, r3
 80066f4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80066f8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80066fc:	b29a      	uxth	r2, r3
 80066fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006700:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006702:	687a      	ldr	r2, [r7, #4]
 8006704:	683b      	ldr	r3, [r7, #0]
 8006706:	781b      	ldrb	r3, [r3, #0]
 8006708:	009b      	lsls	r3, r3, #2
 800670a:	4413      	add	r3, r2
 800670c:	881b      	ldrh	r3, [r3, #0]
 800670e:	847b      	strh	r3, [r7, #34]	@ 0x22
 8006710:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8006712:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006716:	2b00      	cmp	r3, #0
 8006718:	d01b      	beq.n	8006752 <USB_ActivateEndpoint+0x35e>
 800671a:	687a      	ldr	r2, [r7, #4]
 800671c:	683b      	ldr	r3, [r7, #0]
 800671e:	781b      	ldrb	r3, [r3, #0]
 8006720:	009b      	lsls	r3, r3, #2
 8006722:	4413      	add	r3, r2
 8006724:	881b      	ldrh	r3, [r3, #0]
 8006726:	b29b      	uxth	r3, r3
 8006728:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800672c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006730:	843b      	strh	r3, [r7, #32]
 8006732:	687a      	ldr	r2, [r7, #4]
 8006734:	683b      	ldr	r3, [r7, #0]
 8006736:	781b      	ldrb	r3, [r3, #0]
 8006738:	009b      	lsls	r3, r3, #2
 800673a:	441a      	add	r2, r3
 800673c:	8c3b      	ldrh	r3, [r7, #32]
 800673e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006742:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006746:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800674a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800674e:	b29b      	uxth	r3, r3
 8006750:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 8006752:	683b      	ldr	r3, [r7, #0]
 8006754:	781b      	ldrb	r3, [r3, #0]
 8006756:	2b00      	cmp	r3, #0
 8006758:	d124      	bne.n	80067a4 <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800675a:	687a      	ldr	r2, [r7, #4]
 800675c:	683b      	ldr	r3, [r7, #0]
 800675e:	781b      	ldrb	r3, [r3, #0]
 8006760:	009b      	lsls	r3, r3, #2
 8006762:	4413      	add	r3, r2
 8006764:	881b      	ldrh	r3, [r3, #0]
 8006766:	b29b      	uxth	r3, r3
 8006768:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800676c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006770:	83bb      	strh	r3, [r7, #28]
 8006772:	8bbb      	ldrh	r3, [r7, #28]
 8006774:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8006778:	83bb      	strh	r3, [r7, #28]
 800677a:	8bbb      	ldrh	r3, [r7, #28]
 800677c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006780:	83bb      	strh	r3, [r7, #28]
 8006782:	687a      	ldr	r2, [r7, #4]
 8006784:	683b      	ldr	r3, [r7, #0]
 8006786:	781b      	ldrb	r3, [r3, #0]
 8006788:	009b      	lsls	r3, r3, #2
 800678a:	441a      	add	r2, r3
 800678c:	8bbb      	ldrh	r3, [r7, #28]
 800678e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006792:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006796:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800679a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800679e:	b29b      	uxth	r3, r3
 80067a0:	8013      	strh	r3, [r2, #0]
 80067a2:	e306      	b.n	8006db2 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 80067a4:	687a      	ldr	r2, [r7, #4]
 80067a6:	683b      	ldr	r3, [r7, #0]
 80067a8:	781b      	ldrb	r3, [r3, #0]
 80067aa:	009b      	lsls	r3, r3, #2
 80067ac:	4413      	add	r3, r2
 80067ae:	881b      	ldrh	r3, [r3, #0]
 80067b0:	b29b      	uxth	r3, r3
 80067b2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80067b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80067ba:	83fb      	strh	r3, [r7, #30]
 80067bc:	8bfb      	ldrh	r3, [r7, #30]
 80067be:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80067c2:	83fb      	strh	r3, [r7, #30]
 80067c4:	687a      	ldr	r2, [r7, #4]
 80067c6:	683b      	ldr	r3, [r7, #0]
 80067c8:	781b      	ldrb	r3, [r3, #0]
 80067ca:	009b      	lsls	r3, r3, #2
 80067cc:	441a      	add	r2, r3
 80067ce:	8bfb      	ldrh	r3, [r7, #30]
 80067d0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80067d4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80067d8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80067dc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80067e0:	b29b      	uxth	r3, r3
 80067e2:	8013      	strh	r3, [r2, #0]
 80067e4:	e2e5      	b.n	8006db2 <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 80067e6:	683b      	ldr	r3, [r7, #0]
 80067e8:	78db      	ldrb	r3, [r3, #3]
 80067ea:	2b02      	cmp	r3, #2
 80067ec:	d11e      	bne.n	800682c <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80067ee:	687a      	ldr	r2, [r7, #4]
 80067f0:	683b      	ldr	r3, [r7, #0]
 80067f2:	781b      	ldrb	r3, [r3, #0]
 80067f4:	009b      	lsls	r3, r3, #2
 80067f6:	4413      	add	r3, r2
 80067f8:	881b      	ldrh	r3, [r3, #0]
 80067fa:	b29b      	uxth	r3, r3
 80067fc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006800:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006804:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 8006808:	687a      	ldr	r2, [r7, #4]
 800680a:	683b      	ldr	r3, [r7, #0]
 800680c:	781b      	ldrb	r3, [r3, #0]
 800680e:	009b      	lsls	r3, r3, #2
 8006810:	441a      	add	r2, r3
 8006812:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 8006816:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800681a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800681e:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8006822:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006826:	b29b      	uxth	r3, r3
 8006828:	8013      	strh	r3, [r2, #0]
 800682a:	e01d      	b.n	8006868 <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800682c:	687a      	ldr	r2, [r7, #4]
 800682e:	683b      	ldr	r3, [r7, #0]
 8006830:	781b      	ldrb	r3, [r3, #0]
 8006832:	009b      	lsls	r3, r3, #2
 8006834:	4413      	add	r3, r2
 8006836:	881b      	ldrh	r3, [r3, #0]
 8006838:	b29b      	uxth	r3, r3
 800683a:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800683e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006842:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 8006846:	687a      	ldr	r2, [r7, #4]
 8006848:	683b      	ldr	r3, [r7, #0]
 800684a:	781b      	ldrb	r3, [r3, #0]
 800684c:	009b      	lsls	r3, r3, #2
 800684e:	441a      	add	r2, r3
 8006850:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8006854:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006858:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800685c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006860:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006864:	b29b      	uxth	r3, r3
 8006866:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006872:	b29b      	uxth	r3, r3
 8006874:	461a      	mov	r2, r3
 8006876:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006878:	4413      	add	r3, r2
 800687a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800687c:	683b      	ldr	r3, [r7, #0]
 800687e:	781b      	ldrb	r3, [r3, #0]
 8006880:	00da      	lsls	r2, r3, #3
 8006882:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006884:	4413      	add	r3, r2
 8006886:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800688a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800688c:	683b      	ldr	r3, [r7, #0]
 800688e:	891b      	ldrh	r3, [r3, #8]
 8006890:	085b      	lsrs	r3, r3, #1
 8006892:	b29b      	uxth	r3, r3
 8006894:	005b      	lsls	r3, r3, #1
 8006896:	b29a      	uxth	r2, r3
 8006898:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800689a:	801a      	strh	r2, [r3, #0]
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	677b      	str	r3, [r7, #116]	@ 0x74
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80068a6:	b29b      	uxth	r3, r3
 80068a8:	461a      	mov	r2, r3
 80068aa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80068ac:	4413      	add	r3, r2
 80068ae:	677b      	str	r3, [r7, #116]	@ 0x74
 80068b0:	683b      	ldr	r3, [r7, #0]
 80068b2:	781b      	ldrb	r3, [r3, #0]
 80068b4:	00da      	lsls	r2, r3, #3
 80068b6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80068b8:	4413      	add	r3, r2
 80068ba:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80068be:	673b      	str	r3, [r7, #112]	@ 0x70
 80068c0:	683b      	ldr	r3, [r7, #0]
 80068c2:	895b      	ldrh	r3, [r3, #10]
 80068c4:	085b      	lsrs	r3, r3, #1
 80068c6:	b29b      	uxth	r3, r3
 80068c8:	005b      	lsls	r3, r3, #1
 80068ca:	b29a      	uxth	r2, r3
 80068cc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80068ce:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 80068d0:	683b      	ldr	r3, [r7, #0]
 80068d2:	785b      	ldrb	r3, [r3, #1]
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	f040 81af 	bne.w	8006c38 <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80068da:	687a      	ldr	r2, [r7, #4]
 80068dc:	683b      	ldr	r3, [r7, #0]
 80068de:	781b      	ldrb	r3, [r3, #0]
 80068e0:	009b      	lsls	r3, r3, #2
 80068e2:	4413      	add	r3, r2
 80068e4:	881b      	ldrh	r3, [r3, #0]
 80068e6:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 80068ea:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 80068ee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d01d      	beq.n	8006932 <USB_ActivateEndpoint+0x53e>
 80068f6:	687a      	ldr	r2, [r7, #4]
 80068f8:	683b      	ldr	r3, [r7, #0]
 80068fa:	781b      	ldrb	r3, [r3, #0]
 80068fc:	009b      	lsls	r3, r3, #2
 80068fe:	4413      	add	r3, r2
 8006900:	881b      	ldrh	r3, [r3, #0]
 8006902:	b29b      	uxth	r3, r3
 8006904:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006908:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800690c:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 8006910:	687a      	ldr	r2, [r7, #4]
 8006912:	683b      	ldr	r3, [r7, #0]
 8006914:	781b      	ldrb	r3, [r3, #0]
 8006916:	009b      	lsls	r3, r3, #2
 8006918:	441a      	add	r2, r3
 800691a:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 800691e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006922:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006926:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800692a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800692e:	b29b      	uxth	r3, r3
 8006930:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006932:	687a      	ldr	r2, [r7, #4]
 8006934:	683b      	ldr	r3, [r7, #0]
 8006936:	781b      	ldrb	r3, [r3, #0]
 8006938:	009b      	lsls	r3, r3, #2
 800693a:	4413      	add	r3, r2
 800693c:	881b      	ldrh	r3, [r3, #0]
 800693e:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 8006942:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8006946:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800694a:	2b00      	cmp	r3, #0
 800694c:	d01d      	beq.n	800698a <USB_ActivateEndpoint+0x596>
 800694e:	687a      	ldr	r2, [r7, #4]
 8006950:	683b      	ldr	r3, [r7, #0]
 8006952:	781b      	ldrb	r3, [r3, #0]
 8006954:	009b      	lsls	r3, r3, #2
 8006956:	4413      	add	r3, r2
 8006958:	881b      	ldrh	r3, [r3, #0]
 800695a:	b29b      	uxth	r3, r3
 800695c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006960:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006964:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 8006968:	687a      	ldr	r2, [r7, #4]
 800696a:	683b      	ldr	r3, [r7, #0]
 800696c:	781b      	ldrb	r3, [r3, #0]
 800696e:	009b      	lsls	r3, r3, #2
 8006970:	441a      	add	r2, r3
 8006972:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8006976:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800697a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800697e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006982:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006986:	b29b      	uxth	r3, r3
 8006988:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800698a:	683b      	ldr	r3, [r7, #0]
 800698c:	785b      	ldrb	r3, [r3, #1]
 800698e:	2b00      	cmp	r3, #0
 8006990:	d16b      	bne.n	8006a6a <USB_ActivateEndpoint+0x676>
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800699c:	b29b      	uxth	r3, r3
 800699e:	461a      	mov	r2, r3
 80069a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80069a2:	4413      	add	r3, r2
 80069a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80069a6:	683b      	ldr	r3, [r7, #0]
 80069a8:	781b      	ldrb	r3, [r3, #0]
 80069aa:	00da      	lsls	r2, r3, #3
 80069ac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80069ae:	4413      	add	r3, r2
 80069b0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80069b4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80069b6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80069b8:	881b      	ldrh	r3, [r3, #0]
 80069ba:	b29b      	uxth	r3, r3
 80069bc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80069c0:	b29a      	uxth	r2, r3
 80069c2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80069c4:	801a      	strh	r2, [r3, #0]
 80069c6:	683b      	ldr	r3, [r7, #0]
 80069c8:	691b      	ldr	r3, [r3, #16]
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d10a      	bne.n	80069e4 <USB_ActivateEndpoint+0x5f0>
 80069ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80069d0:	881b      	ldrh	r3, [r3, #0]
 80069d2:	b29b      	uxth	r3, r3
 80069d4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80069d8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80069dc:	b29a      	uxth	r2, r3
 80069de:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80069e0:	801a      	strh	r2, [r3, #0]
 80069e2:	e05d      	b.n	8006aa0 <USB_ActivateEndpoint+0x6ac>
 80069e4:	683b      	ldr	r3, [r7, #0]
 80069e6:	691b      	ldr	r3, [r3, #16]
 80069e8:	2b3e      	cmp	r3, #62	@ 0x3e
 80069ea:	d81c      	bhi.n	8006a26 <USB_ActivateEndpoint+0x632>
 80069ec:	683b      	ldr	r3, [r7, #0]
 80069ee:	691b      	ldr	r3, [r3, #16]
 80069f0:	085b      	lsrs	r3, r3, #1
 80069f2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80069f6:	683b      	ldr	r3, [r7, #0]
 80069f8:	691b      	ldr	r3, [r3, #16]
 80069fa:	f003 0301 	and.w	r3, r3, #1
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d004      	beq.n	8006a0c <USB_ActivateEndpoint+0x618>
 8006a02:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006a06:	3301      	adds	r3, #1
 8006a08:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006a0c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006a0e:	881b      	ldrh	r3, [r3, #0]
 8006a10:	b29a      	uxth	r2, r3
 8006a12:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006a16:	b29b      	uxth	r3, r3
 8006a18:	029b      	lsls	r3, r3, #10
 8006a1a:	b29b      	uxth	r3, r3
 8006a1c:	4313      	orrs	r3, r2
 8006a1e:	b29a      	uxth	r2, r3
 8006a20:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006a22:	801a      	strh	r2, [r3, #0]
 8006a24:	e03c      	b.n	8006aa0 <USB_ActivateEndpoint+0x6ac>
 8006a26:	683b      	ldr	r3, [r7, #0]
 8006a28:	691b      	ldr	r3, [r3, #16]
 8006a2a:	095b      	lsrs	r3, r3, #5
 8006a2c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006a30:	683b      	ldr	r3, [r7, #0]
 8006a32:	691b      	ldr	r3, [r3, #16]
 8006a34:	f003 031f 	and.w	r3, r3, #31
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d104      	bne.n	8006a46 <USB_ActivateEndpoint+0x652>
 8006a3c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006a40:	3b01      	subs	r3, #1
 8006a42:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006a46:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006a48:	881b      	ldrh	r3, [r3, #0]
 8006a4a:	b29a      	uxth	r2, r3
 8006a4c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006a50:	b29b      	uxth	r3, r3
 8006a52:	029b      	lsls	r3, r3, #10
 8006a54:	b29b      	uxth	r3, r3
 8006a56:	4313      	orrs	r3, r2
 8006a58:	b29b      	uxth	r3, r3
 8006a5a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006a5e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006a62:	b29a      	uxth	r2, r3
 8006a64:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006a66:	801a      	strh	r2, [r3, #0]
 8006a68:	e01a      	b.n	8006aa0 <USB_ActivateEndpoint+0x6ac>
 8006a6a:	683b      	ldr	r3, [r7, #0]
 8006a6c:	785b      	ldrb	r3, [r3, #1]
 8006a6e:	2b01      	cmp	r3, #1
 8006a70:	d116      	bne.n	8006aa0 <USB_ActivateEndpoint+0x6ac>
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	657b      	str	r3, [r7, #84]	@ 0x54
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006a7c:	b29b      	uxth	r3, r3
 8006a7e:	461a      	mov	r2, r3
 8006a80:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006a82:	4413      	add	r3, r2
 8006a84:	657b      	str	r3, [r7, #84]	@ 0x54
 8006a86:	683b      	ldr	r3, [r7, #0]
 8006a88:	781b      	ldrb	r3, [r3, #0]
 8006a8a:	00da      	lsls	r2, r3, #3
 8006a8c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006a8e:	4413      	add	r3, r2
 8006a90:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006a94:	653b      	str	r3, [r7, #80]	@ 0x50
 8006a96:	683b      	ldr	r3, [r7, #0]
 8006a98:	691b      	ldr	r3, [r3, #16]
 8006a9a:	b29a      	uxth	r2, r3
 8006a9c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006a9e:	801a      	strh	r2, [r3, #0]
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	647b      	str	r3, [r7, #68]	@ 0x44
 8006aa4:	683b      	ldr	r3, [r7, #0]
 8006aa6:	785b      	ldrb	r3, [r3, #1]
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d16b      	bne.n	8006b84 <USB_ActivateEndpoint+0x790>
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006ab6:	b29b      	uxth	r3, r3
 8006ab8:	461a      	mov	r2, r3
 8006aba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006abc:	4413      	add	r3, r2
 8006abe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006ac0:	683b      	ldr	r3, [r7, #0]
 8006ac2:	781b      	ldrb	r3, [r3, #0]
 8006ac4:	00da      	lsls	r2, r3, #3
 8006ac6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006ac8:	4413      	add	r3, r2
 8006aca:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006ace:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006ad0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ad2:	881b      	ldrh	r3, [r3, #0]
 8006ad4:	b29b      	uxth	r3, r3
 8006ad6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006ada:	b29a      	uxth	r2, r3
 8006adc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ade:	801a      	strh	r2, [r3, #0]
 8006ae0:	683b      	ldr	r3, [r7, #0]
 8006ae2:	691b      	ldr	r3, [r3, #16]
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d10a      	bne.n	8006afe <USB_ActivateEndpoint+0x70a>
 8006ae8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006aea:	881b      	ldrh	r3, [r3, #0]
 8006aec:	b29b      	uxth	r3, r3
 8006aee:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006af2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006af6:	b29a      	uxth	r2, r3
 8006af8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006afa:	801a      	strh	r2, [r3, #0]
 8006afc:	e05b      	b.n	8006bb6 <USB_ActivateEndpoint+0x7c2>
 8006afe:	683b      	ldr	r3, [r7, #0]
 8006b00:	691b      	ldr	r3, [r3, #16]
 8006b02:	2b3e      	cmp	r3, #62	@ 0x3e
 8006b04:	d81c      	bhi.n	8006b40 <USB_ActivateEndpoint+0x74c>
 8006b06:	683b      	ldr	r3, [r7, #0]
 8006b08:	691b      	ldr	r3, [r3, #16]
 8006b0a:	085b      	lsrs	r3, r3, #1
 8006b0c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006b10:	683b      	ldr	r3, [r7, #0]
 8006b12:	691b      	ldr	r3, [r3, #16]
 8006b14:	f003 0301 	and.w	r3, r3, #1
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d004      	beq.n	8006b26 <USB_ActivateEndpoint+0x732>
 8006b1c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006b20:	3301      	adds	r3, #1
 8006b22:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006b26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b28:	881b      	ldrh	r3, [r3, #0]
 8006b2a:	b29a      	uxth	r2, r3
 8006b2c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006b30:	b29b      	uxth	r3, r3
 8006b32:	029b      	lsls	r3, r3, #10
 8006b34:	b29b      	uxth	r3, r3
 8006b36:	4313      	orrs	r3, r2
 8006b38:	b29a      	uxth	r2, r3
 8006b3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b3c:	801a      	strh	r2, [r3, #0]
 8006b3e:	e03a      	b.n	8006bb6 <USB_ActivateEndpoint+0x7c2>
 8006b40:	683b      	ldr	r3, [r7, #0]
 8006b42:	691b      	ldr	r3, [r3, #16]
 8006b44:	095b      	lsrs	r3, r3, #5
 8006b46:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006b4a:	683b      	ldr	r3, [r7, #0]
 8006b4c:	691b      	ldr	r3, [r3, #16]
 8006b4e:	f003 031f 	and.w	r3, r3, #31
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d104      	bne.n	8006b60 <USB_ActivateEndpoint+0x76c>
 8006b56:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006b5a:	3b01      	subs	r3, #1
 8006b5c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006b60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b62:	881b      	ldrh	r3, [r3, #0]
 8006b64:	b29a      	uxth	r2, r3
 8006b66:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006b6a:	b29b      	uxth	r3, r3
 8006b6c:	029b      	lsls	r3, r3, #10
 8006b6e:	b29b      	uxth	r3, r3
 8006b70:	4313      	orrs	r3, r2
 8006b72:	b29b      	uxth	r3, r3
 8006b74:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006b78:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006b7c:	b29a      	uxth	r2, r3
 8006b7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b80:	801a      	strh	r2, [r3, #0]
 8006b82:	e018      	b.n	8006bb6 <USB_ActivateEndpoint+0x7c2>
 8006b84:	683b      	ldr	r3, [r7, #0]
 8006b86:	785b      	ldrb	r3, [r3, #1]
 8006b88:	2b01      	cmp	r3, #1
 8006b8a:	d114      	bne.n	8006bb6 <USB_ActivateEndpoint+0x7c2>
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006b92:	b29b      	uxth	r3, r3
 8006b94:	461a      	mov	r2, r3
 8006b96:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006b98:	4413      	add	r3, r2
 8006b9a:	647b      	str	r3, [r7, #68]	@ 0x44
 8006b9c:	683b      	ldr	r3, [r7, #0]
 8006b9e:	781b      	ldrb	r3, [r3, #0]
 8006ba0:	00da      	lsls	r2, r3, #3
 8006ba2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006ba4:	4413      	add	r3, r2
 8006ba6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006baa:	643b      	str	r3, [r7, #64]	@ 0x40
 8006bac:	683b      	ldr	r3, [r7, #0]
 8006bae:	691b      	ldr	r3, [r3, #16]
 8006bb0:	b29a      	uxth	r2, r3
 8006bb2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006bb4:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006bb6:	687a      	ldr	r2, [r7, #4]
 8006bb8:	683b      	ldr	r3, [r7, #0]
 8006bba:	781b      	ldrb	r3, [r3, #0]
 8006bbc:	009b      	lsls	r3, r3, #2
 8006bbe:	4413      	add	r3, r2
 8006bc0:	881b      	ldrh	r3, [r3, #0]
 8006bc2:	b29b      	uxth	r3, r3
 8006bc4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006bc8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006bcc:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8006bce:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006bd0:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8006bd4:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8006bd6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006bd8:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006bdc:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8006bde:	687a      	ldr	r2, [r7, #4]
 8006be0:	683b      	ldr	r3, [r7, #0]
 8006be2:	781b      	ldrb	r3, [r3, #0]
 8006be4:	009b      	lsls	r3, r3, #2
 8006be6:	441a      	add	r2, r3
 8006be8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006bea:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006bee:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006bf2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006bf6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006bfa:	b29b      	uxth	r3, r3
 8006bfc:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006bfe:	687a      	ldr	r2, [r7, #4]
 8006c00:	683b      	ldr	r3, [r7, #0]
 8006c02:	781b      	ldrb	r3, [r3, #0]
 8006c04:	009b      	lsls	r3, r3, #2
 8006c06:	4413      	add	r3, r2
 8006c08:	881b      	ldrh	r3, [r3, #0]
 8006c0a:	b29b      	uxth	r3, r3
 8006c0c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006c10:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006c14:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8006c16:	687a      	ldr	r2, [r7, #4]
 8006c18:	683b      	ldr	r3, [r7, #0]
 8006c1a:	781b      	ldrb	r3, [r3, #0]
 8006c1c:	009b      	lsls	r3, r3, #2
 8006c1e:	441a      	add	r2, r3
 8006c20:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8006c22:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006c26:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006c2a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006c2e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006c32:	b29b      	uxth	r3, r3
 8006c34:	8013      	strh	r3, [r2, #0]
 8006c36:	e0bc      	b.n	8006db2 <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006c38:	687a      	ldr	r2, [r7, #4]
 8006c3a:	683b      	ldr	r3, [r7, #0]
 8006c3c:	781b      	ldrb	r3, [r3, #0]
 8006c3e:	009b      	lsls	r3, r3, #2
 8006c40:	4413      	add	r3, r2
 8006c42:	881b      	ldrh	r3, [r3, #0]
 8006c44:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 8006c48:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8006c4c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d01d      	beq.n	8006c90 <USB_ActivateEndpoint+0x89c>
 8006c54:	687a      	ldr	r2, [r7, #4]
 8006c56:	683b      	ldr	r3, [r7, #0]
 8006c58:	781b      	ldrb	r3, [r3, #0]
 8006c5a:	009b      	lsls	r3, r3, #2
 8006c5c:	4413      	add	r3, r2
 8006c5e:	881b      	ldrh	r3, [r3, #0]
 8006c60:	b29b      	uxth	r3, r3
 8006c62:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006c66:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c6a:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 8006c6e:	687a      	ldr	r2, [r7, #4]
 8006c70:	683b      	ldr	r3, [r7, #0]
 8006c72:	781b      	ldrb	r3, [r3, #0]
 8006c74:	009b      	lsls	r3, r3, #2
 8006c76:	441a      	add	r2, r3
 8006c78:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8006c7c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006c80:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006c84:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006c88:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006c8c:	b29b      	uxth	r3, r3
 8006c8e:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006c90:	687a      	ldr	r2, [r7, #4]
 8006c92:	683b      	ldr	r3, [r7, #0]
 8006c94:	781b      	ldrb	r3, [r3, #0]
 8006c96:	009b      	lsls	r3, r3, #2
 8006c98:	4413      	add	r3, r2
 8006c9a:	881b      	ldrh	r3, [r3, #0]
 8006c9c:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 8006ca0:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 8006ca4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d01d      	beq.n	8006ce8 <USB_ActivateEndpoint+0x8f4>
 8006cac:	687a      	ldr	r2, [r7, #4]
 8006cae:	683b      	ldr	r3, [r7, #0]
 8006cb0:	781b      	ldrb	r3, [r3, #0]
 8006cb2:	009b      	lsls	r3, r3, #2
 8006cb4:	4413      	add	r3, r2
 8006cb6:	881b      	ldrh	r3, [r3, #0]
 8006cb8:	b29b      	uxth	r3, r3
 8006cba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006cbe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006cc2:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 8006cc6:	687a      	ldr	r2, [r7, #4]
 8006cc8:	683b      	ldr	r3, [r7, #0]
 8006cca:	781b      	ldrb	r3, [r3, #0]
 8006ccc:	009b      	lsls	r3, r3, #2
 8006cce:	441a      	add	r2, r3
 8006cd0:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 8006cd4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006cd8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006cdc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006ce0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006ce4:	b29b      	uxth	r3, r3
 8006ce6:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006ce8:	683b      	ldr	r3, [r7, #0]
 8006cea:	78db      	ldrb	r3, [r3, #3]
 8006cec:	2b01      	cmp	r3, #1
 8006cee:	d024      	beq.n	8006d3a <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8006cf0:	687a      	ldr	r2, [r7, #4]
 8006cf2:	683b      	ldr	r3, [r7, #0]
 8006cf4:	781b      	ldrb	r3, [r3, #0]
 8006cf6:	009b      	lsls	r3, r3, #2
 8006cf8:	4413      	add	r3, r2
 8006cfa:	881b      	ldrh	r3, [r3, #0]
 8006cfc:	b29b      	uxth	r3, r3
 8006cfe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006d02:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006d06:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8006d0a:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8006d0e:	f083 0320 	eor.w	r3, r3, #32
 8006d12:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8006d16:	687a      	ldr	r2, [r7, #4]
 8006d18:	683b      	ldr	r3, [r7, #0]
 8006d1a:	781b      	ldrb	r3, [r3, #0]
 8006d1c:	009b      	lsls	r3, r3, #2
 8006d1e:	441a      	add	r2, r3
 8006d20:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8006d24:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006d28:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006d2c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006d30:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006d34:	b29b      	uxth	r3, r3
 8006d36:	8013      	strh	r3, [r2, #0]
 8006d38:	e01d      	b.n	8006d76 <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006d3a:	687a      	ldr	r2, [r7, #4]
 8006d3c:	683b      	ldr	r3, [r7, #0]
 8006d3e:	781b      	ldrb	r3, [r3, #0]
 8006d40:	009b      	lsls	r3, r3, #2
 8006d42:	4413      	add	r3, r2
 8006d44:	881b      	ldrh	r3, [r3, #0]
 8006d46:	b29b      	uxth	r3, r3
 8006d48:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006d4c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006d50:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 8006d54:	687a      	ldr	r2, [r7, #4]
 8006d56:	683b      	ldr	r3, [r7, #0]
 8006d58:	781b      	ldrb	r3, [r3, #0]
 8006d5a:	009b      	lsls	r3, r3, #2
 8006d5c:	441a      	add	r2, r3
 8006d5e:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8006d62:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006d66:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006d6a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006d6e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006d72:	b29b      	uxth	r3, r3
 8006d74:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006d76:	687a      	ldr	r2, [r7, #4]
 8006d78:	683b      	ldr	r3, [r7, #0]
 8006d7a:	781b      	ldrb	r3, [r3, #0]
 8006d7c:	009b      	lsls	r3, r3, #2
 8006d7e:	4413      	add	r3, r2
 8006d80:	881b      	ldrh	r3, [r3, #0]
 8006d82:	b29b      	uxth	r3, r3
 8006d84:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006d88:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d8c:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8006d90:	687a      	ldr	r2, [r7, #4]
 8006d92:	683b      	ldr	r3, [r7, #0]
 8006d94:	781b      	ldrb	r3, [r3, #0]
 8006d96:	009b      	lsls	r3, r3, #2
 8006d98:	441a      	add	r2, r3
 8006d9a:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8006d9e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006da2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006da6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006daa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006dae:	b29b      	uxth	r3, r3
 8006db0:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8006db2:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 8006db6:	4618      	mov	r0, r3
 8006db8:	379c      	adds	r7, #156	@ 0x9c
 8006dba:	46bd      	mov	sp, r7
 8006dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc0:	4770      	bx	lr
 8006dc2:	bf00      	nop

08006dc4 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006dc4:	b480      	push	{r7}
 8006dc6:	b08d      	sub	sp, #52	@ 0x34
 8006dc8:	af00      	add	r7, sp, #0
 8006dca:	6078      	str	r0, [r7, #4]
 8006dcc:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8006dce:	683b      	ldr	r3, [r7, #0]
 8006dd0:	7b1b      	ldrb	r3, [r3, #12]
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	f040 808e 	bne.w	8006ef4 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8006dd8:	683b      	ldr	r3, [r7, #0]
 8006dda:	785b      	ldrb	r3, [r3, #1]
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d044      	beq.n	8006e6a <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006de0:	687a      	ldr	r2, [r7, #4]
 8006de2:	683b      	ldr	r3, [r7, #0]
 8006de4:	781b      	ldrb	r3, [r3, #0]
 8006de6:	009b      	lsls	r3, r3, #2
 8006de8:	4413      	add	r3, r2
 8006dea:	881b      	ldrh	r3, [r3, #0]
 8006dec:	81bb      	strh	r3, [r7, #12]
 8006dee:	89bb      	ldrh	r3, [r7, #12]
 8006df0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d01b      	beq.n	8006e30 <USB_DeactivateEndpoint+0x6c>
 8006df8:	687a      	ldr	r2, [r7, #4]
 8006dfa:	683b      	ldr	r3, [r7, #0]
 8006dfc:	781b      	ldrb	r3, [r3, #0]
 8006dfe:	009b      	lsls	r3, r3, #2
 8006e00:	4413      	add	r3, r2
 8006e02:	881b      	ldrh	r3, [r3, #0]
 8006e04:	b29b      	uxth	r3, r3
 8006e06:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006e0a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e0e:	817b      	strh	r3, [r7, #10]
 8006e10:	687a      	ldr	r2, [r7, #4]
 8006e12:	683b      	ldr	r3, [r7, #0]
 8006e14:	781b      	ldrb	r3, [r3, #0]
 8006e16:	009b      	lsls	r3, r3, #2
 8006e18:	441a      	add	r2, r3
 8006e1a:	897b      	ldrh	r3, [r7, #10]
 8006e1c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006e20:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006e24:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006e28:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006e2c:	b29b      	uxth	r3, r3
 8006e2e:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006e30:	687a      	ldr	r2, [r7, #4]
 8006e32:	683b      	ldr	r3, [r7, #0]
 8006e34:	781b      	ldrb	r3, [r3, #0]
 8006e36:	009b      	lsls	r3, r3, #2
 8006e38:	4413      	add	r3, r2
 8006e3a:	881b      	ldrh	r3, [r3, #0]
 8006e3c:	b29b      	uxth	r3, r3
 8006e3e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006e42:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006e46:	813b      	strh	r3, [r7, #8]
 8006e48:	687a      	ldr	r2, [r7, #4]
 8006e4a:	683b      	ldr	r3, [r7, #0]
 8006e4c:	781b      	ldrb	r3, [r3, #0]
 8006e4e:	009b      	lsls	r3, r3, #2
 8006e50:	441a      	add	r2, r3
 8006e52:	893b      	ldrh	r3, [r7, #8]
 8006e54:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006e58:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006e5c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006e60:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006e64:	b29b      	uxth	r3, r3
 8006e66:	8013      	strh	r3, [r2, #0]
 8006e68:	e192      	b.n	8007190 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006e6a:	687a      	ldr	r2, [r7, #4]
 8006e6c:	683b      	ldr	r3, [r7, #0]
 8006e6e:	781b      	ldrb	r3, [r3, #0]
 8006e70:	009b      	lsls	r3, r3, #2
 8006e72:	4413      	add	r3, r2
 8006e74:	881b      	ldrh	r3, [r3, #0]
 8006e76:	827b      	strh	r3, [r7, #18]
 8006e78:	8a7b      	ldrh	r3, [r7, #18]
 8006e7a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d01b      	beq.n	8006eba <USB_DeactivateEndpoint+0xf6>
 8006e82:	687a      	ldr	r2, [r7, #4]
 8006e84:	683b      	ldr	r3, [r7, #0]
 8006e86:	781b      	ldrb	r3, [r3, #0]
 8006e88:	009b      	lsls	r3, r3, #2
 8006e8a:	4413      	add	r3, r2
 8006e8c:	881b      	ldrh	r3, [r3, #0]
 8006e8e:	b29b      	uxth	r3, r3
 8006e90:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006e94:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e98:	823b      	strh	r3, [r7, #16]
 8006e9a:	687a      	ldr	r2, [r7, #4]
 8006e9c:	683b      	ldr	r3, [r7, #0]
 8006e9e:	781b      	ldrb	r3, [r3, #0]
 8006ea0:	009b      	lsls	r3, r3, #2
 8006ea2:	441a      	add	r2, r3
 8006ea4:	8a3b      	ldrh	r3, [r7, #16]
 8006ea6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006eaa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006eae:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006eb2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006eb6:	b29b      	uxth	r3, r3
 8006eb8:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006eba:	687a      	ldr	r2, [r7, #4]
 8006ebc:	683b      	ldr	r3, [r7, #0]
 8006ebe:	781b      	ldrb	r3, [r3, #0]
 8006ec0:	009b      	lsls	r3, r3, #2
 8006ec2:	4413      	add	r3, r2
 8006ec4:	881b      	ldrh	r3, [r3, #0]
 8006ec6:	b29b      	uxth	r3, r3
 8006ec8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006ecc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ed0:	81fb      	strh	r3, [r7, #14]
 8006ed2:	687a      	ldr	r2, [r7, #4]
 8006ed4:	683b      	ldr	r3, [r7, #0]
 8006ed6:	781b      	ldrb	r3, [r3, #0]
 8006ed8:	009b      	lsls	r3, r3, #2
 8006eda:	441a      	add	r2, r3
 8006edc:	89fb      	ldrh	r3, [r7, #14]
 8006ede:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006ee2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006ee6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006eea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006eee:	b29b      	uxth	r3, r3
 8006ef0:	8013      	strh	r3, [r2, #0]
 8006ef2:	e14d      	b.n	8007190 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8006ef4:	683b      	ldr	r3, [r7, #0]
 8006ef6:	785b      	ldrb	r3, [r3, #1]
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	f040 80a5 	bne.w	8007048 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006efe:	687a      	ldr	r2, [r7, #4]
 8006f00:	683b      	ldr	r3, [r7, #0]
 8006f02:	781b      	ldrb	r3, [r3, #0]
 8006f04:	009b      	lsls	r3, r3, #2
 8006f06:	4413      	add	r3, r2
 8006f08:	881b      	ldrh	r3, [r3, #0]
 8006f0a:	843b      	strh	r3, [r7, #32]
 8006f0c:	8c3b      	ldrh	r3, [r7, #32]
 8006f0e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d01b      	beq.n	8006f4e <USB_DeactivateEndpoint+0x18a>
 8006f16:	687a      	ldr	r2, [r7, #4]
 8006f18:	683b      	ldr	r3, [r7, #0]
 8006f1a:	781b      	ldrb	r3, [r3, #0]
 8006f1c:	009b      	lsls	r3, r3, #2
 8006f1e:	4413      	add	r3, r2
 8006f20:	881b      	ldrh	r3, [r3, #0]
 8006f22:	b29b      	uxth	r3, r3
 8006f24:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006f28:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f2c:	83fb      	strh	r3, [r7, #30]
 8006f2e:	687a      	ldr	r2, [r7, #4]
 8006f30:	683b      	ldr	r3, [r7, #0]
 8006f32:	781b      	ldrb	r3, [r3, #0]
 8006f34:	009b      	lsls	r3, r3, #2
 8006f36:	441a      	add	r2, r3
 8006f38:	8bfb      	ldrh	r3, [r7, #30]
 8006f3a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006f3e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006f42:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006f46:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006f4a:	b29b      	uxth	r3, r3
 8006f4c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006f4e:	687a      	ldr	r2, [r7, #4]
 8006f50:	683b      	ldr	r3, [r7, #0]
 8006f52:	781b      	ldrb	r3, [r3, #0]
 8006f54:	009b      	lsls	r3, r3, #2
 8006f56:	4413      	add	r3, r2
 8006f58:	881b      	ldrh	r3, [r3, #0]
 8006f5a:	83bb      	strh	r3, [r7, #28]
 8006f5c:	8bbb      	ldrh	r3, [r7, #28]
 8006f5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d01b      	beq.n	8006f9e <USB_DeactivateEndpoint+0x1da>
 8006f66:	687a      	ldr	r2, [r7, #4]
 8006f68:	683b      	ldr	r3, [r7, #0]
 8006f6a:	781b      	ldrb	r3, [r3, #0]
 8006f6c:	009b      	lsls	r3, r3, #2
 8006f6e:	4413      	add	r3, r2
 8006f70:	881b      	ldrh	r3, [r3, #0]
 8006f72:	b29b      	uxth	r3, r3
 8006f74:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006f78:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f7c:	837b      	strh	r3, [r7, #26]
 8006f7e:	687a      	ldr	r2, [r7, #4]
 8006f80:	683b      	ldr	r3, [r7, #0]
 8006f82:	781b      	ldrb	r3, [r3, #0]
 8006f84:	009b      	lsls	r3, r3, #2
 8006f86:	441a      	add	r2, r3
 8006f88:	8b7b      	ldrh	r3, [r7, #26]
 8006f8a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006f8e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006f92:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006f96:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006f9a:	b29b      	uxth	r3, r3
 8006f9c:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8006f9e:	687a      	ldr	r2, [r7, #4]
 8006fa0:	683b      	ldr	r3, [r7, #0]
 8006fa2:	781b      	ldrb	r3, [r3, #0]
 8006fa4:	009b      	lsls	r3, r3, #2
 8006fa6:	4413      	add	r3, r2
 8006fa8:	881b      	ldrh	r3, [r3, #0]
 8006faa:	b29b      	uxth	r3, r3
 8006fac:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006fb0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006fb4:	833b      	strh	r3, [r7, #24]
 8006fb6:	687a      	ldr	r2, [r7, #4]
 8006fb8:	683b      	ldr	r3, [r7, #0]
 8006fba:	781b      	ldrb	r3, [r3, #0]
 8006fbc:	009b      	lsls	r3, r3, #2
 8006fbe:	441a      	add	r2, r3
 8006fc0:	8b3b      	ldrh	r3, [r7, #24]
 8006fc2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006fc6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006fca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006fce:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006fd2:	b29b      	uxth	r3, r3
 8006fd4:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006fd6:	687a      	ldr	r2, [r7, #4]
 8006fd8:	683b      	ldr	r3, [r7, #0]
 8006fda:	781b      	ldrb	r3, [r3, #0]
 8006fdc:	009b      	lsls	r3, r3, #2
 8006fde:	4413      	add	r3, r2
 8006fe0:	881b      	ldrh	r3, [r3, #0]
 8006fe2:	b29b      	uxth	r3, r3
 8006fe4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006fe8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006fec:	82fb      	strh	r3, [r7, #22]
 8006fee:	687a      	ldr	r2, [r7, #4]
 8006ff0:	683b      	ldr	r3, [r7, #0]
 8006ff2:	781b      	ldrb	r3, [r3, #0]
 8006ff4:	009b      	lsls	r3, r3, #2
 8006ff6:	441a      	add	r2, r3
 8006ff8:	8afb      	ldrh	r3, [r7, #22]
 8006ffa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006ffe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007002:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007006:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800700a:	b29b      	uxth	r3, r3
 800700c:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800700e:	687a      	ldr	r2, [r7, #4]
 8007010:	683b      	ldr	r3, [r7, #0]
 8007012:	781b      	ldrb	r3, [r3, #0]
 8007014:	009b      	lsls	r3, r3, #2
 8007016:	4413      	add	r3, r2
 8007018:	881b      	ldrh	r3, [r3, #0]
 800701a:	b29b      	uxth	r3, r3
 800701c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007020:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007024:	82bb      	strh	r3, [r7, #20]
 8007026:	687a      	ldr	r2, [r7, #4]
 8007028:	683b      	ldr	r3, [r7, #0]
 800702a:	781b      	ldrb	r3, [r3, #0]
 800702c:	009b      	lsls	r3, r3, #2
 800702e:	441a      	add	r2, r3
 8007030:	8abb      	ldrh	r3, [r7, #20]
 8007032:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007036:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800703a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800703e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007042:	b29b      	uxth	r3, r3
 8007044:	8013      	strh	r3, [r2, #0]
 8007046:	e0a3      	b.n	8007190 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007048:	687a      	ldr	r2, [r7, #4]
 800704a:	683b      	ldr	r3, [r7, #0]
 800704c:	781b      	ldrb	r3, [r3, #0]
 800704e:	009b      	lsls	r3, r3, #2
 8007050:	4413      	add	r3, r2
 8007052:	881b      	ldrh	r3, [r3, #0]
 8007054:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8007056:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8007058:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800705c:	2b00      	cmp	r3, #0
 800705e:	d01b      	beq.n	8007098 <USB_DeactivateEndpoint+0x2d4>
 8007060:	687a      	ldr	r2, [r7, #4]
 8007062:	683b      	ldr	r3, [r7, #0]
 8007064:	781b      	ldrb	r3, [r3, #0]
 8007066:	009b      	lsls	r3, r3, #2
 8007068:	4413      	add	r3, r2
 800706a:	881b      	ldrh	r3, [r3, #0]
 800706c:	b29b      	uxth	r3, r3
 800706e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007072:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007076:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8007078:	687a      	ldr	r2, [r7, #4]
 800707a:	683b      	ldr	r3, [r7, #0]
 800707c:	781b      	ldrb	r3, [r3, #0]
 800707e:	009b      	lsls	r3, r3, #2
 8007080:	441a      	add	r2, r3
 8007082:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8007084:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007088:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800708c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007090:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007094:	b29b      	uxth	r3, r3
 8007096:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007098:	687a      	ldr	r2, [r7, #4]
 800709a:	683b      	ldr	r3, [r7, #0]
 800709c:	781b      	ldrb	r3, [r3, #0]
 800709e:	009b      	lsls	r3, r3, #2
 80070a0:	4413      	add	r3, r2
 80070a2:	881b      	ldrh	r3, [r3, #0]
 80070a4:	857b      	strh	r3, [r7, #42]	@ 0x2a
 80070a6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80070a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d01b      	beq.n	80070e8 <USB_DeactivateEndpoint+0x324>
 80070b0:	687a      	ldr	r2, [r7, #4]
 80070b2:	683b      	ldr	r3, [r7, #0]
 80070b4:	781b      	ldrb	r3, [r3, #0]
 80070b6:	009b      	lsls	r3, r3, #2
 80070b8:	4413      	add	r3, r2
 80070ba:	881b      	ldrh	r3, [r3, #0]
 80070bc:	b29b      	uxth	r3, r3
 80070be:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80070c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80070c6:	853b      	strh	r3, [r7, #40]	@ 0x28
 80070c8:	687a      	ldr	r2, [r7, #4]
 80070ca:	683b      	ldr	r3, [r7, #0]
 80070cc:	781b      	ldrb	r3, [r3, #0]
 80070ce:	009b      	lsls	r3, r3, #2
 80070d0:	441a      	add	r2, r3
 80070d2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80070d4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80070d8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80070dc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80070e0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80070e4:	b29b      	uxth	r3, r3
 80070e6:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 80070e8:	687a      	ldr	r2, [r7, #4]
 80070ea:	683b      	ldr	r3, [r7, #0]
 80070ec:	781b      	ldrb	r3, [r3, #0]
 80070ee:	009b      	lsls	r3, r3, #2
 80070f0:	4413      	add	r3, r2
 80070f2:	881b      	ldrh	r3, [r3, #0]
 80070f4:	b29b      	uxth	r3, r3
 80070f6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80070fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80070fe:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8007100:	687a      	ldr	r2, [r7, #4]
 8007102:	683b      	ldr	r3, [r7, #0]
 8007104:	781b      	ldrb	r3, [r3, #0]
 8007106:	009b      	lsls	r3, r3, #2
 8007108:	441a      	add	r2, r3
 800710a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800710c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007110:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007114:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007118:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800711c:	b29b      	uxth	r3, r3
 800711e:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007120:	687a      	ldr	r2, [r7, #4]
 8007122:	683b      	ldr	r3, [r7, #0]
 8007124:	781b      	ldrb	r3, [r3, #0]
 8007126:	009b      	lsls	r3, r3, #2
 8007128:	4413      	add	r3, r2
 800712a:	881b      	ldrh	r3, [r3, #0]
 800712c:	b29b      	uxth	r3, r3
 800712e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007132:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007136:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8007138:	687a      	ldr	r2, [r7, #4]
 800713a:	683b      	ldr	r3, [r7, #0]
 800713c:	781b      	ldrb	r3, [r3, #0]
 800713e:	009b      	lsls	r3, r3, #2
 8007140:	441a      	add	r2, r3
 8007142:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007144:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007148:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800714c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007150:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007154:	b29b      	uxth	r3, r3
 8007156:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007158:	687a      	ldr	r2, [r7, #4]
 800715a:	683b      	ldr	r3, [r7, #0]
 800715c:	781b      	ldrb	r3, [r3, #0]
 800715e:	009b      	lsls	r3, r3, #2
 8007160:	4413      	add	r3, r2
 8007162:	881b      	ldrh	r3, [r3, #0]
 8007164:	b29b      	uxth	r3, r3
 8007166:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800716a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800716e:	847b      	strh	r3, [r7, #34]	@ 0x22
 8007170:	687a      	ldr	r2, [r7, #4]
 8007172:	683b      	ldr	r3, [r7, #0]
 8007174:	781b      	ldrb	r3, [r3, #0]
 8007176:	009b      	lsls	r3, r3, #2
 8007178:	441a      	add	r2, r3
 800717a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800717c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007180:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007184:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007188:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800718c:	b29b      	uxth	r3, r3
 800718e:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8007190:	2300      	movs	r3, #0
}
 8007192:	4618      	mov	r0, r3
 8007194:	3734      	adds	r7, #52	@ 0x34
 8007196:	46bd      	mov	sp, r7
 8007198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800719c:	4770      	bx	lr

0800719e <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800719e:	b580      	push	{r7, lr}
 80071a0:	b0ac      	sub	sp, #176	@ 0xb0
 80071a2:	af00      	add	r7, sp, #0
 80071a4:	6078      	str	r0, [r7, #4]
 80071a6:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 80071a8:	683b      	ldr	r3, [r7, #0]
 80071aa:	785b      	ldrb	r3, [r3, #1]
 80071ac:	2b01      	cmp	r3, #1
 80071ae:	f040 84ca 	bne.w	8007b46 <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 80071b2:	683b      	ldr	r3, [r7, #0]
 80071b4:	699a      	ldr	r2, [r3, #24]
 80071b6:	683b      	ldr	r3, [r7, #0]
 80071b8:	691b      	ldr	r3, [r3, #16]
 80071ba:	429a      	cmp	r2, r3
 80071bc:	d904      	bls.n	80071c8 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 80071be:	683b      	ldr	r3, [r7, #0]
 80071c0:	691b      	ldr	r3, [r3, #16]
 80071c2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80071c6:	e003      	b.n	80071d0 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 80071c8:	683b      	ldr	r3, [r7, #0]
 80071ca:	699b      	ldr	r3, [r3, #24]
 80071cc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 80071d0:	683b      	ldr	r3, [r7, #0]
 80071d2:	7b1b      	ldrb	r3, [r3, #12]
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d122      	bne.n	800721e <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 80071d8:	683b      	ldr	r3, [r7, #0]
 80071da:	6959      	ldr	r1, [r3, #20]
 80071dc:	683b      	ldr	r3, [r7, #0]
 80071de:	88da      	ldrh	r2, [r3, #6]
 80071e0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80071e4:	b29b      	uxth	r3, r3
 80071e6:	6878      	ldr	r0, [r7, #4]
 80071e8:	f000 febd 	bl	8007f66 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	613b      	str	r3, [r7, #16]
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80071f6:	b29b      	uxth	r3, r3
 80071f8:	461a      	mov	r2, r3
 80071fa:	693b      	ldr	r3, [r7, #16]
 80071fc:	4413      	add	r3, r2
 80071fe:	613b      	str	r3, [r7, #16]
 8007200:	683b      	ldr	r3, [r7, #0]
 8007202:	781b      	ldrb	r3, [r3, #0]
 8007204:	00da      	lsls	r2, r3, #3
 8007206:	693b      	ldr	r3, [r7, #16]
 8007208:	4413      	add	r3, r2
 800720a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800720e:	60fb      	str	r3, [r7, #12]
 8007210:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007214:	b29a      	uxth	r2, r3
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	801a      	strh	r2, [r3, #0]
 800721a:	f000 bc6f 	b.w	8007afc <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800721e:	683b      	ldr	r3, [r7, #0]
 8007220:	78db      	ldrb	r3, [r3, #3]
 8007222:	2b02      	cmp	r3, #2
 8007224:	f040 831e 	bne.w	8007864 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8007228:	683b      	ldr	r3, [r7, #0]
 800722a:	6a1a      	ldr	r2, [r3, #32]
 800722c:	683b      	ldr	r3, [r7, #0]
 800722e:	691b      	ldr	r3, [r3, #16]
 8007230:	429a      	cmp	r2, r3
 8007232:	f240 82cf 	bls.w	80077d4 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8007236:	687a      	ldr	r2, [r7, #4]
 8007238:	683b      	ldr	r3, [r7, #0]
 800723a:	781b      	ldrb	r3, [r3, #0]
 800723c:	009b      	lsls	r3, r3, #2
 800723e:	4413      	add	r3, r2
 8007240:	881b      	ldrh	r3, [r3, #0]
 8007242:	b29b      	uxth	r3, r3
 8007244:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007248:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800724c:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8007250:	687a      	ldr	r2, [r7, #4]
 8007252:	683b      	ldr	r3, [r7, #0]
 8007254:	781b      	ldrb	r3, [r3, #0]
 8007256:	009b      	lsls	r3, r3, #2
 8007258:	441a      	add	r2, r3
 800725a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800725e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007262:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007266:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800726a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800726e:	b29b      	uxth	r3, r3
 8007270:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8007272:	683b      	ldr	r3, [r7, #0]
 8007274:	6a1a      	ldr	r2, [r3, #32]
 8007276:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800727a:	1ad2      	subs	r2, r2, r3
 800727c:	683b      	ldr	r3, [r7, #0]
 800727e:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8007280:	687a      	ldr	r2, [r7, #4]
 8007282:	683b      	ldr	r3, [r7, #0]
 8007284:	781b      	ldrb	r3, [r3, #0]
 8007286:	009b      	lsls	r3, r3, #2
 8007288:	4413      	add	r3, r2
 800728a:	881b      	ldrh	r3, [r3, #0]
 800728c:	b29b      	uxth	r3, r3
 800728e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007292:	2b00      	cmp	r3, #0
 8007294:	f000 814f 	beq.w	8007536 <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	633b      	str	r3, [r7, #48]	@ 0x30
 800729c:	683b      	ldr	r3, [r7, #0]
 800729e:	785b      	ldrb	r3, [r3, #1]
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d16b      	bne.n	800737c <USB_EPStartXfer+0x1de>
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80072ae:	b29b      	uxth	r3, r3
 80072b0:	461a      	mov	r2, r3
 80072b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072b4:	4413      	add	r3, r2
 80072b6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80072b8:	683b      	ldr	r3, [r7, #0]
 80072ba:	781b      	ldrb	r3, [r3, #0]
 80072bc:	00da      	lsls	r2, r3, #3
 80072be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072c0:	4413      	add	r3, r2
 80072c2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80072c6:	627b      	str	r3, [r7, #36]	@ 0x24
 80072c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072ca:	881b      	ldrh	r3, [r3, #0]
 80072cc:	b29b      	uxth	r3, r3
 80072ce:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80072d2:	b29a      	uxth	r2, r3
 80072d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072d6:	801a      	strh	r2, [r3, #0]
 80072d8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d10a      	bne.n	80072f6 <USB_EPStartXfer+0x158>
 80072e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072e2:	881b      	ldrh	r3, [r3, #0]
 80072e4:	b29b      	uxth	r3, r3
 80072e6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80072ea:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80072ee:	b29a      	uxth	r2, r3
 80072f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072f2:	801a      	strh	r2, [r3, #0]
 80072f4:	e05b      	b.n	80073ae <USB_EPStartXfer+0x210>
 80072f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80072fa:	2b3e      	cmp	r3, #62	@ 0x3e
 80072fc:	d81c      	bhi.n	8007338 <USB_EPStartXfer+0x19a>
 80072fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007302:	085b      	lsrs	r3, r3, #1
 8007304:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007308:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800730c:	f003 0301 	and.w	r3, r3, #1
 8007310:	2b00      	cmp	r3, #0
 8007312:	d004      	beq.n	800731e <USB_EPStartXfer+0x180>
 8007314:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007318:	3301      	adds	r3, #1
 800731a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800731e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007320:	881b      	ldrh	r3, [r3, #0]
 8007322:	b29a      	uxth	r2, r3
 8007324:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007328:	b29b      	uxth	r3, r3
 800732a:	029b      	lsls	r3, r3, #10
 800732c:	b29b      	uxth	r3, r3
 800732e:	4313      	orrs	r3, r2
 8007330:	b29a      	uxth	r2, r3
 8007332:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007334:	801a      	strh	r2, [r3, #0]
 8007336:	e03a      	b.n	80073ae <USB_EPStartXfer+0x210>
 8007338:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800733c:	095b      	lsrs	r3, r3, #5
 800733e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007342:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007346:	f003 031f 	and.w	r3, r3, #31
 800734a:	2b00      	cmp	r3, #0
 800734c:	d104      	bne.n	8007358 <USB_EPStartXfer+0x1ba>
 800734e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007352:	3b01      	subs	r3, #1
 8007354:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007358:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800735a:	881b      	ldrh	r3, [r3, #0]
 800735c:	b29a      	uxth	r2, r3
 800735e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007362:	b29b      	uxth	r3, r3
 8007364:	029b      	lsls	r3, r3, #10
 8007366:	b29b      	uxth	r3, r3
 8007368:	4313      	orrs	r3, r2
 800736a:	b29b      	uxth	r3, r3
 800736c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007370:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007374:	b29a      	uxth	r2, r3
 8007376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007378:	801a      	strh	r2, [r3, #0]
 800737a:	e018      	b.n	80073ae <USB_EPStartXfer+0x210>
 800737c:	683b      	ldr	r3, [r7, #0]
 800737e:	785b      	ldrb	r3, [r3, #1]
 8007380:	2b01      	cmp	r3, #1
 8007382:	d114      	bne.n	80073ae <USB_EPStartXfer+0x210>
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800738a:	b29b      	uxth	r3, r3
 800738c:	461a      	mov	r2, r3
 800738e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007390:	4413      	add	r3, r2
 8007392:	633b      	str	r3, [r7, #48]	@ 0x30
 8007394:	683b      	ldr	r3, [r7, #0]
 8007396:	781b      	ldrb	r3, [r3, #0]
 8007398:	00da      	lsls	r2, r3, #3
 800739a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800739c:	4413      	add	r3, r2
 800739e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80073a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80073a4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80073a8:	b29a      	uxth	r2, r3
 80073aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80073ac:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80073ae:	683b      	ldr	r3, [r7, #0]
 80073b0:	895b      	ldrh	r3, [r3, #10]
 80073b2:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80073b6:	683b      	ldr	r3, [r7, #0]
 80073b8:	6959      	ldr	r1, [r3, #20]
 80073ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80073be:	b29b      	uxth	r3, r3
 80073c0:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80073c4:	6878      	ldr	r0, [r7, #4]
 80073c6:	f000 fdce 	bl	8007f66 <USB_WritePMA>
            ep->xfer_buff += len;
 80073ca:	683b      	ldr	r3, [r7, #0]
 80073cc:	695a      	ldr	r2, [r3, #20]
 80073ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80073d2:	441a      	add	r2, r3
 80073d4:	683b      	ldr	r3, [r7, #0]
 80073d6:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80073d8:	683b      	ldr	r3, [r7, #0]
 80073da:	6a1a      	ldr	r2, [r3, #32]
 80073dc:	683b      	ldr	r3, [r7, #0]
 80073de:	691b      	ldr	r3, [r3, #16]
 80073e0:	429a      	cmp	r2, r3
 80073e2:	d907      	bls.n	80073f4 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 80073e4:	683b      	ldr	r3, [r7, #0]
 80073e6:	6a1a      	ldr	r2, [r3, #32]
 80073e8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80073ec:	1ad2      	subs	r2, r2, r3
 80073ee:	683b      	ldr	r3, [r7, #0]
 80073f0:	621a      	str	r2, [r3, #32]
 80073f2:	e006      	b.n	8007402 <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 80073f4:	683b      	ldr	r3, [r7, #0]
 80073f6:	6a1b      	ldr	r3, [r3, #32]
 80073f8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 80073fc:	683b      	ldr	r3, [r7, #0]
 80073fe:	2200      	movs	r2, #0
 8007400:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8007402:	683b      	ldr	r3, [r7, #0]
 8007404:	785b      	ldrb	r3, [r3, #1]
 8007406:	2b00      	cmp	r3, #0
 8007408:	d16b      	bne.n	80074e2 <USB_EPStartXfer+0x344>
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	61bb      	str	r3, [r7, #24]
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007414:	b29b      	uxth	r3, r3
 8007416:	461a      	mov	r2, r3
 8007418:	69bb      	ldr	r3, [r7, #24]
 800741a:	4413      	add	r3, r2
 800741c:	61bb      	str	r3, [r7, #24]
 800741e:	683b      	ldr	r3, [r7, #0]
 8007420:	781b      	ldrb	r3, [r3, #0]
 8007422:	00da      	lsls	r2, r3, #3
 8007424:	69bb      	ldr	r3, [r7, #24]
 8007426:	4413      	add	r3, r2
 8007428:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800742c:	617b      	str	r3, [r7, #20]
 800742e:	697b      	ldr	r3, [r7, #20]
 8007430:	881b      	ldrh	r3, [r3, #0]
 8007432:	b29b      	uxth	r3, r3
 8007434:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007438:	b29a      	uxth	r2, r3
 800743a:	697b      	ldr	r3, [r7, #20]
 800743c:	801a      	strh	r2, [r3, #0]
 800743e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007442:	2b00      	cmp	r3, #0
 8007444:	d10a      	bne.n	800745c <USB_EPStartXfer+0x2be>
 8007446:	697b      	ldr	r3, [r7, #20]
 8007448:	881b      	ldrh	r3, [r3, #0]
 800744a:	b29b      	uxth	r3, r3
 800744c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007450:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007454:	b29a      	uxth	r2, r3
 8007456:	697b      	ldr	r3, [r7, #20]
 8007458:	801a      	strh	r2, [r3, #0]
 800745a:	e05d      	b.n	8007518 <USB_EPStartXfer+0x37a>
 800745c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007460:	2b3e      	cmp	r3, #62	@ 0x3e
 8007462:	d81c      	bhi.n	800749e <USB_EPStartXfer+0x300>
 8007464:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007468:	085b      	lsrs	r3, r3, #1
 800746a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800746e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007472:	f003 0301 	and.w	r3, r3, #1
 8007476:	2b00      	cmp	r3, #0
 8007478:	d004      	beq.n	8007484 <USB_EPStartXfer+0x2e6>
 800747a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800747e:	3301      	adds	r3, #1
 8007480:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007484:	697b      	ldr	r3, [r7, #20]
 8007486:	881b      	ldrh	r3, [r3, #0]
 8007488:	b29a      	uxth	r2, r3
 800748a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800748e:	b29b      	uxth	r3, r3
 8007490:	029b      	lsls	r3, r3, #10
 8007492:	b29b      	uxth	r3, r3
 8007494:	4313      	orrs	r3, r2
 8007496:	b29a      	uxth	r2, r3
 8007498:	697b      	ldr	r3, [r7, #20]
 800749a:	801a      	strh	r2, [r3, #0]
 800749c:	e03c      	b.n	8007518 <USB_EPStartXfer+0x37a>
 800749e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80074a2:	095b      	lsrs	r3, r3, #5
 80074a4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80074a8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80074ac:	f003 031f 	and.w	r3, r3, #31
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d104      	bne.n	80074be <USB_EPStartXfer+0x320>
 80074b4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80074b8:	3b01      	subs	r3, #1
 80074ba:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80074be:	697b      	ldr	r3, [r7, #20]
 80074c0:	881b      	ldrh	r3, [r3, #0]
 80074c2:	b29a      	uxth	r2, r3
 80074c4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80074c8:	b29b      	uxth	r3, r3
 80074ca:	029b      	lsls	r3, r3, #10
 80074cc:	b29b      	uxth	r3, r3
 80074ce:	4313      	orrs	r3, r2
 80074d0:	b29b      	uxth	r3, r3
 80074d2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80074d6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80074da:	b29a      	uxth	r2, r3
 80074dc:	697b      	ldr	r3, [r7, #20]
 80074de:	801a      	strh	r2, [r3, #0]
 80074e0:	e01a      	b.n	8007518 <USB_EPStartXfer+0x37a>
 80074e2:	683b      	ldr	r3, [r7, #0]
 80074e4:	785b      	ldrb	r3, [r3, #1]
 80074e6:	2b01      	cmp	r3, #1
 80074e8:	d116      	bne.n	8007518 <USB_EPStartXfer+0x37a>
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	623b      	str	r3, [r7, #32]
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80074f4:	b29b      	uxth	r3, r3
 80074f6:	461a      	mov	r2, r3
 80074f8:	6a3b      	ldr	r3, [r7, #32]
 80074fa:	4413      	add	r3, r2
 80074fc:	623b      	str	r3, [r7, #32]
 80074fe:	683b      	ldr	r3, [r7, #0]
 8007500:	781b      	ldrb	r3, [r3, #0]
 8007502:	00da      	lsls	r2, r3, #3
 8007504:	6a3b      	ldr	r3, [r7, #32]
 8007506:	4413      	add	r3, r2
 8007508:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800750c:	61fb      	str	r3, [r7, #28]
 800750e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007512:	b29a      	uxth	r2, r3
 8007514:	69fb      	ldr	r3, [r7, #28]
 8007516:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8007518:	683b      	ldr	r3, [r7, #0]
 800751a:	891b      	ldrh	r3, [r3, #8]
 800751c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007520:	683b      	ldr	r3, [r7, #0]
 8007522:	6959      	ldr	r1, [r3, #20]
 8007524:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007528:	b29b      	uxth	r3, r3
 800752a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800752e:	6878      	ldr	r0, [r7, #4]
 8007530:	f000 fd19 	bl	8007f66 <USB_WritePMA>
 8007534:	e2e2      	b.n	8007afc <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8007536:	683b      	ldr	r3, [r7, #0]
 8007538:	785b      	ldrb	r3, [r3, #1]
 800753a:	2b00      	cmp	r3, #0
 800753c:	d16b      	bne.n	8007616 <USB_EPStartXfer+0x478>
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007548:	b29b      	uxth	r3, r3
 800754a:	461a      	mov	r2, r3
 800754c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800754e:	4413      	add	r3, r2
 8007550:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007552:	683b      	ldr	r3, [r7, #0]
 8007554:	781b      	ldrb	r3, [r3, #0]
 8007556:	00da      	lsls	r2, r3, #3
 8007558:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800755a:	4413      	add	r3, r2
 800755c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007560:	647b      	str	r3, [r7, #68]	@ 0x44
 8007562:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007564:	881b      	ldrh	r3, [r3, #0]
 8007566:	b29b      	uxth	r3, r3
 8007568:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800756c:	b29a      	uxth	r2, r3
 800756e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007570:	801a      	strh	r2, [r3, #0]
 8007572:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007576:	2b00      	cmp	r3, #0
 8007578:	d10a      	bne.n	8007590 <USB_EPStartXfer+0x3f2>
 800757a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800757c:	881b      	ldrh	r3, [r3, #0]
 800757e:	b29b      	uxth	r3, r3
 8007580:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007584:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007588:	b29a      	uxth	r2, r3
 800758a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800758c:	801a      	strh	r2, [r3, #0]
 800758e:	e05d      	b.n	800764c <USB_EPStartXfer+0x4ae>
 8007590:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007594:	2b3e      	cmp	r3, #62	@ 0x3e
 8007596:	d81c      	bhi.n	80075d2 <USB_EPStartXfer+0x434>
 8007598:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800759c:	085b      	lsrs	r3, r3, #1
 800759e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80075a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80075a6:	f003 0301 	and.w	r3, r3, #1
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d004      	beq.n	80075b8 <USB_EPStartXfer+0x41a>
 80075ae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80075b2:	3301      	adds	r3, #1
 80075b4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80075b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80075ba:	881b      	ldrh	r3, [r3, #0]
 80075bc:	b29a      	uxth	r2, r3
 80075be:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80075c2:	b29b      	uxth	r3, r3
 80075c4:	029b      	lsls	r3, r3, #10
 80075c6:	b29b      	uxth	r3, r3
 80075c8:	4313      	orrs	r3, r2
 80075ca:	b29a      	uxth	r2, r3
 80075cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80075ce:	801a      	strh	r2, [r3, #0]
 80075d0:	e03c      	b.n	800764c <USB_EPStartXfer+0x4ae>
 80075d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80075d6:	095b      	lsrs	r3, r3, #5
 80075d8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80075dc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80075e0:	f003 031f 	and.w	r3, r3, #31
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d104      	bne.n	80075f2 <USB_EPStartXfer+0x454>
 80075e8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80075ec:	3b01      	subs	r3, #1
 80075ee:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80075f2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80075f4:	881b      	ldrh	r3, [r3, #0]
 80075f6:	b29a      	uxth	r2, r3
 80075f8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80075fc:	b29b      	uxth	r3, r3
 80075fe:	029b      	lsls	r3, r3, #10
 8007600:	b29b      	uxth	r3, r3
 8007602:	4313      	orrs	r3, r2
 8007604:	b29b      	uxth	r3, r3
 8007606:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800760a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800760e:	b29a      	uxth	r2, r3
 8007610:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007612:	801a      	strh	r2, [r3, #0]
 8007614:	e01a      	b.n	800764c <USB_EPStartXfer+0x4ae>
 8007616:	683b      	ldr	r3, [r7, #0]
 8007618:	785b      	ldrb	r3, [r3, #1]
 800761a:	2b01      	cmp	r3, #1
 800761c:	d116      	bne.n	800764c <USB_EPStartXfer+0x4ae>
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	653b      	str	r3, [r7, #80]	@ 0x50
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007628:	b29b      	uxth	r3, r3
 800762a:	461a      	mov	r2, r3
 800762c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800762e:	4413      	add	r3, r2
 8007630:	653b      	str	r3, [r7, #80]	@ 0x50
 8007632:	683b      	ldr	r3, [r7, #0]
 8007634:	781b      	ldrb	r3, [r3, #0]
 8007636:	00da      	lsls	r2, r3, #3
 8007638:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800763a:	4413      	add	r3, r2
 800763c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007640:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007642:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007646:	b29a      	uxth	r2, r3
 8007648:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800764a:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800764c:	683b      	ldr	r3, [r7, #0]
 800764e:	891b      	ldrh	r3, [r3, #8]
 8007650:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007654:	683b      	ldr	r3, [r7, #0]
 8007656:	6959      	ldr	r1, [r3, #20]
 8007658:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800765c:	b29b      	uxth	r3, r3
 800765e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007662:	6878      	ldr	r0, [r7, #4]
 8007664:	f000 fc7f 	bl	8007f66 <USB_WritePMA>
            ep->xfer_buff += len;
 8007668:	683b      	ldr	r3, [r7, #0]
 800766a:	695a      	ldr	r2, [r3, #20]
 800766c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007670:	441a      	add	r2, r3
 8007672:	683b      	ldr	r3, [r7, #0]
 8007674:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8007676:	683b      	ldr	r3, [r7, #0]
 8007678:	6a1a      	ldr	r2, [r3, #32]
 800767a:	683b      	ldr	r3, [r7, #0]
 800767c:	691b      	ldr	r3, [r3, #16]
 800767e:	429a      	cmp	r2, r3
 8007680:	d907      	bls.n	8007692 <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 8007682:	683b      	ldr	r3, [r7, #0]
 8007684:	6a1a      	ldr	r2, [r3, #32]
 8007686:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800768a:	1ad2      	subs	r2, r2, r3
 800768c:	683b      	ldr	r3, [r7, #0]
 800768e:	621a      	str	r2, [r3, #32]
 8007690:	e006      	b.n	80076a0 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 8007692:	683b      	ldr	r3, [r7, #0]
 8007694:	6a1b      	ldr	r3, [r3, #32]
 8007696:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800769a:	683b      	ldr	r3, [r7, #0]
 800769c:	2200      	movs	r2, #0
 800769e:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	643b      	str	r3, [r7, #64]	@ 0x40
 80076a4:	683b      	ldr	r3, [r7, #0]
 80076a6:	785b      	ldrb	r3, [r3, #1]
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d16b      	bne.n	8007784 <USB_EPStartXfer+0x5e6>
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	63bb      	str	r3, [r7, #56]	@ 0x38
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80076b6:	b29b      	uxth	r3, r3
 80076b8:	461a      	mov	r2, r3
 80076ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076bc:	4413      	add	r3, r2
 80076be:	63bb      	str	r3, [r7, #56]	@ 0x38
 80076c0:	683b      	ldr	r3, [r7, #0]
 80076c2:	781b      	ldrb	r3, [r3, #0]
 80076c4:	00da      	lsls	r2, r3, #3
 80076c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076c8:	4413      	add	r3, r2
 80076ca:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80076ce:	637b      	str	r3, [r7, #52]	@ 0x34
 80076d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80076d2:	881b      	ldrh	r3, [r3, #0]
 80076d4:	b29b      	uxth	r3, r3
 80076d6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80076da:	b29a      	uxth	r2, r3
 80076dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80076de:	801a      	strh	r2, [r3, #0]
 80076e0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d10a      	bne.n	80076fe <USB_EPStartXfer+0x560>
 80076e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80076ea:	881b      	ldrh	r3, [r3, #0]
 80076ec:	b29b      	uxth	r3, r3
 80076ee:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80076f2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80076f6:	b29a      	uxth	r2, r3
 80076f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80076fa:	801a      	strh	r2, [r3, #0]
 80076fc:	e05b      	b.n	80077b6 <USB_EPStartXfer+0x618>
 80076fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007702:	2b3e      	cmp	r3, #62	@ 0x3e
 8007704:	d81c      	bhi.n	8007740 <USB_EPStartXfer+0x5a2>
 8007706:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800770a:	085b      	lsrs	r3, r3, #1
 800770c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007710:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007714:	f003 0301 	and.w	r3, r3, #1
 8007718:	2b00      	cmp	r3, #0
 800771a:	d004      	beq.n	8007726 <USB_EPStartXfer+0x588>
 800771c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007720:	3301      	adds	r3, #1
 8007722:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007726:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007728:	881b      	ldrh	r3, [r3, #0]
 800772a:	b29a      	uxth	r2, r3
 800772c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007730:	b29b      	uxth	r3, r3
 8007732:	029b      	lsls	r3, r3, #10
 8007734:	b29b      	uxth	r3, r3
 8007736:	4313      	orrs	r3, r2
 8007738:	b29a      	uxth	r2, r3
 800773a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800773c:	801a      	strh	r2, [r3, #0]
 800773e:	e03a      	b.n	80077b6 <USB_EPStartXfer+0x618>
 8007740:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007744:	095b      	lsrs	r3, r3, #5
 8007746:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800774a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800774e:	f003 031f 	and.w	r3, r3, #31
 8007752:	2b00      	cmp	r3, #0
 8007754:	d104      	bne.n	8007760 <USB_EPStartXfer+0x5c2>
 8007756:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800775a:	3b01      	subs	r3, #1
 800775c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007760:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007762:	881b      	ldrh	r3, [r3, #0]
 8007764:	b29a      	uxth	r2, r3
 8007766:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800776a:	b29b      	uxth	r3, r3
 800776c:	029b      	lsls	r3, r3, #10
 800776e:	b29b      	uxth	r3, r3
 8007770:	4313      	orrs	r3, r2
 8007772:	b29b      	uxth	r3, r3
 8007774:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007778:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800777c:	b29a      	uxth	r2, r3
 800777e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007780:	801a      	strh	r2, [r3, #0]
 8007782:	e018      	b.n	80077b6 <USB_EPStartXfer+0x618>
 8007784:	683b      	ldr	r3, [r7, #0]
 8007786:	785b      	ldrb	r3, [r3, #1]
 8007788:	2b01      	cmp	r3, #1
 800778a:	d114      	bne.n	80077b6 <USB_EPStartXfer+0x618>
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007792:	b29b      	uxth	r3, r3
 8007794:	461a      	mov	r2, r3
 8007796:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007798:	4413      	add	r3, r2
 800779a:	643b      	str	r3, [r7, #64]	@ 0x40
 800779c:	683b      	ldr	r3, [r7, #0]
 800779e:	781b      	ldrb	r3, [r3, #0]
 80077a0:	00da      	lsls	r2, r3, #3
 80077a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80077a4:	4413      	add	r3, r2
 80077a6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80077aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80077ac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80077b0:	b29a      	uxth	r2, r3
 80077b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80077b4:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80077b6:	683b      	ldr	r3, [r7, #0]
 80077b8:	895b      	ldrh	r3, [r3, #10]
 80077ba:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80077be:	683b      	ldr	r3, [r7, #0]
 80077c0:	6959      	ldr	r1, [r3, #20]
 80077c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80077c6:	b29b      	uxth	r3, r3
 80077c8:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80077cc:	6878      	ldr	r0, [r7, #4]
 80077ce:	f000 fbca 	bl	8007f66 <USB_WritePMA>
 80077d2:	e193      	b.n	8007afc <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 80077d4:	683b      	ldr	r3, [r7, #0]
 80077d6:	6a1b      	ldr	r3, [r3, #32]
 80077d8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 80077dc:	687a      	ldr	r2, [r7, #4]
 80077de:	683b      	ldr	r3, [r7, #0]
 80077e0:	781b      	ldrb	r3, [r3, #0]
 80077e2:	009b      	lsls	r3, r3, #2
 80077e4:	4413      	add	r3, r2
 80077e6:	881b      	ldrh	r3, [r3, #0]
 80077e8:	b29b      	uxth	r3, r3
 80077ea:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 80077ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80077f2:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 80077f6:	687a      	ldr	r2, [r7, #4]
 80077f8:	683b      	ldr	r3, [r7, #0]
 80077fa:	781b      	ldrb	r3, [r3, #0]
 80077fc:	009b      	lsls	r3, r3, #2
 80077fe:	441a      	add	r2, r3
 8007800:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8007804:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007808:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800780c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007810:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007814:	b29b      	uxth	r3, r3
 8007816:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007822:	b29b      	uxth	r3, r3
 8007824:	461a      	mov	r2, r3
 8007826:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007828:	4413      	add	r3, r2
 800782a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800782c:	683b      	ldr	r3, [r7, #0]
 800782e:	781b      	ldrb	r3, [r3, #0]
 8007830:	00da      	lsls	r2, r3, #3
 8007832:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007834:	4413      	add	r3, r2
 8007836:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800783a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800783c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007840:	b29a      	uxth	r2, r3
 8007842:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007844:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8007846:	683b      	ldr	r3, [r7, #0]
 8007848:	891b      	ldrh	r3, [r3, #8]
 800784a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800784e:	683b      	ldr	r3, [r7, #0]
 8007850:	6959      	ldr	r1, [r3, #20]
 8007852:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007856:	b29b      	uxth	r3, r3
 8007858:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800785c:	6878      	ldr	r0, [r7, #4]
 800785e:	f000 fb82 	bl	8007f66 <USB_WritePMA>
 8007862:	e14b      	b.n	8007afc <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8007864:	683b      	ldr	r3, [r7, #0]
 8007866:	6a1a      	ldr	r2, [r3, #32]
 8007868:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800786c:	1ad2      	subs	r2, r2, r3
 800786e:	683b      	ldr	r3, [r7, #0]
 8007870:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8007872:	687a      	ldr	r2, [r7, #4]
 8007874:	683b      	ldr	r3, [r7, #0]
 8007876:	781b      	ldrb	r3, [r3, #0]
 8007878:	009b      	lsls	r3, r3, #2
 800787a:	4413      	add	r3, r2
 800787c:	881b      	ldrh	r3, [r3, #0]
 800787e:	b29b      	uxth	r3, r3
 8007880:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007884:	2b00      	cmp	r3, #0
 8007886:	f000 809a 	beq.w	80079be <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	673b      	str	r3, [r7, #112]	@ 0x70
 800788e:	683b      	ldr	r3, [r7, #0]
 8007890:	785b      	ldrb	r3, [r3, #1]
 8007892:	2b00      	cmp	r3, #0
 8007894:	d16b      	bne.n	800796e <USB_EPStartXfer+0x7d0>
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	66bb      	str	r3, [r7, #104]	@ 0x68
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80078a0:	b29b      	uxth	r3, r3
 80078a2:	461a      	mov	r2, r3
 80078a4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80078a6:	4413      	add	r3, r2
 80078a8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80078aa:	683b      	ldr	r3, [r7, #0]
 80078ac:	781b      	ldrb	r3, [r3, #0]
 80078ae:	00da      	lsls	r2, r3, #3
 80078b0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80078b2:	4413      	add	r3, r2
 80078b4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80078b8:	667b      	str	r3, [r7, #100]	@ 0x64
 80078ba:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80078bc:	881b      	ldrh	r3, [r3, #0]
 80078be:	b29b      	uxth	r3, r3
 80078c0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80078c4:	b29a      	uxth	r2, r3
 80078c6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80078c8:	801a      	strh	r2, [r3, #0]
 80078ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d10a      	bne.n	80078e8 <USB_EPStartXfer+0x74a>
 80078d2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80078d4:	881b      	ldrh	r3, [r3, #0]
 80078d6:	b29b      	uxth	r3, r3
 80078d8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80078dc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80078e0:	b29a      	uxth	r2, r3
 80078e2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80078e4:	801a      	strh	r2, [r3, #0]
 80078e6:	e05b      	b.n	80079a0 <USB_EPStartXfer+0x802>
 80078e8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80078ec:	2b3e      	cmp	r3, #62	@ 0x3e
 80078ee:	d81c      	bhi.n	800792a <USB_EPStartXfer+0x78c>
 80078f0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80078f4:	085b      	lsrs	r3, r3, #1
 80078f6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80078fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80078fe:	f003 0301 	and.w	r3, r3, #1
 8007902:	2b00      	cmp	r3, #0
 8007904:	d004      	beq.n	8007910 <USB_EPStartXfer+0x772>
 8007906:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800790a:	3301      	adds	r3, #1
 800790c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007910:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007912:	881b      	ldrh	r3, [r3, #0]
 8007914:	b29a      	uxth	r2, r3
 8007916:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800791a:	b29b      	uxth	r3, r3
 800791c:	029b      	lsls	r3, r3, #10
 800791e:	b29b      	uxth	r3, r3
 8007920:	4313      	orrs	r3, r2
 8007922:	b29a      	uxth	r2, r3
 8007924:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007926:	801a      	strh	r2, [r3, #0]
 8007928:	e03a      	b.n	80079a0 <USB_EPStartXfer+0x802>
 800792a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800792e:	095b      	lsrs	r3, r3, #5
 8007930:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007934:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007938:	f003 031f 	and.w	r3, r3, #31
 800793c:	2b00      	cmp	r3, #0
 800793e:	d104      	bne.n	800794a <USB_EPStartXfer+0x7ac>
 8007940:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007944:	3b01      	subs	r3, #1
 8007946:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800794a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800794c:	881b      	ldrh	r3, [r3, #0]
 800794e:	b29a      	uxth	r2, r3
 8007950:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007954:	b29b      	uxth	r3, r3
 8007956:	029b      	lsls	r3, r3, #10
 8007958:	b29b      	uxth	r3, r3
 800795a:	4313      	orrs	r3, r2
 800795c:	b29b      	uxth	r3, r3
 800795e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007962:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007966:	b29a      	uxth	r2, r3
 8007968:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800796a:	801a      	strh	r2, [r3, #0]
 800796c:	e018      	b.n	80079a0 <USB_EPStartXfer+0x802>
 800796e:	683b      	ldr	r3, [r7, #0]
 8007970:	785b      	ldrb	r3, [r3, #1]
 8007972:	2b01      	cmp	r3, #1
 8007974:	d114      	bne.n	80079a0 <USB_EPStartXfer+0x802>
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800797c:	b29b      	uxth	r3, r3
 800797e:	461a      	mov	r2, r3
 8007980:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007982:	4413      	add	r3, r2
 8007984:	673b      	str	r3, [r7, #112]	@ 0x70
 8007986:	683b      	ldr	r3, [r7, #0]
 8007988:	781b      	ldrb	r3, [r3, #0]
 800798a:	00da      	lsls	r2, r3, #3
 800798c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800798e:	4413      	add	r3, r2
 8007990:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007994:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007996:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800799a:	b29a      	uxth	r2, r3
 800799c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800799e:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 80079a0:	683b      	ldr	r3, [r7, #0]
 80079a2:	895b      	ldrh	r3, [r3, #10]
 80079a4:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80079a8:	683b      	ldr	r3, [r7, #0]
 80079aa:	6959      	ldr	r1, [r3, #20]
 80079ac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80079b0:	b29b      	uxth	r3, r3
 80079b2:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80079b6:	6878      	ldr	r0, [r7, #4]
 80079b8:	f000 fad5 	bl	8007f66 <USB_WritePMA>
 80079bc:	e09e      	b.n	8007afc <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80079be:	683b      	ldr	r3, [r7, #0]
 80079c0:	785b      	ldrb	r3, [r3, #1]
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d16b      	bne.n	8007a9e <USB_EPStartXfer+0x900>
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80079d0:	b29b      	uxth	r3, r3
 80079d2:	461a      	mov	r2, r3
 80079d4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80079d6:	4413      	add	r3, r2
 80079d8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80079da:	683b      	ldr	r3, [r7, #0]
 80079dc:	781b      	ldrb	r3, [r3, #0]
 80079de:	00da      	lsls	r2, r3, #3
 80079e0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80079e2:	4413      	add	r3, r2
 80079e4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80079e8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80079ea:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80079ec:	881b      	ldrh	r3, [r3, #0]
 80079ee:	b29b      	uxth	r3, r3
 80079f0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80079f4:	b29a      	uxth	r2, r3
 80079f6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80079f8:	801a      	strh	r2, [r3, #0]
 80079fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d10a      	bne.n	8007a18 <USB_EPStartXfer+0x87a>
 8007a02:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007a04:	881b      	ldrh	r3, [r3, #0]
 8007a06:	b29b      	uxth	r3, r3
 8007a08:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007a0c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007a10:	b29a      	uxth	r2, r3
 8007a12:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007a14:	801a      	strh	r2, [r3, #0]
 8007a16:	e063      	b.n	8007ae0 <USB_EPStartXfer+0x942>
 8007a18:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007a1c:	2b3e      	cmp	r3, #62	@ 0x3e
 8007a1e:	d81c      	bhi.n	8007a5a <USB_EPStartXfer+0x8bc>
 8007a20:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007a24:	085b      	lsrs	r3, r3, #1
 8007a26:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007a2a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007a2e:	f003 0301 	and.w	r3, r3, #1
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d004      	beq.n	8007a40 <USB_EPStartXfer+0x8a2>
 8007a36:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007a3a:	3301      	adds	r3, #1
 8007a3c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007a40:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007a42:	881b      	ldrh	r3, [r3, #0]
 8007a44:	b29a      	uxth	r2, r3
 8007a46:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007a4a:	b29b      	uxth	r3, r3
 8007a4c:	029b      	lsls	r3, r3, #10
 8007a4e:	b29b      	uxth	r3, r3
 8007a50:	4313      	orrs	r3, r2
 8007a52:	b29a      	uxth	r2, r3
 8007a54:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007a56:	801a      	strh	r2, [r3, #0]
 8007a58:	e042      	b.n	8007ae0 <USB_EPStartXfer+0x942>
 8007a5a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007a5e:	095b      	lsrs	r3, r3, #5
 8007a60:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007a64:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007a68:	f003 031f 	and.w	r3, r3, #31
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d104      	bne.n	8007a7a <USB_EPStartXfer+0x8dc>
 8007a70:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007a74:	3b01      	subs	r3, #1
 8007a76:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007a7a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007a7c:	881b      	ldrh	r3, [r3, #0]
 8007a7e:	b29a      	uxth	r2, r3
 8007a80:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007a84:	b29b      	uxth	r3, r3
 8007a86:	029b      	lsls	r3, r3, #10
 8007a88:	b29b      	uxth	r3, r3
 8007a8a:	4313      	orrs	r3, r2
 8007a8c:	b29b      	uxth	r3, r3
 8007a8e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007a92:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007a96:	b29a      	uxth	r2, r3
 8007a98:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007a9a:	801a      	strh	r2, [r3, #0]
 8007a9c:	e020      	b.n	8007ae0 <USB_EPStartXfer+0x942>
 8007a9e:	683b      	ldr	r3, [r7, #0]
 8007aa0:	785b      	ldrb	r3, [r3, #1]
 8007aa2:	2b01      	cmp	r3, #1
 8007aa4:	d11c      	bne.n	8007ae0 <USB_EPStartXfer+0x942>
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007ab2:	b29b      	uxth	r3, r3
 8007ab4:	461a      	mov	r2, r3
 8007ab6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007aba:	4413      	add	r3, r2
 8007abc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007ac0:	683b      	ldr	r3, [r7, #0]
 8007ac2:	781b      	ldrb	r3, [r3, #0]
 8007ac4:	00da      	lsls	r2, r3, #3
 8007ac6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007aca:	4413      	add	r3, r2
 8007acc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007ad0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007ad4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007ad8:	b29a      	uxth	r2, r3
 8007ada:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007ade:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8007ae0:	683b      	ldr	r3, [r7, #0]
 8007ae2:	891b      	ldrh	r3, [r3, #8]
 8007ae4:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007ae8:	683b      	ldr	r3, [r7, #0]
 8007aea:	6959      	ldr	r1, [r3, #20]
 8007aec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007af0:	b29b      	uxth	r3, r3
 8007af2:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007af6:	6878      	ldr	r0, [r7, #4]
 8007af8:	f000 fa35 	bl	8007f66 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8007afc:	687a      	ldr	r2, [r7, #4]
 8007afe:	683b      	ldr	r3, [r7, #0]
 8007b00:	781b      	ldrb	r3, [r3, #0]
 8007b02:	009b      	lsls	r3, r3, #2
 8007b04:	4413      	add	r3, r2
 8007b06:	881b      	ldrh	r3, [r3, #0]
 8007b08:	b29b      	uxth	r3, r3
 8007b0a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007b0e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007b12:	817b      	strh	r3, [r7, #10]
 8007b14:	897b      	ldrh	r3, [r7, #10]
 8007b16:	f083 0310 	eor.w	r3, r3, #16
 8007b1a:	817b      	strh	r3, [r7, #10]
 8007b1c:	897b      	ldrh	r3, [r7, #10]
 8007b1e:	f083 0320 	eor.w	r3, r3, #32
 8007b22:	817b      	strh	r3, [r7, #10]
 8007b24:	687a      	ldr	r2, [r7, #4]
 8007b26:	683b      	ldr	r3, [r7, #0]
 8007b28:	781b      	ldrb	r3, [r3, #0]
 8007b2a:	009b      	lsls	r3, r3, #2
 8007b2c:	441a      	add	r2, r3
 8007b2e:	897b      	ldrh	r3, [r7, #10]
 8007b30:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007b34:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007b38:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007b3c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007b40:	b29b      	uxth	r3, r3
 8007b42:	8013      	strh	r3, [r2, #0]
 8007b44:	e0d5      	b.n	8007cf2 <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8007b46:	683b      	ldr	r3, [r7, #0]
 8007b48:	7b1b      	ldrb	r3, [r3, #12]
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d156      	bne.n	8007bfc <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 8007b4e:	683b      	ldr	r3, [r7, #0]
 8007b50:	699b      	ldr	r3, [r3, #24]
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d122      	bne.n	8007b9c <USB_EPStartXfer+0x9fe>
 8007b56:	683b      	ldr	r3, [r7, #0]
 8007b58:	78db      	ldrb	r3, [r3, #3]
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d11e      	bne.n	8007b9c <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 8007b5e:	687a      	ldr	r2, [r7, #4]
 8007b60:	683b      	ldr	r3, [r7, #0]
 8007b62:	781b      	ldrb	r3, [r3, #0]
 8007b64:	009b      	lsls	r3, r3, #2
 8007b66:	4413      	add	r3, r2
 8007b68:	881b      	ldrh	r3, [r3, #0]
 8007b6a:	b29b      	uxth	r3, r3
 8007b6c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007b70:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007b74:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 8007b78:	687a      	ldr	r2, [r7, #4]
 8007b7a:	683b      	ldr	r3, [r7, #0]
 8007b7c:	781b      	ldrb	r3, [r3, #0]
 8007b7e:	009b      	lsls	r3, r3, #2
 8007b80:	441a      	add	r2, r3
 8007b82:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8007b86:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007b8a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007b8e:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8007b92:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007b96:	b29b      	uxth	r3, r3
 8007b98:	8013      	strh	r3, [r2, #0]
 8007b9a:	e01d      	b.n	8007bd8 <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 8007b9c:	687a      	ldr	r2, [r7, #4]
 8007b9e:	683b      	ldr	r3, [r7, #0]
 8007ba0:	781b      	ldrb	r3, [r3, #0]
 8007ba2:	009b      	lsls	r3, r3, #2
 8007ba4:	4413      	add	r3, r2
 8007ba6:	881b      	ldrh	r3, [r3, #0]
 8007ba8:	b29b      	uxth	r3, r3
 8007baa:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8007bae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007bb2:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 8007bb6:	687a      	ldr	r2, [r7, #4]
 8007bb8:	683b      	ldr	r3, [r7, #0]
 8007bba:	781b      	ldrb	r3, [r3, #0]
 8007bbc:	009b      	lsls	r3, r3, #2
 8007bbe:	441a      	add	r2, r3
 8007bc0:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 8007bc4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007bc8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007bcc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007bd0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007bd4:	b29b      	uxth	r3, r3
 8007bd6:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8007bd8:	683b      	ldr	r3, [r7, #0]
 8007bda:	699a      	ldr	r2, [r3, #24]
 8007bdc:	683b      	ldr	r3, [r7, #0]
 8007bde:	691b      	ldr	r3, [r3, #16]
 8007be0:	429a      	cmp	r2, r3
 8007be2:	d907      	bls.n	8007bf4 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 8007be4:	683b      	ldr	r3, [r7, #0]
 8007be6:	699a      	ldr	r2, [r3, #24]
 8007be8:	683b      	ldr	r3, [r7, #0]
 8007bea:	691b      	ldr	r3, [r3, #16]
 8007bec:	1ad2      	subs	r2, r2, r3
 8007bee:	683b      	ldr	r3, [r7, #0]
 8007bf0:	619a      	str	r2, [r3, #24]
 8007bf2:	e054      	b.n	8007c9e <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 8007bf4:	683b      	ldr	r3, [r7, #0]
 8007bf6:	2200      	movs	r2, #0
 8007bf8:	619a      	str	r2, [r3, #24]
 8007bfa:	e050      	b.n	8007c9e <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8007bfc:	683b      	ldr	r3, [r7, #0]
 8007bfe:	78db      	ldrb	r3, [r3, #3]
 8007c00:	2b02      	cmp	r3, #2
 8007c02:	d142      	bne.n	8007c8a <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8007c04:	683b      	ldr	r3, [r7, #0]
 8007c06:	69db      	ldr	r3, [r3, #28]
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d048      	beq.n	8007c9e <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8007c0c:	687a      	ldr	r2, [r7, #4]
 8007c0e:	683b      	ldr	r3, [r7, #0]
 8007c10:	781b      	ldrb	r3, [r3, #0]
 8007c12:	009b      	lsls	r3, r3, #2
 8007c14:	4413      	add	r3, r2
 8007c16:	881b      	ldrh	r3, [r3, #0]
 8007c18:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8007c1c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8007c20:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d005      	beq.n	8007c34 <USB_EPStartXfer+0xa96>
 8007c28:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8007c2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d10b      	bne.n	8007c4c <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8007c34:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8007c38:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d12e      	bne.n	8007c9e <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8007c40:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8007c44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d128      	bne.n	8007c9e <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8007c4c:	687a      	ldr	r2, [r7, #4]
 8007c4e:	683b      	ldr	r3, [r7, #0]
 8007c50:	781b      	ldrb	r3, [r3, #0]
 8007c52:	009b      	lsls	r3, r3, #2
 8007c54:	4413      	add	r3, r2
 8007c56:	881b      	ldrh	r3, [r3, #0]
 8007c58:	b29b      	uxth	r3, r3
 8007c5a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007c5e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007c62:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 8007c66:	687a      	ldr	r2, [r7, #4]
 8007c68:	683b      	ldr	r3, [r7, #0]
 8007c6a:	781b      	ldrb	r3, [r3, #0]
 8007c6c:	009b      	lsls	r3, r3, #2
 8007c6e:	441a      	add	r2, r3
 8007c70:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 8007c74:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007c78:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007c7c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007c80:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007c84:	b29b      	uxth	r3, r3
 8007c86:	8013      	strh	r3, [r2, #0]
 8007c88:	e009      	b.n	8007c9e <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8007c8a:	683b      	ldr	r3, [r7, #0]
 8007c8c:	78db      	ldrb	r3, [r3, #3]
 8007c8e:	2b01      	cmp	r3, #1
 8007c90:	d103      	bne.n	8007c9a <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 8007c92:	683b      	ldr	r3, [r7, #0]
 8007c94:	2200      	movs	r2, #0
 8007c96:	619a      	str	r2, [r3, #24]
 8007c98:	e001      	b.n	8007c9e <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 8007c9a:	2301      	movs	r3, #1
 8007c9c:	e02a      	b.n	8007cf4 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007c9e:	687a      	ldr	r2, [r7, #4]
 8007ca0:	683b      	ldr	r3, [r7, #0]
 8007ca2:	781b      	ldrb	r3, [r3, #0]
 8007ca4:	009b      	lsls	r3, r3, #2
 8007ca6:	4413      	add	r3, r2
 8007ca8:	881b      	ldrh	r3, [r3, #0]
 8007caa:	b29b      	uxth	r3, r3
 8007cac:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007cb0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007cb4:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8007cb8:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8007cbc:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8007cc0:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8007cc4:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8007cc8:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8007ccc:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8007cd0:	687a      	ldr	r2, [r7, #4]
 8007cd2:	683b      	ldr	r3, [r7, #0]
 8007cd4:	781b      	ldrb	r3, [r3, #0]
 8007cd6:	009b      	lsls	r3, r3, #2
 8007cd8:	441a      	add	r2, r3
 8007cda:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8007cde:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007ce2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007ce6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007cea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007cee:	b29b      	uxth	r3, r3
 8007cf0:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8007cf2:	2300      	movs	r3, #0
}
 8007cf4:	4618      	mov	r0, r3
 8007cf6:	37b0      	adds	r7, #176	@ 0xb0
 8007cf8:	46bd      	mov	sp, r7
 8007cfa:	bd80      	pop	{r7, pc}

08007cfc <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007cfc:	b480      	push	{r7}
 8007cfe:	b085      	sub	sp, #20
 8007d00:	af00      	add	r7, sp, #0
 8007d02:	6078      	str	r0, [r7, #4]
 8007d04:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8007d06:	683b      	ldr	r3, [r7, #0]
 8007d08:	785b      	ldrb	r3, [r3, #1]
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d020      	beq.n	8007d50 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8007d0e:	687a      	ldr	r2, [r7, #4]
 8007d10:	683b      	ldr	r3, [r7, #0]
 8007d12:	781b      	ldrb	r3, [r3, #0]
 8007d14:	009b      	lsls	r3, r3, #2
 8007d16:	4413      	add	r3, r2
 8007d18:	881b      	ldrh	r3, [r3, #0]
 8007d1a:	b29b      	uxth	r3, r3
 8007d1c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007d20:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007d24:	81bb      	strh	r3, [r7, #12]
 8007d26:	89bb      	ldrh	r3, [r7, #12]
 8007d28:	f083 0310 	eor.w	r3, r3, #16
 8007d2c:	81bb      	strh	r3, [r7, #12]
 8007d2e:	687a      	ldr	r2, [r7, #4]
 8007d30:	683b      	ldr	r3, [r7, #0]
 8007d32:	781b      	ldrb	r3, [r3, #0]
 8007d34:	009b      	lsls	r3, r3, #2
 8007d36:	441a      	add	r2, r3
 8007d38:	89bb      	ldrh	r3, [r7, #12]
 8007d3a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007d3e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007d42:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007d46:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007d4a:	b29b      	uxth	r3, r3
 8007d4c:	8013      	strh	r3, [r2, #0]
 8007d4e:	e01f      	b.n	8007d90 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8007d50:	687a      	ldr	r2, [r7, #4]
 8007d52:	683b      	ldr	r3, [r7, #0]
 8007d54:	781b      	ldrb	r3, [r3, #0]
 8007d56:	009b      	lsls	r3, r3, #2
 8007d58:	4413      	add	r3, r2
 8007d5a:	881b      	ldrh	r3, [r3, #0]
 8007d5c:	b29b      	uxth	r3, r3
 8007d5e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007d62:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007d66:	81fb      	strh	r3, [r7, #14]
 8007d68:	89fb      	ldrh	r3, [r7, #14]
 8007d6a:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8007d6e:	81fb      	strh	r3, [r7, #14]
 8007d70:	687a      	ldr	r2, [r7, #4]
 8007d72:	683b      	ldr	r3, [r7, #0]
 8007d74:	781b      	ldrb	r3, [r3, #0]
 8007d76:	009b      	lsls	r3, r3, #2
 8007d78:	441a      	add	r2, r3
 8007d7a:	89fb      	ldrh	r3, [r7, #14]
 8007d7c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007d80:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007d84:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007d88:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007d8c:	b29b      	uxth	r3, r3
 8007d8e:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8007d90:	2300      	movs	r3, #0
}
 8007d92:	4618      	mov	r0, r3
 8007d94:	3714      	adds	r7, #20
 8007d96:	46bd      	mov	sp, r7
 8007d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d9c:	4770      	bx	lr

08007d9e <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007d9e:	b480      	push	{r7}
 8007da0:	b087      	sub	sp, #28
 8007da2:	af00      	add	r7, sp, #0
 8007da4:	6078      	str	r0, [r7, #4]
 8007da6:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8007da8:	683b      	ldr	r3, [r7, #0]
 8007daa:	785b      	ldrb	r3, [r3, #1]
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d04c      	beq.n	8007e4a <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007db0:	687a      	ldr	r2, [r7, #4]
 8007db2:	683b      	ldr	r3, [r7, #0]
 8007db4:	781b      	ldrb	r3, [r3, #0]
 8007db6:	009b      	lsls	r3, r3, #2
 8007db8:	4413      	add	r3, r2
 8007dba:	881b      	ldrh	r3, [r3, #0]
 8007dbc:	823b      	strh	r3, [r7, #16]
 8007dbe:	8a3b      	ldrh	r3, [r7, #16]
 8007dc0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d01b      	beq.n	8007e00 <USB_EPClearStall+0x62>
 8007dc8:	687a      	ldr	r2, [r7, #4]
 8007dca:	683b      	ldr	r3, [r7, #0]
 8007dcc:	781b      	ldrb	r3, [r3, #0]
 8007dce:	009b      	lsls	r3, r3, #2
 8007dd0:	4413      	add	r3, r2
 8007dd2:	881b      	ldrh	r3, [r3, #0]
 8007dd4:	b29b      	uxth	r3, r3
 8007dd6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007dda:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007dde:	81fb      	strh	r3, [r7, #14]
 8007de0:	687a      	ldr	r2, [r7, #4]
 8007de2:	683b      	ldr	r3, [r7, #0]
 8007de4:	781b      	ldrb	r3, [r3, #0]
 8007de6:	009b      	lsls	r3, r3, #2
 8007de8:	441a      	add	r2, r3
 8007dea:	89fb      	ldrh	r3, [r7, #14]
 8007dec:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007df0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007df4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007df8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007dfc:	b29b      	uxth	r3, r3
 8007dfe:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 8007e00:	683b      	ldr	r3, [r7, #0]
 8007e02:	78db      	ldrb	r3, [r3, #3]
 8007e04:	2b01      	cmp	r3, #1
 8007e06:	d06c      	beq.n	8007ee2 <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007e08:	687a      	ldr	r2, [r7, #4]
 8007e0a:	683b      	ldr	r3, [r7, #0]
 8007e0c:	781b      	ldrb	r3, [r3, #0]
 8007e0e:	009b      	lsls	r3, r3, #2
 8007e10:	4413      	add	r3, r2
 8007e12:	881b      	ldrh	r3, [r3, #0]
 8007e14:	b29b      	uxth	r3, r3
 8007e16:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007e1a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007e1e:	81bb      	strh	r3, [r7, #12]
 8007e20:	89bb      	ldrh	r3, [r7, #12]
 8007e22:	f083 0320 	eor.w	r3, r3, #32
 8007e26:	81bb      	strh	r3, [r7, #12]
 8007e28:	687a      	ldr	r2, [r7, #4]
 8007e2a:	683b      	ldr	r3, [r7, #0]
 8007e2c:	781b      	ldrb	r3, [r3, #0]
 8007e2e:	009b      	lsls	r3, r3, #2
 8007e30:	441a      	add	r2, r3
 8007e32:	89bb      	ldrh	r3, [r7, #12]
 8007e34:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007e38:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007e3c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007e40:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007e44:	b29b      	uxth	r3, r3
 8007e46:	8013      	strh	r3, [r2, #0]
 8007e48:	e04b      	b.n	8007ee2 <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007e4a:	687a      	ldr	r2, [r7, #4]
 8007e4c:	683b      	ldr	r3, [r7, #0]
 8007e4e:	781b      	ldrb	r3, [r3, #0]
 8007e50:	009b      	lsls	r3, r3, #2
 8007e52:	4413      	add	r3, r2
 8007e54:	881b      	ldrh	r3, [r3, #0]
 8007e56:	82fb      	strh	r3, [r7, #22]
 8007e58:	8afb      	ldrh	r3, [r7, #22]
 8007e5a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d01b      	beq.n	8007e9a <USB_EPClearStall+0xfc>
 8007e62:	687a      	ldr	r2, [r7, #4]
 8007e64:	683b      	ldr	r3, [r7, #0]
 8007e66:	781b      	ldrb	r3, [r3, #0]
 8007e68:	009b      	lsls	r3, r3, #2
 8007e6a:	4413      	add	r3, r2
 8007e6c:	881b      	ldrh	r3, [r3, #0]
 8007e6e:	b29b      	uxth	r3, r3
 8007e70:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007e74:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007e78:	82bb      	strh	r3, [r7, #20]
 8007e7a:	687a      	ldr	r2, [r7, #4]
 8007e7c:	683b      	ldr	r3, [r7, #0]
 8007e7e:	781b      	ldrb	r3, [r3, #0]
 8007e80:	009b      	lsls	r3, r3, #2
 8007e82:	441a      	add	r2, r3
 8007e84:	8abb      	ldrh	r3, [r7, #20]
 8007e86:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007e8a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007e8e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007e92:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007e96:	b29b      	uxth	r3, r3
 8007e98:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007e9a:	687a      	ldr	r2, [r7, #4]
 8007e9c:	683b      	ldr	r3, [r7, #0]
 8007e9e:	781b      	ldrb	r3, [r3, #0]
 8007ea0:	009b      	lsls	r3, r3, #2
 8007ea2:	4413      	add	r3, r2
 8007ea4:	881b      	ldrh	r3, [r3, #0]
 8007ea6:	b29b      	uxth	r3, r3
 8007ea8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007eac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007eb0:	827b      	strh	r3, [r7, #18]
 8007eb2:	8a7b      	ldrh	r3, [r7, #18]
 8007eb4:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8007eb8:	827b      	strh	r3, [r7, #18]
 8007eba:	8a7b      	ldrh	r3, [r7, #18]
 8007ebc:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8007ec0:	827b      	strh	r3, [r7, #18]
 8007ec2:	687a      	ldr	r2, [r7, #4]
 8007ec4:	683b      	ldr	r3, [r7, #0]
 8007ec6:	781b      	ldrb	r3, [r3, #0]
 8007ec8:	009b      	lsls	r3, r3, #2
 8007eca:	441a      	add	r2, r3
 8007ecc:	8a7b      	ldrh	r3, [r7, #18]
 8007ece:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007ed2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007ed6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007eda:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007ede:	b29b      	uxth	r3, r3
 8007ee0:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8007ee2:	2300      	movs	r3, #0
}
 8007ee4:	4618      	mov	r0, r3
 8007ee6:	371c      	adds	r7, #28
 8007ee8:	46bd      	mov	sp, r7
 8007eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eee:	4770      	bx	lr

08007ef0 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8007ef0:	b480      	push	{r7}
 8007ef2:	b083      	sub	sp, #12
 8007ef4:	af00      	add	r7, sp, #0
 8007ef6:	6078      	str	r0, [r7, #4]
 8007ef8:	460b      	mov	r3, r1
 8007efa:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8007efc:	78fb      	ldrb	r3, [r7, #3]
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d103      	bne.n	8007f0a <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	2280      	movs	r2, #128	@ 0x80
 8007f06:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8007f0a:	2300      	movs	r3, #0
}
 8007f0c:	4618      	mov	r0, r3
 8007f0e:	370c      	adds	r7, #12
 8007f10:	46bd      	mov	sp, r7
 8007f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f16:	4770      	bx	lr

08007f18 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8007f18:	b480      	push	{r7}
 8007f1a:	b083      	sub	sp, #12
 8007f1c:	af00      	add	r7, sp, #0
 8007f1e:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007f26:	b29b      	uxth	r3, r3
 8007f28:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007f2c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007f30:	b29a      	uxth	r2, r3
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 8007f38:	2300      	movs	r3, #0
}
 8007f3a:	4618      	mov	r0, r3
 8007f3c:	370c      	adds	r7, #12
 8007f3e:	46bd      	mov	sp, r7
 8007f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f44:	4770      	bx	lr

08007f46 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 8007f46:	b480      	push	{r7}
 8007f48:	b085      	sub	sp, #20
 8007f4a:	af00      	add	r7, sp, #0
 8007f4c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007f54:	b29b      	uxth	r3, r3
 8007f56:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8007f58:	68fb      	ldr	r3, [r7, #12]
}
 8007f5a:	4618      	mov	r0, r3
 8007f5c:	3714      	adds	r7, #20
 8007f5e:	46bd      	mov	sp, r7
 8007f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f64:	4770      	bx	lr

08007f66 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8007f66:	b480      	push	{r7}
 8007f68:	b08b      	sub	sp, #44	@ 0x2c
 8007f6a:	af00      	add	r7, sp, #0
 8007f6c:	60f8      	str	r0, [r7, #12]
 8007f6e:	60b9      	str	r1, [r7, #8]
 8007f70:	4611      	mov	r1, r2
 8007f72:	461a      	mov	r2, r3
 8007f74:	460b      	mov	r3, r1
 8007f76:	80fb      	strh	r3, [r7, #6]
 8007f78:	4613      	mov	r3, r2
 8007f7a:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8007f7c:	88bb      	ldrh	r3, [r7, #4]
 8007f7e:	3301      	adds	r3, #1
 8007f80:	085b      	lsrs	r3, r3, #1
 8007f82:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8007f88:	68bb      	ldr	r3, [r7, #8]
 8007f8a:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8007f8c:	88fa      	ldrh	r2, [r7, #6]
 8007f8e:	697b      	ldr	r3, [r7, #20]
 8007f90:	4413      	add	r3, r2
 8007f92:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007f96:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8007f98:	69bb      	ldr	r3, [r7, #24]
 8007f9a:	627b      	str	r3, [r7, #36]	@ 0x24
 8007f9c:	e01c      	b.n	8007fd8 <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 8007f9e:	69fb      	ldr	r3, [r7, #28]
 8007fa0:	781b      	ldrb	r3, [r3, #0]
 8007fa2:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8007fa4:	69fb      	ldr	r3, [r7, #28]
 8007fa6:	3301      	adds	r3, #1
 8007fa8:	781b      	ldrb	r3, [r3, #0]
 8007faa:	b21b      	sxth	r3, r3
 8007fac:	021b      	lsls	r3, r3, #8
 8007fae:	b21a      	sxth	r2, r3
 8007fb0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8007fb4:	4313      	orrs	r3, r2
 8007fb6:	b21b      	sxth	r3, r3
 8007fb8:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 8007fba:	6a3b      	ldr	r3, [r7, #32]
 8007fbc:	8a7a      	ldrh	r2, [r7, #18]
 8007fbe:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8007fc0:	6a3b      	ldr	r3, [r7, #32]
 8007fc2:	3302      	adds	r3, #2
 8007fc4:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 8007fc6:	69fb      	ldr	r3, [r7, #28]
 8007fc8:	3301      	adds	r3, #1
 8007fca:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8007fcc:	69fb      	ldr	r3, [r7, #28]
 8007fce:	3301      	adds	r3, #1
 8007fd0:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8007fd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fd4:	3b01      	subs	r3, #1
 8007fd6:	627b      	str	r3, [r7, #36]	@ 0x24
 8007fd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d1df      	bne.n	8007f9e <USB_WritePMA+0x38>
  }
}
 8007fde:	bf00      	nop
 8007fe0:	bf00      	nop
 8007fe2:	372c      	adds	r7, #44	@ 0x2c
 8007fe4:	46bd      	mov	sp, r7
 8007fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fea:	4770      	bx	lr

08007fec <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8007fec:	b480      	push	{r7}
 8007fee:	b08b      	sub	sp, #44	@ 0x2c
 8007ff0:	af00      	add	r7, sp, #0
 8007ff2:	60f8      	str	r0, [r7, #12]
 8007ff4:	60b9      	str	r1, [r7, #8]
 8007ff6:	4611      	mov	r1, r2
 8007ff8:	461a      	mov	r2, r3
 8007ffa:	460b      	mov	r3, r1
 8007ffc:	80fb      	strh	r3, [r7, #6]
 8007ffe:	4613      	mov	r3, r2
 8008000:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8008002:	88bb      	ldrh	r3, [r7, #4]
 8008004:	085b      	lsrs	r3, r3, #1
 8008006:	b29b      	uxth	r3, r3
 8008008:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800800e:	68bb      	ldr	r3, [r7, #8]
 8008010:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8008012:	88fa      	ldrh	r2, [r7, #6]
 8008014:	697b      	ldr	r3, [r7, #20]
 8008016:	4413      	add	r3, r2
 8008018:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800801c:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800801e:	69bb      	ldr	r3, [r7, #24]
 8008020:	627b      	str	r3, [r7, #36]	@ 0x24
 8008022:	e018      	b.n	8008056 <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 8008024:	6a3b      	ldr	r3, [r7, #32]
 8008026:	881b      	ldrh	r3, [r3, #0]
 8008028:	b29b      	uxth	r3, r3
 800802a:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800802c:	6a3b      	ldr	r3, [r7, #32]
 800802e:	3302      	adds	r3, #2
 8008030:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8008032:	693b      	ldr	r3, [r7, #16]
 8008034:	b2da      	uxtb	r2, r3
 8008036:	69fb      	ldr	r3, [r7, #28]
 8008038:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800803a:	69fb      	ldr	r3, [r7, #28]
 800803c:	3301      	adds	r3, #1
 800803e:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8008040:	693b      	ldr	r3, [r7, #16]
 8008042:	0a1b      	lsrs	r3, r3, #8
 8008044:	b2da      	uxtb	r2, r3
 8008046:	69fb      	ldr	r3, [r7, #28]
 8008048:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800804a:	69fb      	ldr	r3, [r7, #28]
 800804c:	3301      	adds	r3, #1
 800804e:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8008050:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008052:	3b01      	subs	r3, #1
 8008054:	627b      	str	r3, [r7, #36]	@ 0x24
 8008056:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008058:	2b00      	cmp	r3, #0
 800805a:	d1e3      	bne.n	8008024 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800805c:	88bb      	ldrh	r3, [r7, #4]
 800805e:	f003 0301 	and.w	r3, r3, #1
 8008062:	b29b      	uxth	r3, r3
 8008064:	2b00      	cmp	r3, #0
 8008066:	d007      	beq.n	8008078 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 8008068:	6a3b      	ldr	r3, [r7, #32]
 800806a:	881b      	ldrh	r3, [r3, #0]
 800806c:	b29b      	uxth	r3, r3
 800806e:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8008070:	693b      	ldr	r3, [r7, #16]
 8008072:	b2da      	uxtb	r2, r3
 8008074:	69fb      	ldr	r3, [r7, #28]
 8008076:	701a      	strb	r2, [r3, #0]
  }
}
 8008078:	bf00      	nop
 800807a:	372c      	adds	r7, #44	@ 0x2c
 800807c:	46bd      	mov	sp, r7
 800807e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008082:	4770      	bx	lr

08008084 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008084:	b580      	push	{r7, lr}
 8008086:	b084      	sub	sp, #16
 8008088:	af00      	add	r7, sp, #0
 800808a:	6078      	str	r0, [r7, #4]
 800808c:	460b      	mov	r3, r1
 800808e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8008090:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8008094:	f002 f8fc 	bl	800a290 <USBD_static_malloc>
 8008098:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	2b00      	cmp	r3, #0
 800809e:	d105      	bne.n	80080ac <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	2200      	movs	r2, #0
 80080a4:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 80080a8:	2302      	movs	r3, #2
 80080aa:	e066      	b.n	800817a <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	68fa      	ldr	r2, [r7, #12]
 80080b0:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	7c1b      	ldrb	r3, [r3, #16]
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	d119      	bne.n	80080f0 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80080bc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80080c0:	2202      	movs	r2, #2
 80080c2:	2181      	movs	r1, #129	@ 0x81
 80080c4:	6878      	ldr	r0, [r7, #4]
 80080c6:	f001 ff8a 	bl	8009fde <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	2201      	movs	r2, #1
 80080ce:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80080d0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80080d4:	2202      	movs	r2, #2
 80080d6:	2101      	movs	r1, #1
 80080d8:	6878      	ldr	r0, [r7, #4]
 80080da:	f001 ff80 	bl	8009fde <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	2201      	movs	r2, #1
 80080e2:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	2210      	movs	r2, #16
 80080ea:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 80080ee:	e016      	b.n	800811e <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80080f0:	2340      	movs	r3, #64	@ 0x40
 80080f2:	2202      	movs	r2, #2
 80080f4:	2181      	movs	r1, #129	@ 0x81
 80080f6:	6878      	ldr	r0, [r7, #4]
 80080f8:	f001 ff71 	bl	8009fde <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	2201      	movs	r2, #1
 8008100:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8008102:	2340      	movs	r3, #64	@ 0x40
 8008104:	2202      	movs	r2, #2
 8008106:	2101      	movs	r1, #1
 8008108:	6878      	ldr	r0, [r7, #4]
 800810a:	f001 ff68 	bl	8009fde <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	2201      	movs	r2, #1
 8008112:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	2210      	movs	r2, #16
 800811a:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800811e:	2308      	movs	r3, #8
 8008120:	2203      	movs	r2, #3
 8008122:	2182      	movs	r1, #130	@ 0x82
 8008124:	6878      	ldr	r0, [r7, #4]
 8008126:	f001 ff5a 	bl	8009fde <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	2201      	movs	r2, #1
 800812e:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	2200      	movs	r2, #0
 8008140:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	2200      	movs	r2, #0
 8008148:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	7c1b      	ldrb	r3, [r3, #16]
 8008150:	2b00      	cmp	r3, #0
 8008152:	d109      	bne.n	8008168 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800815a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800815e:	2101      	movs	r1, #1
 8008160:	6878      	ldr	r0, [r7, #4]
 8008162:	f002 f82b 	bl	800a1bc <USBD_LL_PrepareReceive>
 8008166:	e007      	b.n	8008178 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800816e:	2340      	movs	r3, #64	@ 0x40
 8008170:	2101      	movs	r1, #1
 8008172:	6878      	ldr	r0, [r7, #4]
 8008174:	f002 f822 	bl	800a1bc <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008178:	2300      	movs	r3, #0
}
 800817a:	4618      	mov	r0, r3
 800817c:	3710      	adds	r7, #16
 800817e:	46bd      	mov	sp, r7
 8008180:	bd80      	pop	{r7, pc}

08008182 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008182:	b580      	push	{r7, lr}
 8008184:	b082      	sub	sp, #8
 8008186:	af00      	add	r7, sp, #0
 8008188:	6078      	str	r0, [r7, #4]
 800818a:	460b      	mov	r3, r1
 800818c:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800818e:	2181      	movs	r1, #129	@ 0x81
 8008190:	6878      	ldr	r0, [r7, #4]
 8008192:	f001 ff4a 	bl	800a02a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	2200      	movs	r2, #0
 800819a:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800819c:	2101      	movs	r1, #1
 800819e:	6878      	ldr	r0, [r7, #4]
 80081a0:	f001 ff43 	bl	800a02a <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	2200      	movs	r2, #0
 80081a8:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 80081ac:	2182      	movs	r1, #130	@ 0x82
 80081ae:	6878      	ldr	r0, [r7, #4]
 80081b0:	f001 ff3b 	bl	800a02a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	2200      	movs	r2, #0
 80081b8:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	2200      	movs	r2, #0
 80081c0:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d00e      	beq.n	80081ec <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80081d4:	685b      	ldr	r3, [r3, #4]
 80081d6:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80081de:	4618      	mov	r0, r3
 80081e0:	f002 f864 	bl	800a2ac <USBD_static_free>
    pdev->pClassData = NULL;
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	2200      	movs	r2, #0
 80081e8:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 80081ec:	2300      	movs	r3, #0
}
 80081ee:	4618      	mov	r0, r3
 80081f0:	3708      	adds	r7, #8
 80081f2:	46bd      	mov	sp, r7
 80081f4:	bd80      	pop	{r7, pc}
	...

080081f8 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80081f8:	b580      	push	{r7, lr}
 80081fa:	b086      	sub	sp, #24
 80081fc:	af00      	add	r7, sp, #0
 80081fe:	6078      	str	r0, [r7, #4]
 8008200:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008208:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800820a:	2300      	movs	r3, #0
 800820c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800820e:	2300      	movs	r3, #0
 8008210:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8008212:	2300      	movs	r3, #0
 8008214:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8008216:	693b      	ldr	r3, [r7, #16]
 8008218:	2b00      	cmp	r3, #0
 800821a:	d101      	bne.n	8008220 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800821c:	2303      	movs	r3, #3
 800821e:	e0af      	b.n	8008380 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008220:	683b      	ldr	r3, [r7, #0]
 8008222:	781b      	ldrb	r3, [r3, #0]
 8008224:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008228:	2b00      	cmp	r3, #0
 800822a:	d03f      	beq.n	80082ac <USBD_CDC_Setup+0xb4>
 800822c:	2b20      	cmp	r3, #32
 800822e:	f040 809f 	bne.w	8008370 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8008232:	683b      	ldr	r3, [r7, #0]
 8008234:	88db      	ldrh	r3, [r3, #6]
 8008236:	2b00      	cmp	r3, #0
 8008238:	d02e      	beq.n	8008298 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800823a:	683b      	ldr	r3, [r7, #0]
 800823c:	781b      	ldrb	r3, [r3, #0]
 800823e:	b25b      	sxtb	r3, r3
 8008240:	2b00      	cmp	r3, #0
 8008242:	da16      	bge.n	8008272 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800824a:	689b      	ldr	r3, [r3, #8]
 800824c:	683a      	ldr	r2, [r7, #0]
 800824e:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 8008250:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008252:	683a      	ldr	r2, [r7, #0]
 8008254:	88d2      	ldrh	r2, [r2, #6]
 8008256:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8008258:	683b      	ldr	r3, [r7, #0]
 800825a:	88db      	ldrh	r3, [r3, #6]
 800825c:	2b07      	cmp	r3, #7
 800825e:	bf28      	it	cs
 8008260:	2307      	movcs	r3, #7
 8008262:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8008264:	693b      	ldr	r3, [r7, #16]
 8008266:	89fa      	ldrh	r2, [r7, #14]
 8008268:	4619      	mov	r1, r3
 800826a:	6878      	ldr	r0, [r7, #4]
 800826c:	f001 facf 	bl	800980e <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 8008270:	e085      	b.n	800837e <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 8008272:	683b      	ldr	r3, [r7, #0]
 8008274:	785a      	ldrb	r2, [r3, #1]
 8008276:	693b      	ldr	r3, [r7, #16]
 8008278:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800827c:	683b      	ldr	r3, [r7, #0]
 800827e:	88db      	ldrh	r3, [r3, #6]
 8008280:	b2da      	uxtb	r2, r3
 8008282:	693b      	ldr	r3, [r7, #16]
 8008284:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8008288:	6939      	ldr	r1, [r7, #16]
 800828a:	683b      	ldr	r3, [r7, #0]
 800828c:	88db      	ldrh	r3, [r3, #6]
 800828e:	461a      	mov	r2, r3
 8008290:	6878      	ldr	r0, [r7, #4]
 8008292:	f001 fae8 	bl	8009866 <USBD_CtlPrepareRx>
      break;
 8008296:	e072      	b.n	800837e <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800829e:	689b      	ldr	r3, [r3, #8]
 80082a0:	683a      	ldr	r2, [r7, #0]
 80082a2:	7850      	ldrb	r0, [r2, #1]
 80082a4:	2200      	movs	r2, #0
 80082a6:	6839      	ldr	r1, [r7, #0]
 80082a8:	4798      	blx	r3
      break;
 80082aa:	e068      	b.n	800837e <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80082ac:	683b      	ldr	r3, [r7, #0]
 80082ae:	785b      	ldrb	r3, [r3, #1]
 80082b0:	2b0b      	cmp	r3, #11
 80082b2:	d852      	bhi.n	800835a <USBD_CDC_Setup+0x162>
 80082b4:	a201      	add	r2, pc, #4	@ (adr r2, 80082bc <USBD_CDC_Setup+0xc4>)
 80082b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082ba:	bf00      	nop
 80082bc:	080082ed 	.word	0x080082ed
 80082c0:	08008369 	.word	0x08008369
 80082c4:	0800835b 	.word	0x0800835b
 80082c8:	0800835b 	.word	0x0800835b
 80082cc:	0800835b 	.word	0x0800835b
 80082d0:	0800835b 	.word	0x0800835b
 80082d4:	0800835b 	.word	0x0800835b
 80082d8:	0800835b 	.word	0x0800835b
 80082dc:	0800835b 	.word	0x0800835b
 80082e0:	0800835b 	.word	0x0800835b
 80082e4:	08008317 	.word	0x08008317
 80082e8:	08008341 	.word	0x08008341
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80082f2:	b2db      	uxtb	r3, r3
 80082f4:	2b03      	cmp	r3, #3
 80082f6:	d107      	bne.n	8008308 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80082f8:	f107 030a 	add.w	r3, r7, #10
 80082fc:	2202      	movs	r2, #2
 80082fe:	4619      	mov	r1, r3
 8008300:	6878      	ldr	r0, [r7, #4]
 8008302:	f001 fa84 	bl	800980e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008306:	e032      	b.n	800836e <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8008308:	6839      	ldr	r1, [r7, #0]
 800830a:	6878      	ldr	r0, [r7, #4]
 800830c:	f001 fa0e 	bl	800972c <USBD_CtlError>
            ret = USBD_FAIL;
 8008310:	2303      	movs	r3, #3
 8008312:	75fb      	strb	r3, [r7, #23]
          break;
 8008314:	e02b      	b.n	800836e <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800831c:	b2db      	uxtb	r3, r3
 800831e:	2b03      	cmp	r3, #3
 8008320:	d107      	bne.n	8008332 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8008322:	f107 030d 	add.w	r3, r7, #13
 8008326:	2201      	movs	r2, #1
 8008328:	4619      	mov	r1, r3
 800832a:	6878      	ldr	r0, [r7, #4]
 800832c:	f001 fa6f 	bl	800980e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008330:	e01d      	b.n	800836e <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8008332:	6839      	ldr	r1, [r7, #0]
 8008334:	6878      	ldr	r0, [r7, #4]
 8008336:	f001 f9f9 	bl	800972c <USBD_CtlError>
            ret = USBD_FAIL;
 800833a:	2303      	movs	r3, #3
 800833c:	75fb      	strb	r3, [r7, #23]
          break;
 800833e:	e016      	b.n	800836e <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008346:	b2db      	uxtb	r3, r3
 8008348:	2b03      	cmp	r3, #3
 800834a:	d00f      	beq.n	800836c <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 800834c:	6839      	ldr	r1, [r7, #0]
 800834e:	6878      	ldr	r0, [r7, #4]
 8008350:	f001 f9ec 	bl	800972c <USBD_CtlError>
            ret = USBD_FAIL;
 8008354:	2303      	movs	r3, #3
 8008356:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8008358:	e008      	b.n	800836c <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800835a:	6839      	ldr	r1, [r7, #0]
 800835c:	6878      	ldr	r0, [r7, #4]
 800835e:	f001 f9e5 	bl	800972c <USBD_CtlError>
          ret = USBD_FAIL;
 8008362:	2303      	movs	r3, #3
 8008364:	75fb      	strb	r3, [r7, #23]
          break;
 8008366:	e002      	b.n	800836e <USBD_CDC_Setup+0x176>
          break;
 8008368:	bf00      	nop
 800836a:	e008      	b.n	800837e <USBD_CDC_Setup+0x186>
          break;
 800836c:	bf00      	nop
      }
      break;
 800836e:	e006      	b.n	800837e <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 8008370:	6839      	ldr	r1, [r7, #0]
 8008372:	6878      	ldr	r0, [r7, #4]
 8008374:	f001 f9da 	bl	800972c <USBD_CtlError>
      ret = USBD_FAIL;
 8008378:	2303      	movs	r3, #3
 800837a:	75fb      	strb	r3, [r7, #23]
      break;
 800837c:	bf00      	nop
  }

  return (uint8_t)ret;
 800837e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008380:	4618      	mov	r0, r3
 8008382:	3718      	adds	r7, #24
 8008384:	46bd      	mov	sp, r7
 8008386:	bd80      	pop	{r7, pc}

08008388 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008388:	b580      	push	{r7, lr}
 800838a:	b084      	sub	sp, #16
 800838c:	af00      	add	r7, sp, #0
 800838e:	6078      	str	r0, [r7, #4]
 8008390:	460b      	mov	r3, r1
 8008392:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800839a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d101      	bne.n	80083aa <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80083a6:	2303      	movs	r3, #3
 80083a8:	e04f      	b.n	800844a <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80083b0:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 80083b2:	78fa      	ldrb	r2, [r7, #3]
 80083b4:	6879      	ldr	r1, [r7, #4]
 80083b6:	4613      	mov	r3, r2
 80083b8:	009b      	lsls	r3, r3, #2
 80083ba:	4413      	add	r3, r2
 80083bc:	009b      	lsls	r3, r3, #2
 80083be:	440b      	add	r3, r1
 80083c0:	3318      	adds	r3, #24
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d029      	beq.n	800841c <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 80083c8:	78fa      	ldrb	r2, [r7, #3]
 80083ca:	6879      	ldr	r1, [r7, #4]
 80083cc:	4613      	mov	r3, r2
 80083ce:	009b      	lsls	r3, r3, #2
 80083d0:	4413      	add	r3, r2
 80083d2:	009b      	lsls	r3, r3, #2
 80083d4:	440b      	add	r3, r1
 80083d6:	3318      	adds	r3, #24
 80083d8:	681a      	ldr	r2, [r3, #0]
 80083da:	78f9      	ldrb	r1, [r7, #3]
 80083dc:	68f8      	ldr	r0, [r7, #12]
 80083de:	460b      	mov	r3, r1
 80083e0:	009b      	lsls	r3, r3, #2
 80083e2:	440b      	add	r3, r1
 80083e4:	00db      	lsls	r3, r3, #3
 80083e6:	4403      	add	r3, r0
 80083e8:	3320      	adds	r3, #32
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	fbb2 f1f3 	udiv	r1, r2, r3
 80083f0:	fb01 f303 	mul.w	r3, r1, r3
 80083f4:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d110      	bne.n	800841c <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 80083fa:	78fa      	ldrb	r2, [r7, #3]
 80083fc:	6879      	ldr	r1, [r7, #4]
 80083fe:	4613      	mov	r3, r2
 8008400:	009b      	lsls	r3, r3, #2
 8008402:	4413      	add	r3, r2
 8008404:	009b      	lsls	r3, r3, #2
 8008406:	440b      	add	r3, r1
 8008408:	3318      	adds	r3, #24
 800840a:	2200      	movs	r2, #0
 800840c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800840e:	78f9      	ldrb	r1, [r7, #3]
 8008410:	2300      	movs	r3, #0
 8008412:	2200      	movs	r2, #0
 8008414:	6878      	ldr	r0, [r7, #4]
 8008416:	f001 feb0 	bl	800a17a <USBD_LL_Transmit>
 800841a:	e015      	b.n	8008448 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 800841c:	68bb      	ldr	r3, [r7, #8]
 800841e:	2200      	movs	r2, #0
 8008420:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800842a:	691b      	ldr	r3, [r3, #16]
 800842c:	2b00      	cmp	r3, #0
 800842e:	d00b      	beq.n	8008448 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008436:	691b      	ldr	r3, [r3, #16]
 8008438:	68ba      	ldr	r2, [r7, #8]
 800843a:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800843e:	68ba      	ldr	r2, [r7, #8]
 8008440:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8008444:	78fa      	ldrb	r2, [r7, #3]
 8008446:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8008448:	2300      	movs	r3, #0
}
 800844a:	4618      	mov	r0, r3
 800844c:	3710      	adds	r7, #16
 800844e:	46bd      	mov	sp, r7
 8008450:	bd80      	pop	{r7, pc}

08008452 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008452:	b580      	push	{r7, lr}
 8008454:	b084      	sub	sp, #16
 8008456:	af00      	add	r7, sp, #0
 8008458:	6078      	str	r0, [r7, #4]
 800845a:	460b      	mov	r3, r1
 800845c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008464:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800846c:	2b00      	cmp	r3, #0
 800846e:	d101      	bne.n	8008474 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8008470:	2303      	movs	r3, #3
 8008472:	e015      	b.n	80084a0 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8008474:	78fb      	ldrb	r3, [r7, #3]
 8008476:	4619      	mov	r1, r3
 8008478:	6878      	ldr	r0, [r7, #4]
 800847a:	f001 fec0 	bl	800a1fe <USBD_LL_GetRxDataSize>
 800847e:	4602      	mov	r2, r0
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800848c:	68db      	ldr	r3, [r3, #12]
 800848e:	68fa      	ldr	r2, [r7, #12]
 8008490:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8008494:	68fa      	ldr	r2, [r7, #12]
 8008496:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800849a:	4611      	mov	r1, r2
 800849c:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800849e:	2300      	movs	r3, #0
}
 80084a0:	4618      	mov	r0, r3
 80084a2:	3710      	adds	r7, #16
 80084a4:	46bd      	mov	sp, r7
 80084a6:	bd80      	pop	{r7, pc}

080084a8 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80084a8:	b580      	push	{r7, lr}
 80084aa:	b084      	sub	sp, #16
 80084ac:	af00      	add	r7, sp, #0
 80084ae:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80084b6:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d101      	bne.n	80084c2 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 80084be:	2303      	movs	r3, #3
 80084c0:	e01a      	b.n	80084f8 <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d014      	beq.n	80084f6 <USBD_CDC_EP0_RxReady+0x4e>
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 80084d2:	2bff      	cmp	r3, #255	@ 0xff
 80084d4:	d00f      	beq.n	80084f6 <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80084dc:	689b      	ldr	r3, [r3, #8]
 80084de:	68fa      	ldr	r2, [r7, #12]
 80084e0:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 80084e4:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 80084e6:	68fa      	ldr	r2, [r7, #12]
 80084e8:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80084ec:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	22ff      	movs	r2, #255	@ 0xff
 80084f2:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 80084f6:	2300      	movs	r3, #0
}
 80084f8:	4618      	mov	r0, r3
 80084fa:	3710      	adds	r7, #16
 80084fc:	46bd      	mov	sp, r7
 80084fe:	bd80      	pop	{r7, pc}

08008500 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8008500:	b480      	push	{r7}
 8008502:	b083      	sub	sp, #12
 8008504:	af00      	add	r7, sp, #0
 8008506:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	2243      	movs	r2, #67	@ 0x43
 800850c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800850e:	4b03      	ldr	r3, [pc, #12]	@ (800851c <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8008510:	4618      	mov	r0, r3
 8008512:	370c      	adds	r7, #12
 8008514:	46bd      	mov	sp, r7
 8008516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800851a:	4770      	bx	lr
 800851c:	20000094 	.word	0x20000094

08008520 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8008520:	b480      	push	{r7}
 8008522:	b083      	sub	sp, #12
 8008524:	af00      	add	r7, sp, #0
 8008526:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	2243      	movs	r2, #67	@ 0x43
 800852c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800852e:	4b03      	ldr	r3, [pc, #12]	@ (800853c <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8008530:	4618      	mov	r0, r3
 8008532:	370c      	adds	r7, #12
 8008534:	46bd      	mov	sp, r7
 8008536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800853a:	4770      	bx	lr
 800853c:	20000050 	.word	0x20000050

08008540 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8008540:	b480      	push	{r7}
 8008542:	b083      	sub	sp, #12
 8008544:	af00      	add	r7, sp, #0
 8008546:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	2243      	movs	r2, #67	@ 0x43
 800854c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800854e:	4b03      	ldr	r3, [pc, #12]	@ (800855c <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8008550:	4618      	mov	r0, r3
 8008552:	370c      	adds	r7, #12
 8008554:	46bd      	mov	sp, r7
 8008556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800855a:	4770      	bx	lr
 800855c:	200000d8 	.word	0x200000d8

08008560 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8008560:	b480      	push	{r7}
 8008562:	b083      	sub	sp, #12
 8008564:	af00      	add	r7, sp, #0
 8008566:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	220a      	movs	r2, #10
 800856c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800856e:	4b03      	ldr	r3, [pc, #12]	@ (800857c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8008570:	4618      	mov	r0, r3
 8008572:	370c      	adds	r7, #12
 8008574:	46bd      	mov	sp, r7
 8008576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800857a:	4770      	bx	lr
 800857c:	2000000c 	.word	0x2000000c

08008580 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8008580:	b480      	push	{r7}
 8008582:	b083      	sub	sp, #12
 8008584:	af00      	add	r7, sp, #0
 8008586:	6078      	str	r0, [r7, #4]
 8008588:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800858a:	683b      	ldr	r3, [r7, #0]
 800858c:	2b00      	cmp	r3, #0
 800858e:	d101      	bne.n	8008594 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8008590:	2303      	movs	r3, #3
 8008592:	e004      	b.n	800859e <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	683a      	ldr	r2, [r7, #0]
 8008598:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 800859c:	2300      	movs	r3, #0
}
 800859e:	4618      	mov	r0, r3
 80085a0:	370c      	adds	r7, #12
 80085a2:	46bd      	mov	sp, r7
 80085a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085a8:	4770      	bx	lr

080085aa <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80085aa:	b480      	push	{r7}
 80085ac:	b087      	sub	sp, #28
 80085ae:	af00      	add	r7, sp, #0
 80085b0:	60f8      	str	r0, [r7, #12]
 80085b2:	60b9      	str	r1, [r7, #8]
 80085b4:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80085bc:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 80085be:	697b      	ldr	r3, [r7, #20]
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d101      	bne.n	80085c8 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 80085c4:	2303      	movs	r3, #3
 80085c6:	e008      	b.n	80085da <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 80085c8:	697b      	ldr	r3, [r7, #20]
 80085ca:	68ba      	ldr	r2, [r7, #8]
 80085cc:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 80085d0:	697b      	ldr	r3, [r7, #20]
 80085d2:	687a      	ldr	r2, [r7, #4]
 80085d4:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 80085d8:	2300      	movs	r3, #0
}
 80085da:	4618      	mov	r0, r3
 80085dc:	371c      	adds	r7, #28
 80085de:	46bd      	mov	sp, r7
 80085e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085e4:	4770      	bx	lr

080085e6 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 80085e6:	b480      	push	{r7}
 80085e8:	b085      	sub	sp, #20
 80085ea:	af00      	add	r7, sp, #0
 80085ec:	6078      	str	r0, [r7, #4]
 80085ee:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80085f6:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d101      	bne.n	8008602 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 80085fe:	2303      	movs	r3, #3
 8008600:	e004      	b.n	800860c <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	683a      	ldr	r2, [r7, #0]
 8008606:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800860a:	2300      	movs	r3, #0
}
 800860c:	4618      	mov	r0, r3
 800860e:	3714      	adds	r7, #20
 8008610:	46bd      	mov	sp, r7
 8008612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008616:	4770      	bx	lr

08008618 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8008618:	b580      	push	{r7, lr}
 800861a:	b084      	sub	sp, #16
 800861c:	af00      	add	r7, sp, #0
 800861e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008626:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8008628:	2301      	movs	r3, #1
 800862a:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008632:	2b00      	cmp	r3, #0
 8008634:	d101      	bne.n	800863a <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8008636:	2303      	movs	r3, #3
 8008638:	e01a      	b.n	8008670 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 800863a:	68bb      	ldr	r3, [r7, #8]
 800863c:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8008640:	2b00      	cmp	r3, #0
 8008642:	d114      	bne.n	800866e <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8008644:	68bb      	ldr	r3, [r7, #8]
 8008646:	2201      	movs	r2, #1
 8008648:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800864c:	68bb      	ldr	r3, [r7, #8]
 800864e:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 8008656:	68bb      	ldr	r3, [r7, #8]
 8008658:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800865c:	68bb      	ldr	r3, [r7, #8]
 800865e:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8008662:	2181      	movs	r1, #129	@ 0x81
 8008664:	6878      	ldr	r0, [r7, #4]
 8008666:	f001 fd88 	bl	800a17a <USBD_LL_Transmit>

    ret = USBD_OK;
 800866a:	2300      	movs	r3, #0
 800866c:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800866e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008670:	4618      	mov	r0, r3
 8008672:	3710      	adds	r7, #16
 8008674:	46bd      	mov	sp, r7
 8008676:	bd80      	pop	{r7, pc}

08008678 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8008678:	b580      	push	{r7, lr}
 800867a:	b084      	sub	sp, #16
 800867c:	af00      	add	r7, sp, #0
 800867e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008686:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800868e:	2b00      	cmp	r3, #0
 8008690:	d101      	bne.n	8008696 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8008692:	2303      	movs	r3, #3
 8008694:	e016      	b.n	80086c4 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	7c1b      	ldrb	r3, [r3, #16]
 800869a:	2b00      	cmp	r3, #0
 800869c:	d109      	bne.n	80086b2 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80086a4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80086a8:	2101      	movs	r1, #1
 80086aa:	6878      	ldr	r0, [r7, #4]
 80086ac:	f001 fd86 	bl	800a1bc <USBD_LL_PrepareReceive>
 80086b0:	e007      	b.n	80086c2 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80086b8:	2340      	movs	r3, #64	@ 0x40
 80086ba:	2101      	movs	r1, #1
 80086bc:	6878      	ldr	r0, [r7, #4]
 80086be:	f001 fd7d 	bl	800a1bc <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80086c2:	2300      	movs	r3, #0
}
 80086c4:	4618      	mov	r0, r3
 80086c6:	3710      	adds	r7, #16
 80086c8:	46bd      	mov	sp, r7
 80086ca:	bd80      	pop	{r7, pc}

080086cc <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80086cc:	b580      	push	{r7, lr}
 80086ce:	b086      	sub	sp, #24
 80086d0:	af00      	add	r7, sp, #0
 80086d2:	60f8      	str	r0, [r7, #12]
 80086d4:	60b9      	str	r1, [r7, #8]
 80086d6:	4613      	mov	r3, r2
 80086d8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d101      	bne.n	80086e4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 80086e0:	2303      	movs	r3, #3
 80086e2:	e01f      	b.n	8008724 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	2200      	movs	r2, #0
 80086e8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	2200      	movs	r2, #0
 80086f0:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	2200      	movs	r2, #0
 80086f8:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80086fc:	68bb      	ldr	r3, [r7, #8]
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d003      	beq.n	800870a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	68ba      	ldr	r2, [r7, #8]
 8008706:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	2201      	movs	r2, #1
 800870e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	79fa      	ldrb	r2, [r7, #7]
 8008716:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8008718:	68f8      	ldr	r0, [r7, #12]
 800871a:	f001 fbe5 	bl	8009ee8 <USBD_LL_Init>
 800871e:	4603      	mov	r3, r0
 8008720:	75fb      	strb	r3, [r7, #23]

  return ret;
 8008722:	7dfb      	ldrb	r3, [r7, #23]
}
 8008724:	4618      	mov	r0, r3
 8008726:	3718      	adds	r7, #24
 8008728:	46bd      	mov	sp, r7
 800872a:	bd80      	pop	{r7, pc}

0800872c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800872c:	b580      	push	{r7, lr}
 800872e:	b084      	sub	sp, #16
 8008730:	af00      	add	r7, sp, #0
 8008732:	6078      	str	r0, [r7, #4]
 8008734:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008736:	2300      	movs	r3, #0
 8008738:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800873a:	683b      	ldr	r3, [r7, #0]
 800873c:	2b00      	cmp	r3, #0
 800873e:	d101      	bne.n	8008744 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8008740:	2303      	movs	r3, #3
 8008742:	e016      	b.n	8008772 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	683a      	ldr	r2, [r7, #0]
 8008748:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008752:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008754:	2b00      	cmp	r3, #0
 8008756:	d00b      	beq.n	8008770 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800875e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008760:	f107 020e 	add.w	r2, r7, #14
 8008764:	4610      	mov	r0, r2
 8008766:	4798      	blx	r3
 8008768:	4602      	mov	r2, r0
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 8008770:	2300      	movs	r3, #0
}
 8008772:	4618      	mov	r0, r3
 8008774:	3710      	adds	r7, #16
 8008776:	46bd      	mov	sp, r7
 8008778:	bd80      	pop	{r7, pc}

0800877a <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800877a:	b580      	push	{r7, lr}
 800877c:	b082      	sub	sp, #8
 800877e:	af00      	add	r7, sp, #0
 8008780:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8008782:	6878      	ldr	r0, [r7, #4]
 8008784:	f001 fc10 	bl	8009fa8 <USBD_LL_Start>
 8008788:	4603      	mov	r3, r0
}
 800878a:	4618      	mov	r0, r3
 800878c:	3708      	adds	r7, #8
 800878e:	46bd      	mov	sp, r7
 8008790:	bd80      	pop	{r7, pc}

08008792 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8008792:	b480      	push	{r7}
 8008794:	b083      	sub	sp, #12
 8008796:	af00      	add	r7, sp, #0
 8008798:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800879a:	2300      	movs	r3, #0
}
 800879c:	4618      	mov	r0, r3
 800879e:	370c      	adds	r7, #12
 80087a0:	46bd      	mov	sp, r7
 80087a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087a6:	4770      	bx	lr

080087a8 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80087a8:	b580      	push	{r7, lr}
 80087aa:	b084      	sub	sp, #16
 80087ac:	af00      	add	r7, sp, #0
 80087ae:	6078      	str	r0, [r7, #4]
 80087b0:	460b      	mov	r3, r1
 80087b2:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 80087b4:	2303      	movs	r3, #3
 80087b6:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d009      	beq.n	80087d6 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	78fa      	ldrb	r2, [r7, #3]
 80087cc:	4611      	mov	r1, r2
 80087ce:	6878      	ldr	r0, [r7, #4]
 80087d0:	4798      	blx	r3
 80087d2:	4603      	mov	r3, r0
 80087d4:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80087d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80087d8:	4618      	mov	r0, r3
 80087da:	3710      	adds	r7, #16
 80087dc:	46bd      	mov	sp, r7
 80087de:	bd80      	pop	{r7, pc}

080087e0 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80087e0:	b580      	push	{r7, lr}
 80087e2:	b082      	sub	sp, #8
 80087e4:	af00      	add	r7, sp, #0
 80087e6:	6078      	str	r0, [r7, #4]
 80087e8:	460b      	mov	r3, r1
 80087ea:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	d007      	beq.n	8008806 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80087fc:	685b      	ldr	r3, [r3, #4]
 80087fe:	78fa      	ldrb	r2, [r7, #3]
 8008800:	4611      	mov	r1, r2
 8008802:	6878      	ldr	r0, [r7, #4]
 8008804:	4798      	blx	r3
  }

  return USBD_OK;
 8008806:	2300      	movs	r3, #0
}
 8008808:	4618      	mov	r0, r3
 800880a:	3708      	adds	r7, #8
 800880c:	46bd      	mov	sp, r7
 800880e:	bd80      	pop	{r7, pc}

08008810 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8008810:	b580      	push	{r7, lr}
 8008812:	b084      	sub	sp, #16
 8008814:	af00      	add	r7, sp, #0
 8008816:	6078      	str	r0, [r7, #4]
 8008818:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008820:	6839      	ldr	r1, [r7, #0]
 8008822:	4618      	mov	r0, r3
 8008824:	f000 ff48 	bl	80096b8 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	2201      	movs	r2, #1
 800882c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8008836:	461a      	mov	r2, r3
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008844:	f003 031f 	and.w	r3, r3, #31
 8008848:	2b02      	cmp	r3, #2
 800884a:	d01a      	beq.n	8008882 <USBD_LL_SetupStage+0x72>
 800884c:	2b02      	cmp	r3, #2
 800884e:	d822      	bhi.n	8008896 <USBD_LL_SetupStage+0x86>
 8008850:	2b00      	cmp	r3, #0
 8008852:	d002      	beq.n	800885a <USBD_LL_SetupStage+0x4a>
 8008854:	2b01      	cmp	r3, #1
 8008856:	d00a      	beq.n	800886e <USBD_LL_SetupStage+0x5e>
 8008858:	e01d      	b.n	8008896 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008860:	4619      	mov	r1, r3
 8008862:	6878      	ldr	r0, [r7, #4]
 8008864:	f000 f9f0 	bl	8008c48 <USBD_StdDevReq>
 8008868:	4603      	mov	r3, r0
 800886a:	73fb      	strb	r3, [r7, #15]
      break;
 800886c:	e020      	b.n	80088b0 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008874:	4619      	mov	r1, r3
 8008876:	6878      	ldr	r0, [r7, #4]
 8008878:	f000 fa54 	bl	8008d24 <USBD_StdItfReq>
 800887c:	4603      	mov	r3, r0
 800887e:	73fb      	strb	r3, [r7, #15]
      break;
 8008880:	e016      	b.n	80088b0 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008888:	4619      	mov	r1, r3
 800888a:	6878      	ldr	r0, [r7, #4]
 800888c:	f000 fa93 	bl	8008db6 <USBD_StdEPReq>
 8008890:	4603      	mov	r3, r0
 8008892:	73fb      	strb	r3, [r7, #15]
      break;
 8008894:	e00c      	b.n	80088b0 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800889c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80088a0:	b2db      	uxtb	r3, r3
 80088a2:	4619      	mov	r1, r3
 80088a4:	6878      	ldr	r0, [r7, #4]
 80088a6:	f001 fbdf 	bl	800a068 <USBD_LL_StallEP>
 80088aa:	4603      	mov	r3, r0
 80088ac:	73fb      	strb	r3, [r7, #15]
      break;
 80088ae:	bf00      	nop
  }

  return ret;
 80088b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80088b2:	4618      	mov	r0, r3
 80088b4:	3710      	adds	r7, #16
 80088b6:	46bd      	mov	sp, r7
 80088b8:	bd80      	pop	{r7, pc}

080088ba <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80088ba:	b580      	push	{r7, lr}
 80088bc:	b086      	sub	sp, #24
 80088be:	af00      	add	r7, sp, #0
 80088c0:	60f8      	str	r0, [r7, #12]
 80088c2:	460b      	mov	r3, r1
 80088c4:	607a      	str	r2, [r7, #4]
 80088c6:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 80088c8:	7afb      	ldrb	r3, [r7, #11]
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d138      	bne.n	8008940 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 80088d4:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80088dc:	2b03      	cmp	r3, #3
 80088de:	d14a      	bne.n	8008976 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 80088e0:	693b      	ldr	r3, [r7, #16]
 80088e2:	689a      	ldr	r2, [r3, #8]
 80088e4:	693b      	ldr	r3, [r7, #16]
 80088e6:	68db      	ldr	r3, [r3, #12]
 80088e8:	429a      	cmp	r2, r3
 80088ea:	d913      	bls.n	8008914 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80088ec:	693b      	ldr	r3, [r7, #16]
 80088ee:	689a      	ldr	r2, [r3, #8]
 80088f0:	693b      	ldr	r3, [r7, #16]
 80088f2:	68db      	ldr	r3, [r3, #12]
 80088f4:	1ad2      	subs	r2, r2, r3
 80088f6:	693b      	ldr	r3, [r7, #16]
 80088f8:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 80088fa:	693b      	ldr	r3, [r7, #16]
 80088fc:	68da      	ldr	r2, [r3, #12]
 80088fe:	693b      	ldr	r3, [r7, #16]
 8008900:	689b      	ldr	r3, [r3, #8]
 8008902:	4293      	cmp	r3, r2
 8008904:	bf28      	it	cs
 8008906:	4613      	movcs	r3, r2
 8008908:	461a      	mov	r2, r3
 800890a:	6879      	ldr	r1, [r7, #4]
 800890c:	68f8      	ldr	r0, [r7, #12]
 800890e:	f000 ffc7 	bl	80098a0 <USBD_CtlContinueRx>
 8008912:	e030      	b.n	8008976 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800891a:	b2db      	uxtb	r3, r3
 800891c:	2b03      	cmp	r3, #3
 800891e:	d10b      	bne.n	8008938 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008926:	691b      	ldr	r3, [r3, #16]
 8008928:	2b00      	cmp	r3, #0
 800892a:	d005      	beq.n	8008938 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008932:	691b      	ldr	r3, [r3, #16]
 8008934:	68f8      	ldr	r0, [r7, #12]
 8008936:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8008938:	68f8      	ldr	r0, [r7, #12]
 800893a:	f000 ffc2 	bl	80098c2 <USBD_CtlSendStatus>
 800893e:	e01a      	b.n	8008976 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008946:	b2db      	uxtb	r3, r3
 8008948:	2b03      	cmp	r3, #3
 800894a:	d114      	bne.n	8008976 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008952:	699b      	ldr	r3, [r3, #24]
 8008954:	2b00      	cmp	r3, #0
 8008956:	d00e      	beq.n	8008976 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800895e:	699b      	ldr	r3, [r3, #24]
 8008960:	7afa      	ldrb	r2, [r7, #11]
 8008962:	4611      	mov	r1, r2
 8008964:	68f8      	ldr	r0, [r7, #12]
 8008966:	4798      	blx	r3
 8008968:	4603      	mov	r3, r0
 800896a:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800896c:	7dfb      	ldrb	r3, [r7, #23]
 800896e:	2b00      	cmp	r3, #0
 8008970:	d001      	beq.n	8008976 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 8008972:	7dfb      	ldrb	r3, [r7, #23]
 8008974:	e000      	b.n	8008978 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 8008976:	2300      	movs	r3, #0
}
 8008978:	4618      	mov	r0, r3
 800897a:	3718      	adds	r7, #24
 800897c:	46bd      	mov	sp, r7
 800897e:	bd80      	pop	{r7, pc}

08008980 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8008980:	b580      	push	{r7, lr}
 8008982:	b086      	sub	sp, #24
 8008984:	af00      	add	r7, sp, #0
 8008986:	60f8      	str	r0, [r7, #12]
 8008988:	460b      	mov	r3, r1
 800898a:	607a      	str	r2, [r7, #4]
 800898c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800898e:	7afb      	ldrb	r3, [r7, #11]
 8008990:	2b00      	cmp	r3, #0
 8008992:	d16b      	bne.n	8008a6c <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	3314      	adds	r3, #20
 8008998:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80089a0:	2b02      	cmp	r3, #2
 80089a2:	d156      	bne.n	8008a52 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 80089a4:	693b      	ldr	r3, [r7, #16]
 80089a6:	689a      	ldr	r2, [r3, #8]
 80089a8:	693b      	ldr	r3, [r7, #16]
 80089aa:	68db      	ldr	r3, [r3, #12]
 80089ac:	429a      	cmp	r2, r3
 80089ae:	d914      	bls.n	80089da <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80089b0:	693b      	ldr	r3, [r7, #16]
 80089b2:	689a      	ldr	r2, [r3, #8]
 80089b4:	693b      	ldr	r3, [r7, #16]
 80089b6:	68db      	ldr	r3, [r3, #12]
 80089b8:	1ad2      	subs	r2, r2, r3
 80089ba:	693b      	ldr	r3, [r7, #16]
 80089bc:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80089be:	693b      	ldr	r3, [r7, #16]
 80089c0:	689b      	ldr	r3, [r3, #8]
 80089c2:	461a      	mov	r2, r3
 80089c4:	6879      	ldr	r1, [r7, #4]
 80089c6:	68f8      	ldr	r0, [r7, #12]
 80089c8:	f000 ff3c 	bl	8009844 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80089cc:	2300      	movs	r3, #0
 80089ce:	2200      	movs	r2, #0
 80089d0:	2100      	movs	r1, #0
 80089d2:	68f8      	ldr	r0, [r7, #12]
 80089d4:	f001 fbf2 	bl	800a1bc <USBD_LL_PrepareReceive>
 80089d8:	e03b      	b.n	8008a52 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80089da:	693b      	ldr	r3, [r7, #16]
 80089dc:	68da      	ldr	r2, [r3, #12]
 80089de:	693b      	ldr	r3, [r7, #16]
 80089e0:	689b      	ldr	r3, [r3, #8]
 80089e2:	429a      	cmp	r2, r3
 80089e4:	d11c      	bne.n	8008a20 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 80089e6:	693b      	ldr	r3, [r7, #16]
 80089e8:	685a      	ldr	r2, [r3, #4]
 80089ea:	693b      	ldr	r3, [r7, #16]
 80089ec:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80089ee:	429a      	cmp	r2, r3
 80089f0:	d316      	bcc.n	8008a20 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 80089f2:	693b      	ldr	r3, [r7, #16]
 80089f4:	685a      	ldr	r2, [r3, #4]
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 80089fc:	429a      	cmp	r2, r3
 80089fe:	d20f      	bcs.n	8008a20 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8008a00:	2200      	movs	r2, #0
 8008a02:	2100      	movs	r1, #0
 8008a04:	68f8      	ldr	r0, [r7, #12]
 8008a06:	f000 ff1d 	bl	8009844 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	2200      	movs	r2, #0
 8008a0e:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008a12:	2300      	movs	r3, #0
 8008a14:	2200      	movs	r2, #0
 8008a16:	2100      	movs	r1, #0
 8008a18:	68f8      	ldr	r0, [r7, #12]
 8008a1a:	f001 fbcf 	bl	800a1bc <USBD_LL_PrepareReceive>
 8008a1e:	e018      	b.n	8008a52 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008a26:	b2db      	uxtb	r3, r3
 8008a28:	2b03      	cmp	r3, #3
 8008a2a:	d10b      	bne.n	8008a44 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008a32:	68db      	ldr	r3, [r3, #12]
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	d005      	beq.n	8008a44 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008a3e:	68db      	ldr	r3, [r3, #12]
 8008a40:	68f8      	ldr	r0, [r7, #12]
 8008a42:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8008a44:	2180      	movs	r1, #128	@ 0x80
 8008a46:	68f8      	ldr	r0, [r7, #12]
 8008a48:	f001 fb0e 	bl	800a068 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8008a4c:	68f8      	ldr	r0, [r7, #12]
 8008a4e:	f000 ff4b 	bl	80098e8 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8008a58:	2b01      	cmp	r3, #1
 8008a5a:	d122      	bne.n	8008aa2 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 8008a5c:	68f8      	ldr	r0, [r7, #12]
 8008a5e:	f7ff fe98 	bl	8008792 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	2200      	movs	r2, #0
 8008a66:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8008a6a:	e01a      	b.n	8008aa2 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008a72:	b2db      	uxtb	r3, r3
 8008a74:	2b03      	cmp	r3, #3
 8008a76:	d114      	bne.n	8008aa2 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008a7e:	695b      	ldr	r3, [r3, #20]
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	d00e      	beq.n	8008aa2 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008a8a:	695b      	ldr	r3, [r3, #20]
 8008a8c:	7afa      	ldrb	r2, [r7, #11]
 8008a8e:	4611      	mov	r1, r2
 8008a90:	68f8      	ldr	r0, [r7, #12]
 8008a92:	4798      	blx	r3
 8008a94:	4603      	mov	r3, r0
 8008a96:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8008a98:	7dfb      	ldrb	r3, [r7, #23]
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d001      	beq.n	8008aa2 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 8008a9e:	7dfb      	ldrb	r3, [r7, #23]
 8008aa0:	e000      	b.n	8008aa4 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 8008aa2:	2300      	movs	r3, #0
}
 8008aa4:	4618      	mov	r0, r3
 8008aa6:	3718      	adds	r7, #24
 8008aa8:	46bd      	mov	sp, r7
 8008aaa:	bd80      	pop	{r7, pc}

08008aac <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8008aac:	b580      	push	{r7, lr}
 8008aae:	b082      	sub	sp, #8
 8008ab0:	af00      	add	r7, sp, #0
 8008ab2:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	2201      	movs	r2, #1
 8008ab8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	2200      	movs	r2, #0
 8008ac0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	2200      	movs	r2, #0
 8008ac8:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	2200      	movs	r2, #0
 8008ace:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d101      	bne.n	8008ae0 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 8008adc:	2303      	movs	r3, #3
 8008ade:	e02f      	b.n	8008b40 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d00f      	beq.n	8008b0a <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008af0:	685b      	ldr	r3, [r3, #4]
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d009      	beq.n	8008b0a <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008afc:	685b      	ldr	r3, [r3, #4]
 8008afe:	687a      	ldr	r2, [r7, #4]
 8008b00:	6852      	ldr	r2, [r2, #4]
 8008b02:	b2d2      	uxtb	r2, r2
 8008b04:	4611      	mov	r1, r2
 8008b06:	6878      	ldr	r0, [r7, #4]
 8008b08:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008b0a:	2340      	movs	r3, #64	@ 0x40
 8008b0c:	2200      	movs	r2, #0
 8008b0e:	2100      	movs	r1, #0
 8008b10:	6878      	ldr	r0, [r7, #4]
 8008b12:	f001 fa64 	bl	8009fde <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	2201      	movs	r2, #1
 8008b1a:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	2240      	movs	r2, #64	@ 0x40
 8008b22:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008b26:	2340      	movs	r3, #64	@ 0x40
 8008b28:	2200      	movs	r2, #0
 8008b2a:	2180      	movs	r1, #128	@ 0x80
 8008b2c:	6878      	ldr	r0, [r7, #4]
 8008b2e:	f001 fa56 	bl	8009fde <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	2201      	movs	r2, #1
 8008b36:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	2240      	movs	r2, #64	@ 0x40
 8008b3c:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 8008b3e:	2300      	movs	r3, #0
}
 8008b40:	4618      	mov	r0, r3
 8008b42:	3708      	adds	r7, #8
 8008b44:	46bd      	mov	sp, r7
 8008b46:	bd80      	pop	{r7, pc}

08008b48 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8008b48:	b480      	push	{r7}
 8008b4a:	b083      	sub	sp, #12
 8008b4c:	af00      	add	r7, sp, #0
 8008b4e:	6078      	str	r0, [r7, #4]
 8008b50:	460b      	mov	r3, r1
 8008b52:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	78fa      	ldrb	r2, [r7, #3]
 8008b58:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8008b5a:	2300      	movs	r3, #0
}
 8008b5c:	4618      	mov	r0, r3
 8008b5e:	370c      	adds	r7, #12
 8008b60:	46bd      	mov	sp, r7
 8008b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b66:	4770      	bx	lr

08008b68 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8008b68:	b480      	push	{r7}
 8008b6a:	b083      	sub	sp, #12
 8008b6c:	af00      	add	r7, sp, #0
 8008b6e:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008b76:	b2da      	uxtb	r2, r3
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	2204      	movs	r2, #4
 8008b82:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8008b86:	2300      	movs	r3, #0
}
 8008b88:	4618      	mov	r0, r3
 8008b8a:	370c      	adds	r7, #12
 8008b8c:	46bd      	mov	sp, r7
 8008b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b92:	4770      	bx	lr

08008b94 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8008b94:	b480      	push	{r7}
 8008b96:	b083      	sub	sp, #12
 8008b98:	af00      	add	r7, sp, #0
 8008b9a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008ba2:	b2db      	uxtb	r3, r3
 8008ba4:	2b04      	cmp	r3, #4
 8008ba6:	d106      	bne.n	8008bb6 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8008bae:	b2da      	uxtb	r2, r3
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8008bb6:	2300      	movs	r3, #0
}
 8008bb8:	4618      	mov	r0, r3
 8008bba:	370c      	adds	r7, #12
 8008bbc:	46bd      	mov	sp, r7
 8008bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bc2:	4770      	bx	lr

08008bc4 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8008bc4:	b580      	push	{r7, lr}
 8008bc6:	b082      	sub	sp, #8
 8008bc8:	af00      	add	r7, sp, #0
 8008bca:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d101      	bne.n	8008bda <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 8008bd6:	2303      	movs	r3, #3
 8008bd8:	e012      	b.n	8008c00 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008be0:	b2db      	uxtb	r3, r3
 8008be2:	2b03      	cmp	r3, #3
 8008be4:	d10b      	bne.n	8008bfe <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008bec:	69db      	ldr	r3, [r3, #28]
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d005      	beq.n	8008bfe <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008bf8:	69db      	ldr	r3, [r3, #28]
 8008bfa:	6878      	ldr	r0, [r7, #4]
 8008bfc:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008bfe:	2300      	movs	r3, #0
}
 8008c00:	4618      	mov	r0, r3
 8008c02:	3708      	adds	r7, #8
 8008c04:	46bd      	mov	sp, r7
 8008c06:	bd80      	pop	{r7, pc}

08008c08 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8008c08:	b480      	push	{r7}
 8008c0a:	b087      	sub	sp, #28
 8008c0c:	af00      	add	r7, sp, #0
 8008c0e:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8008c14:	697b      	ldr	r3, [r7, #20]
 8008c16:	781b      	ldrb	r3, [r3, #0]
 8008c18:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8008c1a:	697b      	ldr	r3, [r7, #20]
 8008c1c:	3301      	adds	r3, #1
 8008c1e:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8008c20:	697b      	ldr	r3, [r7, #20]
 8008c22:	781b      	ldrb	r3, [r3, #0]
 8008c24:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8008c26:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8008c2a:	021b      	lsls	r3, r3, #8
 8008c2c:	b21a      	sxth	r2, r3
 8008c2e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8008c32:	4313      	orrs	r3, r2
 8008c34:	b21b      	sxth	r3, r3
 8008c36:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8008c38:	89fb      	ldrh	r3, [r7, #14]
}
 8008c3a:	4618      	mov	r0, r3
 8008c3c:	371c      	adds	r7, #28
 8008c3e:	46bd      	mov	sp, r7
 8008c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c44:	4770      	bx	lr
	...

08008c48 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008c48:	b580      	push	{r7, lr}
 8008c4a:	b084      	sub	sp, #16
 8008c4c:	af00      	add	r7, sp, #0
 8008c4e:	6078      	str	r0, [r7, #4]
 8008c50:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008c52:	2300      	movs	r3, #0
 8008c54:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008c56:	683b      	ldr	r3, [r7, #0]
 8008c58:	781b      	ldrb	r3, [r3, #0]
 8008c5a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008c5e:	2b40      	cmp	r3, #64	@ 0x40
 8008c60:	d005      	beq.n	8008c6e <USBD_StdDevReq+0x26>
 8008c62:	2b40      	cmp	r3, #64	@ 0x40
 8008c64:	d853      	bhi.n	8008d0e <USBD_StdDevReq+0xc6>
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	d00b      	beq.n	8008c82 <USBD_StdDevReq+0x3a>
 8008c6a:	2b20      	cmp	r3, #32
 8008c6c:	d14f      	bne.n	8008d0e <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008c74:	689b      	ldr	r3, [r3, #8]
 8008c76:	6839      	ldr	r1, [r7, #0]
 8008c78:	6878      	ldr	r0, [r7, #4]
 8008c7a:	4798      	blx	r3
 8008c7c:	4603      	mov	r3, r0
 8008c7e:	73fb      	strb	r3, [r7, #15]
      break;
 8008c80:	e04a      	b.n	8008d18 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008c82:	683b      	ldr	r3, [r7, #0]
 8008c84:	785b      	ldrb	r3, [r3, #1]
 8008c86:	2b09      	cmp	r3, #9
 8008c88:	d83b      	bhi.n	8008d02 <USBD_StdDevReq+0xba>
 8008c8a:	a201      	add	r2, pc, #4	@ (adr r2, 8008c90 <USBD_StdDevReq+0x48>)
 8008c8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c90:	08008ce5 	.word	0x08008ce5
 8008c94:	08008cf9 	.word	0x08008cf9
 8008c98:	08008d03 	.word	0x08008d03
 8008c9c:	08008cef 	.word	0x08008cef
 8008ca0:	08008d03 	.word	0x08008d03
 8008ca4:	08008cc3 	.word	0x08008cc3
 8008ca8:	08008cb9 	.word	0x08008cb9
 8008cac:	08008d03 	.word	0x08008d03
 8008cb0:	08008cdb 	.word	0x08008cdb
 8008cb4:	08008ccd 	.word	0x08008ccd
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8008cb8:	6839      	ldr	r1, [r7, #0]
 8008cba:	6878      	ldr	r0, [r7, #4]
 8008cbc:	f000 f9de 	bl	800907c <USBD_GetDescriptor>
          break;
 8008cc0:	e024      	b.n	8008d0c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8008cc2:	6839      	ldr	r1, [r7, #0]
 8008cc4:	6878      	ldr	r0, [r7, #4]
 8008cc6:	f000 fb6d 	bl	80093a4 <USBD_SetAddress>
          break;
 8008cca:	e01f      	b.n	8008d0c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8008ccc:	6839      	ldr	r1, [r7, #0]
 8008cce:	6878      	ldr	r0, [r7, #4]
 8008cd0:	f000 fbac 	bl	800942c <USBD_SetConfig>
 8008cd4:	4603      	mov	r3, r0
 8008cd6:	73fb      	strb	r3, [r7, #15]
          break;
 8008cd8:	e018      	b.n	8008d0c <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8008cda:	6839      	ldr	r1, [r7, #0]
 8008cdc:	6878      	ldr	r0, [r7, #4]
 8008cde:	f000 fc4b 	bl	8009578 <USBD_GetConfig>
          break;
 8008ce2:	e013      	b.n	8008d0c <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8008ce4:	6839      	ldr	r1, [r7, #0]
 8008ce6:	6878      	ldr	r0, [r7, #4]
 8008ce8:	f000 fc7c 	bl	80095e4 <USBD_GetStatus>
          break;
 8008cec:	e00e      	b.n	8008d0c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8008cee:	6839      	ldr	r1, [r7, #0]
 8008cf0:	6878      	ldr	r0, [r7, #4]
 8008cf2:	f000 fcab 	bl	800964c <USBD_SetFeature>
          break;
 8008cf6:	e009      	b.n	8008d0c <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8008cf8:	6839      	ldr	r1, [r7, #0]
 8008cfa:	6878      	ldr	r0, [r7, #4]
 8008cfc:	f000 fcba 	bl	8009674 <USBD_ClrFeature>
          break;
 8008d00:	e004      	b.n	8008d0c <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 8008d02:	6839      	ldr	r1, [r7, #0]
 8008d04:	6878      	ldr	r0, [r7, #4]
 8008d06:	f000 fd11 	bl	800972c <USBD_CtlError>
          break;
 8008d0a:	bf00      	nop
      }
      break;
 8008d0c:	e004      	b.n	8008d18 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 8008d0e:	6839      	ldr	r1, [r7, #0]
 8008d10:	6878      	ldr	r0, [r7, #4]
 8008d12:	f000 fd0b 	bl	800972c <USBD_CtlError>
      break;
 8008d16:	bf00      	nop
  }

  return ret;
 8008d18:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d1a:	4618      	mov	r0, r3
 8008d1c:	3710      	adds	r7, #16
 8008d1e:	46bd      	mov	sp, r7
 8008d20:	bd80      	pop	{r7, pc}
 8008d22:	bf00      	nop

08008d24 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008d24:	b580      	push	{r7, lr}
 8008d26:	b084      	sub	sp, #16
 8008d28:	af00      	add	r7, sp, #0
 8008d2a:	6078      	str	r0, [r7, #4]
 8008d2c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008d2e:	2300      	movs	r3, #0
 8008d30:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008d32:	683b      	ldr	r3, [r7, #0]
 8008d34:	781b      	ldrb	r3, [r3, #0]
 8008d36:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008d3a:	2b40      	cmp	r3, #64	@ 0x40
 8008d3c:	d005      	beq.n	8008d4a <USBD_StdItfReq+0x26>
 8008d3e:	2b40      	cmp	r3, #64	@ 0x40
 8008d40:	d82f      	bhi.n	8008da2 <USBD_StdItfReq+0x7e>
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d001      	beq.n	8008d4a <USBD_StdItfReq+0x26>
 8008d46:	2b20      	cmp	r3, #32
 8008d48:	d12b      	bne.n	8008da2 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008d50:	b2db      	uxtb	r3, r3
 8008d52:	3b01      	subs	r3, #1
 8008d54:	2b02      	cmp	r3, #2
 8008d56:	d81d      	bhi.n	8008d94 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8008d58:	683b      	ldr	r3, [r7, #0]
 8008d5a:	889b      	ldrh	r3, [r3, #4]
 8008d5c:	b2db      	uxtb	r3, r3
 8008d5e:	2b01      	cmp	r3, #1
 8008d60:	d813      	bhi.n	8008d8a <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008d68:	689b      	ldr	r3, [r3, #8]
 8008d6a:	6839      	ldr	r1, [r7, #0]
 8008d6c:	6878      	ldr	r0, [r7, #4]
 8008d6e:	4798      	blx	r3
 8008d70:	4603      	mov	r3, r0
 8008d72:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8008d74:	683b      	ldr	r3, [r7, #0]
 8008d76:	88db      	ldrh	r3, [r3, #6]
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d110      	bne.n	8008d9e <USBD_StdItfReq+0x7a>
 8008d7c:	7bfb      	ldrb	r3, [r7, #15]
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d10d      	bne.n	8008d9e <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 8008d82:	6878      	ldr	r0, [r7, #4]
 8008d84:	f000 fd9d 	bl	80098c2 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8008d88:	e009      	b.n	8008d9e <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 8008d8a:	6839      	ldr	r1, [r7, #0]
 8008d8c:	6878      	ldr	r0, [r7, #4]
 8008d8e:	f000 fccd 	bl	800972c <USBD_CtlError>
          break;
 8008d92:	e004      	b.n	8008d9e <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 8008d94:	6839      	ldr	r1, [r7, #0]
 8008d96:	6878      	ldr	r0, [r7, #4]
 8008d98:	f000 fcc8 	bl	800972c <USBD_CtlError>
          break;
 8008d9c:	e000      	b.n	8008da0 <USBD_StdItfReq+0x7c>
          break;
 8008d9e:	bf00      	nop
      }
      break;
 8008da0:	e004      	b.n	8008dac <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 8008da2:	6839      	ldr	r1, [r7, #0]
 8008da4:	6878      	ldr	r0, [r7, #4]
 8008da6:	f000 fcc1 	bl	800972c <USBD_CtlError>
      break;
 8008daa:	bf00      	nop
  }

  return ret;
 8008dac:	7bfb      	ldrb	r3, [r7, #15]
}
 8008dae:	4618      	mov	r0, r3
 8008db0:	3710      	adds	r7, #16
 8008db2:	46bd      	mov	sp, r7
 8008db4:	bd80      	pop	{r7, pc}

08008db6 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008db6:	b580      	push	{r7, lr}
 8008db8:	b084      	sub	sp, #16
 8008dba:	af00      	add	r7, sp, #0
 8008dbc:	6078      	str	r0, [r7, #4]
 8008dbe:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8008dc0:	2300      	movs	r3, #0
 8008dc2:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8008dc4:	683b      	ldr	r3, [r7, #0]
 8008dc6:	889b      	ldrh	r3, [r3, #4]
 8008dc8:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008dca:	683b      	ldr	r3, [r7, #0]
 8008dcc:	781b      	ldrb	r3, [r3, #0]
 8008dce:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008dd2:	2b40      	cmp	r3, #64	@ 0x40
 8008dd4:	d007      	beq.n	8008de6 <USBD_StdEPReq+0x30>
 8008dd6:	2b40      	cmp	r3, #64	@ 0x40
 8008dd8:	f200 8145 	bhi.w	8009066 <USBD_StdEPReq+0x2b0>
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	d00c      	beq.n	8008dfa <USBD_StdEPReq+0x44>
 8008de0:	2b20      	cmp	r3, #32
 8008de2:	f040 8140 	bne.w	8009066 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008dec:	689b      	ldr	r3, [r3, #8]
 8008dee:	6839      	ldr	r1, [r7, #0]
 8008df0:	6878      	ldr	r0, [r7, #4]
 8008df2:	4798      	blx	r3
 8008df4:	4603      	mov	r3, r0
 8008df6:	73fb      	strb	r3, [r7, #15]
      break;
 8008df8:	e13a      	b.n	8009070 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008dfa:	683b      	ldr	r3, [r7, #0]
 8008dfc:	785b      	ldrb	r3, [r3, #1]
 8008dfe:	2b03      	cmp	r3, #3
 8008e00:	d007      	beq.n	8008e12 <USBD_StdEPReq+0x5c>
 8008e02:	2b03      	cmp	r3, #3
 8008e04:	f300 8129 	bgt.w	800905a <USBD_StdEPReq+0x2a4>
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d07f      	beq.n	8008f0c <USBD_StdEPReq+0x156>
 8008e0c:	2b01      	cmp	r3, #1
 8008e0e:	d03c      	beq.n	8008e8a <USBD_StdEPReq+0xd4>
 8008e10:	e123      	b.n	800905a <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008e18:	b2db      	uxtb	r3, r3
 8008e1a:	2b02      	cmp	r3, #2
 8008e1c:	d002      	beq.n	8008e24 <USBD_StdEPReq+0x6e>
 8008e1e:	2b03      	cmp	r3, #3
 8008e20:	d016      	beq.n	8008e50 <USBD_StdEPReq+0x9a>
 8008e22:	e02c      	b.n	8008e7e <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008e24:	7bbb      	ldrb	r3, [r7, #14]
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d00d      	beq.n	8008e46 <USBD_StdEPReq+0x90>
 8008e2a:	7bbb      	ldrb	r3, [r7, #14]
 8008e2c:	2b80      	cmp	r3, #128	@ 0x80
 8008e2e:	d00a      	beq.n	8008e46 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008e30:	7bbb      	ldrb	r3, [r7, #14]
 8008e32:	4619      	mov	r1, r3
 8008e34:	6878      	ldr	r0, [r7, #4]
 8008e36:	f001 f917 	bl	800a068 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008e3a:	2180      	movs	r1, #128	@ 0x80
 8008e3c:	6878      	ldr	r0, [r7, #4]
 8008e3e:	f001 f913 	bl	800a068 <USBD_LL_StallEP>
 8008e42:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008e44:	e020      	b.n	8008e88 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 8008e46:	6839      	ldr	r1, [r7, #0]
 8008e48:	6878      	ldr	r0, [r7, #4]
 8008e4a:	f000 fc6f 	bl	800972c <USBD_CtlError>
              break;
 8008e4e:	e01b      	b.n	8008e88 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008e50:	683b      	ldr	r3, [r7, #0]
 8008e52:	885b      	ldrh	r3, [r3, #2]
 8008e54:	2b00      	cmp	r3, #0
 8008e56:	d10e      	bne.n	8008e76 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008e58:	7bbb      	ldrb	r3, [r7, #14]
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d00b      	beq.n	8008e76 <USBD_StdEPReq+0xc0>
 8008e5e:	7bbb      	ldrb	r3, [r7, #14]
 8008e60:	2b80      	cmp	r3, #128	@ 0x80
 8008e62:	d008      	beq.n	8008e76 <USBD_StdEPReq+0xc0>
 8008e64:	683b      	ldr	r3, [r7, #0]
 8008e66:	88db      	ldrh	r3, [r3, #6]
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	d104      	bne.n	8008e76 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8008e6c:	7bbb      	ldrb	r3, [r7, #14]
 8008e6e:	4619      	mov	r1, r3
 8008e70:	6878      	ldr	r0, [r7, #4]
 8008e72:	f001 f8f9 	bl	800a068 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8008e76:	6878      	ldr	r0, [r7, #4]
 8008e78:	f000 fd23 	bl	80098c2 <USBD_CtlSendStatus>

              break;
 8008e7c:	e004      	b.n	8008e88 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 8008e7e:	6839      	ldr	r1, [r7, #0]
 8008e80:	6878      	ldr	r0, [r7, #4]
 8008e82:	f000 fc53 	bl	800972c <USBD_CtlError>
              break;
 8008e86:	bf00      	nop
          }
          break;
 8008e88:	e0ec      	b.n	8009064 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008e90:	b2db      	uxtb	r3, r3
 8008e92:	2b02      	cmp	r3, #2
 8008e94:	d002      	beq.n	8008e9c <USBD_StdEPReq+0xe6>
 8008e96:	2b03      	cmp	r3, #3
 8008e98:	d016      	beq.n	8008ec8 <USBD_StdEPReq+0x112>
 8008e9a:	e030      	b.n	8008efe <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008e9c:	7bbb      	ldrb	r3, [r7, #14]
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	d00d      	beq.n	8008ebe <USBD_StdEPReq+0x108>
 8008ea2:	7bbb      	ldrb	r3, [r7, #14]
 8008ea4:	2b80      	cmp	r3, #128	@ 0x80
 8008ea6:	d00a      	beq.n	8008ebe <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008ea8:	7bbb      	ldrb	r3, [r7, #14]
 8008eaa:	4619      	mov	r1, r3
 8008eac:	6878      	ldr	r0, [r7, #4]
 8008eae:	f001 f8db 	bl	800a068 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008eb2:	2180      	movs	r1, #128	@ 0x80
 8008eb4:	6878      	ldr	r0, [r7, #4]
 8008eb6:	f001 f8d7 	bl	800a068 <USBD_LL_StallEP>
 8008eba:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008ebc:	e025      	b.n	8008f0a <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 8008ebe:	6839      	ldr	r1, [r7, #0]
 8008ec0:	6878      	ldr	r0, [r7, #4]
 8008ec2:	f000 fc33 	bl	800972c <USBD_CtlError>
              break;
 8008ec6:	e020      	b.n	8008f0a <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008ec8:	683b      	ldr	r3, [r7, #0]
 8008eca:	885b      	ldrh	r3, [r3, #2]
 8008ecc:	2b00      	cmp	r3, #0
 8008ece:	d11b      	bne.n	8008f08 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8008ed0:	7bbb      	ldrb	r3, [r7, #14]
 8008ed2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	d004      	beq.n	8008ee4 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8008eda:	7bbb      	ldrb	r3, [r7, #14]
 8008edc:	4619      	mov	r1, r3
 8008ede:	6878      	ldr	r0, [r7, #4]
 8008ee0:	f001 f8e1 	bl	800a0a6 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8008ee4:	6878      	ldr	r0, [r7, #4]
 8008ee6:	f000 fcec 	bl	80098c2 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008ef0:	689b      	ldr	r3, [r3, #8]
 8008ef2:	6839      	ldr	r1, [r7, #0]
 8008ef4:	6878      	ldr	r0, [r7, #4]
 8008ef6:	4798      	blx	r3
 8008ef8:	4603      	mov	r3, r0
 8008efa:	73fb      	strb	r3, [r7, #15]
              }
              break;
 8008efc:	e004      	b.n	8008f08 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 8008efe:	6839      	ldr	r1, [r7, #0]
 8008f00:	6878      	ldr	r0, [r7, #4]
 8008f02:	f000 fc13 	bl	800972c <USBD_CtlError>
              break;
 8008f06:	e000      	b.n	8008f0a <USBD_StdEPReq+0x154>
              break;
 8008f08:	bf00      	nop
          }
          break;
 8008f0a:	e0ab      	b.n	8009064 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008f12:	b2db      	uxtb	r3, r3
 8008f14:	2b02      	cmp	r3, #2
 8008f16:	d002      	beq.n	8008f1e <USBD_StdEPReq+0x168>
 8008f18:	2b03      	cmp	r3, #3
 8008f1a:	d032      	beq.n	8008f82 <USBD_StdEPReq+0x1cc>
 8008f1c:	e097      	b.n	800904e <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008f1e:	7bbb      	ldrb	r3, [r7, #14]
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	d007      	beq.n	8008f34 <USBD_StdEPReq+0x17e>
 8008f24:	7bbb      	ldrb	r3, [r7, #14]
 8008f26:	2b80      	cmp	r3, #128	@ 0x80
 8008f28:	d004      	beq.n	8008f34 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 8008f2a:	6839      	ldr	r1, [r7, #0]
 8008f2c:	6878      	ldr	r0, [r7, #4]
 8008f2e:	f000 fbfd 	bl	800972c <USBD_CtlError>
                break;
 8008f32:	e091      	b.n	8009058 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008f34:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	da0b      	bge.n	8008f54 <USBD_StdEPReq+0x19e>
 8008f3c:	7bbb      	ldrb	r3, [r7, #14]
 8008f3e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008f42:	4613      	mov	r3, r2
 8008f44:	009b      	lsls	r3, r3, #2
 8008f46:	4413      	add	r3, r2
 8008f48:	009b      	lsls	r3, r3, #2
 8008f4a:	3310      	adds	r3, #16
 8008f4c:	687a      	ldr	r2, [r7, #4]
 8008f4e:	4413      	add	r3, r2
 8008f50:	3304      	adds	r3, #4
 8008f52:	e00b      	b.n	8008f6c <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008f54:	7bbb      	ldrb	r3, [r7, #14]
 8008f56:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008f5a:	4613      	mov	r3, r2
 8008f5c:	009b      	lsls	r3, r3, #2
 8008f5e:	4413      	add	r3, r2
 8008f60:	009b      	lsls	r3, r3, #2
 8008f62:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008f66:	687a      	ldr	r2, [r7, #4]
 8008f68:	4413      	add	r3, r2
 8008f6a:	3304      	adds	r3, #4
 8008f6c:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8008f6e:	68bb      	ldr	r3, [r7, #8]
 8008f70:	2200      	movs	r2, #0
 8008f72:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008f74:	68bb      	ldr	r3, [r7, #8]
 8008f76:	2202      	movs	r2, #2
 8008f78:	4619      	mov	r1, r3
 8008f7a:	6878      	ldr	r0, [r7, #4]
 8008f7c:	f000 fc47 	bl	800980e <USBD_CtlSendData>
              break;
 8008f80:	e06a      	b.n	8009058 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8008f82:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	da11      	bge.n	8008fae <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8008f8a:	7bbb      	ldrb	r3, [r7, #14]
 8008f8c:	f003 020f 	and.w	r2, r3, #15
 8008f90:	6879      	ldr	r1, [r7, #4]
 8008f92:	4613      	mov	r3, r2
 8008f94:	009b      	lsls	r3, r3, #2
 8008f96:	4413      	add	r3, r2
 8008f98:	009b      	lsls	r3, r3, #2
 8008f9a:	440b      	add	r3, r1
 8008f9c:	3324      	adds	r3, #36	@ 0x24
 8008f9e:	881b      	ldrh	r3, [r3, #0]
 8008fa0:	2b00      	cmp	r3, #0
 8008fa2:	d117      	bne.n	8008fd4 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8008fa4:	6839      	ldr	r1, [r7, #0]
 8008fa6:	6878      	ldr	r0, [r7, #4]
 8008fa8:	f000 fbc0 	bl	800972c <USBD_CtlError>
                  break;
 8008fac:	e054      	b.n	8009058 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8008fae:	7bbb      	ldrb	r3, [r7, #14]
 8008fb0:	f003 020f 	and.w	r2, r3, #15
 8008fb4:	6879      	ldr	r1, [r7, #4]
 8008fb6:	4613      	mov	r3, r2
 8008fb8:	009b      	lsls	r3, r3, #2
 8008fba:	4413      	add	r3, r2
 8008fbc:	009b      	lsls	r3, r3, #2
 8008fbe:	440b      	add	r3, r1
 8008fc0:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8008fc4:	881b      	ldrh	r3, [r3, #0]
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d104      	bne.n	8008fd4 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8008fca:	6839      	ldr	r1, [r7, #0]
 8008fcc:	6878      	ldr	r0, [r7, #4]
 8008fce:	f000 fbad 	bl	800972c <USBD_CtlError>
                  break;
 8008fd2:	e041      	b.n	8009058 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008fd4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	da0b      	bge.n	8008ff4 <USBD_StdEPReq+0x23e>
 8008fdc:	7bbb      	ldrb	r3, [r7, #14]
 8008fde:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008fe2:	4613      	mov	r3, r2
 8008fe4:	009b      	lsls	r3, r3, #2
 8008fe6:	4413      	add	r3, r2
 8008fe8:	009b      	lsls	r3, r3, #2
 8008fea:	3310      	adds	r3, #16
 8008fec:	687a      	ldr	r2, [r7, #4]
 8008fee:	4413      	add	r3, r2
 8008ff0:	3304      	adds	r3, #4
 8008ff2:	e00b      	b.n	800900c <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008ff4:	7bbb      	ldrb	r3, [r7, #14]
 8008ff6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008ffa:	4613      	mov	r3, r2
 8008ffc:	009b      	lsls	r3, r3, #2
 8008ffe:	4413      	add	r3, r2
 8009000:	009b      	lsls	r3, r3, #2
 8009002:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009006:	687a      	ldr	r2, [r7, #4]
 8009008:	4413      	add	r3, r2
 800900a:	3304      	adds	r3, #4
 800900c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800900e:	7bbb      	ldrb	r3, [r7, #14]
 8009010:	2b00      	cmp	r3, #0
 8009012:	d002      	beq.n	800901a <USBD_StdEPReq+0x264>
 8009014:	7bbb      	ldrb	r3, [r7, #14]
 8009016:	2b80      	cmp	r3, #128	@ 0x80
 8009018:	d103      	bne.n	8009022 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800901a:	68bb      	ldr	r3, [r7, #8]
 800901c:	2200      	movs	r2, #0
 800901e:	601a      	str	r2, [r3, #0]
 8009020:	e00e      	b.n	8009040 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8009022:	7bbb      	ldrb	r3, [r7, #14]
 8009024:	4619      	mov	r1, r3
 8009026:	6878      	ldr	r0, [r7, #4]
 8009028:	f001 f85c 	bl	800a0e4 <USBD_LL_IsStallEP>
 800902c:	4603      	mov	r3, r0
 800902e:	2b00      	cmp	r3, #0
 8009030:	d003      	beq.n	800903a <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 8009032:	68bb      	ldr	r3, [r7, #8]
 8009034:	2201      	movs	r2, #1
 8009036:	601a      	str	r2, [r3, #0]
 8009038:	e002      	b.n	8009040 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800903a:	68bb      	ldr	r3, [r7, #8]
 800903c:	2200      	movs	r2, #0
 800903e:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009040:	68bb      	ldr	r3, [r7, #8]
 8009042:	2202      	movs	r2, #2
 8009044:	4619      	mov	r1, r3
 8009046:	6878      	ldr	r0, [r7, #4]
 8009048:	f000 fbe1 	bl	800980e <USBD_CtlSendData>
              break;
 800904c:	e004      	b.n	8009058 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800904e:	6839      	ldr	r1, [r7, #0]
 8009050:	6878      	ldr	r0, [r7, #4]
 8009052:	f000 fb6b 	bl	800972c <USBD_CtlError>
              break;
 8009056:	bf00      	nop
          }
          break;
 8009058:	e004      	b.n	8009064 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800905a:	6839      	ldr	r1, [r7, #0]
 800905c:	6878      	ldr	r0, [r7, #4]
 800905e:	f000 fb65 	bl	800972c <USBD_CtlError>
          break;
 8009062:	bf00      	nop
      }
      break;
 8009064:	e004      	b.n	8009070 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 8009066:	6839      	ldr	r1, [r7, #0]
 8009068:	6878      	ldr	r0, [r7, #4]
 800906a:	f000 fb5f 	bl	800972c <USBD_CtlError>
      break;
 800906e:	bf00      	nop
  }

  return ret;
 8009070:	7bfb      	ldrb	r3, [r7, #15]
}
 8009072:	4618      	mov	r0, r3
 8009074:	3710      	adds	r7, #16
 8009076:	46bd      	mov	sp, r7
 8009078:	bd80      	pop	{r7, pc}
	...

0800907c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800907c:	b580      	push	{r7, lr}
 800907e:	b084      	sub	sp, #16
 8009080:	af00      	add	r7, sp, #0
 8009082:	6078      	str	r0, [r7, #4]
 8009084:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009086:	2300      	movs	r3, #0
 8009088:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800908a:	2300      	movs	r3, #0
 800908c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800908e:	2300      	movs	r3, #0
 8009090:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8009092:	683b      	ldr	r3, [r7, #0]
 8009094:	885b      	ldrh	r3, [r3, #2]
 8009096:	0a1b      	lsrs	r3, r3, #8
 8009098:	b29b      	uxth	r3, r3
 800909a:	3b01      	subs	r3, #1
 800909c:	2b0e      	cmp	r3, #14
 800909e:	f200 8152 	bhi.w	8009346 <USBD_GetDescriptor+0x2ca>
 80090a2:	a201      	add	r2, pc, #4	@ (adr r2, 80090a8 <USBD_GetDescriptor+0x2c>)
 80090a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090a8:	08009119 	.word	0x08009119
 80090ac:	08009131 	.word	0x08009131
 80090b0:	08009171 	.word	0x08009171
 80090b4:	08009347 	.word	0x08009347
 80090b8:	08009347 	.word	0x08009347
 80090bc:	080092e7 	.word	0x080092e7
 80090c0:	08009313 	.word	0x08009313
 80090c4:	08009347 	.word	0x08009347
 80090c8:	08009347 	.word	0x08009347
 80090cc:	08009347 	.word	0x08009347
 80090d0:	08009347 	.word	0x08009347
 80090d4:	08009347 	.word	0x08009347
 80090d8:	08009347 	.word	0x08009347
 80090dc:	08009347 	.word	0x08009347
 80090e0:	080090e5 	.word	0x080090e5
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80090ea:	69db      	ldr	r3, [r3, #28]
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	d00b      	beq.n	8009108 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80090f6:	69db      	ldr	r3, [r3, #28]
 80090f8:	687a      	ldr	r2, [r7, #4]
 80090fa:	7c12      	ldrb	r2, [r2, #16]
 80090fc:	f107 0108 	add.w	r1, r7, #8
 8009100:	4610      	mov	r0, r2
 8009102:	4798      	blx	r3
 8009104:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009106:	e126      	b.n	8009356 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8009108:	6839      	ldr	r1, [r7, #0]
 800910a:	6878      	ldr	r0, [r7, #4]
 800910c:	f000 fb0e 	bl	800972c <USBD_CtlError>
        err++;
 8009110:	7afb      	ldrb	r3, [r7, #11]
 8009112:	3301      	adds	r3, #1
 8009114:	72fb      	strb	r3, [r7, #11]
      break;
 8009116:	e11e      	b.n	8009356 <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	687a      	ldr	r2, [r7, #4]
 8009122:	7c12      	ldrb	r2, [r2, #16]
 8009124:	f107 0108 	add.w	r1, r7, #8
 8009128:	4610      	mov	r0, r2
 800912a:	4798      	blx	r3
 800912c:	60f8      	str	r0, [r7, #12]
      break;
 800912e:	e112      	b.n	8009356 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	7c1b      	ldrb	r3, [r3, #16]
 8009134:	2b00      	cmp	r3, #0
 8009136:	d10d      	bne.n	8009154 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800913e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009140:	f107 0208 	add.w	r2, r7, #8
 8009144:	4610      	mov	r0, r2
 8009146:	4798      	blx	r3
 8009148:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	3301      	adds	r3, #1
 800914e:	2202      	movs	r2, #2
 8009150:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8009152:	e100      	b.n	8009356 <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800915a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800915c:	f107 0208 	add.w	r2, r7, #8
 8009160:	4610      	mov	r0, r2
 8009162:	4798      	blx	r3
 8009164:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	3301      	adds	r3, #1
 800916a:	2202      	movs	r2, #2
 800916c:	701a      	strb	r2, [r3, #0]
      break;
 800916e:	e0f2      	b.n	8009356 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8009170:	683b      	ldr	r3, [r7, #0]
 8009172:	885b      	ldrh	r3, [r3, #2]
 8009174:	b2db      	uxtb	r3, r3
 8009176:	2b05      	cmp	r3, #5
 8009178:	f200 80ac 	bhi.w	80092d4 <USBD_GetDescriptor+0x258>
 800917c:	a201      	add	r2, pc, #4	@ (adr r2, 8009184 <USBD_GetDescriptor+0x108>)
 800917e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009182:	bf00      	nop
 8009184:	0800919d 	.word	0x0800919d
 8009188:	080091d1 	.word	0x080091d1
 800918c:	08009205 	.word	0x08009205
 8009190:	08009239 	.word	0x08009239
 8009194:	0800926d 	.word	0x0800926d
 8009198:	080092a1 	.word	0x080092a1
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80091a2:	685b      	ldr	r3, [r3, #4]
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	d00b      	beq.n	80091c0 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80091ae:	685b      	ldr	r3, [r3, #4]
 80091b0:	687a      	ldr	r2, [r7, #4]
 80091b2:	7c12      	ldrb	r2, [r2, #16]
 80091b4:	f107 0108 	add.w	r1, r7, #8
 80091b8:	4610      	mov	r0, r2
 80091ba:	4798      	blx	r3
 80091bc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80091be:	e091      	b.n	80092e4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80091c0:	6839      	ldr	r1, [r7, #0]
 80091c2:	6878      	ldr	r0, [r7, #4]
 80091c4:	f000 fab2 	bl	800972c <USBD_CtlError>
            err++;
 80091c8:	7afb      	ldrb	r3, [r7, #11]
 80091ca:	3301      	adds	r3, #1
 80091cc:	72fb      	strb	r3, [r7, #11]
          break;
 80091ce:	e089      	b.n	80092e4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80091d6:	689b      	ldr	r3, [r3, #8]
 80091d8:	2b00      	cmp	r3, #0
 80091da:	d00b      	beq.n	80091f4 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80091e2:	689b      	ldr	r3, [r3, #8]
 80091e4:	687a      	ldr	r2, [r7, #4]
 80091e6:	7c12      	ldrb	r2, [r2, #16]
 80091e8:	f107 0108 	add.w	r1, r7, #8
 80091ec:	4610      	mov	r0, r2
 80091ee:	4798      	blx	r3
 80091f0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80091f2:	e077      	b.n	80092e4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80091f4:	6839      	ldr	r1, [r7, #0]
 80091f6:	6878      	ldr	r0, [r7, #4]
 80091f8:	f000 fa98 	bl	800972c <USBD_CtlError>
            err++;
 80091fc:	7afb      	ldrb	r3, [r7, #11]
 80091fe:	3301      	adds	r3, #1
 8009200:	72fb      	strb	r3, [r7, #11]
          break;
 8009202:	e06f      	b.n	80092e4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800920a:	68db      	ldr	r3, [r3, #12]
 800920c:	2b00      	cmp	r3, #0
 800920e:	d00b      	beq.n	8009228 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009216:	68db      	ldr	r3, [r3, #12]
 8009218:	687a      	ldr	r2, [r7, #4]
 800921a:	7c12      	ldrb	r2, [r2, #16]
 800921c:	f107 0108 	add.w	r1, r7, #8
 8009220:	4610      	mov	r0, r2
 8009222:	4798      	blx	r3
 8009224:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009226:	e05d      	b.n	80092e4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009228:	6839      	ldr	r1, [r7, #0]
 800922a:	6878      	ldr	r0, [r7, #4]
 800922c:	f000 fa7e 	bl	800972c <USBD_CtlError>
            err++;
 8009230:	7afb      	ldrb	r3, [r7, #11]
 8009232:	3301      	adds	r3, #1
 8009234:	72fb      	strb	r3, [r7, #11]
          break;
 8009236:	e055      	b.n	80092e4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800923e:	691b      	ldr	r3, [r3, #16]
 8009240:	2b00      	cmp	r3, #0
 8009242:	d00b      	beq.n	800925c <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800924a:	691b      	ldr	r3, [r3, #16]
 800924c:	687a      	ldr	r2, [r7, #4]
 800924e:	7c12      	ldrb	r2, [r2, #16]
 8009250:	f107 0108 	add.w	r1, r7, #8
 8009254:	4610      	mov	r0, r2
 8009256:	4798      	blx	r3
 8009258:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800925a:	e043      	b.n	80092e4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800925c:	6839      	ldr	r1, [r7, #0]
 800925e:	6878      	ldr	r0, [r7, #4]
 8009260:	f000 fa64 	bl	800972c <USBD_CtlError>
            err++;
 8009264:	7afb      	ldrb	r3, [r7, #11]
 8009266:	3301      	adds	r3, #1
 8009268:	72fb      	strb	r3, [r7, #11]
          break;
 800926a:	e03b      	b.n	80092e4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009272:	695b      	ldr	r3, [r3, #20]
 8009274:	2b00      	cmp	r3, #0
 8009276:	d00b      	beq.n	8009290 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800927e:	695b      	ldr	r3, [r3, #20]
 8009280:	687a      	ldr	r2, [r7, #4]
 8009282:	7c12      	ldrb	r2, [r2, #16]
 8009284:	f107 0108 	add.w	r1, r7, #8
 8009288:	4610      	mov	r0, r2
 800928a:	4798      	blx	r3
 800928c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800928e:	e029      	b.n	80092e4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009290:	6839      	ldr	r1, [r7, #0]
 8009292:	6878      	ldr	r0, [r7, #4]
 8009294:	f000 fa4a 	bl	800972c <USBD_CtlError>
            err++;
 8009298:	7afb      	ldrb	r3, [r7, #11]
 800929a:	3301      	adds	r3, #1
 800929c:	72fb      	strb	r3, [r7, #11]
          break;
 800929e:	e021      	b.n	80092e4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80092a6:	699b      	ldr	r3, [r3, #24]
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d00b      	beq.n	80092c4 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80092b2:	699b      	ldr	r3, [r3, #24]
 80092b4:	687a      	ldr	r2, [r7, #4]
 80092b6:	7c12      	ldrb	r2, [r2, #16]
 80092b8:	f107 0108 	add.w	r1, r7, #8
 80092bc:	4610      	mov	r0, r2
 80092be:	4798      	blx	r3
 80092c0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80092c2:	e00f      	b.n	80092e4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80092c4:	6839      	ldr	r1, [r7, #0]
 80092c6:	6878      	ldr	r0, [r7, #4]
 80092c8:	f000 fa30 	bl	800972c <USBD_CtlError>
            err++;
 80092cc:	7afb      	ldrb	r3, [r7, #11]
 80092ce:	3301      	adds	r3, #1
 80092d0:	72fb      	strb	r3, [r7, #11]
          break;
 80092d2:	e007      	b.n	80092e4 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 80092d4:	6839      	ldr	r1, [r7, #0]
 80092d6:	6878      	ldr	r0, [r7, #4]
 80092d8:	f000 fa28 	bl	800972c <USBD_CtlError>
          err++;
 80092dc:	7afb      	ldrb	r3, [r7, #11]
 80092de:	3301      	adds	r3, #1
 80092e0:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 80092e2:	bf00      	nop
      }
      break;
 80092e4:	e037      	b.n	8009356 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	7c1b      	ldrb	r3, [r3, #16]
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	d109      	bne.n	8009302 <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80092f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80092f6:	f107 0208 	add.w	r2, r7, #8
 80092fa:	4610      	mov	r0, r2
 80092fc:	4798      	blx	r3
 80092fe:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009300:	e029      	b.n	8009356 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8009302:	6839      	ldr	r1, [r7, #0]
 8009304:	6878      	ldr	r0, [r7, #4]
 8009306:	f000 fa11 	bl	800972c <USBD_CtlError>
        err++;
 800930a:	7afb      	ldrb	r3, [r7, #11]
 800930c:	3301      	adds	r3, #1
 800930e:	72fb      	strb	r3, [r7, #11]
      break;
 8009310:	e021      	b.n	8009356 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	7c1b      	ldrb	r3, [r3, #16]
 8009316:	2b00      	cmp	r3, #0
 8009318:	d10d      	bne.n	8009336 <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009320:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009322:	f107 0208 	add.w	r2, r7, #8
 8009326:	4610      	mov	r0, r2
 8009328:	4798      	blx	r3
 800932a:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800932c:	68fb      	ldr	r3, [r7, #12]
 800932e:	3301      	adds	r3, #1
 8009330:	2207      	movs	r2, #7
 8009332:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009334:	e00f      	b.n	8009356 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8009336:	6839      	ldr	r1, [r7, #0]
 8009338:	6878      	ldr	r0, [r7, #4]
 800933a:	f000 f9f7 	bl	800972c <USBD_CtlError>
        err++;
 800933e:	7afb      	ldrb	r3, [r7, #11]
 8009340:	3301      	adds	r3, #1
 8009342:	72fb      	strb	r3, [r7, #11]
      break;
 8009344:	e007      	b.n	8009356 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8009346:	6839      	ldr	r1, [r7, #0]
 8009348:	6878      	ldr	r0, [r7, #4]
 800934a:	f000 f9ef 	bl	800972c <USBD_CtlError>
      err++;
 800934e:	7afb      	ldrb	r3, [r7, #11]
 8009350:	3301      	adds	r3, #1
 8009352:	72fb      	strb	r3, [r7, #11]
      break;
 8009354:	bf00      	nop
  }

  if (err != 0U)
 8009356:	7afb      	ldrb	r3, [r7, #11]
 8009358:	2b00      	cmp	r3, #0
 800935a:	d11e      	bne.n	800939a <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800935c:	683b      	ldr	r3, [r7, #0]
 800935e:	88db      	ldrh	r3, [r3, #6]
 8009360:	2b00      	cmp	r3, #0
 8009362:	d016      	beq.n	8009392 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8009364:	893b      	ldrh	r3, [r7, #8]
 8009366:	2b00      	cmp	r3, #0
 8009368:	d00e      	beq.n	8009388 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800936a:	683b      	ldr	r3, [r7, #0]
 800936c:	88da      	ldrh	r2, [r3, #6]
 800936e:	893b      	ldrh	r3, [r7, #8]
 8009370:	4293      	cmp	r3, r2
 8009372:	bf28      	it	cs
 8009374:	4613      	movcs	r3, r2
 8009376:	b29b      	uxth	r3, r3
 8009378:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800937a:	893b      	ldrh	r3, [r7, #8]
 800937c:	461a      	mov	r2, r3
 800937e:	68f9      	ldr	r1, [r7, #12]
 8009380:	6878      	ldr	r0, [r7, #4]
 8009382:	f000 fa44 	bl	800980e <USBD_CtlSendData>
 8009386:	e009      	b.n	800939c <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8009388:	6839      	ldr	r1, [r7, #0]
 800938a:	6878      	ldr	r0, [r7, #4]
 800938c:	f000 f9ce 	bl	800972c <USBD_CtlError>
 8009390:	e004      	b.n	800939c <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8009392:	6878      	ldr	r0, [r7, #4]
 8009394:	f000 fa95 	bl	80098c2 <USBD_CtlSendStatus>
 8009398:	e000      	b.n	800939c <USBD_GetDescriptor+0x320>
    return;
 800939a:	bf00      	nop
  }
}
 800939c:	3710      	adds	r7, #16
 800939e:	46bd      	mov	sp, r7
 80093a0:	bd80      	pop	{r7, pc}
 80093a2:	bf00      	nop

080093a4 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80093a4:	b580      	push	{r7, lr}
 80093a6:	b084      	sub	sp, #16
 80093a8:	af00      	add	r7, sp, #0
 80093aa:	6078      	str	r0, [r7, #4]
 80093ac:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80093ae:	683b      	ldr	r3, [r7, #0]
 80093b0:	889b      	ldrh	r3, [r3, #4]
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	d131      	bne.n	800941a <USBD_SetAddress+0x76>
 80093b6:	683b      	ldr	r3, [r7, #0]
 80093b8:	88db      	ldrh	r3, [r3, #6]
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d12d      	bne.n	800941a <USBD_SetAddress+0x76>
 80093be:	683b      	ldr	r3, [r7, #0]
 80093c0:	885b      	ldrh	r3, [r3, #2]
 80093c2:	2b7f      	cmp	r3, #127	@ 0x7f
 80093c4:	d829      	bhi.n	800941a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80093c6:	683b      	ldr	r3, [r7, #0]
 80093c8:	885b      	ldrh	r3, [r3, #2]
 80093ca:	b2db      	uxtb	r3, r3
 80093cc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80093d0:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80093d8:	b2db      	uxtb	r3, r3
 80093da:	2b03      	cmp	r3, #3
 80093dc:	d104      	bne.n	80093e8 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 80093de:	6839      	ldr	r1, [r7, #0]
 80093e0:	6878      	ldr	r0, [r7, #4]
 80093e2:	f000 f9a3 	bl	800972c <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80093e6:	e01d      	b.n	8009424 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	7bfa      	ldrb	r2, [r7, #15]
 80093ec:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80093f0:	7bfb      	ldrb	r3, [r7, #15]
 80093f2:	4619      	mov	r1, r3
 80093f4:	6878      	ldr	r0, [r7, #4]
 80093f6:	f000 fea1 	bl	800a13c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80093fa:	6878      	ldr	r0, [r7, #4]
 80093fc:	f000 fa61 	bl	80098c2 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009400:	7bfb      	ldrb	r3, [r7, #15]
 8009402:	2b00      	cmp	r3, #0
 8009404:	d004      	beq.n	8009410 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	2202      	movs	r2, #2
 800940a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800940e:	e009      	b.n	8009424 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	2201      	movs	r2, #1
 8009414:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009418:	e004      	b.n	8009424 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800941a:	6839      	ldr	r1, [r7, #0]
 800941c:	6878      	ldr	r0, [r7, #4]
 800941e:	f000 f985 	bl	800972c <USBD_CtlError>
  }
}
 8009422:	bf00      	nop
 8009424:	bf00      	nop
 8009426:	3710      	adds	r7, #16
 8009428:	46bd      	mov	sp, r7
 800942a:	bd80      	pop	{r7, pc}

0800942c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800942c:	b580      	push	{r7, lr}
 800942e:	b084      	sub	sp, #16
 8009430:	af00      	add	r7, sp, #0
 8009432:	6078      	str	r0, [r7, #4]
 8009434:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009436:	2300      	movs	r3, #0
 8009438:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800943a:	683b      	ldr	r3, [r7, #0]
 800943c:	885b      	ldrh	r3, [r3, #2]
 800943e:	b2da      	uxtb	r2, r3
 8009440:	4b4c      	ldr	r3, [pc, #304]	@ (8009574 <USBD_SetConfig+0x148>)
 8009442:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8009444:	4b4b      	ldr	r3, [pc, #300]	@ (8009574 <USBD_SetConfig+0x148>)
 8009446:	781b      	ldrb	r3, [r3, #0]
 8009448:	2b01      	cmp	r3, #1
 800944a:	d905      	bls.n	8009458 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800944c:	6839      	ldr	r1, [r7, #0]
 800944e:	6878      	ldr	r0, [r7, #4]
 8009450:	f000 f96c 	bl	800972c <USBD_CtlError>
    return USBD_FAIL;
 8009454:	2303      	movs	r3, #3
 8009456:	e088      	b.n	800956a <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800945e:	b2db      	uxtb	r3, r3
 8009460:	2b02      	cmp	r3, #2
 8009462:	d002      	beq.n	800946a <USBD_SetConfig+0x3e>
 8009464:	2b03      	cmp	r3, #3
 8009466:	d025      	beq.n	80094b4 <USBD_SetConfig+0x88>
 8009468:	e071      	b.n	800954e <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800946a:	4b42      	ldr	r3, [pc, #264]	@ (8009574 <USBD_SetConfig+0x148>)
 800946c:	781b      	ldrb	r3, [r3, #0]
 800946e:	2b00      	cmp	r3, #0
 8009470:	d01c      	beq.n	80094ac <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 8009472:	4b40      	ldr	r3, [pc, #256]	@ (8009574 <USBD_SetConfig+0x148>)
 8009474:	781b      	ldrb	r3, [r3, #0]
 8009476:	461a      	mov	r2, r3
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800947c:	4b3d      	ldr	r3, [pc, #244]	@ (8009574 <USBD_SetConfig+0x148>)
 800947e:	781b      	ldrb	r3, [r3, #0]
 8009480:	4619      	mov	r1, r3
 8009482:	6878      	ldr	r0, [r7, #4]
 8009484:	f7ff f990 	bl	80087a8 <USBD_SetClassConfig>
 8009488:	4603      	mov	r3, r0
 800948a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800948c:	7bfb      	ldrb	r3, [r7, #15]
 800948e:	2b00      	cmp	r3, #0
 8009490:	d004      	beq.n	800949c <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 8009492:	6839      	ldr	r1, [r7, #0]
 8009494:	6878      	ldr	r0, [r7, #4]
 8009496:	f000 f949 	bl	800972c <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800949a:	e065      	b.n	8009568 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800949c:	6878      	ldr	r0, [r7, #4]
 800949e:	f000 fa10 	bl	80098c2 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	2203      	movs	r2, #3
 80094a6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80094aa:	e05d      	b.n	8009568 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 80094ac:	6878      	ldr	r0, [r7, #4]
 80094ae:	f000 fa08 	bl	80098c2 <USBD_CtlSendStatus>
      break;
 80094b2:	e059      	b.n	8009568 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80094b4:	4b2f      	ldr	r3, [pc, #188]	@ (8009574 <USBD_SetConfig+0x148>)
 80094b6:	781b      	ldrb	r3, [r3, #0]
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	d112      	bne.n	80094e2 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	2202      	movs	r2, #2
 80094c0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 80094c4:	4b2b      	ldr	r3, [pc, #172]	@ (8009574 <USBD_SetConfig+0x148>)
 80094c6:	781b      	ldrb	r3, [r3, #0]
 80094c8:	461a      	mov	r2, r3
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 80094ce:	4b29      	ldr	r3, [pc, #164]	@ (8009574 <USBD_SetConfig+0x148>)
 80094d0:	781b      	ldrb	r3, [r3, #0]
 80094d2:	4619      	mov	r1, r3
 80094d4:	6878      	ldr	r0, [r7, #4]
 80094d6:	f7ff f983 	bl	80087e0 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 80094da:	6878      	ldr	r0, [r7, #4]
 80094dc:	f000 f9f1 	bl	80098c2 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80094e0:	e042      	b.n	8009568 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 80094e2:	4b24      	ldr	r3, [pc, #144]	@ (8009574 <USBD_SetConfig+0x148>)
 80094e4:	781b      	ldrb	r3, [r3, #0]
 80094e6:	461a      	mov	r2, r3
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	685b      	ldr	r3, [r3, #4]
 80094ec:	429a      	cmp	r2, r3
 80094ee:	d02a      	beq.n	8009546 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	685b      	ldr	r3, [r3, #4]
 80094f4:	b2db      	uxtb	r3, r3
 80094f6:	4619      	mov	r1, r3
 80094f8:	6878      	ldr	r0, [r7, #4]
 80094fa:	f7ff f971 	bl	80087e0 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80094fe:	4b1d      	ldr	r3, [pc, #116]	@ (8009574 <USBD_SetConfig+0x148>)
 8009500:	781b      	ldrb	r3, [r3, #0]
 8009502:	461a      	mov	r2, r3
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009508:	4b1a      	ldr	r3, [pc, #104]	@ (8009574 <USBD_SetConfig+0x148>)
 800950a:	781b      	ldrb	r3, [r3, #0]
 800950c:	4619      	mov	r1, r3
 800950e:	6878      	ldr	r0, [r7, #4]
 8009510:	f7ff f94a 	bl	80087a8 <USBD_SetClassConfig>
 8009514:	4603      	mov	r3, r0
 8009516:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8009518:	7bfb      	ldrb	r3, [r7, #15]
 800951a:	2b00      	cmp	r3, #0
 800951c:	d00f      	beq.n	800953e <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800951e:	6839      	ldr	r1, [r7, #0]
 8009520:	6878      	ldr	r0, [r7, #4]
 8009522:	f000 f903 	bl	800972c <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	685b      	ldr	r3, [r3, #4]
 800952a:	b2db      	uxtb	r3, r3
 800952c:	4619      	mov	r1, r3
 800952e:	6878      	ldr	r0, [r7, #4]
 8009530:	f7ff f956 	bl	80087e0 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	2202      	movs	r2, #2
 8009538:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800953c:	e014      	b.n	8009568 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800953e:	6878      	ldr	r0, [r7, #4]
 8009540:	f000 f9bf 	bl	80098c2 <USBD_CtlSendStatus>
      break;
 8009544:	e010      	b.n	8009568 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8009546:	6878      	ldr	r0, [r7, #4]
 8009548:	f000 f9bb 	bl	80098c2 <USBD_CtlSendStatus>
      break;
 800954c:	e00c      	b.n	8009568 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800954e:	6839      	ldr	r1, [r7, #0]
 8009550:	6878      	ldr	r0, [r7, #4]
 8009552:	f000 f8eb 	bl	800972c <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009556:	4b07      	ldr	r3, [pc, #28]	@ (8009574 <USBD_SetConfig+0x148>)
 8009558:	781b      	ldrb	r3, [r3, #0]
 800955a:	4619      	mov	r1, r3
 800955c:	6878      	ldr	r0, [r7, #4]
 800955e:	f7ff f93f 	bl	80087e0 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8009562:	2303      	movs	r3, #3
 8009564:	73fb      	strb	r3, [r7, #15]
      break;
 8009566:	bf00      	nop
  }

  return ret;
 8009568:	7bfb      	ldrb	r3, [r7, #15]
}
 800956a:	4618      	mov	r0, r3
 800956c:	3710      	adds	r7, #16
 800956e:	46bd      	mov	sp, r7
 8009570:	bd80      	pop	{r7, pc}
 8009572:	bf00      	nop
 8009574:	200004dc 	.word	0x200004dc

08009578 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009578:	b580      	push	{r7, lr}
 800957a:	b082      	sub	sp, #8
 800957c:	af00      	add	r7, sp, #0
 800957e:	6078      	str	r0, [r7, #4]
 8009580:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8009582:	683b      	ldr	r3, [r7, #0]
 8009584:	88db      	ldrh	r3, [r3, #6]
 8009586:	2b01      	cmp	r3, #1
 8009588:	d004      	beq.n	8009594 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800958a:	6839      	ldr	r1, [r7, #0]
 800958c:	6878      	ldr	r0, [r7, #4]
 800958e:	f000 f8cd 	bl	800972c <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8009592:	e023      	b.n	80095dc <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800959a:	b2db      	uxtb	r3, r3
 800959c:	2b02      	cmp	r3, #2
 800959e:	dc02      	bgt.n	80095a6 <USBD_GetConfig+0x2e>
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	dc03      	bgt.n	80095ac <USBD_GetConfig+0x34>
 80095a4:	e015      	b.n	80095d2 <USBD_GetConfig+0x5a>
 80095a6:	2b03      	cmp	r3, #3
 80095a8:	d00b      	beq.n	80095c2 <USBD_GetConfig+0x4a>
 80095aa:	e012      	b.n	80095d2 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	2200      	movs	r2, #0
 80095b0:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	3308      	adds	r3, #8
 80095b6:	2201      	movs	r2, #1
 80095b8:	4619      	mov	r1, r3
 80095ba:	6878      	ldr	r0, [r7, #4]
 80095bc:	f000 f927 	bl	800980e <USBD_CtlSendData>
        break;
 80095c0:	e00c      	b.n	80095dc <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	3304      	adds	r3, #4
 80095c6:	2201      	movs	r2, #1
 80095c8:	4619      	mov	r1, r3
 80095ca:	6878      	ldr	r0, [r7, #4]
 80095cc:	f000 f91f 	bl	800980e <USBD_CtlSendData>
        break;
 80095d0:	e004      	b.n	80095dc <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 80095d2:	6839      	ldr	r1, [r7, #0]
 80095d4:	6878      	ldr	r0, [r7, #4]
 80095d6:	f000 f8a9 	bl	800972c <USBD_CtlError>
        break;
 80095da:	bf00      	nop
}
 80095dc:	bf00      	nop
 80095de:	3708      	adds	r7, #8
 80095e0:	46bd      	mov	sp, r7
 80095e2:	bd80      	pop	{r7, pc}

080095e4 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80095e4:	b580      	push	{r7, lr}
 80095e6:	b082      	sub	sp, #8
 80095e8:	af00      	add	r7, sp, #0
 80095ea:	6078      	str	r0, [r7, #4]
 80095ec:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80095f4:	b2db      	uxtb	r3, r3
 80095f6:	3b01      	subs	r3, #1
 80095f8:	2b02      	cmp	r3, #2
 80095fa:	d81e      	bhi.n	800963a <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80095fc:	683b      	ldr	r3, [r7, #0]
 80095fe:	88db      	ldrh	r3, [r3, #6]
 8009600:	2b02      	cmp	r3, #2
 8009602:	d004      	beq.n	800960e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8009604:	6839      	ldr	r1, [r7, #0]
 8009606:	6878      	ldr	r0, [r7, #4]
 8009608:	f000 f890 	bl	800972c <USBD_CtlError>
        break;
 800960c:	e01a      	b.n	8009644 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	2201      	movs	r2, #1
 8009612:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800961a:	2b00      	cmp	r3, #0
 800961c:	d005      	beq.n	800962a <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	68db      	ldr	r3, [r3, #12]
 8009622:	f043 0202 	orr.w	r2, r3, #2
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	330c      	adds	r3, #12
 800962e:	2202      	movs	r2, #2
 8009630:	4619      	mov	r1, r3
 8009632:	6878      	ldr	r0, [r7, #4]
 8009634:	f000 f8eb 	bl	800980e <USBD_CtlSendData>
      break;
 8009638:	e004      	b.n	8009644 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800963a:	6839      	ldr	r1, [r7, #0]
 800963c:	6878      	ldr	r0, [r7, #4]
 800963e:	f000 f875 	bl	800972c <USBD_CtlError>
      break;
 8009642:	bf00      	nop
  }
}
 8009644:	bf00      	nop
 8009646:	3708      	adds	r7, #8
 8009648:	46bd      	mov	sp, r7
 800964a:	bd80      	pop	{r7, pc}

0800964c <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800964c:	b580      	push	{r7, lr}
 800964e:	b082      	sub	sp, #8
 8009650:	af00      	add	r7, sp, #0
 8009652:	6078      	str	r0, [r7, #4]
 8009654:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009656:	683b      	ldr	r3, [r7, #0]
 8009658:	885b      	ldrh	r3, [r3, #2]
 800965a:	2b01      	cmp	r3, #1
 800965c:	d106      	bne.n	800966c <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	2201      	movs	r2, #1
 8009662:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8009666:	6878      	ldr	r0, [r7, #4]
 8009668:	f000 f92b 	bl	80098c2 <USBD_CtlSendStatus>
  }
}
 800966c:	bf00      	nop
 800966e:	3708      	adds	r7, #8
 8009670:	46bd      	mov	sp, r7
 8009672:	bd80      	pop	{r7, pc}

08009674 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009674:	b580      	push	{r7, lr}
 8009676:	b082      	sub	sp, #8
 8009678:	af00      	add	r7, sp, #0
 800967a:	6078      	str	r0, [r7, #4]
 800967c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009684:	b2db      	uxtb	r3, r3
 8009686:	3b01      	subs	r3, #1
 8009688:	2b02      	cmp	r3, #2
 800968a:	d80b      	bhi.n	80096a4 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800968c:	683b      	ldr	r3, [r7, #0]
 800968e:	885b      	ldrh	r3, [r3, #2]
 8009690:	2b01      	cmp	r3, #1
 8009692:	d10c      	bne.n	80096ae <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	2200      	movs	r2, #0
 8009698:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800969c:	6878      	ldr	r0, [r7, #4]
 800969e:	f000 f910 	bl	80098c2 <USBD_CtlSendStatus>
      }
      break;
 80096a2:	e004      	b.n	80096ae <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 80096a4:	6839      	ldr	r1, [r7, #0]
 80096a6:	6878      	ldr	r0, [r7, #4]
 80096a8:	f000 f840 	bl	800972c <USBD_CtlError>
      break;
 80096ac:	e000      	b.n	80096b0 <USBD_ClrFeature+0x3c>
      break;
 80096ae:	bf00      	nop
  }
}
 80096b0:	bf00      	nop
 80096b2:	3708      	adds	r7, #8
 80096b4:	46bd      	mov	sp, r7
 80096b6:	bd80      	pop	{r7, pc}

080096b8 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80096b8:	b580      	push	{r7, lr}
 80096ba:	b084      	sub	sp, #16
 80096bc:	af00      	add	r7, sp, #0
 80096be:	6078      	str	r0, [r7, #4]
 80096c0:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80096c2:	683b      	ldr	r3, [r7, #0]
 80096c4:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80096c6:	68fb      	ldr	r3, [r7, #12]
 80096c8:	781a      	ldrb	r2, [r3, #0]
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80096ce:	68fb      	ldr	r3, [r7, #12]
 80096d0:	3301      	adds	r3, #1
 80096d2:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80096d4:	68fb      	ldr	r3, [r7, #12]
 80096d6:	781a      	ldrb	r2, [r3, #0]
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	3301      	adds	r3, #1
 80096e0:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 80096e2:	68f8      	ldr	r0, [r7, #12]
 80096e4:	f7ff fa90 	bl	8008c08 <SWAPBYTE>
 80096e8:	4603      	mov	r3, r0
 80096ea:	461a      	mov	r2, r3
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80096f0:	68fb      	ldr	r3, [r7, #12]
 80096f2:	3301      	adds	r3, #1
 80096f4:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80096f6:	68fb      	ldr	r3, [r7, #12]
 80096f8:	3301      	adds	r3, #1
 80096fa:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80096fc:	68f8      	ldr	r0, [r7, #12]
 80096fe:	f7ff fa83 	bl	8008c08 <SWAPBYTE>
 8009702:	4603      	mov	r3, r0
 8009704:	461a      	mov	r2, r3
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800970a:	68fb      	ldr	r3, [r7, #12]
 800970c:	3301      	adds	r3, #1
 800970e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009710:	68fb      	ldr	r3, [r7, #12]
 8009712:	3301      	adds	r3, #1
 8009714:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8009716:	68f8      	ldr	r0, [r7, #12]
 8009718:	f7ff fa76 	bl	8008c08 <SWAPBYTE>
 800971c:	4603      	mov	r3, r0
 800971e:	461a      	mov	r2, r3
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	80da      	strh	r2, [r3, #6]
}
 8009724:	bf00      	nop
 8009726:	3710      	adds	r7, #16
 8009728:	46bd      	mov	sp, r7
 800972a:	bd80      	pop	{r7, pc}

0800972c <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800972c:	b580      	push	{r7, lr}
 800972e:	b082      	sub	sp, #8
 8009730:	af00      	add	r7, sp, #0
 8009732:	6078      	str	r0, [r7, #4]
 8009734:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8009736:	2180      	movs	r1, #128	@ 0x80
 8009738:	6878      	ldr	r0, [r7, #4]
 800973a:	f000 fc95 	bl	800a068 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800973e:	2100      	movs	r1, #0
 8009740:	6878      	ldr	r0, [r7, #4]
 8009742:	f000 fc91 	bl	800a068 <USBD_LL_StallEP>
}
 8009746:	bf00      	nop
 8009748:	3708      	adds	r7, #8
 800974a:	46bd      	mov	sp, r7
 800974c:	bd80      	pop	{r7, pc}

0800974e <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800974e:	b580      	push	{r7, lr}
 8009750:	b086      	sub	sp, #24
 8009752:	af00      	add	r7, sp, #0
 8009754:	60f8      	str	r0, [r7, #12]
 8009756:	60b9      	str	r1, [r7, #8]
 8009758:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800975a:	2300      	movs	r3, #0
 800975c:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800975e:	68fb      	ldr	r3, [r7, #12]
 8009760:	2b00      	cmp	r3, #0
 8009762:	d036      	beq.n	80097d2 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8009764:	68fb      	ldr	r3, [r7, #12]
 8009766:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8009768:	6938      	ldr	r0, [r7, #16]
 800976a:	f000 f836 	bl	80097da <USBD_GetLen>
 800976e:	4603      	mov	r3, r0
 8009770:	3301      	adds	r3, #1
 8009772:	b29b      	uxth	r3, r3
 8009774:	005b      	lsls	r3, r3, #1
 8009776:	b29a      	uxth	r2, r3
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800977c:	7dfb      	ldrb	r3, [r7, #23]
 800977e:	68ba      	ldr	r2, [r7, #8]
 8009780:	4413      	add	r3, r2
 8009782:	687a      	ldr	r2, [r7, #4]
 8009784:	7812      	ldrb	r2, [r2, #0]
 8009786:	701a      	strb	r2, [r3, #0]
  idx++;
 8009788:	7dfb      	ldrb	r3, [r7, #23]
 800978a:	3301      	adds	r3, #1
 800978c:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800978e:	7dfb      	ldrb	r3, [r7, #23]
 8009790:	68ba      	ldr	r2, [r7, #8]
 8009792:	4413      	add	r3, r2
 8009794:	2203      	movs	r2, #3
 8009796:	701a      	strb	r2, [r3, #0]
  idx++;
 8009798:	7dfb      	ldrb	r3, [r7, #23]
 800979a:	3301      	adds	r3, #1
 800979c:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800979e:	e013      	b.n	80097c8 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 80097a0:	7dfb      	ldrb	r3, [r7, #23]
 80097a2:	68ba      	ldr	r2, [r7, #8]
 80097a4:	4413      	add	r3, r2
 80097a6:	693a      	ldr	r2, [r7, #16]
 80097a8:	7812      	ldrb	r2, [r2, #0]
 80097aa:	701a      	strb	r2, [r3, #0]
    pdesc++;
 80097ac:	693b      	ldr	r3, [r7, #16]
 80097ae:	3301      	adds	r3, #1
 80097b0:	613b      	str	r3, [r7, #16]
    idx++;
 80097b2:	7dfb      	ldrb	r3, [r7, #23]
 80097b4:	3301      	adds	r3, #1
 80097b6:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 80097b8:	7dfb      	ldrb	r3, [r7, #23]
 80097ba:	68ba      	ldr	r2, [r7, #8]
 80097bc:	4413      	add	r3, r2
 80097be:	2200      	movs	r2, #0
 80097c0:	701a      	strb	r2, [r3, #0]
    idx++;
 80097c2:	7dfb      	ldrb	r3, [r7, #23]
 80097c4:	3301      	adds	r3, #1
 80097c6:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 80097c8:	693b      	ldr	r3, [r7, #16]
 80097ca:	781b      	ldrb	r3, [r3, #0]
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	d1e7      	bne.n	80097a0 <USBD_GetString+0x52>
 80097d0:	e000      	b.n	80097d4 <USBD_GetString+0x86>
    return;
 80097d2:	bf00      	nop
  }
}
 80097d4:	3718      	adds	r7, #24
 80097d6:	46bd      	mov	sp, r7
 80097d8:	bd80      	pop	{r7, pc}

080097da <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80097da:	b480      	push	{r7}
 80097dc:	b085      	sub	sp, #20
 80097de:	af00      	add	r7, sp, #0
 80097e0:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80097e2:	2300      	movs	r3, #0
 80097e4:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80097ea:	e005      	b.n	80097f8 <USBD_GetLen+0x1e>
  {
    len++;
 80097ec:	7bfb      	ldrb	r3, [r7, #15]
 80097ee:	3301      	adds	r3, #1
 80097f0:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80097f2:	68bb      	ldr	r3, [r7, #8]
 80097f4:	3301      	adds	r3, #1
 80097f6:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80097f8:	68bb      	ldr	r3, [r7, #8]
 80097fa:	781b      	ldrb	r3, [r3, #0]
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d1f5      	bne.n	80097ec <USBD_GetLen+0x12>
  }

  return len;
 8009800:	7bfb      	ldrb	r3, [r7, #15]
}
 8009802:	4618      	mov	r0, r3
 8009804:	3714      	adds	r7, #20
 8009806:	46bd      	mov	sp, r7
 8009808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800980c:	4770      	bx	lr

0800980e <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800980e:	b580      	push	{r7, lr}
 8009810:	b084      	sub	sp, #16
 8009812:	af00      	add	r7, sp, #0
 8009814:	60f8      	str	r0, [r7, #12]
 8009816:	60b9      	str	r1, [r7, #8]
 8009818:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800981a:	68fb      	ldr	r3, [r7, #12]
 800981c:	2202      	movs	r2, #2
 800981e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	687a      	ldr	r2, [r7, #4]
 8009826:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	687a      	ldr	r2, [r7, #4]
 800982c:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	68ba      	ldr	r2, [r7, #8]
 8009832:	2100      	movs	r1, #0
 8009834:	68f8      	ldr	r0, [r7, #12]
 8009836:	f000 fca0 	bl	800a17a <USBD_LL_Transmit>

  return USBD_OK;
 800983a:	2300      	movs	r3, #0
}
 800983c:	4618      	mov	r0, r3
 800983e:	3710      	adds	r7, #16
 8009840:	46bd      	mov	sp, r7
 8009842:	bd80      	pop	{r7, pc}

08009844 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8009844:	b580      	push	{r7, lr}
 8009846:	b084      	sub	sp, #16
 8009848:	af00      	add	r7, sp, #0
 800984a:	60f8      	str	r0, [r7, #12]
 800984c:	60b9      	str	r1, [r7, #8]
 800984e:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	68ba      	ldr	r2, [r7, #8]
 8009854:	2100      	movs	r1, #0
 8009856:	68f8      	ldr	r0, [r7, #12]
 8009858:	f000 fc8f 	bl	800a17a <USBD_LL_Transmit>

  return USBD_OK;
 800985c:	2300      	movs	r3, #0
}
 800985e:	4618      	mov	r0, r3
 8009860:	3710      	adds	r7, #16
 8009862:	46bd      	mov	sp, r7
 8009864:	bd80      	pop	{r7, pc}

08009866 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8009866:	b580      	push	{r7, lr}
 8009868:	b084      	sub	sp, #16
 800986a:	af00      	add	r7, sp, #0
 800986c:	60f8      	str	r0, [r7, #12]
 800986e:	60b9      	str	r1, [r7, #8]
 8009870:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	2203      	movs	r2, #3
 8009876:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800987a:	68fb      	ldr	r3, [r7, #12]
 800987c:	687a      	ldr	r2, [r7, #4]
 800987e:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	687a      	ldr	r2, [r7, #4]
 8009886:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	68ba      	ldr	r2, [r7, #8]
 800988e:	2100      	movs	r1, #0
 8009890:	68f8      	ldr	r0, [r7, #12]
 8009892:	f000 fc93 	bl	800a1bc <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009896:	2300      	movs	r3, #0
}
 8009898:	4618      	mov	r0, r3
 800989a:	3710      	adds	r7, #16
 800989c:	46bd      	mov	sp, r7
 800989e:	bd80      	pop	{r7, pc}

080098a0 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80098a0:	b580      	push	{r7, lr}
 80098a2:	b084      	sub	sp, #16
 80098a4:	af00      	add	r7, sp, #0
 80098a6:	60f8      	str	r0, [r7, #12]
 80098a8:	60b9      	str	r1, [r7, #8]
 80098aa:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	68ba      	ldr	r2, [r7, #8]
 80098b0:	2100      	movs	r1, #0
 80098b2:	68f8      	ldr	r0, [r7, #12]
 80098b4:	f000 fc82 	bl	800a1bc <USBD_LL_PrepareReceive>

  return USBD_OK;
 80098b8:	2300      	movs	r3, #0
}
 80098ba:	4618      	mov	r0, r3
 80098bc:	3710      	adds	r7, #16
 80098be:	46bd      	mov	sp, r7
 80098c0:	bd80      	pop	{r7, pc}

080098c2 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80098c2:	b580      	push	{r7, lr}
 80098c4:	b082      	sub	sp, #8
 80098c6:	af00      	add	r7, sp, #0
 80098c8:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	2204      	movs	r2, #4
 80098ce:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80098d2:	2300      	movs	r3, #0
 80098d4:	2200      	movs	r2, #0
 80098d6:	2100      	movs	r1, #0
 80098d8:	6878      	ldr	r0, [r7, #4]
 80098da:	f000 fc4e 	bl	800a17a <USBD_LL_Transmit>

  return USBD_OK;
 80098de:	2300      	movs	r3, #0
}
 80098e0:	4618      	mov	r0, r3
 80098e2:	3708      	adds	r7, #8
 80098e4:	46bd      	mov	sp, r7
 80098e6:	bd80      	pop	{r7, pc}

080098e8 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80098e8:	b580      	push	{r7, lr}
 80098ea:	b082      	sub	sp, #8
 80098ec:	af00      	add	r7, sp, #0
 80098ee:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	2205      	movs	r2, #5
 80098f4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80098f8:	2300      	movs	r3, #0
 80098fa:	2200      	movs	r2, #0
 80098fc:	2100      	movs	r1, #0
 80098fe:	6878      	ldr	r0, [r7, #4]
 8009900:	f000 fc5c 	bl	800a1bc <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009904:	2300      	movs	r3, #0
}
 8009906:	4618      	mov	r0, r3
 8009908:	3708      	adds	r7, #8
 800990a:	46bd      	mov	sp, r7
 800990c:	bd80      	pop	{r7, pc}
	...

08009910 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 8009910:	b580      	push	{r7, lr}
 8009912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 8009914:	2200      	movs	r2, #0
 8009916:	4912      	ldr	r1, [pc, #72]	@ (8009960 <MX_USB_Device_Init+0x50>)
 8009918:	4812      	ldr	r0, [pc, #72]	@ (8009964 <MX_USB_Device_Init+0x54>)
 800991a:	f7fe fed7 	bl	80086cc <USBD_Init>
 800991e:	4603      	mov	r3, r0
 8009920:	2b00      	cmp	r3, #0
 8009922:	d001      	beq.n	8009928 <MX_USB_Device_Init+0x18>
    Error_Handler();
 8009924:	f7f7 f844 	bl	80009b0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 8009928:	490f      	ldr	r1, [pc, #60]	@ (8009968 <MX_USB_Device_Init+0x58>)
 800992a:	480e      	ldr	r0, [pc, #56]	@ (8009964 <MX_USB_Device_Init+0x54>)
 800992c:	f7fe fefe 	bl	800872c <USBD_RegisterClass>
 8009930:	4603      	mov	r3, r0
 8009932:	2b00      	cmp	r3, #0
 8009934:	d001      	beq.n	800993a <MX_USB_Device_Init+0x2a>
    Error_Handler();
 8009936:	f7f7 f83b 	bl	80009b0 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 800993a:	490c      	ldr	r1, [pc, #48]	@ (800996c <MX_USB_Device_Init+0x5c>)
 800993c:	4809      	ldr	r0, [pc, #36]	@ (8009964 <MX_USB_Device_Init+0x54>)
 800993e:	f7fe fe1f 	bl	8008580 <USBD_CDC_RegisterInterface>
 8009942:	4603      	mov	r3, r0
 8009944:	2b00      	cmp	r3, #0
 8009946:	d001      	beq.n	800994c <MX_USB_Device_Init+0x3c>
    Error_Handler();
 8009948:	f7f7 f832 	bl	80009b0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 800994c:	4805      	ldr	r0, [pc, #20]	@ (8009964 <MX_USB_Device_Init+0x54>)
 800994e:	f7fe ff14 	bl	800877a <USBD_Start>
 8009952:	4603      	mov	r3, r0
 8009954:	2b00      	cmp	r3, #0
 8009956:	d001      	beq.n	800995c <MX_USB_Device_Init+0x4c>
    Error_Handler();
 8009958:	f7f7 f82a 	bl	80009b0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 800995c:	bf00      	nop
 800995e:	bd80      	pop	{r7, pc}
 8009960:	20000130 	.word	0x20000130
 8009964:	200004e0 	.word	0x200004e0
 8009968:	20000018 	.word	0x20000018
 800996c:	2000011c 	.word	0x2000011c

08009970 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8009970:	b580      	push	{r7, lr}
 8009972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8009974:	2200      	movs	r2, #0
 8009976:	4905      	ldr	r1, [pc, #20]	@ (800998c <CDC_Init_FS+0x1c>)
 8009978:	4805      	ldr	r0, [pc, #20]	@ (8009990 <CDC_Init_FS+0x20>)
 800997a:	f7fe fe16 	bl	80085aa <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800997e:	4905      	ldr	r1, [pc, #20]	@ (8009994 <CDC_Init_FS+0x24>)
 8009980:	4803      	ldr	r0, [pc, #12]	@ (8009990 <CDC_Init_FS+0x20>)
 8009982:	f7fe fe30 	bl	80085e6 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8009986:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8009988:	4618      	mov	r0, r3
 800998a:	bd80      	pop	{r7, pc}
 800998c:	20000fb0 	.word	0x20000fb0
 8009990:	200004e0 	.word	0x200004e0
 8009994:	200007b0 	.word	0x200007b0

08009998 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8009998:	b480      	push	{r7}
 800999a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800999c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800999e:	4618      	mov	r0, r3
 80099a0:	46bd      	mov	sp, r7
 80099a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099a6:	4770      	bx	lr

080099a8 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80099a8:	b480      	push	{r7}
 80099aa:	b083      	sub	sp, #12
 80099ac:	af00      	add	r7, sp, #0
 80099ae:	4603      	mov	r3, r0
 80099b0:	6039      	str	r1, [r7, #0]
 80099b2:	71fb      	strb	r3, [r7, #7]
 80099b4:	4613      	mov	r3, r2
 80099b6:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 80099b8:	79fb      	ldrb	r3, [r7, #7]
 80099ba:	2b23      	cmp	r3, #35	@ 0x23
 80099bc:	d84a      	bhi.n	8009a54 <CDC_Control_FS+0xac>
 80099be:	a201      	add	r2, pc, #4	@ (adr r2, 80099c4 <CDC_Control_FS+0x1c>)
 80099c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80099c4:	08009a55 	.word	0x08009a55
 80099c8:	08009a55 	.word	0x08009a55
 80099cc:	08009a55 	.word	0x08009a55
 80099d0:	08009a55 	.word	0x08009a55
 80099d4:	08009a55 	.word	0x08009a55
 80099d8:	08009a55 	.word	0x08009a55
 80099dc:	08009a55 	.word	0x08009a55
 80099e0:	08009a55 	.word	0x08009a55
 80099e4:	08009a55 	.word	0x08009a55
 80099e8:	08009a55 	.word	0x08009a55
 80099ec:	08009a55 	.word	0x08009a55
 80099f0:	08009a55 	.word	0x08009a55
 80099f4:	08009a55 	.word	0x08009a55
 80099f8:	08009a55 	.word	0x08009a55
 80099fc:	08009a55 	.word	0x08009a55
 8009a00:	08009a55 	.word	0x08009a55
 8009a04:	08009a55 	.word	0x08009a55
 8009a08:	08009a55 	.word	0x08009a55
 8009a0c:	08009a55 	.word	0x08009a55
 8009a10:	08009a55 	.word	0x08009a55
 8009a14:	08009a55 	.word	0x08009a55
 8009a18:	08009a55 	.word	0x08009a55
 8009a1c:	08009a55 	.word	0x08009a55
 8009a20:	08009a55 	.word	0x08009a55
 8009a24:	08009a55 	.word	0x08009a55
 8009a28:	08009a55 	.word	0x08009a55
 8009a2c:	08009a55 	.word	0x08009a55
 8009a30:	08009a55 	.word	0x08009a55
 8009a34:	08009a55 	.word	0x08009a55
 8009a38:	08009a55 	.word	0x08009a55
 8009a3c:	08009a55 	.word	0x08009a55
 8009a40:	08009a55 	.word	0x08009a55
 8009a44:	08009a55 	.word	0x08009a55
 8009a48:	08009a55 	.word	0x08009a55
 8009a4c:	08009a55 	.word	0x08009a55
 8009a50:	08009a55 	.word	0x08009a55
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8009a54:	bf00      	nop
  }

  return (USBD_OK);
 8009a56:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8009a58:	4618      	mov	r0, r3
 8009a5a:	370c      	adds	r7, #12
 8009a5c:	46bd      	mov	sp, r7
 8009a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a62:	4770      	bx	lr

08009a64 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8009a64:	b580      	push	{r7, lr}
 8009a66:	b082      	sub	sp, #8
 8009a68:	af00      	add	r7, sp, #0
 8009a6a:	6078      	str	r0, [r7, #4]
 8009a6c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8009a6e:	6879      	ldr	r1, [r7, #4]
 8009a70:	4805      	ldr	r0, [pc, #20]	@ (8009a88 <CDC_Receive_FS+0x24>)
 8009a72:	f7fe fdb8 	bl	80085e6 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8009a76:	4804      	ldr	r0, [pc, #16]	@ (8009a88 <CDC_Receive_FS+0x24>)
 8009a78:	f7fe fdfe 	bl	8008678 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8009a7c:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8009a7e:	4618      	mov	r0, r3
 8009a80:	3708      	adds	r7, #8
 8009a82:	46bd      	mov	sp, r7
 8009a84:	bd80      	pop	{r7, pc}
 8009a86:	bf00      	nop
 8009a88:	200004e0 	.word	0x200004e0

08009a8c <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8009a8c:	b580      	push	{r7, lr}
 8009a8e:	b084      	sub	sp, #16
 8009a90:	af00      	add	r7, sp, #0
 8009a92:	6078      	str	r0, [r7, #4]
 8009a94:	460b      	mov	r3, r1
 8009a96:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8009a98:	2300      	movs	r3, #0
 8009a9a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8009a9c:	4b0d      	ldr	r3, [pc, #52]	@ (8009ad4 <CDC_Transmit_FS+0x48>)
 8009a9e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8009aa2:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8009aa4:	68bb      	ldr	r3, [r7, #8]
 8009aa6:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d001      	beq.n	8009ab2 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8009aae:	2301      	movs	r3, #1
 8009ab0:	e00b      	b.n	8009aca <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8009ab2:	887b      	ldrh	r3, [r7, #2]
 8009ab4:	461a      	mov	r2, r3
 8009ab6:	6879      	ldr	r1, [r7, #4]
 8009ab8:	4806      	ldr	r0, [pc, #24]	@ (8009ad4 <CDC_Transmit_FS+0x48>)
 8009aba:	f7fe fd76 	bl	80085aa <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8009abe:	4805      	ldr	r0, [pc, #20]	@ (8009ad4 <CDC_Transmit_FS+0x48>)
 8009ac0:	f7fe fdaa 	bl	8008618 <USBD_CDC_TransmitPacket>
 8009ac4:	4603      	mov	r3, r0
 8009ac6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8009ac8:	7bfb      	ldrb	r3, [r7, #15]
}
 8009aca:	4618      	mov	r0, r3
 8009acc:	3710      	adds	r7, #16
 8009ace:	46bd      	mov	sp, r7
 8009ad0:	bd80      	pop	{r7, pc}
 8009ad2:	bf00      	nop
 8009ad4:	200004e0 	.word	0x200004e0

08009ad8 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8009ad8:	b480      	push	{r7}
 8009ada:	b087      	sub	sp, #28
 8009adc:	af00      	add	r7, sp, #0
 8009ade:	60f8      	str	r0, [r7, #12]
 8009ae0:	60b9      	str	r1, [r7, #8]
 8009ae2:	4613      	mov	r3, r2
 8009ae4:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8009ae6:	2300      	movs	r3, #0
 8009ae8:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8009aea:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009aee:	4618      	mov	r0, r3
 8009af0:	371c      	adds	r7, #28
 8009af2:	46bd      	mov	sp, r7
 8009af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009af8:	4770      	bx	lr
	...

08009afc <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009afc:	b480      	push	{r7}
 8009afe:	b083      	sub	sp, #12
 8009b00:	af00      	add	r7, sp, #0
 8009b02:	4603      	mov	r3, r0
 8009b04:	6039      	str	r1, [r7, #0]
 8009b06:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 8009b08:	683b      	ldr	r3, [r7, #0]
 8009b0a:	2212      	movs	r2, #18
 8009b0c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 8009b0e:	4b03      	ldr	r3, [pc, #12]	@ (8009b1c <USBD_CDC_DeviceDescriptor+0x20>)
}
 8009b10:	4618      	mov	r0, r3
 8009b12:	370c      	adds	r7, #12
 8009b14:	46bd      	mov	sp, r7
 8009b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b1a:	4770      	bx	lr
 8009b1c:	20000150 	.word	0x20000150

08009b20 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009b20:	b480      	push	{r7}
 8009b22:	b083      	sub	sp, #12
 8009b24:	af00      	add	r7, sp, #0
 8009b26:	4603      	mov	r3, r0
 8009b28:	6039      	str	r1, [r7, #0]
 8009b2a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8009b2c:	683b      	ldr	r3, [r7, #0]
 8009b2e:	2204      	movs	r2, #4
 8009b30:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8009b32:	4b03      	ldr	r3, [pc, #12]	@ (8009b40 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 8009b34:	4618      	mov	r0, r3
 8009b36:	370c      	adds	r7, #12
 8009b38:	46bd      	mov	sp, r7
 8009b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b3e:	4770      	bx	lr
 8009b40:	20000164 	.word	0x20000164

08009b44 <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009b44:	b580      	push	{r7, lr}
 8009b46:	b082      	sub	sp, #8
 8009b48:	af00      	add	r7, sp, #0
 8009b4a:	4603      	mov	r3, r0
 8009b4c:	6039      	str	r1, [r7, #0]
 8009b4e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009b50:	79fb      	ldrb	r3, [r7, #7]
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d105      	bne.n	8009b62 <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8009b56:	683a      	ldr	r2, [r7, #0]
 8009b58:	4907      	ldr	r1, [pc, #28]	@ (8009b78 <USBD_CDC_ProductStrDescriptor+0x34>)
 8009b5a:	4808      	ldr	r0, [pc, #32]	@ (8009b7c <USBD_CDC_ProductStrDescriptor+0x38>)
 8009b5c:	f7ff fdf7 	bl	800974e <USBD_GetString>
 8009b60:	e004      	b.n	8009b6c <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8009b62:	683a      	ldr	r2, [r7, #0]
 8009b64:	4904      	ldr	r1, [pc, #16]	@ (8009b78 <USBD_CDC_ProductStrDescriptor+0x34>)
 8009b66:	4805      	ldr	r0, [pc, #20]	@ (8009b7c <USBD_CDC_ProductStrDescriptor+0x38>)
 8009b68:	f7ff fdf1 	bl	800974e <USBD_GetString>
  }
  return USBD_StrDesc;
 8009b6c:	4b02      	ldr	r3, [pc, #8]	@ (8009b78 <USBD_CDC_ProductStrDescriptor+0x34>)
}
 8009b6e:	4618      	mov	r0, r3
 8009b70:	3708      	adds	r7, #8
 8009b72:	46bd      	mov	sp, r7
 8009b74:	bd80      	pop	{r7, pc}
 8009b76:	bf00      	nop
 8009b78:	200017b0 	.word	0x200017b0
 8009b7c:	0800acc0 	.word	0x0800acc0

08009b80 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009b80:	b580      	push	{r7, lr}
 8009b82:	b082      	sub	sp, #8
 8009b84:	af00      	add	r7, sp, #0
 8009b86:	4603      	mov	r3, r0
 8009b88:	6039      	str	r1, [r7, #0]
 8009b8a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8009b8c:	683a      	ldr	r2, [r7, #0]
 8009b8e:	4904      	ldr	r1, [pc, #16]	@ (8009ba0 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 8009b90:	4804      	ldr	r0, [pc, #16]	@ (8009ba4 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 8009b92:	f7ff fddc 	bl	800974e <USBD_GetString>
  return USBD_StrDesc;
 8009b96:	4b02      	ldr	r3, [pc, #8]	@ (8009ba0 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 8009b98:	4618      	mov	r0, r3
 8009b9a:	3708      	adds	r7, #8
 8009b9c:	46bd      	mov	sp, r7
 8009b9e:	bd80      	pop	{r7, pc}
 8009ba0:	200017b0 	.word	0x200017b0
 8009ba4:	0800acd8 	.word	0x0800acd8

08009ba8 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009ba8:	b580      	push	{r7, lr}
 8009baa:	b082      	sub	sp, #8
 8009bac:	af00      	add	r7, sp, #0
 8009bae:	4603      	mov	r3, r0
 8009bb0:	6039      	str	r1, [r7, #0]
 8009bb2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8009bb4:	683b      	ldr	r3, [r7, #0]
 8009bb6:	221a      	movs	r2, #26
 8009bb8:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8009bba:	f000 f843 	bl	8009c44 <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 8009bbe:	4b02      	ldr	r3, [pc, #8]	@ (8009bc8 <USBD_CDC_SerialStrDescriptor+0x20>)
}
 8009bc0:	4618      	mov	r0, r3
 8009bc2:	3708      	adds	r7, #8
 8009bc4:	46bd      	mov	sp, r7
 8009bc6:	bd80      	pop	{r7, pc}
 8009bc8:	20000168 	.word	0x20000168

08009bcc <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009bcc:	b580      	push	{r7, lr}
 8009bce:	b082      	sub	sp, #8
 8009bd0:	af00      	add	r7, sp, #0
 8009bd2:	4603      	mov	r3, r0
 8009bd4:	6039      	str	r1, [r7, #0]
 8009bd6:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8009bd8:	79fb      	ldrb	r3, [r7, #7]
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	d105      	bne.n	8009bea <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8009bde:	683a      	ldr	r2, [r7, #0]
 8009be0:	4907      	ldr	r1, [pc, #28]	@ (8009c00 <USBD_CDC_ConfigStrDescriptor+0x34>)
 8009be2:	4808      	ldr	r0, [pc, #32]	@ (8009c04 <USBD_CDC_ConfigStrDescriptor+0x38>)
 8009be4:	f7ff fdb3 	bl	800974e <USBD_GetString>
 8009be8:	e004      	b.n	8009bf4 <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8009bea:	683a      	ldr	r2, [r7, #0]
 8009bec:	4904      	ldr	r1, [pc, #16]	@ (8009c00 <USBD_CDC_ConfigStrDescriptor+0x34>)
 8009bee:	4805      	ldr	r0, [pc, #20]	@ (8009c04 <USBD_CDC_ConfigStrDescriptor+0x38>)
 8009bf0:	f7ff fdad 	bl	800974e <USBD_GetString>
  }
  return USBD_StrDesc;
 8009bf4:	4b02      	ldr	r3, [pc, #8]	@ (8009c00 <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 8009bf6:	4618      	mov	r0, r3
 8009bf8:	3708      	adds	r7, #8
 8009bfa:	46bd      	mov	sp, r7
 8009bfc:	bd80      	pop	{r7, pc}
 8009bfe:	bf00      	nop
 8009c00:	200017b0 	.word	0x200017b0
 8009c04:	0800acec 	.word	0x0800acec

08009c08 <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009c08:	b580      	push	{r7, lr}
 8009c0a:	b082      	sub	sp, #8
 8009c0c:	af00      	add	r7, sp, #0
 8009c0e:	4603      	mov	r3, r0
 8009c10:	6039      	str	r1, [r7, #0]
 8009c12:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009c14:	79fb      	ldrb	r3, [r7, #7]
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	d105      	bne.n	8009c26 <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8009c1a:	683a      	ldr	r2, [r7, #0]
 8009c1c:	4907      	ldr	r1, [pc, #28]	@ (8009c3c <USBD_CDC_InterfaceStrDescriptor+0x34>)
 8009c1e:	4808      	ldr	r0, [pc, #32]	@ (8009c40 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8009c20:	f7ff fd95 	bl	800974e <USBD_GetString>
 8009c24:	e004      	b.n	8009c30 <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8009c26:	683a      	ldr	r2, [r7, #0]
 8009c28:	4904      	ldr	r1, [pc, #16]	@ (8009c3c <USBD_CDC_InterfaceStrDescriptor+0x34>)
 8009c2a:	4805      	ldr	r0, [pc, #20]	@ (8009c40 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8009c2c:	f7ff fd8f 	bl	800974e <USBD_GetString>
  }
  return USBD_StrDesc;
 8009c30:	4b02      	ldr	r3, [pc, #8]	@ (8009c3c <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 8009c32:	4618      	mov	r0, r3
 8009c34:	3708      	adds	r7, #8
 8009c36:	46bd      	mov	sp, r7
 8009c38:	bd80      	pop	{r7, pc}
 8009c3a:	bf00      	nop
 8009c3c:	200017b0 	.word	0x200017b0
 8009c40:	0800acf8 	.word	0x0800acf8

08009c44 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8009c44:	b580      	push	{r7, lr}
 8009c46:	b084      	sub	sp, #16
 8009c48:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8009c4a:	4b0f      	ldr	r3, [pc, #60]	@ (8009c88 <Get_SerialNum+0x44>)
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8009c50:	4b0e      	ldr	r3, [pc, #56]	@ (8009c8c <Get_SerialNum+0x48>)
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8009c56:	4b0e      	ldr	r3, [pc, #56]	@ (8009c90 <Get_SerialNum+0x4c>)
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8009c5c:	68fa      	ldr	r2, [r7, #12]
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	4413      	add	r3, r2
 8009c62:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8009c64:	68fb      	ldr	r3, [r7, #12]
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	d009      	beq.n	8009c7e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8009c6a:	2208      	movs	r2, #8
 8009c6c:	4909      	ldr	r1, [pc, #36]	@ (8009c94 <Get_SerialNum+0x50>)
 8009c6e:	68f8      	ldr	r0, [r7, #12]
 8009c70:	f000 f814 	bl	8009c9c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8009c74:	2204      	movs	r2, #4
 8009c76:	4908      	ldr	r1, [pc, #32]	@ (8009c98 <Get_SerialNum+0x54>)
 8009c78:	68b8      	ldr	r0, [r7, #8]
 8009c7a:	f000 f80f 	bl	8009c9c <IntToUnicode>
  }
}
 8009c7e:	bf00      	nop
 8009c80:	3710      	adds	r7, #16
 8009c82:	46bd      	mov	sp, r7
 8009c84:	bd80      	pop	{r7, pc}
 8009c86:	bf00      	nop
 8009c88:	1fff7590 	.word	0x1fff7590
 8009c8c:	1fff7594 	.word	0x1fff7594
 8009c90:	1fff7598 	.word	0x1fff7598
 8009c94:	2000016a 	.word	0x2000016a
 8009c98:	2000017a 	.word	0x2000017a

08009c9c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8009c9c:	b480      	push	{r7}
 8009c9e:	b087      	sub	sp, #28
 8009ca0:	af00      	add	r7, sp, #0
 8009ca2:	60f8      	str	r0, [r7, #12]
 8009ca4:	60b9      	str	r1, [r7, #8]
 8009ca6:	4613      	mov	r3, r2
 8009ca8:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8009caa:	2300      	movs	r3, #0
 8009cac:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8009cae:	2300      	movs	r3, #0
 8009cb0:	75fb      	strb	r3, [r7, #23]
 8009cb2:	e027      	b.n	8009d04 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8009cb4:	68fb      	ldr	r3, [r7, #12]
 8009cb6:	0f1b      	lsrs	r3, r3, #28
 8009cb8:	2b09      	cmp	r3, #9
 8009cba:	d80b      	bhi.n	8009cd4 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8009cbc:	68fb      	ldr	r3, [r7, #12]
 8009cbe:	0f1b      	lsrs	r3, r3, #28
 8009cc0:	b2da      	uxtb	r2, r3
 8009cc2:	7dfb      	ldrb	r3, [r7, #23]
 8009cc4:	005b      	lsls	r3, r3, #1
 8009cc6:	4619      	mov	r1, r3
 8009cc8:	68bb      	ldr	r3, [r7, #8]
 8009cca:	440b      	add	r3, r1
 8009ccc:	3230      	adds	r2, #48	@ 0x30
 8009cce:	b2d2      	uxtb	r2, r2
 8009cd0:	701a      	strb	r2, [r3, #0]
 8009cd2:	e00a      	b.n	8009cea <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	0f1b      	lsrs	r3, r3, #28
 8009cd8:	b2da      	uxtb	r2, r3
 8009cda:	7dfb      	ldrb	r3, [r7, #23]
 8009cdc:	005b      	lsls	r3, r3, #1
 8009cde:	4619      	mov	r1, r3
 8009ce0:	68bb      	ldr	r3, [r7, #8]
 8009ce2:	440b      	add	r3, r1
 8009ce4:	3237      	adds	r2, #55	@ 0x37
 8009ce6:	b2d2      	uxtb	r2, r2
 8009ce8:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8009cea:	68fb      	ldr	r3, [r7, #12]
 8009cec:	011b      	lsls	r3, r3, #4
 8009cee:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8009cf0:	7dfb      	ldrb	r3, [r7, #23]
 8009cf2:	005b      	lsls	r3, r3, #1
 8009cf4:	3301      	adds	r3, #1
 8009cf6:	68ba      	ldr	r2, [r7, #8]
 8009cf8:	4413      	add	r3, r2
 8009cfa:	2200      	movs	r2, #0
 8009cfc:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8009cfe:	7dfb      	ldrb	r3, [r7, #23]
 8009d00:	3301      	adds	r3, #1
 8009d02:	75fb      	strb	r3, [r7, #23]
 8009d04:	7dfa      	ldrb	r2, [r7, #23]
 8009d06:	79fb      	ldrb	r3, [r7, #7]
 8009d08:	429a      	cmp	r2, r3
 8009d0a:	d3d3      	bcc.n	8009cb4 <IntToUnicode+0x18>
  }
}
 8009d0c:	bf00      	nop
 8009d0e:	bf00      	nop
 8009d10:	371c      	adds	r7, #28
 8009d12:	46bd      	mov	sp, r7
 8009d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d18:	4770      	bx	lr
	...

08009d1c <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009d1c:	b580      	push	{r7, lr}
 8009d1e:	b098      	sub	sp, #96	@ 0x60
 8009d20:	af00      	add	r7, sp, #0
 8009d22:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8009d24:	f107 030c 	add.w	r3, r7, #12
 8009d28:	2254      	movs	r2, #84	@ 0x54
 8009d2a:	2100      	movs	r1, #0
 8009d2c:	4618      	mov	r0, r3
 8009d2e:	f000 fb2f 	bl	800a390 <memset>
  if(pcdHandle->Instance==USB)
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	4a15      	ldr	r2, [pc, #84]	@ (8009d8c <HAL_PCD_MspInit+0x70>)
 8009d38:	4293      	cmp	r3, r2
 8009d3a:	d123      	bne.n	8009d84 <HAL_PCD_MspInit+0x68>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8009d3c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8009d40:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8009d42:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8009d46:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8009d48:	f107 030c 	add.w	r3, r7, #12
 8009d4c:	4618      	mov	r0, r3
 8009d4e:	f7fa fa65 	bl	800421c <HAL_RCCEx_PeriphCLKConfig>
 8009d52:	4603      	mov	r3, r0
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	d001      	beq.n	8009d5c <HAL_PCD_MspInit+0x40>
    {
      Error_Handler();
 8009d58:	f7f6 fe2a 	bl	80009b0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8009d5c:	4b0c      	ldr	r3, [pc, #48]	@ (8009d90 <HAL_PCD_MspInit+0x74>)
 8009d5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009d60:	4a0b      	ldr	r2, [pc, #44]	@ (8009d90 <HAL_PCD_MspInit+0x74>)
 8009d62:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8009d66:	6593      	str	r3, [r2, #88]	@ 0x58
 8009d68:	4b09      	ldr	r3, [pc, #36]	@ (8009d90 <HAL_PCD_MspInit+0x74>)
 8009d6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009d6c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009d70:	60bb      	str	r3, [r7, #8]
 8009d72:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 8009d74:	2200      	movs	r2, #0
 8009d76:	2100      	movs	r1, #0
 8009d78:	2014      	movs	r0, #20
 8009d7a:	f7f7 fa5e 	bl	800123a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 8009d7e:	2014      	movs	r0, #20
 8009d80:	f7f7 fa75 	bl	800126e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8009d84:	bf00      	nop
 8009d86:	3760      	adds	r7, #96	@ 0x60
 8009d88:	46bd      	mov	sp, r7
 8009d8a:	bd80      	pop	{r7, pc}
 8009d8c:	40005c00 	.word	0x40005c00
 8009d90:	40021000 	.word	0x40021000

08009d94 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009d94:	b580      	push	{r7, lr}
 8009d96:	b082      	sub	sp, #8
 8009d98:	af00      	add	r7, sp, #0
 8009d9a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8009da8:	4619      	mov	r1, r3
 8009daa:	4610      	mov	r0, r2
 8009dac:	f7fe fd30 	bl	8008810 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 8009db0:	bf00      	nop
 8009db2:	3708      	adds	r7, #8
 8009db4:	46bd      	mov	sp, r7
 8009db6:	bd80      	pop	{r7, pc}

08009db8 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009db8:	b580      	push	{r7, lr}
 8009dba:	b082      	sub	sp, #8
 8009dbc:	af00      	add	r7, sp, #0
 8009dbe:	6078      	str	r0, [r7, #4]
 8009dc0:	460b      	mov	r3, r1
 8009dc2:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8009dca:	78fa      	ldrb	r2, [r7, #3]
 8009dcc:	6879      	ldr	r1, [r7, #4]
 8009dce:	4613      	mov	r3, r2
 8009dd0:	009b      	lsls	r3, r3, #2
 8009dd2:	4413      	add	r3, r2
 8009dd4:	00db      	lsls	r3, r3, #3
 8009dd6:	440b      	add	r3, r1
 8009dd8:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8009ddc:	681a      	ldr	r2, [r3, #0]
 8009dde:	78fb      	ldrb	r3, [r7, #3]
 8009de0:	4619      	mov	r1, r3
 8009de2:	f7fe fd6a 	bl	80088ba <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 8009de6:	bf00      	nop
 8009de8:	3708      	adds	r7, #8
 8009dea:	46bd      	mov	sp, r7
 8009dec:	bd80      	pop	{r7, pc}

08009dee <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009dee:	b580      	push	{r7, lr}
 8009df0:	b082      	sub	sp, #8
 8009df2:	af00      	add	r7, sp, #0
 8009df4:	6078      	str	r0, [r7, #4]
 8009df6:	460b      	mov	r3, r1
 8009df8:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8009e00:	78fa      	ldrb	r2, [r7, #3]
 8009e02:	6879      	ldr	r1, [r7, #4]
 8009e04:	4613      	mov	r3, r2
 8009e06:	009b      	lsls	r3, r3, #2
 8009e08:	4413      	add	r3, r2
 8009e0a:	00db      	lsls	r3, r3, #3
 8009e0c:	440b      	add	r3, r1
 8009e0e:	3324      	adds	r3, #36	@ 0x24
 8009e10:	681a      	ldr	r2, [r3, #0]
 8009e12:	78fb      	ldrb	r3, [r7, #3]
 8009e14:	4619      	mov	r1, r3
 8009e16:	f7fe fdb3 	bl	8008980 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 8009e1a:	bf00      	nop
 8009e1c:	3708      	adds	r7, #8
 8009e1e:	46bd      	mov	sp, r7
 8009e20:	bd80      	pop	{r7, pc}

08009e22 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009e22:	b580      	push	{r7, lr}
 8009e24:	b082      	sub	sp, #8
 8009e26:	af00      	add	r7, sp, #0
 8009e28:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8009e30:	4618      	mov	r0, r3
 8009e32:	f7fe fec7 	bl	8008bc4 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 8009e36:	bf00      	nop
 8009e38:	3708      	adds	r7, #8
 8009e3a:	46bd      	mov	sp, r7
 8009e3c:	bd80      	pop	{r7, pc}

08009e3e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009e3e:	b580      	push	{r7, lr}
 8009e40:	b084      	sub	sp, #16
 8009e42:	af00      	add	r7, sp, #0
 8009e44:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8009e46:	2301      	movs	r3, #1
 8009e48:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	795b      	ldrb	r3, [r3, #5]
 8009e4e:	2b02      	cmp	r3, #2
 8009e50:	d001      	beq.n	8009e56 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8009e52:	f7f6 fdad 	bl	80009b0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8009e5c:	7bfa      	ldrb	r2, [r7, #15]
 8009e5e:	4611      	mov	r1, r2
 8009e60:	4618      	mov	r0, r3
 8009e62:	f7fe fe71 	bl	8008b48 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8009e6c:	4618      	mov	r0, r3
 8009e6e:	f7fe fe1d 	bl	8008aac <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 8009e72:	bf00      	nop
 8009e74:	3710      	adds	r7, #16
 8009e76:	46bd      	mov	sp, r7
 8009e78:	bd80      	pop	{r7, pc}
	...

08009e7c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009e7c:	b580      	push	{r7, lr}
 8009e7e:	b082      	sub	sp, #8
 8009e80:	af00      	add	r7, sp, #0
 8009e82:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8009e8a:	4618      	mov	r0, r3
 8009e8c:	f7fe fe6c 	bl	8008b68 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	7a5b      	ldrb	r3, [r3, #9]
 8009e94:	2b00      	cmp	r3, #0
 8009e96:	d005      	beq.n	8009ea4 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009e98:	4b04      	ldr	r3, [pc, #16]	@ (8009eac <HAL_PCD_SuspendCallback+0x30>)
 8009e9a:	691b      	ldr	r3, [r3, #16]
 8009e9c:	4a03      	ldr	r2, [pc, #12]	@ (8009eac <HAL_PCD_SuspendCallback+0x30>)
 8009e9e:	f043 0306 	orr.w	r3, r3, #6
 8009ea2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 8009ea4:	bf00      	nop
 8009ea6:	3708      	adds	r7, #8
 8009ea8:	46bd      	mov	sp, r7
 8009eaa:	bd80      	pop	{r7, pc}
 8009eac:	e000ed00 	.word	0xe000ed00

08009eb0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009eb0:	b580      	push	{r7, lr}
 8009eb2:	b082      	sub	sp, #8
 8009eb4:	af00      	add	r7, sp, #0
 8009eb6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	7a5b      	ldrb	r3, [r3, #9]
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	d007      	beq.n	8009ed0 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009ec0:	4b08      	ldr	r3, [pc, #32]	@ (8009ee4 <HAL_PCD_ResumeCallback+0x34>)
 8009ec2:	691b      	ldr	r3, [r3, #16]
 8009ec4:	4a07      	ldr	r2, [pc, #28]	@ (8009ee4 <HAL_PCD_ResumeCallback+0x34>)
 8009ec6:	f023 0306 	bic.w	r3, r3, #6
 8009eca:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8009ecc:	f000 f9f8 	bl	800a2c0 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8009ed6:	4618      	mov	r0, r3
 8009ed8:	f7fe fe5c 	bl	8008b94 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 8009edc:	bf00      	nop
 8009ede:	3708      	adds	r7, #8
 8009ee0:	46bd      	mov	sp, r7
 8009ee2:	bd80      	pop	{r7, pc}
 8009ee4:	e000ed00 	.word	0xe000ed00

08009ee8 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8009ee8:	b580      	push	{r7, lr}
 8009eea:	b082      	sub	sp, #8
 8009eec:	af00      	add	r7, sp, #0
 8009eee:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 8009ef0:	4a2b      	ldr	r2, [pc, #172]	@ (8009fa0 <USBD_LL_Init+0xb8>)
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	4a29      	ldr	r2, [pc, #164]	@ (8009fa0 <USBD_LL_Init+0xb8>)
 8009efc:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 8009f00:	4b27      	ldr	r3, [pc, #156]	@ (8009fa0 <USBD_LL_Init+0xb8>)
 8009f02:	4a28      	ldr	r2, [pc, #160]	@ (8009fa4 <USBD_LL_Init+0xbc>)
 8009f04:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8009f06:	4b26      	ldr	r3, [pc, #152]	@ (8009fa0 <USBD_LL_Init+0xb8>)
 8009f08:	2208      	movs	r2, #8
 8009f0a:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8009f0c:	4b24      	ldr	r3, [pc, #144]	@ (8009fa0 <USBD_LL_Init+0xb8>)
 8009f0e:	2202      	movs	r2, #2
 8009f10:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8009f12:	4b23      	ldr	r3, [pc, #140]	@ (8009fa0 <USBD_LL_Init+0xb8>)
 8009f14:	2202      	movs	r2, #2
 8009f16:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8009f18:	4b21      	ldr	r3, [pc, #132]	@ (8009fa0 <USBD_LL_Init+0xb8>)
 8009f1a:	2200      	movs	r2, #0
 8009f1c:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8009f1e:	4b20      	ldr	r3, [pc, #128]	@ (8009fa0 <USBD_LL_Init+0xb8>)
 8009f20:	2200      	movs	r2, #0
 8009f22:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8009f24:	4b1e      	ldr	r3, [pc, #120]	@ (8009fa0 <USBD_LL_Init+0xb8>)
 8009f26:	2200      	movs	r2, #0
 8009f28:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8009f2a:	4b1d      	ldr	r3, [pc, #116]	@ (8009fa0 <USBD_LL_Init+0xb8>)
 8009f2c:	2200      	movs	r2, #0
 8009f2e:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8009f30:	481b      	ldr	r0, [pc, #108]	@ (8009fa0 <USBD_LL_Init+0xb8>)
 8009f32:	f7f7 fe8f 	bl	8001c54 <HAL_PCD_Init>
 8009f36:	4603      	mov	r3, r0
 8009f38:	2b00      	cmp	r3, #0
 8009f3a:	d001      	beq.n	8009f40 <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 8009f3c:	f7f6 fd38 	bl	80009b0 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8009f46:	2318      	movs	r3, #24
 8009f48:	2200      	movs	r2, #0
 8009f4a:	2100      	movs	r1, #0
 8009f4c:	f7f9 fb16 	bl	800357c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8009f56:	2358      	movs	r3, #88	@ 0x58
 8009f58:	2200      	movs	r2, #0
 8009f5a:	2180      	movs	r1, #128	@ 0x80
 8009f5c:	f7f9 fb0e 	bl	800357c <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8009f66:	23c0      	movs	r3, #192	@ 0xc0
 8009f68:	2200      	movs	r2, #0
 8009f6a:	2181      	movs	r1, #129	@ 0x81
 8009f6c:	f7f9 fb06 	bl	800357c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8009f76:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8009f7a:	2200      	movs	r2, #0
 8009f7c:	2101      	movs	r1, #1
 8009f7e:	f7f9 fafd 	bl	800357c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8009f88:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009f8c:	2200      	movs	r2, #0
 8009f8e:	2182      	movs	r1, #130	@ 0x82
 8009f90:	f7f9 faf4 	bl	800357c <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8009f94:	2300      	movs	r3, #0
}
 8009f96:	4618      	mov	r0, r3
 8009f98:	3708      	adds	r7, #8
 8009f9a:	46bd      	mov	sp, r7
 8009f9c:	bd80      	pop	{r7, pc}
 8009f9e:	bf00      	nop
 8009fa0:	200019b0 	.word	0x200019b0
 8009fa4:	40005c00 	.word	0x40005c00

08009fa8 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8009fa8:	b580      	push	{r7, lr}
 8009faa:	b084      	sub	sp, #16
 8009fac:	af00      	add	r7, sp, #0
 8009fae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009fb0:	2300      	movs	r3, #0
 8009fb2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009fb4:	2300      	movs	r3, #0
 8009fb6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8009fbe:	4618      	mov	r0, r3
 8009fc0:	f7f7 ff16 	bl	8001df0 <HAL_PCD_Start>
 8009fc4:	4603      	mov	r3, r0
 8009fc6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009fc8:	7bfb      	ldrb	r3, [r7, #15]
 8009fca:	4618      	mov	r0, r3
 8009fcc:	f000 f97e 	bl	800a2cc <USBD_Get_USB_Status>
 8009fd0:	4603      	mov	r3, r0
 8009fd2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009fd4:	7bbb      	ldrb	r3, [r7, #14]
}
 8009fd6:	4618      	mov	r0, r3
 8009fd8:	3710      	adds	r7, #16
 8009fda:	46bd      	mov	sp, r7
 8009fdc:	bd80      	pop	{r7, pc}

08009fde <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8009fde:	b580      	push	{r7, lr}
 8009fe0:	b084      	sub	sp, #16
 8009fe2:	af00      	add	r7, sp, #0
 8009fe4:	6078      	str	r0, [r7, #4]
 8009fe6:	4608      	mov	r0, r1
 8009fe8:	4611      	mov	r1, r2
 8009fea:	461a      	mov	r2, r3
 8009fec:	4603      	mov	r3, r0
 8009fee:	70fb      	strb	r3, [r7, #3]
 8009ff0:	460b      	mov	r3, r1
 8009ff2:	70bb      	strb	r3, [r7, #2]
 8009ff4:	4613      	mov	r3, r2
 8009ff6:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009ff8:	2300      	movs	r3, #0
 8009ffa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009ffc:	2300      	movs	r3, #0
 8009ffe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800a006:	78bb      	ldrb	r3, [r7, #2]
 800a008:	883a      	ldrh	r2, [r7, #0]
 800a00a:	78f9      	ldrb	r1, [r7, #3]
 800a00c:	f7f8 f85d 	bl	80020ca <HAL_PCD_EP_Open>
 800a010:	4603      	mov	r3, r0
 800a012:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a014:	7bfb      	ldrb	r3, [r7, #15]
 800a016:	4618      	mov	r0, r3
 800a018:	f000 f958 	bl	800a2cc <USBD_Get_USB_Status>
 800a01c:	4603      	mov	r3, r0
 800a01e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a020:	7bbb      	ldrb	r3, [r7, #14]
}
 800a022:	4618      	mov	r0, r3
 800a024:	3710      	adds	r7, #16
 800a026:	46bd      	mov	sp, r7
 800a028:	bd80      	pop	{r7, pc}

0800a02a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a02a:	b580      	push	{r7, lr}
 800a02c:	b084      	sub	sp, #16
 800a02e:	af00      	add	r7, sp, #0
 800a030:	6078      	str	r0, [r7, #4]
 800a032:	460b      	mov	r3, r1
 800a034:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a036:	2300      	movs	r3, #0
 800a038:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a03a:	2300      	movs	r3, #0
 800a03c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800a044:	78fa      	ldrb	r2, [r7, #3]
 800a046:	4611      	mov	r1, r2
 800a048:	4618      	mov	r0, r3
 800a04a:	f7f8 f89d 	bl	8002188 <HAL_PCD_EP_Close>
 800a04e:	4603      	mov	r3, r0
 800a050:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a052:	7bfb      	ldrb	r3, [r7, #15]
 800a054:	4618      	mov	r0, r3
 800a056:	f000 f939 	bl	800a2cc <USBD_Get_USB_Status>
 800a05a:	4603      	mov	r3, r0
 800a05c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a05e:	7bbb      	ldrb	r3, [r7, #14]
}
 800a060:	4618      	mov	r0, r3
 800a062:	3710      	adds	r7, #16
 800a064:	46bd      	mov	sp, r7
 800a066:	bd80      	pop	{r7, pc}

0800a068 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a068:	b580      	push	{r7, lr}
 800a06a:	b084      	sub	sp, #16
 800a06c:	af00      	add	r7, sp, #0
 800a06e:	6078      	str	r0, [r7, #4]
 800a070:	460b      	mov	r3, r1
 800a072:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a074:	2300      	movs	r3, #0
 800a076:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a078:	2300      	movs	r3, #0
 800a07a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800a082:	78fa      	ldrb	r2, [r7, #3]
 800a084:	4611      	mov	r1, r2
 800a086:	4618      	mov	r0, r3
 800a088:	f7f8 f946 	bl	8002318 <HAL_PCD_EP_SetStall>
 800a08c:	4603      	mov	r3, r0
 800a08e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a090:	7bfb      	ldrb	r3, [r7, #15]
 800a092:	4618      	mov	r0, r3
 800a094:	f000 f91a 	bl	800a2cc <USBD_Get_USB_Status>
 800a098:	4603      	mov	r3, r0
 800a09a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a09c:	7bbb      	ldrb	r3, [r7, #14]
}
 800a09e:	4618      	mov	r0, r3
 800a0a0:	3710      	adds	r7, #16
 800a0a2:	46bd      	mov	sp, r7
 800a0a4:	bd80      	pop	{r7, pc}

0800a0a6 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a0a6:	b580      	push	{r7, lr}
 800a0a8:	b084      	sub	sp, #16
 800a0aa:	af00      	add	r7, sp, #0
 800a0ac:	6078      	str	r0, [r7, #4]
 800a0ae:	460b      	mov	r3, r1
 800a0b0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a0b2:	2300      	movs	r3, #0
 800a0b4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a0b6:	2300      	movs	r3, #0
 800a0b8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800a0c0:	78fa      	ldrb	r2, [r7, #3]
 800a0c2:	4611      	mov	r1, r2
 800a0c4:	4618      	mov	r0, r3
 800a0c6:	f7f8 f979 	bl	80023bc <HAL_PCD_EP_ClrStall>
 800a0ca:	4603      	mov	r3, r0
 800a0cc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a0ce:	7bfb      	ldrb	r3, [r7, #15]
 800a0d0:	4618      	mov	r0, r3
 800a0d2:	f000 f8fb 	bl	800a2cc <USBD_Get_USB_Status>
 800a0d6:	4603      	mov	r3, r0
 800a0d8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a0da:	7bbb      	ldrb	r3, [r7, #14]
}
 800a0dc:	4618      	mov	r0, r3
 800a0de:	3710      	adds	r7, #16
 800a0e0:	46bd      	mov	sp, r7
 800a0e2:	bd80      	pop	{r7, pc}

0800a0e4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a0e4:	b480      	push	{r7}
 800a0e6:	b085      	sub	sp, #20
 800a0e8:	af00      	add	r7, sp, #0
 800a0ea:	6078      	str	r0, [r7, #4]
 800a0ec:	460b      	mov	r3, r1
 800a0ee:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800a0f6:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800a0f8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a0fc:	2b00      	cmp	r3, #0
 800a0fe:	da0b      	bge.n	800a118 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800a100:	78fb      	ldrb	r3, [r7, #3]
 800a102:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a106:	68f9      	ldr	r1, [r7, #12]
 800a108:	4613      	mov	r3, r2
 800a10a:	009b      	lsls	r3, r3, #2
 800a10c:	4413      	add	r3, r2
 800a10e:	00db      	lsls	r3, r3, #3
 800a110:	440b      	add	r3, r1
 800a112:	3312      	adds	r3, #18
 800a114:	781b      	ldrb	r3, [r3, #0]
 800a116:	e00b      	b.n	800a130 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800a118:	78fb      	ldrb	r3, [r7, #3]
 800a11a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a11e:	68f9      	ldr	r1, [r7, #12]
 800a120:	4613      	mov	r3, r2
 800a122:	009b      	lsls	r3, r3, #2
 800a124:	4413      	add	r3, r2
 800a126:	00db      	lsls	r3, r3, #3
 800a128:	440b      	add	r3, r1
 800a12a:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 800a12e:	781b      	ldrb	r3, [r3, #0]
  }
}
 800a130:	4618      	mov	r0, r3
 800a132:	3714      	adds	r7, #20
 800a134:	46bd      	mov	sp, r7
 800a136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a13a:	4770      	bx	lr

0800a13c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800a13c:	b580      	push	{r7, lr}
 800a13e:	b084      	sub	sp, #16
 800a140:	af00      	add	r7, sp, #0
 800a142:	6078      	str	r0, [r7, #4]
 800a144:	460b      	mov	r3, r1
 800a146:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a148:	2300      	movs	r3, #0
 800a14a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a14c:	2300      	movs	r3, #0
 800a14e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800a156:	78fa      	ldrb	r2, [r7, #3]
 800a158:	4611      	mov	r1, r2
 800a15a:	4618      	mov	r0, r3
 800a15c:	f7f7 ff91 	bl	8002082 <HAL_PCD_SetAddress>
 800a160:	4603      	mov	r3, r0
 800a162:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a164:	7bfb      	ldrb	r3, [r7, #15]
 800a166:	4618      	mov	r0, r3
 800a168:	f000 f8b0 	bl	800a2cc <USBD_Get_USB_Status>
 800a16c:	4603      	mov	r3, r0
 800a16e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a170:	7bbb      	ldrb	r3, [r7, #14]
}
 800a172:	4618      	mov	r0, r3
 800a174:	3710      	adds	r7, #16
 800a176:	46bd      	mov	sp, r7
 800a178:	bd80      	pop	{r7, pc}

0800a17a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800a17a:	b580      	push	{r7, lr}
 800a17c:	b086      	sub	sp, #24
 800a17e:	af00      	add	r7, sp, #0
 800a180:	60f8      	str	r0, [r7, #12]
 800a182:	607a      	str	r2, [r7, #4]
 800a184:	603b      	str	r3, [r7, #0]
 800a186:	460b      	mov	r3, r1
 800a188:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a18a:	2300      	movs	r3, #0
 800a18c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a18e:	2300      	movs	r3, #0
 800a190:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800a192:	68fb      	ldr	r3, [r7, #12]
 800a194:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800a198:	7af9      	ldrb	r1, [r7, #11]
 800a19a:	683b      	ldr	r3, [r7, #0]
 800a19c:	687a      	ldr	r2, [r7, #4]
 800a19e:	f7f8 f884 	bl	80022aa <HAL_PCD_EP_Transmit>
 800a1a2:	4603      	mov	r3, r0
 800a1a4:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a1a6:	7dfb      	ldrb	r3, [r7, #23]
 800a1a8:	4618      	mov	r0, r3
 800a1aa:	f000 f88f 	bl	800a2cc <USBD_Get_USB_Status>
 800a1ae:	4603      	mov	r3, r0
 800a1b0:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a1b2:	7dbb      	ldrb	r3, [r7, #22]
}
 800a1b4:	4618      	mov	r0, r3
 800a1b6:	3718      	adds	r7, #24
 800a1b8:	46bd      	mov	sp, r7
 800a1ba:	bd80      	pop	{r7, pc}

0800a1bc <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800a1bc:	b580      	push	{r7, lr}
 800a1be:	b086      	sub	sp, #24
 800a1c0:	af00      	add	r7, sp, #0
 800a1c2:	60f8      	str	r0, [r7, #12]
 800a1c4:	607a      	str	r2, [r7, #4]
 800a1c6:	603b      	str	r3, [r7, #0]
 800a1c8:	460b      	mov	r3, r1
 800a1ca:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a1cc:	2300      	movs	r3, #0
 800a1ce:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a1d0:	2300      	movs	r3, #0
 800a1d2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800a1d4:	68fb      	ldr	r3, [r7, #12]
 800a1d6:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800a1da:	7af9      	ldrb	r1, [r7, #11]
 800a1dc:	683b      	ldr	r3, [r7, #0]
 800a1de:	687a      	ldr	r2, [r7, #4]
 800a1e0:	f7f8 f81a 	bl	8002218 <HAL_PCD_EP_Receive>
 800a1e4:	4603      	mov	r3, r0
 800a1e6:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a1e8:	7dfb      	ldrb	r3, [r7, #23]
 800a1ea:	4618      	mov	r0, r3
 800a1ec:	f000 f86e 	bl	800a2cc <USBD_Get_USB_Status>
 800a1f0:	4603      	mov	r3, r0
 800a1f2:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a1f4:	7dbb      	ldrb	r3, [r7, #22]
}
 800a1f6:	4618      	mov	r0, r3
 800a1f8:	3718      	adds	r7, #24
 800a1fa:	46bd      	mov	sp, r7
 800a1fc:	bd80      	pop	{r7, pc}

0800a1fe <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a1fe:	b580      	push	{r7, lr}
 800a200:	b082      	sub	sp, #8
 800a202:	af00      	add	r7, sp, #0
 800a204:	6078      	str	r0, [r7, #4]
 800a206:	460b      	mov	r3, r1
 800a208:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800a210:	78fa      	ldrb	r2, [r7, #3]
 800a212:	4611      	mov	r1, r2
 800a214:	4618      	mov	r0, r3
 800a216:	f7f8 f830 	bl	800227a <HAL_PCD_EP_GetRxCount>
 800a21a:	4603      	mov	r3, r0
}
 800a21c:	4618      	mov	r0, r3
 800a21e:	3708      	adds	r7, #8
 800a220:	46bd      	mov	sp, r7
 800a222:	bd80      	pop	{r7, pc}

0800a224 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a224:	b580      	push	{r7, lr}
 800a226:	b082      	sub	sp, #8
 800a228:	af00      	add	r7, sp, #0
 800a22a:	6078      	str	r0, [r7, #4]
 800a22c:	460b      	mov	r3, r1
 800a22e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 800a230:	78fb      	ldrb	r3, [r7, #3]
 800a232:	2b00      	cmp	r3, #0
 800a234:	d002      	beq.n	800a23c <HAL_PCDEx_LPM_Callback+0x18>
 800a236:	2b01      	cmp	r3, #1
 800a238:	d013      	beq.n	800a262 <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 800a23a:	e023      	b.n	800a284 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	7a5b      	ldrb	r3, [r3, #9]
 800a240:	2b00      	cmp	r3, #0
 800a242:	d007      	beq.n	800a254 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800a244:	f000 f83c 	bl	800a2c0 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a248:	4b10      	ldr	r3, [pc, #64]	@ (800a28c <HAL_PCDEx_LPM_Callback+0x68>)
 800a24a:	691b      	ldr	r3, [r3, #16]
 800a24c:	4a0f      	ldr	r2, [pc, #60]	@ (800a28c <HAL_PCDEx_LPM_Callback+0x68>)
 800a24e:	f023 0306 	bic.w	r3, r3, #6
 800a252:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800a25a:	4618      	mov	r0, r3
 800a25c:	f7fe fc9a 	bl	8008b94 <USBD_LL_Resume>
    break;
 800a260:	e010      	b.n	800a284 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800a268:	4618      	mov	r0, r3
 800a26a:	f7fe fc7d 	bl	8008b68 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	7a5b      	ldrb	r3, [r3, #9]
 800a272:	2b00      	cmp	r3, #0
 800a274:	d005      	beq.n	800a282 <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a276:	4b05      	ldr	r3, [pc, #20]	@ (800a28c <HAL_PCDEx_LPM_Callback+0x68>)
 800a278:	691b      	ldr	r3, [r3, #16]
 800a27a:	4a04      	ldr	r2, [pc, #16]	@ (800a28c <HAL_PCDEx_LPM_Callback+0x68>)
 800a27c:	f043 0306 	orr.w	r3, r3, #6
 800a280:	6113      	str	r3, [r2, #16]
    break;
 800a282:	bf00      	nop
}
 800a284:	bf00      	nop
 800a286:	3708      	adds	r7, #8
 800a288:	46bd      	mov	sp, r7
 800a28a:	bd80      	pop	{r7, pc}
 800a28c:	e000ed00 	.word	0xe000ed00

0800a290 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800a290:	b480      	push	{r7}
 800a292:	b083      	sub	sp, #12
 800a294:	af00      	add	r7, sp, #0
 800a296:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800a298:	4b03      	ldr	r3, [pc, #12]	@ (800a2a8 <USBD_static_malloc+0x18>)
}
 800a29a:	4618      	mov	r0, r3
 800a29c:	370c      	adds	r7, #12
 800a29e:	46bd      	mov	sp, r7
 800a2a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2a4:	4770      	bx	lr
 800a2a6:	bf00      	nop
 800a2a8:	20001c8c 	.word	0x20001c8c

0800a2ac <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800a2ac:	b480      	push	{r7}
 800a2ae:	b083      	sub	sp, #12
 800a2b0:	af00      	add	r7, sp, #0
 800a2b2:	6078      	str	r0, [r7, #4]

}
 800a2b4:	bf00      	nop
 800a2b6:	370c      	adds	r7, #12
 800a2b8:	46bd      	mov	sp, r7
 800a2ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2be:	4770      	bx	lr

0800a2c0 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800a2c0:	b580      	push	{r7, lr}
 800a2c2:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800a2c4:	f7f6 fa48 	bl	8000758 <SystemClock_Config>
}
 800a2c8:	bf00      	nop
 800a2ca:	bd80      	pop	{r7, pc}

0800a2cc <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800a2cc:	b480      	push	{r7}
 800a2ce:	b085      	sub	sp, #20
 800a2d0:	af00      	add	r7, sp, #0
 800a2d2:	4603      	mov	r3, r0
 800a2d4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a2d6:	2300      	movs	r3, #0
 800a2d8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800a2da:	79fb      	ldrb	r3, [r7, #7]
 800a2dc:	2b03      	cmp	r3, #3
 800a2de:	d817      	bhi.n	800a310 <USBD_Get_USB_Status+0x44>
 800a2e0:	a201      	add	r2, pc, #4	@ (adr r2, 800a2e8 <USBD_Get_USB_Status+0x1c>)
 800a2e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a2e6:	bf00      	nop
 800a2e8:	0800a2f9 	.word	0x0800a2f9
 800a2ec:	0800a2ff 	.word	0x0800a2ff
 800a2f0:	0800a305 	.word	0x0800a305
 800a2f4:	0800a30b 	.word	0x0800a30b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800a2f8:	2300      	movs	r3, #0
 800a2fa:	73fb      	strb	r3, [r7, #15]
    break;
 800a2fc:	e00b      	b.n	800a316 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800a2fe:	2303      	movs	r3, #3
 800a300:	73fb      	strb	r3, [r7, #15]
    break;
 800a302:	e008      	b.n	800a316 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800a304:	2301      	movs	r3, #1
 800a306:	73fb      	strb	r3, [r7, #15]
    break;
 800a308:	e005      	b.n	800a316 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800a30a:	2303      	movs	r3, #3
 800a30c:	73fb      	strb	r3, [r7, #15]
    break;
 800a30e:	e002      	b.n	800a316 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800a310:	2303      	movs	r3, #3
 800a312:	73fb      	strb	r3, [r7, #15]
    break;
 800a314:	bf00      	nop
  }
  return usb_status;
 800a316:	7bfb      	ldrb	r3, [r7, #15]
}
 800a318:	4618      	mov	r0, r3
 800a31a:	3714      	adds	r7, #20
 800a31c:	46bd      	mov	sp, r7
 800a31e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a322:	4770      	bx	lr

0800a324 <sniprintf>:
 800a324:	b40c      	push	{r2, r3}
 800a326:	b530      	push	{r4, r5, lr}
 800a328:	4b18      	ldr	r3, [pc, #96]	@ (800a38c <sniprintf+0x68>)
 800a32a:	1e0c      	subs	r4, r1, #0
 800a32c:	681d      	ldr	r5, [r3, #0]
 800a32e:	b09d      	sub	sp, #116	@ 0x74
 800a330:	da08      	bge.n	800a344 <sniprintf+0x20>
 800a332:	238b      	movs	r3, #139	@ 0x8b
 800a334:	602b      	str	r3, [r5, #0]
 800a336:	f04f 30ff 	mov.w	r0, #4294967295
 800a33a:	b01d      	add	sp, #116	@ 0x74
 800a33c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a340:	b002      	add	sp, #8
 800a342:	4770      	bx	lr
 800a344:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800a348:	f8ad 3014 	strh.w	r3, [sp, #20]
 800a34c:	f04f 0300 	mov.w	r3, #0
 800a350:	931b      	str	r3, [sp, #108]	@ 0x6c
 800a352:	bf14      	ite	ne
 800a354:	f104 33ff 	addne.w	r3, r4, #4294967295
 800a358:	4623      	moveq	r3, r4
 800a35a:	9304      	str	r3, [sp, #16]
 800a35c:	9307      	str	r3, [sp, #28]
 800a35e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a362:	9002      	str	r0, [sp, #8]
 800a364:	9006      	str	r0, [sp, #24]
 800a366:	f8ad 3016 	strh.w	r3, [sp, #22]
 800a36a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800a36c:	ab21      	add	r3, sp, #132	@ 0x84
 800a36e:	a902      	add	r1, sp, #8
 800a370:	4628      	mov	r0, r5
 800a372:	9301      	str	r3, [sp, #4]
 800a374:	f000 f994 	bl	800a6a0 <_svfiprintf_r>
 800a378:	1c43      	adds	r3, r0, #1
 800a37a:	bfbc      	itt	lt
 800a37c:	238b      	movlt	r3, #139	@ 0x8b
 800a37e:	602b      	strlt	r3, [r5, #0]
 800a380:	2c00      	cmp	r4, #0
 800a382:	d0da      	beq.n	800a33a <sniprintf+0x16>
 800a384:	9b02      	ldr	r3, [sp, #8]
 800a386:	2200      	movs	r2, #0
 800a388:	701a      	strb	r2, [r3, #0]
 800a38a:	e7d6      	b.n	800a33a <sniprintf+0x16>
 800a38c:	20000184 	.word	0x20000184

0800a390 <memset>:
 800a390:	4402      	add	r2, r0
 800a392:	4603      	mov	r3, r0
 800a394:	4293      	cmp	r3, r2
 800a396:	d100      	bne.n	800a39a <memset+0xa>
 800a398:	4770      	bx	lr
 800a39a:	f803 1b01 	strb.w	r1, [r3], #1
 800a39e:	e7f9      	b.n	800a394 <memset+0x4>

0800a3a0 <__errno>:
 800a3a0:	4b01      	ldr	r3, [pc, #4]	@ (800a3a8 <__errno+0x8>)
 800a3a2:	6818      	ldr	r0, [r3, #0]
 800a3a4:	4770      	bx	lr
 800a3a6:	bf00      	nop
 800a3a8:	20000184 	.word	0x20000184

0800a3ac <__libc_init_array>:
 800a3ac:	b570      	push	{r4, r5, r6, lr}
 800a3ae:	4d0d      	ldr	r5, [pc, #52]	@ (800a3e4 <__libc_init_array+0x38>)
 800a3b0:	4c0d      	ldr	r4, [pc, #52]	@ (800a3e8 <__libc_init_array+0x3c>)
 800a3b2:	1b64      	subs	r4, r4, r5
 800a3b4:	10a4      	asrs	r4, r4, #2
 800a3b6:	2600      	movs	r6, #0
 800a3b8:	42a6      	cmp	r6, r4
 800a3ba:	d109      	bne.n	800a3d0 <__libc_init_array+0x24>
 800a3bc:	4d0b      	ldr	r5, [pc, #44]	@ (800a3ec <__libc_init_array+0x40>)
 800a3be:	4c0c      	ldr	r4, [pc, #48]	@ (800a3f0 <__libc_init_array+0x44>)
 800a3c0:	f000 fc64 	bl	800ac8c <_init>
 800a3c4:	1b64      	subs	r4, r4, r5
 800a3c6:	10a4      	asrs	r4, r4, #2
 800a3c8:	2600      	movs	r6, #0
 800a3ca:	42a6      	cmp	r6, r4
 800a3cc:	d105      	bne.n	800a3da <__libc_init_array+0x2e>
 800a3ce:	bd70      	pop	{r4, r5, r6, pc}
 800a3d0:	f855 3b04 	ldr.w	r3, [r5], #4
 800a3d4:	4798      	blx	r3
 800a3d6:	3601      	adds	r6, #1
 800a3d8:	e7ee      	b.n	800a3b8 <__libc_init_array+0xc>
 800a3da:	f855 3b04 	ldr.w	r3, [r5], #4
 800a3de:	4798      	blx	r3
 800a3e0:	3601      	adds	r6, #1
 800a3e2:	e7f2      	b.n	800a3ca <__libc_init_array+0x1e>
 800a3e4:	0800ad84 	.word	0x0800ad84
 800a3e8:	0800ad84 	.word	0x0800ad84
 800a3ec:	0800ad84 	.word	0x0800ad84
 800a3f0:	0800ad88 	.word	0x0800ad88

0800a3f4 <__retarget_lock_acquire_recursive>:
 800a3f4:	4770      	bx	lr

0800a3f6 <__retarget_lock_release_recursive>:
 800a3f6:	4770      	bx	lr

0800a3f8 <_free_r>:
 800a3f8:	b538      	push	{r3, r4, r5, lr}
 800a3fa:	4605      	mov	r5, r0
 800a3fc:	2900      	cmp	r1, #0
 800a3fe:	d041      	beq.n	800a484 <_free_r+0x8c>
 800a400:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a404:	1f0c      	subs	r4, r1, #4
 800a406:	2b00      	cmp	r3, #0
 800a408:	bfb8      	it	lt
 800a40a:	18e4      	addlt	r4, r4, r3
 800a40c:	f000 f8e0 	bl	800a5d0 <__malloc_lock>
 800a410:	4a1d      	ldr	r2, [pc, #116]	@ (800a488 <_free_r+0x90>)
 800a412:	6813      	ldr	r3, [r2, #0]
 800a414:	b933      	cbnz	r3, 800a424 <_free_r+0x2c>
 800a416:	6063      	str	r3, [r4, #4]
 800a418:	6014      	str	r4, [r2, #0]
 800a41a:	4628      	mov	r0, r5
 800a41c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a420:	f000 b8dc 	b.w	800a5dc <__malloc_unlock>
 800a424:	42a3      	cmp	r3, r4
 800a426:	d908      	bls.n	800a43a <_free_r+0x42>
 800a428:	6820      	ldr	r0, [r4, #0]
 800a42a:	1821      	adds	r1, r4, r0
 800a42c:	428b      	cmp	r3, r1
 800a42e:	bf01      	itttt	eq
 800a430:	6819      	ldreq	r1, [r3, #0]
 800a432:	685b      	ldreq	r3, [r3, #4]
 800a434:	1809      	addeq	r1, r1, r0
 800a436:	6021      	streq	r1, [r4, #0]
 800a438:	e7ed      	b.n	800a416 <_free_r+0x1e>
 800a43a:	461a      	mov	r2, r3
 800a43c:	685b      	ldr	r3, [r3, #4]
 800a43e:	b10b      	cbz	r3, 800a444 <_free_r+0x4c>
 800a440:	42a3      	cmp	r3, r4
 800a442:	d9fa      	bls.n	800a43a <_free_r+0x42>
 800a444:	6811      	ldr	r1, [r2, #0]
 800a446:	1850      	adds	r0, r2, r1
 800a448:	42a0      	cmp	r0, r4
 800a44a:	d10b      	bne.n	800a464 <_free_r+0x6c>
 800a44c:	6820      	ldr	r0, [r4, #0]
 800a44e:	4401      	add	r1, r0
 800a450:	1850      	adds	r0, r2, r1
 800a452:	4283      	cmp	r3, r0
 800a454:	6011      	str	r1, [r2, #0]
 800a456:	d1e0      	bne.n	800a41a <_free_r+0x22>
 800a458:	6818      	ldr	r0, [r3, #0]
 800a45a:	685b      	ldr	r3, [r3, #4]
 800a45c:	6053      	str	r3, [r2, #4]
 800a45e:	4408      	add	r0, r1
 800a460:	6010      	str	r0, [r2, #0]
 800a462:	e7da      	b.n	800a41a <_free_r+0x22>
 800a464:	d902      	bls.n	800a46c <_free_r+0x74>
 800a466:	230c      	movs	r3, #12
 800a468:	602b      	str	r3, [r5, #0]
 800a46a:	e7d6      	b.n	800a41a <_free_r+0x22>
 800a46c:	6820      	ldr	r0, [r4, #0]
 800a46e:	1821      	adds	r1, r4, r0
 800a470:	428b      	cmp	r3, r1
 800a472:	bf04      	itt	eq
 800a474:	6819      	ldreq	r1, [r3, #0]
 800a476:	685b      	ldreq	r3, [r3, #4]
 800a478:	6063      	str	r3, [r4, #4]
 800a47a:	bf04      	itt	eq
 800a47c:	1809      	addeq	r1, r1, r0
 800a47e:	6021      	streq	r1, [r4, #0]
 800a480:	6054      	str	r4, [r2, #4]
 800a482:	e7ca      	b.n	800a41a <_free_r+0x22>
 800a484:	bd38      	pop	{r3, r4, r5, pc}
 800a486:	bf00      	nop
 800a488:	20001ff0 	.word	0x20001ff0

0800a48c <sbrk_aligned>:
 800a48c:	b570      	push	{r4, r5, r6, lr}
 800a48e:	4e0f      	ldr	r6, [pc, #60]	@ (800a4cc <sbrk_aligned+0x40>)
 800a490:	460c      	mov	r4, r1
 800a492:	6831      	ldr	r1, [r6, #0]
 800a494:	4605      	mov	r5, r0
 800a496:	b911      	cbnz	r1, 800a49e <sbrk_aligned+0x12>
 800a498:	f000 fba4 	bl	800abe4 <_sbrk_r>
 800a49c:	6030      	str	r0, [r6, #0]
 800a49e:	4621      	mov	r1, r4
 800a4a0:	4628      	mov	r0, r5
 800a4a2:	f000 fb9f 	bl	800abe4 <_sbrk_r>
 800a4a6:	1c43      	adds	r3, r0, #1
 800a4a8:	d103      	bne.n	800a4b2 <sbrk_aligned+0x26>
 800a4aa:	f04f 34ff 	mov.w	r4, #4294967295
 800a4ae:	4620      	mov	r0, r4
 800a4b0:	bd70      	pop	{r4, r5, r6, pc}
 800a4b2:	1cc4      	adds	r4, r0, #3
 800a4b4:	f024 0403 	bic.w	r4, r4, #3
 800a4b8:	42a0      	cmp	r0, r4
 800a4ba:	d0f8      	beq.n	800a4ae <sbrk_aligned+0x22>
 800a4bc:	1a21      	subs	r1, r4, r0
 800a4be:	4628      	mov	r0, r5
 800a4c0:	f000 fb90 	bl	800abe4 <_sbrk_r>
 800a4c4:	3001      	adds	r0, #1
 800a4c6:	d1f2      	bne.n	800a4ae <sbrk_aligned+0x22>
 800a4c8:	e7ef      	b.n	800a4aa <sbrk_aligned+0x1e>
 800a4ca:	bf00      	nop
 800a4cc:	20001fec 	.word	0x20001fec

0800a4d0 <_malloc_r>:
 800a4d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a4d4:	1ccd      	adds	r5, r1, #3
 800a4d6:	f025 0503 	bic.w	r5, r5, #3
 800a4da:	3508      	adds	r5, #8
 800a4dc:	2d0c      	cmp	r5, #12
 800a4de:	bf38      	it	cc
 800a4e0:	250c      	movcc	r5, #12
 800a4e2:	2d00      	cmp	r5, #0
 800a4e4:	4606      	mov	r6, r0
 800a4e6:	db01      	blt.n	800a4ec <_malloc_r+0x1c>
 800a4e8:	42a9      	cmp	r1, r5
 800a4ea:	d904      	bls.n	800a4f6 <_malloc_r+0x26>
 800a4ec:	230c      	movs	r3, #12
 800a4ee:	6033      	str	r3, [r6, #0]
 800a4f0:	2000      	movs	r0, #0
 800a4f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a4f6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a5cc <_malloc_r+0xfc>
 800a4fa:	f000 f869 	bl	800a5d0 <__malloc_lock>
 800a4fe:	f8d8 3000 	ldr.w	r3, [r8]
 800a502:	461c      	mov	r4, r3
 800a504:	bb44      	cbnz	r4, 800a558 <_malloc_r+0x88>
 800a506:	4629      	mov	r1, r5
 800a508:	4630      	mov	r0, r6
 800a50a:	f7ff ffbf 	bl	800a48c <sbrk_aligned>
 800a50e:	1c43      	adds	r3, r0, #1
 800a510:	4604      	mov	r4, r0
 800a512:	d158      	bne.n	800a5c6 <_malloc_r+0xf6>
 800a514:	f8d8 4000 	ldr.w	r4, [r8]
 800a518:	4627      	mov	r7, r4
 800a51a:	2f00      	cmp	r7, #0
 800a51c:	d143      	bne.n	800a5a6 <_malloc_r+0xd6>
 800a51e:	2c00      	cmp	r4, #0
 800a520:	d04b      	beq.n	800a5ba <_malloc_r+0xea>
 800a522:	6823      	ldr	r3, [r4, #0]
 800a524:	4639      	mov	r1, r7
 800a526:	4630      	mov	r0, r6
 800a528:	eb04 0903 	add.w	r9, r4, r3
 800a52c:	f000 fb5a 	bl	800abe4 <_sbrk_r>
 800a530:	4581      	cmp	r9, r0
 800a532:	d142      	bne.n	800a5ba <_malloc_r+0xea>
 800a534:	6821      	ldr	r1, [r4, #0]
 800a536:	1a6d      	subs	r5, r5, r1
 800a538:	4629      	mov	r1, r5
 800a53a:	4630      	mov	r0, r6
 800a53c:	f7ff ffa6 	bl	800a48c <sbrk_aligned>
 800a540:	3001      	adds	r0, #1
 800a542:	d03a      	beq.n	800a5ba <_malloc_r+0xea>
 800a544:	6823      	ldr	r3, [r4, #0]
 800a546:	442b      	add	r3, r5
 800a548:	6023      	str	r3, [r4, #0]
 800a54a:	f8d8 3000 	ldr.w	r3, [r8]
 800a54e:	685a      	ldr	r2, [r3, #4]
 800a550:	bb62      	cbnz	r2, 800a5ac <_malloc_r+0xdc>
 800a552:	f8c8 7000 	str.w	r7, [r8]
 800a556:	e00f      	b.n	800a578 <_malloc_r+0xa8>
 800a558:	6822      	ldr	r2, [r4, #0]
 800a55a:	1b52      	subs	r2, r2, r5
 800a55c:	d420      	bmi.n	800a5a0 <_malloc_r+0xd0>
 800a55e:	2a0b      	cmp	r2, #11
 800a560:	d917      	bls.n	800a592 <_malloc_r+0xc2>
 800a562:	1961      	adds	r1, r4, r5
 800a564:	42a3      	cmp	r3, r4
 800a566:	6025      	str	r5, [r4, #0]
 800a568:	bf18      	it	ne
 800a56a:	6059      	strne	r1, [r3, #4]
 800a56c:	6863      	ldr	r3, [r4, #4]
 800a56e:	bf08      	it	eq
 800a570:	f8c8 1000 	streq.w	r1, [r8]
 800a574:	5162      	str	r2, [r4, r5]
 800a576:	604b      	str	r3, [r1, #4]
 800a578:	4630      	mov	r0, r6
 800a57a:	f000 f82f 	bl	800a5dc <__malloc_unlock>
 800a57e:	f104 000b 	add.w	r0, r4, #11
 800a582:	1d23      	adds	r3, r4, #4
 800a584:	f020 0007 	bic.w	r0, r0, #7
 800a588:	1ac2      	subs	r2, r0, r3
 800a58a:	bf1c      	itt	ne
 800a58c:	1a1b      	subne	r3, r3, r0
 800a58e:	50a3      	strne	r3, [r4, r2]
 800a590:	e7af      	b.n	800a4f2 <_malloc_r+0x22>
 800a592:	6862      	ldr	r2, [r4, #4]
 800a594:	42a3      	cmp	r3, r4
 800a596:	bf0c      	ite	eq
 800a598:	f8c8 2000 	streq.w	r2, [r8]
 800a59c:	605a      	strne	r2, [r3, #4]
 800a59e:	e7eb      	b.n	800a578 <_malloc_r+0xa8>
 800a5a0:	4623      	mov	r3, r4
 800a5a2:	6864      	ldr	r4, [r4, #4]
 800a5a4:	e7ae      	b.n	800a504 <_malloc_r+0x34>
 800a5a6:	463c      	mov	r4, r7
 800a5a8:	687f      	ldr	r7, [r7, #4]
 800a5aa:	e7b6      	b.n	800a51a <_malloc_r+0x4a>
 800a5ac:	461a      	mov	r2, r3
 800a5ae:	685b      	ldr	r3, [r3, #4]
 800a5b0:	42a3      	cmp	r3, r4
 800a5b2:	d1fb      	bne.n	800a5ac <_malloc_r+0xdc>
 800a5b4:	2300      	movs	r3, #0
 800a5b6:	6053      	str	r3, [r2, #4]
 800a5b8:	e7de      	b.n	800a578 <_malloc_r+0xa8>
 800a5ba:	230c      	movs	r3, #12
 800a5bc:	6033      	str	r3, [r6, #0]
 800a5be:	4630      	mov	r0, r6
 800a5c0:	f000 f80c 	bl	800a5dc <__malloc_unlock>
 800a5c4:	e794      	b.n	800a4f0 <_malloc_r+0x20>
 800a5c6:	6005      	str	r5, [r0, #0]
 800a5c8:	e7d6      	b.n	800a578 <_malloc_r+0xa8>
 800a5ca:	bf00      	nop
 800a5cc:	20001ff0 	.word	0x20001ff0

0800a5d0 <__malloc_lock>:
 800a5d0:	4801      	ldr	r0, [pc, #4]	@ (800a5d8 <__malloc_lock+0x8>)
 800a5d2:	f7ff bf0f 	b.w	800a3f4 <__retarget_lock_acquire_recursive>
 800a5d6:	bf00      	nop
 800a5d8:	20001fe8 	.word	0x20001fe8

0800a5dc <__malloc_unlock>:
 800a5dc:	4801      	ldr	r0, [pc, #4]	@ (800a5e4 <__malloc_unlock+0x8>)
 800a5de:	f7ff bf0a 	b.w	800a3f6 <__retarget_lock_release_recursive>
 800a5e2:	bf00      	nop
 800a5e4:	20001fe8 	.word	0x20001fe8

0800a5e8 <__ssputs_r>:
 800a5e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a5ec:	688e      	ldr	r6, [r1, #8]
 800a5ee:	461f      	mov	r7, r3
 800a5f0:	42be      	cmp	r6, r7
 800a5f2:	680b      	ldr	r3, [r1, #0]
 800a5f4:	4682      	mov	sl, r0
 800a5f6:	460c      	mov	r4, r1
 800a5f8:	4690      	mov	r8, r2
 800a5fa:	d82d      	bhi.n	800a658 <__ssputs_r+0x70>
 800a5fc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a600:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a604:	d026      	beq.n	800a654 <__ssputs_r+0x6c>
 800a606:	6965      	ldr	r5, [r4, #20]
 800a608:	6909      	ldr	r1, [r1, #16]
 800a60a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a60e:	eba3 0901 	sub.w	r9, r3, r1
 800a612:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a616:	1c7b      	adds	r3, r7, #1
 800a618:	444b      	add	r3, r9
 800a61a:	106d      	asrs	r5, r5, #1
 800a61c:	429d      	cmp	r5, r3
 800a61e:	bf38      	it	cc
 800a620:	461d      	movcc	r5, r3
 800a622:	0553      	lsls	r3, r2, #21
 800a624:	d527      	bpl.n	800a676 <__ssputs_r+0x8e>
 800a626:	4629      	mov	r1, r5
 800a628:	f7ff ff52 	bl	800a4d0 <_malloc_r>
 800a62c:	4606      	mov	r6, r0
 800a62e:	b360      	cbz	r0, 800a68a <__ssputs_r+0xa2>
 800a630:	6921      	ldr	r1, [r4, #16]
 800a632:	464a      	mov	r2, r9
 800a634:	f000 fae6 	bl	800ac04 <memcpy>
 800a638:	89a3      	ldrh	r3, [r4, #12]
 800a63a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a63e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a642:	81a3      	strh	r3, [r4, #12]
 800a644:	6126      	str	r6, [r4, #16]
 800a646:	6165      	str	r5, [r4, #20]
 800a648:	444e      	add	r6, r9
 800a64a:	eba5 0509 	sub.w	r5, r5, r9
 800a64e:	6026      	str	r6, [r4, #0]
 800a650:	60a5      	str	r5, [r4, #8]
 800a652:	463e      	mov	r6, r7
 800a654:	42be      	cmp	r6, r7
 800a656:	d900      	bls.n	800a65a <__ssputs_r+0x72>
 800a658:	463e      	mov	r6, r7
 800a65a:	6820      	ldr	r0, [r4, #0]
 800a65c:	4632      	mov	r2, r6
 800a65e:	4641      	mov	r1, r8
 800a660:	f000 faa6 	bl	800abb0 <memmove>
 800a664:	68a3      	ldr	r3, [r4, #8]
 800a666:	1b9b      	subs	r3, r3, r6
 800a668:	60a3      	str	r3, [r4, #8]
 800a66a:	6823      	ldr	r3, [r4, #0]
 800a66c:	4433      	add	r3, r6
 800a66e:	6023      	str	r3, [r4, #0]
 800a670:	2000      	movs	r0, #0
 800a672:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a676:	462a      	mov	r2, r5
 800a678:	f000 fad2 	bl	800ac20 <_realloc_r>
 800a67c:	4606      	mov	r6, r0
 800a67e:	2800      	cmp	r0, #0
 800a680:	d1e0      	bne.n	800a644 <__ssputs_r+0x5c>
 800a682:	6921      	ldr	r1, [r4, #16]
 800a684:	4650      	mov	r0, sl
 800a686:	f7ff feb7 	bl	800a3f8 <_free_r>
 800a68a:	230c      	movs	r3, #12
 800a68c:	f8ca 3000 	str.w	r3, [sl]
 800a690:	89a3      	ldrh	r3, [r4, #12]
 800a692:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a696:	81a3      	strh	r3, [r4, #12]
 800a698:	f04f 30ff 	mov.w	r0, #4294967295
 800a69c:	e7e9      	b.n	800a672 <__ssputs_r+0x8a>
	...

0800a6a0 <_svfiprintf_r>:
 800a6a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6a4:	4698      	mov	r8, r3
 800a6a6:	898b      	ldrh	r3, [r1, #12]
 800a6a8:	061b      	lsls	r3, r3, #24
 800a6aa:	b09d      	sub	sp, #116	@ 0x74
 800a6ac:	4607      	mov	r7, r0
 800a6ae:	460d      	mov	r5, r1
 800a6b0:	4614      	mov	r4, r2
 800a6b2:	d510      	bpl.n	800a6d6 <_svfiprintf_r+0x36>
 800a6b4:	690b      	ldr	r3, [r1, #16]
 800a6b6:	b973      	cbnz	r3, 800a6d6 <_svfiprintf_r+0x36>
 800a6b8:	2140      	movs	r1, #64	@ 0x40
 800a6ba:	f7ff ff09 	bl	800a4d0 <_malloc_r>
 800a6be:	6028      	str	r0, [r5, #0]
 800a6c0:	6128      	str	r0, [r5, #16]
 800a6c2:	b930      	cbnz	r0, 800a6d2 <_svfiprintf_r+0x32>
 800a6c4:	230c      	movs	r3, #12
 800a6c6:	603b      	str	r3, [r7, #0]
 800a6c8:	f04f 30ff 	mov.w	r0, #4294967295
 800a6cc:	b01d      	add	sp, #116	@ 0x74
 800a6ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a6d2:	2340      	movs	r3, #64	@ 0x40
 800a6d4:	616b      	str	r3, [r5, #20]
 800a6d6:	2300      	movs	r3, #0
 800a6d8:	9309      	str	r3, [sp, #36]	@ 0x24
 800a6da:	2320      	movs	r3, #32
 800a6dc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a6e0:	f8cd 800c 	str.w	r8, [sp, #12]
 800a6e4:	2330      	movs	r3, #48	@ 0x30
 800a6e6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a884 <_svfiprintf_r+0x1e4>
 800a6ea:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a6ee:	f04f 0901 	mov.w	r9, #1
 800a6f2:	4623      	mov	r3, r4
 800a6f4:	469a      	mov	sl, r3
 800a6f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a6fa:	b10a      	cbz	r2, 800a700 <_svfiprintf_r+0x60>
 800a6fc:	2a25      	cmp	r2, #37	@ 0x25
 800a6fe:	d1f9      	bne.n	800a6f4 <_svfiprintf_r+0x54>
 800a700:	ebba 0b04 	subs.w	fp, sl, r4
 800a704:	d00b      	beq.n	800a71e <_svfiprintf_r+0x7e>
 800a706:	465b      	mov	r3, fp
 800a708:	4622      	mov	r2, r4
 800a70a:	4629      	mov	r1, r5
 800a70c:	4638      	mov	r0, r7
 800a70e:	f7ff ff6b 	bl	800a5e8 <__ssputs_r>
 800a712:	3001      	adds	r0, #1
 800a714:	f000 80a7 	beq.w	800a866 <_svfiprintf_r+0x1c6>
 800a718:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a71a:	445a      	add	r2, fp
 800a71c:	9209      	str	r2, [sp, #36]	@ 0x24
 800a71e:	f89a 3000 	ldrb.w	r3, [sl]
 800a722:	2b00      	cmp	r3, #0
 800a724:	f000 809f 	beq.w	800a866 <_svfiprintf_r+0x1c6>
 800a728:	2300      	movs	r3, #0
 800a72a:	f04f 32ff 	mov.w	r2, #4294967295
 800a72e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a732:	f10a 0a01 	add.w	sl, sl, #1
 800a736:	9304      	str	r3, [sp, #16]
 800a738:	9307      	str	r3, [sp, #28]
 800a73a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a73e:	931a      	str	r3, [sp, #104]	@ 0x68
 800a740:	4654      	mov	r4, sl
 800a742:	2205      	movs	r2, #5
 800a744:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a748:	484e      	ldr	r0, [pc, #312]	@ (800a884 <_svfiprintf_r+0x1e4>)
 800a74a:	f7f5 fd71 	bl	8000230 <memchr>
 800a74e:	9a04      	ldr	r2, [sp, #16]
 800a750:	b9d8      	cbnz	r0, 800a78a <_svfiprintf_r+0xea>
 800a752:	06d0      	lsls	r0, r2, #27
 800a754:	bf44      	itt	mi
 800a756:	2320      	movmi	r3, #32
 800a758:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a75c:	0711      	lsls	r1, r2, #28
 800a75e:	bf44      	itt	mi
 800a760:	232b      	movmi	r3, #43	@ 0x2b
 800a762:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a766:	f89a 3000 	ldrb.w	r3, [sl]
 800a76a:	2b2a      	cmp	r3, #42	@ 0x2a
 800a76c:	d015      	beq.n	800a79a <_svfiprintf_r+0xfa>
 800a76e:	9a07      	ldr	r2, [sp, #28]
 800a770:	4654      	mov	r4, sl
 800a772:	2000      	movs	r0, #0
 800a774:	f04f 0c0a 	mov.w	ip, #10
 800a778:	4621      	mov	r1, r4
 800a77a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a77e:	3b30      	subs	r3, #48	@ 0x30
 800a780:	2b09      	cmp	r3, #9
 800a782:	d94b      	bls.n	800a81c <_svfiprintf_r+0x17c>
 800a784:	b1b0      	cbz	r0, 800a7b4 <_svfiprintf_r+0x114>
 800a786:	9207      	str	r2, [sp, #28]
 800a788:	e014      	b.n	800a7b4 <_svfiprintf_r+0x114>
 800a78a:	eba0 0308 	sub.w	r3, r0, r8
 800a78e:	fa09 f303 	lsl.w	r3, r9, r3
 800a792:	4313      	orrs	r3, r2
 800a794:	9304      	str	r3, [sp, #16]
 800a796:	46a2      	mov	sl, r4
 800a798:	e7d2      	b.n	800a740 <_svfiprintf_r+0xa0>
 800a79a:	9b03      	ldr	r3, [sp, #12]
 800a79c:	1d19      	adds	r1, r3, #4
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	9103      	str	r1, [sp, #12]
 800a7a2:	2b00      	cmp	r3, #0
 800a7a4:	bfbb      	ittet	lt
 800a7a6:	425b      	neglt	r3, r3
 800a7a8:	f042 0202 	orrlt.w	r2, r2, #2
 800a7ac:	9307      	strge	r3, [sp, #28]
 800a7ae:	9307      	strlt	r3, [sp, #28]
 800a7b0:	bfb8      	it	lt
 800a7b2:	9204      	strlt	r2, [sp, #16]
 800a7b4:	7823      	ldrb	r3, [r4, #0]
 800a7b6:	2b2e      	cmp	r3, #46	@ 0x2e
 800a7b8:	d10a      	bne.n	800a7d0 <_svfiprintf_r+0x130>
 800a7ba:	7863      	ldrb	r3, [r4, #1]
 800a7bc:	2b2a      	cmp	r3, #42	@ 0x2a
 800a7be:	d132      	bne.n	800a826 <_svfiprintf_r+0x186>
 800a7c0:	9b03      	ldr	r3, [sp, #12]
 800a7c2:	1d1a      	adds	r2, r3, #4
 800a7c4:	681b      	ldr	r3, [r3, #0]
 800a7c6:	9203      	str	r2, [sp, #12]
 800a7c8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a7cc:	3402      	adds	r4, #2
 800a7ce:	9305      	str	r3, [sp, #20]
 800a7d0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a894 <_svfiprintf_r+0x1f4>
 800a7d4:	7821      	ldrb	r1, [r4, #0]
 800a7d6:	2203      	movs	r2, #3
 800a7d8:	4650      	mov	r0, sl
 800a7da:	f7f5 fd29 	bl	8000230 <memchr>
 800a7de:	b138      	cbz	r0, 800a7f0 <_svfiprintf_r+0x150>
 800a7e0:	9b04      	ldr	r3, [sp, #16]
 800a7e2:	eba0 000a 	sub.w	r0, r0, sl
 800a7e6:	2240      	movs	r2, #64	@ 0x40
 800a7e8:	4082      	lsls	r2, r0
 800a7ea:	4313      	orrs	r3, r2
 800a7ec:	3401      	adds	r4, #1
 800a7ee:	9304      	str	r3, [sp, #16]
 800a7f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a7f4:	4824      	ldr	r0, [pc, #144]	@ (800a888 <_svfiprintf_r+0x1e8>)
 800a7f6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a7fa:	2206      	movs	r2, #6
 800a7fc:	f7f5 fd18 	bl	8000230 <memchr>
 800a800:	2800      	cmp	r0, #0
 800a802:	d036      	beq.n	800a872 <_svfiprintf_r+0x1d2>
 800a804:	4b21      	ldr	r3, [pc, #132]	@ (800a88c <_svfiprintf_r+0x1ec>)
 800a806:	bb1b      	cbnz	r3, 800a850 <_svfiprintf_r+0x1b0>
 800a808:	9b03      	ldr	r3, [sp, #12]
 800a80a:	3307      	adds	r3, #7
 800a80c:	f023 0307 	bic.w	r3, r3, #7
 800a810:	3308      	adds	r3, #8
 800a812:	9303      	str	r3, [sp, #12]
 800a814:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a816:	4433      	add	r3, r6
 800a818:	9309      	str	r3, [sp, #36]	@ 0x24
 800a81a:	e76a      	b.n	800a6f2 <_svfiprintf_r+0x52>
 800a81c:	fb0c 3202 	mla	r2, ip, r2, r3
 800a820:	460c      	mov	r4, r1
 800a822:	2001      	movs	r0, #1
 800a824:	e7a8      	b.n	800a778 <_svfiprintf_r+0xd8>
 800a826:	2300      	movs	r3, #0
 800a828:	3401      	adds	r4, #1
 800a82a:	9305      	str	r3, [sp, #20]
 800a82c:	4619      	mov	r1, r3
 800a82e:	f04f 0c0a 	mov.w	ip, #10
 800a832:	4620      	mov	r0, r4
 800a834:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a838:	3a30      	subs	r2, #48	@ 0x30
 800a83a:	2a09      	cmp	r2, #9
 800a83c:	d903      	bls.n	800a846 <_svfiprintf_r+0x1a6>
 800a83e:	2b00      	cmp	r3, #0
 800a840:	d0c6      	beq.n	800a7d0 <_svfiprintf_r+0x130>
 800a842:	9105      	str	r1, [sp, #20]
 800a844:	e7c4      	b.n	800a7d0 <_svfiprintf_r+0x130>
 800a846:	fb0c 2101 	mla	r1, ip, r1, r2
 800a84a:	4604      	mov	r4, r0
 800a84c:	2301      	movs	r3, #1
 800a84e:	e7f0      	b.n	800a832 <_svfiprintf_r+0x192>
 800a850:	ab03      	add	r3, sp, #12
 800a852:	9300      	str	r3, [sp, #0]
 800a854:	462a      	mov	r2, r5
 800a856:	4b0e      	ldr	r3, [pc, #56]	@ (800a890 <_svfiprintf_r+0x1f0>)
 800a858:	a904      	add	r1, sp, #16
 800a85a:	4638      	mov	r0, r7
 800a85c:	f3af 8000 	nop.w
 800a860:	1c42      	adds	r2, r0, #1
 800a862:	4606      	mov	r6, r0
 800a864:	d1d6      	bne.n	800a814 <_svfiprintf_r+0x174>
 800a866:	89ab      	ldrh	r3, [r5, #12]
 800a868:	065b      	lsls	r3, r3, #25
 800a86a:	f53f af2d 	bmi.w	800a6c8 <_svfiprintf_r+0x28>
 800a86e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a870:	e72c      	b.n	800a6cc <_svfiprintf_r+0x2c>
 800a872:	ab03      	add	r3, sp, #12
 800a874:	9300      	str	r3, [sp, #0]
 800a876:	462a      	mov	r2, r5
 800a878:	4b05      	ldr	r3, [pc, #20]	@ (800a890 <_svfiprintf_r+0x1f0>)
 800a87a:	a904      	add	r1, sp, #16
 800a87c:	4638      	mov	r0, r7
 800a87e:	f000 f879 	bl	800a974 <_printf_i>
 800a882:	e7ed      	b.n	800a860 <_svfiprintf_r+0x1c0>
 800a884:	0800ad48 	.word	0x0800ad48
 800a888:	0800ad52 	.word	0x0800ad52
 800a88c:	00000000 	.word	0x00000000
 800a890:	0800a5e9 	.word	0x0800a5e9
 800a894:	0800ad4e 	.word	0x0800ad4e

0800a898 <_printf_common>:
 800a898:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a89c:	4616      	mov	r6, r2
 800a89e:	4698      	mov	r8, r3
 800a8a0:	688a      	ldr	r2, [r1, #8]
 800a8a2:	690b      	ldr	r3, [r1, #16]
 800a8a4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a8a8:	4293      	cmp	r3, r2
 800a8aa:	bfb8      	it	lt
 800a8ac:	4613      	movlt	r3, r2
 800a8ae:	6033      	str	r3, [r6, #0]
 800a8b0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a8b4:	4607      	mov	r7, r0
 800a8b6:	460c      	mov	r4, r1
 800a8b8:	b10a      	cbz	r2, 800a8be <_printf_common+0x26>
 800a8ba:	3301      	adds	r3, #1
 800a8bc:	6033      	str	r3, [r6, #0]
 800a8be:	6823      	ldr	r3, [r4, #0]
 800a8c0:	0699      	lsls	r1, r3, #26
 800a8c2:	bf42      	ittt	mi
 800a8c4:	6833      	ldrmi	r3, [r6, #0]
 800a8c6:	3302      	addmi	r3, #2
 800a8c8:	6033      	strmi	r3, [r6, #0]
 800a8ca:	6825      	ldr	r5, [r4, #0]
 800a8cc:	f015 0506 	ands.w	r5, r5, #6
 800a8d0:	d106      	bne.n	800a8e0 <_printf_common+0x48>
 800a8d2:	f104 0a19 	add.w	sl, r4, #25
 800a8d6:	68e3      	ldr	r3, [r4, #12]
 800a8d8:	6832      	ldr	r2, [r6, #0]
 800a8da:	1a9b      	subs	r3, r3, r2
 800a8dc:	42ab      	cmp	r3, r5
 800a8de:	dc26      	bgt.n	800a92e <_printf_common+0x96>
 800a8e0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a8e4:	6822      	ldr	r2, [r4, #0]
 800a8e6:	3b00      	subs	r3, #0
 800a8e8:	bf18      	it	ne
 800a8ea:	2301      	movne	r3, #1
 800a8ec:	0692      	lsls	r2, r2, #26
 800a8ee:	d42b      	bmi.n	800a948 <_printf_common+0xb0>
 800a8f0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a8f4:	4641      	mov	r1, r8
 800a8f6:	4638      	mov	r0, r7
 800a8f8:	47c8      	blx	r9
 800a8fa:	3001      	adds	r0, #1
 800a8fc:	d01e      	beq.n	800a93c <_printf_common+0xa4>
 800a8fe:	6823      	ldr	r3, [r4, #0]
 800a900:	6922      	ldr	r2, [r4, #16]
 800a902:	f003 0306 	and.w	r3, r3, #6
 800a906:	2b04      	cmp	r3, #4
 800a908:	bf02      	ittt	eq
 800a90a:	68e5      	ldreq	r5, [r4, #12]
 800a90c:	6833      	ldreq	r3, [r6, #0]
 800a90e:	1aed      	subeq	r5, r5, r3
 800a910:	68a3      	ldr	r3, [r4, #8]
 800a912:	bf0c      	ite	eq
 800a914:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a918:	2500      	movne	r5, #0
 800a91a:	4293      	cmp	r3, r2
 800a91c:	bfc4      	itt	gt
 800a91e:	1a9b      	subgt	r3, r3, r2
 800a920:	18ed      	addgt	r5, r5, r3
 800a922:	2600      	movs	r6, #0
 800a924:	341a      	adds	r4, #26
 800a926:	42b5      	cmp	r5, r6
 800a928:	d11a      	bne.n	800a960 <_printf_common+0xc8>
 800a92a:	2000      	movs	r0, #0
 800a92c:	e008      	b.n	800a940 <_printf_common+0xa8>
 800a92e:	2301      	movs	r3, #1
 800a930:	4652      	mov	r2, sl
 800a932:	4641      	mov	r1, r8
 800a934:	4638      	mov	r0, r7
 800a936:	47c8      	blx	r9
 800a938:	3001      	adds	r0, #1
 800a93a:	d103      	bne.n	800a944 <_printf_common+0xac>
 800a93c:	f04f 30ff 	mov.w	r0, #4294967295
 800a940:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a944:	3501      	adds	r5, #1
 800a946:	e7c6      	b.n	800a8d6 <_printf_common+0x3e>
 800a948:	18e1      	adds	r1, r4, r3
 800a94a:	1c5a      	adds	r2, r3, #1
 800a94c:	2030      	movs	r0, #48	@ 0x30
 800a94e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a952:	4422      	add	r2, r4
 800a954:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a958:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a95c:	3302      	adds	r3, #2
 800a95e:	e7c7      	b.n	800a8f0 <_printf_common+0x58>
 800a960:	2301      	movs	r3, #1
 800a962:	4622      	mov	r2, r4
 800a964:	4641      	mov	r1, r8
 800a966:	4638      	mov	r0, r7
 800a968:	47c8      	blx	r9
 800a96a:	3001      	adds	r0, #1
 800a96c:	d0e6      	beq.n	800a93c <_printf_common+0xa4>
 800a96e:	3601      	adds	r6, #1
 800a970:	e7d9      	b.n	800a926 <_printf_common+0x8e>
	...

0800a974 <_printf_i>:
 800a974:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a978:	7e0f      	ldrb	r7, [r1, #24]
 800a97a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a97c:	2f78      	cmp	r7, #120	@ 0x78
 800a97e:	4691      	mov	r9, r2
 800a980:	4680      	mov	r8, r0
 800a982:	460c      	mov	r4, r1
 800a984:	469a      	mov	sl, r3
 800a986:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a98a:	d807      	bhi.n	800a99c <_printf_i+0x28>
 800a98c:	2f62      	cmp	r7, #98	@ 0x62
 800a98e:	d80a      	bhi.n	800a9a6 <_printf_i+0x32>
 800a990:	2f00      	cmp	r7, #0
 800a992:	f000 80d1 	beq.w	800ab38 <_printf_i+0x1c4>
 800a996:	2f58      	cmp	r7, #88	@ 0x58
 800a998:	f000 80b8 	beq.w	800ab0c <_printf_i+0x198>
 800a99c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a9a0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a9a4:	e03a      	b.n	800aa1c <_printf_i+0xa8>
 800a9a6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a9aa:	2b15      	cmp	r3, #21
 800a9ac:	d8f6      	bhi.n	800a99c <_printf_i+0x28>
 800a9ae:	a101      	add	r1, pc, #4	@ (adr r1, 800a9b4 <_printf_i+0x40>)
 800a9b0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a9b4:	0800aa0d 	.word	0x0800aa0d
 800a9b8:	0800aa21 	.word	0x0800aa21
 800a9bc:	0800a99d 	.word	0x0800a99d
 800a9c0:	0800a99d 	.word	0x0800a99d
 800a9c4:	0800a99d 	.word	0x0800a99d
 800a9c8:	0800a99d 	.word	0x0800a99d
 800a9cc:	0800aa21 	.word	0x0800aa21
 800a9d0:	0800a99d 	.word	0x0800a99d
 800a9d4:	0800a99d 	.word	0x0800a99d
 800a9d8:	0800a99d 	.word	0x0800a99d
 800a9dc:	0800a99d 	.word	0x0800a99d
 800a9e0:	0800ab1f 	.word	0x0800ab1f
 800a9e4:	0800aa4b 	.word	0x0800aa4b
 800a9e8:	0800aad9 	.word	0x0800aad9
 800a9ec:	0800a99d 	.word	0x0800a99d
 800a9f0:	0800a99d 	.word	0x0800a99d
 800a9f4:	0800ab41 	.word	0x0800ab41
 800a9f8:	0800a99d 	.word	0x0800a99d
 800a9fc:	0800aa4b 	.word	0x0800aa4b
 800aa00:	0800a99d 	.word	0x0800a99d
 800aa04:	0800a99d 	.word	0x0800a99d
 800aa08:	0800aae1 	.word	0x0800aae1
 800aa0c:	6833      	ldr	r3, [r6, #0]
 800aa0e:	1d1a      	adds	r2, r3, #4
 800aa10:	681b      	ldr	r3, [r3, #0]
 800aa12:	6032      	str	r2, [r6, #0]
 800aa14:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800aa18:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800aa1c:	2301      	movs	r3, #1
 800aa1e:	e09c      	b.n	800ab5a <_printf_i+0x1e6>
 800aa20:	6833      	ldr	r3, [r6, #0]
 800aa22:	6820      	ldr	r0, [r4, #0]
 800aa24:	1d19      	adds	r1, r3, #4
 800aa26:	6031      	str	r1, [r6, #0]
 800aa28:	0606      	lsls	r6, r0, #24
 800aa2a:	d501      	bpl.n	800aa30 <_printf_i+0xbc>
 800aa2c:	681d      	ldr	r5, [r3, #0]
 800aa2e:	e003      	b.n	800aa38 <_printf_i+0xc4>
 800aa30:	0645      	lsls	r5, r0, #25
 800aa32:	d5fb      	bpl.n	800aa2c <_printf_i+0xb8>
 800aa34:	f9b3 5000 	ldrsh.w	r5, [r3]
 800aa38:	2d00      	cmp	r5, #0
 800aa3a:	da03      	bge.n	800aa44 <_printf_i+0xd0>
 800aa3c:	232d      	movs	r3, #45	@ 0x2d
 800aa3e:	426d      	negs	r5, r5
 800aa40:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800aa44:	4858      	ldr	r0, [pc, #352]	@ (800aba8 <_printf_i+0x234>)
 800aa46:	230a      	movs	r3, #10
 800aa48:	e011      	b.n	800aa6e <_printf_i+0xfa>
 800aa4a:	6821      	ldr	r1, [r4, #0]
 800aa4c:	6833      	ldr	r3, [r6, #0]
 800aa4e:	0608      	lsls	r0, r1, #24
 800aa50:	f853 5b04 	ldr.w	r5, [r3], #4
 800aa54:	d402      	bmi.n	800aa5c <_printf_i+0xe8>
 800aa56:	0649      	lsls	r1, r1, #25
 800aa58:	bf48      	it	mi
 800aa5a:	b2ad      	uxthmi	r5, r5
 800aa5c:	2f6f      	cmp	r7, #111	@ 0x6f
 800aa5e:	4852      	ldr	r0, [pc, #328]	@ (800aba8 <_printf_i+0x234>)
 800aa60:	6033      	str	r3, [r6, #0]
 800aa62:	bf14      	ite	ne
 800aa64:	230a      	movne	r3, #10
 800aa66:	2308      	moveq	r3, #8
 800aa68:	2100      	movs	r1, #0
 800aa6a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800aa6e:	6866      	ldr	r6, [r4, #4]
 800aa70:	60a6      	str	r6, [r4, #8]
 800aa72:	2e00      	cmp	r6, #0
 800aa74:	db05      	blt.n	800aa82 <_printf_i+0x10e>
 800aa76:	6821      	ldr	r1, [r4, #0]
 800aa78:	432e      	orrs	r6, r5
 800aa7a:	f021 0104 	bic.w	r1, r1, #4
 800aa7e:	6021      	str	r1, [r4, #0]
 800aa80:	d04b      	beq.n	800ab1a <_printf_i+0x1a6>
 800aa82:	4616      	mov	r6, r2
 800aa84:	fbb5 f1f3 	udiv	r1, r5, r3
 800aa88:	fb03 5711 	mls	r7, r3, r1, r5
 800aa8c:	5dc7      	ldrb	r7, [r0, r7]
 800aa8e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800aa92:	462f      	mov	r7, r5
 800aa94:	42bb      	cmp	r3, r7
 800aa96:	460d      	mov	r5, r1
 800aa98:	d9f4      	bls.n	800aa84 <_printf_i+0x110>
 800aa9a:	2b08      	cmp	r3, #8
 800aa9c:	d10b      	bne.n	800aab6 <_printf_i+0x142>
 800aa9e:	6823      	ldr	r3, [r4, #0]
 800aaa0:	07df      	lsls	r7, r3, #31
 800aaa2:	d508      	bpl.n	800aab6 <_printf_i+0x142>
 800aaa4:	6923      	ldr	r3, [r4, #16]
 800aaa6:	6861      	ldr	r1, [r4, #4]
 800aaa8:	4299      	cmp	r1, r3
 800aaaa:	bfde      	ittt	le
 800aaac:	2330      	movle	r3, #48	@ 0x30
 800aaae:	f806 3c01 	strble.w	r3, [r6, #-1]
 800aab2:	f106 36ff 	addle.w	r6, r6, #4294967295
 800aab6:	1b92      	subs	r2, r2, r6
 800aab8:	6122      	str	r2, [r4, #16]
 800aaba:	f8cd a000 	str.w	sl, [sp]
 800aabe:	464b      	mov	r3, r9
 800aac0:	aa03      	add	r2, sp, #12
 800aac2:	4621      	mov	r1, r4
 800aac4:	4640      	mov	r0, r8
 800aac6:	f7ff fee7 	bl	800a898 <_printf_common>
 800aaca:	3001      	adds	r0, #1
 800aacc:	d14a      	bne.n	800ab64 <_printf_i+0x1f0>
 800aace:	f04f 30ff 	mov.w	r0, #4294967295
 800aad2:	b004      	add	sp, #16
 800aad4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aad8:	6823      	ldr	r3, [r4, #0]
 800aada:	f043 0320 	orr.w	r3, r3, #32
 800aade:	6023      	str	r3, [r4, #0]
 800aae0:	4832      	ldr	r0, [pc, #200]	@ (800abac <_printf_i+0x238>)
 800aae2:	2778      	movs	r7, #120	@ 0x78
 800aae4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800aae8:	6823      	ldr	r3, [r4, #0]
 800aaea:	6831      	ldr	r1, [r6, #0]
 800aaec:	061f      	lsls	r7, r3, #24
 800aaee:	f851 5b04 	ldr.w	r5, [r1], #4
 800aaf2:	d402      	bmi.n	800aafa <_printf_i+0x186>
 800aaf4:	065f      	lsls	r7, r3, #25
 800aaf6:	bf48      	it	mi
 800aaf8:	b2ad      	uxthmi	r5, r5
 800aafa:	6031      	str	r1, [r6, #0]
 800aafc:	07d9      	lsls	r1, r3, #31
 800aafe:	bf44      	itt	mi
 800ab00:	f043 0320 	orrmi.w	r3, r3, #32
 800ab04:	6023      	strmi	r3, [r4, #0]
 800ab06:	b11d      	cbz	r5, 800ab10 <_printf_i+0x19c>
 800ab08:	2310      	movs	r3, #16
 800ab0a:	e7ad      	b.n	800aa68 <_printf_i+0xf4>
 800ab0c:	4826      	ldr	r0, [pc, #152]	@ (800aba8 <_printf_i+0x234>)
 800ab0e:	e7e9      	b.n	800aae4 <_printf_i+0x170>
 800ab10:	6823      	ldr	r3, [r4, #0]
 800ab12:	f023 0320 	bic.w	r3, r3, #32
 800ab16:	6023      	str	r3, [r4, #0]
 800ab18:	e7f6      	b.n	800ab08 <_printf_i+0x194>
 800ab1a:	4616      	mov	r6, r2
 800ab1c:	e7bd      	b.n	800aa9a <_printf_i+0x126>
 800ab1e:	6833      	ldr	r3, [r6, #0]
 800ab20:	6825      	ldr	r5, [r4, #0]
 800ab22:	6961      	ldr	r1, [r4, #20]
 800ab24:	1d18      	adds	r0, r3, #4
 800ab26:	6030      	str	r0, [r6, #0]
 800ab28:	062e      	lsls	r6, r5, #24
 800ab2a:	681b      	ldr	r3, [r3, #0]
 800ab2c:	d501      	bpl.n	800ab32 <_printf_i+0x1be>
 800ab2e:	6019      	str	r1, [r3, #0]
 800ab30:	e002      	b.n	800ab38 <_printf_i+0x1c4>
 800ab32:	0668      	lsls	r0, r5, #25
 800ab34:	d5fb      	bpl.n	800ab2e <_printf_i+0x1ba>
 800ab36:	8019      	strh	r1, [r3, #0]
 800ab38:	2300      	movs	r3, #0
 800ab3a:	6123      	str	r3, [r4, #16]
 800ab3c:	4616      	mov	r6, r2
 800ab3e:	e7bc      	b.n	800aaba <_printf_i+0x146>
 800ab40:	6833      	ldr	r3, [r6, #0]
 800ab42:	1d1a      	adds	r2, r3, #4
 800ab44:	6032      	str	r2, [r6, #0]
 800ab46:	681e      	ldr	r6, [r3, #0]
 800ab48:	6862      	ldr	r2, [r4, #4]
 800ab4a:	2100      	movs	r1, #0
 800ab4c:	4630      	mov	r0, r6
 800ab4e:	f7f5 fb6f 	bl	8000230 <memchr>
 800ab52:	b108      	cbz	r0, 800ab58 <_printf_i+0x1e4>
 800ab54:	1b80      	subs	r0, r0, r6
 800ab56:	6060      	str	r0, [r4, #4]
 800ab58:	6863      	ldr	r3, [r4, #4]
 800ab5a:	6123      	str	r3, [r4, #16]
 800ab5c:	2300      	movs	r3, #0
 800ab5e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ab62:	e7aa      	b.n	800aaba <_printf_i+0x146>
 800ab64:	6923      	ldr	r3, [r4, #16]
 800ab66:	4632      	mov	r2, r6
 800ab68:	4649      	mov	r1, r9
 800ab6a:	4640      	mov	r0, r8
 800ab6c:	47d0      	blx	sl
 800ab6e:	3001      	adds	r0, #1
 800ab70:	d0ad      	beq.n	800aace <_printf_i+0x15a>
 800ab72:	6823      	ldr	r3, [r4, #0]
 800ab74:	079b      	lsls	r3, r3, #30
 800ab76:	d413      	bmi.n	800aba0 <_printf_i+0x22c>
 800ab78:	68e0      	ldr	r0, [r4, #12]
 800ab7a:	9b03      	ldr	r3, [sp, #12]
 800ab7c:	4298      	cmp	r0, r3
 800ab7e:	bfb8      	it	lt
 800ab80:	4618      	movlt	r0, r3
 800ab82:	e7a6      	b.n	800aad2 <_printf_i+0x15e>
 800ab84:	2301      	movs	r3, #1
 800ab86:	4632      	mov	r2, r6
 800ab88:	4649      	mov	r1, r9
 800ab8a:	4640      	mov	r0, r8
 800ab8c:	47d0      	blx	sl
 800ab8e:	3001      	adds	r0, #1
 800ab90:	d09d      	beq.n	800aace <_printf_i+0x15a>
 800ab92:	3501      	adds	r5, #1
 800ab94:	68e3      	ldr	r3, [r4, #12]
 800ab96:	9903      	ldr	r1, [sp, #12]
 800ab98:	1a5b      	subs	r3, r3, r1
 800ab9a:	42ab      	cmp	r3, r5
 800ab9c:	dcf2      	bgt.n	800ab84 <_printf_i+0x210>
 800ab9e:	e7eb      	b.n	800ab78 <_printf_i+0x204>
 800aba0:	2500      	movs	r5, #0
 800aba2:	f104 0619 	add.w	r6, r4, #25
 800aba6:	e7f5      	b.n	800ab94 <_printf_i+0x220>
 800aba8:	0800ad59 	.word	0x0800ad59
 800abac:	0800ad6a 	.word	0x0800ad6a

0800abb0 <memmove>:
 800abb0:	4288      	cmp	r0, r1
 800abb2:	b510      	push	{r4, lr}
 800abb4:	eb01 0402 	add.w	r4, r1, r2
 800abb8:	d902      	bls.n	800abc0 <memmove+0x10>
 800abba:	4284      	cmp	r4, r0
 800abbc:	4623      	mov	r3, r4
 800abbe:	d807      	bhi.n	800abd0 <memmove+0x20>
 800abc0:	1e43      	subs	r3, r0, #1
 800abc2:	42a1      	cmp	r1, r4
 800abc4:	d008      	beq.n	800abd8 <memmove+0x28>
 800abc6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800abca:	f803 2f01 	strb.w	r2, [r3, #1]!
 800abce:	e7f8      	b.n	800abc2 <memmove+0x12>
 800abd0:	4402      	add	r2, r0
 800abd2:	4601      	mov	r1, r0
 800abd4:	428a      	cmp	r2, r1
 800abd6:	d100      	bne.n	800abda <memmove+0x2a>
 800abd8:	bd10      	pop	{r4, pc}
 800abda:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800abde:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800abe2:	e7f7      	b.n	800abd4 <memmove+0x24>

0800abe4 <_sbrk_r>:
 800abe4:	b538      	push	{r3, r4, r5, lr}
 800abe6:	4d06      	ldr	r5, [pc, #24]	@ (800ac00 <_sbrk_r+0x1c>)
 800abe8:	2300      	movs	r3, #0
 800abea:	4604      	mov	r4, r0
 800abec:	4608      	mov	r0, r1
 800abee:	602b      	str	r3, [r5, #0]
 800abf0:	f7f6 f820 	bl	8000c34 <_sbrk>
 800abf4:	1c43      	adds	r3, r0, #1
 800abf6:	d102      	bne.n	800abfe <_sbrk_r+0x1a>
 800abf8:	682b      	ldr	r3, [r5, #0]
 800abfa:	b103      	cbz	r3, 800abfe <_sbrk_r+0x1a>
 800abfc:	6023      	str	r3, [r4, #0]
 800abfe:	bd38      	pop	{r3, r4, r5, pc}
 800ac00:	20001fe4 	.word	0x20001fe4

0800ac04 <memcpy>:
 800ac04:	440a      	add	r2, r1
 800ac06:	4291      	cmp	r1, r2
 800ac08:	f100 33ff 	add.w	r3, r0, #4294967295
 800ac0c:	d100      	bne.n	800ac10 <memcpy+0xc>
 800ac0e:	4770      	bx	lr
 800ac10:	b510      	push	{r4, lr}
 800ac12:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ac16:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ac1a:	4291      	cmp	r1, r2
 800ac1c:	d1f9      	bne.n	800ac12 <memcpy+0xe>
 800ac1e:	bd10      	pop	{r4, pc}

0800ac20 <_realloc_r>:
 800ac20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ac24:	4607      	mov	r7, r0
 800ac26:	4614      	mov	r4, r2
 800ac28:	460d      	mov	r5, r1
 800ac2a:	b921      	cbnz	r1, 800ac36 <_realloc_r+0x16>
 800ac2c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ac30:	4611      	mov	r1, r2
 800ac32:	f7ff bc4d 	b.w	800a4d0 <_malloc_r>
 800ac36:	b92a      	cbnz	r2, 800ac44 <_realloc_r+0x24>
 800ac38:	f7ff fbde 	bl	800a3f8 <_free_r>
 800ac3c:	4625      	mov	r5, r4
 800ac3e:	4628      	mov	r0, r5
 800ac40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ac44:	f000 f81a 	bl	800ac7c <_malloc_usable_size_r>
 800ac48:	4284      	cmp	r4, r0
 800ac4a:	4606      	mov	r6, r0
 800ac4c:	d802      	bhi.n	800ac54 <_realloc_r+0x34>
 800ac4e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ac52:	d8f4      	bhi.n	800ac3e <_realloc_r+0x1e>
 800ac54:	4621      	mov	r1, r4
 800ac56:	4638      	mov	r0, r7
 800ac58:	f7ff fc3a 	bl	800a4d0 <_malloc_r>
 800ac5c:	4680      	mov	r8, r0
 800ac5e:	b908      	cbnz	r0, 800ac64 <_realloc_r+0x44>
 800ac60:	4645      	mov	r5, r8
 800ac62:	e7ec      	b.n	800ac3e <_realloc_r+0x1e>
 800ac64:	42b4      	cmp	r4, r6
 800ac66:	4622      	mov	r2, r4
 800ac68:	4629      	mov	r1, r5
 800ac6a:	bf28      	it	cs
 800ac6c:	4632      	movcs	r2, r6
 800ac6e:	f7ff ffc9 	bl	800ac04 <memcpy>
 800ac72:	4629      	mov	r1, r5
 800ac74:	4638      	mov	r0, r7
 800ac76:	f7ff fbbf 	bl	800a3f8 <_free_r>
 800ac7a:	e7f1      	b.n	800ac60 <_realloc_r+0x40>

0800ac7c <_malloc_usable_size_r>:
 800ac7c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ac80:	1f18      	subs	r0, r3, #4
 800ac82:	2b00      	cmp	r3, #0
 800ac84:	bfbc      	itt	lt
 800ac86:	580b      	ldrlt	r3, [r1, r0]
 800ac88:	18c0      	addlt	r0, r0, r3
 800ac8a:	4770      	bx	lr

0800ac8c <_init>:
 800ac8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac8e:	bf00      	nop
 800ac90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ac92:	bc08      	pop	{r3}
 800ac94:	469e      	mov	lr, r3
 800ac96:	4770      	bx	lr

0800ac98 <_fini>:
 800ac98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac9a:	bf00      	nop
 800ac9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ac9e:	bc08      	pop	{r3}
 800aca0:	469e      	mov	lr, r3
 800aca2:	4770      	bx	lr
