# Lab_A01_group_3

## PROJECT OVERVIEW
####    This project consist of building an ALU, register and FSM. This ALU should have the basic functionality of an ALU and will be tested on an FPJA.