// Seed: 1959974584
module module_0 #(
    parameter id_4 = 32'd6,
    parameter id_8 = 32'd51
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9
);
  inout wire id_9;
  inout wire _id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire _id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire [-1 'b0 : id_8] id_10;
  logic [1 : id_4] id_11 = id_4;
  localparam id_12 = 1;
  wire id_13;
  wire [id_4 : -1] id_14;
endmodule
module module_1 #(
    parameter id_0 = 32'd76,
    parameter id_5 = 32'd9,
    parameter id_7 = 32'd73
) (
    input tri _id_0#(.id_2(1))
);
  parameter id_3 = -1 - 1 == 1;
  assign id_2 = id_0 == id_3;
  assign id_2 = id_2;
  id_4 :
  assert property (@((id_3) or posedge -1) 1)
  else;
  parameter id_5 = id_3;
  wire id_6;
  ;
  logic [id_5 : ""] _id_7;
  ;
  logic [-1 : -1  ?  -1 : id_0  &  1] id_8 = -1;
  assign id_4 = 1 == 1;
  module_0 modCall_1 (
      id_6,
      id_2,
      id_2,
      id_5,
      id_2,
      id_2,
      id_6,
      id_5,
      id_8
  );
  wire id_9;
  always_comb @(posedge -1 or posedge id_3[id_7] ^ 1) begin : LABEL_0
    id_4 = id_7;
  end
  always_ff id_4 = 1;
  wire [1 : -1] id_10;
  uwire id_11;
  assign id_2  = -1;
  assign id_4  = id_7;
  assign id_11 = 1;
endmodule
