<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 205.861 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5301]" key="HLS 207-5301" tag="" content="unused parameter &apos;output&apos;: /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../axi_utils.hpp:257:26" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5301]" key="HLS 207-5301" tag="" content="unused parameter &apos;word&apos;: /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../axi_utils.hpp:257:47" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5301]" key="HLS 207-5301" tag="" content="unused parameter &apos;output&apos;: /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../axi_utils.hpp:272:28" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5301]" key="HLS 207-5301" tag="" content="unused parameter &apos;data&apos;: /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../axi_utils.hpp:272:48" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5301]" key="HLS 207-5301" tag="" content="unused parameter &apos;output&apos;: /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../axi_utils.hpp:285:28" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5301]" key="HLS 207-5301" tag="" content="unused parameter &apos;word&apos;: /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../axi_utils.hpp:285:49" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5301]" key="HLS 207-5301" tag="" content="unused parameter &apos;output&apos;: /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../axi_utils.hpp:300:28" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5301]" key="HLS 207-5301" tag="" content="unused parameter &apos;word&apos;: /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../axi_utils.hpp:300:59" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5301]" key="HLS 207-5301" tag="" content="unused parameter &apos;d&apos;: /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../axi_utils.hpp:476:20" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5301]" key="HLS 207-5301" tag="" content="unused parameter &apos;s&apos;: /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../axi_utils.hpp:476:26" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5527]" key="HLS 207-5527" tag="" content="unexpected pragma parameter &apos;compact&apos;: /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:510:43" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5527]" key="HLS 207-5527" tag="" content="unexpected pragma parameter &apos;compact&apos;: /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:511:48" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5527]" key="HLS 207-5527" tag="" content="unexpected pragma parameter &apos;compact&apos;: /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:512:47" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5527]" key="HLS 207-5527" tag="" content="unexpected pragma parameter &apos;compact&apos;: /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:513:51" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5527]" key="HLS 207-5527" tag="" content="unexpected pragma parameter &apos;compact&apos;: /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:514:46" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5527]" key="HLS 207-5527" tag="" content="unexpected pragma parameter &apos;compact&apos;: /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:515:44" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../ipv4/ipv4_utils.cpp&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5301]" key="HLS 207-5301" tag="" content="unused parameter &apos;output&apos;: /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../ipv4/../axi_utils.hpp:257:26" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5301]" key="HLS 207-5301" tag="" content="unused parameter &apos;word&apos;: /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../ipv4/../axi_utils.hpp:257:47" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5301]" key="HLS 207-5301" tag="" content="unused parameter &apos;output&apos;: /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../ipv4/../axi_utils.hpp:272:28" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5301]" key="HLS 207-5301" tag="" content="unused parameter &apos;data&apos;: /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../ipv4/../axi_utils.hpp:272:48" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5301]" key="HLS 207-5301" tag="" content="unused parameter &apos;output&apos;: /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../ipv4/../axi_utils.hpp:285:28" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5301]" key="HLS 207-5301" tag="" content="unused parameter &apos;word&apos;: /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../ipv4/../axi_utils.hpp:285:49" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5301]" key="HLS 207-5301" tag="" content="unused parameter &apos;output&apos;: /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../ipv4/../axi_utils.hpp:300:28" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5301]" key="HLS 207-5301" tag="" content="unused parameter &apos;word&apos;: /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../ipv4/../axi_utils.hpp:300:59" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5301]" key="HLS 207-5301" tag="" content="unused parameter &apos;d&apos;: /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../ipv4/../axi_utils.hpp:476:20" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5301]" key="HLS 207-5301" tag="" content="unused parameter &apos;s&apos;: /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../ipv4/../axi_utils.hpp:476:26" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../axi_utils.cpp&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5301]" key="HLS 207-5301" tag="" content="unused parameter &apos;output&apos;: /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../axi_utils.hpp:257:26" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5301]" key="HLS 207-5301" tag="" content="unused parameter &apos;word&apos;: /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../axi_utils.hpp:257:47" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5301]" key="HLS 207-5301" tag="" content="unused parameter &apos;output&apos;: /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../axi_utils.hpp:272:28" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5301]" key="HLS 207-5301" tag="" content="unused parameter &apos;data&apos;: /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../axi_utils.hpp:272:48" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5301]" key="HLS 207-5301" tag="" content="unused parameter &apos;output&apos;: /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../axi_utils.hpp:285:28" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5301]" key="HLS 207-5301" tag="" content="unused parameter &apos;word&apos;: /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../axi_utils.hpp:285:49" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5301]" key="HLS 207-5301" tag="" content="unused parameter &apos;output&apos;: /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../axi_utils.hpp:300:28" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5301]" key="HLS 207-5301" tag="" content="unused parameter &apos;word&apos;: /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../axi_utils.hpp:300:59" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5301]" key="HLS 207-5301" tag="" content="unused parameter &apos;d&apos;: /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../axi_utils.hpp:476:20" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5301]" key="HLS 207-5301" tag="" content="unused parameter &apos;s&apos;: /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../axi_utils.hpp:476:26" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 23.72 seconds. CPU system time: 1.77 seconds. Elapsed time: 26.63 seconds; current allocated memory: 208.456 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vivado&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;::get_user_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::empty()&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:267:60)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;::get_dest_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::empty()&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:268:61)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;::get_id_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::empty()&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:268:45)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;::get_user_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::read()&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:293:50)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;::get_dest_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::read()&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:296:25)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;::get_id_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::read()&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:67)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;::get_user_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::read()&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:36)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;::get_dest_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::read()&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:39)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;::get_id_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::read()&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::empty()&apos; into &apos;void convert_axis_to_net_axis&lt;512&gt;(hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../axi_utils.hpp:101:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::write(net_axis&lt;512&gt; const&amp;)&apos; into &apos;void convert_axis_to_net_axis&lt;512&gt;(hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../axi_utils.hpp:107:10)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::read()&apos; into &apos;void convert_axis_to_net_axis&lt;512&gt;(hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../axi_utils.hpp:103:21)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::read(net_axis&lt;512&gt;&amp;)&apos; into &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::read()&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;::get_user_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::write(hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt; const&amp;)&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;::get_dest_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::write(hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt; const&amp;)&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;::get_id_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::write(hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt; const&amp;)&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;::get_user_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::write(hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt; const&amp;)&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;::get_dest_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::write(hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt; const&amp;)&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;::get_id_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::write(hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt; const&amp;)&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::empty() const&apos; into &apos;void convert_net_axis_to_axis&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../axi_utils.hpp:81:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::write(hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt; const&amp;)&apos; into &apos;void convert_net_axis_to_axis&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../axi_utils.hpp:87:10)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::read()&apos; into &apos;void convert_net_axis_to_axis&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../axi_utils.hpp:83:21)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::empty() const&apos; into &apos;void detect_eth_protocol&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:47:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;packetHeader&lt;512, 112&gt;::clear()&apos; into &apos;void detect_eth_protocol&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:64:11)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::write(net_axis&lt;512&gt; const&amp;)&apos; into &apos;void detect_eth_protocol&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:61:11)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::read()&apos; into &apos;void detect_eth_protocol&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:49:33)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;::write(ap_uint&lt;16&gt; const&amp;)&apos; into &apos;void detect_eth_protocol&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:56:18)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;::read(ap_uint&lt;16&gt;&amp;)&apos; into &apos;hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;::read()&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::write(net_axis&lt;512&gt; const&amp;)&apos; into &apos;void route_by_eth_protocol&lt;512&gt;(hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:122:17)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::write(net_axis&lt;512&gt; const&amp;)&apos; into &apos;void route_by_eth_protocol&lt;512&gt;(hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:118:15)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::write(net_axis&lt;512&gt; const&amp;)&apos; into &apos;void route_by_eth_protocol&lt;512&gt;(hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:114:16)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::read()&apos; into &apos;void route_by_eth_protocol&lt;512&gt;(hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:111:34)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::empty() const&apos; into &apos;void route_by_eth_protocol&lt;512&gt;(hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:109:15)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::write(net_axis&lt;512&gt; const&amp;)&apos; into &apos;void route_by_eth_protocol&lt;512&gt;(hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:100:17)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::write(net_axis&lt;512&gt; const&amp;)&apos; into &apos;void route_by_eth_protocol&lt;512&gt;(hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:96:15)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::write(net_axis&lt;512&gt; const&amp;)&apos; into &apos;void route_by_eth_protocol&lt;512&gt;(hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:92:16)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::read()&apos; into &apos;void route_by_eth_protocol&lt;512&gt;(hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:89:34)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;::read()&apos; into &apos;void route_by_eth_protocol&lt;512&gt;(hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:88:36)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::empty() const&apos; into &apos;void route_by_eth_protocol&lt;512&gt;(hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:86:43)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;::empty() const&apos; into &apos;void route_by_eth_protocol&lt;512&gt;(hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:86:24)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::write(net_axis&lt;512&gt; const&amp;)&apos; into &apos;void ip_handler_rshiftWordByOctet&lt;net_axis&lt;512&gt;, 512, 1&gt;(unsigned short, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../axi_utils.hpp:1371:10)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::write(net_axis&lt;512&gt; const&amp;)&apos; into &apos;void ip_handler_rshiftWordByOctet&lt;net_axis&lt;512&gt;, 512, 1&gt;(unsigned short, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../axi_utils.hpp:1345:12)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::read(net_axis&lt;512&gt;&amp;)&apos; into &apos;void ip_handler_rshiftWordByOctet&lt;net_axis&lt;512&gt;, 512, 1&gt;(unsigned short, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../axi_utils.hpp:1325:10)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::empty() const&apos; into &apos;void ip_handler_rshiftWordByOctet&lt;net_axis&lt;512&gt;, 512, 1&gt;(unsigned short, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../axi_utils.hpp:1323:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::write(net_axis&lt;512&gt; const&amp;)&apos; into &apos;void ip_handler_rshiftWordByOctet&lt;net_axis&lt;512&gt;, 512, 3&gt;(unsigned short, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../axi_utils.hpp:1371:10)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::write(net_axis&lt;512&gt; const&amp;)&apos; into &apos;void ip_handler_rshiftWordByOctet&lt;net_axis&lt;512&gt;, 512, 3&gt;(unsigned short, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../axi_utils.hpp:1345:12)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::read(net_axis&lt;512&gt;&amp;)&apos; into &apos;void ip_handler_rshiftWordByOctet&lt;net_axis&lt;512&gt;, 512, 3&gt;(unsigned short, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../axi_utils.hpp:1325:10)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::empty() const&apos; into &apos;void ip_handler_rshiftWordByOctet&lt;net_axis&lt;512&gt;, 512, 3&gt;(unsigned short, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../axi_utils.hpp:1323:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::empty() const&apos; into &apos;void extract_ip_meta&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;, ap_uint&lt;32&gt;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:147:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;packetHeader&lt;512, 160&gt;::clear()&apos; into &apos;void extract_ip_meta&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;, ap_uint&lt;32&gt;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:165:11)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;::write(ap_uint&lt;8&gt; const&amp;)&apos; into &apos;void extract_ip_meta&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;, ap_uint&lt;32&gt;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:157:17)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::read()&apos; into &apos;void extract_ip_meta&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;, ap_uint&lt;32&gt;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:149:37)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;bool, 0&gt;::write(bool const&amp;)&apos; into &apos;void extract_ip_meta&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;, ap_uint&lt;32&gt;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:156:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::write(net_axis&lt;512&gt; const&amp;)&apos; into &apos;void extract_ip_meta&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;, ap_uint&lt;32&gt;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:151:11)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::empty() const&apos; into &apos;ip_handler_compute_ipv4_checksum(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;subSums&lt;32&gt;, 0&gt;&amp;, bool)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../ipv4/ipv4_utils.cpp:540:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;subSums&lt;32&gt;, 0&gt;::write(subSums&lt;32&gt; const&amp;)&apos; into &apos;ip_handler_compute_ipv4_checksum(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;subSums&lt;32&gt;, 0&gt;&amp;, bool)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../ipv4/ipv4_utils.cpp:562:18)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::read()&apos; into &apos;ip_handler_compute_ipv4_checksum(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;subSums&lt;32&gt;, 0&gt;&amp;, bool)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../ipv4/ipv4_utils.cpp:542:35)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::write(net_axis&lt;512&gt; const&amp;)&apos; into &apos;ip_handler_compute_ipv4_checksum(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;subSums&lt;32&gt;, 0&gt;&amp;, bool)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../ipv4/ipv4_utils.cpp:543:11)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;subSums&lt;32&gt;, 0&gt;::read(subSums&lt;32&gt;&amp;)&apos; into &apos;hls::stream&lt;subSums&lt;32&gt;, 0&gt;::read()&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;subSums&lt;32&gt;, 0&gt;::empty() const&apos; into &apos;void ip_handler_check_ipv4_checksum&lt;32&gt;(hls::stream&lt;subSums&lt;32&gt;, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:432:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;bool, 0&gt;::write(bool const&amp;)&apos; into &apos;void ip_handler_check_ipv4_checksum&lt;32&gt;(hls::stream&lt;subSums&lt;32&gt;, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:475:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;subSums&lt;32&gt;, 0&gt;::read()&apos; into &apos;void ip_handler_check_ipv4_checksum&lt;32&gt;(hls::stream&lt;subSums&lt;32&gt;, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:434:42)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;bool, 0&gt;::read(bool&amp;)&apos; into &apos;hls::stream&lt;bool, 0&gt;::read()&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;bool, 0&gt;::empty() const&apos; into &apos;void ip_invalid_dropper&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:191:28)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::read()&apos; into &apos;void ip_invalid_dropper&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:223:38)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::empty() const&apos; into &apos;void ip_invalid_dropper&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:221:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::write(net_axis&lt;512&gt; const&amp;)&apos; into &apos;void ip_invalid_dropper&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:213:12)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::read()&apos; into &apos;void ip_invalid_dropper&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:212:38)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::empty() const&apos; into &apos;void ip_invalid_dropper&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:210:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;bool, 0&gt;::write(bool const&amp;)&apos; into &apos;void ip_invalid_dropper&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:204:22)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;bool, 0&gt;::write(bool const&amp;)&apos; into &apos;void ip_invalid_dropper&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:198:22)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;bool, 0&gt;::read()&apos; into &apos;void ip_invalid_dropper&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:194:47)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;bool, 0&gt;::read()&apos; into &apos;void ip_invalid_dropper&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:193:45)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;bool, 0&gt;::empty() const&apos; into &apos;void ip_invalid_dropper&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:191:61)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::empty() const&apos; into &apos;cut_length(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:305:15)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::write(net_axis&lt;512&gt; const&amp;)&apos; into &apos;cut_length(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:329:12)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::read()&apos; into &apos;cut_length(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:328:36)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::empty() const&apos; into &apos;cut_length(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:326:15)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::write(net_axis&lt;512&gt; const&amp;)&apos; into &apos;cut_length(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:322:12)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::read()&apos; into &apos;cut_length(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:307:36)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;::read(ap_uint&lt;8&gt;&amp;)&apos; into &apos;hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;::read()&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;::empty() const&apos; into &apos;void detect_ipv4_protocol&lt;512&gt;(hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:361:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::write(net_axis&lt;512&gt; const&amp;)&apos; into &apos;void detect_ipv4_protocol&lt;512&gt;(hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:385:16)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::write(net_axis&lt;512&gt; const&amp;)&apos; into &apos;void detect_ipv4_protocol&lt;512&gt;(hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:382:16)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::write(net_axis&lt;512&gt; const&amp;)&apos; into &apos;void detect_ipv4_protocol&lt;512&gt;(hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:379:17)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::read()&apos; into &apos;void detect_ipv4_protocol&lt;512&gt;(hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:374:38)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::empty() const&apos; into &apos;void detect_ipv4_protocol&lt;512&gt;(hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:372:15)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;bool, 0&gt;::read()&apos; into &apos;void detect_ipv4_protocol&lt;512&gt;(hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:364:29)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;::read()&apos; into &apos;void detect_ipv4_protocol&lt;512&gt;(hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:363:36)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;bool, 0&gt;::empty() const&apos; into &apos;void detect_ipv4_protocol&lt;512&gt;(hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:361:47)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::write(net_axis&lt;512&gt; const&amp;)&apos; into &apos;void detect_ipv6_protocol&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:446:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::write(net_axis&lt;512&gt; const&amp;)&apos; into &apos;void detect_ipv6_protocol&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:442:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::read()&apos; into &apos;void detect_ipv6_protocol&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:439:38)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::empty() const&apos; into &apos;void detect_ipv6_protocol&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:437:15)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::write(net_axis&lt;512&gt; const&amp;)&apos; into &apos;void detect_ipv6_protocol&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:427:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::write(net_axis&lt;512&gt; const&amp;)&apos; into &apos;void detect_ipv6_protocol&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:423:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::read()&apos; into &apos;void detect_ipv6_protocol&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:414:38)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::empty() const&apos; into &apos;void detect_ipv6_protocol&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:411:15)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::empty() const&apos; into &apos;void ip_handler_duplicate_stream&lt;net_axis&lt;512&gt; &gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../axi_utils.hpp:1059:10)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::write(net_axis&lt;512&gt; const&amp;)&apos; into &apos;void ip_handler_duplicate_stream&lt;net_axis&lt;512&gt; &gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../axi_utils.hpp:1063:8)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::write(net_axis&lt;512&gt; const&amp;)&apos; into &apos;void ip_handler_duplicate_stream&lt;net_axis&lt;512&gt; &gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../axi_utils.hpp:1062:8)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::read()&apos; into &apos;void ip_handler_duplicate_stream&lt;net_axis&lt;512&gt; &gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../axi_utils.hpp:1061:15)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;::stream(char const*)&apos; into &apos;void ip_handler&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, ap_uint&lt;32&gt;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:479:35)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::stream(char const*)&apos; into &apos;void ip_handler&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, ap_uint&lt;32&gt;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:480:39)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::stream(char const*)&apos; into &apos;void ip_handler&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, ap_uint&lt;32&gt;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:481:39)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::stream(char const*)&apos; into &apos;void ip_handler&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, ap_uint&lt;32&gt;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:482:39)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::stream(char const*)&apos; into &apos;void ip_handler&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, ap_uint&lt;32&gt;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:484:39)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::stream(char const*)&apos; into &apos;void ip_handler&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, ap_uint&lt;32&gt;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:485:39)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::stream(char const*)&apos; into &apos;void ip_handler&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, ap_uint&lt;32&gt;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:486:39)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::stream(char const*)&apos; into &apos;void ip_handler&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, ap_uint&lt;32&gt;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:487:39)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::stream(char const*)&apos; into &apos;void ip_handler&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, ap_uint&lt;32&gt;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:488:39)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::stream(char const*)&apos; into &apos;void ip_handler&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, ap_uint&lt;32&gt;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:489:39)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;subSums&lt;32&gt;, 0&gt;::stream(char const*)&apos; into &apos;void ip_handler&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, ap_uint&lt;32&gt;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:490:41)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;bool, 0&gt;::stream(char const*)&apos; into &apos;void ip_handler&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, ap_uint&lt;32&gt;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:491:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;bool, 0&gt;::stream(char const*)&apos; into &apos;void ip_handler&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, ap_uint&lt;32&gt;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:492:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;::stream(char const*)&apos; into &apos;void ip_handler&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, ap_uint&lt;32&gt;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:519:34)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::stream(char const*)&apos; into &apos;void ip_handler&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, ap_uint&lt;32&gt;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:517:39)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;bool, 0&gt;::stream(char const*)&apos; into &apos;void ip_handler&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, ap_uint&lt;32&gt;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:493:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::stream()&apos; into &apos;ip_handler_top(hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, ap_uint&lt;32&gt;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:575:44)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;void ip_handler&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, ap_uint&lt;32&gt;)&apos; into &apos;ip_handler_top(hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, ap_uint&lt;32&gt;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:616:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::stream()&apos; into &apos;ip_handler_top(hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, ap_uint&lt;32&gt;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:577:44)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::stream()&apos; into &apos;ip_handler_top(hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, ap_uint&lt;32&gt;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:579:44)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::stream()&apos; into &apos;ip_handler_top(hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, ap_uint&lt;32&gt;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:581:44)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::stream()&apos; into &apos;ip_handler_top(hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, ap_uint&lt;32&gt;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:583:44)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::stream()&apos; into &apos;ip_handler_top(hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, ap_uint&lt;32&gt;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:585:44)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::stream()&apos; into &apos;ip_handler_top(hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, ap_uint&lt;32&gt;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:587:44)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;net_axis&lt;512&gt;, 0&gt;::stream()&apos; into &apos;ip_handler_top(hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, ap_uint&lt;32&gt;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:589:44)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_568_2&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../ipv4/ipv4_utils.cpp:568:22) in function &apos;ip_handler_compute_ipv4_checksum&apos; completely with a factor of 32 (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../ipv4/ipv4_utils.cpp:568:22)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_549_1&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../ipv4/ipv4_utils.cpp:549:22) in function &apos;ip_handler_compute_ipv4_checksum&apos; completely with a factor of 32 (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../ipv4/ipv4_utils.cpp:549:22)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_458_3&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:458:22) in function &apos;ip_handler_check_ipv4_checksum&lt;32&gt;&apos; completely with a factor of 4 (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:458:22)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_448_2&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:448:22) in function &apos;ip_handler_check_ipv4_checksum&lt;32&gt;&apos; completely with a factor of 8 (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:448:22)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_438_1&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:438:22) in function &apos;ip_handler_check_ipv4_checksum&lt;32&gt;&apos; completely with a factor of 16 (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:438:22)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_135_1&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../axi_utils.hpp:135:20) in function &apos;reverse&lt;16&gt;&apos; completely with a factor of 2 (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../axi_utils.hpp:135:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_135_1&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../axi_utils.hpp:135:20) in function &apos;reverse&lt;16&gt;&apos; completely with a factor of 2 (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../axi_utils.hpp:135:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;ap_uint&lt;16&gt; reverse&lt;16&gt;(ap_uint&lt;16&gt; const&amp;) (.3.15.21.27)&apos; into &apos;ethHeader&lt;512&gt;::getEthertype()&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../ethernet/ethernet.hpp:57:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;packetHeader&lt;512, 112&gt;::parseWord(ap_uint&lt;512&gt;&amp;)&apos; into &apos;void detect_eth_protocol&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:40:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;packetHeader&lt;512, 112&gt;::isReady()&apos; into &apos;void detect_eth_protocol&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:40:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;ethHeader&lt;512&gt;::getEthertype()&apos; into &apos;void detect_eth_protocol&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:40:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;packetHeader&lt;512, 160&gt;::packetHeader()&apos; into &apos;ipv4Header&lt;512&gt;::ipv4Header()&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../ipv4/ipv4.hpp:611:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;ipv4Header&lt;512&gt;::ipv4Header()&apos; into &apos;void extract_ip_meta&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;, ap_uint&lt;32&gt;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:140:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;packetHeader&lt;512, 160&gt;::parseWord(ap_uint&lt;512&gt;&amp;)&apos; into &apos;void extract_ip_meta&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;, ap_uint&lt;32&gt;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:140:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;packetHeader&lt;512, 160&gt;::isReady()&apos; into &apos;void extract_ip_meta&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;, ap_uint&lt;32&gt;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:140:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;ipv4Header&lt;512&gt;::getDstAddr()&apos; into &apos;void extract_ip_meta&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;, ap_uint&lt;32&gt;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:140:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;ipv4Header&lt;512&gt;::getProtocol()&apos; into &apos;void extract_ip_meta&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;, ap_uint&lt;32&gt;)&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:140:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::operator&amp;(std::_Ios_Fmtflags, std::_Ios_Fmtflags)&apos; into &apos;std::operator&amp;=(std::_Ios_Fmtflags&amp;, std::_Ios_Fmtflags)&apos; (/opt/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/ios_base.h:104:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::operator|(std::_Ios_Fmtflags, std::_Ios_Fmtflags)&apos; into &apos;std::operator|=(std::_Ios_Fmtflags&amp;, std::_Ios_Fmtflags)&apos; (/opt/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/ios_base.h:100:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::operator&amp;=(std::_Ios_Fmtflags&amp;, std::_Ios_Fmtflags)&apos; into &apos;std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)&apos; (/opt/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/ios_base.h:664:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::operator&amp;(std::_Ios_Fmtflags, std::_Ios_Fmtflags)&apos; into &apos;std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)&apos; (/opt/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/ios_base.h:664:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::operator|=(std::_Ios_Fmtflags&amp;, std::_Ios_Fmtflags)&apos; into &apos;std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)&apos; (/opt/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/ios_base.h:664:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)&apos; into &apos;std::hex(std::ios_base&amp;)&apos; (/opt/xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/ios_base.h:1025:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i1024.s_struct.net_axiss&apos; into &apos;void convert_axis_to_net_axis&lt;512&gt;(hls::stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;) (.1)&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i16.s_struct.ap_uint.6s&apos; into &apos;void detect_eth_protocol&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;16&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;) (.1)&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i1024.s_struct.net_axiss&apos; into &apos;void ip_handler_rshiftWordByOctet&lt;net_axis&lt;512&gt;, 512, 1&gt;(unsigned short, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;) (.1)&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i1024.s_struct.net_axiss&apos; into &apos;void ip_handler_rshiftWordByOctet&lt;net_axis&lt;512&gt;, 512, 1&gt;(unsigned short, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;) (.1)&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i1024.s_struct.net_axiss&apos; into &apos;void ip_handler_rshiftWordByOctet&lt;net_axis&lt;512&gt;, 512, 3&gt;(unsigned short, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;) (.1)&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i1024.s_struct.net_axiss&apos; into &apos;void ip_handler_rshiftWordByOctet&lt;net_axis&lt;512&gt;, 512, 3&gt;(unsigned short, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;) (.1)&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i8.s_struct.ap_uint.24s&apos; into &apos;void extract_ip_meta&lt;512&gt;(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;, ap_uint&lt;32&gt;) (.1)&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i1024.s_struct.subSumss&apos; into &apos;ip_handler_compute_ipv4_checksum(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;subSums&lt;32&gt;, 0&gt;&amp;, bool) (.1)&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i64.s_struct.ap_uint.0s&apos; into &apos;cut_length(hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;net_axis&lt;512&gt;, 0&gt;&amp;) (.1)&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 9.3 seconds. CPU system time: 0.63 seconds. Elapsed time: 12.69 seconds; current allocated memory: 213.493 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 213.495 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 228.074 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="WARNING" prefix="[SYNCHK 200-23]" key="SYNCHK_VAR_INDEX_RANGE_359" tag="" content="/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:414: variable-indexed range selection may cause suboptimal QoR." resolution=""/>
	<Message severity="INFO" prefix="[SYNCHK 200-10]" key="SYNCHK_SYNCHK_SUMMARY_377" tag="" content="0 error(s), 1 warning(s)." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 1.84 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.88 seconds; current allocated memory: 244.778 MB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;cics_ip_sums.sum.V&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-602]" key="XFORM_AUTO_INLINE_STATUS_223" tag="" content="Inlining function &apos;reverse&lt;16&gt;&apos; into &apos;ip_handler_compute_ipv4_checksum&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../ipv4/ipv4_utils.cpp:552) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-712]" key="XFORM_DATAFLOW_TRANSFORM_230" tag="DATAFLOW" content="Applying dataflow to function &apos;ip_handler_top&apos; (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:558), detected/extracted 21 process function(s): 
	 &apos;ip_handler_top.entry19&apos;
	 &apos;convert_axis_to_net_axis&lt;512&gt;&apos;
	 &apos;convert_net_axis_to_axis&lt;512&gt;13&apos;
	 &apos;convert_net_axis_to_axis&lt;512&gt;14&apos;
	 &apos;convert_net_axis_to_axis&lt;512&gt;15&apos;
	 &apos;convert_net_axis_to_axis&lt;512&gt;16&apos;
	 &apos;convert_net_axis_to_axis&lt;512&gt;17&apos;
	 &apos;convert_net_axis_to_axis&lt;512&gt;18&apos;
	 &apos;convert_net_axis_to_axis&lt;512&gt;&apos;
	 &apos;detect_eth_protocol&lt;512&gt;&apos;
	 &apos;route_by_eth_protocol&lt;512&gt;&apos;
	 &apos;ip_handler_rshiftWordByOctet&lt;net_axis&lt;512&gt;, 512, 1&gt;&apos;
	 &apos;ip_handler_rshiftWordByOctet&lt;net_axis&lt;512&gt;, 512, 3&gt;&apos;
	 &apos;extract_ip_meta&lt;512&gt;&apos;
	 &apos;ip_handler_compute_ipv4_checksum&apos;
	 &apos;ip_handler_check_ipv4_checksum&lt;32&gt;&apos;
	 &apos;ip_invalid_dropper&lt;512&gt;&apos;
	 &apos;cut_length&apos;
	 &apos;detect_ipv4_protocol&lt;512&gt;&apos;
	 &apos;detect_ipv6_protocol&lt;512&gt;&apos;
	 &apos;ip_handler_duplicate_stream&lt;net_axis&lt;512&gt; &gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock to (/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../ipv4/ipv4_utils.cpp:564:3) in function &apos;ip_handler_compute_ipv4_checksum&apos;... converting 61 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 7.14 seconds. CPU system time: 0.05 seconds. Elapsed time: 7.2 seconds; current allocated memory: 286.188 MB." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-657]" key="HLS 200-657" tag="" content="Generating channel m_axis_arp_internal that flows backwards in the dataflow region." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-657]" key="HLS 200-657" tag="" content="Generating channel m_axis_icmpv6_internal that flows backwards in the dataflow region." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-657]" key="HLS 200-657" tag="" content="Generating channel m_axis_ipv6udp_internal that flows backwards in the dataflow region." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-657]" key="HLS 200-657" tag="" content="Generating channel m_axis_icmp_internal that flows backwards in the dataflow region." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-657]" key="HLS 200-657" tag="" content="Generating channel m_axis_udp_internal that flows backwards in the dataflow region." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-657]" key="HLS 200-657" tag="" content="Generating channel m_axis_tcp_internal that flows backwards in the dataflow region." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-657]" key="HLS 200-657" tag="" content="Generating channel m_axis_roce_internal that flows backwards in the dataflow region." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-631]" key="HLS 200-631" tag="" content="Ignoring ap_ctrl_none interface for ip_handler_top due to ip_handler_top.entry3 with non-FIFO I/O" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 6.14 seconds. CPU system time: 0.13 seconds. Elapsed time: 6.29 seconds; current allocated memory: 567.760 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;ip_handler_top&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;ip_handler_top.entry3&apos; to &apos;ip_handler_top_entry3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;ip_handler_top.entry19&apos; to &apos;ip_handler_top_entry19&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;convert_axis_to_net_axis&lt;512&gt;&apos; to &apos;convert_axis_to_net_axis_512_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;convert_net_axis_to_axis&lt;512&gt;13&apos; to &apos;convert_net_axis_to_axis_512_13&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;convert_net_axis_to_axis&lt;512&gt;14&apos; to &apos;convert_net_axis_to_axis_512_14&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;convert_net_axis_to_axis&lt;512&gt;15&apos; to &apos;convert_net_axis_to_axis_512_15&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;convert_net_axis_to_axis&lt;512&gt;16&apos; to &apos;convert_net_axis_to_axis_512_16&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;convert_net_axis_to_axis&lt;512&gt;17&apos; to &apos;convert_net_axis_to_axis_512_17&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;convert_net_axis_to_axis&lt;512&gt;18&apos; to &apos;convert_net_axis_to_axis_512_18&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;convert_net_axis_to_axis&lt;512&gt;&apos; to &apos;convert_net_axis_to_axis_512_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;detect_eth_protocol&lt;512&gt;&apos; to &apos;detect_eth_protocol_512_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;route_by_eth_protocol&lt;512&gt;&apos; to &apos;route_by_eth_protocol_512_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;ip_handler_rshiftWordByOctet&lt;net_axis&lt;512&gt;, 512, 1&gt;&apos; to &apos;ip_handler_rshiftWordByOctet_net_axis_512_512_1_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;ip_handler_rshiftWordByOctet&lt;net_axis&lt;512&gt;, 512, 3&gt;&apos; to &apos;ip_handler_rshiftWordByOctet_net_axis_512_512_3_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;extract_ip_meta&lt;512&gt;&apos; to &apos;extract_ip_meta_512_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;ip_handler_check_ipv4_checksum&lt;32&gt;&apos; to &apos;ip_handler_check_ipv4_checksum_32_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;ip_invalid_dropper&lt;512&gt;&apos; to &apos;ip_invalid_dropper_512_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;detect_ipv4_protocol&lt;512&gt;&apos; to &apos;detect_ipv4_protocol_512_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;detect_ipv6_protocol&lt;512&gt;&apos; to &apos;detect_ipv6_protocol_512_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;ip_handler_duplicate_stream&lt;net_axis&lt;512&gt; &gt;&apos; to &apos;ip_handler_duplicate_stream_net_axis_512_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;ip_handler_top_entry3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.31 seconds; current allocated memory: 568.892 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 568.952 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;ip_handler_top_entry19&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 568.987 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 569.052 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;convert_axis_to_net_axis_512_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;convert_axis_to_net_axis&lt;512&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 2, function &apos;convert_axis_to_net_axis&lt;512&gt;&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 569.122 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 569.244 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;convert_net_axis_to_axis_512_13&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;convert_net_axis_to_axis&lt;512&gt;13&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 3, function &apos;convert_net_axis_to_axis&lt;512&gt;13&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 569.341 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 569.451 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;convert_net_axis_to_axis_512_14&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;convert_net_axis_to_axis&lt;512&gt;14&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 3, function &apos;convert_net_axis_to_axis&lt;512&gt;14&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 569.519 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 569.628 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;convert_net_axis_to_axis_512_15&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;convert_net_axis_to_axis&lt;512&gt;15&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 3, function &apos;convert_net_axis_to_axis&lt;512&gt;15&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 569.696 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 569.805 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;convert_net_axis_to_axis_512_16&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;convert_net_axis_to_axis&lt;512&gt;16&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 3, function &apos;convert_net_axis_to_axis&lt;512&gt;16&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 569.874 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 569.982 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;convert_net_axis_to_axis_512_17&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;convert_net_axis_to_axis&lt;512&gt;17&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 3, function &apos;convert_net_axis_to_axis&lt;512&gt;17&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 570.051 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 570.190 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;convert_net_axis_to_axis_512_18&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;convert_net_axis_to_axis&lt;512&gt;18&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 3, function &apos;convert_net_axis_to_axis&lt;512&gt;18&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 570.258 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 570.367 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;convert_net_axis_to_axis_512_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;convert_net_axis_to_axis&lt;512&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 3, function &apos;convert_net_axis_to_axis&lt;512&gt;&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 570.436 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 570.545 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;detect_eth_protocol_512_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;detect_eth_protocol&lt;512&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 3, function &apos;detect_eth_protocol&lt;512&gt;&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 570.771 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 571.127 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;route_by_eth_protocol_512_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;route_by_eth_protocol&lt;512&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 2, function &apos;route_by_eth_protocol&lt;512&gt;&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 571.303 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 571.614 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;ip_handler_rshiftWordByOctet_net_axis_512_512_1_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;ip_handler_rshiftWordByOctet&lt;net_axis&lt;512&gt;, 512, 1&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 2, function &apos;ip_handler_rshiftWordByOctet&lt;net_axis&lt;512&gt;, 512, 1&gt;&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (3.153ns) exceeds the target (target clock period: 3.2ns, clock uncertainty: 0.864ns, effective delay budget: 2.336ns)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;ip_handler_rshiftWordByOctet_net_axis_512_512_1_s&apos; consists of the following:	fifo read on port &apos;ipv4ShiftFifo&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [29]  (1.17 ns)
	&apos;icmp&apos; operation (&apos;sendWord.last.V&apos;) [41]  (0.967 ns)
	multiplexor before &apos;phi&apos; operation (&apos;sendWord.last.V&apos;) with incoming values : (&apos;sendWord.last.V&apos;) [47]  (0.387 ns)
	&apos;phi&apos; operation (&apos;sendWord.last.V&apos;) with incoming values : (&apos;sendWord.last.V&apos;) [47]  (0 ns)
	&apos;or&apos; operation (&apos;or_ln1350&apos;, /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../axi_utils.hpp:1350) [51]  (0.122 ns)
	multiplexor before &apos;phi&apos; operation (&apos;currWord.last.V&apos;) with incoming values : (&apos;currWord.last.V&apos;, /opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [66]  (0.387 ns)
	&apos;phi&apos; operation (&apos;currWord.last.V&apos;) with incoming values : (&apos;currWord.last.V&apos;, /opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [66]  (0 ns)
	&apos;store&apos; operation (&apos;rs_firstWord_1_write_ln1349&apos;, /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../axi_utils.hpp:1349) of variable &apos;currWord.last.V&apos; on static variable &apos;rs_firstWord_1&apos; [69]  (0 ns)
	blocking operation 0.122 ns on control path)" resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 571.792 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 572.073 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;ip_handler_rshiftWordByOctet_net_axis_512_512_3_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;ip_handler_rshiftWordByOctet&lt;net_axis&lt;512&gt;, 512, 3&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 2, function &apos;ip_handler_rshiftWordByOctet&lt;net_axis&lt;512&gt;, 512, 3&gt;&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (3.153ns) exceeds the target (target clock period: 3.2ns, clock uncertainty: 0.864ns, effective delay budget: 2.336ns)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;ip_handler_rshiftWordByOctet_net_axis_512_512_3_s&apos; consists of the following:	fifo read on port &apos;ipv6ShiftFifo&apos; (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [29]  (1.17 ns)
	&apos;icmp&apos; operation (&apos;sendWord.last.V&apos;) [41]  (0.967 ns)
	multiplexor before &apos;phi&apos; operation (&apos;sendWord.last.V&apos;) with incoming values : (&apos;sendWord.last.V&apos;) [47]  (0.387 ns)
	&apos;phi&apos; operation (&apos;sendWord.last.V&apos;) with incoming values : (&apos;sendWord.last.V&apos;) [47]  (0 ns)
	&apos;or&apos; operation (&apos;or_ln1350&apos;, /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../axi_utils.hpp:1350) [51]  (0.122 ns)
	multiplexor before &apos;phi&apos; operation (&apos;currWord.last.V&apos;) with incoming values : (&apos;currWord.last.V&apos;, /opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [66]  (0.387 ns)
	&apos;phi&apos; operation (&apos;currWord.last.V&apos;) with incoming values : (&apos;currWord.last.V&apos;, /opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [66]  (0 ns)
	&apos;store&apos; operation (&apos;rs_firstWord_write_ln1349&apos;, /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../axi_utils.hpp:1349) of variable &apos;currWord.last.V&apos; on static variable &apos;rs_firstWord&apos; [69]  (0 ns)
	blocking operation 0.122 ns on control path)" resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 572.250 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 572.531 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;extract_ip_meta_512_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;extract_ip_meta&lt;512&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 3, function &apos;extract_ip_meta&lt;512&gt;&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 572.798 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 573.288 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;ip_handler_compute_ipv4_checksum&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;ip_handler_compute_ipv4_checksum&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 3, function &apos;ip_handler_compute_ipv4_checksum&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (2.77644ns) exceeds the target (target clock period: 3.2ns, clock uncertainty: 0.864ns, effective delay budget: 2.336ns)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;ip_handler_compute_ipv4_checksum&apos; consists of the following:	&apos;load&apos; operation (&apos;cics_ip_sums_sum_V_29_load&apos;) on static variable &apos;cics_ip_sums_sum_V_29&apos; [87]  (0 ns)
	&apos;add&apos; operation (&apos;add_ln691_29&apos;) [461]  (0.791 ns)
	&apos;add&apos; operation (&apos;add_ln213_59&apos;) [464]  (0 ns)
	&apos;add&apos; operation (&apos;add_ln213_29&apos;) [465]  (0.675 ns)
	&apos;select&apos; operation (&apos;select_ln878_29&apos;) [467]  (0.268 ns)
	multiplexor before &apos;phi&apos; operation (&apos;cics_ip_sums_sum_V_29_new_0_i&apos;) with incoming values : (&apos;select_ln878_29&apos;) [518]  (0.387 ns)
	&apos;phi&apos; operation (&apos;cics_ip_sums_sum_V_29_new_0_i&apos;) with incoming values : (&apos;select_ln878_29&apos;) [518]  (0 ns)
	&apos;select&apos; operation (&apos;select_ln566_29&apos;, /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../ipv4/ipv4_utils.cpp:566) [564]  (0.268 ns)
	multiplexor before &apos;phi&apos; operation (&apos;cics_ip_sums_sum_V_29_new_1_i&apos;, /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../ipv4/ipv4_utils.cpp:566) with incoming values : (&apos;select_ln566_29&apos;, /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../ipv4/ipv4_utils.cpp:566) [613]  (0.387 ns)
	&apos;phi&apos; operation (&apos;cics_ip_sums_sum_V_29_new_1_i&apos;, /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../ipv4/ipv4_utils.cpp:566) with incoming values : (&apos;select_ln566_29&apos;, /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../ipv4/ipv4_utils.cpp:566) [613]  (0 ns)
	&apos;store&apos; operation (&apos;cics_ip_sums_sum_V_29_write_ln571&apos;, /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../ipv4/ipv4_utils.cpp:571) of variable &apos;cics_ip_sums_sum_V_29_new_1_i&apos;, /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../ipv4/ipv4_utils.cpp:566 on static variable &apos;cics_ip_sums_sum_V_29&apos; [616]  (0 ns)" resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.21 seconds; current allocated memory: 575.282 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 577.873 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;ip_handler_check_ipv4_checksum_32_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;ip_handler_check_ipv4_checksum&lt;32&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 6, function &apos;ip_handler_check_ipv4_checksum&lt;32&gt;&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.27 seconds; current allocated memory: 579.071 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 580.769 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;ip_invalid_dropper_512_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;ip_invalid_dropper&lt;512&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 2, function &apos;ip_invalid_dropper&lt;512&gt;&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 580.938 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 581.274 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;cut_length&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;cut_length&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 2, function &apos;cut_length&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 581.435 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 581.736 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;detect_ipv4_protocol_512_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;detect_ipv4_protocol&lt;512&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 2, function &apos;detect_ipv4_protocol&lt;512&gt;&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 581.889 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 583.250 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;detect_ipv6_protocol_512_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;detect_ipv6_protocol&lt;512&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 2, function &apos;detect_ipv6_protocol&lt;512&gt;&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 583.397 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 585.730 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;ip_handler_duplicate_stream_net_axis_512_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;ip_handler_duplicate_stream&lt;net_axis&lt;512&gt; &gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 2, function &apos;ip_handler_duplicate_stream&lt;net_axis&lt;512&gt; &gt;&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 585.795 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 585.925 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;ip_handler_top&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 586.240 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 2.71 seconds. CPU system time: 0 seconds. Elapsed time: 2.74 seconds; current allocated memory: 587.099 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;ip_handler_top_entry3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;ip_handler_top_entry3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.77 seconds; current allocated memory: 587.204 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;ip_handler_top_entry19&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;ip_handler_top_entry19&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 587.467 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;convert_axis_to_net_axis_512_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;convert_axis_to_net_axis_512_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 587.854 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;convert_net_axis_to_axis_512_13&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;convert_net_axis_to_axis_512_13&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 588.434 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;convert_net_axis_to_axis_512_14&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;convert_net_axis_to_axis_512_14&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 589.042 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;convert_net_axis_to_axis_512_15&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;convert_net_axis_to_axis_512_15&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.03 seconds; current allocated memory: 589.650 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;convert_net_axis_to_axis_512_16&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;convert_net_axis_to_axis_512_16&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 590.229 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;convert_net_axis_to_axis_512_17&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;convert_net_axis_to_axis_512_17&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 590.807 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;convert_net_axis_to_axis_512_18&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;convert_net_axis_to_axis_512_18&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 591.386 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;convert_net_axis_to_axis_512_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;convert_net_axis_to_axis_512_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 591.994 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;detect_eth_protocol_512_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;header_ready_1&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;header_idx_1&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;header_header_V_1&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;metaWritten_1&apos; is power-on initialization." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;detect_eth_protocol_512_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 592.738 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;route_by_eth_protocol_512_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;rep_fsmState_V&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;rep_etherType_V&apos; is power-on initialization." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;route_by_eth_protocol_512_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 594.197 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;ip_handler_rshiftWordByOctet_net_axis_512_512_1_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;fsmState_1&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;prevWord_data_V_1&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;prevWord_keep_V_1&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;rs_firstWord_1&apos; is power-on initialization." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;ip_handler_rshiftWordByOctet_net_axis_512_512_1_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 595.291 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;ip_handler_rshiftWordByOctet_net_axis_512_512_3_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;fsmState&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;prevWord_data_V&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;prevWord_keep_V&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;rs_firstWord&apos; is power-on initialization." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;ip_handler_rshiftWordByOctet_net_axis_512_512_3_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 596.473 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;extract_ip_meta_512_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;header_ready&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;header_idx&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;header_header_V&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;metaWritten&apos; is power-on initialization." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;extract_ip_meta_512_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 597.785 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;ip_handler_compute_ipv4_checksum&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cics_firstWord&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cics_ip_sums_sum_V_0&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cics_ip_sums_sum_V_1&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cics_ip_sums_sum_V_2&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cics_ip_sums_sum_V_3&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cics_ip_sums_sum_V_4&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cics_ip_sums_sum_V_5&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cics_ip_sums_sum_V_6&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cics_ip_sums_sum_V_7&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cics_ip_sums_sum_V_8&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cics_ip_sums_sum_V_9&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cics_ip_sums_sum_V_10&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cics_ip_sums_sum_V_11&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cics_ip_sums_sum_V_12&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cics_ip_sums_sum_V_13&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cics_ip_sums_sum_V_14&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cics_ip_sums_sum_V_15&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cics_ip_sums_sum_V_16&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cics_ip_sums_sum_V_17&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cics_ip_sums_sum_V_18&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cics_ip_sums_sum_V_19&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cics_ip_sums_sum_V_20&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cics_ip_sums_sum_V_21&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cics_ip_sums_sum_V_22&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cics_ip_sums_sum_V_23&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cics_ip_sums_sum_V_24&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cics_ip_sums_sum_V_25&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cics_ip_sums_sum_V_26&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cics_ip_sums_sum_V_27&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cics_ip_sums_sum_V_28&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cics_ip_sums_sum_V_29&apos; is power-on initialization." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;ip_handler_compute_ipv4_checksum&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.14 seconds; current allocated memory: 602.857 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;ip_handler_check_ipv4_checksum_32_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;ip_handler_check_ipv4_checksum_32_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 2.31 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.37 seconds; current allocated memory: 615.326 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;ip_invalid_dropper_512_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;iid_state&apos; is power-on initialization." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;ip_invalid_dropper_512_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.54 seconds; current allocated memory: 621.684 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;cut_length&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;cl_state&apos; is power-on initialization." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mux_646_64_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;cut_length&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 622.965 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;detect_ipv4_protocol_512_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;dip_state&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;dip_ipProtocol_V&apos; is power-on initialization." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;detect_ipv4_protocol_512_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 624.078 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;detect_ipv6_protocol_512_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;state_V&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;nextHeader_V&apos; is power-on initialization." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;detect_ipv6_protocol_512_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 625.034 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;ip_handler_duplicate_stream_net_axis_512_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;ip_handler_duplicate_stream_net_axis_512_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 625.799 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;ip_handler_top&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_918" tag="" content="Design contains AXI ports. Reset is fixed to synchronous and active low." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ip_handler_top/s_axis_raw_V_data_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ip_handler_top/s_axis_raw_V_keep_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ip_handler_top/s_axis_raw_V_strb_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ip_handler_top/s_axis_raw_V_last_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ip_handler_top/m_axis_arp_V_data_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ip_handler_top/m_axis_arp_V_keep_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ip_handler_top/m_axis_arp_V_strb_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ip_handler_top/m_axis_arp_V_last_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ip_handler_top/m_axis_icmpv6_V_data_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ip_handler_top/m_axis_icmpv6_V_keep_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ip_handler_top/m_axis_icmpv6_V_strb_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ip_handler_top/m_axis_icmpv6_V_last_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ip_handler_top/m_axis_ipv6udp_V_data_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ip_handler_top/m_axis_ipv6udp_V_keep_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ip_handler_top/m_axis_ipv6udp_V_strb_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ip_handler_top/m_axis_ipv6udp_V_last_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ip_handler_top/m_axis_icmp_V_data_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ip_handler_top/m_axis_icmp_V_keep_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ip_handler_top/m_axis_icmp_V_strb_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ip_handler_top/m_axis_icmp_V_last_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ip_handler_top/m_axis_udp_V_data_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ip_handler_top/m_axis_udp_V_keep_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ip_handler_top/m_axis_udp_V_strb_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ip_handler_top/m_axis_udp_V_last_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ip_handler_top/m_axis_tcp_V_data_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ip_handler_top/m_axis_tcp_V_keep_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ip_handler_top/m_axis_tcp_V_strb_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ip_handler_top/m_axis_tcp_V_last_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ip_handler_top/m_axis_roce_V_data_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ip_handler_top/m_axis_roce_V_keep_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ip_handler_top/m_axis_roce_V_strb_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ip_handler_top/m_axis_roce_V_last_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ip_handler_top/myIpAddress&apos; to &apos;ap_none&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;ip_handler_top&apos; to &apos;ap_ctrl_none&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-656]" key="HLS 200-656" tag="AXI,VITIS_INTERFACE" content="Deadlocks can occur since process convert_axis_to_net_axis&lt;512&gt; is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains a non-flushable pipeline (if undesired, please add the enable_flush option or use the flp or frp pipeline styles)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-656.html"/>
	<Message severity="WARNING" prefix="[HLS 200-656]" key="HLS 200-656" tag="AXI,VITIS_INTERFACE" content="Deadlocks can occur since process convert_net_axis_to_axis&lt;512&gt;13 is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains a non-flushable pipeline (if undesired, please add the enable_flush option or use the flp or frp pipeline styles)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-656.html"/>
	<Message severity="WARNING" prefix="[HLS 200-656]" key="HLS 200-656" tag="AXI,VITIS_INTERFACE" content="Deadlocks can occur since process convert_net_axis_to_axis&lt;512&gt;14 is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains a non-flushable pipeline (if undesired, please add the enable_flush option or use the flp or frp pipeline styles)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-656.html"/>
	<Message severity="WARNING" prefix="[HLS 200-656]" key="HLS 200-656" tag="AXI,VITIS_INTERFACE" content="Deadlocks can occur since process convert_net_axis_to_axis&lt;512&gt;15 is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains a non-flushable pipeline (if undesired, please add the enable_flush option or use the flp or frp pipeline styles)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-656.html"/>
	<Message severity="WARNING" prefix="[HLS 200-656]" key="HLS 200-656" tag="AXI,VITIS_INTERFACE" content="Deadlocks can occur since process convert_net_axis_to_axis&lt;512&gt;16 is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains a non-flushable pipeline (if undesired, please add the enable_flush option or use the flp or frp pipeline styles)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-656.html"/>
	<Message severity="WARNING" prefix="[HLS 200-656]" key="HLS 200-656" tag="AXI,VITIS_INTERFACE" content="Deadlocks can occur since process convert_net_axis_to_axis&lt;512&gt;17 is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains a non-flushable pipeline (if undesired, please add the enable_flush option or use the flp or frp pipeline styles)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-656.html"/>
	<Message severity="WARNING" prefix="[HLS 200-656]" key="HLS 200-656" tag="AXI,VITIS_INTERFACE" content="Deadlocks can occur since process convert_net_axis_to_axis&lt;512&gt;18 is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains a non-flushable pipeline (if undesired, please add the enable_flush option or use the flp or frp pipeline styles)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-656.html"/>
	<Message severity="WARNING" prefix="[HLS 200-656]" key="HLS 200-656" tag="AXI,VITIS_INTERFACE" content="Deadlocks can occur since process convert_net_axis_to_axis&lt;512&gt; is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains a non-flushable pipeline (if undesired, please add the enable_flush option or use the flp or frp pipeline styles)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-656.html"/>
	<Message severity="WARNING" prefix="[HLS 200-656]" key="HLS 200-656" tag="AXI,VITIS_INTERFACE" content="Deadlocks can occur since process detect_eth_protocol&lt;512&gt; is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains a non-flushable pipeline (if undesired, please add the enable_flush option or use the flp or frp pipeline styles)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-656.html"/>
	<Message severity="WARNING" prefix="[HLS 200-656]" key="HLS 200-656" tag="AXI,VITIS_INTERFACE" content="Deadlocks can occur since process route_by_eth_protocol&lt;512&gt; is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains a non-flushable pipeline (if undesired, please add the enable_flush option or use the flp or frp pipeline styles)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-656.html"/>
	<Message severity="WARNING" prefix="[HLS 200-656]" key="HLS 200-656" tag="AXI,VITIS_INTERFACE" content="Deadlocks can occur since process ip_handler_rshiftWordByOctet&lt;net_axis&lt;512&gt;, 512, 1&gt; is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains a non-flushable pipeline (if undesired, please add the enable_flush option or use the flp or frp pipeline styles)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-656.html"/>
	<Message severity="WARNING" prefix="[HLS 200-656]" key="HLS 200-656" tag="AXI,VITIS_INTERFACE" content="Deadlocks can occur since process ip_handler_rshiftWordByOctet&lt;net_axis&lt;512&gt;, 512, 3&gt; is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains a non-flushable pipeline (if undesired, please add the enable_flush option or use the flp or frp pipeline styles)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-656.html"/>
	<Message severity="WARNING" prefix="[HLS 200-656]" key="HLS 200-656" tag="AXI,VITIS_INTERFACE" content="Deadlocks can occur since process extract_ip_meta&lt;512&gt; is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains a non-flushable pipeline (if undesired, please add the enable_flush option or use the flp or frp pipeline styles)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-656.html"/>
	<Message severity="WARNING" prefix="[HLS 200-656]" key="HLS 200-656" tag="AXI,VITIS_INTERFACE" content="Deadlocks can occur since process ip_handler_compute_ipv4_checksum is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains a non-flushable pipeline (if undesired, please add the enable_flush option or use the flp or frp pipeline styles)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-656.html"/>
	<Message severity="WARNING" prefix="[HLS 200-656]" key="HLS 200-656" tag="AXI,VITIS_INTERFACE" content="Deadlocks can occur since process ip_handler_check_ipv4_checksum&lt;32&gt; is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains a non-flushable pipeline (if undesired, please add the enable_flush option or use the flp or frp pipeline styles)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-656.html"/>
	<Message severity="WARNING" prefix="[HLS 200-656]" key="HLS 200-656" tag="AXI,VITIS_INTERFACE" content="Deadlocks can occur since process ip_invalid_dropper&lt;512&gt; is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains a non-flushable pipeline (if undesired, please add the enable_flush option or use the flp or frp pipeline styles)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-656.html"/>
	<Message severity="WARNING" prefix="[HLS 200-656]" key="HLS 200-656" tag="AXI,VITIS_INTERFACE" content="Deadlocks can occur since process cut_length is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains a non-flushable pipeline (if undesired, please add the enable_flush option or use the flp or frp pipeline styles)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-656.html"/>
	<Message severity="WARNING" prefix="[HLS 200-656]" key="HLS 200-656" tag="AXI,VITIS_INTERFACE" content="Deadlocks can occur since process detect_ipv4_protocol&lt;512&gt; is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains a non-flushable pipeline (if undesired, please add the enable_flush option or use the flp or frp pipeline styles)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-656.html"/>
	<Message severity="WARNING" prefix="[HLS 200-656]" key="HLS 200-656" tag="AXI,VITIS_INTERFACE" content="Deadlocks can occur since process detect_ipv6_protocol&lt;512&gt; is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains a non-flushable pipeline (if undesired, please add the enable_flush option or use the flp or frp pipeline styles)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-656.html"/>
	<Message severity="WARNING" prefix="[HLS 200-656]" key="HLS 200-656" tag="AXI,VITIS_INTERFACE" content="Deadlocks can occur since process ip_handler_duplicate_stream&lt;net_axis&lt;512&gt; &gt; is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains a non-flushable pipeline (if undesired, please add the enable_flush option or use the flp or frp pipeline styles)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-656.html"/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;ip_handler_top&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.12 seconds; current allocated memory: 627.882 MB." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;myIpAddress_c1_U(ip_handler_top_fifo_w32_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;myIpAddress_c_U(ip_handler_top_fifo_w32_d6_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;s_axis_raw_internal_U(ip_handler_top_fifo_w1024_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;m_axis_arp_internal_U(ip_handler_top_fifo_w1024_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;m_axis_icmpv6_internal_U(ip_handler_top_fifo_w1024_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;m_axis_ipv6udp_internal_U(ip_handler_top_fifo_w1024_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;m_axis_icmp_internal_U(ip_handler_top_fifo_w1024_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;m_axis_udp_internal_U(ip_handler_top_fifo_w1024_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;m_axis_tcp_internal_U(ip_handler_top_fifo_w1024_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;m_axis_roce_internal_U(ip_handler_top_fifo_w1024_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;etherTypeFifo_U(ip_handler_top_fifo_w16_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;ethDataFifo_U(ip_handler_top_fifo_w1024_d4_A)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;ipv4ShiftFifo_U(ip_handler_top_fifo_w1024_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;ipv6ShiftFifo_U(ip_handler_top_fifo_w1024_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;ipDataFifo_U(ip_handler_top_fifo_w1024_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;ipv6DataFifo_U(ip_handler_top_fifo_w1024_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;ipDataMetaFifo_U(ip_handler_top_fifo_w1024_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;validIpAddressFifo_U(ip_handler_top_fifo_w1_d32_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;ipv4ProtocolFifo_U(ip_handler_top_fifo_w8_d32_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;ipDataCheckFifo_U(ip_handler_top_fifo_w1024_d64_A)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;iph_subSumsFifoOut_U(ip_handler_top_fifo_w1024_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;validChecksumFifo_U(ip_handler_top_fifo_w1_d4_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;ipv4ValidFifo_U(ip_handler_top_fifo_w1_d8_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;ipDataDropFifo_U(ip_handler_top_fifo_w1024_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;ipDataCutFifo_U(ip_handler_top_fifo_w1024_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;udpDataFifo_U(ip_handler_top_fifo_w1024_d2_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 4.86 seconds. CPU system time: 0.23 seconds. Elapsed time: 5.52 seconds; current allocated memory: 636.988 MB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for ip_handler_top." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for ip_handler_top." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 317.16 MHz" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Command csynth_design CPU user time: 76.21 seconds. CPU system time: 3.69 seconds. Elapsed time: 89.7 seconds; current allocated memory: 638.870 MB." resolution=""/>
</Messages>
