Analysis & Synthesis report for LJQ
Thu Jun 09 16:05:38 2022
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |LJQ|keyboard:my_kb|stat
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Added for RAM Pass-Through Logic
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for dmem:data_mem|data_mem:ram_instance|altsyncram:altsyncram_component|altsyncram_mru1:auto_generated
 18. Source assignments for imem:instr_mem|instr_mem:imem_instance|altsyncram:altsyncram_component|altsyncram_q5i1:auto_generated|altsyncram_goj2:altsyncram1
 19. Source assignments for keyboard:my_kb|ps2_keyboard:mykey|altsyncram:fifo_rtl_0|altsyncram_lsj1:auto_generated
 20. Parameter Settings for User Entity Instance: clkgen:clkgen_mod
 21. Parameter Settings for User Entity Instance: dmem:data_mem|data_mem:ram_instance|altsyncram:altsyncram_component
 22. Parameter Settings for User Entity Instance: imem:instr_mem|instr_mem:imem_instance|altsyncram:altsyncram_component
 23. Parameter Settings for User Entity Instance: clkgen:clk_VGA
 24. Parameter Settings for User Entity Instance: vga_ctrl:VGA
 25. Parameter Settings for Inferred Entity Instance: keyboard:my_kb|ps2_keyboard:mykey|altsyncram:fifo_rtl_0
 26. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 27. Parameter Settings for Inferred Entity Instance: vmem:visual_mem|lpm_divide:Mod0
 28. Parameter Settings for Inferred Entity Instance: vmem:visual_mem|lpm_divide:Div0
 29. altsyncram Parameter Settings by Entity Instance
 30. Port Connectivity Checks: "bcd7seg:hex5"
 31. Port Connectivity Checks: "bcd7seg:hex4"
 32. Port Connectivity Checks: "bcd7seg:hex3"
 33. Port Connectivity Checks: "bcd7seg:hex2"
 34. Port Connectivity Checks: "bcd7seg:hex1"
 35. Port Connectivity Checks: "bcd7seg:hex0"
 36. Port Connectivity Checks: "keyboard:my_kb"
 37. Port Connectivity Checks: "vga_ctrl:VGA"
 38. Port Connectivity Checks: "clkgen:clk_VGA"
 39. Port Connectivity Checks: "imem:instr_mem|instr_mem:imem_instance"
 40. Port Connectivity Checks: "imem:instr_mem"
 41. Port Connectivity Checks: "vmem:visual_mem"
 42. Port Connectivity Checks: "clkgen:clkgen_mod"
 43. Port Connectivity Checks: "exp11:CPU"
 44. In-System Memory Content Editor Settings
 45. Post-Synthesis Netlist Statistics for Top Partition
 46. Elapsed Time Per Partition
 47. Analysis & Synthesis Messages
 48. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Jun 09 16:05:37 2022       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; LJQ                                         ;
; Top-level Entity Name           ; LJQ                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 32218                                       ;
; Total pins                      ; 103                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 3,145,792                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; LJQ                ; LJQ                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                   ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------+-------------+
; imem.v                                                             ; yes             ; User Verilog HDL File                        ; C:/Users/LJQ/Desktop/LJQZS1/imem.v                                                             ;             ;
; vmem.v                                                             ; yes             ; User Verilog HDL File                        ; C:/Users/LJQ/Desktop/LJQZS1/vmem.v                                                             ;             ;
; bcd7seg.v                                                          ; yes             ; User Verilog HDL File                        ; C:/Users/LJQ/Desktop/LJQZS1/bcd7seg.v                                                          ;             ;
; clkgen.v                                                           ; yes             ; User Verilog HDL File                        ; C:/Users/LJQ/Desktop/LJQZS1/clkgen.v                                                           ;             ;
; dmem.v                                                             ; yes             ; User Verilog HDL File                        ; C:/Users/LJQ/Desktop/LJQZS1/dmem.v                                                             ;             ;
; exp11.v                                                            ; yes             ; User Verilog HDL File                        ; C:/Users/LJQ/Desktop/LJQZS1/exp11.v                                                            ;             ;
; vga_ctrl.v                                                         ; yes             ; User Verilog HDL File                        ; C:/Users/LJQ/Desktop/LJQZS1/vga_ctrl.v                                                         ;             ;
; data_mem.v                                                         ; yes             ; User Wizard-Generated File                   ; C:/Users/LJQ/Desktop/LJQZS1/data_mem.v                                                         ;             ;
; instr_mem.v                                                        ; yes             ; User Wizard-Generated File                   ; C:/Users/LJQ/Desktop/LJQZS1/instr_mem.v                                                        ;             ;
; ljq.v                                                              ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/LJQ/Desktop/LJQZS1/ljq.v                                                              ;             ;
; point.txt                                                          ; yes             ; Auto-Found File                              ; C:/Users/LJQ/Desktop/LJQZS1/point.txt                                                          ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                          ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                   ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                             ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                          ;             ;
; aglobal171.inc                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                          ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                           ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                              ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                              ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                            ;             ;
; db/altsyncram_mru1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LJQ/Desktop/LJQZS1/db/altsyncram_mru1.tdf                                             ;             ;
; main_d.mif                                                         ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/LJQ/Desktop/LJQZS1/main_d.mif                                                         ;             ;
; db/decode_8la.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LJQ/Desktop/LJQZS1/db/decode_8la.tdf                                                  ;             ;
; db/decode_11a.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LJQ/Desktop/LJQZS1/db/decode_11a.tdf                                                  ;             ;
; db/mux_5hb.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LJQ/Desktop/LJQZS1/db/mux_5hb.tdf                                                     ;             ;
; db/altsyncram_q5i1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LJQ/Desktop/LJQZS1/db/altsyncram_q5i1.tdf                                             ;             ;
; db/altsyncram_goj2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LJQ/Desktop/LJQZS1/db/altsyncram_goj2.tdf                                             ;             ;
; main.mif                                                           ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/LJQ/Desktop/LJQZS1/main.mif                                                           ;             ;
; db/decode_dla.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LJQ/Desktop/LJQZS1/db/decode_dla.tdf                                                  ;             ;
; db/decode_61a.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LJQ/Desktop/LJQZS1/db/decode_61a.tdf                                                  ;             ;
; db/mux_ahb.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LJQ/Desktop/LJQZS1/db/mux_ahb.tdf                                                     ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                     ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd           ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv       ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                          ;             ;
; keyboard.v                                                         ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/LJQ/Desktop/LJQZS1/keyboard.v                                                         ;             ;
; scancode_ram.v                                                     ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/LJQ/Desktop/LJQZS1/scancode_ram.v                                                     ;             ;
; reg_ram.v                                                          ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/LJQ/Desktop/LJQZS1/reg_ram.v                                                          ;             ;
; change.txt                                                         ; yes             ; Auto-Found File                              ; C:/Users/LJQ/Desktop/LJQZS1/change.txt                                                         ;             ;
; reg_shift.v                                                        ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/LJQ/Desktop/LJQZS1/reg_shift.v                                                        ;             ;
; shift.txt                                                          ; yes             ; Auto-Found File                              ; C:/Users/LJQ/Desktop/LJQZS1/shift.txt                                                          ;             ;
; reg_caps.v                                                         ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/LJQ/Desktop/LJQZS1/reg_caps.v                                                         ;             ;
; caps.txt                                                           ; yes             ; Auto-Found File                              ; C:/Users/LJQ/Desktop/LJQZS1/caps.txt                                                           ;             ;
; reg_caps_shift.v                                                   ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/LJQ/Desktop/LJQZS1/reg_caps_shift.v                                                   ;             ;
; caps_shift.txt                                                     ; yes             ; Auto-Found File                              ; C:/Users/LJQ/Desktop/LJQZS1/caps_shift.txt                                                     ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_hub.vhd                             ; altera_sld  ;
; db/ip/sld7f747c32/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/LJQ/Desktop/LJQZS1/db/ip/sld7f747c32/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld7f747c32/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/LJQ/Desktop/LJQZS1/db/ip/sld7f747c32/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld7f747c32/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/LJQ/Desktop/LJQZS1/db/ip/sld7f747c32/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld7f747c32/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/LJQ/Desktop/LJQZS1/db/ip/sld7f747c32/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld7f747c32/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/LJQ/Desktop/LJQZS1/db/ip/sld7f747c32/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld7f747c32/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/LJQ/Desktop/LJQZS1/db/ip/sld7f747c32/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                        ;             ;
; db/altsyncram_lsj1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LJQ/Desktop/LJQZS1/db/altsyncram_lsj1.tdf                                             ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_divide.tdf                          ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/abs_divider.inc                         ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sign_div_unsign.inc                     ;             ;
; db/lpm_divide_h3m.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LJQ/Desktop/LJQZS1/db/lpm_divide_h3m.tdf                                              ;             ;
; db/sign_div_unsign_klh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LJQ/Desktop/LJQZS1/db/sign_div_unsign_klh.tdf                                         ;             ;
; db/alt_u_div_eve.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LJQ/Desktop/LJQZS1/db/alt_u_div_eve.tdf                                               ;             ;
; db/lpm_divide_l3m.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LJQ/Desktop/LJQZS1/db/lpm_divide_l3m.tdf                                              ;             ;
; db/sign_div_unsign_olh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LJQ/Desktop/LJQZS1/db/sign_div_unsign_olh.tdf                                         ;             ;
; db/alt_u_div_mve.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LJQ/Desktop/LJQZS1/db/alt_u_div_mve.tdf                                               ;             ;
; db/lpm_divide_ebm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/LJQ/Desktop/LJQZS1/db/lpm_divide_ebm.tdf                                              ;             ;
; screen.txt                                                         ; yes             ; Auto-Found File                              ; C:/Users/LJQ/Desktop/LJQZS1/screen.txt                                                         ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimate of Logic utilization (ALMs needed) ; 23420                    ;
;                                             ;                          ;
; Combinational ALUT usage for logic          ; 17444                    ;
;     -- 7 input functions                    ; 718                      ;
;     -- 6 input functions                    ; 11359                    ;
;     -- 5 input functions                    ; 397                      ;
;     -- 4 input functions                    ; 385                      ;
;     -- <=3 input functions                  ; 4585                     ;
;                                             ;                          ;
; Dedicated logic registers                   ; 32218                    ;
;                                             ;                          ;
; I/O pins                                    ; 103                      ;
; Total MLAB memory bits                      ; 0                        ;
; Total block memory bits                     ; 3145792                  ;
;                                             ;                          ;
; Total DSP Blocks                            ; 0                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; clkgen:clkgen_mod|clkout ;
; Maximum fan-out                             ; 32219                    ;
; Total fan-out                               ; 197743                   ;
; Average fan-out                             ; 3.93                     ;
+---------------------------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |LJQ                                                                                                                                    ; 17444 (728)         ; 32218 (144)               ; 3145792           ; 0          ; 103  ; 0            ; |LJQ                                                                                                                                                                                                                                                                                                                                            ; LJQ                               ; work         ;
;    |bcd7seg:hex0|                                                                                                                       ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LJQ|bcd7seg:hex0                                                                                                                                                                                                                                                                                                                               ; bcd7seg                           ; work         ;
;    |bcd7seg:hex1|                                                                                                                       ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LJQ|bcd7seg:hex1                                                                                                                                                                                                                                                                                                                               ; bcd7seg                           ; work         ;
;    |bcd7seg:hex2|                                                                                                                       ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LJQ|bcd7seg:hex2                                                                                                                                                                                                                                                                                                                               ; bcd7seg                           ; work         ;
;    |bcd7seg:hex3|                                                                                                                       ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LJQ|bcd7seg:hex3                                                                                                                                                                                                                                                                                                                               ; bcd7seg                           ; work         ;
;    |bcd7seg:hex4|                                                                                                                       ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LJQ|bcd7seg:hex4                                                                                                                                                                                                                                                                                                                               ; bcd7seg                           ; work         ;
;    |bcd7seg:hex5|                                                                                                                       ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LJQ|bcd7seg:hex5                                                                                                                                                                                                                                                                                                                               ; bcd7seg                           ; work         ;
;    |clkgen:clk_VGA|                                                                                                                     ; 43 (43)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |LJQ|clkgen:clk_VGA                                                                                                                                                                                                                                                                                                                             ; clkgen                            ; work         ;
;    |clkgen:clkgen_mod|                                                                                                                  ; 42 (42)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |LJQ|clkgen:clkgen_mod                                                                                                                                                                                                                                                                                                                          ; clkgen                            ; work         ;
;    |dmem:data_mem|                                                                                                                      ; 83 (49)             ; 2 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |LJQ|dmem:data_mem                                                                                                                                                                                                                                                                                                                              ; dmem                              ; work         ;
;       |data_mem:ram_instance|                                                                                                           ; 34 (0)              ; 2 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |LJQ|dmem:data_mem|data_mem:ram_instance                                                                                                                                                                                                                                                                                                        ; data_mem                          ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 34 (0)              ; 2 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |LJQ|dmem:data_mem|data_mem:ram_instance|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                        ; altsyncram                        ; work         ;
;             |altsyncram_mru1:auto_generated|                                                                                            ; 34 (0)              ; 2 (2)                     ; 1048576           ; 0          ; 0    ; 0            ; |LJQ|dmem:data_mem|data_mem:ram_instance|altsyncram:altsyncram_component|altsyncram_mru1:auto_generated                                                                                                                                                                                                                                         ; altsyncram_mru1                   ; work         ;
;                |decode_11a:rden_decode_b|                                                                                               ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LJQ|dmem:data_mem|data_mem:ram_instance|altsyncram:altsyncram_component|altsyncram_mru1:auto_generated|decode_11a:rden_decode_b                                                                                                                                                                                                                ; decode_11a                        ; work         ;
;                |decode_8la:decode2|                                                                                                     ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LJQ|dmem:data_mem|data_mem:ram_instance|altsyncram:altsyncram_component|altsyncram_mru1:auto_generated|decode_8la:decode2                                                                                                                                                                                                                      ; decode_8la                        ; work         ;
;                |mux_5hb:mux3|                                                                                                           ; 26 (26)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LJQ|dmem:data_mem|data_mem:ram_instance|altsyncram:altsyncram_component|altsyncram_mru1:auto_generated|mux_5hb:mux3                                                                                                                                                                                                                            ; mux_5hb                           ; work         ;
;    |exp11:CPU|                                                                                                                          ; 1522 (190)          ; 1024 (32)                 ; 0                 ; 0          ; 0    ; 0            ; |LJQ|exp11:CPU                                                                                                                                                                                                                                                                                                                                  ; exp11                             ; work         ;
;       |Branch_mod:my_branch|                                                                                                            ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LJQ|exp11:CPU|Branch_mod:my_branch                                                                                                                                                                                                                                                                                                             ; Branch_mod                        ; work         ;
;       |alu:my_alu|                                                                                                                      ; 578 (328)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LJQ|exp11:CPU|alu:my_alu                                                                                                                                                                                                                                                                                                                       ; alu                               ; work         ;
;          |barrel:shift_reg|                                                                                                             ; 250 (250)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LJQ|exp11:CPU|alu:my_alu|barrel:shift_reg                                                                                                                                                                                                                                                                                                      ; barrel                            ; work         ;
;       |ctrl:my_ctrl|                                                                                                                    ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LJQ|exp11:CPU|ctrl:my_ctrl                                                                                                                                                                                                                                                                                                                     ; ctrl                              ; work         ;
;       |imm_mod:my_imm|                                                                                                                  ; 34 (34)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LJQ|exp11:CPU|imm_mod:my_imm                                                                                                                                                                                                                                                                                                                   ; imm_mod                           ; work         ;
;       |pc_mod:my_pc|                                                                                                                    ; 64 (64)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LJQ|exp11:CPU|pc_mod:my_pc                                                                                                                                                                                                                                                                                                                     ; pc_mod                            ; work         ;
;       |regfile:myregfile|                                                                                                               ; 622 (622)           ; 992 (992)                 ; 0                 ; 0          ; 0    ; 0            ; |LJQ|exp11:CPU|regfile:myregfile                                                                                                                                                                                                                                                                                                                ; regfile                           ; work         ;
;    |imem:instr_mem|                                                                                                                     ; 264 (0)             ; 75 (0)                    ; 2097152           ; 0          ; 0    ; 0            ; |LJQ|imem:instr_mem                                                                                                                                                                                                                                                                                                                             ; imem                              ; work         ;
;       |instr_mem:imem_instance|                                                                                                         ; 264 (0)             ; 75 (0)                    ; 2097152           ; 0          ; 0    ; 0            ; |LJQ|imem:instr_mem|instr_mem:imem_instance                                                                                                                                                                                                                                                                                                     ; instr_mem                         ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 264 (0)             ; 75 (0)                    ; 2097152           ; 0          ; 0    ; 0            ; |LJQ|imem:instr_mem|instr_mem:imem_instance|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;             |altsyncram_q5i1:auto_generated|                                                                                            ; 264 (0)             ; 75 (0)                    ; 2097152           ; 0          ; 0    ; 0            ; |LJQ|imem:instr_mem|instr_mem:imem_instance|altsyncram:altsyncram_component|altsyncram_q5i1:auto_generated                                                                                                                                                                                                                                      ; altsyncram_q5i1                   ; work         ;
;                |altsyncram_goj2:altsyncram1|                                                                                            ; 114 (0)             ; 3 (3)                     ; 2097152           ; 0          ; 0    ; 0            ; |LJQ|imem:instr_mem|instr_mem:imem_instance|altsyncram:altsyncram_component|altsyncram_q5i1:auto_generated|altsyncram_goj2:altsyncram1                                                                                                                                                                                                          ; altsyncram_goj2                   ; work         ;
;                   |decode_61a:rden_decode_a|                                                                                            ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LJQ|imem:instr_mem|instr_mem:imem_instance|altsyncram:altsyncram_component|altsyncram_q5i1:auto_generated|altsyncram_goj2:altsyncram1|decode_61a:rden_decode_a                                                                                                                                                                                 ; decode_61a                        ; work         ;
;                   |decode_61a:rden_decode_b|                                                                                            ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LJQ|imem:instr_mem|instr_mem:imem_instance|altsyncram:altsyncram_component|altsyncram_q5i1:auto_generated|altsyncram_goj2:altsyncram1|decode_61a:rden_decode_b                                                                                                                                                                                 ; decode_61a                        ; work         ;
;                   |decode_dla:decode5|                                                                                                  ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LJQ|imem:instr_mem|instr_mem:imem_instance|altsyncram:altsyncram_component|altsyncram_q5i1:auto_generated|altsyncram_goj2:altsyncram1|decode_dla:decode5                                                                                                                                                                                       ; decode_dla                        ; work         ;
;                   |mux_ahb:mux6|                                                                                                        ; 90 (90)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LJQ|imem:instr_mem|instr_mem:imem_instance|altsyncram:altsyncram_component|altsyncram_q5i1:auto_generated|altsyncram_goj2:altsyncram1|mux_ahb:mux6                                                                                                                                                                                             ; mux_ahb                           ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 150 (134)           ; 72 (63)                   ; 0                 ; 0          ; 0    ; 0            ; |LJQ|imem:instr_mem|instr_mem:imem_instance|altsyncram:altsyncram_component|altsyncram_q5i1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                            ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 16 (16)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |LJQ|imem:instr_mem|instr_mem:imem_instance|altsyncram:altsyncram_component|altsyncram_q5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                         ; sld_rom_sr                        ; work         ;
;    |keyboard:my_kb|                                                                                                                     ; 131 (38)            ; 72 (33)                   ; 64                ; 0          ; 0    ; 0            ; |LJQ|keyboard:my_kb                                                                                                                                                                                                                                                                                                                             ; keyboard                          ; work         ;
;       |ps2_keyboard:mykey|                                                                                                              ; 47 (47)             ; 39 (39)                   ; 64                ; 0          ; 0    ; 0            ; |LJQ|keyboard:my_kb|ps2_keyboard:mykey                                                                                                                                                                                                                                                                                                          ; ps2_keyboard                      ; work         ;
;          |altsyncram:fifo_rtl_0|                                                                                                        ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |LJQ|keyboard:my_kb|ps2_keyboard:mykey|altsyncram:fifo_rtl_0                                                                                                                                                                                                                                                                                    ; altsyncram                        ; work         ;
;             |altsyncram_lsj1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |LJQ|keyboard:my_kb|ps2_keyboard:mykey|altsyncram:fifo_rtl_0|altsyncram_lsj1:auto_generated                                                                                                                                                                                                                                                     ; altsyncram_lsj1                   ; work         ;
;       |scancode_ram:myram|                                                                                                              ; 46 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LJQ|keyboard:my_kb|scancode_ram:myram                                                                                                                                                                                                                                                                                                          ; scancode_ram                      ; work         ;
;          |REG_RAM:my_RAM|                                                                                                               ; 18 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LJQ|keyboard:my_kb|scancode_ram:myram|REG_RAM:my_RAM                                                                                                                                                                                                                                                                                           ; REG_RAM                           ; work         ;
;          |REG_shift:my_shift|                                                                                                           ; 18 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LJQ|keyboard:my_kb|scancode_ram:myram|REG_shift:my_shift                                                                                                                                                                                                                                                                                       ; REG_shift                         ; work         ;
;    |lpm_divide:Mod0|                                                                                                                    ; 70 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LJQ|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                                            ; lpm_divide                        ; work         ;
;       |lpm_divide_h3m:auto_generated|                                                                                                   ; 70 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LJQ|lpm_divide:Mod0|lpm_divide_h3m:auto_generated                                                                                                                                                                                                                                                                                              ; lpm_divide_h3m                    ; work         ;
;          |sign_div_unsign_klh:divider|                                                                                                  ; 70 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LJQ|lpm_divide:Mod0|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider                                                                                                                                                                                                                                                                  ; sign_div_unsign_klh               ; work         ;
;             |alt_u_div_eve:divider|                                                                                                     ; 70 (70)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LJQ|lpm_divide:Mod0|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider|alt_u_div_eve:divider                                                                                                                                                                                                                                            ; alt_u_div_eve                     ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 98 (1)              ; 87 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |LJQ|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 97 (0)              ; 87 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |LJQ|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 97 (0)              ; 87 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |LJQ|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 97 (1)              ; 87 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |LJQ|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 96 (0)              ; 82 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |LJQ|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 96 (64)             ; 82 (54)                   ; 0                 ; 0          ; 0    ; 0            ; |LJQ|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 14 (14)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |LJQ|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |LJQ|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |vga_ctrl:VGA|                                                                                                                       ; 61 (61)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |LJQ|vga_ctrl:VGA                                                                                                                                                                                                                                                                                                                               ; vga_ctrl                          ; work         ;
;    |vmem:visual_mem|                                                                                                                    ; 14360 (14205)       ; 30728 (30728)             ; 0                 ; 0          ; 0    ; 0            ; |LJQ|vmem:visual_mem                                                                                                                                                                                                                                                                                                                            ; vmem                              ; work         ;
;       |lpm_divide:Div0|                                                                                                                 ; 66 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LJQ|vmem:visual_mem|lpm_divide:Div0                                                                                                                                                                                                                                                                                                            ; lpm_divide                        ; work         ;
;          |lpm_divide_ebm:auto_generated|                                                                                                ; 66 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LJQ|vmem:visual_mem|lpm_divide:Div0|lpm_divide_ebm:auto_generated                                                                                                                                                                                                                                                                              ; lpm_divide_ebm                    ; work         ;
;             |sign_div_unsign_klh:divider|                                                                                               ; 66 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LJQ|vmem:visual_mem|lpm_divide:Div0|lpm_divide_ebm:auto_generated|sign_div_unsign_klh:divider                                                                                                                                                                                                                                                  ; sign_div_unsign_klh               ; work         ;
;                |alt_u_div_eve:divider|                                                                                                  ; 66 (66)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LJQ|vmem:visual_mem|lpm_divide:Div0|lpm_divide_ebm:auto_generated|sign_div_unsign_klh:divider|alt_u_div_eve:divider                                                                                                                                                                                                                            ; alt_u_div_eve                     ; work         ;
;       |lpm_divide:Mod0|                                                                                                                 ; 89 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LJQ|vmem:visual_mem|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                            ; lpm_divide                        ; work         ;
;          |lpm_divide_l3m:auto_generated|                                                                                                ; 89 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LJQ|vmem:visual_mem|lpm_divide:Mod0|lpm_divide_l3m:auto_generated                                                                                                                                                                                                                                                                              ; lpm_divide_l3m                    ; work         ;
;             |sign_div_unsign_olh:divider|                                                                                               ; 89 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LJQ|vmem:visual_mem|lpm_divide:Mod0|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                                                                  ; sign_div_unsign_olh               ; work         ;
;                |alt_u_div_mve:divider|                                                                                                  ; 89 (89)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LJQ|vmem:visual_mem|lpm_divide:Mod0|lpm_divide_l3m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider                                                                                                                                                                                                                            ; alt_u_div_mve                     ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------------+
; Name                                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF        ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------------+
; dmem:data_mem|data_mem:ram_instance|altsyncram:altsyncram_component|altsyncram_mru1:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 32768        ; 32           ; 32768        ; 32           ; 1048576 ; main_d.mif ;
; imem:instr_mem|instr_mem:imem_instance|altsyncram:altsyncram_component|altsyncram_q5i1:auto_generated|altsyncram_goj2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port   ; 65536        ; 32           ; 65536        ; 32           ; 2097152 ; main.mif   ;
; keyboard:my_kb|ps2_keyboard:mykey|altsyncram:fifo_rtl_0|altsyncram_lsj1:auto_generated|ALTSYNCRAM                                            ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64      ; None       ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                          ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |LJQ|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |LJQ|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |LJQ|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |LJQ|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |LJQ|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; RAM: 2-PORT  ; 17.1    ; N/A          ; N/A          ; |LJQ|dmem:data_mem|data_mem:ram_instance                                                                                                                                                                                                                                 ; data_mem.v      ;
; Altera ; ROM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |LJQ|imem:instr_mem|instr_mem:imem_instance                                                                                                                                                                                                                              ; instr_mem.v     ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |LJQ|keyboard:my_kb|stat                                   ;
+----------+----------+----------+----------+----------+----------+----------+
; Name     ; stat.101 ; stat.100 ; stat.011 ; stat.010 ; stat.001 ; stat.000 ;
+----------+----------+----------+----------+----------+----------+----------+
; stat.000 ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ;
; stat.001 ; 0        ; 0        ; 0        ; 0        ; 1        ; 1        ;
; stat.010 ; 0        ; 0        ; 0        ; 1        ; 0        ; 1        ;
; stat.011 ; 0        ; 0        ; 1        ; 0        ; 0        ; 1        ;
; stat.100 ; 0        ; 1        ; 0        ; 0        ; 0        ; 1        ;
; stat.101 ; 1        ; 0        ; 0        ; 0        ; 0        ; 1        ;
+----------+----------+----------+----------+----------+----------+----------+


+------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                        ;
+----------------------------------------------------+------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal          ; Free of Timing Hazards ;
+----------------------------------------------------+------------------------------+------------------------+
; exp11:CPU|alu:my_alu|less                          ; exp11:CPU|alu:my_alu|WideOr7 ; yes                    ;
; Number of user-specified and inferred latches = 1  ;                              ;                        ;
+----------------------------------------------------+------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+
; Register name                                                                                                                                      ; Reason for Removal                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+
; keyboard:my_kb|nextdata                                                                                                                            ; Stuck at GND due to stuck port data_in      ;
; imem:instr_mem|instr_mem:imem_instance|altsyncram:altsyncram_component|altsyncram_q5i1:auto_generated|altsyncram_goj2:altsyncram1|address_reg_a[2] ; Merged with exp11:CPU|PC[17]                ;
; imem:instr_mem|instr_mem:imem_instance|altsyncram:altsyncram_component|altsyncram_q5i1:auto_generated|altsyncram_goj2:altsyncram1|address_reg_a[1] ; Merged with exp11:CPU|PC[16]                ;
; imem:instr_mem|instr_mem:imem_instance|altsyncram:altsyncram_component|altsyncram_q5i1:auto_generated|altsyncram_goj2:altsyncram1|address_reg_a[0] ; Merged with exp11:CPU|PC[15]                ;
; keyboard:my_kb|stat~8                                                                                                                              ; Lost fanout                                 ;
; keyboard:my_kb|stat~9                                                                                                                              ; Lost fanout                                 ;
; keyboard:my_kb|stat~10                                                                                                                             ; Lost fanout                                 ;
; exp11:CPU|regfile:myregfile|regs~0                                                                                                                 ; Stuck at GND due to stuck port clock_enable ;
; exp11:CPU|regfile:myregfile|regs~2                                                                                                                 ; Stuck at GND due to stuck port clock_enable ;
; exp11:CPU|regfile:myregfile|regs~28                                                                                                                ; Stuck at GND due to stuck port clock_enable ;
; exp11:CPU|regfile:myregfile|regs~29                                                                                                                ; Stuck at GND due to stuck port clock_enable ;
; exp11:CPU|regfile:myregfile|regs~30                                                                                                                ; Stuck at GND due to stuck port clock_enable ;
; exp11:CPU|regfile:myregfile|regs~31                                                                                                                ; Stuck at GND due to stuck port clock_enable ;
; exp11:CPU|regfile:myregfile|regs~1                                                                                                                 ; Stuck at GND due to stuck port clock_enable ;
; exp11:CPU|regfile:myregfile|regs~20                                                                                                                ; Stuck at GND due to stuck port clock_enable ;
; exp11:CPU|regfile:myregfile|regs~21                                                                                                                ; Stuck at GND due to stuck port clock_enable ;
; exp11:CPU|regfile:myregfile|regs~22                                                                                                                ; Stuck at GND due to stuck port clock_enable ;
; exp11:CPU|regfile:myregfile|regs~23                                                                                                                ; Stuck at GND due to stuck port clock_enable ;
; exp11:CPU|regfile:myregfile|regs~24                                                                                                                ; Stuck at GND due to stuck port clock_enable ;
; exp11:CPU|regfile:myregfile|regs~25                                                                                                                ; Stuck at GND due to stuck port clock_enable ;
; exp11:CPU|regfile:myregfile|regs~26                                                                                                                ; Stuck at GND due to stuck port clock_enable ;
; exp11:CPU|regfile:myregfile|regs~27                                                                                                                ; Stuck at GND due to stuck port clock_enable ;
; exp11:CPU|regfile:myregfile|regs~3                                                                                                                 ; Stuck at GND due to stuck port clock_enable ;
; exp11:CPU|regfile:myregfile|regs~4                                                                                                                 ; Stuck at GND due to stuck port clock_enable ;
; exp11:CPU|regfile:myregfile|regs~12                                                                                                                ; Stuck at GND due to stuck port clock_enable ;
; exp11:CPU|regfile:myregfile|regs~11                                                                                                                ; Stuck at GND due to stuck port clock_enable ;
; exp11:CPU|regfile:myregfile|regs~10                                                                                                                ; Stuck at GND due to stuck port clock_enable ;
; exp11:CPU|regfile:myregfile|regs~9                                                                                                                 ; Stuck at GND due to stuck port clock_enable ;
; exp11:CPU|regfile:myregfile|regs~8                                                                                                                 ; Stuck at GND due to stuck port clock_enable ;
; exp11:CPU|regfile:myregfile|regs~7                                                                                                                 ; Stuck at GND due to stuck port clock_enable ;
; exp11:CPU|regfile:myregfile|regs~6                                                                                                                 ; Stuck at GND due to stuck port clock_enable ;
; exp11:CPU|regfile:myregfile|regs~5                                                                                                                 ; Stuck at GND due to stuck port clock_enable ;
; exp11:CPU|regfile:myregfile|regs~19                                                                                                                ; Stuck at GND due to stuck port clock_enable ;
; exp11:CPU|regfile:myregfile|regs~18                                                                                                                ; Stuck at GND due to stuck port clock_enable ;
; exp11:CPU|regfile:myregfile|regs~17                                                                                                                ; Stuck at GND due to stuck port clock_enable ;
; exp11:CPU|regfile:myregfile|regs~16                                                                                                                ; Stuck at GND due to stuck port clock_enable ;
; exp11:CPU|regfile:myregfile|regs~15                                                                                                                ; Stuck at GND due to stuck port clock_enable ;
; exp11:CPU|regfile:myregfile|regs~14                                                                                                                ; Stuck at GND due to stuck port clock_enable ;
; exp11:CPU|regfile:myregfile|regs~13                                                                                                                ; Stuck at GND due to stuck port clock_enable ;
; Total Number of Removed Registers = 39                                                                                                             ;                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 32218 ;
; Number of registers using Synchronous Clear  ; 168   ;
; Number of registers using Synchronous Load   ; 66    ;
; Number of registers using Asynchronous Clear ; 65    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 32038 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 2                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                             ;
+---------------------------------------------------------+----------------------------------------------+
; Register Name                                           ; RAM Name                                     ;
+---------------------------------------------------------+----------------------------------------------+
; keyboard:my_kb|ps2_keyboard:mykey|fifo_rtl_0_bypass[0]  ; keyboard:my_kb|ps2_keyboard:mykey|fifo_rtl_0 ;
; keyboard:my_kb|ps2_keyboard:mykey|fifo_rtl_0_bypass[1]  ; keyboard:my_kb|ps2_keyboard:mykey|fifo_rtl_0 ;
; keyboard:my_kb|ps2_keyboard:mykey|fifo_rtl_0_bypass[2]  ; keyboard:my_kb|ps2_keyboard:mykey|fifo_rtl_0 ;
; keyboard:my_kb|ps2_keyboard:mykey|fifo_rtl_0_bypass[3]  ; keyboard:my_kb|ps2_keyboard:mykey|fifo_rtl_0 ;
; keyboard:my_kb|ps2_keyboard:mykey|fifo_rtl_0_bypass[4]  ; keyboard:my_kb|ps2_keyboard:mykey|fifo_rtl_0 ;
; keyboard:my_kb|ps2_keyboard:mykey|fifo_rtl_0_bypass[5]  ; keyboard:my_kb|ps2_keyboard:mykey|fifo_rtl_0 ;
; keyboard:my_kb|ps2_keyboard:mykey|fifo_rtl_0_bypass[6]  ; keyboard:my_kb|ps2_keyboard:mykey|fifo_rtl_0 ;
; keyboard:my_kb|ps2_keyboard:mykey|fifo_rtl_0_bypass[7]  ; keyboard:my_kb|ps2_keyboard:mykey|fifo_rtl_0 ;
; keyboard:my_kb|ps2_keyboard:mykey|fifo_rtl_0_bypass[8]  ; keyboard:my_kb|ps2_keyboard:mykey|fifo_rtl_0 ;
; keyboard:my_kb|ps2_keyboard:mykey|fifo_rtl_0_bypass[9]  ; keyboard:my_kb|ps2_keyboard:mykey|fifo_rtl_0 ;
; keyboard:my_kb|ps2_keyboard:mykey|fifo_rtl_0_bypass[10] ; keyboard:my_kb|ps2_keyboard:mykey|fifo_rtl_0 ;
; keyboard:my_kb|ps2_keyboard:mykey|fifo_rtl_0_bypass[11] ; keyboard:my_kb|ps2_keyboard:mykey|fifo_rtl_0 ;
; keyboard:my_kb|ps2_keyboard:mykey|fifo_rtl_0_bypass[12] ; keyboard:my_kb|ps2_keyboard:mykey|fifo_rtl_0 ;
; keyboard:my_kb|ps2_keyboard:mykey|fifo_rtl_0_bypass[13] ; keyboard:my_kb|ps2_keyboard:mykey|fifo_rtl_0 ;
; keyboard:my_kb|ps2_keyboard:mykey|fifo_rtl_0_bypass[14] ; keyboard:my_kb|ps2_keyboard:mykey|fifo_rtl_0 ;
+---------------------------------------------------------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |LJQ|vga_ctrl:VGA|y_cnt[2]                                                                                                                                                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |LJQ|imem:instr_mem|instr_mem:imem_instance|altsyncram:altsyncram_component|altsyncram_q5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |LJQ|imem:instr_mem|instr_mem:imem_instance|altsyncram:altsyncram_component|altsyncram_q5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |LJQ|clkgen:clkgen_mod|clkcount[2]                                                                                                                                                                      ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |LJQ|imem:instr_mem|instr_mem:imem_instance|altsyncram:altsyncram_component|altsyncram_q5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |LJQ|T[27]                                                                                                                                                                                              ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |LJQ|keyboard:my_kb|temp1[6]                                                                                                                                                                            ;
; 10:1               ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; Yes        ; |LJQ|imem:instr_mem|instr_mem:imem_instance|altsyncram:altsyncram_component|altsyncram_q5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ;
; 26:1               ; 4 bits    ; 68 LEs        ; 40 LEs               ; 28 LEs                 ; Yes        ; |LJQ|imem:instr_mem|instr_mem:imem_instance|altsyncram:altsyncram_component|altsyncram_q5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ;
; 14:1               ; 8 bits    ; 72 LEs        ; 16 LEs               ; 56 LEs                 ; Yes        ; |LJQ|keyboard:my_kb|cur_key[2]                                                                                                                                                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |LJQ|exp11:CPU|imm_mod:my_imm|Mux23                                                                                                                                                                     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |LJQ|exp11:CPU|imm_mod:my_imm|Mux1                                                                                                                                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |LJQ|exp11:CPU|datab[23]                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |LJQ|dmem:data_mem|byteena_a[3]                                                                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |LJQ|exp11:CPU|alu:my_alu|barrel:shift_reg|temp                                                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |LJQ|exp11:CPU|alu:my_alu|barrel:shift_reg|temp                                                                                                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |LJQ|exp11:CPU|alu:my_alu|barrel:shift_reg|temp                                                                                                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |LJQ|exp11:CPU|alu:my_alu|barrel:shift_reg|temp                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |LJQ|exp11:CPU|alu:my_alu|barrel:shift_reg|temp                                                                                                                                                         ;
; 4:1                ; 48 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |LJQ|exp11:CPU|alu:my_alu|barrel:shift_reg|temp                                                                                                                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |LJQ|dmem:data_mem|ShiftLeft1                                                                                                                                                                           ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |LJQ|dmem:data_mem|ShiftLeft1                                                                                                                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |LJQ|dmem:data_mem|ShiftLeft1                                                                                                                                                                           ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |LJQ|dmem:data_mem|data_mem:ram_instance|altsyncram:altsyncram_component|altsyncram_mru1:auto_generated|mux_5hb:mux3|l2_w29_n0_mux_dataout                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |LJQ|exp11:CPU|imm_mod:my_imm|Mux28                                                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |LJQ|exp11:CPU|imm_mod:my_imm|Mux10                                                                                                                                                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |LJQ|exp11:CPU|imm_mod:my_imm|Mux17                                                                                                                                                                     ;
; 16:1               ; 31 bits   ; 310 LEs       ; 155 LEs              ; 155 LEs                ; No         ; |LJQ|exp11:CPU|alu:my_alu|Mux30                                                                                                                                                                         ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |LJQ|dmem:data_mem|Mux3                                                                                                                                                                                 ;
; 8:1                ; 30 bits   ; 150 LEs       ; 150 LEs              ; 0 LEs                  ; No         ; |LJQ|imem:instr_mem|instr_mem:imem_instance|altsyncram:altsyncram_component|altsyncram_q5i1:auto_generated|altsyncram_goj2:altsyncram1|mux_ahb:mux6|l3_w24_n0_mux_dataout                               ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |LJQ|dmem:data_mem|Mux9                                                                                                                                                                                 ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |LJQ|dmem:data_mem|Mux20                                                                                                                                                                                ;
; 8:1                ; 5 bits    ; 25 LEs        ; 25 LEs               ; 0 LEs                  ; No         ; |LJQ|exp11:CPU|alu:my_alu|barrel:shift_reg|Selector24                                                                                                                                                   ;
; 9:1                ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |LJQ|exp11:CPU|alu:my_alu|barrel:shift_reg|Selector11                                                                                                                                                   ;
; 10:1               ; 6 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |LJQ|exp11:CPU|alu:my_alu|barrel:shift_reg|Selector22                                                                                                                                                   ;
; 11:1               ; 3 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |LJQ|exp11:CPU|alu:my_alu|barrel:shift_reg|Selector28                                                                                                                                                   ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; No         ; |LJQ|exp11:CPU|alu:my_alu|barrel:shift_reg|Selector6                                                                                                                                                    ;
; 13:1               ; 6 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |LJQ|exp11:CPU|wrdata[1]                                                                                                                                                                                ;
; 14:1               ; 3 bits    ; 27 LEs        ; 24 LEs               ; 3 LEs                  ; No         ; |LJQ|exp11:CPU|alu:my_alu|barrel:shift_reg|Selector1                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dmem:data_mem|data_mem:ram_instance|altsyncram:altsyncram_component|altsyncram_mru1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for imem:instr_mem|instr_mem:imem_instance|altsyncram:altsyncram_component|altsyncram_q5i1:auto_generated|altsyncram_goj2:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for keyboard:my_kb|ps2_keyboard:mykey|altsyncram:fifo_rtl_0|altsyncram_lsj1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clkgen:clkgen_mod ;
+----------------+--------+--------------------------------------+
; Parameter Name ; Value  ; Type                                 ;
+----------------+--------+--------------------------------------+
; clk_freq       ; 100000 ; Signed Integer                       ;
; countlimit     ; 250    ; Signed Integer                       ;
+----------------+--------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dmem:data_mem|data_mem:ram_instance|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                              ;
; WIDTH_A                            ; 32                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 32                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 15                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 32768                ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; main_d.mif           ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_mru1      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: imem:instr_mem|instr_mem:imem_instance|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                          ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                          ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; main.mif             ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_q5i1      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clkgen:clk_VGA ;
+----------------+----------+---------------------------------+
; Parameter Name ; Value    ; Type                            ;
+----------------+----------+---------------------------------+
; clk_freq       ; 25000000 ; Signed Integer                  ;
; countlimit     ; 1        ; Signed Integer                  ;
+----------------+----------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_ctrl:VGA ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; h_frontporch   ; 96    ; Signed Integer                   ;
; h_active       ; 144   ; Signed Integer                   ;
; h_backporch    ; 784   ; Signed Integer                   ;
; h_total        ; 800   ; Signed Integer                   ;
; v_frontporch   ; 2     ; Signed Integer                   ;
; v_active       ; 35    ; Signed Integer                   ;
; v_backporch    ; 515   ; Signed Integer                   ;
; v_total        ; 525   ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: keyboard:my_kb|ps2_keyboard:mykey|altsyncram:fifo_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                      ;
; WIDTH_A                            ; 8                    ; Untyped                                      ;
; WIDTHAD_A                          ; 3                    ; Untyped                                      ;
; NUMWORDS_A                         ; 8                    ; Untyped                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 8                    ; Untyped                                      ;
; WIDTHAD_B                          ; 3                    ; Untyped                                      ;
; NUMWORDS_B                         ; 8                    ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_lsj1      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_h3m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmem:visual_mem|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                ;
; LPM_WIDTHD             ; 5              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_l3m ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vmem:visual_mem|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                ;
; LPM_WIDTHD             ; 4              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_ebm ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                   ;
+-------------------------------------------+------------------------------------------------------------------------+
; Name                                      ; Value                                                                  ;
+-------------------------------------------+------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                      ;
; Entity Instance                           ; dmem:data_mem|data_mem:ram_instance|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                              ;
;     -- WIDTH_A                            ; 32                                                                     ;
;     -- NUMWORDS_A                         ; 32768                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 32                                                                     ;
;     -- NUMWORDS_B                         ; 32768                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; imem:instr_mem|instr_mem:imem_instance|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                    ;
;     -- WIDTH_A                            ; 32                                                                     ;
;     -- NUMWORDS_A                         ; 65536                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 1                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
; Entity Instance                           ; keyboard:my_kb|ps2_keyboard:mykey|altsyncram:fifo_rtl_0                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                              ;
;     -- WIDTH_A                            ; 8                                                                      ;
;     -- NUMWORDS_A                         ; 8                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 8                                                                      ;
;     -- NUMWORDS_B                         ; 8                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
+-------------------------------------------+------------------------------------------------------------------------+


+------------------------------------------+
; Port Connectivity Checks: "bcd7seg:hex5" ;
+--------+-------+----------+--------------+
; Port   ; Type  ; Severity ; Details      ;
+--------+-------+----------+--------------+
; enable ; Input ; Info     ; Stuck at VCC ;
+--------+-------+----------+--------------+


+------------------------------------------+
; Port Connectivity Checks: "bcd7seg:hex4" ;
+--------+-------+----------+--------------+
; Port   ; Type  ; Severity ; Details      ;
+--------+-------+----------+--------------+
; enable ; Input ; Info     ; Stuck at VCC ;
+--------+-------+----------+--------------+


+------------------------------------------+
; Port Connectivity Checks: "bcd7seg:hex3" ;
+--------+-------+----------+--------------+
; Port   ; Type  ; Severity ; Details      ;
+--------+-------+----------+--------------+
; enable ; Input ; Info     ; Stuck at VCC ;
+--------+-------+----------+--------------+


+------------------------------------------+
; Port Connectivity Checks: "bcd7seg:hex2" ;
+--------+-------+----------+--------------+
; Port   ; Type  ; Severity ; Details      ;
+--------+-------+----------+--------------+
; enable ; Input ; Info     ; Stuck at VCC ;
+--------+-------+----------+--------------+


+------------------------------------------+
; Port Connectivity Checks: "bcd7seg:hex1" ;
+--------+-------+----------+--------------+
; Port   ; Type  ; Severity ; Details      ;
+--------+-------+----------+--------------+
; enable ; Input ; Info     ; Stuck at VCC ;
+--------+-------+----------+--------------+


+------------------------------------------+
; Port Connectivity Checks: "bcd7seg:hex0" ;
+--------+-------+----------+--------------+
; Port   ; Type  ; Severity ; Details      ;
+--------+-------+----------+--------------+
; enable ; Input ; Info     ; Stuck at VCC ;
+--------+-------+----------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "keyboard:my_kb"                                                                                               ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; clrn      ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; key_count ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; cur_key   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; overflow  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; enable    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------+
; Port Connectivity Checks: "vga_ctrl:VGA" ;
+-------+-------+----------+---------------+
; Port  ; Type  ; Severity ; Details       ;
+-------+-------+----------+---------------+
; reset ; Input ; Info     ; Stuck at GND  ;
+-------+-------+----------+---------------+


+--------------------------------------------+
; Port Connectivity Checks: "clkgen:clk_VGA" ;
+-------+-------+----------+-----------------+
; Port  ; Type  ; Severity ; Details         ;
+-------+-------+----------+-----------------+
; rst   ; Input ; Info     ; Stuck at GND    ;
; clken ; Input ; Info     ; Stuck at VCC    ;
+-------+-------+----------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "imem:instr_mem|instr_mem:imem_instance"                                                                                                                                               ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "imem:instr_mem"                                                                                                                                 ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; we       ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; memop[2] ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; memop[1] ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; memop[0] ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; datain   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; wrclk    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vmem:visual_mem"                                                                                                                                                                    ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; datain ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "clkgen:clkgen_mod" ;
+-------+-------+----------+--------------------+
; Port  ; Type  ; Severity ; Details            ;
+-------+-------+----------+--------------------+
; clken ; Input ; Info     ; Stuck at VCC       ;
+-------+-------+----------+--------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "exp11:CPU"                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; dbgdata ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                          ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                    ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------+
; 0              ; INST        ; 32    ; 65536 ; Read/Write ; imem:instr_mem|instr_mem:imem_instance|altsyncram:altsyncram_component|altsyncram_q5i1:auto_generated ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 32131                       ;
;     CLR               ; 7                           ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 31858                       ;
;     ENA CLR           ; 7                           ;
;     ENA CLR SLD       ; 16                          ;
;     ENA SCLR          ; 49                          ;
;     ENA SCLR SLD      ; 32                          ;
;     ENA SLD           ; 16                          ;
;     SCLR              ; 80                          ;
;     plain             ; 65                          ;
; arriav_io_obuf        ; 4                           ;
; arriav_lcell_comb     ; 17353                       ;
;     arith             ; 484                         ;
;         0 data inputs ; 28                          ;
;         1 data inputs ; 255                         ;
;         2 data inputs ; 14                          ;
;         3 data inputs ; 22                          ;
;         4 data inputs ; 66                          ;
;         5 data inputs ; 99                          ;
;     extend            ; 718                         ;
;         7 data inputs ; 718                         ;
;     normal            ; 16145                       ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 10                          ;
;         2 data inputs ; 108                         ;
;         3 data inputs ; 4100                        ;
;         4 data inputs ; 304                         ;
;         5 data inputs ; 278                         ;
;         6 data inputs ; 11344                       ;
;     shared            ; 6                           ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 3                           ;
; boundary_port         ; 130                         ;
; stratixv_ram_block    ; 392                         ;
;                       ;                             ;
; Max LUT depth         ; 30.30                       ;
; Average LUT depth     ; 15.90                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:30     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Thu Jun 09 16:04:37 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LJQ -c LJQ
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file imem.v
    Info (12023): Found entity 1: imem File: C:/Users/LJQ/Desktop/LJQZS1/imem.v Line: 95
Info (12021): Found 1 design units, including 1 entities, in source file vmem.v
    Info (12023): Found entity 1: vmem File: C:/Users/LJQ/Desktop/LJQZS1/vmem.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bcd7seg.v
    Info (12023): Found entity 1: bcd7seg File: C:/Users/LJQ/Desktop/LJQZS1/bcd7seg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clkgen.v
    Info (12023): Found entity 1: clkgen File: C:/Users/LJQ/Desktop/LJQZS1/clkgen.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dmem.v
    Info (12023): Found entity 1: dmem File: C:/Users/LJQ/Desktop/LJQZS1/dmem.v Line: 102
Info (12021): Found 9 design units, including 9 entities, in source file exp11.v
    Info (12023): Found entity 1: exp11 File: C:/Users/LJQ/Desktop/LJQZS1/exp11.v Line: 1
    Info (12023): Found entity 2: instr_mod File: C:/Users/LJQ/Desktop/LJQZS1/exp11.v Line: 144
    Info (12023): Found entity 3: ctrl File: C:/Users/LJQ/Desktop/LJQZS1/exp11.v Line: 164
    Info (12023): Found entity 4: imm_mod File: C:/Users/LJQ/Desktop/LJQZS1/exp11.v Line: 307
    Info (12023): Found entity 5: alu File: C:/Users/LJQ/Desktop/LJQZS1/exp11.v Line: 335
    Info (12023): Found entity 6: barrel File: C:/Users/LJQ/Desktop/LJQZS1/exp11.v Line: 419
    Info (12023): Found entity 7: pc_mod File: C:/Users/LJQ/Desktop/LJQZS1/exp11.v Line: 462
    Info (12023): Found entity 8: regfile File: C:/Users/LJQ/Desktop/LJQZS1/exp11.v Line: 479
    Info (12023): Found entity 9: Branch_mod File: C:/Users/LJQ/Desktop/LJQZS1/exp11.v Line: 507
Info (12021): Found 1 design units, including 1 entities, in source file vga_ctrl.v
    Info (12023): Found entity 1: vga_ctrl File: C:/Users/LJQ/Desktop/LJQZS1/vga_ctrl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file data_mem.v
    Info (12023): Found entity 1: data_mem File: C:/Users/LJQ/Desktop/LJQZS1/data_mem.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file instr_mem.v
    Info (12023): Found entity 1: instr_mem File: C:/Users/LJQ/Desktop/LJQZS1/instr_mem.v Line: 39
Warning (12125): Using design file ljq.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: LJQ File: C:/Users/LJQ/Desktop/LJQZS1/ljq.v Line: 6
Info (12127): Elaborating entity "LJQ" for the top level hierarchy
Warning (10235): Verilog HDL Always Construct warning at ljq.v(98): variable "memtemp1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/LJQ/Desktop/LJQZS1/ljq.v Line: 98
Warning (10235): Verilog HDL Always Construct warning at ljq.v(99): variable "memtemp2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/LJQ/Desktop/LJQZS1/ljq.v Line: 99
Warning (10235): Verilog HDL Always Construct warning at ljq.v(100): variable "memtemp3" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/LJQ/Desktop/LJQZS1/ljq.v Line: 100
Warning (10230): Verilog HDL assignment warning at ljq.v(171): truncated value with size 56 to match size of target (32) File: C:/Users/LJQ/Desktop/LJQZS1/ljq.v Line: 171
Warning (10230): Verilog HDL assignment warning at ljq.v(196): truncated value with size 12 to match size of target (8) File: C:/Users/LJQ/Desktop/LJQZS1/ljq.v Line: 196
Warning (10030): Net "point.data_a" at ljq.v(79) has no driver or initial value, using a default initial value '0' File: C:/Users/LJQ/Desktop/LJQZS1/ljq.v Line: 79
Warning (10030): Net "point.waddr_a" at ljq.v(79) has no driver or initial value, using a default initial value '0' File: C:/Users/LJQ/Desktop/LJQZS1/ljq.v Line: 79
Warning (10030): Net "point.we_a" at ljq.v(79) has no driver or initial value, using a default initial value '0' File: C:/Users/LJQ/Desktop/LJQZS1/ljq.v Line: 79
Info (12128): Elaborating entity "exp11" for hierarchy "exp11:CPU" File: C:/Users/LJQ/Desktop/LJQZS1/ljq.v Line: 122
Info (12128): Elaborating entity "instr_mod" for hierarchy "exp11:CPU|instr_mod:my_instr_mod" File: C:/Users/LJQ/Desktop/LJQZS1/exp11.v Line: 36
Info (12128): Elaborating entity "ctrl" for hierarchy "exp11:CPU|ctrl:my_ctrl" File: C:/Users/LJQ/Desktop/LJQZS1/exp11.v Line: 61
Info (12128): Elaborating entity "imm_mod" for hierarchy "exp11:CPU|imm_mod:my_imm" File: C:/Users/LJQ/Desktop/LJQZS1/exp11.v Line: 70
Info (12128): Elaborating entity "alu" for hierarchy "exp11:CPU|alu:my_alu" File: C:/Users/LJQ/Desktop/LJQZS1/exp11.v Line: 84
Warning (10240): Verilog HDL Always Construct warning at exp11.v(352): inferring latch(es) for variable "temp", which holds its previous value in one or more paths through the always construct File: C:/Users/LJQ/Desktop/LJQZS1/exp11.v Line: 352
Warning (10240): Verilog HDL Always Construct warning at exp11.v(352): inferring latch(es) for variable "F", which holds its previous value in one or more paths through the always construct File: C:/Users/LJQ/Desktop/LJQZS1/exp11.v Line: 352
Warning (10240): Verilog HDL Always Construct warning at exp11.v(352): inferring latch(es) for variable "res", which holds its previous value in one or more paths through the always construct File: C:/Users/LJQ/Desktop/LJQZS1/exp11.v Line: 352
Warning (10240): Verilog HDL Always Construct warning at exp11.v(352): inferring latch(es) for variable "less", which holds its previous value in one or more paths through the always construct File: C:/Users/LJQ/Desktop/LJQZS1/exp11.v Line: 352
Info (10041): Inferred latch for "less" at exp11.v(352) File: C:/Users/LJQ/Desktop/LJQZS1/exp11.v Line: 352
Info (12128): Elaborating entity "barrel" for hierarchy "exp11:CPU|alu:my_alu|barrel:shift_reg" File: C:/Users/LJQ/Desktop/LJQZS1/exp11.v Line: 349
Info (12128): Elaborating entity "regfile" for hierarchy "exp11:CPU|regfile:myregfile" File: C:/Users/LJQ/Desktop/LJQZS1/exp11.v Line: 98
Info (12128): Elaborating entity "pc_mod" for hierarchy "exp11:CPU|pc_mod:my_pc" File: C:/Users/LJQ/Desktop/LJQZS1/exp11.v Line: 112
Info (12128): Elaborating entity "Branch_mod" for hierarchy "exp11:CPU|Branch_mod:my_branch" File: C:/Users/LJQ/Desktop/LJQZS1/exp11.v Line: 121
Info (12128): Elaborating entity "clkgen" for hierarchy "clkgen:clkgen_mod" File: C:/Users/LJQ/Desktop/LJQZS1/ljq.v Line: 130
Info (12128): Elaborating entity "dmem" for hierarchy "dmem:data_mem" File: C:/Users/LJQ/Desktop/LJQZS1/ljq.v Line: 144
Info (12128): Elaborating entity "data_mem" for hierarchy "dmem:data_mem|data_mem:ram_instance" File: C:/Users/LJQ/Desktop/LJQZS1/dmem.v Line: 134
Info (12128): Elaborating entity "altsyncram" for hierarchy "dmem:data_mem|data_mem:ram_instance|altsyncram:altsyncram_component" File: C:/Users/LJQ/Desktop/LJQZS1/data_mem.v Line: 93
Info (12130): Elaborated megafunction instantiation "dmem:data_mem|data_mem:ram_instance|altsyncram:altsyncram_component" File: C:/Users/LJQ/Desktop/LJQZS1/data_mem.v Line: 93
Info (12133): Instantiated megafunction "dmem:data_mem|data_mem:ram_instance|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/LJQ/Desktop/LJQZS1/data_mem.v Line: 93
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "init_file" = "main_d.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "numwords_b" = "32768"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "widthad_b" = "15"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mru1.tdf
    Info (12023): Found entity 1: altsyncram_mru1 File: C:/Users/LJQ/Desktop/LJQZS1/db/altsyncram_mru1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_mru1" for hierarchy "dmem:data_mem|data_mem:ram_instance|altsyncram:altsyncram_component|altsyncram_mru1:auto_generated" File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (113028): 32450 out of 32768 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: C:/Users/LJQ/Desktop/LJQZS1/main_d.mif Line: 1
    Warning (113027): Addresses ranging from 318 to 32767 are not initialized File: C:/Users/LJQ/Desktop/LJQZS1/main_d.mif Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_8la.tdf
    Info (12023): Found entity 1: decode_8la File: C:/Users/LJQ/Desktop/LJQZS1/db/decode_8la.tdf Line: 22
Info (12128): Elaborating entity "decode_8la" for hierarchy "dmem:data_mem|data_mem:ram_instance|altsyncram:altsyncram_component|altsyncram_mru1:auto_generated|decode_8la:decode2" File: C:/Users/LJQ/Desktop/LJQZS1/db/altsyncram_mru1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_11a.tdf
    Info (12023): Found entity 1: decode_11a File: C:/Users/LJQ/Desktop/LJQZS1/db/decode_11a.tdf Line: 22
Info (12128): Elaborating entity "decode_11a" for hierarchy "dmem:data_mem|data_mem:ram_instance|altsyncram:altsyncram_component|altsyncram_mru1:auto_generated|decode_11a:rden_decode_b" File: C:/Users/LJQ/Desktop/LJQZS1/db/altsyncram_mru1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf
    Info (12023): Found entity 1: mux_5hb File: C:/Users/LJQ/Desktop/LJQZS1/db/mux_5hb.tdf Line: 22
Info (12128): Elaborating entity "mux_5hb" for hierarchy "dmem:data_mem|data_mem:ram_instance|altsyncram:altsyncram_component|altsyncram_mru1:auto_generated|mux_5hb:mux3" File: C:/Users/LJQ/Desktop/LJQZS1/db/altsyncram_mru1.tdf Line: 49
Info (12128): Elaborating entity "vmem" for hierarchy "vmem:visual_mem" File: C:/Users/LJQ/Desktop/LJQZS1/ljq.v Line: 156
Warning (10230): Verilog HDL assignment warning at vmem.v(18): truncated value with size 32 to match size of target (12) File: C:/Users/LJQ/Desktop/LJQZS1/vmem.v Line: 18
Info (12128): Elaborating entity "imem" for hierarchy "imem:instr_mem" File: C:/Users/LJQ/Desktop/LJQZS1/ljq.v Line: 165
Info (12128): Elaborating entity "instr_mem" for hierarchy "imem:instr_mem|instr_mem:imem_instance" File: C:/Users/LJQ/Desktop/LJQZS1/imem.v Line: 106
Info (12128): Elaborating entity "altsyncram" for hierarchy "imem:instr_mem|instr_mem:imem_instance|altsyncram:altsyncram_component" File: C:/Users/LJQ/Desktop/LJQZS1/instr_mem.v Line: 81
Info (12130): Elaborated megafunction instantiation "imem:instr_mem|instr_mem:imem_instance|altsyncram:altsyncram_component" File: C:/Users/LJQ/Desktop/LJQZS1/instr_mem.v Line: 81
Info (12133): Instantiated megafunction "imem:instr_mem|instr_mem:imem_instance|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/LJQ/Desktop/LJQZS1/instr_mem.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "main.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=INST"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q5i1.tdf
    Info (12023): Found entity 1: altsyncram_q5i1 File: C:/Users/LJQ/Desktop/LJQZS1/db/altsyncram_q5i1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_q5i1" for hierarchy "imem:instr_mem|instr_mem:imem_instance|altsyncram:altsyncram_component|altsyncram_q5i1:auto_generated" File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_goj2.tdf
    Info (12023): Found entity 1: altsyncram_goj2 File: C:/Users/LJQ/Desktop/LJQZS1/db/altsyncram_goj2.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_goj2" for hierarchy "imem:instr_mem|instr_mem:imem_instance|altsyncram:altsyncram_component|altsyncram_q5i1:auto_generated|altsyncram_goj2:altsyncram1" File: C:/Users/LJQ/Desktop/LJQZS1/db/altsyncram_q5i1.tdf Line: 34
Warning (113028): 61629 out of 65536 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: C:/Users/LJQ/Desktop/LJQZS1/main.mif Line: 1
    Warning (113027): Addresses ranging from 3907 to 65535 are not initialized File: C:/Users/LJQ/Desktop/LJQZS1/main.mif Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: C:/Users/LJQ/Desktop/LJQZS1/db/decode_dla.tdf Line: 22
Info (12128): Elaborating entity "decode_dla" for hierarchy "imem:instr_mem|instr_mem:imem_instance|altsyncram:altsyncram_component|altsyncram_q5i1:auto_generated|altsyncram_goj2:altsyncram1|decode_dla:decode4" File: C:/Users/LJQ/Desktop/LJQZS1/db/altsyncram_goj2.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_61a.tdf
    Info (12023): Found entity 1: decode_61a File: C:/Users/LJQ/Desktop/LJQZS1/db/decode_61a.tdf Line: 22
Info (12128): Elaborating entity "decode_61a" for hierarchy "imem:instr_mem|instr_mem:imem_instance|altsyncram:altsyncram_component|altsyncram_q5i1:auto_generated|altsyncram_goj2:altsyncram1|decode_61a:rden_decode_a" File: C:/Users/LJQ/Desktop/LJQZS1/db/altsyncram_goj2.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf
    Info (12023): Found entity 1: mux_ahb File: C:/Users/LJQ/Desktop/LJQZS1/db/mux_ahb.tdf Line: 22
Info (12128): Elaborating entity "mux_ahb" for hierarchy "imem:instr_mem|instr_mem:imem_instance|altsyncram:altsyncram_component|altsyncram_q5i1:auto_generated|altsyncram_goj2:altsyncram1|mux_ahb:mux6" File: C:/Users/LJQ/Desktop/LJQZS1/db/altsyncram_goj2.tdf Line: 51
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "imem:instr_mem|instr_mem:imem_instance|altsyncram:altsyncram_component|altsyncram_q5i1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/LJQ/Desktop/LJQZS1/db/altsyncram_q5i1.tdf Line: 35
Info (12130): Elaborated megafunction instantiation "imem:instr_mem|instr_mem:imem_instance|altsyncram:altsyncram_component|altsyncram_q5i1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/LJQ/Desktop/LJQZS1/db/altsyncram_q5i1.tdf Line: 35
Info (12133): Instantiated megafunction "imem:instr_mem|instr_mem:imem_instance|altsyncram:altsyncram_component|altsyncram_q5i1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/LJQ/Desktop/LJQZS1/db/altsyncram_q5i1.tdf Line: 35
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1229869908"
    Info (12134): Parameter "NUMWORDS" = "65536"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "16"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "imem:instr_mem|instr_mem:imem_instance|altsyncram:altsyncram_component|altsyncram_q5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "imem:instr_mem|instr_mem:imem_instance|altsyncram:altsyncram_component|altsyncram_q5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "imem:instr_mem|instr_mem:imem_instance|altsyncram:altsyncram_component|altsyncram_q5i1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "clkgen" for hierarchy "clkgen:clk_VGA" File: C:/Users/LJQ/Desktop/LJQZS1/ljq.v Line: 192
Info (12128): Elaborating entity "vga_ctrl" for hierarchy "vga_ctrl:VGA" File: C:/Users/LJQ/Desktop/LJQZS1/ljq.v Line: 213
Warning (12125): Using design file keyboard.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project
    Info (12023): Found entity 1: keyboard File: C:/Users/LJQ/Desktop/LJQZS1/keyboard.v Line: 1
    Info (12023): Found entity 2: ps2_keyboard File: C:/Users/LJQ/Desktop/LJQZS1/keyboard.v Line: 200
Info (12128): Elaborating entity "keyboard" for hierarchy "keyboard:my_kb" File: C:/Users/LJQ/Desktop/LJQZS1/ljq.v Line: 230
Warning (10230): Verilog HDL assignment warning at keyboard.v(69): truncated value with size 32 to match size of target (8) File: C:/Users/LJQ/Desktop/LJQZS1/keyboard.v Line: 69
Warning (10230): Verilog HDL assignment warning at keyboard.v(81): truncated value with size 32 to match size of target (8) File: C:/Users/LJQ/Desktop/LJQZS1/keyboard.v Line: 81
Warning (10230): Verilog HDL assignment warning at keyboard.v(97): truncated value with size 32 to match size of target (8) File: C:/Users/LJQ/Desktop/LJQZS1/keyboard.v Line: 97
Warning (10230): Verilog HDL assignment warning at keyboard.v(140): truncated value with size 32 to match size of target (8) File: C:/Users/LJQ/Desktop/LJQZS1/keyboard.v Line: 140
Warning (12125): Using design file scancode_ram.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: scancode_ram File: C:/Users/LJQ/Desktop/LJQZS1/scancode_ram.v Line: 1
Info (12128): Elaborating entity "scancode_ram" for hierarchy "keyboard:my_kb|scancode_ram:myram" File: C:/Users/LJQ/Desktop/LJQZS1/keyboard.v Line: 28
Warning (10235): Verilog HDL Always Construct warning at scancode_ram.v(21): variable "data0" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/LJQ/Desktop/LJQZS1/scancode_ram.v Line: 21
Warning (10235): Verilog HDL Always Construct warning at scancode_ram.v(22): variable "data1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/LJQ/Desktop/LJQZS1/scancode_ram.v Line: 22
Warning (10235): Verilog HDL Always Construct warning at scancode_ram.v(23): variable "data2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/LJQ/Desktop/LJQZS1/scancode_ram.v Line: 23
Warning (10235): Verilog HDL Always Construct warning at scancode_ram.v(24): variable "data3" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/LJQ/Desktop/LJQZS1/scancode_ram.v Line: 24
Warning (12125): Using design file reg_ram.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: REG_RAM File: C:/Users/LJQ/Desktop/LJQZS1/reg_ram.v Line: 1
Info (12128): Elaborating entity "REG_RAM" for hierarchy "keyboard:my_kb|scancode_ram:myram|REG_RAM:my_RAM" File: C:/Users/LJQ/Desktop/LJQZS1/scancode_ram.v Line: 13
Warning (10030): Net "RAM.data_a" at reg_ram.v(6) has no driver or initial value, using a default initial value '0' File: C:/Users/LJQ/Desktop/LJQZS1/reg_ram.v Line: 6
Warning (10030): Net "RAM.waddr_a" at reg_ram.v(6) has no driver or initial value, using a default initial value '0' File: C:/Users/LJQ/Desktop/LJQZS1/reg_ram.v Line: 6
Warning (10030): Net "RAM.we_a" at reg_ram.v(6) has no driver or initial value, using a default initial value '0' File: C:/Users/LJQ/Desktop/LJQZS1/reg_ram.v Line: 6
Warning (12125): Using design file reg_shift.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: REG_shift File: C:/Users/LJQ/Desktop/LJQZS1/reg_shift.v Line: 1
Info (12128): Elaborating entity "REG_shift" for hierarchy "keyboard:my_kb|scancode_ram:myram|REG_shift:my_shift" File: C:/Users/LJQ/Desktop/LJQZS1/scancode_ram.v Line: 14
Warning (10030): Net "RAM_shift.data_a" at reg_shift.v(7) has no driver or initial value, using a default initial value '0' File: C:/Users/LJQ/Desktop/LJQZS1/reg_shift.v Line: 7
Warning (10030): Net "RAM_shift.waddr_a" at reg_shift.v(7) has no driver or initial value, using a default initial value '0' File: C:/Users/LJQ/Desktop/LJQZS1/reg_shift.v Line: 7
Warning (10030): Net "RAM_shift.we_a" at reg_shift.v(7) has no driver or initial value, using a default initial value '0' File: C:/Users/LJQ/Desktop/LJQZS1/reg_shift.v Line: 7
Warning (12125): Using design file reg_caps.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: REG_caps File: C:/Users/LJQ/Desktop/LJQZS1/reg_caps.v Line: 1
Info (12128): Elaborating entity "REG_caps" for hierarchy "keyboard:my_kb|scancode_ram:myram|REG_caps:my_caps" File: C:/Users/LJQ/Desktop/LJQZS1/scancode_ram.v Line: 15
Warning (10030): Net "RAM_caps.data_a" at reg_caps.v(7) has no driver or initial value, using a default initial value '0' File: C:/Users/LJQ/Desktop/LJQZS1/reg_caps.v Line: 7
Warning (10030): Net "RAM_caps.waddr_a" at reg_caps.v(7) has no driver or initial value, using a default initial value '0' File: C:/Users/LJQ/Desktop/LJQZS1/reg_caps.v Line: 7
Warning (10030): Net "RAM_caps.we_a" at reg_caps.v(7) has no driver or initial value, using a default initial value '0' File: C:/Users/LJQ/Desktop/LJQZS1/reg_caps.v Line: 7
Warning (12125): Using design file reg_caps_shift.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: REG_caps_shift File: C:/Users/LJQ/Desktop/LJQZS1/reg_caps_shift.v Line: 1
Info (12128): Elaborating entity "REG_caps_shift" for hierarchy "keyboard:my_kb|scancode_ram:myram|REG_caps_shift:my_caps_shift" File: C:/Users/LJQ/Desktop/LJQZS1/scancode_ram.v Line: 16
Warning (10030): Net "RAM_caps_shift.data_a" at reg_caps_shift.v(7) has no driver or initial value, using a default initial value '0' File: C:/Users/LJQ/Desktop/LJQZS1/reg_caps_shift.v Line: 7
Warning (10030): Net "RAM_caps_shift.waddr_a" at reg_caps_shift.v(7) has no driver or initial value, using a default initial value '0' File: C:/Users/LJQ/Desktop/LJQZS1/reg_caps_shift.v Line: 7
Warning (10030): Net "RAM_caps_shift.we_a" at reg_caps_shift.v(7) has no driver or initial value, using a default initial value '0' File: C:/Users/LJQ/Desktop/LJQZS1/reg_caps_shift.v Line: 7
Info (12128): Elaborating entity "ps2_keyboard" for hierarchy "keyboard:my_kb|ps2_keyboard:mykey" File: C:/Users/LJQ/Desktop/LJQZS1/keyboard.v Line: 31
Info (12128): Elaborating entity "bcd7seg" for hierarchy "bcd7seg:hex0" File: C:/Users/LJQ/Desktop/LJQZS1/ljq.v Line: 290
Warning (10235): Verilog HDL Always Construct warning at bcd7seg.v(9): variable "enable" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/LJQ/Desktop/LJQZS1/bcd7seg.v Line: 9
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.06.09.16:04:51 Progress: Loading sld7f747c32/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7f747c32/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/LJQ/Desktop/LJQZS1/db/ip/sld7f747c32/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7f747c32/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/LJQ/Desktop/LJQZS1/db/ip/sld7f747c32/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7f747c32/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/LJQ/Desktop/LJQZS1/db/ip/sld7f747c32/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7f747c32/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/LJQ/Desktop/LJQZS1/db/ip/sld7f747c32/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld7f747c32/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/LJQ/Desktop/LJQZS1/db/ip/sld7f747c32/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/LJQ/Desktop/LJQZS1/db/ip/sld7f747c32/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7f747c32/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/LJQ/Desktop/LJQZS1/db/ip/sld7f747c32/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (276020): Inferred RAM node "keyboard:my_kb|ps2_keyboard:mykey|fifo_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 3 instances of uninferred RAM logic
    Info (276007): RAM logic "point" is uninferred due to asynchronous read logic File: C:/Users/LJQ/Desktop/LJQZS1/ljq.v Line: 79
    Info (276007): RAM logic "vmem:visual_mem|RAM" is uninferred due to asynchronous read logic File: C:/Users/LJQ/Desktop/LJQZS1/vmem.v Line: 11
    Info (276007): RAM logic "exp11:CPU|regfile:myregfile|regs" is uninferred due to asynchronous read logic File: C:/Users/LJQ/Desktop/LJQZS1/exp11.v Line: 494
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/LJQ/Desktop/LJQZS1/db/LJQ.ram0_regfile_4c9f4da2.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "keyboard:my_kb|ps2_keyboard:mykey|fifo_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 3 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0" File: C:/Users/LJQ/Desktop/LJQZS1/ljq.v Line: 197
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vmem:visual_mem|Mod0" File: C:/Users/LJQ/Desktop/LJQZS1/vmem.v Line: 18
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vmem:visual_mem|Div0" File: C:/Users/LJQ/Desktop/LJQZS1/vmem.v Line: 20
Info (12130): Elaborated megafunction instantiation "keyboard:my_kb|ps2_keyboard:mykey|altsyncram:fifo_rtl_0"
Info (12133): Instantiated megafunction "keyboard:my_kb|ps2_keyboard:mykey|altsyncram:fifo_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lsj1.tdf
    Info (12023): Found entity 1: altsyncram_lsj1 File: C:/Users/LJQ/Desktop/LJQZS1/db/altsyncram_lsj1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod0" File: C:/Users/LJQ/Desktop/LJQZS1/ljq.v Line: 197
Info (12133): Instantiated megafunction "lpm_divide:Mod0" with the following parameter: File: C:/Users/LJQ/Desktop/LJQZS1/ljq.v Line: 197
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_h3m.tdf
    Info (12023): Found entity 1: lpm_divide_h3m File: C:/Users/LJQ/Desktop/LJQZS1/db/lpm_divide_h3m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf
    Info (12023): Found entity 1: sign_div_unsign_klh File: C:/Users/LJQ/Desktop/LJQZS1/db/sign_div_unsign_klh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_eve.tdf
    Info (12023): Found entity 1: alt_u_div_eve File: C:/Users/LJQ/Desktop/LJQZS1/db/alt_u_div_eve.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "vmem:visual_mem|lpm_divide:Mod0" File: C:/Users/LJQ/Desktop/LJQZS1/vmem.v Line: 18
Info (12133): Instantiated megafunction "vmem:visual_mem|lpm_divide:Mod0" with the following parameter: File: C:/Users/LJQ/Desktop/LJQZS1/vmem.v Line: 18
    Info (12134): Parameter "LPM_WIDTHN" = "13"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_l3m.tdf
    Info (12023): Found entity 1: lpm_divide_l3m File: C:/Users/LJQ/Desktop/LJQZS1/db/lpm_divide_l3m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh File: C:/Users/LJQ/Desktop/LJQZS1/db/sign_div_unsign_olh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf
    Info (12023): Found entity 1: alt_u_div_mve File: C:/Users/LJQ/Desktop/LJQZS1/db/alt_u_div_mve.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "vmem:visual_mem|lpm_divide:Div0" File: C:/Users/LJQ/Desktop/LJQZS1/vmem.v Line: 20
Info (12133): Instantiated megafunction "vmem:visual_mem|lpm_divide:Div0" with the following parameter: File: C:/Users/LJQ/Desktop/LJQZS1/vmem.v Line: 20
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ebm.tdf
    Info (12023): Found entity 1: lpm_divide_ebm File: C:/Users/LJQ/Desktop/LJQZS1/db/lpm_divide_ebm.tdf Line: 24
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: C:/Users/LJQ/Desktop/LJQZS1/ljq.v Line: 42
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: C:/Users/LJQ/Desktop/LJQZS1/ljq.v Line: 44
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver File: C:/Users/LJQ/Desktop/LJQZS1/ljq.v Line: 43
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver File: C:/Users/LJQ/Desktop/LJQZS1/ljq.v Line: 46
Warning (13012): Latch exp11:CPU|alu:my_alu|less has unsafe behavior File: C:/Users/LJQ/Desktop/LJQZS1/exp11.v Line: 339
    Warning (13013): Ports D and ENA on the latch are fed by the same signal exp11:CPU|PC[17] File: C:/Users/LJQ/Desktop/LJQZS1/exp11.v Line: 136
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: C:/Users/LJQ/Desktop/LJQZS1/ljq.v Line: 38
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/LJQ/Desktop/LJQZS1/LJQ.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 15 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: C:/Users/LJQ/Desktop/LJQZS1/ljq.v Line: 9
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: C:/Users/LJQ/Desktop/LJQZS1/ljq.v Line: 10
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: C:/Users/LJQ/Desktop/LJQZS1/ljq.v Line: 11
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/Users/LJQ/Desktop/LJQZS1/ljq.v Line: 15
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/LJQ/Desktop/LJQZS1/ljq.v Line: 15
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/LJQ/Desktop/LJQZS1/ljq.v Line: 15
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/LJQ/Desktop/LJQZS1/ljq.v Line: 15
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/LJQ/Desktop/LJQZS1/ljq.v Line: 18
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/LJQ/Desktop/LJQZS1/ljq.v Line: 18
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/LJQ/Desktop/LJQZS1/ljq.v Line: 18
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/LJQ/Desktop/LJQZS1/ljq.v Line: 18
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/LJQ/Desktop/LJQZS1/ljq.v Line: 18
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/LJQ/Desktop/LJQZS1/ljq.v Line: 18
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/LJQ/Desktop/LJQZS1/ljq.v Line: 18
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/LJQ/Desktop/LJQZS1/ljq.v Line: 18
Info (21057): Implemented 49895 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 21 input pins
    Info (21059): Implemented 82 output pins
    Info (21060): Implemented 4 bidirectional pins
    Info (21061): Implemented 49395 logic cells
    Info (21064): Implemented 392 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 73 warnings
    Info: Peak virtual memory: 5151 megabytes
    Info: Processing ended: Thu Jun 09 16:05:38 2022
    Info: Elapsed time: 00:01:01
    Info: Total CPU time (on all processors): 00:01:11


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/LJQ/Desktop/LJQZS1/LJQ.map.smsg.


