Release 6.1.03i - xst G.26
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 1.55 s | Elapsed : 0.00 / 1.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 1.55 s | Elapsed : 0.00 / 1.00 s
 
--> Reading design: dasl2p.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
     4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
  6) Low Level Synthesis
  7) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : dasl2p.prj
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO
Verilog Include Directory          : 

---- Target Parameters
Output File Name                   : dasl2p
Output Format                      : NGC
Target Device                      : xc9500xl

---- Source Options
Top Module Name                    : dasl2p
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Keep Hierarchy                     : YES
RTL Output                         : Yes
Hierarchy Separator                : _
Bus Delimiter                      : <>
Case Specifier                     : maintain

---- Other Options
lso                                : dasl2p.lso
verilog2001                        : YES
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3215 - Unit work/M2_1_MXILINX_DASL2P is now defined in a different file: was D:/WORK/CPLD-DASL2P/DASL2P.vhf, now is //nibbles/dsp-sw/CPLD-DASL2P/DASL2P.vhf
WARNING:HDLParsers:3215 - Unit work/M2_1_MXILINX_DASL2P/BEHAVIORAL is now defined in a different file: was D:/WORK/CPLD-DASL2P/DASL2P.vhf, now is //nibbles/dsp-sw/CPLD-DASL2P/DASL2P.vhf
WARNING:HDLParsers:3215 - Unit work/M2_1E_MXILINX_DASL2P is now defined in a different file: was D:/WORK/CPLD-DASL2P/DASL2P.vhf, now is //nibbles/dsp-sw/CPLD-DASL2P/DASL2P.vhf
WARNING:HDLParsers:3215 - Unit work/M2_1E_MXILINX_DASL2P/BEHAVIORAL is now defined in a different file: was D:/WORK/CPLD-DASL2P/DASL2P.vhf, now is //nibbles/dsp-sw/CPLD-DASL2P/DASL2P.vhf
WARNING:HDLParsers:3215 - Unit work/M8_1E_MXILINX_DASL2P is now defined in a different file: was D:/WORK/CPLD-DASL2P/DASL2P.vhf, now is //nibbles/dsp-sw/CPLD-DASL2P/DASL2P.vhf
WARNING:HDLParsers:3215 - Unit work/M8_1E_MXILINX_DASL2P/BEHAVIORAL is now defined in a different file: was D:/WORK/CPLD-DASL2P/DASL2P.vhf, now is //nibbles/dsp-sw/CPLD-DASL2P/DASL2P.vhf
WARNING:HDLParsers:3215 - Unit work/D3_8E_MXILINX_DASL2P is now defined in a different file: was D:/WORK/CPLD-DASL2P/DASL2P.vhf, now is //nibbles/dsp-sw/CPLD-DASL2P/DASL2P.vhf
WARNING:HDLParsers:3215 - Unit work/D3_8E_MXILINX_DASL2P/BEHAVIORAL is now defined in a different file: was D:/WORK/CPLD-DASL2P/DASL2P.vhf, now is //nibbles/dsp-sw/CPLD-DASL2P/DASL2P.vhf
WARNING:HDLParsers:3215 - Unit work/DASL2P is now defined in a different file: was D:/WORK/CPLD-DASL2P/DASL2P.vhf, now is //nibbles/dsp-sw/CPLD-DASL2P/DASL2P.vhf
WARNING:HDLParsers:3215 - Unit work/DASL2P/BEHAVIORAL is now defined in a different file: was D:/WORK/CPLD-DASL2P/DASL2P.vhf, now is //nibbles/dsp-sw/CPLD-DASL2P/DASL2P.vhf
WARNING:HDLParsers:3215 - Unit work/FDC_MXILINX_FD1CN is now defined in a different file: was D:/WORK/CPLD-DASL2P/FD1CN.vhf, now is //nibbles/dsp-sw/CPLD-DASL2P/FD1CN.vhf
WARNING:HDLParsers:3215 - Unit work/FDC_MXILINX_FD1CN/BEHAVIORAL is now defined in a different file: was D:/WORK/CPLD-DASL2P/FD1CN.vhf, now is //nibbles/dsp-sw/CPLD-DASL2P/FD1CN.vhf
WARNING:HDLParsers:3215 - Unit work/FD1CN is now defined in a different file: was D:/WORK/CPLD-DASL2P/FD1CN.vhf, now is //nibbles/dsp-sw/CPLD-DASL2P/FD1CN.vhf
WARNING:HDLParsers:3215 - Unit work/FD1CN/BEHAVIORAL is now defined in a different file: was D:/WORK/CPLD-DASL2P/FD1CN.vhf, now is //nibbles/dsp-sw/CPLD-DASL2P/FD1CN.vhf
WARNING:HDLParsers:3215 - Unit work/FDC_MXILINX_FD2CN is now defined in a different file: was D:/WORK/CPLD-DASL2P/FD2CN.vhf, now is //nibbles/dsp-sw/CPLD-DASL2P/FD2CN.vhf
WARNING:HDLParsers:3215 - Unit work/FDC_MXILINX_FD2CN/BEHAVIORAL is now defined in a different file: was D:/WORK/CPLD-DASL2P/FD2CN.vhf, now is //nibbles/dsp-sw/CPLD-DASL2P/FD2CN.vhf
WARNING:HDLParsers:3215 - Unit work/FD2CN is now defined in a different file: was D:/WORK/CPLD-DASL2P/FD2CN.vhf, now is //nibbles/dsp-sw/CPLD-DASL2P/FD2CN.vhf
WARNING:HDLParsers:3215 - Unit work/FD2CN/BEHAVIORAL is now defined in a different file: was D:/WORK/CPLD-DASL2P/FD2CN.vhf, now is //nibbles/dsp-sw/CPLD-DASL2P/FD2CN.vhf
WARNING:HDLParsers:3215 - Unit work/M2_1_MXILINX_TDM_MUX is now defined in a different file: was D:/WORK/CPLD-DASL2P/TDM_Mux.vhf, now is //nibbles/dsp-sw/CPLD-DASL2P/TDM_Mux.vhf
WARNING:HDLParsers:3215 - Unit work/M2_1_MXILINX_TDM_MUX/BEHAVIORAL is now defined in a different file: was D:/WORK/CPLD-DASL2P/TDM_Mux.vhf, now is //nibbles/dsp-sw/CPLD-DASL2P/TDM_Mux.vhf
WARNING:HDLParsers:3215 - Unit work/OBUFE_MXILINX_TDM_MUX is now defined in a different file: was D:/WORK/CPLD-DASL2P/TDM_Mux.vhf, now is //nibbles/dsp-sw/CPLD-DASL2P/TDM_Mux.vhf
WARNING:HDLParsers:3215 - Unit work/OBUFE_MXILINX_TDM_MUX/BEHAVIORAL is now defined in a different file: was D:/WORK/CPLD-DASL2P/TDM_Mux.vhf, now is //nibbles/dsp-sw/CPLD-DASL2P/TDM_Mux.vhf
WARNING:HDLParsers:3215 - Unit work/TDM_MUX is now defined in a different file: was D:/WORK/CPLD-DASL2P/TDM_Mux.vhf, now is //nibbles/dsp-sw/CPLD-DASL2P/TDM_Mux.vhf
WARNING:HDLParsers:3215 - Unit work/TDM_MUX/BEHAVIORAL is now defined in a different file: was D:/WORK/CPLD-DASL2P/TDM_Mux.vhf, now is //nibbles/dsp-sw/CPLD-DASL2P/TDM_Mux.vhf
WARNING:HDLParsers:3215 - Unit work/AND8_MXILINX_FS_GEN is now defined in a different file: was D:/WORK/CPLD-DASL2P/FS_Gen.vhf, now is //nibbles/dsp-sw/CPLD-DASL2P/FS_Gen.vhf
WARNING:HDLParsers:3215 - Unit work/AND8_MXILINX_FS_GEN/BEHAVIORAL is now defined in a different file: was D:/WORK/CPLD-DASL2P/FS_Gen.vhf, now is //nibbles/dsp-sw/CPLD-DASL2P/FS_Gen.vhf
WARNING:HDLParsers:3215 - Unit work/FD_MXILINX_FS_GEN is now defined in a different file: was D:/WORK/CPLD-DASL2P/FS_Gen.vhf, now is //nibbles/dsp-sw/CPLD-DASL2P/FS_Gen.vhf
WARNING:HDLParsers:3215 - Unit work/FD_MXILINX_FS_GEN/BEHAVIORAL is now defined in a different file: was D:/WORK/CPLD-DASL2P/FS_Gen.vhf, now is //nibbles/dsp-sw/CPLD-DASL2P/FS_Gen.vhf
WARNING:HDLParsers:3215 - Unit work/FDRE_MXILINX_FS_GEN is now defined in a different file: was D:/WORK/CPLD-DASL2P/FS_Gen.vhf, now is //nibbles/dsp-sw/CPLD-DASL2P/FS_Gen.vhf
WARNING:HDLParsers:3215 - Unit work/FDRE_MXILINX_FS_GEN/BEHAVIORAL is now defined in a different file: was D:/WORK/CPLD-DASL2P/FS_Gen.vhf, now is //nibbles/dsp-sw/CPLD-DASL2P/FS_Gen.vhf
WARNING:HDLParsers:3215 - Unit work/FTRSE_MXILINX_FS_GEN is now defined in a different file: was D:/WORK/CPLD-DASL2P/FS_Gen.vhf, now is //nibbles/dsp-sw/CPLD-DASL2P/FS_Gen.vhf
WARNING:HDLParsers:3215 - Unit work/FTRSE_MXILINX_FS_GEN/BEHAVIORAL is now defined in a different file: was D:/WORK/CPLD-DASL2P/FS_Gen.vhf, now is //nibbles/dsp-sw/CPLD-DASL2P/FS_Gen.vhf
WARNING:HDLParsers:3215 - Unit work/CB4RE_MXILINX_FS_GEN is now defined in a different file: was D:/WORK/CPLD-DASL2P/FS_Gen.vhf, now is //nibbles/dsp-sw/CPLD-DASL2P/FS_Gen.vhf
WARNING:HDLParsers:3215 - Unit work/CB4RE_MXILINX_FS_GEN/BEHAVIORAL is now defined in a different file: was D:/WORK/CPLD-DASL2P/FS_Gen.vhf, now is //nibbles/dsp-sw/CPLD-DASL2P/FS_Gen.vhf
WARNING:HDLParsers:3215 - Unit work/FS_GEN is now defined in a different file: was D:/WORK/CPLD-DASL2P/FS_Gen.vhf, now is //nibbles/dsp-sw/CPLD-DASL2P/FS_Gen.vhf
WARNING:HDLParsers:3215 - Unit work/FS_GEN/BEHAVIORAL is now defined in a different file: was D:/WORK/CPLD-DASL2P/FS_Gen.vhf, now is //nibbles/dsp-sw/CPLD-DASL2P/FS_Gen.vhf
Compiling vhdl file //nibbles/dsp-sw/CPLD-DASL2P/FS_Gen.vhf in Library work.
Architecture behavioral of Entity and8_mxilinx_fs_gen is up to date.
Architecture behavioral of Entity fd_mxilinx_fs_gen is up to date.
Architecture behavioral of Entity fdre_mxilinx_fs_gen is up to date.
Architecture behavioral of Entity ftrse_mxilinx_fs_gen is up to date.
Architecture behavioral of Entity cb4re_mxilinx_fs_gen is up to date.
Architecture behavioral of Entity fs_gen is up to date.
Compiling vhdl file //nibbles/dsp-sw/CPLD-DASL2P/FD2CN.vhf in Library work.
Architecture behavioral of Entity fdc_mxilinx_fd2cn is up to date.
Architecture behavioral of Entity fd2cn is up to date.
Compiling vhdl file //nibbles/dsp-sw/CPLD-DASL2P/TDM_Mux.vhf in Library work.
Architecture behavioral of Entity m2_1_mxilinx_tdm_mux is up to date.
Architecture behavioral of Entity obufe_mxilinx_tdm_mux is up to date.
Architecture behavioral of Entity tdm_mux is up to date.
Compiling vhdl file //nibbles/dsp-sw/CPLD-DASL2P/FD1CN.vhf in Library work.
Architecture behavioral of Entity fdc_mxilinx_fd1cn is up to date.
Architecture behavioral of Entity fd1cn is up to date.
Compiling vhdl file //nibbles/dsp-sw/CPLD-DASL2P/DASL2P.vhf in Library work.
Entity <m2_1_mxilinx_dasl2p> (Architecture <behavioral>) compiled.
Entity <m2_1e_mxilinx_dasl2p> (Architecture <behavioral>) compiled.
Entity <m8_1e_mxilinx_dasl2p> (Architecture <behavioral>) compiled.
Entity <d3_8e_mxilinx_dasl2p> (Architecture <behavioral>) compiled.
Entity <dasl2p> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <dasl2p> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  U7_7" for instance <U7> in unit <dasl2p>.
    Set user-defined property "HU_SET =  XLXI_511_10" for instance <XLXI_511> in unit <dasl2p>.
    Set user-defined property "HU_SET =  XLXI_786_12" for instance <XLXI_786> in unit <dasl2p>.
    Set user-defined property "HU_SET =  XLXI_795_11" for instance <XLXI_795> in unit <dasl2p>.
    Set user-defined property "HU_SET =  XLXI_820_8" for instance <XLXI_820> in unit <dasl2p>.
    Set user-defined property "HU_SET =  XLXI_824_9" for instance <XLXI_824> in unit <dasl2p>.
Entity <dasl2p> analyzed. Unit <dasl2p> generated.

Analyzing Entity <D3_8E_MXILINX_dasl2p> (Architecture <behavioral>).
Entity <D3_8E_MXILINX_dasl2p> analyzed. Unit <D3_8E_MXILINX_dasl2p> generated.

Analyzing Entity <fd2cn> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_13_0" for instance <XLXI_13> in unit <fd2cn>.
    Set user-defined property "HU_SET =  XLXI_14_1" for instance <XLXI_14> in unit <fd2cn>.
Entity <fd2cn> analyzed. Unit <fd2cn> generated.

Analyzing Entity <FDC_MXILINX_fd2cn> (Architecture <behavioral>).
Entity <FDC_MXILINX_fd2cn> analyzed. Unit <FDC_MXILINX_fd2cn> generated.

Analyzing Entity <tdm_mux> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_3_5" for instance <XLXI_3> in unit <tdm_mux>.
    Set user-defined property "HU_SET =  XLXI_25_4" for instance <XLXI_25> in unit <tdm_mux>.
    Set user-defined property "HU_SET =  XLXI_34_6" for instance <XLXI_34> in unit <tdm_mux>.
    Set user-defined property "HU_SET =  XLXI_35_7" for instance <XLXI_35> in unit <tdm_mux>.
    Set user-defined property "HU_SET =  XLXI_48_0" for instance <XLXI_48> in unit <tdm_mux>.
    Set user-defined property "HU_SET =  XLXI_50_1" for instance <XLXI_50> in unit <tdm_mux>.
    Set user-defined property "HU_SET =  XLXI_51_2" for instance <XLXI_51> in unit <tdm_mux>.
    Set user-defined property "HU_SET =  XLXI_57_3" for instance <XLXI_57> in unit <tdm_mux>.
Entity <tdm_mux> analyzed. Unit <tdm_mux> generated.

Analyzing Entity <fs_gen> (Architecture <behavioral>).
WARNING:Xst:753 - //nibbles/dsp-sw/CPLD-DASL2P/FS_Gen.vhf line 485: Unconnected output port 'TC' of component 'CB4RE_MXILINX_fs_gen'.
    Set user-defined property "HU_SET =  XLXI_43_6" for instance <XLXI_43> in unit <fs_gen>.
WARNING:Xst:753 - //nibbles/dsp-sw/CPLD-DASL2P/FS_Gen.vhf line 489: Unconnected output port 'TC' of component 'CB4RE_MXILINX_fs_gen'.
    Set user-defined property "HU_SET =  XLXI_44_7" for instance <XLXI_44> in unit <fs_gen>.
WARNING:Xst:753 - //nibbles/dsp-sw/CPLD-DASL2P/FS_Gen.vhf line 493: Unconnected output port 'CEO' of component 'CB4RE_MXILINX_fs_gen'.
WARNING:Xst:753 - //nibbles/dsp-sw/CPLD-DASL2P/FS_Gen.vhf line 493: Unconnected output port 'TC' of component 'CB4RE_MXILINX_fs_gen'.
    Set user-defined property "HU_SET =  XLXI_45_8" for instance <XLXI_45> in unit <fs_gen>.
    Set user-defined property "HU_SET =  XLXI_46_9" for instance <XLXI_46> in unit <fs_gen>.
    Set user-defined property "HU_SET =  XLXI_80_10" for instance <XLXI_80> in unit <fs_gen>.
Entity <fs_gen> analyzed. Unit <fs_gen> generated.

Analyzing Entity <CB4RE_MXILINX_fs_gen> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  U0_2" for instance <U0> in unit <CB4RE_MXILINX_fs_gen>.
    Set user-defined property "HU_SET =  U1_3" for instance <U1> in unit <CB4RE_MXILINX_fs_gen>.
    Set user-defined property "HU_SET =  U2_4" for instance <U2> in unit <CB4RE_MXILINX_fs_gen>.
    Set user-defined property "HU_SET =  U3_5" for instance <U3> in unit <CB4RE_MXILINX_fs_gen>.
Entity <CB4RE_MXILINX_fs_gen> analyzed. Unit <CB4RE_MXILINX_fs_gen> generated.

Analyzing Entity <FTRSE_MXILINX_fs_gen> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  I_36_35_1" for instance <I_36_35> in unit <FTRSE_MXILINX_fs_gen>.
Entity <FTRSE_MXILINX_fs_gen> analyzed. Unit <FTRSE_MXILINX_fs_gen> generated.

Analyzing Entity <FDRE_MXILINX_fs_gen> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  I_36_42_0" for instance <I_36_42> in unit <FDRE_MXILINX_fs_gen>.
    Set user-defined property "RLOC =  R0C0" for instance <I_36_42> in unit <FDRE_MXILINX_fs_gen>.
Entity <FDRE_MXILINX_fs_gen> analyzed. Unit <FDRE_MXILINX_fs_gen> generated.

Analyzing Entity <FD_MXILINX_fs_gen> (Architecture <behavioral>).
Entity <FD_MXILINX_fs_gen> analyzed. Unit <FD_MXILINX_fs_gen> generated.

Analyzing Entity <AND8_MXILINX_fs_gen> (Architecture <behavioral>).
Entity <AND8_MXILINX_fs_gen> analyzed. Unit <AND8_MXILINX_fs_gen> generated.

Analyzing Entity <OBUFE_MXILINX_tdm_mux> (Architecture <behavioral>).
Entity <OBUFE_MXILINX_tdm_mux> analyzed. Unit <OBUFE_MXILINX_tdm_mux> generated.

Analyzing Entity <M2_1_MXILINX_tdm_mux> (Architecture <behavioral>).
Entity <M2_1_MXILINX_tdm_mux> analyzed. Unit <M2_1_MXILINX_tdm_mux> generated.

Analyzing Entity <M8_1E_MXILINX_dasl2p> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  U1_6" for instance <U1> in unit <M8_1E_MXILINX_dasl2p>.
    Set user-defined property "HU_SET =  U2_5" for instance <U2> in unit <M8_1E_MXILINX_dasl2p>.
    Set user-defined property "HU_SET =  U3_4" for instance <U3> in unit <M8_1E_MXILINX_dasl2p>.
    Set user-defined property "HU_SET =  U4_3" for instance <U4> in unit <M8_1E_MXILINX_dasl2p>.
    Set user-defined property "HU_SET =  U5_1" for instance <U5> in unit <M8_1E_MXILINX_dasl2p>.
    Set user-defined property "HU_SET =  U6_0" for instance <U6> in unit <M8_1E_MXILINX_dasl2p>.
    Set user-defined property "HU_SET =  U7_2" for instance <U7> in unit <M8_1E_MXILINX_dasl2p>.
Entity <M8_1E_MXILINX_dasl2p> analyzed. Unit <M8_1E_MXILINX_dasl2p> generated.

Analyzing Entity <M2_1E_MXILINX_dasl2p> (Architecture <behavioral>).
Entity <M2_1E_MXILINX_dasl2p> analyzed. Unit <M2_1E_MXILINX_dasl2p> generated.

Analyzing Entity <fd1cn> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_3_0" for instance <XLXI_3> in unit <fd1cn>.
Entity <fd1cn> analyzed. Unit <fd1cn> generated.

Analyzing Entity <FDC_MXILINX_fd1cn> (Architecture <behavioral>).
Entity <FDC_MXILINX_fd1cn> analyzed. Unit <FDC_MXILINX_fd1cn> generated.

Analyzing Entity <M2_1_MXILINX_dasl2p> (Architecture <behavioral>).
Entity <M2_1_MXILINX_dasl2p> analyzed. Unit <M2_1_MXILINX_dasl2p> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FDC_MXILINX_fd1cn>.
    Related source file is //nibbles/dsp-sw/CPLD-DASL2P/FD1CN.vhf.
Unit <FDC_MXILINX_fd1cn> synthesized.


Synthesizing Unit <M2_1E_MXILINX_dasl2p>.
    Related source file is //nibbles/dsp-sw/CPLD-DASL2P/DASL2P.vhf.
Unit <M2_1E_MXILINX_dasl2p> synthesized.


Synthesizing Unit <FD_MXILINX_fs_gen>.
    Related source file is //nibbles/dsp-sw/CPLD-DASL2P/FS_Gen.vhf.
Unit <FD_MXILINX_fs_gen> synthesized.


Synthesizing Unit <FTRSE_MXILINX_fs_gen>.
    Related source file is //nibbles/dsp-sw/CPLD-DASL2P/FS_Gen.vhf.
Unit <FTRSE_MXILINX_fs_gen> synthesized.


Synthesizing Unit <AND8_MXILINX_fs_gen>.
    Related source file is //nibbles/dsp-sw/CPLD-DASL2P/FS_Gen.vhf.
Unit <AND8_MXILINX_fs_gen> synthesized.


Synthesizing Unit <FDRE_MXILINX_fs_gen>.
    Related source file is //nibbles/dsp-sw/CPLD-DASL2P/FS_Gen.vhf.
Unit <FDRE_MXILINX_fs_gen> synthesized.


Synthesizing Unit <CB4RE_MXILINX_fs_gen>.
    Related source file is //nibbles/dsp-sw/CPLD-DASL2P/FS_Gen.vhf.
Unit <CB4RE_MXILINX_fs_gen> synthesized.


Synthesizing Unit <M2_1_MXILINX_tdm_mux>.
    Related source file is //nibbles/dsp-sw/CPLD-DASL2P/TDM_Mux.vhf.
Unit <M2_1_MXILINX_tdm_mux> synthesized.


Synthesizing Unit <OBUFE_MXILINX_tdm_mux>.
    Related source file is //nibbles/dsp-sw/CPLD-DASL2P/TDM_Mux.vhf.
Unit <OBUFE_MXILINX_tdm_mux> synthesized.


Synthesizing Unit <fs_gen>.
    Related source file is //nibbles/dsp-sw/CPLD-DASL2P/FS_Gen.vhf.
Unit <fs_gen> synthesized.


Synthesizing Unit <FDC_MXILINX_fd2cn>.
    Related source file is //nibbles/dsp-sw/CPLD-DASL2P/FD2CN.vhf.
Unit <FDC_MXILINX_fd2cn> synthesized.


Synthesizing Unit <M2_1_MXILINX_dasl2p>.
    Related source file is //nibbles/dsp-sw/CPLD-DASL2P/DASL2P.vhf.
Unit <M2_1_MXILINX_dasl2p> synthesized.


Synthesizing Unit <fd1cn>.
    Related source file is //nibbles/dsp-sw/CPLD-DASL2P/FD1CN.vhf.
Unit <fd1cn> synthesized.


Synthesizing Unit <M8_1E_MXILINX_dasl2p>.
    Related source file is //nibbles/dsp-sw/CPLD-DASL2P/DASL2P.vhf.
Unit <M8_1E_MXILINX_dasl2p> synthesized.


Synthesizing Unit <tdm_mux>.
    Related source file is //nibbles/dsp-sw/CPLD-DASL2P/TDM_Mux.vhf.
WARNING:Xst:647 - Input <MS_Loop> is never used.
Unit <tdm_mux> synthesized.


Synthesizing Unit <fd2cn>.
    Related source file is //nibbles/dsp-sw/CPLD-DASL2P/FD2CN.vhf.
Unit <fd2cn> synthesized.


Synthesizing Unit <D3_8E_MXILINX_dasl2p>.
    Related source file is //nibbles/dsp-sw/CPLD-DASL2P/DASL2P.vhf.
Unit <D3_8E_MXILINX_dasl2p> synthesized.


Synthesizing Unit <dasl2p>.
    Related source file is //nibbles/dsp-sw/CPLD-DASL2P/DASL2P.vhf.
Unit <dasl2p> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <dasl2p> ...

Optimizing unit <D3_8E_MXILINX_dasl2p> ...

Optimizing unit <M2_1_MXILINX_dasl2p> ...

Optimizing unit <FDC_MXILINX_fd2cn> ...

Optimizing unit <OBUFE_MXILINX_tdm_mux> ...

Optimizing unit <M2_1_MXILINX_tdm_mux> ...

Optimizing unit <AND8_MXILINX_fs_gen> ...

Optimizing unit <FD_MXILINX_fs_gen> ...

Optimizing unit <M2_1E_MXILINX_dasl2p> ...

Optimizing unit <FDC_MXILINX_fd1cn> ...

Optimizing unit <fd2cn> ...

Optimizing unit <M8_1E_MXILINX_dasl2p> ...

Optimizing unit <fd1cn> ...

Optimizing unit <FDRE_MXILINX_fs_gen> ...

Optimizing unit <FTRSE_MXILINX_fs_gen> ...

Optimizing unit <CB4RE_MXILINX_fs_gen> ...

Optimizing unit <fs_gen> ...

Optimizing unit <tdm_mux> ...

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : dasl2p.ngr
Top Level Output File Name         : dasl2p
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : YES
Target Technology                  : xc9500xl
Macro Preserve                     : YES
XOR Preserve                       : YES
Clock Enable                       : YES
wysiwyg                            : NO

Design Statistics
# IOs                              : 52

Cell Usage :
# BELS                             : 158
#      AND2                        : 18
#      AND3                        : 8
#      AND4                        : 6
#      GND                         : 36
#      INV                         : 20
#      OR2                         : 52
#      VCC                         : 5
#      XOR2                        : 13
# FlipFlops/Latches                : 26
#      FDCP                        : 26
# IO Buffers                       : 52
#      IBUF                        : 15
#      IOBUFE                      : 8
#      OBUF                        : 23
#      OBUFT                       : 6
# Others                           : 52
#      AND2B1                      : 12
#      AND2B2                      : 1
#      AND3B1                      : 17
#      AND3B2                      : 13
#      AND4B1                      : 3
#      AND4B2                      : 3
#      AND4B3                      : 1
#      NAND2                       : 1
#      NAND2B1                     : 1
=========================================================================
CPU : 3.41 / 5.12 s | Elapsed : 3.00 / 4.00 s
 
--> 

Total memory usage is 52068 kilobytes


