verilog work "D:/OneDrive - Singapore University of Technology and Design/Term4/50.002  Computation Structures/MiniHardwareProject/Full Adder Tester/work/planAhead/Full Adder Tester/Full Adder Tester.srcs/sources_1/imports/verilog/reset_conditioner_1.v"
verilog work "D:/OneDrive - Singapore University of Technology and Design/Term4/50.002  Computation Structures/MiniHardwareProject/Full Adder Tester/work/planAhead/Full Adder Tester/Full Adder Tester.srcs/sources_1/imports/verilog/mojo_top_0.v"
