// Seed: 2581509627
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_8;
  wire id_9;
  assign id_7 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_6 = id_8;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_5,
      id_9,
      id_9,
      id_1,
      id_10
  );
  always @(posedge id_10) #1 if (-1) id_6 <= 1;
  wire id_11, id_12, id_13, id_14, id_15, id_16;
endmodule
