<def f='llvm/llvm/include/llvm/CodeGen/TargetOpcodes.h' l='30' ll='33' type='bool llvm::isPreISelGenericOpcode(unsigned int Opcode)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetOpcodes.h' l='28'>/// Check whether the given Opcode is a generic opcode that is not supposed
/// to appear after ISel.</doc>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CSEInfo.cpp' l='214' u='c' c='_ZNK4llvm12GISelCSEInfo9shouldCSEEj'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/Legalizer.cpp' l='103' u='c' c='_ZN12_GLOBAL__N_124LegalizerWorkListManager21createdOrChangedInstrERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/Legalizer.cpp' l='172' u='c' c='_ZN4llvm9Legalizer20runOnMachineFunctionERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/Legalizer.cpp' l='215' u='c' c='_ZN4llvm9Legalizer20runOnMachineFunctionERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/Legalizer.cpp' l='237' u='c' c='_ZN4llvm9Legalizer20runOnMachineFunctionERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerInfo.cpp' l='705' u='c' c='_ZN4llvm24machineFunctionIsIllegalERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/Utils.cpp' l='117' u='c' c='_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='1376' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier23visitMachineInstrBeforeEPKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='1608' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier19visitMachineOperandEPKN4llvm14MachineOperandEj'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp' l='1049' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector6selectERN4llvm12MachineInstrERNS1_15CodeGenCoverageE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='514' u='c' c='_ZNK4llvm23AArch64RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='547' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector6selectERNS_12MachineInstrERNS_15CodeGenCoverageE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMInstructionSelector.cpp' l='845' u='c' c='_ZNK12_GLOBAL__N_122ARMInstructionSelector6selectERN4llvm12MachineInstrERNS1_15CodeGenCoverageE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMRegisterBankInfo.cpp' l='212' u='c' c='_ZNK4llvm19ARMRegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsInstructionSelector.cpp' l='175' u='c' c='_ZNK12_GLOBAL__N_123MipsInstructionSelector6selectERN4llvm12MachineInstrERNS1_15CodeGenCoverageE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstructionSelector.cpp' l='321' u='c' c='_ZNK12_GLOBAL__N_122X86InstructionSelector6selectERN4llvm12MachineInstrERNS1_15CodeGenCoverageE'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterBankInfo.cpp' l='166' u='c' c='_ZNK4llvm19X86RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
