{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1644874790219 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644874790220 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 14 15:39:50 2022 " "Processing started: Mon Feb 14 15:39:50 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644874790220 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644874790220 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off monitor_top -c monitor_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off monitor_top -c monitor_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644874790220 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1644874790605 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1644874790605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/uart_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "src/uart_rx.sv" "" { Text "C:/Users/Tyler/Documents/github/CME495/monitor/fpga/src/uart_rx.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644874798839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644874798839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/monitor_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/monitor_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 monitor_top " "Found entity 1: monitor_top" {  } { { "src/monitor_top.sv" "" { Text "C:/Users/Tyler/Documents/github/CME495/monitor/fpga/src/monitor_top.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644874798842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644874798842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/count_ones.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/count_ones.sv" { { "Info" "ISGN_ENTITY_NAME" "1 count_ones " "Found entity 1: count_ones" {  } { { "src/count_ones.sv" "" { Text "C:/Users/Tyler/Documents/github/CME495/monitor/fpga/src/count_ones.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644874798844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644874798844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/baud_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/baud_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 baud_generator " "Found entity 1: baud_generator" {  } { { "src/baud_generator.sv" "" { Text "C:/Users/Tyler/Documents/github/CME495/monitor/fpga/src/baud_generator.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644874798845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644874798845 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "monitor_top " "Elaborating entity \"monitor_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1644874798876 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_byte monitor_top.sv(48) " "Verilog HDL or VHDL warning at monitor_top.sv(48): object \"tx_byte\" assigned a value but never read" {  } { { "src/monitor_top.sv" "" { Text "C:/Users/Tyler/Documents/github/CME495/monitor/fpga/src/monitor_top.sv" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1644874798877 "|monitor_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "uart_txd 0 monitor_top.sv(21) " "Net \"uart_txd\" at monitor_top.sv(21) has no driver or initial value, using a default initial value '0'" {  } { { "src/monitor_top.sv" "" { Text "C:/Users/Tyler/Documents/github/CME495/monitor/fpga/src/monitor_top.sv" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1644874798877 "|monitor_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "uart_rts 0 monitor_top.sv(22) " "Net \"uart_rts\" at monitor_top.sv(22) has no driver or initial value, using a default initial value '0'" {  } { { "src/monitor_top.sv" "" { Text "C:/Users/Tyler/Documents/github/CME495/monitor/fpga/src/monitor_top.sv" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1644874798877 "|monitor_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[16..8\] monitor_top.sv(33) " "Output port \"LEDR\[16..8\]\" at monitor_top.sv(33) has no driver" {  } { { "src/monitor_top.sv" "" { Text "C:/Users/Tyler/Documents/github/CME495/monitor/fpga/src/monitor_top.sv" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1644874798877 "|monitor_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[8\] monitor_top.sv(35) " "Output port \"LEDG\[8\]\" at monitor_top.sv(35) has no driver" {  } { { "src/monitor_top.sv" "" { Text "C:/Users/Tyler/Documents/github/CME495/monitor/fpga/src/monitor_top.sv" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1644874798877 "|monitor_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[4..1\] monitor_top.sv(35) " "Output port \"LEDG\[4..1\]\" at monitor_top.sv(35) has no driver" {  } { { "src/monitor_top.sv" "" { Text "C:/Users/Tyler/Documents/github/CME495/monitor/fpga/src/monitor_top.sv" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1644874798877 "|monitor_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_generator baud_generator:baud_gen_tx " "Elaborating entity \"baud_generator\" for hierarchy \"baud_generator:baud_gen_tx\"" {  } { { "src/monitor_top.sv" "baud_gen_tx" { Text "C:/Users/Tyler/Documents/github/CME495/monitor/fpga/src/monitor_top.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644874798878 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 baud_generator.sv(32) " "Verilog HDL assignment warning at baud_generator.sv(32): truncated value with size 32 to match size of target (9)" {  } { { "src/baud_generator.sv" "" { Text "C:/Users/Tyler/Documents/github/CME495/monitor/fpga/src/baud_generator.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644874798879 "|monitor_top|baud_generator:baud_gen_tx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_generator baud_generator:baud_gen_rx " "Elaborating entity \"baud_generator\" for hierarchy \"baud_generator:baud_gen_rx\"" {  } { { "src/monitor_top.sv" "baud_gen_rx" { Text "C:/Users/Tyler/Documents/github/CME495/monitor/fpga/src/monitor_top.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644874798879 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 baud_generator.sv(32) " "Verilog HDL assignment warning at baud_generator.sv(32): truncated value with size 32 to match size of target (5)" {  } { { "src/baud_generator.sv" "" { Text "C:/Users/Tyler/Documents/github/CME495/monitor/fpga/src/baud_generator.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644874798880 "|monitor_top|baud_generator:baud_gen_rx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:receiver " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:receiver\"" {  } { { "src/monitor_top.sv" "receiver" { Text "C:/Users/Tyler/Documents/github/CME495/monitor/fpga/src/monitor_top.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644874798880 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.sv(89) " "Verilog HDL assignment warning at uart_rx.sv(89): truncated value with size 32 to match size of target (4)" {  } { { "src/uart_rx.sv" "" { Text "C:/Users/Tyler/Documents/github/CME495/monitor/fpga/src/uart_rx.sv" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644874798881 "|monitor_top|uart_rx:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.sv(100) " "Verilog HDL assignment warning at uart_rx.sv(100): truncated value with size 32 to match size of target (4)" {  } { { "src/uart_rx.sv" "" { Text "C:/Users/Tyler/Documents/github/CME495/monitor/fpga/src/uart_rx.sv" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644874798881 "|monitor_top|uart_rx:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.sv(101) " "Verilog HDL assignment warning at uart_rx.sv(101): truncated value with size 32 to match size of target (4)" {  } { { "src/uart_rx.sv" "" { Text "C:/Users/Tyler/Documents/github/CME495/monitor/fpga/src/uart_rx.sv" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644874798882 "|monitor_top|uart_rx:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.sv(110) " "Verilog HDL assignment warning at uart_rx.sv(110): truncated value with size 32 to match size of target (4)" {  } { { "src/uart_rx.sv" "" { Text "C:/Users/Tyler/Documents/github/CME495/monitor/fpga/src/uart_rx.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644874798882 "|monitor_top|uart_rx:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.sv(117) " "Verilog HDL assignment warning at uart_rx.sv(117): truncated value with size 32 to match size of target (4)" {  } { { "src/uart_rx.sv" "" { Text "C:/Users/Tyler/Documents/github/CME495/monitor/fpga/src/uart_rx.sv" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644874798882 "|monitor_top|uart_rx:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.sv(129) " "Verilog HDL assignment warning at uart_rx.sv(129): truncated value with size 32 to match size of target (4)" {  } { { "src/uart_rx.sv" "" { Text "C:/Users/Tyler/Documents/github/CME495/monitor/fpga/src/uart_rx.sv" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644874798882 "|monitor_top|uart_rx:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.sv(150) " "Verilog HDL assignment warning at uart_rx.sv(150): truncated value with size 32 to match size of target (4)" {  } { { "src/uart_rx.sv" "" { Text "C:/Users/Tyler/Documents/github/CME495/monitor/fpga/src/uart_rx.sv" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644874798882 "|monitor_top|uart_rx:receiver"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "uart_txd GND " "Pin \"uart_txd\" is stuck at GND" {  } { { "src/monitor_top.sv" "" { Text "C:/Users/Tyler/Documents/github/CME495/monitor/fpga/src/monitor_top.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644874799338 "|monitor_top|uart_txd"} { "Warning" "WMLS_MLS_STUCK_PIN" "uart_rts GND " "Pin \"uart_rts\" is stuck at GND" {  } { { "src/monitor_top.sv" "" { Text "C:/Users/Tyler/Documents/github/CME495/monitor/fpga/src/monitor_top.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644874799338 "|monitor_top|uart_rts"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_3 GND " "Pin \"gpio_3\" is stuck at GND" {  } { { "src/monitor_top.sv" "" { Text "C:/Users/Tyler/Documents/github/CME495/monitor/fpga/src/monitor_top.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644874799338 "|monitor_top|gpio_3"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_4 GND " "Pin \"gpio_4\" is stuck at GND" {  } { { "src/monitor_top.sv" "" { Text "C:/Users/Tyler/Documents/github/CME495/monitor/fpga/src/monitor_top.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644874799338 "|monitor_top|gpio_4"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "src/monitor_top.sv" "" { Text "C:/Users/Tyler/Documents/github/CME495/monitor/fpga/src/monitor_top.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644874799338 "|monitor_top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "src/monitor_top.sv" "" { Text "C:/Users/Tyler/Documents/github/CME495/monitor/fpga/src/monitor_top.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644874799338 "|monitor_top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "src/monitor_top.sv" "" { Text "C:/Users/Tyler/Documents/github/CME495/monitor/fpga/src/monitor_top.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644874799338 "|monitor_top|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "src/monitor_top.sv" "" { Text "C:/Users/Tyler/Documents/github/CME495/monitor/fpga/src/monitor_top.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644874799338 "|monitor_top|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "src/monitor_top.sv" "" { Text "C:/Users/Tyler/Documents/github/CME495/monitor/fpga/src/monitor_top.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644874799338 "|monitor_top|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "src/monitor_top.sv" "" { Text "C:/Users/Tyler/Documents/github/CME495/monitor/fpga/src/monitor_top.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644874799338 "|monitor_top|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "src/monitor_top.sv" "" { Text "C:/Users/Tyler/Documents/github/CME495/monitor/fpga/src/monitor_top.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644874799338 "|monitor_top|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "src/monitor_top.sv" "" { Text "C:/Users/Tyler/Documents/github/CME495/monitor/fpga/src/monitor_top.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644874799338 "|monitor_top|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "src/monitor_top.sv" "" { Text "C:/Users/Tyler/Documents/github/CME495/monitor/fpga/src/monitor_top.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644874799338 "|monitor_top|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "src/monitor_top.sv" "" { Text "C:/Users/Tyler/Documents/github/CME495/monitor/fpga/src/monitor_top.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644874799338 "|monitor_top|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "src/monitor_top.sv" "" { Text "C:/Users/Tyler/Documents/github/CME495/monitor/fpga/src/monitor_top.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644874799338 "|monitor_top|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "src/monitor_top.sv" "" { Text "C:/Users/Tyler/Documents/github/CME495/monitor/fpga/src/monitor_top.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644874799338 "|monitor_top|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "src/monitor_top.sv" "" { Text "C:/Users/Tyler/Documents/github/CME495/monitor/fpga/src/monitor_top.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644874799338 "|monitor_top|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "src/monitor_top.sv" "" { Text "C:/Users/Tyler/Documents/github/CME495/monitor/fpga/src/monitor_top.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644874799338 "|monitor_top|LEDG[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1644874799338 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1644874799412 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644874799784 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1644874799904 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644874799904 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "src/monitor_top.sv" "" { Text "C:/Users/Tyler/Documents/github/CME495/monitor/fpga/src/monitor_top.sv" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644874799941 "|monitor_top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "src/monitor_top.sv" "" { Text "C:/Users/Tyler/Documents/github/CME495/monitor/fpga/src/monitor_top.sv" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644874799941 "|monitor_top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "src/monitor_top.sv" "" { Text "C:/Users/Tyler/Documents/github/CME495/monitor/fpga/src/monitor_top.sv" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644874799941 "|monitor_top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "src/monitor_top.sv" "" { Text "C:/Users/Tyler/Documents/github/CME495/monitor/fpga/src/monitor_top.sv" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644874799941 "|monitor_top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "src/monitor_top.sv" "" { Text "C:/Users/Tyler/Documents/github/CME495/monitor/fpga/src/monitor_top.sv" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644874799941 "|monitor_top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "src/monitor_top.sv" "" { Text "C:/Users/Tyler/Documents/github/CME495/monitor/fpga/src/monitor_top.sv" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644874799941 "|monitor_top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "src/monitor_top.sv" "" { Text "C:/Users/Tyler/Documents/github/CME495/monitor/fpga/src/monitor_top.sv" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644874799941 "|monitor_top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "src/monitor_top.sv" "" { Text "C:/Users/Tyler/Documents/github/CME495/monitor/fpga/src/monitor_top.sv" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644874799941 "|monitor_top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "src/monitor_top.sv" "" { Text "C:/Users/Tyler/Documents/github/CME495/monitor/fpga/src/monitor_top.sv" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644874799941 "|monitor_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "src/monitor_top.sv" "" { Text "C:/Users/Tyler/Documents/github/CME495/monitor/fpga/src/monitor_top.sv" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644874799941 "|monitor_top|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "src/monitor_top.sv" "" { Text "C:/Users/Tyler/Documents/github/CME495/monitor/fpga/src/monitor_top.sv" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644874799941 "|monitor_top|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "src/monitor_top.sv" "" { Text "C:/Users/Tyler/Documents/github/CME495/monitor/fpga/src/monitor_top.sv" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644874799941 "|monitor_top|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "src/monitor_top.sv" "" { Text "C:/Users/Tyler/Documents/github/CME495/monitor/fpga/src/monitor_top.sv" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644874799941 "|monitor_top|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "src/monitor_top.sv" "" { Text "C:/Users/Tyler/Documents/github/CME495/monitor/fpga/src/monitor_top.sv" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644874799941 "|monitor_top|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "src/monitor_top.sv" "" { Text "C:/Users/Tyler/Documents/github/CME495/monitor/fpga/src/monitor_top.sv" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644874799941 "|monitor_top|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "src/monitor_top.sv" "" { Text "C:/Users/Tyler/Documents/github/CME495/monitor/fpga/src/monitor_top.sv" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644874799941 "|monitor_top|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "src/monitor_top.sv" "" { Text "C:/Users/Tyler/Documents/github/CME495/monitor/fpga/src/monitor_top.sv" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644874799941 "|monitor_top|SW[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1644874799941 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "130 " "Implemented 130 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1644874799942 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1644874799942 ""} { "Info" "ICUT_CUT_TM_LCELLS" "72 " "Implemented 72 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1644874799942 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1644874799942 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644874799964 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 14 15:39:59 2022 " "Processing ended: Mon Feb 14 15:39:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644874799964 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644874799964 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1644874799964 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1644874799964 ""}
