Protel Design System Design Rule Check
PCB File : C:\learn_altium\PCB_Project4\amoled_rp2040_pcb\Amoled.PcbDoc
Date     : 9/24/2025
Time     : 5:29:32 PM

Processing Rule : Clearance Constraint (Gap=1mil) (All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=10mil) (All),(InPolygon)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=8mil) (Max=40mil) (Preferred=22mil) (All)
Rule Violations :0

Processing Rule : Routing Topology Rule(Topology=Shortest) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=3mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (1.984mil < 3mil) Between Pad J1-B12(2395.276mil,2146.433mil) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [1.984mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.965mil < 3mil) Between Pad U1-1(2787.756mil,1785.984mil) on Top Layer And Pad U1-9(2885mil,1710.984mil) on Top Layer [Top Solder] Mask Sliver [2.965mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.965mil < 3mil) Between Pad U1-2(2787.756mil,1735.984mil) on Top Layer And Pad U1-9(2885mil,1710.984mil) on Top Layer [Top Solder] Mask Sliver [2.965mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.965mil < 3mil) Between Pad U1-3(2787.756mil,1685.984mil) on Top Layer And Pad U1-9(2885mil,1710.984mil) on Top Layer [Top Solder] Mask Sliver [2.965mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.965mil < 3mil) Between Pad U1-4(2787.756mil,1635.984mil) on Top Layer And Pad U1-9(2885mil,1710.984mil) on Top Layer [Top Solder] Mask Sliver [2.965mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.965mil < 3mil) Between Pad U1-5(2982.244mil,1635.984mil) on Top Layer And Pad U1-9(2885mil,1710.984mil) on Top Layer [Top Solder] Mask Sliver [2.965mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.965mil < 3mil) Between Pad U1-6(2982.244mil,1685.984mil) on Top Layer And Pad U1-9(2885mil,1710.984mil) on Top Layer [Top Solder] Mask Sliver [2.965mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.965mil < 3mil) Between Pad U1-7(2982.244mil,1735.984mil) on Top Layer And Pad U1-9(2885mil,1710.984mil) on Top Layer [Top Solder] Mask Sliver [2.965mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.965mil < 3mil) Between Pad U1-8(2982.244mil,1785.984mil) on Top Layer And Pad U1-9(2885mil,1710.984mil) on Top Layer [Top Solder] Mask Sliver [2.965mil]
Rule Violations :9

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Pad BT1-1(2218.205mil,1697mil) on Top Layer And Track (2245mil,1624mil)(2245mil,1669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Pad BT1-1(2218.205mil,1697mil) on Top Layer And Track (2245mil,1725mil)(2245mil,1770mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Pad BT1-2(2493.795mil,1697mil) on Top Layer And Track (2467mil,1624mil)(2467mil,1669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Pad BT1-2(2493.795mil,1697mil) on Top Layer And Track (2467mil,1725mil)(2467mil,1770mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.646mil < 10mil) Between Pad BT1-2(2493.795mil,1697mil) on Top Layer And Track (2531mil,1659.102mil)(2531mil,1711.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Pad BT2-1(2217.205mil,2680mil) on Top Layer And Track (2244mil,2607mil)(2244mil,2652mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Pad BT2-1(2217.205mil,2680mil) on Top Layer And Track (2244mil,2708mil)(2244mil,2753mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Pad BT2-2(2492.795mil,2680mil) on Top Layer And Track (2466mil,2607mil)(2466mil,2652mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Pad BT2-2(2492.795mil,2680mil) on Top Layer And Track (2466mil,2708mil)(2466mil,2753mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C10-1(3297.772mil,2704.866mil) on Top Layer And Track (3266mil,2670mil)(3266mil,2740mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C10-1(3297.772mil,2704.866mil) on Top Layer And Track (3266mil,2670mil)(3320.559mil,2670mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C10-1(3297.772mil,2704.866mil) on Top Layer And Track (3266mil,2740mil)(3320.559mil,2740mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C10-1(3297.772mil,2704.866mil) on Top Layer And Track (3326.165mil,2677.866mil)(3344.165mil,2677.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C10-1(3297.772mil,2704.866mil) on Top Layer And Track (3326.165mil,2731.866mil)(3344.165mil,2731.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C10-2(3372.575mil,2704.866mil) on Top Layer And Track (3326.165mil,2677.866mil)(3344.165mil,2677.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C10-2(3372.575mil,2704.866mil) on Top Layer And Track (3326.165mil,2731.866mil)(3344.165mil,2731.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C10-2(3372.575mil,2704.866mil) on Top Layer And Track (3351.071mil,2670mil)(3404mil,2670mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C10-2(3372.575mil,2704.866mil) on Top Layer And Track (3351.071mil,2740mil)(3404mil,2740mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.866mil < 10mil) Between Pad C10-2(3372.575mil,2704.866mil) on Top Layer And Track (3404mil,2670mil)(3404mil,2740mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C1-1(2437.772mil,2006.866mil) on Top Layer And Track (2406mil,1972mil)(2406mil,2042mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C1-1(2437.772mil,2006.866mil) on Top Layer And Track (2406mil,1972mil)(2460.559mil,1972mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C1-1(2437.772mil,2006.866mil) on Top Layer And Track (2406mil,2042mil)(2460.559mil,2042mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C1-1(2437.772mil,2006.866mil) on Top Layer And Track (2466.165mil,1979.866mil)(2484.165mil,1979.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C1-1(2437.772mil,2006.866mil) on Top Layer And Track (2466.165mil,2033.866mil)(2484.165mil,2033.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C11-1(3135.197mil,2705mil) on Top Layer And Track (3103.425mil,2670.134mil)(3103.425mil,2740.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C11-1(3135.197mil,2705mil) on Top Layer And Track (3103.425mil,2670.134mil)(3157.984mil,2670.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C11-1(3135.197mil,2705mil) on Top Layer And Track (3103.425mil,2740.134mil)(3157.984mil,2740.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C11-1(3135.197mil,2705mil) on Top Layer And Track (3163.591mil,2678mil)(3181.591mil,2678mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C11-1(3135.197mil,2705mil) on Top Layer And Track (3163.591mil,2732mil)(3181.591mil,2732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C11-2(3210mil,2705mil) on Top Layer And Track (3163.591mil,2678mil)(3181.591mil,2678mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C11-2(3210mil,2705mil) on Top Layer And Track (3163.591mil,2732mil)(3181.591mil,2732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C11-2(3210mil,2705mil) on Top Layer And Track (3188.496mil,2670.134mil)(3241.425mil,2670.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C11-2(3210mil,2705mil) on Top Layer And Track (3188.496mil,2740.134mil)(3241.425mil,2740.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.866mil < 10mil) Between Pad C11-2(3210mil,2705mil) on Top Layer And Track (3241.425mil,2670.134mil)(3241.425mil,2740.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C1-2(2512.575mil,2006.866mil) on Top Layer And Track (2466.165mil,1979.866mil)(2484.165mil,1979.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C1-2(2512.575mil,2006.866mil) on Top Layer And Track (2466.165mil,2033.866mil)(2484.165mil,2033.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C1-2(2512.575mil,2006.866mil) on Top Layer And Track (2491.071mil,1972mil)(2544mil,1972mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C1-2(2512.575mil,2006.866mil) on Top Layer And Track (2491.071mil,2042mil)(2544mil,2042mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.866mil < 10mil) Between Pad C1-2(2512.575mil,2006.866mil) on Top Layer And Track (2544mil,1972mil)(2544mil,2042mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C12-1(3234.955mil,2082.228mil) on Top Layer And Track (3200.089mil,2059.441mil)(3200.089mil,2114mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C12-1(3234.955mil,2082.228mil) on Top Layer And Track (3200.089mil,2114mil)(3270.089mil,2114mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C12-1(3234.955mil,2082.228mil) on Top Layer And Track (3207.955mil,2035.835mil)(3207.955mil,2053.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C12-1(3234.955mil,2082.228mil) on Top Layer And Track (3261.955mil,2035.835mil)(3261.955mil,2053.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C12-1(3234.955mil,2082.228mil) on Top Layer And Track (3270.089mil,2059.441mil)(3270.089mil,2114mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C12-2(3234.955mil,2007.425mil) on Top Layer And Track (3200.089mil,1976mil)(3200.089mil,2028.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.866mil < 10mil) Between Pad C12-2(3234.955mil,2007.425mil) on Top Layer And Track (3200.089mil,1976mil)(3270.089mil,1976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C12-2(3234.955mil,2007.425mil) on Top Layer And Track (3207.955mil,2035.835mil)(3207.955mil,2053.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C12-2(3234.955mil,2007.425mil) on Top Layer And Track (3261.955mil,2035.835mil)(3261.955mil,2053.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C12-2(3234.955mil,2007.425mil) on Top Layer And Track (3270.089mil,1976mil)(3270.089mil,2028.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C13-1(3329.911mil,2082.228mil) on Top Layer And Track (3295.044mil,2059.441mil)(3295.044mil,2114mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C13-1(3329.911mil,2082.228mil) on Top Layer And Track (3295.044mil,2114mil)(3365.044mil,2114mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C13-1(3329.911mil,2082.228mil) on Top Layer And Track (3302.911mil,2035.835mil)(3302.911mil,2053.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C13-1(3329.911mil,2082.228mil) on Top Layer And Track (3356.911mil,2035.835mil)(3356.911mil,2053.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C13-1(3329.911mil,2082.228mil) on Top Layer And Track (3365.044mil,2059.441mil)(3365.044mil,2114mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C13-2(3329.911mil,2007.425mil) on Top Layer And Track (3295.044mil,1976mil)(3295.044mil,2028.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.866mil < 10mil) Between Pad C13-2(3329.911mil,2007.425mil) on Top Layer And Track (3295.044mil,1976mil)(3365.044mil,1976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C13-2(3329.911mil,2007.425mil) on Top Layer And Track (3302.911mil,2035.835mil)(3302.911mil,2053.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C13-2(3329.911mil,2007.425mil) on Top Layer And Track (3356.911mil,2035.835mil)(3356.911mil,2053.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C13-2(3329.911mil,2007.425mil) on Top Layer And Track (3365.044mil,1976mil)(3365.044mil,2028.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C14-1(3424.866mil,2082.228mil) on Top Layer And Track (3390mil,2059.441mil)(3390mil,2114mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C14-1(3424.866mil,2082.228mil) on Top Layer And Track (3390mil,2114mil)(3460mil,2114mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C14-1(3424.866mil,2082.228mil) on Top Layer And Track (3397.866mil,2035.835mil)(3397.866mil,2053.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C14-1(3424.866mil,2082.228mil) on Top Layer And Track (3451.866mil,2035.835mil)(3451.866mil,2053.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C14-1(3424.866mil,2082.228mil) on Top Layer And Track (3460mil,2059.441mil)(3460mil,2114mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C14-2(3424.866mil,2007.425mil) on Top Layer And Track (3390mil,1976mil)(3390mil,2028.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.866mil < 10mil) Between Pad C14-2(3424.866mil,2007.425mil) on Top Layer And Track (3390mil,1976mil)(3460mil,1976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C14-2(3424.866mil,2007.425mil) on Top Layer And Track (3397.866mil,2035.835mil)(3397.866mil,2053.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C14-2(3424.866mil,2007.425mil) on Top Layer And Track (3451.866mil,2035.835mil)(3451.866mil,2053.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C14-2(3424.866mil,2007.425mil) on Top Layer And Track (3460mil,1976mil)(3460mil,2028.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C15-1(2825.102mil,2621.134mil) on Top Layer And Track (2778.709mil,2594.134mil)(2796.709mil,2594.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C15-1(2825.102mil,2621.134mil) on Top Layer And Track (2778.709mil,2648.134mil)(2796.709mil,2648.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C15-1(2825.102mil,2621.134mil) on Top Layer And Track (2802.315mil,2586mil)(2856.874mil,2586mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C15-1(2825.102mil,2621.134mil) on Top Layer And Track (2802.315mil,2656mil)(2856.874mil,2656mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C15-1(2825.102mil,2621.134mil) on Top Layer And Track (2856.874mil,2586mil)(2856.874mil,2656mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.866mil < 10mil) Between Pad C15-2(2750.299mil,2621.134mil) on Top Layer And Track (2718.874mil,2586mil)(2718.874mil,2656mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C15-2(2750.299mil,2621.134mil) on Top Layer And Track (2718.874mil,2586mil)(2771.803mil,2586mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C15-2(2750.299mil,2621.134mil) on Top Layer And Track (2718.874mil,2656mil)(2771.803mil,2656mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C15-2(2750.299mil,2621.134mil) on Top Layer And Track (2778.709mil,2594.134mil)(2796.709mil,2594.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C15-2(2750.299mil,2621.134mil) on Top Layer And Track (2778.709mil,2648.134mil)(2796.709mil,2648.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C16-1(3604.772mil,2484.866mil) on Top Layer And Track (3573mil,2450mil)(3573mil,2520mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C16-1(3604.772mil,2484.866mil) on Top Layer And Track (3573mil,2450mil)(3627.559mil,2450mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C16-1(3604.772mil,2484.866mil) on Top Layer And Track (3573mil,2520mil)(3627.559mil,2520mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C16-1(3604.772mil,2484.866mil) on Top Layer And Track (3633.165mil,2457.866mil)(3651.165mil,2457.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C16-1(3604.772mil,2484.866mil) on Top Layer And Track (3633.165mil,2511.866mil)(3651.165mil,2511.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C16-2(3679.575mil,2484.866mil) on Top Layer And Track (3633.165mil,2457.866mil)(3651.165mil,2457.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C16-2(3679.575mil,2484.866mil) on Top Layer And Track (3633.165mil,2511.866mil)(3651.165mil,2511.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C16-2(3679.575mil,2484.866mil) on Top Layer And Track (3658.071mil,2450mil)(3711mil,2450mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C16-2(3679.575mil,2484.866mil) on Top Layer And Track (3658.071mil,2520mil)(3711mil,2520mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.866mil < 10mil) Between Pad C16-2(3679.575mil,2484.866mil) on Top Layer And Track (3711mil,2450mil)(3711mil,2520mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C17-1(3140mil,2085mil) on Top Layer And Track (3105.134mil,2062.213mil)(3105.134mil,2116.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C17-1(3140mil,2085mil) on Top Layer And Track (3105.134mil,2116.772mil)(3175.134mil,2116.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C17-1(3140mil,2085mil) on Top Layer And Track (3113mil,2038.606mil)(3113mil,2056.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C17-1(3140mil,2085mil) on Top Layer And Track (3167mil,2038.606mil)(3167mil,2056.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C17-1(3140mil,2085mil) on Top Layer And Track (3175.134mil,2062.213mil)(3175.134mil,2116.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C17-2(3140mil,2010.197mil) on Top Layer And Track (3105.134mil,1978.772mil)(3105.134mil,2031.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.866mil < 10mil) Between Pad C17-2(3140mil,2010.197mil) on Top Layer And Track (3105.134mil,1978.772mil)(3175.134mil,1978.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C17-2(3140mil,2010.197mil) on Top Layer And Track (3113mil,2038.606mil)(3113mil,2056.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C17-2(3140mil,2010.197mil) on Top Layer And Track (3167mil,2038.606mil)(3167mil,2056.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C17-2(3140mil,2010.197mil) on Top Layer And Track (3175.134mil,1978.772mil)(3175.134mil,2031.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C2-1(2757.606mil,2013mil) on Top Layer And Track (2725.835mil,1978.134mil)(2725.835mil,2048.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C2-1(2757.606mil,2013mil) on Top Layer And Track (2725.835mil,1978.134mil)(2780.394mil,1978.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C2-1(2757.606mil,2013mil) on Top Layer And Track (2725.835mil,2048.134mil)(2780.394mil,2048.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C2-1(2757.606mil,2013mil) on Top Layer And Track (2786mil,1986mil)(2804mil,1986mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C2-1(2757.606mil,2013mil) on Top Layer And Track (2786mil,2040mil)(2804mil,2040mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C2-2(2832.409mil,2013mil) on Top Layer And Track (2786mil,1986mil)(2804mil,1986mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C2-2(2832.409mil,2013mil) on Top Layer And Track (2786mil,2040mil)(2804mil,2040mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C2-2(2832.409mil,2013mil) on Top Layer And Track (2810.905mil,1978.134mil)(2863.835mil,1978.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C2-2(2832.409mil,2013mil) on Top Layer And Track (2810.905mil,2048.134mil)(2863.835mil,2048.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.866mil < 10mil) Between Pad C2-2(2832.409mil,2013mil) on Top Layer And Track (2863.835mil,1978.134mil)(2863.835mil,2048.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad C3-1(2667mil,1829.858mil) on Top Layer And Track (2627.63mil,1637.929mil)(2627.63mil,1902.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.858mil < 10mil) Between Pad C3-1(2667mil,1829.858mil) on Top Layer And Track (2627.63mil,1887.929mil)(2706.37mil,1887.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad C3-1(2667mil,1829.858mil) on Top Layer And Track (2706.37mil,1637.929mil)(2706.37mil,1902.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad C3-2(2667mil,1696mil) on Top Layer And Track (2627.63mil,1637.929mil)(2627.63mil,1902.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.858mil < 10mil) Between Pad C3-2(2667mil,1696mil) on Top Layer And Track (2627.63mil,1637.929mil)(2706.37mil,1637.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad C3-2(2667mil,1696mil) on Top Layer And Track (2706.37mil,1637.929mil)(2706.37mil,1902.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad C4-1(2946.929mil,1875.984mil) on Top Layer And Track (2755mil,1836.614mil)(3020mil,1836.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad C4-1(2946.929mil,1875.984mil) on Top Layer And Track (2755mil,1915.354mil)(3020mil,1915.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.858mil < 10mil) Between Pad C4-1(2946.929mil,1875.984mil) on Top Layer And Track (3005mil,1836.614mil)(3005mil,1915.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.858mil < 10mil) Between Pad C4-2(2813.071mil,1875.984mil) on Top Layer And Track (2755mil,1836.614mil)(2755mil,1915.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad C4-2(2813.071mil,1875.984mil) on Top Layer And Track (2755mil,1836.614mil)(3020mil,1836.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad C4-2(2813.071mil,1875.984mil) on Top Layer And Track (2755mil,1915.354mil)(3020mil,1915.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C5-1(3367.772mil,2509.866mil) on Top Layer And Track (3336mil,2475mil)(3336mil,2545mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C5-1(3367.772mil,2509.866mil) on Top Layer And Track (3336mil,2475mil)(3390.559mil,2475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C5-1(3367.772mil,2509.866mil) on Top Layer And Track (3336mil,2545mil)(3390.559mil,2545mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C5-1(3367.772mil,2509.866mil) on Top Layer And Track (3396.165mil,2482.866mil)(3414.165mil,2482.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C5-1(3367.772mil,2509.866mil) on Top Layer And Track (3396.165mil,2536.866mil)(3414.165mil,2536.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C5-2(3442.575mil,2509.866mil) on Top Layer And Track (3396.165mil,2482.866mil)(3414.165mil,2482.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C5-2(3442.575mil,2509.866mil) on Top Layer And Track (3396.165mil,2536.866mil)(3414.165mil,2536.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C5-2(3442.575mil,2509.866mil) on Top Layer And Track (3421.071mil,2475mil)(3474mil,2475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C5-2(3442.575mil,2509.866mil) on Top Layer And Track (3421.071mil,2545mil)(3474mil,2545mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.866mil < 10mil) Between Pad C5-2(3442.575mil,2509.866mil) on Top Layer And Track (3474mil,2475mil)(3474mil,2545mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C6-1(3367.772mil,2244.866mil) on Top Layer And Track (3336mil,2210mil)(3336mil,2280mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C6-1(3367.772mil,2244.866mil) on Top Layer And Track (3336mil,2210mil)(3390.559mil,2210mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C6-1(3367.772mil,2244.866mil) on Top Layer And Track (3336mil,2280mil)(3390.559mil,2280mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C6-1(3367.772mil,2244.866mil) on Top Layer And Track (3396.165mil,2217.866mil)(3414.165mil,2217.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C6-1(3367.772mil,2244.866mil) on Top Layer And Track (3396.165mil,2271.866mil)(3414.165mil,2271.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C6-2(3442.575mil,2244.866mil) on Top Layer And Track (3396.165mil,2217.866mil)(3414.165mil,2217.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C6-2(3442.575mil,2244.866mil) on Top Layer And Track (3396.165mil,2271.866mil)(3414.165mil,2271.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C6-2(3442.575mil,2244.866mil) on Top Layer And Track (3421.071mil,2210mil)(3474mil,2210mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C6-2(3442.575mil,2244.866mil) on Top Layer And Track (3421.071mil,2280mil)(3474mil,2280mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.866mil < 10mil) Between Pad C6-2(3442.575mil,2244.866mil) on Top Layer And Track (3474mil,2210mil)(3474mil,2280mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C7-1(2827.228mil,2710.134mil) on Top Layer And Track (2780.835mil,2683.134mil)(2798.835mil,2683.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C7-1(2827.228mil,2710.134mil) on Top Layer And Track (2780.835mil,2737.134mil)(2798.835mil,2737.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C7-1(2827.228mil,2710.134mil) on Top Layer And Track (2804.441mil,2675mil)(2859mil,2675mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C7-1(2827.228mil,2710.134mil) on Top Layer And Track (2804.441mil,2745mil)(2859mil,2745mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C7-1(2827.228mil,2710.134mil) on Top Layer And Track (2859mil,2675mil)(2859mil,2745mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.866mil < 10mil) Between Pad C7-2(2752.425mil,2710.134mil) on Top Layer And Track (2721mil,2675mil)(2721mil,2745mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C7-2(2752.425mil,2710.134mil) on Top Layer And Track (2721mil,2675mil)(2773.929mil,2675mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C7-2(2752.425mil,2710.134mil) on Top Layer And Track (2721mil,2745mil)(2773.929mil,2745mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C7-2(2752.425mil,2710.134mil) on Top Layer And Track (2780.835mil,2683.134mil)(2798.835mil,2683.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C7-2(2752.425mil,2710.134mil) on Top Layer And Track (2780.835mil,2737.134mil)(2798.835mil,2737.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C8-1(2827.228mil,2354.134mil) on Top Layer And Track (2780.835mil,2327.134mil)(2798.835mil,2327.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C8-1(2827.228mil,2354.134mil) on Top Layer And Track (2780.835mil,2381.134mil)(2798.835mil,2381.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C8-1(2827.228mil,2354.134mil) on Top Layer And Track (2804.441mil,2319mil)(2859mil,2319mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C8-1(2827.228mil,2354.134mil) on Top Layer And Track (2804.441mil,2389mil)(2859mil,2389mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C8-1(2827.228mil,2354.134mil) on Top Layer And Track (2859mil,2319mil)(2859mil,2389mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.866mil < 10mil) Between Pad C8-2(2752.425mil,2354.134mil) on Top Layer And Track (2721mil,2319mil)(2721mil,2389mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C8-2(2752.425mil,2354.134mil) on Top Layer And Track (2721mil,2319mil)(2773.929mil,2319mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C8-2(2752.425mil,2354.134mil) on Top Layer And Track (2721mil,2389mil)(2773.929mil,2389mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C8-2(2752.425mil,2354.134mil) on Top Layer And Track (2780.835mil,2327.134mil)(2798.835mil,2327.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C8-2(2752.425mil,2354.134mil) on Top Layer And Track (2780.835mil,2381.134mil)(2798.835mil,2381.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C9-1(2977.772mil,2704.866mil) on Top Layer And Track (2946mil,2670mil)(2946mil,2740mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C9-1(2977.772mil,2704.866mil) on Top Layer And Track (2946mil,2670mil)(3000.559mil,2670mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C9-1(2977.772mil,2704.866mil) on Top Layer And Track (2946mil,2740mil)(3000.559mil,2740mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C9-1(2977.772mil,2704.866mil) on Top Layer And Track (3006.165mil,2677.866mil)(3024.165mil,2677.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C9-1(2977.772mil,2704.866mil) on Top Layer And Track (3006.165mil,2731.866mil)(3024.165mil,2731.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C9-2(3052.575mil,2704.866mil) on Top Layer And Track (3006.165mil,2677.866mil)(3024.165mil,2677.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C9-2(3052.575mil,2704.866mil) on Top Layer And Track (3006.165mil,2731.866mil)(3024.165mil,2731.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C9-2(3052.575mil,2704.866mil) on Top Layer And Track (3031.071mil,2670mil)(3084mil,2670mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C9-2(3052.575mil,2704.866mil) on Top Layer And Track (3031.071mil,2740mil)(3084mil,2740mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.866mil < 10mil) Between Pad C9-2(3052.575mil,2704.866mil) on Top Layer And Track (3084mil,2670mil)(3084mil,2740mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D1-A(2528.661mil,1912mil) on Top Layer And Track (2416.85mil,1877.61mil)(2523.15mil,1877.61mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D1-A(2528.661mil,1912mil) on Top Layer And Track (2416.85mil,1946.39mil)(2523.15mil,1946.39mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D1-K(2411.339mil,1912mil) on Top Layer And Track (2416.85mil,1877.61mil)(2523.15mil,1877.61mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D1-K(2411.339mil,1912mil) on Top Layer And Track (2416.85mil,1946.39mil)(2523.15mil,1946.39mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.916mil < 10mil) Between Pad L1-1(2310mil,2007mil) on Top Layer And Text "L1" (2346.416mil,1985.068mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L1-1(2310mil,2007mil) on Top Layer And Track (2220mil,1972mil)(2310mil,1972mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L1-1(2310mil,2007mil) on Top Layer And Track (2220mil,2042mil)(2310mil,2042mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L1-1(2310mil,2007mil) on Top Layer And Track (2310mil,1972mil)(2310mil,1977mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L1-1(2310mil,2007mil) on Top Layer And Track (2310mil,2037mil)(2310mil,2042mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L1-2(2220mil,2007mil) on Top Layer And Track (2220mil,1972mil)(2220mil,1977mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L1-2(2220mil,2007mil) on Top Layer And Track (2220mil,1972mil)(2310mil,1972mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L1-2(2220mil,2007mil) on Top Layer And Track (2220mil,2037mil)(2220mil,2042mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L1-2(2220mil,2007mil) on Top Layer And Track (2220mil,2042mil)(2310mil,2042mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L2-1(3270mil,1865mil) on Top Layer And Track (3235mil,1775mil)(3235mil,1865mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L2-1(3270mil,1865mil) on Top Layer And Track (3235mil,1865mil)(3240mil,1865mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L2-1(3270mil,1865mil) on Top Layer And Track (3300mil,1865mil)(3305mil,1865mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L2-1(3270mil,1865mil) on Top Layer And Track (3305mil,1775mil)(3305mil,1865mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L2-2(3270mil,1775mil) on Top Layer And Track (3235mil,1775mil)(3235mil,1865mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L2-2(3270mil,1775mil) on Top Layer And Track (3235mil,1775mil)(3240mil,1775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L2-2(3270mil,1775mil) on Top Layer And Track (3300mil,1775mil)(3305mil,1775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L2-2(3270mil,1775mil) on Top Layer And Track (3305mil,1775mil)(3305mil,1865mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R10-1(3812.394mil,2055.772mil) on Top Layer And Track (3777mil,2024.102mil)(3777mil,2078.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R10-1(3812.394mil,2055.772mil) on Top Layer And Track (3777mil,2024.102mil)(3848mil,2024.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R10-1(3812.394mil,2055.772mil) on Top Layer And Track (3785.394mil,2084.165mil)(3785.394mil,2102.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R10-1(3812.394mil,2055.772mil) on Top Layer And Track (3839.394mil,2084.165mil)(3839.394mil,2102.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R10-1(3812.394mil,2055.772mil) on Top Layer And Track (3848mil,2024.102mil)(3848mil,2078.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R10-2(3812.394mil,2130.575mil) on Top Layer And Track (3777mil,2109.071mil)(3777mil,2161.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.764mil < 10mil) Between Pad R10-2(3812.394mil,2130.575mil) on Top Layer And Track (3777mil,2161.898mil)(3848mil,2161.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R10-2(3812.394mil,2130.575mil) on Top Layer And Track (3785.394mil,2084.165mil)(3785.394mil,2102.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R10-2(3812.394mil,2130.575mil) on Top Layer And Track (3839.394mil,2084.165mil)(3839.394mil,2102.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R10-2(3812.394mil,2130.575mil) on Top Layer And Track (3848mil,2109.071mil)(3848mil,2161.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R1-1(2917.606mil,2010.74mil) on Top Layer And Track (2885.937mil,1975.134mil)(2885.937mil,2046.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R1-1(2917.606mil,2010.74mil) on Top Layer And Track (2885.937mil,1975.134mil)(2940.394mil,1975.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R1-1(2917.606mil,2010.74mil) on Top Layer And Track (2885.937mil,2046.134mil)(2940.394mil,2046.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R1-1(2917.606mil,2010.74mil) on Top Layer And Track (2946mil,1983.74mil)(2964mil,1983.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R1-1(2917.606mil,2010.74mil) on Top Layer And Track (2946mil,2037.74mil)(2964mil,2037.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R11-1(3817.606mil,1935.228mil) on Top Layer And Track (3782mil,1912.441mil)(3782mil,1966.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R11-1(3817.606mil,1935.228mil) on Top Layer And Track (3782mil,1966.898mil)(3853mil,1966.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R11-1(3817.606mil,1935.228mil) on Top Layer And Track (3790.606mil,1888.835mil)(3790.606mil,1906.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R11-1(3817.606mil,1935.228mil) on Top Layer And Track (3844.606mil,1888.835mil)(3844.606mil,1906.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R11-1(3817.606mil,1935.228mil) on Top Layer And Track (3853mil,1912.441mil)(3853mil,1966.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R11-2(3817.606mil,1860.425mil) on Top Layer And Track (3782mil,1829.102mil)(3782mil,1881.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.764mil < 10mil) Between Pad R11-2(3817.606mil,1860.425mil) on Top Layer And Track (3782mil,1829.102mil)(3853mil,1829.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R11-2(3817.606mil,1860.425mil) on Top Layer And Track (3790.606mil,1888.835mil)(3790.606mil,1906.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R11-2(3817.606mil,1860.425mil) on Top Layer And Track (3844.606mil,1888.835mil)(3844.606mil,1906.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R11-2(3817.606mil,1860.425mil) on Top Layer And Track (3853mil,1829.102mil)(3853mil,1881.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R1-2(2992.409mil,2010.74mil) on Top Layer And Track (2946mil,1983.74mil)(2964mil,1983.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R1-2(2992.409mil,2010.74mil) on Top Layer And Track (2946mil,2037.74mil)(2964mil,2037.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R1-2(2992.409mil,2010.74mil) on Top Layer And Track (2970.905mil,1975.134mil)(3023.732mil,1975.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R1-2(2992.409mil,2010.74mil) on Top Layer And Track (2970.905mil,2046.134mil)(3023.732mil,2046.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.764mil < 10mil) Between Pad R1-2(2992.409mil,2010.74mil) on Top Layer And Track (3023.732mil,1975.134mil)(3023.732mil,2046.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R12-1(3817.394mil,1696.772mil) on Top Layer And Track (3782mil,1665.102mil)(3782mil,1719.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R12-1(3817.394mil,1696.772mil) on Top Layer And Track (3782mil,1665.102mil)(3853mil,1665.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R12-1(3817.394mil,1696.772mil) on Top Layer And Track (3790.394mil,1725.165mil)(3790.394mil,1743.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R12-1(3817.394mil,1696.772mil) on Top Layer And Track (3844.394mil,1725.165mil)(3844.394mil,1743.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R12-1(3817.394mil,1696.772mil) on Top Layer And Track (3853mil,1665.102mil)(3853mil,1719.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R12-2(3817.394mil,1771.575mil) on Top Layer And Track (3782mil,1750.071mil)(3782mil,1802.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.764mil < 10mil) Between Pad R12-2(3817.394mil,1771.575mil) on Top Layer And Track (3782mil,1802.898mil)(3853mil,1802.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R12-2(3817.394mil,1771.575mil) on Top Layer And Track (3790.394mil,1725.165mil)(3790.394mil,1743.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R12-2(3817.394mil,1771.575mil) on Top Layer And Track (3844.394mil,1725.165mil)(3844.394mil,1743.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R12-2(3817.394mil,1771.575mil) on Top Layer And Track (3853mil,1750.071mil)(3853mil,1802.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R13-1(2827.228mil,2442.394mil) on Top Layer And Track (2780.835mil,2415.394mil)(2798.835mil,2415.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R13-1(2827.228mil,2442.394mil) on Top Layer And Track (2780.835mil,2469.394mil)(2798.835mil,2469.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R13-1(2827.228mil,2442.394mil) on Top Layer And Track (2804.441mil,2407mil)(2858.898mil,2407mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R13-1(2827.228mil,2442.394mil) on Top Layer And Track (2804.441mil,2478mil)(2858.898mil,2478mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R13-1(2827.228mil,2442.394mil) on Top Layer And Track (2858.898mil,2407mil)(2858.898mil,2478mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.764mil < 10mil) Between Pad R13-2(2752.425mil,2442.394mil) on Top Layer And Track (2721.102mil,2407mil)(2721.102mil,2478mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R13-2(2752.425mil,2442.394mil) on Top Layer And Track (2721.102mil,2407mil)(2773.929mil,2407mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R13-2(2752.425mil,2442.394mil) on Top Layer And Track (2721.102mil,2478mil)(2773.929mil,2478mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R13-2(2752.425mil,2442.394mil) on Top Layer And Track (2780.835mil,2415.394mil)(2798.835mil,2415.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R13-2(2752.425mil,2442.394mil) on Top Layer And Track (2780.835mil,2469.394mil)(2798.835mil,2469.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R14-1(2595.394mil,2607.772mil) on Top Layer And Track (2560mil,2576.102mil)(2560mil,2630.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R14-1(2595.394mil,2607.772mil) on Top Layer And Track (2560mil,2576.102mil)(2631mil,2576.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R14-1(2595.394mil,2607.772mil) on Top Layer And Track (2568.394mil,2636.165mil)(2568.394mil,2654.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R14-1(2595.394mil,2607.772mil) on Top Layer And Track (2622.394mil,2636.165mil)(2622.394mil,2654.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R14-1(2595.394mil,2607.772mil) on Top Layer And Track (2631mil,2576.102mil)(2631mil,2630.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R14-2(2595.394mil,2682.575mil) on Top Layer And Track (2560mil,2661.071mil)(2560mil,2713.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.764mil < 10mil) Between Pad R14-2(2595.394mil,2682.575mil) on Top Layer And Track (2560mil,2713.898mil)(2631mil,2713.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R14-2(2595.394mil,2682.575mil) on Top Layer And Track (2568.394mil,2636.165mil)(2568.394mil,2654.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R14-2(2595.394mil,2682.575mil) on Top Layer And Track (2622.394mil,2636.165mil)(2622.394mil,2654.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R14-2(2595.394mil,2682.575mil) on Top Layer And Track (2631mil,2661.071mil)(2631mil,2713.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R15-1(2827.228mil,2537.394mil) on Top Layer And Track (2780.835mil,2510.394mil)(2798.835mil,2510.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R15-1(2827.228mil,2537.394mil) on Top Layer And Track (2780.835mil,2564.394mil)(2798.835mil,2564.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R15-1(2827.228mil,2537.394mil) on Top Layer And Track (2804.441mil,2502mil)(2858.898mil,2502mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R15-1(2827.228mil,2537.394mil) on Top Layer And Track (2804.441mil,2573mil)(2858.898mil,2573mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R15-1(2827.228mil,2537.394mil) on Top Layer And Track (2858.898mil,2502mil)(2858.898mil,2573mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.764mil < 10mil) Between Pad R15-2(2752.425mil,2537.394mil) on Top Layer And Track (2721.102mil,2502mil)(2721.102mil,2573mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R15-2(2752.425mil,2537.394mil) on Top Layer And Track (2721.102mil,2502mil)(2773.929mil,2502mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R15-2(2752.425mil,2537.394mil) on Top Layer And Track (2721.102mil,2573mil)(2773.929mil,2573mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R15-2(2752.425mil,2537.394mil) on Top Layer And Track (2780.835mil,2510.394mil)(2798.835mil,2510.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R15-2(2752.425mil,2537.394mil) on Top Layer And Track (2780.835mil,2564.394mil)(2798.835mil,2564.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R2-1(3362.772mil,2602.606mil) on Top Layer And Track (3331.102mil,2567mil)(3331.102mil,2638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R2-1(3362.772mil,2602.606mil) on Top Layer And Track (3331.102mil,2567mil)(3385.559mil,2567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R2-1(3362.772mil,2602.606mil) on Top Layer And Track (3331.102mil,2638mil)(3385.559mil,2638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R2-1(3362.772mil,2602.606mil) on Top Layer And Track (3391.165mil,2575.606mil)(3409.165mil,2575.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R2-1(3362.772mil,2602.606mil) on Top Layer And Track (3391.165mil,2629.606mil)(3409.165mil,2629.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R2-2(3437.575mil,2602.606mil) on Top Layer And Track (3391.165mil,2575.606mil)(3409.165mil,2575.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R2-2(3437.575mil,2602.606mil) on Top Layer And Track (3391.165mil,2629.606mil)(3409.165mil,2629.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R2-2(3437.575mil,2602.606mil) on Top Layer And Track (3416.071mil,2567mil)(3468.898mil,2567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R2-2(3437.575mil,2602.606mil) on Top Layer And Track (3416.071mil,2638mil)(3468.898mil,2638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.764mil < 10mil) Between Pad R2-2(3437.575mil,2602.606mil) on Top Layer And Track (3468.898mil,2567mil)(3468.898mil,2638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R3-1(2230.197mil,1919.559mil) on Top Layer And Track (2198.528mil,1883.953mil)(2198.528mil,1954.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R3-1(2230.197mil,1919.559mil) on Top Layer And Track (2198.528mil,1883.953mil)(2252.984mil,1883.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R3-1(2230.197mil,1919.559mil) on Top Layer And Track (2198.528mil,1954.953mil)(2252.984mil,1954.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R3-1(2230.197mil,1919.559mil) on Top Layer And Track (2258.591mil,1892.559mil)(2276.591mil,1892.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R3-1(2230.197mil,1919.559mil) on Top Layer And Track (2258.591mil,1946.559mil)(2276.591mil,1946.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R3-2(2305mil,1919.559mil) on Top Layer And Track (2258.591mil,1892.559mil)(2276.591mil,1892.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R3-2(2305mil,1919.559mil) on Top Layer And Track (2258.591mil,1946.559mil)(2276.591mil,1946.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R3-2(2305mil,1919.559mil) on Top Layer And Track (2283.496mil,1883.953mil)(2336.323mil,1883.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R3-2(2305mil,1919.559mil) on Top Layer And Track (2283.496mil,1954.953mil)(2336.323mil,1954.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.764mil < 10mil) Between Pad R3-2(2305mil,1919.559mil) on Top Layer And Track (2336.323mil,1883.953mil)(2336.323mil,1954.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R4-1(3087.606mil,1783.213mil) on Top Layer And Track (3052mil,1760.425mil)(3052mil,1814.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R4-1(3087.606mil,1783.213mil) on Top Layer And Track (3052mil,1814.882mil)(3123mil,1814.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R4-1(3087.606mil,1783.213mil) on Top Layer And Track (3060.606mil,1736.819mil)(3060.606mil,1754.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R4-1(3087.606mil,1783.213mil) on Top Layer And Track (3114.606mil,1736.819mil)(3114.606mil,1754.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R4-1(3087.606mil,1783.213mil) on Top Layer And Track (3123mil,1760.425mil)(3123mil,1814.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R4-2(3087.606mil,1708.409mil) on Top Layer And Track (3052mil,1677.087mil)(3052mil,1729.914mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.764mil < 10mil) Between Pad R4-2(3087.606mil,1708.409mil) on Top Layer And Track (3052mil,1677.087mil)(3123mil,1677.087mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R4-2(3087.606mil,1708.409mil) on Top Layer And Track (3060.606mil,1736.819mil)(3060.606mil,1754.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R4-2(3087.606mil,1708.409mil) on Top Layer And Track (3114.606mil,1736.819mil)(3114.606mil,1754.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R4-2(3087.606mil,1708.409mil) on Top Layer And Track (3123mil,1677.087mil)(3123mil,1729.914mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R5-1(3157.228mil,1867.394mil) on Top Layer And Track (3110.835mil,1840.394mil)(3128.835mil,1840.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R5-1(3157.228mil,1867.394mil) on Top Layer And Track (3110.835mil,1894.394mil)(3128.835mil,1894.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R5-1(3157.228mil,1867.394mil) on Top Layer And Track (3134.441mil,1832mil)(3188.898mil,1832mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R5-1(3157.228mil,1867.394mil) on Top Layer And Track (3134.441mil,1903mil)(3188.898mil,1903mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R5-1(3157.228mil,1867.394mil) on Top Layer And Track (3188.898mil,1832mil)(3188.898mil,1903mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.764mil < 10mil) Between Pad R5-2(3082.425mil,1867.394mil) on Top Layer And Track (3051.102mil,1832mil)(3051.102mil,1903mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R5-2(3082.425mil,1867.394mil) on Top Layer And Track (3051.102mil,1832mil)(3103.929mil,1832mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R5-2(3082.425mil,1867.394mil) on Top Layer And Track (3051.102mil,1903mil)(3103.929mil,1903mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R5-2(3082.425mil,1867.394mil) on Top Layer And Track (3110.835mil,1840.394mil)(3128.835mil,1840.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R5-2(3082.425mil,1867.394mil) on Top Layer And Track (3110.835mil,1894.394mil)(3128.835mil,1894.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R6-1(2307.992mil,2507.394mil) on Top Layer And Track (2261.598mil,2480.394mil)(2279.598mil,2480.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R6-1(2307.992mil,2507.394mil) on Top Layer And Track (2261.598mil,2534.394mil)(2279.598mil,2534.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R6-1(2307.992mil,2507.394mil) on Top Layer And Track (2285.205mil,2472mil)(2339.661mil,2472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R6-1(2307.992mil,2507.394mil) on Top Layer And Track (2285.205mil,2543mil)(2339.661mil,2543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R6-1(2307.992mil,2507.394mil) on Top Layer And Track (2339.661mil,2472mil)(2339.661mil,2543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.764mil < 10mil) Between Pad R6-2(2233.189mil,2507.394mil) on Top Layer And Track (2201.866mil,2472mil)(2201.866mil,2543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R6-2(2233.189mil,2507.394mil) on Top Layer And Track (2201.866mil,2472mil)(2254.693mil,2472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R6-2(2233.189mil,2507.394mil) on Top Layer And Track (2201.866mil,2543mil)(2254.693mil,2543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R6-2(2233.189mil,2507.394mil) on Top Layer And Track (2261.598mil,2480.394mil)(2279.598mil,2480.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R6-2(2233.189mil,2507.394mil) on Top Layer And Track (2261.598mil,2534.394mil)(2279.598mil,2534.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R7-1(2457.772mil,2507.606mil) on Top Layer And Track (2426.102mil,2472mil)(2426.102mil,2543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R7-1(2457.772mil,2507.606mil) on Top Layer And Track (2426.102mil,2472mil)(2480.559mil,2472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R7-1(2457.772mil,2507.606mil) on Top Layer And Track (2426.102mil,2543mil)(2480.559mil,2543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R7-1(2457.772mil,2507.606mil) on Top Layer And Track (2486.165mil,2480.606mil)(2504.165mil,2480.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R7-1(2457.772mil,2507.606mil) on Top Layer And Track (2486.165mil,2534.606mil)(2504.165mil,2534.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R7-2(2532.575mil,2507.606mil) on Top Layer And Track (2486.165mil,2480.606mil)(2504.165mil,2480.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R7-2(2532.575mil,2507.606mil) on Top Layer And Track (2486.165mil,2534.606mil)(2504.165mil,2534.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R7-2(2532.575mil,2507.606mil) on Top Layer And Track (2511.071mil,2472mil)(2563.898mil,2472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R7-2(2532.575mil,2507.606mil) on Top Layer And Track (2511.071mil,2543mil)(2563.898mil,2543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.764mil < 10mil) Between Pad R7-2(2532.575mil,2507.606mil) on Top Layer And Track (2563.898mil,2472mil)(2563.898mil,2543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R8-1(3182.606mil,1782.228mil) on Top Layer And Track (3147mil,1759.441mil)(3147mil,1813.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R8-1(3182.606mil,1782.228mil) on Top Layer And Track (3147mil,1813.898mil)(3218mil,1813.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R8-1(3182.606mil,1782.228mil) on Top Layer And Track (3155.606mil,1735.835mil)(3155.606mil,1753.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R8-1(3182.606mil,1782.228mil) on Top Layer And Track (3209.606mil,1735.835mil)(3209.606mil,1753.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R8-1(3182.606mil,1782.228mil) on Top Layer And Track (3218mil,1759.441mil)(3218mil,1813.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R8-2(3182.606mil,1707.425mil) on Top Layer And Track (3147mil,1676.102mil)(3147mil,1728.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.764mil < 10mil) Between Pad R8-2(3182.606mil,1707.425mil) on Top Layer And Track (3147mil,1676.102mil)(3218mil,1676.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R8-2(3182.606mil,1707.425mil) on Top Layer And Track (3155.606mil,1735.835mil)(3155.606mil,1753.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R8-2(3182.606mil,1707.425mil) on Top Layer And Track (3209.606mil,1735.835mil)(3209.606mil,1753.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R8-2(3182.606mil,1707.425mil) on Top Layer And Track (3218mil,1676.102mil)(3218mil,1728.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R9-1(2566.606mil,1765.228mil) on Top Layer And Track (2531mil,1742.441mil)(2531mil,1796.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R9-1(2566.606mil,1765.228mil) on Top Layer And Track (2531mil,1796.898mil)(2602mil,1796.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R9-1(2566.606mil,1765.228mil) on Top Layer And Track (2539.606mil,1718.835mil)(2539.606mil,1736.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R9-1(2566.606mil,1765.228mil) on Top Layer And Track (2593.606mil,1718.835mil)(2593.606mil,1736.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R9-1(2566.606mil,1765.228mil) on Top Layer And Track (2602mil,1742.441mil)(2602mil,1796.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R9-2(2566.606mil,1690.425mil) on Top Layer And Track (2531mil,1659.102mil)(2531mil,1711.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.764mil < 10mil) Between Pad R9-2(2566.606mil,1690.425mil) on Top Layer And Track (2531mil,1659.102mil)(2602mil,1659.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R9-2(2566.606mil,1690.425mil) on Top Layer And Track (2539.606mil,1718.835mil)(2539.606mil,1736.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R9-2(2566.606mil,1690.425mil) on Top Layer And Track (2593.606mil,1718.835mil)(2593.606mil,1736.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R9-2(2566.606mil,1690.425mil) on Top Layer And Track (2602mil,1659.102mil)(2602mil,1711.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U3-29(3207.362mil,2595.236mil) on Top Layer And Text "C11" (3139.936mil,2625.139mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.867mil < 10mil) Between Pad U3-30(3191.614mil,2595.236mil) on Top Layer And Text "C11" (3139.936mil,2625.139mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.867mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U3-31(3175.866mil,2595.236mil) on Top Layer And Text "C11" (3139.936mil,2625.139mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U3-33(3144.37mil,2595.236mil) on Top Layer And Text "C11" (3139.936mil,2625.139mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
Rule Violations :346

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (7.568mil < 10mil) Between Text "BT2" (2339.013mil,2558.005mil) on Top Overlay And Track (2285.205mil,2543mil)(2339.661mil,2543mil) on Top Overlay Silk Text to Silk Clearance [7.568mil]
   Violation between Silk To Silk Clearance Constraint: (7.568mil < 10mil) Between Text "BT2" (2339.013mil,2558.005mil) on Top Overlay And Track (2339.661mil,2472mil)(2339.661mil,2543mil) on Top Overlay Silk Text to Silk Clearance [7.568mil]
   Violation between Silk To Silk Clearance Constraint: (9.169mil < 10mil) Between Text "BT2" (2339.013mil,2558.005mil) on Top Overlay And Track (2426.102mil,2472mil)(2426.102mil,2543mil) on Top Overlay Silk Text to Silk Clearance [9.169mil]
   Violation between Silk To Silk Clearance Constraint: (9.169mil < 10mil) Between Text "BT2" (2339.013mil,2558.005mil) on Top Overlay And Track (2426.102mil,2543mil)(2480.559mil,2543mil) on Top Overlay Silk Text to Silk Clearance [9.169mil]
   Violation between Silk To Silk Clearance Constraint: (8.569mil < 10mil) Between Text "C1" (2560.006mil,1992.005mil) on Top Overlay And Track (2544mil,1972mil)(2544mil,2042mil) on Top Overlay Silk Text to Silk Clearance [8.569mil]
   Violation between Silk To Silk Clearance Constraint: (6.075mil < 10mil) Between Text "C10" (3417.512mil,2690.005mil) on Top Overlay And Track (3404mil,2670mil)(3404mil,2740mil) on Top Overlay Silk Text to Silk Clearance [6.075mil]
   Violation between Silk To Silk Clearance Constraint: (7.568mil < 10mil) Between Text "C11" (3139.936mil,2625.139mil) on Top Overlay And Track (3103.425mil,2670.134mil)(3157.984mil,2670.134mil) on Top Overlay Silk Text to Silk Clearance [7.568mil]
   Violation between Silk To Silk Clearance Constraint: (7.568mil < 10mil) Between Text "C11" (3139.936mil,2625.139mil) on Top Overlay And Track (3188.496mil,2670.134mil)(3241.425mil,2670.134mil) on Top Overlay Silk Text to Silk Clearance [7.568mil]
   Violation between Silk To Silk Clearance Constraint: (7.69mil < 10mil) Between Text "C15" (2899.995mil,2588.512mil) on Top Overlay And Track (2802.315mil,2586mil)(2856.874mil,2586mil) on Top Overlay Silk Text to Silk Clearance [7.69mil]
   Violation between Silk To Silk Clearance Constraint: (5.694mil < 10mil) Between Text "C15" (2899.995mil,2588.512mil) on Top Overlay And Track (2802.315mil,2656mil)(2856.874mil,2656mil) on Top Overlay Silk Text to Silk Clearance [5.694mil]
   Violation between Silk To Silk Clearance Constraint: (8.489mil < 10mil) Between Text "C15" (2899.995mil,2588.512mil) on Top Overlay And Track (2804.441mil,2675mil)(2859mil,2675mil) on Top Overlay Silk Text to Silk Clearance [8.489mil]
   Violation between Silk To Silk Clearance Constraint: (5.694mil < 10mil) Between Text "C15" (2899.995mil,2588.512mil) on Top Overlay And Track (2856.874mil,2586mil)(2856.874mil,2656mil) on Top Overlay Silk Text to Silk Clearance [5.694mil]
   Violation between Silk To Silk Clearance Constraint: (8.489mil < 10mil) Between Text "C15" (2899.995mil,2588.512mil) on Top Overlay And Track (2859mil,2675mil)(2859mil,2745mil) on Top Overlay Silk Text to Silk Clearance [8.489mil]
   Violation between Silk To Silk Clearance Constraint: (8.568mil < 10mil) Between Text "C16" (3756.995mil,2452.512mil) on Top Overlay And Track (3711mil,2450mil)(3711mil,2520mil) on Top Overlay Silk Text to Silk Clearance [8.568mil]
   Violation between Silk To Silk Clearance Constraint: (5.996mil < 10mil) Between Text "C2" (2662.418mil,2003.005mil) on Top Overlay And Track (2725.835mil,1978.134mil)(2725.835mil,2048.134mil) on Top Overlay Silk Text to Silk Clearance [5.996mil]
   Violation between Silk To Silk Clearance Constraint: (6.576mil < 10mil) Between Text "C3" (2647.008mil,1920.005mil) on Top Overlay And Track (2627.63mil,1904.929mil)(2706.37mil,1904.929mil) on Top Overlay Silk Text to Silk Clearance [6.576mil]
   Violation between Silk To Silk Clearance Constraint: (7.151mil < 10mil) Between Text "C4" (2865.008mil,1931.005mil) on Top Overlay And Track (2755mil,1915.354mil)(3020mil,1915.354mil) on Top Overlay Silk Text to Silk Clearance [7.151mil]
   Violation between Silk To Silk Clearance Constraint: (7.896mil < 10mil) Between Text "C4" (2865.008mil,1931.005mil) on Top Overlay And Track (2885.937mil,1975.134mil)(2885.937mil,2046.134mil) on Top Overlay Silk Text to Silk Clearance [7.896mil]
   Violation between Silk To Silk Clearance Constraint: (6.702mil < 10mil) Between Text "C4" (2865.008mil,1931.005mil) on Top Overlay And Track (2885.937mil,1975.134mil)(2940.394mil,1975.134mil) on Top Overlay Silk Text to Silk Clearance [6.702mil]
   Violation between Silk To Silk Clearance Constraint: (9.571mil < 10mil) Between Text "C5" (3491.008mil,2509.005mil) on Top Overlay And Track (3474mil,2475mil)(3474mil,2545mil) on Top Overlay Silk Text to Silk Clearance [9.571mil]
   Violation between Silk To Silk Clearance Constraint: (3.568mil < 10mil) Between Text "C8" (2899.995mil,2329.008mil) on Top Overlay And Track (2859mil,2319mil)(2859mil,2389mil) on Top Overlay Silk Text to Silk Clearance [3.568mil]
   Violation between Silk To Silk Clearance Constraint: (2.702mil < 10mil) Between Text "C9" (2982.78mil,2629.871mil) on Top Overlay And Track (2946mil,2670mil)(3000.559mil,2670mil) on Top Overlay Silk Text to Silk Clearance [2.702mil]
   Violation between Silk To Silk Clearance Constraint: (3.227mil < 10mil) Between Text "C9" (2982.78mil,2629.871mil) on Top Overlay And Track (3031.071mil,2670mil)(3084mil,2670mil) on Top Overlay Silk Text to Silk Clearance [3.227mil]
   Violation between Silk To Silk Clearance Constraint: (4.505mil < 10mil) Between Text "L2" (3344.995mil,1790.008mil) on Top Overlay And Track (3305mil,1775mil)(3305mil,1865mil) on Top Overlay Silk Text to Silk Clearance [4.505mil]
   Violation between Silk To Silk Clearance Constraint: (3.672mil < 10mil) Between Text "R1" (3034.841mil,1998.139mil) on Top Overlay And Track (3023.732mil,1975.134mil)(3023.732mil,2046.134mil) on Top Overlay Silk Text to Silk Clearance [3.672mil]
   Violation between Silk To Silk Clearance Constraint: (9.568mil < 10mil) Between Text "R10" (3865.005mil,2110.488mil) on Top Overlay And Track (3848mil,2024.102mil)(3848mil,2078.559mil) on Top Overlay Silk Text to Silk Clearance [9.568mil]
   Violation between Silk To Silk Clearance Constraint: (9.568mil < 10mil) Between Text "R10" (3865.005mil,2110.488mil) on Top Overlay And Track (3848mil,2109.071mil)(3848mil,2161.898mil) on Top Overlay Silk Text to Silk Clearance [9.568mil]
   Violation between Silk To Silk Clearance Constraint: (9.568mil < 10mil) Between Text "R11" (3870.005mil,1955.489mil) on Top Overlay And Track (3853mil,1912.441mil)(3853mil,1966.898mil) on Top Overlay Silk Text to Silk Clearance [9.568mil]
   Violation between Silk To Silk Clearance Constraint: (5.899mil < 10mil) Between Text "R15" (2902.223mil,2492.512mil) on Top Overlay And Track (2804.441mil,2502mil)(2858.898mil,2502mil) on Top Overlay Silk Text to Silk Clearance [5.899mil]
   Violation between Silk To Silk Clearance Constraint: (6.993mil < 10mil) Between Text "R15" (2902.223mil,2492.512mil) on Top Overlay And Track (2804.441mil,2573mil)(2858.898mil,2573mil) on Top Overlay Silk Text to Silk Clearance [6.993mil]
   Violation between Silk To Silk Clearance Constraint: (5.899mil < 10mil) Between Text "R15" (2902.223mil,2492.512mil) on Top Overlay And Track (2858.898mil,2502mil)(2858.898mil,2573mil) on Top Overlay Silk Text to Silk Clearance [5.899mil]
   Violation between Silk To Silk Clearance Constraint: (0.571mil < 10mil) Between Text "R4" (3082.566mil,1632.447mil) on Top Overlay And Text "U1" (3040.006mil,1607.005mil) on Top Overlay Silk Text to Silk Clearance [0.571mil]
   Violation between Silk To Silk Clearance Constraint: (7.212mil < 10mil) Between Text "R4" (3082.566mil,1632.447mil) on Top Overlay And Track (3052mil,1677.087mil)(3123mil,1677.087mil) on Top Overlay Silk Text to Silk Clearance [7.212mil]
   Violation between Silk To Silk Clearance Constraint: (7.903mil < 10mil) Between Text "R4" (3082.566mil,1632.447mil) on Top Overlay And Track (3123mil,1677.087mil)(3123mil,1729.914mil) on Top Overlay Silk Text to Silk Clearance [7.903mil]
   Violation between Silk To Silk Clearance Constraint: (6.019mil < 10mil) Between Text "R5" (3110.008mil,1915.005mil) on Top Overlay And Track (3051.102mil,1903mil)(3103.929mil,1903mil) on Top Overlay Silk Text to Silk Clearance [6.019mil]
   Violation between Silk To Silk Clearance Constraint: (4.568mil < 10mil) Between Text "R5" (3110.008mil,1915.005mil) on Top Overlay And Track (3134.441mil,1903mil)(3188.898mil,1903mil) on Top Overlay Silk Text to Silk Clearance [4.568mil]
   Violation between Silk To Silk Clearance Constraint: (5.283mil < 10mil) Between Text "R6" (2250.772mil,2565.005mil) on Top Overlay And Track (2244mil,2607mil)(2244mil,2652mil) on Top Overlay Silk Text to Silk Clearance [5.283mil]
   Violation between Silk To Silk Clearance Constraint: (3.505mil < 10mil) Between Text "R6" (2250.772mil,2565.005mil) on Top Overlay And Track (2244mil,2607mil)(2466mil,2607mil) on Top Overlay Silk Text to Silk Clearance [3.505mil]
   Violation between Silk To Silk Clearance Constraint: (9.948mil < 10mil) Between Text "R7" (2480.008mil,2565.005mil) on Top Overlay And Track (2244mil,2607mil)(2466mil,2607mil) on Top Overlay Silk Text to Silk Clearance [9.948mil]
   Violation between Silk To Silk Clearance Constraint: (9.948mil < 10mil) Between Text "R7" (2480.008mil,2565.005mil) on Top Overlay And Track (2466mil,2607mil)(2466mil,2652mil) on Top Overlay Silk Text to Silk Clearance [9.948mil]
   Violation between Silk To Silk Clearance Constraint: (7.67mil < 10mil) Between Text "R8" (3165.008mil,1631.005mil) on Top Overlay And Track (3147mil,1676.102mil)(3218mil,1676.102mil) on Top Overlay Silk Text to Silk Clearance [7.67mil]
   Violation between Silk To Silk Clearance Constraint: (9.661mil < 10mil) Between Text "R8" (3165.008mil,1631.005mil) on Top Overlay And Track (3218mil,1676.102mil)(3218mil,1728.929mil) on Top Overlay Silk Text to Silk Clearance [9.661mil]
   Violation between Silk To Silk Clearance Constraint: (3.67mil < 10mil) Between Text "R9" (2554.008mil,1618.005mil) on Top Overlay And Track (2531mil,1659.102mil)(2602mil,1659.102mil) on Top Overlay Silk Text to Silk Clearance [3.67mil]
   Violation between Silk To Silk Clearance Constraint: (4.07mil < 10mil) Between Text "R9" (2554.008mil,1618.005mil) on Top Overlay And Track (2602mil,1659.102mil)(2602mil,1711.929mil) on Top Overlay Silk Text to Silk Clearance [4.07mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U3" (3275.008mil,2580.005mil) on Top Overlay And Track (3331.102mil,2567mil)(3331.102mil,2638mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.667mil < 10mil) Between Text "U3" (3275.008mil,2580.005mil) on Top Overlay And Track (3331.102mil,2567mil)(3385.559mil,2567mil) on Top Overlay Silk Text to Silk Clearance [9.667mil]
Rule Violations :46

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 401
Waived Violations : 0
Time Elapsed        : 00:00:00