5 18 1fd81 4 10 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (hier3.3.vcd) 2 -o (hier3.3.cdd) 2 -v (hier3.3.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 hier3.3.v 1 14 1 
3 0 foo "main.a" 0 hier3.3.v 18 26 1 
3 0 bar "main.a.a" 0 hier3.3.v 30 34 1 
1 y 1 32 70004 1 0 0 0 1 17 0 1 0 0 0 0
3 0 bar "main.a.b" 0 hier3.3.v 30 34 1 
1 y 2 32 70004 1 0 0 0 1 17 0 1 0 0 0 0
3 0 bar "main.a.c" 0 hier3.3.v 30 34 1 
1 y 3 32 70004 1 0 0 0 1 17 0 1 0 0 0 0
3 0 test "main.a.t" 0 hier3.3.v 38 48 1 
2 1 40 40 40 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
4 1 1 0 0 1
3 1 test.u$0 "main.a.t.u$0" 0 hier3.3.v 40 44 1 
2 2 41 41 41 9000c 1 0 21008 0 0 1 16 1 0
2 3 41 41 41 10005 0 1 1410 0 0 1 1 t.a.y
2 4 41 41 41 1000c 1 37 1a 2 3
2 5 42 42 42 20002 1 0 1008 0 0 32 48 5 0
2 6 42 42 42 10002 2 2c 900a 5 0 32 18 0 ffffffff 0 0 0 0
2 7 43 43 43 9000c 1 0 21004 0 0 1 16 0 0
2 8 43 43 43 10005 0 1 1410 0 0 1 1 t.a.y
2 9 43 43 43 1000c 1 37 16 7 8
4 4 11 6 6 4
4 6 0 9 0 4
4 9 0 0 0 4
3 0 boo "main.a.t.a" 0 hier3.3.v 52 56 1 
1 y 4 54 1070004 1 0 0 0 1 17 0 1 0 0 1 0
3 1 main.u$0 "main.u$0" 0 hier3.3.v 5 12 1 
