Return-Path: <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by i7-8700 with POP3-SSL;
  24 Dec 2018 15:52:36 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from fmsmga004.fm.intel.com (fmsmga004.fm.intel.com [10.253.24.48])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id 5D4BB5804D6
	for <like.xu@linux.intel.com>; Fri, 21 Dec 2018 08:10:32 -0800 (PST)
Received: from fmsmga104.fm.intel.com ([10.1.193.100])
  by fmsmga004-1.fm.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 21 Dec 2018 08:10:31 -0800
IronPort-PHdr: =?us-ascii?q?9a23=3AmzAR8hDpdvJZNamOQ9QhUyQJP3N1i/DPJgcQr6Af?=
 =?us-ascii?q?oPdwSPXyocbcNUDSrc9gkEXOFd2Cra4c26yO6+jJYi8p2d65qncMcZhBBVcuqP?=
 =?us-ascii?q?49uEgeOvODElDxN/XwbiY3T4xoXV5h+GynYwAOQJ6tL1LdrWev4jEMBx7xKRR6?=
 =?us-ascii?q?JvjvGo7Vks+7y/2+94fcbglUhzexe69+IAmrpgjNq8cahpdvJLwswRXTuHtIfO?=
 =?us-ascii?q?pWxWJsJV2Nmhv3+9m98p1+/SlOovwt78FPX7n0cKQ+VrxYES8pM3sp683xtBnM?=
 =?us-ascii?q?VhWA630BWWgLiBVIAgzF7BbnXpfttybxq+Rw1DWGMcDwULs5Qiqp4bt1RxD0iS?=
 =?us-ascii?q?cHLz85/3/Risxsl6JQvRatqwViz4LIfI2ZMfxzdb7fc9wHX2pMRshfWS9GDIy+?=
 =?us-ascii?q?YYsBD/QPM/tAr4T/pVUDogayCAewCOzx0T9FnWP60bEg3ug9CwzKwBAsEtQTu3?=
 =?us-ascii?q?rUttX1M6ISXPivwqbSyTXDau1Z2S3g44bGaB8uuuqDUqx0ccrN1EIiEBvFgU+U?=
 =?us-ascii?q?qYzgITyVzP8As3Oa7+puVOKvlXAopxttrTiow8chk4/EjZ8WxFDc7Sh13po5KN?=
 =?us-ascii?q?6iREJmfNKpE4Fcuz+UOoZ2WM8uXmNltD4kxrAHpZK3YS0HxIkkyhLBbvGIb4yF?=
 =?us-ascii?q?7xH/WOuUJTp1hW5qdbe8ihmv7Eetz+LxW8a33VtJqydIlsXAuWsQ2xHW6sWKTu?=
 =?us-ascii?q?Zy8lqn1D2SzQ7c8PtELloxlafDK54u3Lowlp0LvETHHy/2g1n2jLSMekUr/Oio?=
 =?us-ascii?q?9v7rYrL8pp+TL4N0iwf+PboymsGnH+g0LgsDU3KG9eih17Dv51P1TbtKg/Esj6?=
 =?us-ascii?q?XUsojWJcEBqa64Bw9V3Jwj6xG6Dzq+ydQXg3wHLE9cdB2akYfpJU/BIPThAfik?=
 =?us-ascii?q?hFSsjTFryOzYMb36BZnNKnnDkLT/crpn5E9c1RI+zdRe55JSF7EAL+j/Wk73tN?=
 =?us-ascii?q?zEEBA5Nxa4zPrgCNV4zY4eX2WPAqmWMKPUrF+E/OUvI/ODZIMNojbyN+Al5+Ly?=
 =?us-ascii?q?jX8+gVIdeaip3ZgJZ3yiEfVmPl6UYX7tgtcHDGcLsRAyTO3siF2eTzFTY2y+UL?=
 =?us-ascii?q?475jE+W8qbC5zeTNWtnKCZx3X8WZlXfXxdTFaLF3juasODQfhLbSuTJspolHsD?=
 =?us-ascii?q?TaSgTIk6kgijsRK/x7d5I+6HxysDqJi20dF04/HUxwg/8CExA8mD3mXIVWxtg2?=
 =?us-ascii?q?4TWxcw26Zwp1E7zU2MhrNlif5VHsAG+vVSTw0hPoTdxeEpN9enQw/EY5KTSU2t?=
 =?us-ascii?q?XP2gBjc+SM93xMUBMGhnHND3thnH2iewS5McnbaGAIB8prrV2338Pe5mynjHyq?=
 =?us-ascii?q?RnhF4jFJgcfVa6j7JyolCAT7XClF+UwuPzLfwR?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0AdAAAIEB1chxHrdtBjHQEBBQEHBQGBU?=
 =?us-ascii?q?QgBCwGBMIJijBZfix2CDZdfgXEVAQEYFIRAgnAiNAkNAQMBAQEBAQECARMBAQE?=
 =?us-ascii?q?KCwkIGw4jDII6BQIDHwEGgmEDAwECJBkBAQQKKQECAwECBgEBHykIAwEwAQUBH?=
 =?us-ascii?q?BkFgx2CAgEEmj48iimBbDOCdgEBBYJEhGcIEodshEEXgX+BEAGHcwEBRCeFEot?=
 =?us-ascii?q?FhR2QZQmCKY80DBhiiRiHZSyZSQIEAgQFAgUPIYElgg4zGggbFYMnghsMF4NKi?=
 =?us-ascii?q?nRRgQIFIROLHUeBdwEB?=
X-IPAS-Result: =?us-ascii?q?A0AdAAAIEB1chxHrdtBjHQEBBQEHBQGBUQgBCwGBMIJijBZ?=
 =?us-ascii?q?fix2CDZdfgXEVAQEYFIRAgnAiNAkNAQMBAQEBAQECARMBAQEKCwkIGw4jDII6B?=
 =?us-ascii?q?QIDHwEGgmEDAwECJBkBAQQKKQECAwECBgEBHykIAwEwAQUBHBkFgx2CAgEEmj4?=
 =?us-ascii?q?8iimBbDOCdgEBBYJEhGcIEodshEEXgX+BEAGHcwEBRCeFEotFhR2QZQmCKY80D?=
 =?us-ascii?q?BhiiRiHZSyZSQIEAgQFAgUPIYElgg4zGggbFYMnghsMF4NKinRRgQIFIROLHUe?=
 =?us-ascii?q?BdwEB?=
X-IronPort-AV: E=Sophos;i="5.56,382,1539673200"; 
   d="scan'208";a="56132359"
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from lists.gnu.org ([208.118.235.17])
  by mtab.intel.com with ESMTP/TLS/AES256-SHA; 21 Dec 2018 08:10:10 -0800
Received: from localhost ([::1]:46443 helo=lists.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>)
	id 1gaNNJ-0007Co-9q
	for like.xu@linux.intel.com; Fri, 21 Dec 2018 11:10:09 -0500
Received: from eggs.gnu.org ([2001:4830:134:3::10]:52994)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <palmer@sifive.com>) id 1gaNHO-0001ey-GO
	for qemu-devel@nongnu.org; Fri, 21 Dec 2018 11:04:03 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <palmer@sifive.com>) id 1gaNHN-0004E9-2m
	for qemu-devel@nongnu.org; Fri, 21 Dec 2018 11:04:02 -0500
Received: from mail-qt1-x82e.google.com ([2607:f8b0:4864:20::82e]:44404)
	by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)
	(Exim 4.71) (envelope-from <palmer@sifive.com>) id 1gaNHM-00049W-Of
	for qemu-devel@nongnu.org; Fri, 21 Dec 2018 11:04:00 -0500
Received: by mail-qt1-x82e.google.com with SMTP id n32so6161846qte.11
	for <qemu-devel@nongnu.org>; Fri, 21 Dec 2018 08:03:51 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sifive.com; s=google;
	h=subject:date:message-id:in-reply-to:references:cc:from:to;
	bh=B2OUXWtoyq20lymvhtwIjTpztHbwOwadgrVPRgraXAk=;
	b=lG34oRwqV27QZVQFS62nVbGlLN0ilrNf5huiEmhG5MFwjXZ4q+ynDPZgsYtGhiX1u/
	fuMuQ8kwZ4TkMv3NKJkgE+5nT2l+F4Xb3ZQ8SUQKFrroa3djwThYUhAHvgaRErWlwIFX
	B7tGHI4x6uVnXz+E3PKngWE797KFfzH9pt4xSR8GfGegOTtmc0mmAxjHl0BqhAzdqs9H
	n7Cv9iWj8sUgit03F2Z0I58WL7JMVCUtO6PmSDbRRmEWIuigyKojgQ2RaEssi7F+eTGY
	s7cZXioaCNTLHd+Lutmc+2/FBr8qp327r7tS3lk8XxjMXBezWqgNgvnfMap6Vmys8Y1C
	5lNg==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
	d=1e100.net; s=20161025;
	h=x-gm-message-state:subject:date:message-id:in-reply-to:references
	:cc:from:to;
	bh=B2OUXWtoyq20lymvhtwIjTpztHbwOwadgrVPRgraXAk=;
	b=MsmB9/JEgH6Q+Ad8c7YcuXrbNsP8yQO2LURr9l6KMv5CPtpKdn8R+RZXlSB50ac07e
	ayX8yuXgoWCF6O+/255t4R9LTYjqFIo7aGSRk+PfNvY18RDIK6mRsNkCcpxX6qEVAHQs
	pvYSIJ4RaxE8QFEN01tCYdlSJNOcW22hKdX3utWVm/P+/FL6luR2EyTwLEadbIIaY+4t
	0I1HlbjEbG0zxMTeG6kNtxLQ5Bq/a4c/M4UZHe6ChjjElPuo1Ho7g7uMaCJMcfGP88s9
	0fh+KDMN7D05r3Eg7Rox/ntQoNooGf0S204cp33yGAb1uiho7UGhssEG6VxBOnMRug5O
	Q0+Q==
X-Gm-Message-State: AJcUukeKV+XsF+1VBybhVj09ZKn6Ke7XSGbMTQlQVh9VSuSFWFUWRWc+
	gLpwVof7Jkmnk8kOg7EaqlLBytW4EBU=
X-Google-Smtp-Source: ALg8bN5Q3O/fiRe0kBnCr/To/hMFbh2JU1tZ1C5ERE/+Je9/ikmlJCtiGrgrocWiVMNgd1H+ulgP6A==
X-Received: by 2002:ac8:1185:: with SMTP id d5mr2998294qtj.117.1545408231238; 
	Fri, 21 Dec 2018 08:03:51 -0800 (PST)
Received: from localhost ([2601:182:c980:96c:8dd:4488:90b1:59d1])
	by smtp.gmail.com with ESMTPSA id 83sm7520617qkz.73.2018.12.21.08.03.50
	(version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128);
	Fri, 21 Dec 2018 08:03:50 -0800 (PST)
Date: Fri, 21 Dec 2018 08:03:03 -0800
Message-Id: <20181221160307.14819-11-palmer@sifive.com>
X-Mailer: git-send-email 2.18.1
In-Reply-To: <20181221160307.14819-1-palmer@sifive.com>
References: <20181221160307.14819-1-palmer@sifive.com>
From: Palmer Dabbelt <palmer@sifive.com>
To: qemu-riscv@nongnu.org
X-detected-operating-system: by eggs.gnu.org: Genre and OS details not
	recognized.
X-Received-From: 2607:f8b0:4864:20::82e
Subject: [Qemu-devel] [PULL 10/14] RISC-V: Enable second UART on sifive_e
 and sifive_u
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel/>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: Sagar Karandikar <sagark@eecs.berkeley.edu>,
	Bastian Koppelmann <kbastian@mail.uni-paderborn.de>,
	Palmer Dabbelt <palmer@sifive.com>, qemu-devel@nongnu.org,
	Michael Clark <mjc@sifive.com>, Alistair Francis <alistair.francis@wdc.com>
Errors-To: qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>

From: Michael Clark <mjc@sifive.com>

Previously the second UARTs on the sifive_e and sifive_u machines
where disabled due to check-qtest-riscv32 and check-qtest-riscv64
failures. Recent changes in the QEMU core serial code have
resolved these failures so the second UARTs can be instantiated.

Cc: Palmer Dabbelt <palmer@sifive.com>
Cc: Sagar Karandikar <sagark@eecs.berkeley.edu>
Cc: Bastian Koppelmann <kbastian@mail.uni-paderborn.de>
Cc: Alistair Francis <Alistair.Francis@wdc.com>
Signed-off-by: Michael Clark <mjc@sifive.com>
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Palmer Dabbelt <palmer@sifive.com>
---
 hw/riscv/sifive_e.c | 5 ++---
 hw/riscv/sifive_u.c | 5 ++---
 2 files changed, 4 insertions(+), 6 deletions(-)

diff --git a/hw/riscv/sifive_e.c b/hw/riscv/sifive_e.c
index cb513cc3bb50..5d9d65ff29ab 100644
--- a/hw/riscv/sifive_e.c
+++ b/hw/riscv/sifive_e.c
@@ -192,9 +192,8 @@ static void riscv_sifive_e_soc_realize(DeviceState *dev, Error **errp)
         memmap[SIFIVE_E_QSPI0].base, memmap[SIFIVE_E_QSPI0].size);
     sifive_mmio_emulate(sys_mem, "riscv.sifive.e.pwm0",
         memmap[SIFIVE_E_PWM0].base, memmap[SIFIVE_E_PWM0].size);
-    /* sifive_uart_create(sys_mem, memmap[SIFIVE_E_UART1].base,
-        serial_hd(1), qdev_get_gpio_in(DEVICE(s->plic),
-                                       SIFIVE_E_UART1_IRQ)); */
+    sifive_uart_create(sys_mem, memmap[SIFIVE_E_UART1].base,
+        serial_hd(1), qdev_get_gpio_in(DEVICE(s->plic), SIFIVE_E_UART1_IRQ));
     sifive_mmio_emulate(sys_mem, "riscv.sifive.e.qspi1",
         memmap[SIFIVE_E_QSPI1].base, memmap[SIFIVE_E_QSPI1].size);
     sifive_mmio_emulate(sys_mem, "riscv.sifive.e.pwm1",
diff --git a/hw/riscv/sifive_u.c b/hw/riscv/sifive_u.c
index 849fa2e6311a..3bd3b67507f8 100644
--- a/hw/riscv/sifive_u.c
+++ b/hw/riscv/sifive_u.c
@@ -368,9 +368,8 @@ static void riscv_sifive_u_soc_realize(DeviceState *dev, Error **errp)
         memmap[SIFIVE_U_PLIC].size);
     sifive_uart_create(system_memory, memmap[SIFIVE_U_UART0].base,
         serial_hd(0), qdev_get_gpio_in(DEVICE(s->plic), SIFIVE_U_UART0_IRQ));
-    /* sifive_uart_create(system_memory, memmap[SIFIVE_U_UART1].base,
-        serial_hd(1), qdev_get_gpio_in(DEVICE(s->plic),
-                                       SIFIVE_U_UART1_IRQ)); */
+    sifive_uart_create(system_memory, memmap[SIFIVE_U_UART1].base,
+        serial_hd(1), qdev_get_gpio_in(DEVICE(s->plic), SIFIVE_U_UART1_IRQ));
     sifive_clint_create(memmap[SIFIVE_U_CLINT].base,
         memmap[SIFIVE_U_CLINT].size, smp_cpus,
         SIFIVE_SIP_BASE, SIFIVE_TIMECMP_BASE, SIFIVE_TIME_BASE);
-- 
2.18.1


