# This is a sample Makefile for a C++ project
# Define compiler and compiler flags
CC=g++
CFLAGS=-c -Wall

# Define source files and object files
SRCS=main.cpp functions.cpp
OBJS=$(SRCS:.cpp=.o)

# Define target executable and the objects it depends on
TARGET=program
DEPS=$(OBJS)

# Make commands
all: $(TARGET)
	@echo "Compilation complete"

$(TARGET): $(OBJS)
	$(CC) $(OBJS) -o $@

$(OBJS): $(SRCS)
	$(CC) $(CFLAGS) $< -o $@

# Phony targets for cleaning and running
.PHONY: clean run

clean:
	rm -rf $(OBJS) $(TARGET)

run: $(TARGET)
	./$(TARGET)