##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for UART_1_IntClock
		4.3::Critical Path Report for slv_clk(0)_SYNC/out
		4.4::Critical Path Report for spiclk
		4.5::Critical Path Report for timer_clock_7
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. spiclk:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. timer_clock_7:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_1_IntClock:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. slv_clk(0)_SYNC/out:R)
		5.5::Critical Path Report for (CyBUS_CLK:R vs. slv_clk(0)_SYNC/out:F)
		5.6::Critical Path Report for (spiclk:R vs. spiclk:R)
		5.7::Critical Path Report for (timer_clock_7:R vs. timer_clock_7:R)
		5.8::Critical Path Report for (timer_clock_7(fixed-function):R vs. timer_clock_7:R)
		5.9::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
		5.10::Critical Path Report for (slv_clk(0)_SYNC/out:R vs. slv_clk(0)_SYNC/out:F)
		5.11::Critical Path Report for (slv_clk(0)_SYNC/out:F vs. slv_clk(0)_SYNC/out:F)
		5.12::Critical Path Report for (slv_clk(0)_SYNC/out:F vs. slv_clk(0)_SYNC/out:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 12
Clock: CyBUS_CLK                      | Frequency: 47.30 MHz  | Target: 60.00 MHz  | 
Clock: CyILO                          | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                          | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                   | N/A                   | Target: 60.00 MHz  | 
Clock: CyPLL_OUT                      | N/A                   | Target: 60.00 MHz  | 
Clock: CyXTAL                         | N/A                   | Target: 24.00 MHz  | 
Clock: CyXTAL_32kHz                   | N/A                   | Target: 0.03 MHz   | 
Clock: UART_1_IntClock                | Frequency: 50.36 MHz  | Target: 0.08 MHz   | 
Clock: slv_clk(0)_SYNC/out            | Frequency: 42.22 MHz  | Target: 30.00 MHz  | 
Clock: spiclk                         | Frequency: 49.23 MHz  | Target: 1.00 MHz   | 
Clock: timer_clock_7                  | Frequency: 38.57 MHz  | Target: 1.00 MHz   | 
Clock: timer_clock_7(fixed-function)  | N/A                   | Target: 1.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock                   Capture Clock        Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------------------  -------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK                      UART_1_IntClock      16666.7          1812        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                      slv_clk(0)_SYNC/out  16666.7          13641       16666.7          5641        N/A              N/A         N/A              N/A         
CyBUS_CLK                      spiclk               16666.7          9213        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                      timer_clock_7        16666.7          -4476       N/A              N/A         N/A              N/A         N/A              N/A         
UART_1_IntClock                UART_1_IntClock      1.30167e+007     12996809    N/A              N/A         N/A              N/A         N/A              N/A         
slv_clk(0)_SYNC/out            slv_clk(0)_SYNC/out  N/A              N/A         16666.7          4825        33333.3          17761       16666.7          5574        
spiclk                         spiclk               1e+006           979687      N/A              N/A         N/A              N/A         N/A              N/A         
timer_clock_7                  timer_clock_7        1e+006           974072      N/A              N/A         N/A              N/A         N/A              N/A         
timer_clock_7(fixed-function)  timer_clock_7        1e+006           988174      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name         Clock to Out  Clock Name:Phase       
----------------  ------------  ---------------------  
LED2(0)_PAD       25492         timer_clock_7:R        
Pin_1(0)_PAD      27603         timer_clock_7:R        
Pin_2(0)_PAD      27974         timer_clock_7:R        
Pin_3(0)_PAD      26132         timer_clock_7:R        
Pin_4(0)_PAD      24952         timer_clock_7:R        
Pin_5(0)_PAD      26360         timer_clock_7:R        
Pin_6(0)_PAD      26467         timer_clock_7:R        
Pin_7(0)_PAD      25238         timer_clock_7:R        
Pin_8(0)_PAD      26318         timer_clock_7:R        
Tx_1(0)_PAD       38012         UART_1_IntClock:R      
ctrl_out3(0)_PAD  28814         CyBUS_CLK:R            
ctrl_out4(0)_PAD  23879         CyBUS_CLK:R            
ctrl_out5(0)_PAD  24351         CyBUS_CLK:R            
mst_clk(0)_PAD    22467         spiclk:R               
mst_cs(0)_PAD     23533         spiclk:R               
mst_mosi(0)_PAD   24195         spiclk:R               
slv_miso(0)_PAD   43086         slv_clk(0)_SYNC/out:F  
slv_miso(0)_PAD   29998         CyBUS_CLK:R            


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  
DIO1(0)_PAD         LED1(0)_PAD              32511  
DIO1(0)_PAD         ctl6(0)_PAD              27852  
DIO2(0)_PAD         ctl9(0)_PAD              30331  
DIO1(0)_PAD         ctrl_out0(0)_PAD         35038  
DIO2(0)_PAD         ctrl_out1(0)_PAD         31670  

 =====================================================================
                    End of Datasheet Report
 #####################################################################
 #####################################################################
                    4::Path Details for Clock Frequency Summary
 =====================================================================
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 47.30 MHz | Target: 60.00 MHz

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin     : \MIS_Reg:Sync:ctrl_reg\/control_1
Path End       : \BurstTimeout_1:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \BurstTimeout_1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : -4476p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#60 vs. timer_clock_7:R#2)   16667
- Setup time                                            -4230
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          12437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16912
-------------------------------------   ----- 
End-of-path arrival time (ps)           16912
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MIS_Reg:Sync:ctrl_reg\/busclk                              controlcell1        0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MIS_Reg:Sync:ctrl_reg\/control_1                    controlcell1    2050   2050  -4476  RISE       1
Net_2616/main_0                                      macrocell17     3249   5299  -4476  RISE       1
Net_2616/q                                           macrocell17     3350   8649  -4476  RISE       1
\BurstTimeout_1:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell6   3134  11782  -4476  RISE       1
\BurstTimeout_1:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell6   5130  16912  -4476  RISE       1
\BurstTimeout_1:TimerUDB:sT16:timerdp:u1\/ci         datapathcell7      0  16912  -4476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BurstTimeout_1:TimerUDB:sT16:timerdp:u1\/clock            datapathcell7       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for UART_1_IntClock
*********************************************
Clock: UART_1_IntClock
Frequency: 50.36 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_1:BUART:sRX:RxBitCounter\/clock
Path slack     : 12996809p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -5360
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13011307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14498
-------------------------------------   ----- 
End-of-path arrival time (ps)           14498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell80         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_3\/q            macrocell80   1250   1250  12996809  RISE       1
\UART_1:BUART:rx_counter_load\/main_2  macrocell5    3614   4864  12996809  RISE       1
\UART_1:BUART:rx_counter_load\/q       macrocell5    3350   8214  12996809  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/load   count7cell    6283  14498  12996809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for slv_clk(0)_SYNC/out
*************************************************
Clock: slv_clk(0)_SYNC/out
Frequency: 42.22 MHz | Target: 30.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:mosi_tmp\/q
Path End       : \SPIS:BSPIS:sR8:Dp:u0\/route_si
Capture Clock  : \SPIS:BSPIS:sR8:Dp:u0\/clock
Path slack     : 4825p

Capture Clock Arrival Time                                             16667
+ Clock path delay                                                      5182
+ Cycle adjust (slv_clk(0)_SYNC/out:R#1 vs. slv_clk(0)_SYNC/out:F#1)       0
- Setup time                                                           -1970
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         19878

Launch Clock Arrival Time                      0
+ Clock path delay                      5852
+ Data path delay                       9202
-------------------------------------   ---- 
End-of-path arrival time (ps)           15053
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
slv_clk(0)_SYNC/clock                                       synccell            0      0  RISE       1
slv_clk(0)_SYNC/out                                         synccell         1020   1020  
slv_clk(0)_SYNC/out (TOTAL_ADJUSTMENTS)                     synccell            0   1020  RISE       1
--slv_clk(0)_SYNC/out (Clock Phase Adjustment Delay)        synccell            0    N/A  
\SPIS:BSPIS:mosi_tmp\/clock_0                               macrocell123     4832   5852  RISE       1

Data path
pin name                         model name      delay     AT  slack  edge  Fanout
-------------------------------  --------------  -----  -----  -----  ----  ------
\SPIS:BSPIS:mosi_tmp\/q          macrocell123     1250   7102   4825  RISE       1
\SPIS:BSPIS:mosi_to_dp\/main_4   macrocell37      2305   9407   4825  RISE       1
\SPIS:BSPIS:mosi_to_dp\/q        macrocell37      3350  12757   4825  RISE       1
\SPIS:BSPIS:sR8:Dp:u0\/route_si  datapathcell11   2296  15053   4825  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
slv_clk(0)_SYNC/out                                      synccell            0  17687  FALL       1
\SPIS:BSPIS:sR8:Dp:u0\/clock                             datapathcell11   4832  21848  FALL       1


===================================================================== 
4.4::Critical Path Report for spiclk
************************************
Clock: spiclk
Frequency: 49.23 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 979687p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                   -2850
------------------------------------------   ------- 
End-of-path required time (ps)                997150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17463
-------------------------------------   ----- 
End-of-path arrival time (ps)           17463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                          model name      delay     AT   slack  edge  Fanout
--------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4   count7cell       1940   1940  979687  RISE       1
\SPIM:BSPIM:load_rx_data\/main_0  macrocell38      5778   7718  979687  RISE       1
\SPIM:BSPIM:load_rx_data\/q       macrocell38      3350  11068  979687  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/f1_load    datapathcell12   6396  17463  979687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell12      0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for timer_clock_7
*******************************************
Clock: timer_clock_7
Frequency: 38.57 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Net_1260\/q
Path End       : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 974072p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -4230
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21698
-------------------------------------   ----- 
End-of-path arrival time (ps)           21698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1260\/clock_0                               macrocell154        0      0  RISE       1

Data path
pin name                                                  model name      delay     AT   slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\QuadDec_2:Net_1260\/q                                    macrocell154     1250   1250  974072  RISE       1
\QuadDec_2:Cnt16:CounterUDB:reload\/main_0                macrocell50      8275   9525  974072  RISE       1
\QuadDec_2:Cnt16:CounterUDB:reload\/q                     macrocell50      3350  12875  974072  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell15   3693  16568  974072  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell15   5130  21698  974072  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell16      0  21698  974072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell16      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. spiclk:R)
********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : mst_miso(0)_SYNC/out
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/route_si
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 9213p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#60 vs. spiclk:R#2)   16667
- Setup time                                     -3500
----------------------------------------------   ----- 
End-of-path required time (ps)                   13167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3954
-------------------------------------   ---- 
End-of-path arrival time (ps)           3954
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
mst_miso(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                         model name      delay     AT  slack  edge  Fanout
-------------------------------  --------------  -----  -----  -----  ----  ------
mst_miso(0)_SYNC/out             synccell         1020   1020   9213  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/route_si  datapathcell12   2934   3954   9213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell12      0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. timer_clock_7:R)
***************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIS_Reg:Sync:ctrl_reg\/control_1
Path End       : \BurstTimeout_1:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \BurstTimeout_1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : -4476p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#60 vs. timer_clock_7:R#2)   16667
- Setup time                                            -4230
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          12437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16912
-------------------------------------   ----- 
End-of-path arrival time (ps)           16912
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MIS_Reg:Sync:ctrl_reg\/busclk                              controlcell1        0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MIS_Reg:Sync:ctrl_reg\/control_1                    controlcell1    2050   2050  -4476  RISE       1
Net_2616/main_0                                      macrocell17     3249   5299  -4476  RISE       1
Net_2616/q                                           macrocell17     3350   8649  -4476  RISE       1
\BurstTimeout_1:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell6   3134  11782  -4476  RISE       1
\BurstTimeout_1:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell6   5130  16912  -4476  RISE       1
\BurstTimeout_1:TimerUDB:sT16:timerdp:u1\/ci         datapathcell7      0  16912  -4476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BurstTimeout_1:TimerUDB:sT16:timerdp:u1\/clock            datapathcell7       0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_1_IntClock:R)
*****************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1812p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#781 vs. UART_1_IntClock:R#2)   16667
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             13197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11384
-------------------------------------   ----- 
End-of-path arrival time (ps)           11384
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                          synccell        1020   1020   1812  RISE       1
\UART_1:BUART:rx_postpoll\/main_2         macrocell6      4700   5720   1812  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell6      3350   9070   1812  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2315  11384   1812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. slv_clk(0)_SYNC/out:R)
*********************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : slv_mosi(0)_SYNC/out
Path End       : \SPIS:BSPIS:mosi_tmp\/main_0
Capture Clock  : \SPIS:BSPIS:mosi_tmp\/clock_0
Path slack     : 13641p

Capture Clock Arrival Time                                       0
+ Clock path delay                                            5182
+ Cycle adjust (CyBUS_CLK:R#2 vs. slv_clk(0)_SYNC/out:R#2)   16667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               18338

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4697
-------------------------------------   ---- 
End-of-path arrival time (ps)           4697
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
slv_mosi(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                      model name    delay     AT  slack  edge  Fanout
----------------------------  ------------  -----  -----  -----  ----  ------
slv_mosi(0)_SYNC/out          synccell       1020   1020  13641  RISE       1
\SPIS:BSPIS:mosi_tmp\/main_0  macrocell123   3677   4697  13641  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
slv_clk(0)_SYNC/clock                                       synccell            0      0  RISE       1
slv_clk(0)_SYNC/out                                         synccell          350    350  
slv_clk(0)_SYNC/out (TOTAL_ADJUSTMENTS)                     synccell            0    350  RISE       1
--slv_clk(0)_SYNC/out (Clock Phase Adjustment Delay)        synccell            0    N/A  
\SPIS:BSPIS:mosi_tmp\/clock_0                               macrocell123     4832   5182  RISE       1


5.5::Critical Path Report for (CyBUS_CLK:R vs. slv_clk(0)_SYNC/out:F)
*********************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : slc_cs(0)_SYNC/out
Path End       : \SPIS:BSPIS:BitCounter\/enable
Capture Clock  : \SPIS:BSPIS:BitCounter\/clock_n
Path slack     : 5641p

Capture Clock Arrival Time                                   16667
+ Clock path delay                                            3858
+ Cycle adjust (CyBUS_CLK:R#1 vs. slv_clk(0)_SYNC/out:F#1)       0
- Setup time                                                 -4060
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               16465

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10824
-------------------------------------   ----- 
End-of-path arrival time (ps)           10824
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
slc_cs(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
slc_cs(0)_SYNC/out              synccell      1020   1020   5641  RISE       1
\SPIS:BSPIS:inv_ss\/main_0      macrocell29   3212   4232   5641  RISE       1
\SPIS:BSPIS:inv_ss\/q           macrocell29   3350   7582   5641  RISE       1
\SPIS:BSPIS:BitCounter\/enable  count7cell    3242  10824   5641  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
slv_clk(0)_SYNC/out                                      synccell         0  17687  FALL       1
\SPIS:BSPIS:BitCounter\/clock_n                          count7cell    3508  20525  FALL       1


5.6::Critical Path Report for (spiclk:R vs. spiclk:R)
*****************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 979687p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                   -2850
------------------------------------------   ------- 
End-of-path required time (ps)                997150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17463
-------------------------------------   ----- 
End-of-path arrival time (ps)           17463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                          model name      delay     AT   slack  edge  Fanout
--------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4   count7cell       1940   1940  979687  RISE       1
\SPIM:BSPIM:load_rx_data\/main_0  macrocell38      5778   7718  979687  RISE       1
\SPIM:BSPIM:load_rx_data\/q       macrocell38      3350  11068  979687  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/f1_load    datapathcell12   6396  17463  979687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell12      0      0  RISE       1


5.7::Critical Path Report for (timer_clock_7:R vs. timer_clock_7:R)
*******************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Net_1260\/q
Path End       : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 974072p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -4230
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21698
-------------------------------------   ----- 
End-of-path arrival time (ps)           21698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1260\/clock_0                               macrocell154        0      0  RISE       1

Data path
pin name                                                  model name      delay     AT   slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\QuadDec_2:Net_1260\/q                                    macrocell154     1250   1250  974072  RISE       1
\QuadDec_2:Cnt16:CounterUDB:reload\/main_0                macrocell50      8275   9525  974072  RISE       1
\QuadDec_2:Cnt16:CounterUDB:reload\/q                     macrocell50      3350  12875  974072  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell15   3693  16568  974072  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell15   5130  21698  974072  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell16      0  21698  974072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell16      0      0  RISE       1


5.8::Critical Path Report for (timer_clock_7(fixed-function):R vs. timer_clock_7:R)
***********************************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BurstTimeout_4:TimerHW\/tc
Path End       : cy_srff_10/main_1
Capture Clock  : cy_srff_10/clock_0
Path slack     : 988174p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (timer_clock_7(fixed-function):R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8316
-------------------------------------   ---- 
End-of-path arrival time (ps)           8316
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\BurstTimeout_4:TimerHW\/clock                                timercell           0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\BurstTimeout_4:TimerHW\/tc  timercell      1000   1000  988174  RISE       1
cy_srff_10/main_1            macrocell141   7316   8316  988174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
cy_srff_10/clock_0                                         macrocell141        0      0  RISE       1


5.9::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
***********************************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_1:BUART:sRX:RxBitCounter\/clock
Path slack     : 12996809p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -5360
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13011307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14498
-------------------------------------   ----- 
End-of-path arrival time (ps)           14498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell80         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_3\/q            macrocell80   1250   1250  12996809  RISE       1
\UART_1:BUART:rx_counter_load\/main_2  macrocell5    3614   4864  12996809  RISE       1
\UART_1:BUART:rx_counter_load\/q       macrocell5    3350   8214  12996809  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/load   count7cell    6283  14498  12996809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1


5.10::Critical Path Report for (slv_clk(0)_SYNC/out:R vs. slv_clk(0)_SYNC/out:F)
********************************************************************************

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:mosi_tmp\/q
Path End       : \SPIS:BSPIS:sR8:Dp:u0\/route_si
Capture Clock  : \SPIS:BSPIS:sR8:Dp:u0\/clock
Path slack     : 4825p

Capture Clock Arrival Time                                             16667
+ Clock path delay                                                      5182
+ Cycle adjust (slv_clk(0)_SYNC/out:R#1 vs. slv_clk(0)_SYNC/out:F#1)       0
- Setup time                                                           -1970
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         19878

Launch Clock Arrival Time                      0
+ Clock path delay                      5852
+ Data path delay                       9202
-------------------------------------   ---- 
End-of-path arrival time (ps)           15053
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
slv_clk(0)_SYNC/clock                                       synccell            0      0  RISE       1
slv_clk(0)_SYNC/out                                         synccell         1020   1020  
slv_clk(0)_SYNC/out (TOTAL_ADJUSTMENTS)                     synccell            0   1020  RISE       1
--slv_clk(0)_SYNC/out (Clock Phase Adjustment Delay)        synccell            0    N/A  
\SPIS:BSPIS:mosi_tmp\/clock_0                               macrocell123     4832   5852  RISE       1

Data path
pin name                         model name      delay     AT  slack  edge  Fanout
-------------------------------  --------------  -----  -----  -----  ----  ------
\SPIS:BSPIS:mosi_tmp\/q          macrocell123     1250   7102   4825  RISE       1
\SPIS:BSPIS:mosi_to_dp\/main_4   macrocell37      2305   9407   4825  RISE       1
\SPIS:BSPIS:mosi_to_dp\/q        macrocell37      3350  12757   4825  RISE       1
\SPIS:BSPIS:sR8:Dp:u0\/route_si  datapathcell11   2296  15053   4825  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
slv_clk(0)_SYNC/out                                      synccell            0  17687  FALL       1
\SPIS:BSPIS:sR8:Dp:u0\/clock                             datapathcell11   4832  21848  FALL       1


5.11::Critical Path Report for (slv_clk(0)_SYNC/out:F vs. slv_clk(0)_SYNC/out:F)
********************************************************************************

++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:BitCounter\/count_3
Path End       : \SPIS:BSPIS:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPIS:BSPIS:sR8:Dp:u0\/clock
Path slack     : 17761p

Capture Clock Arrival Time                                             16667
+ Clock path delay                                                      5182
+ Cycle adjust (slv_clk(0)_SYNC/out:F#1 vs. slv_clk(0)_SYNC/out:F#2)   33333
- Setup time                                                           -4480
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         50702

Launch Clock Arrival Time                   16667
+ Clock path delay                       4528
+ Data path delay                       11746
-------------------------------------   ----- 
End-of-path arrival time (ps)           32941
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
slv_clk(0)_SYNC/out                                      synccell         0  17687  FALL       1
\SPIS:BSPIS:BitCounter\/clock_n                          count7cell    3508  21195  FALL       1

Data path
pin name                          model name      delay     AT  slack  edge  Fanout
--------------------------------  --------------  -----  -----  -----  ----  ------
\SPIS:BSPIS:BitCounter\/count_3   count7cell       1940  23135  17761  RISE       1
\SPIS:BSPIS:tx_load\/main_0       macrocell30      2944  26079  17761  RISE       1
\SPIS:BSPIS:tx_load\/q            macrocell30      3350  29429  17761  RISE       1
\SPIS:BSPIS:sR8:Dp:u0\/cs_addr_0  datapathcell11   3512  32941  17761  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
slv_clk(0)_SYNC/out                                      synccell            0  17687  FALL       1
\SPIS:BSPIS:sR8:Dp:u0\/clock                             datapathcell11   4832  21848  FALL       1


5.12::Critical Path Report for (slv_clk(0)_SYNC/out:F vs. slv_clk(0)_SYNC/out:R)
********************************************************************************

++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:BitCounter\/count_3
Path End       : \SPIS:BSPIS:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIS:BSPIS:sR8:Dp:u0\/clock
Path slack     : 5574p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                      5182
+ Cycle adjust (slv_clk(0)_SYNC/out:F#1 vs. slv_clk(0)_SYNC/out:R#2)   33333
- Setup time                                                               0
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38515

Launch Clock Arrival Time                   16667
+ Clock path delay                       4528
+ Data path delay                       11746
-------------------------------------   ----- 
End-of-path arrival time (ps)           32941
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
slv_clk(0)_SYNC/out                                      synccell         0  17687  FALL       1
\SPIS:BSPIS:BitCounter\/clock_n                          count7cell    3508  21195  FALL       1

Data path
pin name                         model name      delay     AT  slack  edge  Fanout
-------------------------------  --------------  -----  -----  -----  ----  ------
\SPIS:BSPIS:BitCounter\/count_3  count7cell       1940  23135   5574  RISE       1
\SPIS:BSPIS:tx_load\/main_0      macrocell30      2944  26079   5574  RISE       1
\SPIS:BSPIS:tx_load\/q           macrocell30      3350  29429   5574  RISE       1
\SPIS:BSPIS:sR8:Dp:u0\/f1_load   datapathcell11   3512  32941   5574  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
slv_clk(0)_SYNC/clock                                       synccell            0      0  RISE       1
slv_clk(0)_SYNC/out                                         synccell          350    350  
slv_clk(0)_SYNC/out (TOTAL_ADJUSTMENTS)                     synccell            0    350  RISE       1
--slv_clk(0)_SYNC/out (Clock Phase Adjustment Delay)        synccell            0    N/A  
\SPIS:BSPIS:sR8:Dp:u0\/clock                                datapathcell11   4832   5182  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIS_Reg:Sync:ctrl_reg\/control_1
Path End       : \BurstTimeout_1:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \BurstTimeout_1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : -4476p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#60 vs. timer_clock_7:R#2)   16667
- Setup time                                            -4230
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          12437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16912
-------------------------------------   ----- 
End-of-path arrival time (ps)           16912
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MIS_Reg:Sync:ctrl_reg\/busclk                              controlcell1        0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MIS_Reg:Sync:ctrl_reg\/control_1                    controlcell1    2050   2050  -4476  RISE       1
Net_2616/main_0                                      macrocell17     3249   5299  -4476  RISE       1
Net_2616/q                                           macrocell17     3350   8649  -4476  RISE       1
\BurstTimeout_1:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell6   3134  11782  -4476  RISE       1
\BurstTimeout_1:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell6   5130  16912  -4476  RISE       1
\BurstTimeout_1:TimerUDB:sT16:timerdp:u1\/ci         datapathcell7      0  16912  -4476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BurstTimeout_1:TimerUDB:sT16:timerdp:u1\/clock            datapathcell7       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIS_Reg:Sync:ctrl_reg\/control_1
Path End       : \BurstTimeout_1:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \BurstTimeout_1:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : -1176p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#60 vs. timer_clock_7:R#2)   16667
- Setup time                                            -6060
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          10607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11782
-------------------------------------   ----- 
End-of-path arrival time (ps)           11782
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MIS_Reg:Sync:ctrl_reg\/busclk                              controlcell1        0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MIS_Reg:Sync:ctrl_reg\/control_1                    controlcell1    2050   2050  -4476  RISE       1
Net_2616/main_0                                      macrocell17     3249   5299  -4476  RISE       1
Net_2616/q                                           macrocell17     3350   8649  -4476  RISE       1
\BurstTimeout_1:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell6   3134  11782  -1176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BurstTimeout_1:TimerUDB:sT16:timerdp:u0\/clock            datapathcell6       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIS_Reg:Sync:ctrl_reg\/control_1
Path End       : \BurstTimeout_1:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \BurstTimeout_1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : -1035p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#60 vs. timer_clock_7:R#2)   16667
- Setup time                                            -6060
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          10607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11641
-------------------------------------   ----- 
End-of-path arrival time (ps)           11641
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MIS_Reg:Sync:ctrl_reg\/busclk                              controlcell1        0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\MIS_Reg:Sync:ctrl_reg\/control_1                    controlcell1    2050   2050  -4476  RISE       1
Net_2616/main_0                                      macrocell17     3249   5299  -4476  RISE       1
Net_2616/q                                           macrocell17     3350   8649  -4476  RISE       1
\BurstTimeout_1:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell7   2992  11641  -1035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BurstTimeout_1:TimerUDB:sT16:timerdp:u1\/clock            datapathcell7       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1812p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#781 vs. UART_1_IntClock:R#2)   16667
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             13197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11384
-------------------------------------   ----- 
End-of-path arrival time (ps)           11384
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                          synccell        1020   1020   1812  RISE       1
\UART_1:BUART:rx_postpoll\/main_2         macrocell6      4700   5720   1812  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell6      3350   9070   1812  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2315  11384   1812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:mosi_tmp\/q
Path End       : \SPIS:BSPIS:sR8:Dp:u0\/route_si
Capture Clock  : \SPIS:BSPIS:sR8:Dp:u0\/clock
Path slack     : 4825p

Capture Clock Arrival Time                                             16667
+ Clock path delay                                                      5182
+ Cycle adjust (slv_clk(0)_SYNC/out:R#1 vs. slv_clk(0)_SYNC/out:F#1)       0
- Setup time                                                           -1970
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         19878

Launch Clock Arrival Time                      0
+ Clock path delay                      5852
+ Data path delay                       9202
-------------------------------------   ---- 
End-of-path arrival time (ps)           15053
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
slv_clk(0)_SYNC/clock                                       synccell            0      0  RISE       1
slv_clk(0)_SYNC/out                                         synccell         1020   1020  
slv_clk(0)_SYNC/out (TOTAL_ADJUSTMENTS)                     synccell            0   1020  RISE       1
--slv_clk(0)_SYNC/out (Clock Phase Adjustment Delay)        synccell            0    N/A  
\SPIS:BSPIS:mosi_tmp\/clock_0                               macrocell123     4832   5852  RISE       1

Data path
pin name                         model name      delay     AT  slack  edge  Fanout
-------------------------------  --------------  -----  -----  -----  ----  ------
\SPIS:BSPIS:mosi_tmp\/q          macrocell123     1250   7102   4825  RISE       1
\SPIS:BSPIS:mosi_to_dp\/main_4   macrocell37      2305   9407   4825  RISE       1
\SPIS:BSPIS:mosi_to_dp\/q        macrocell37      3350  12757   4825  RISE       1
\SPIS:BSPIS:sR8:Dp:u0\/route_si  datapathcell11   2296  15053   4825  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
slv_clk(0)_SYNC/out                                      synccell            0  17687  FALL       1
\SPIS:BSPIS:sR8:Dp:u0\/clock                             datapathcell11   4832  21848  FALL       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIS_Reg:Sync:ctrl_reg\/control_1
Path End       : \BurstTimeout_1:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \BurstTimeout_1:TimerUDB:rstSts:stsreg\/clock
Path slack     : 4868p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#60 vs. timer_clock_7:R#2)   16667
- Recovery time                                             0
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          16667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11799
-------------------------------------   ----- 
End-of-path arrival time (ps)           11799
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MIS_Reg:Sync:ctrl_reg\/busclk                              controlcell1        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\MIS_Reg:Sync:ctrl_reg\/control_1              controlcell1   2050   2050  -4476  RISE       1
Net_2616/main_0                                macrocell17    3249   5299  -4476  RISE       1
Net_2616/q                                     macrocell17    3350   8649  -4476  RISE       1
\BurstTimeout_1:TimerUDB:rstSts:stsreg\/reset  statusicell5   3150  11799   4868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BurstTimeout_1:TimerUDB:rstSts:stsreg\/clock              statusicell5        0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:BitCounter\/count_3
Path End       : \SPIS:BSPIS:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIS:BSPIS:sR8:Dp:u0\/clock
Path slack     : 5574p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                      5182
+ Cycle adjust (slv_clk(0)_SYNC/out:F#1 vs. slv_clk(0)_SYNC/out:R#2)   33333
- Setup time                                                               0
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         38515

Launch Clock Arrival Time                   16667
+ Clock path delay                       4528
+ Data path delay                       11746
-------------------------------------   ----- 
End-of-path arrival time (ps)           32941
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
slv_clk(0)_SYNC/out                                      synccell         0  17687  FALL       1
\SPIS:BSPIS:BitCounter\/clock_n                          count7cell    3508  21195  FALL       1

Data path
pin name                         model name      delay     AT  slack  edge  Fanout
-------------------------------  --------------  -----  -----  -----  ----  ------
\SPIS:BSPIS:BitCounter\/count_3  count7cell       1940  23135   5574  RISE       1
\SPIS:BSPIS:tx_load\/main_0      macrocell30      2944  26079   5574  RISE       1
\SPIS:BSPIS:tx_load\/q           macrocell30      3350  29429   5574  RISE       1
\SPIS:BSPIS:sR8:Dp:u0\/f1_load   datapathcell11   3512  32941   5574  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
slv_clk(0)_SYNC/clock                                       synccell            0      0  RISE       1
slv_clk(0)_SYNC/out                                         synccell          350    350  
slv_clk(0)_SYNC/out (TOTAL_ADJUSTMENTS)                     synccell            0    350  RISE       1
--slv_clk(0)_SYNC/out (Clock Phase Adjustment Delay)        synccell            0    N/A  
\SPIS:BSPIS:sR8:Dp:u0\/clock                                datapathcell11   4832   5182  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : slc_cs(0)_SYNC/out
Path End       : \SPIS:BSPIS:BitCounter\/enable
Capture Clock  : \SPIS:BSPIS:BitCounter\/clock_n
Path slack     : 5641p

Capture Clock Arrival Time                                   16667
+ Clock path delay                                            3858
+ Cycle adjust (CyBUS_CLK:R#1 vs. slv_clk(0)_SYNC/out:F#1)       0
- Setup time                                                 -4060
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               16465

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10824
-------------------------------------   ----- 
End-of-path arrival time (ps)           10824
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
slc_cs(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
slc_cs(0)_SYNC/out              synccell      1020   1020   5641  RISE       1
\SPIS:BSPIS:inv_ss\/main_0      macrocell29   3212   4232   5641  RISE       1
\SPIS:BSPIS:inv_ss\/q           macrocell29   3350   7582   5641  RISE       1
\SPIS:BSPIS:BitCounter\/enable  count7cell    3242  10824   5641  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
slv_clk(0)_SYNC/out                                      synccell         0  17687  FALL       1
\SPIS:BSPIS:BitCounter\/clock_n                          count7cell    3508  20525  FALL       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:rx_last\/main_0
Capture Clock  : \UART_1:BUART:rx_last\/clock_0
Path slack     : 6006p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#781 vs. UART_1_IntClock:R#2)   16667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7150
-------------------------------------   ---- 
End-of-path arrival time (ps)           7150
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out               synccell      1020   1020   1812  RISE       1
\UART_1:BUART:rx_last\/main_0  macrocell87   6130   7150   6006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_last\/clock_0                             macrocell87         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:rx_state_0\/main_10
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 6116p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#781 vs. UART_1_IntClock:R#2)   16667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7040
-------------------------------------   ---- 
End-of-path arrival time (ps)           7040
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                   synccell      1020   1020   1812  RISE       1
\UART_1:BUART:rx_state_0\/main_10  macrocell78   6020   7040   6116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell78         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:rx_state_2\/main_9
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 6116p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#781 vs. UART_1_IntClock:R#2)   16667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7040
-------------------------------------   ---- 
End-of-path arrival time (ps)           7040
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                  synccell      1020   1020   1812  RISE       1
\UART_1:BUART:rx_state_2\/main_9  macrocell81   6020   7040   6116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIS_Reg:Sync:ctrl_reg\/control_1
Path End       : BurstDetector_2/main_0
Capture Clock  : BurstDetector_2/clock_0
Path slack     : 6530p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#60 vs. timer_clock_7:R#2)   16667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6627
-------------------------------------   ---- 
End-of-path arrival time (ps)           6627
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MIS_Reg:Sync:ctrl_reg\/busclk                              controlcell1        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\MIS_Reg:Sync:ctrl_reg\/control_1  controlcell1   2050   2050  -4476  RISE       1
BurstDetector_2/main_0             macrocell111   4577   6627   6530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
BurstDetector_2/clock_0                                    macrocell111        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIS_Reg:Sync:ctrl_reg\/control_1
Path End       : cy_srff_7/main_0
Capture Clock  : cy_srff_7/clock_0
Path slack     : 6530p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#60 vs. timer_clock_7:R#2)   16667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6627
-------------------------------------   ---- 
End-of-path arrival time (ps)           6627
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MIS_Reg:Sync:ctrl_reg\/busclk                              controlcell1        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\MIS_Reg:Sync:ctrl_reg\/control_1  controlcell1   2050   2050  -4476  RISE       1
cy_srff_7/main_0                   macrocell134   4577   6627   6530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
cy_srff_7/clock_0                                          macrocell134        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIS_Reg:Sync:ctrl_reg\/control_1
Path End       : BurstDetector_3/main_0
Capture Clock  : BurstDetector_3/clock_0
Path slack     : 6537p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#60 vs. timer_clock_7:R#2)   16667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6620
-------------------------------------   ---- 
End-of-path arrival time (ps)           6620
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MIS_Reg:Sync:ctrl_reg\/busclk                              controlcell1        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\MIS_Reg:Sync:ctrl_reg\/control_1  controlcell1   2050   2050  -4476  RISE       1
BurstDetector_3/main_0             macrocell136   4570   6620   6537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
BurstDetector_3/clock_0                                    macrocell136        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIS_Reg:Sync:ctrl_reg\/control_1
Path End       : Net_2721/main_0
Capture Clock  : Net_2721/clock_0
Path slack     : 6603p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#60 vs. timer_clock_7:R#2)   16667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6554
-------------------------------------   ---- 
End-of-path arrival time (ps)           6554
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MIS_Reg:Sync:ctrl_reg\/busclk                              controlcell1        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\MIS_Reg:Sync:ctrl_reg\/control_1  controlcell1   2050   2050  -4476  RISE       1
Net_2721/main_0                    macrocell113   4504   6554   6603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2721/clock_0                                           macrocell113        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIS_Reg:Sync:ctrl_reg\/control_1
Path End       : cy_srff_10/main_0
Capture Clock  : cy_srff_10/clock_0
Path slack     : 6603p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#60 vs. timer_clock_7:R#2)   16667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6554
-------------------------------------   ---- 
End-of-path arrival time (ps)           6554
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MIS_Reg:Sync:ctrl_reg\/busclk                              controlcell1        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\MIS_Reg:Sync:ctrl_reg\/control_1  controlcell1   2050   2050  -4476  RISE       1
cy_srff_10/main_0                  macrocell141   4504   6554   6603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
cy_srff_10/clock_0                                         macrocell141        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIS_Reg:Sync:ctrl_reg\/control_1
Path End       : BurstDetector_4/main_0
Capture Clock  : BurstDetector_4/clock_0
Path slack     : 6603p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#60 vs. timer_clock_7:R#2)   16667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6554
-------------------------------------   ---- 
End-of-path arrival time (ps)           6554
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MIS_Reg:Sync:ctrl_reg\/busclk                              controlcell1        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\MIS_Reg:Sync:ctrl_reg\/control_1  controlcell1   2050   2050  -4476  RISE       1
BurstDetector_4/main_0             macrocell143   4504   6554   6603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
BurstDetector_4/clock_0                                    macrocell143        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:rx_status_3\/main_7
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 6796p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#781 vs. UART_1_IntClock:R#2)   16667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6361
-------------------------------------   ---- 
End-of-path arrival time (ps)           6361
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                   synccell      1020   1020   1812  RISE       1
\UART_1:BUART:rx_status_3\/main_7  macrocell86   5341   6361   6796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell86         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DIO2(0)_SYNC/out
Path End       : \QuadDec_1:bQuadDec:quad_B_delayed_0\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:quad_B_delayed_0\/clock_0
Path slack     : 6862p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#60 vs. timer_clock_7:R#2)   16667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6295
-------------------------------------   ---- 
End-of-path arrival time (ps)           6295
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DIO2(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
DIO2(0)_SYNC/out                              synccell      1020   1020   6862  RISE       1
\QuadDec_1:bQuadDec:quad_B_delayed_0\/main_0  macrocell63   5275   6295   6862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_delayed_0\/clock_0              macrocell63         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DIO2(0)_SYNC/out
Path End       : Net_3131/main_6
Capture Clock  : Net_3131/clock_0
Path slack     : 6875p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#60 vs. timer_clock_7:R#2)   16667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6282
-------------------------------------   ---- 
End-of-path arrival time (ps)           6282
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DIO2(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
DIO2(0)_SYNC/out  synccell       1020   1020   6862  RISE       1
Net_3131/main_6   macrocell166   5262   6282   6875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3131/clock_0                                           macrocell166        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:pollcount_1\/main_4
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 7437p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#781 vs. UART_1_IntClock:R#2)   16667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5720
-------------------------------------   ---- 
End-of-path arrival time (ps)           5720
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                   synccell      1020   1020   1812  RISE       1
\UART_1:BUART:pollcount_1\/main_4  macrocell84   4700   5720   7437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell84         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \UART_1:BUART:pollcount_0\/main_3
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 7437p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#781 vs. UART_1_IntClock:R#2)   16667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5720
-------------------------------------   ---- 
End-of-path arrival time (ps)           5720
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                   synccell      1020   1020   1812  RISE       1
\UART_1:BUART:pollcount_0\/main_3  macrocell85   4700   5720   7437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell85         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : slc_cs(0)_SYNC/out
Path End       : \SPIS:BSPIS:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPIS:BSPIS:sR8:Dp:u0\/clock
Path slack     : 7471p

Capture Clock Arrival Time                                   16667
+ Clock path delay                                            5182
+ Cycle adjust (CyBUS_CLK:R#1 vs. slv_clk(0)_SYNC/out:F#1)       0
- Setup time                                                 -4480
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17368

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9898
-------------------------------------   ---- 
End-of-path arrival time (ps)           9898
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
slc_cs(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                          model name      delay     AT  slack  edge  Fanout
--------------------------------  --------------  -----  -----  -----  ----  ------
slc_cs(0)_SYNC/out                synccell         1020   1020   5641  RISE       1
\SPIS:BSPIS:inv_ss\/main_0        macrocell29      3212   4232   5641  RISE       1
\SPIS:BSPIS:inv_ss\/q             macrocell29      3350   7582   5641  RISE       1
\SPIS:BSPIS:sR8:Dp:u0\/cs_addr_2  datapathcell11   2316   9898   7471  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
slv_clk(0)_SYNC/out                                      synccell            0  17687  FALL       1
\SPIS:BSPIS:sR8:Dp:u0\/clock                             datapathcell11   4832  21848  FALL       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIS_Reg:Sync:ctrl_reg\/control_1
Path End       : Net_2619/main_0
Capture Clock  : Net_2619/clock_0
Path slack     : 7858p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#60 vs. timer_clock_7:R#2)   16667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5299
-------------------------------------   ---- 
End-of-path arrival time (ps)           5299
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MIS_Reg:Sync:ctrl_reg\/busclk                              controlcell1        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\MIS_Reg:Sync:ctrl_reg\/control_1  controlcell1   2050   2050  -4476  RISE       1
Net_2619/main_0                    macrocell105   3249   5299   7858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2619/clock_0                                           macrocell105        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIS_Reg:Sync:ctrl_reg\/control_1
Path End       : BurstDetector_1/main_0
Capture Clock  : BurstDetector_1/clock_0
Path slack     : 7858p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#60 vs. timer_clock_7:R#2)   16667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5299
-------------------------------------   ---- 
End-of-path arrival time (ps)           5299
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MIS_Reg:Sync:ctrl_reg\/busclk                              controlcell1        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\MIS_Reg:Sync:ctrl_reg\/control_1  controlcell1   2050   2050  -4476  RISE       1
BurstDetector_1/main_0             macrocell110   3249   5299   7858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
BurstDetector_1/clock_0                                    macrocell110        0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : T2(0)_SYNC/out
Path End       : \EdgeDetect_8:last\/main_0
Capture Clock  : \EdgeDetect_8:last\/clock_0
Path slack     : 7990p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#60 vs. timer_clock_7:R#2)   16667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5167
-------------------------------------   ---- 
End-of-path arrival time (ps)           5167
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
T2(0)_SYNC/clock                                            synccell            0      0  RISE       1

Data path
pin name                    model name    delay     AT  slack  edge  Fanout
--------------------------  ------------  -----  -----  -----  ----  ------
T2(0)_SYNC/out              synccell       1020   1020   7990  RISE       1
\EdgeDetect_8:last\/main_0  macrocell158   4147   5167   7990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EdgeDetect_8:last\/clock_0                                macrocell158        0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DIO3(0)_SYNC/out
Path End       : Net_3134/main_6
Capture Clock  : Net_3134/clock_0
Path slack     : 8403p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#60 vs. timer_clock_7:R#2)   16667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4754
-------------------------------------   ---- 
End-of-path arrival time (ps)           4754
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DIO3(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
DIO3(0)_SYNC/out  synccell       1020   1020   8403  RISE       1
Net_3134/main_6   macrocell169   3734   4754   8403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3134/clock_0                                           macrocell169        0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIS_Reg:Sync:ctrl_reg\/control_2
Path End       : PulseCounterEN_1/main_1
Capture Clock  : PulseCounterEN_1/clock_0
Path slack     : 8782p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#60 vs. timer_clock_7:R#2)   16667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4375
-------------------------------------   ---- 
End-of-path arrival time (ps)           4375
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MIS_Reg:Sync:ctrl_reg\/busclk                              controlcell1        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\MIS_Reg:Sync:ctrl_reg\/control_2  controlcell1   2050   2050   8782  RISE       1
PulseCounterEN_1/main_1            macrocell109   2325   4375   8782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
PulseCounterEN_1/clock_0                                   macrocell109        0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIS_Reg:Sync:ctrl_reg\/control_2
Path End       : PulseCounterEN_2/main_1
Capture Clock  : PulseCounterEN_2/clock_0
Path slack     : 8782p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#60 vs. timer_clock_7:R#2)   16667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4375
-------------------------------------   ---- 
End-of-path arrival time (ps)           4375
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MIS_Reg:Sync:ctrl_reg\/busclk                              controlcell1        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\MIS_Reg:Sync:ctrl_reg\/control_2  controlcell1   2050   2050   8782  RISE       1
PulseCounterEN_2/main_1            macrocell112   2325   4375   8782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
PulseCounterEN_2/clock_0                                   macrocell112        0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIS_Reg:Sync:ctrl_reg\/control_2
Path End       : PulseCounterEN_3/main_1
Capture Clock  : PulseCounterEN_3/clock_0
Path slack     : 8782p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#60 vs. timer_clock_7:R#2)   16667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4375
-------------------------------------   ---- 
End-of-path arrival time (ps)           4375
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MIS_Reg:Sync:ctrl_reg\/busclk                              controlcell1        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\MIS_Reg:Sync:ctrl_reg\/control_2  controlcell1   2050   2050   8782  RISE       1
PulseCounterEN_3/main_1            macrocell135   2325   4375   8782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
PulseCounterEN_3/clock_0                                   macrocell135        0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIS_Reg:Sync:ctrl_reg\/control_2
Path End       : PulseCounterEN_4/main_1
Capture Clock  : PulseCounterEN_4/clock_0
Path slack     : 8782p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#60 vs. timer_clock_7:R#2)   16667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4375
-------------------------------------   ---- 
End-of-path arrival time (ps)           4375
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MIS_Reg:Sync:ctrl_reg\/busclk                              controlcell1        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\MIS_Reg:Sync:ctrl_reg\/control_2  controlcell1   2050   2050   8782  RISE       1
PulseCounterEN_4/main_1            macrocell142   2325   4375   8782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
PulseCounterEN_4/clock_0                                   macrocell142        0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIS_Reg:Sync:ctrl_reg\/control_0
Path End       : PulseCounterEN_1/main_0
Capture Clock  : PulseCounterEN_1/clock_0
Path slack     : 8791p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#60 vs. timer_clock_7:R#2)   16667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4366
-------------------------------------   ---- 
End-of-path arrival time (ps)           4366
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MIS_Reg:Sync:ctrl_reg\/busclk                              controlcell1        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\MIS_Reg:Sync:ctrl_reg\/control_0  controlcell1   2050   2050   8791  RISE       1
PulseCounterEN_1/main_0            macrocell109   2316   4366   8791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
PulseCounterEN_1/clock_0                                   macrocell109        0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIS_Reg:Sync:ctrl_reg\/control_0
Path End       : PulseCounterEN_2/main_0
Capture Clock  : PulseCounterEN_2/clock_0
Path slack     : 8791p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#60 vs. timer_clock_7:R#2)   16667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4366
-------------------------------------   ---- 
End-of-path arrival time (ps)           4366
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MIS_Reg:Sync:ctrl_reg\/busclk                              controlcell1        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\MIS_Reg:Sync:ctrl_reg\/control_0  controlcell1   2050   2050   8791  RISE       1
PulseCounterEN_2/main_0            macrocell112   2316   4366   8791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
PulseCounterEN_2/clock_0                                   macrocell112        0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIS_Reg:Sync:ctrl_reg\/control_0
Path End       : PulseCounterEN_3/main_0
Capture Clock  : PulseCounterEN_3/clock_0
Path slack     : 8791p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#60 vs. timer_clock_7:R#2)   16667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4366
-------------------------------------   ---- 
End-of-path arrival time (ps)           4366
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MIS_Reg:Sync:ctrl_reg\/busclk                              controlcell1        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\MIS_Reg:Sync:ctrl_reg\/control_0  controlcell1   2050   2050   8791  RISE       1
PulseCounterEN_3/main_0            macrocell135   2316   4366   8791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
PulseCounterEN_3/clock_0                                   macrocell135        0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MIS_Reg:Sync:ctrl_reg\/control_0
Path End       : PulseCounterEN_4/main_0
Capture Clock  : PulseCounterEN_4/clock_0
Path slack     : 8791p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#60 vs. timer_clock_7:R#2)   16667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4366
-------------------------------------   ---- 
End-of-path arrival time (ps)           4366
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\MIS_Reg:Sync:ctrl_reg\/busclk                              controlcell1        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\MIS_Reg:Sync:ctrl_reg\/control_0  controlcell1   2050   2050   8791  RISE       1
PulseCounterEN_4/main_0            macrocell142   2316   4366   8791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
PulseCounterEN_4/clock_0                                   macrocell142        0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DIO1(0)_SYNC/out
Path End       : Net_3138/main_6
Capture Clock  : Net_3138/clock_0
Path slack     : 8831p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#60 vs. timer_clock_7:R#2)   16667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4325
-------------------------------------   ---- 
End-of-path arrival time (ps)           4325
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DIO1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
DIO1(0)_SYNC/out  synccell       1020   1020   8831  RISE       1
Net_3138/main_6   macrocell162   3305   4325   8831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3138/clock_0                                           macrocell162        0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : slc_cs(0)_SYNC/out
Path End       : \EdgeDetect_5:last\/main_0
Capture Clock  : \EdgeDetect_5:last\/clock_0
Path slack     : 8924p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#60 vs. timer_clock_7:R#2)   16667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4232
-------------------------------------   ---- 
End-of-path arrival time (ps)           4232
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
slc_cs(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
slc_cs(0)_SYNC/out          synccell      1020   1020   8924  RISE       1
\EdgeDetect_5:last\/main_0  macrocell90   3212   4232   8924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EdgeDetect_5:last\/clock_0                                macrocell90         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : mst_miso(0)_SYNC/out
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/route_si
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 9213p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#60 vs. spiclk:R#2)   16667
- Setup time                                     -3500
----------------------------------------------   ----- 
End-of-path required time (ps)                   13167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3954
-------------------------------------   ---- 
End-of-path arrival time (ps)           3954
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
mst_miso(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                         model name      delay     AT  slack  edge  Fanout
-------------------------------  --------------  -----  -----  -----  ----  ------
mst_miso(0)_SYNC/out             synccell         1020   1020   9213  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/route_si  datapathcell12   2934   3954   9213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell12      0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DIO3(0)_SYNC/out
Path End       : \QuadDec_2:bQuadDec:quad_A_delayed_0\/main_0
Capture Clock  : \QuadDec_2:bQuadDec:quad_A_delayed_0\/clock_0
Path slack     : 9311p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#60 vs. timer_clock_7:R#2)   16667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DIO3(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
DIO3(0)_SYNC/out                              synccell      1020   1020   8403  RISE       1
\QuadDec_2:bQuadDec:quad_A_delayed_0\/main_0  macrocell66   2826   3846   9311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_A_delayed_0\/clock_0              macrocell66         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DIO1(0)_SYNC/out
Path End       : \QuadDec_1:bQuadDec:quad_A_delayed_0\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:quad_A_delayed_0\/clock_0
Path slack     : 9586p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#60 vs. timer_clock_7:R#2)   16667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DIO1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
DIO1(0)_SYNC/out                              synccell      1020   1020   8831  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_0\/main_0  macrocell60   2551   3571   9586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_0\/clock_0              macrocell60         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SIG1(0)_SYNC/out
Path End       : \EdgeDetect_4:last\/main_0
Capture Clock  : \EdgeDetect_4:last\/clock_0
Path slack     : 9819p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#60 vs. timer_clock_7:R#2)   16667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3338
-------------------------------------   ---- 
End-of-path arrival time (ps)           3338
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SIG1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                    model name    delay     AT  slack  edge  Fanout
--------------------------  ------------  -----  -----  -----  ----  ------
SIG1(0)_SYNC/out            synccell       1020   1020   9819  RISE       1
\EdgeDetect_4:last\/main_0  macrocell119   2318   3338   9819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EdgeDetect_4:last\/clock_0                                macrocell119        0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DIO4(0)_SYNC/out
Path End       : \QuadDec_2:bQuadDec:quad_B_delayed_0\/main_0
Capture Clock  : \QuadDec_2:bQuadDec:quad_B_delayed_0\/clock_0
Path slack     : 9892p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#60 vs. timer_clock_7:R#2)   16667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3265
-------------------------------------   ---- 
End-of-path arrival time (ps)           3265
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DIO4(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
DIO4(0)_SYNC/out                              synccell      1020   1020   9892  RISE       1
\QuadDec_2:bQuadDec:quad_B_delayed_0\/main_0  macrocell69   2245   3265   9892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_B_delayed_0\/clock_0              macrocell69         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DIO4(0)_SYNC/out
Path End       : Net_3137/main_6
Capture Clock  : Net_3137/clock_0
Path slack     : 9892p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#60 vs. timer_clock_7:R#2)   16667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3265
-------------------------------------   ---- 
End-of-path arrival time (ps)           3265
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DIO4(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
DIO4(0)_SYNC/out  synccell       1020   1020   9892  RISE       1
Net_3137/main_6   macrocell172   2245   3265   9892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3137/clock_0                                           macrocell172        0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : slv_mosi(0)_SYNC/out
Path End       : \SPIS:BSPIS:mosi_tmp\/main_0
Capture Clock  : \SPIS:BSPIS:mosi_tmp\/clock_0
Path slack     : 13641p

Capture Clock Arrival Time                                       0
+ Clock path delay                                            5182
+ Cycle adjust (CyBUS_CLK:R#2 vs. slv_clk(0)_SYNC/out:R#2)   16667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               18338

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4697
-------------------------------------   ---- 
End-of-path arrival time (ps)           4697
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
slv_mosi(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                      model name    delay     AT  slack  edge  Fanout
----------------------------  ------------  -----  -----  -----  ----  ------
slv_mosi(0)_SYNC/out          synccell       1020   1020  13641  RISE       1
\SPIS:BSPIS:mosi_tmp\/main_0  macrocell123   3677   4697  13641  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
slv_clk(0)_SYNC/clock                                       synccell            0      0  RISE       1
slv_clk(0)_SYNC/out                                         synccell          350    350  
slv_clk(0)_SYNC/out (TOTAL_ADJUSTMENTS)                     synccell            0    350  RISE       1
--slv_clk(0)_SYNC/out (Clock Phase Adjustment Delay)        synccell            0    N/A  
\SPIS:BSPIS:mosi_tmp\/clock_0                               macrocell123     4832   5182  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : slc_cs(0)_SYNC/out
Path End       : \SPIS:BSPIS:BitCounter\/reset
Capture Clock  : \SPIS:BSPIS:BitCounter\/clock_n
Path slack     : 14928p

Capture Clock Arrival Time                                   16667
+ Clock path delay                                            3858
+ Cycle adjust (CyBUS_CLK:R#1 vs. slv_clk(0)_SYNC/out:F#1)       0
- Recovery time                                                  0
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               20525

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5597
-------------------------------------   ---- 
End-of-path arrival time (ps)           5597
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
slc_cs(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
slc_cs(0)_SYNC/out             synccell      1020   1020   5641  RISE       1
\SPIS:BSPIS:BitCounter\/reset  count7cell    4577   5597  14928  RISE       1

Capture Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
slv_clk(0)_SYNC/out                                      synccell         0  17687  FALL       1
\SPIS:BSPIS:BitCounter\/clock_n                          count7cell    3508  20525  FALL       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:BitCounter\/count_3
Path End       : \SPIS:BSPIS:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPIS:BSPIS:sR8:Dp:u0\/clock
Path slack     : 17761p

Capture Clock Arrival Time                                             16667
+ Clock path delay                                                      5182
+ Cycle adjust (slv_clk(0)_SYNC/out:F#1 vs. slv_clk(0)_SYNC/out:F#2)   33333
- Setup time                                                           -4480
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         50702

Launch Clock Arrival Time                   16667
+ Clock path delay                       4528
+ Data path delay                       11746
-------------------------------------   ----- 
End-of-path arrival time (ps)           32941
 
Launch Clock Path
pin name                                                 model name   delay     AT  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ----  ------
slv_clk(0)_SYNC/out                                      synccell         0  17687  FALL       1
\SPIS:BSPIS:BitCounter\/clock_n                          count7cell    3508  21195  FALL       1

Data path
pin name                          model name      delay     AT  slack  edge  Fanout
--------------------------------  --------------  -----  -----  -----  ----  ------
\SPIS:BSPIS:BitCounter\/count_3   count7cell       1940  23135  17761  RISE       1
\SPIS:BSPIS:tx_load\/main_0       macrocell30      2944  26079  17761  RISE       1
\SPIS:BSPIS:tx_load\/q            macrocell30      3350  29429  17761  RISE       1
\SPIS:BSPIS:sR8:Dp:u0\/cs_addr_0  datapathcell11   3512  32941  17761  RISE       1

Capture Clock Path
pin name                                                 model name      delay     AT  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ----  ------
slv_clk(0)_SYNC/out                                      synccell            0  17687  FALL       1
\SPIS:BSPIS:sR8:Dp:u0\/clock                             datapathcell11   4832  21848  FALL       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Net_1260\/q
Path End       : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 974072p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -4230
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21698
-------------------------------------   ----- 
End-of-path arrival time (ps)           21698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1260\/clock_0                               macrocell154        0      0  RISE       1

Data path
pin name                                                  model name      delay     AT   slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\QuadDec_2:Net_1260\/q                                    macrocell154     1250   1250  974072  RISE       1
\QuadDec_2:Cnt16:CounterUDB:reload\/main_0                macrocell50      8275   9525  974072  RISE       1
\QuadDec_2:Cnt16:CounterUDB:reload\/q                     macrocell50      3350  12875  974072  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell15   3693  16568  974072  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell15   5130  21698  974072  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell16      0  21698  974072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell16      0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 974391p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -4230
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21379
-------------------------------------   ----- 
End-of-path arrival time (ps)           21379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell4       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell4    760    760  974391  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell5      0    760  974391  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell5   2740   3500  974391  RISE       1
\QuadDec_1:Cnt16:CounterUDB:reload\/main_1                macrocell10     6779  10279  974391  RISE       1
\QuadDec_1:Cnt16:CounterUDB:reload\/q                     macrocell10     3350  13629  974391  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell4   2620  16249  974391  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell4   5130  21379  974391  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell5      0  21379  974391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell5       0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Net_1260\/q
Path End       : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 976825p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17115
-------------------------------------   ----- 
End-of-path arrival time (ps)           17115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1260\/clock_0                               macrocell154        0      0  RISE       1

Data path
pin name                                                  model name      delay     AT   slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\QuadDec_2:Net_1260\/q                                    macrocell154     1250   1250  974072  RISE       1
\QuadDec_2:Cnt16:CounterUDB:reload\/main_0                macrocell50      8275   9525  974072  RISE       1
\QuadDec_2:Cnt16:CounterUDB:reload\/q                     macrocell50      3350  12875  974072  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell16   4241  17115  976825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell16      0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseCounter_3:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \PulseCounter_3:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \PulseCounter_3:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 976890p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22610
-------------------------------------   ----- 
End-of-path arrival time (ps)           22610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseCounter_3:CounterUDB:sC8:counterdp:u0\/clock         datapathcell13      0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\PulseCounter_3:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell13   2300   2300  976890  RISE       1
\PulseCounter_3:CounterUDB:status_2\/main_0            macrocell43      8198  10498  976890  RISE       1
\PulseCounter_3:CounterUDB:status_2\/q                 macrocell43      3350  13848  976890  RISE       1
\PulseCounter_3:CounterUDB:sSTSReg:stsreg\/status_2    statusicell13    8762  22610  976890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseCounter_3:CounterUDB:sSTSReg:stsreg\/clock           statusicell13       0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Net_1260\/q
Path End       : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 977372p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16568
-------------------------------------   ----- 
End-of-path arrival time (ps)           16568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1260\/clock_0                               macrocell154        0      0  RISE       1

Data path
pin name                                                  model name      delay     AT   slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\QuadDec_2:Net_1260\/q                                    macrocell154     1250   1250  974072  RISE       1
\QuadDec_2:Cnt16:CounterUDB:reload\/main_0                macrocell50      8275   9525  974072  RISE       1
\QuadDec_2:Cnt16:CounterUDB:reload\/q                     macrocell50      3350  12875  974072  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell15   3693  16568  977372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell15      0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 977689p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16251
-------------------------------------   ----- 
End-of-path arrival time (ps)           16251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell4       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell4    760    760  974391  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell5      0    760  974391  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell5   2740   3500  974391  RISE       1
\QuadDec_1:Cnt16:CounterUDB:reload\/main_1                macrocell10     6779  10279  974391  RISE       1
\QuadDec_1:Cnt16:CounterUDB:reload\/q                     macrocell10     3350  13629  974391  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell5   2622  16251  977689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell5       0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 977691p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16249
-------------------------------------   ----- 
End-of-path arrival time (ps)           16249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell4       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell4    760    760  974391  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell5      0    760  974391  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell5   2740   3500  974391  RISE       1
\QuadDec_1:Cnt16:CounterUDB:reload\/main_1                macrocell10     6779  10279  974391  RISE       1
\QuadDec_1:Cnt16:CounterUDB:reload\/q                     macrocell10     3350  13629  974391  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell4   2620  16249  977691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell4       0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PulseCounterEN_4/q
Path End       : \PulseCounter_4:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \PulseCounter_4:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 978165p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15645
-------------------------------------   ----- 
End-of-path arrival time (ps)           15645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
PulseCounterEN_4/clock_0                                   macrocell142        0      0  RISE       1

Data path
pin name                                                model name      delay     AT   slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ------  ----  ------
PulseCounterEN_4/q                                      macrocell142     1250   1250  978165  RISE       1
\PulseCounter_4:CounterUDB:count_enable\/main_0         macrocell48      7368   8618  978165  RISE       1
\PulseCounter_4:CounterUDB:count_enable\/q              macrocell48      3350  11968  978165  RISE       1
\PulseCounter_4:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell14   3676  15645  978165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseCounter_4:CounterUDB:sC8:counterdp:u0\/clock         datapathcell14      0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_2:last\/q
Path End       : \PulseCounter_2:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \PulseCounter_2:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 978227p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15583
-------------------------------------   ----- 
End-of-path arrival time (ps)           15583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EdgeDetect_2:last\/clock_0                                macrocell118        0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\EdgeDetect_2:last\/q                                   macrocell118    1250   1250  978227  RISE       1
\PulseCounter_2:CounterUDB:count_enable\/main_3         macrocell25     7300   8550  978227  RISE       1
\PulseCounter_2:CounterUDB:count_enable\/q              macrocell25     3350  11900  978227  RISE       1
\PulseCounter_2:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell9   3683  15583  978227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseCounter_2:CounterUDB:sC8:counterdp:u0\/clock         datapathcell9       0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PulseCounterEN_3/q
Path End       : \PulseCounter_3:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \PulseCounter_3:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 978554p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15256
-------------------------------------   ----- 
End-of-path arrival time (ps)           15256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
PulseCounterEN_3/clock_0                                   macrocell135        0      0  RISE       1

Data path
pin name                                                model name      delay     AT   slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ------  ----  ------
PulseCounterEN_3/q                                      macrocell135     1250   1250  978554  RISE       1
\PulseCounter_3:CounterUDB:count_enable\/main_0         macrocell44      7747   8997  978554  RISE       1
\PulseCounter_3:CounterUDB:count_enable\/q              macrocell44      3350  12347  978554  RISE       1
\PulseCounter_3:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell13   2908  15256  978554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseCounter_3:CounterUDB:sC8:counterdp:u0\/clock         datapathcell13      0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3138/q
Path End       : \PulseCounter_1:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \PulseCounter_1:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 979249p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14561
-------------------------------------   ----- 
End-of-path arrival time (ps)           14561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3138/clock_0                                           macrocell162        0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_3138/q                                              macrocell162    1250   1250  975883  RISE       1
\PulseCounter_1:CounterUDB:count_enable\/main_4         macrocell21     7024   8274  979249  RISE       1
\PulseCounter_1:CounterUDB:count_enable\/q              macrocell21     3350  11624  979249  RISE       1
\PulseCounter_1:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell8   2937  14561  979249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseCounter_1:CounterUDB:sC8:counterdp:u0\/clock         datapathcell8       0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseCounter_4:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \PulseCounter_4:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \PulseCounter_4:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 979336p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20164
-------------------------------------   ----- 
End-of-path arrival time (ps)           20164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseCounter_4:CounterUDB:sC8:counterdp:u0\/clock         datapathcell14      0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\PulseCounter_4:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell14   2300   2300  979336  RISE       1
\PulseCounter_4:CounterUDB:status_2\/main_0            macrocell47      8078  10378  979336  RISE       1
\PulseCounter_4:CounterUDB:status_2\/q                 macrocell47      3350  13728  979336  RISE       1
\PulseCounter_4:CounterUDB:sSTSReg:stsreg\/status_2    statusicell14    6436  20164  979336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseCounter_4:CounterUDB:sSTSReg:stsreg\/clock           statusicell14       0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 979687p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                   -2850
------------------------------------------   ------- 
End-of-path required time (ps)                997150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17463
-------------------------------------   ----- 
End-of-path arrival time (ps)           17463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                          model name      delay     AT   slack  edge  Fanout
--------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4   count7cell       1940   1940  979687  RISE       1
\SPIM:BSPIM:load_rx_data\/main_0  macrocell38      5778   7718  979687  RISE       1
\SPIM:BSPIM:load_rx_data\/q       macrocell38      3350  11068  979687  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/f1_load    datapathcell12   6396  17463  979687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell12      0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_2:Net_1251\/main_7
Capture Clock  : \QuadDec_2:Net_1251\/clock_0
Path slack     : 980014p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16476
-------------------------------------   ----- 
End-of-path arrival time (ps)           16476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_B_filt\/clock_0                   macrocell153        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:quad_B_filt\/q  macrocell153   1250   1250  980014  RISE       1
\QuadDec_2:Net_1251_split\/main_3   macrocell165   9572  10822  980014  RISE       1
\QuadDec_2:Net_1251_split\/q        macrocell165   3350  14172  980014  RISE       1
\QuadDec_2:Net_1251\/main_7         macrocell145   2304  16476  980014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1251\/clock_0                               macrocell145        0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_1:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 980806p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15684
-------------------------------------   ----- 
End-of-path arrival time (ps)           15684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_0\/clock_0              macrocell60         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:quad_A_delayed_0\/q       macrocell60   1250   1250  980806  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_1\/main_0  macrocell61  14434  15684  980806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_1\/clock_0              macrocell61         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseCounter_1:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \PulseCounter_1:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \PulseCounter_1:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 980999p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18501
-------------------------------------   ----- 
End-of-path arrival time (ps)           18501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseCounter_1:CounterUDB:sC8:counterdp:u0\/clock         datapathcell8       0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\PulseCounter_1:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell8   2300   2300  980999  RISE       1
\PulseCounter_1:CounterUDB:status_2\/main_0            macrocell20     6584   8884  980999  RISE       1
\PulseCounter_1:CounterUDB:status_2\/q                 macrocell20     3350  12234  980999  RISE       1
\PulseCounter_1:CounterUDB:sSTSReg:stsreg\/status_2    statusicell6    6268  18501  980999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseCounter_1:CounterUDB:sSTSReg:stsreg\/clock           statusicell6        0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Net_1251\/q
Path End       : \QuadDec_2:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDec_2:bQuadDec:Stsreg\/clock
Path slack     : 981160p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18340
-------------------------------------   ----- 
End-of-path arrival time (ps)           18340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1251\/clock_0                               macrocell145        0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_2:Net_1251\/q                macrocell145    1250   1250  981160  RISE       1
\QuadDec_2:Net_530\/main_1            macrocell55     7678   8928  981160  RISE       1
\QuadDec_2:Net_530\/q                 macrocell55     3350  12278  981160  RISE       1
\QuadDec_2:bQuadDec:Stsreg\/status_0  statusicell16   6062  18340  981160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:Stsreg\/clock                          statusicell16       0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPIM:BSPIM:TxStsReg\/clock
Path slack     : 982029p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                    -500
------------------------------------------   ------- 
End-of-path required time (ps)                999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17471
-------------------------------------   ----- 
End-of-path arrival time (ps)           17471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                          model name     delay     AT   slack  edge  Fanout
--------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4   count7cell      1940   1940  979687  RISE       1
\SPIM:BSPIM:load_rx_data\/main_0  macrocell38     5778   7718  979687  RISE       1
\SPIM:BSPIM:load_rx_data\/q       macrocell38     3350  11068  979687  RISE       1
\SPIM:BSPIM:TxStsReg\/status_3    statusicell11   6403  17471  982029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:TxStsReg\/clock                                statusicell11       0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1251\/q
Path End       : \QuadDec_1:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDec_1:bQuadDec:Stsreg\/clock
Path slack     : 982180p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17320
-------------------------------------   ----- 
End-of-path arrival time (ps)           17320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                               macrocell91         0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_1:Net_1251\/q                macrocell91    1250   1250  982180  RISE       1
\QuadDec_1:Net_530\/main_1            macrocell15    5372   6622  982180  RISE       1
\QuadDec_1:Net_530\/q                 macrocell15    3350   9972  982180  RISE       1
\QuadDec_1:bQuadDec:Stsreg\/status_0  statusicell4   7348  17320  982180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:Stsreg\/clock                          statusicell4        0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BurstTimeout_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \BurstTimeout_1:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \BurstTimeout_1:TimerUDB:rstSts:stsreg\/clock
Path slack     : 982270p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17230
-------------------------------------   ----- 
End-of-path arrival time (ps)           17230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BurstTimeout_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell3        0      0  RISE       1

Data path
pin name                                                      model name    delay     AT   slack  edge  Fanout
------------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\BurstTimeout_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   1210   1210  980937  RISE       1
\BurstTimeout_1:TimerUDB:status_tc\/main_0                    macrocell18    9794  11004  982270  RISE       1
\BurstTimeout_1:TimerUDB:status_tc\/q                         macrocell18    3350  14354  982270  RISE       1
\BurstTimeout_1:TimerUDB:rstSts:stsreg\/status_0              statusicell5   2876  17230  982270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BurstTimeout_1:TimerUDB:rstSts:stsreg\/clock              statusicell5        0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \QuadDec_2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 982304p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17196
-------------------------------------   ----- 
End-of-path arrival time (ps)           17196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell15      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT   slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell15   1370   1370  982304  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell16      0   1370  982304  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell16   2260   3630  982304  RISE       1
\QuadDec_2:Cnt16:CounterUDB:status_0\/main_0             macrocell51      4600   8230  982304  RISE       1
\QuadDec_2:Cnt16:CounterUDB:status_0\/q                  macrocell51      3350  11580  982304  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell15    5615  17196  982304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell15       0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SPIM:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPIM:BSPIM:RxStsReg\/clock
Path slack     : 982855p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                    -500
------------------------------------------   ------- 
End-of-path required time (ps)                999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16645
-------------------------------------   ----- 
End-of-path arrival time (ps)           16645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell12      0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell12   3580   3580  982855  RISE       1
\SPIM:BSPIM:rx_status_6\/main_5          macrocell41      5359   8939  982855  RISE       1
\SPIM:BSPIM:rx_status_6\/q               macrocell41      3350  12289  982855  RISE       1
\SPIM:BSPIM:RxStsReg\/status_6           statusicell12    4356  16645  982855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:RxStsReg\/clock                                statusicell12       0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:sync_2\/out
Path End       : \SPIS:BSPIS:TxStsReg\/status_0
Capture Clock  : \SPIS:BSPIS:TxStsReg\/clock
Path slack     : 983039p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                    -500
------------------------------------------   ------- 
End-of-path required time (ps)                999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16461
-------------------------------------   ----- 
End-of-path arrival time (ps)           16461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:sync_2\/clock                                  synccell            0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIS:BSPIS:sync_2\/out          synccell       1020   1020  983039  RISE       1
\SPIS:BSPIS:tx_status_0\/main_2  macrocell35    7883   8903  983039  RISE       1
\SPIS:BSPIS:tx_status_0\/q       macrocell35    3350  12253  983039  RISE       1
\SPIS:BSPIS:TxStsReg\/status_0   statusicell9   4209  16461  983039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:TxStsReg\/clock                                statusicell9        0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPIM:BSPIM:TxStsReg\/clock
Path slack     : 983508p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                    -500
------------------------------------------   ------- 
End-of-path required time (ps)                999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15992
-------------------------------------   ----- 
End-of-path arrival time (ps)           15992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell126        0      0  RISE       1

Data path
pin name                         model name     delay     AT   slack  edge  Fanout
-------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q           macrocell126    1250   1250  983508  RISE       1
\SPIM:BSPIM:tx_status_0\/main_1  macrocell39     5821   7071  983508  RISE       1
\SPIM:BSPIM:tx_status_0\/q       macrocell39     3350  10421  983508  RISE       1
\SPIM:BSPIM:TxStsReg\/status_0   statusicell11   5571  15992  983508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:TxStsReg\/clock                                statusicell11       0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BurstTimeout_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \BurstTimeout_1:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \BurstTimeout_1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 983690p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10250
-------------------------------------   ----- 
End-of-path arrival time (ps)           10250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BurstTimeout_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell3        0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\BurstTimeout_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  980937  RISE       1
\BurstTimeout_1:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell7   9040  10250  983690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BurstTimeout_1:TimerUDB:sT16:timerdp:u1\/clock            datapathcell7       0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Net_1203\/q
Path End       : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 983928p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10012
-------------------------------------   ----- 
End-of-path arrival time (ps)           10012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1203\/clock_0                               macrocell151        0      0  RISE       1

Data path
pin name                                                  model name      delay     AT   slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\QuadDec_2:Net_1203\/q                                    macrocell151     1250   1250  980628  RISE       1
\QuadDec_2:Cnt16:CounterUDB:count_enable\/main_2          macrocell54      2601   3851  980628  RISE       1
\QuadDec_2:Cnt16:CounterUDB:count_enable\/q               macrocell54      3350   7201  980628  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell15   2811  10012  983928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell15      0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Net_1203\/q
Path End       : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 983944p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9996
-------------------------------------   ---- 
End-of-path arrival time (ps)           9996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1203\/clock_0                               macrocell151        0      0  RISE       1

Data path
pin name                                                  model name      delay     AT   slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\QuadDec_2:Net_1203\/q                                    macrocell151     1250   1250  980628  RISE       1
\QuadDec_2:Cnt16:CounterUDB:count_enable\/main_2          macrocell54      2601   3851  980628  RISE       1
\QuadDec_2:Cnt16:CounterUDB:count_enable\/q               macrocell54      3350   7201  980628  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell16   2796   9996  983944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell16      0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1203\/q
Path End       : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 983945p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9995
-------------------------------------   ---- 
End-of-path arrival time (ps)           9995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1203\/clock_0                               macrocell97         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_1:Net_1203\/q                                    macrocell97     1250   1250  980667  RISE       1
\QuadDec_1:Cnt16:CounterUDB:count_enable\/main_2          macrocell14     2601   3851  980667  RISE       1
\QuadDec_1:Cnt16:CounterUDB:count_enable\/q               macrocell14     3350   7201  980667  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell5   2794   9995  983945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell5       0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1203\/q
Path End       : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 983967p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9973
-------------------------------------   ---- 
End-of-path arrival time (ps)           9973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1203\/clock_0                               macrocell97         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_1:Net_1203\/q                                    macrocell97     1250   1250  980667  RISE       1
\QuadDec_1:Cnt16:CounterUDB:count_enable\/main_2          macrocell14     2601   3851  980667  RISE       1
\QuadDec_1:Cnt16:CounterUDB:count_enable\/q               macrocell14     3350   7201  980667  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell4   2773   9973  983967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell4       0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BurstTimeout_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \BurstTimeout_1:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \BurstTimeout_1:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 984237p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9703
-------------------------------------   ---- 
End-of-path arrival time (ps)           9703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BurstTimeout_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell3        0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\BurstTimeout_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  980937  RISE       1
\BurstTimeout_1:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell6   8493   9703  984237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BurstTimeout_1:TimerUDB:sT16:timerdp:u0\/clock            datapathcell6       0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_0\/q
Path End       : \QuadDec_1:Net_1251\/main_7
Capture Clock  : \QuadDec_1:Net_1251\/clock_0
Path slack     : 984307p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12183
-------------------------------------   ----- 
End-of-path arrival time (ps)           12183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                       macrocell103        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:state_0\/q     macrocell103   1250   1250  984307  RISE       1
\QuadDec_1:Net_1251_split\/main_6  macrocell161   5285   6535  984307  RISE       1
\QuadDec_1:Net_1251_split\/q       macrocell161   3350   9885  984307  RISE       1
\QuadDec_1:Net_1251\/main_7        macrocell91    2299  12183  984307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                               macrocell91         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_1:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 984664p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11826
-------------------------------------   ----- 
End-of-path arrival time (ps)           11826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_0\/clock_0              macrocell60         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:quad_A_delayed_0\/q  macrocell60   1250   1250  980806  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/main_0  macrocell98  10576  11826  984664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/clock_0                   macrocell98         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Net_1251\/q
Path End       : \QuadDec_2:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDec_2:bQuadDec:Stsreg\/clock
Path slack     : 984901p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14599
-------------------------------------   ----- 
End-of-path arrival time (ps)           14599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1251\/clock_0                               macrocell145        0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_2:Net_1251\/q                macrocell145    1250   1250  981160  RISE       1
\QuadDec_2:Net_611\/main_1            macrocell56     7678   8928  984901  RISE       1
\QuadDec_2:Net_611\/q                 macrocell56     3350  12278  984901  RISE       1
\QuadDec_2:bQuadDec:Stsreg\/status_1  statusicell16   2321  14599  984901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:Stsreg\/clock                          statusicell16       0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Net_1251\/q
Path End       : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 985009p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8931
-------------------------------------   ---- 
End-of-path arrival time (ps)           8931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1251\/clock_0                               macrocell145        0      0  RISE       1

Data path
pin name                                                  model name      delay     AT   slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\QuadDec_2:Net_1251\/q                                    macrocell145     1250   1250  981160  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell15   7681   8931  985009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell15      0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1251\/q
Path End       : \QuadDec_1:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDec_1:bQuadDec:Stsreg\/clock
Path slack     : 985139p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14361
-------------------------------------   ----- 
End-of-path arrival time (ps)           14361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                               macrocell91         0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_1:Net_1251\/q                macrocell91    1250   1250  982180  RISE       1
\QuadDec_1:Net_611\/main_1            macrocell16    5372   6622  985139  RISE       1
\QuadDec_1:Net_611\/q                 macrocell16    3350   9972  985139  RISE       1
\QuadDec_1:bQuadDec:Stsreg\/status_1  statusicell4   4389  14361  985139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:Stsreg\/clock                          statusicell4        0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Net_1251\/q
Path End       : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 985159p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8781
-------------------------------------   ---- 
End-of-path arrival time (ps)           8781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1251\/clock_0                               macrocell145        0      0  RISE       1

Data path
pin name                                                  model name      delay     AT   slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\QuadDec_2:Net_1251\/q                                    macrocell145     1250   1250  981160  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell16   7531   8781  985159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell16      0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QuadDec_2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 985173p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14327
-------------------------------------   ----- 
End-of-path arrival time (ps)           14327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell15      0      0  RISE       1

Data path
pin name                                                model name      delay     AT   slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell15    760    760  976020  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell16      0    760  976020  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell16   2740   3500  976020  RISE       1
\QuadDec_2:Cnt16:CounterUDB:status_3\/main_0            macrocell53      5153   8653  985173  RISE       1
\QuadDec_2:Cnt16:CounterUDB:status_3\/q                 macrocell53      3350  12003  985173  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell15    2324  14327  985173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell15       0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:sync_1\/out
Path End       : \SPIS:BSPIS:TxStsReg\/status_6
Capture Clock  : \SPIS:BSPIS:TxStsReg\/clock
Path slack     : 985297p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                    -500
------------------------------------------   ------- 
End-of-path required time (ps)                999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14203
-------------------------------------   ----- 
End-of-path arrival time (ps)           14203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:sync_1\/clock                                  synccell            0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\SPIS:BSPIS:sync_1\/out            synccell       1020   1020  983394  RISE       1
\SPIS:BSPIS:byte_complete\/main_0  macrocell31    7527   8547  985297  RISE       1
\SPIS:BSPIS:byte_complete\/q       macrocell31    3350  11897  985297  RISE       1
\SPIS:BSPIS:TxStsReg\/status_6     statusicell9   2306  14203  985297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:TxStsReg\/clock                                statusicell9        0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_2:bQuadDec:error\/main_1
Capture Clock  : \QuadDec_2:bQuadDec:error\/clock_0
Path slack     : 985333p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11157
-------------------------------------   ----- 
End-of-path arrival time (ps)           11157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_A_filt\/clock_0                   macrocell152        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:quad_A_filt\/q  macrocell152   1250   1250  980616  RISE       1
\QuadDec_2:bQuadDec:error\/main_1   macrocell155   9907  11157  985333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:error\/clock_0                         macrocell155        0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseCounter_4:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \PulseCounter_4:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \PulseCounter_4:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 985554p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10936
-------------------------------------   ----- 
End-of-path arrival time (ps)           10936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseCounter_4:CounterUDB:sC8:counterdp:u0\/clock         datapathcell14      0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\PulseCounter_4:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell14   2300   2300  979336  RISE       1
\PulseCounter_4:CounterUDB:overflow_reg_i\/main_0      macrocell138     8636  10936  985554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseCounter_4:CounterUDB:overflow_reg_i\/clock_0         macrocell138        0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseCounter_2:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \PulseCounter_2:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \PulseCounter_2:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 985598p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13902
-------------------------------------   ----- 
End-of-path arrival time (ps)           13902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseCounter_2:CounterUDB:sC8:counterdp:u0\/clock         datapathcell9       0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\PulseCounter_2:CounterUDB:sC8:counterdp:u0\/ce1_comb  datapathcell9   2430   2430  985598  RISE       1
\PulseCounter_2:CounterUDB:status_0\/main_1            macrocell23     3690   6120  985598  RISE       1
\PulseCounter_2:CounterUDB:status_0\/q                 macrocell23     3350   9470  985598  RISE       1
\PulseCounter_2:CounterUDB:sSTSReg:stsreg\/status_0    statusicell7    4432  13902  985598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseCounter_2:CounterUDB:sSTSReg:stsreg\/clock           statusicell7        0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_2:Net_1251\/main_3
Capture Clock  : \QuadDec_2:Net_1251\/clock_0
Path slack     : 985688p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10802
-------------------------------------   ----- 
End-of-path arrival time (ps)           10802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_B_filt\/clock_0                   macrocell153        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:quad_B_filt\/q  macrocell153   1250   1250  980014  RISE       1
\QuadDec_2:Net_1251\/main_3         macrocell145   9552  10802  985688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1251\/clock_0                               macrocell145        0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_2:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDec_2:bQuadDec:state_0\/clock_0
Path slack     : 985688p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10802
-------------------------------------   ----- 
End-of-path arrival time (ps)           10802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_B_filt\/clock_0                   macrocell153        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:quad_B_filt\/q   macrocell153   1250   1250  980014  RISE       1
\QuadDec_2:bQuadDec:state_0\/main_2  macrocell157   9552  10802  985688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:state_0\/clock_0                       macrocell157        0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 985820p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                   -6010
------------------------------------------   ------- 
End-of-path required time (ps)                993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8170
-------------------------------------   ---- 
End-of-path arrival time (ps)           8170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell126        0      0  RISE       1

Data path
pin name                          model name      delay     AT   slack  edge  Fanout
--------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q            macrocell126     1250   1250  983508  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell12   6920   8170  985820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell12      0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_1:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 985857p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10633
-------------------------------------   ----- 
End-of-path arrival time (ps)           10633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_1\/clock_0              macrocell61         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:quad_A_delayed_1\/q       macrocell61   1250   1250  985857  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_2\/main_0  macrocell62   9383  10633  985857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_2\/clock_0              macrocell62         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_delayed_1\/q
Path End       : Net_3138/main_1
Capture Clock  : Net_3138/clock_0
Path slack     : 985857p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10633
-------------------------------------   ----- 
End-of-path arrival time (ps)           10633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_1\/clock_0              macrocell61         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:quad_A_delayed_1\/q  macrocell61    1250   1250  985857  RISE       1
Net_3138/main_1                          macrocell162   9383  10633  985857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3138/clock_0                                           macrocell162        0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseCounter_4:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \PulseCounter_4:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \PulseCounter_4:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 985909p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13591
-------------------------------------   ----- 
End-of-path arrival time (ps)           13591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseCounter_4:CounterUDB:sC8:counterdp:u0\/clock         datapathcell14      0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\PulseCounter_4:CounterUDB:sC8:counterdp:u0\/ce1_comb  datapathcell14   2430   2430  985909  RISE       1
\PulseCounter_4:CounterUDB:status_0\/main_1            macrocell46      2312   4742  985909  RISE       1
\PulseCounter_4:CounterUDB:status_0\/q                 macrocell46      3350   8092  985909  RISE       1
\PulseCounter_4:CounterUDB:sSTSReg:stsreg\/status_0    statusicell14    5499  13591  985909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseCounter_4:CounterUDB:sSTSReg:stsreg\/clock           statusicell14       0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:sync_3\/out
Path End       : \SPIS:BSPIS:RxStsReg\/status_5
Capture Clock  : \SPIS:BSPIS:RxStsReg\/clock
Path slack     : 986063p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                    -500
------------------------------------------   ------- 
End-of-path required time (ps)                999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13437
-------------------------------------   ----- 
End-of-path arrival time (ps)           13437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:sync_3\/clock                                  synccell            0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\SPIS:BSPIS:sync_3\/out             synccell        1020   1020  986063  RISE       1
\SPIS:BSPIS:rx_buf_overrun\/main_0  macrocell32     6799   7819  986063  RISE       1
\SPIS:BSPIS:rx_buf_overrun\/q       macrocell32     3350  11169  986063  RISE       1
\SPIS:BSPIS:RxStsReg\/status_5      statusicell10   2268  13437  986063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:RxStsReg\/clock                                statusicell10       0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:state_1\/q
Path End       : \QuadDec_2:Net_1260\/main_2
Capture Clock  : \QuadDec_2:Net_1260\/clock_0
Path slack     : 986128p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10362
-------------------------------------   ----- 
End-of-path arrival time (ps)           10362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:state_1\/clock_0                       macrocell156        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:state_1\/q  macrocell156   1250   1250  981439  RISE       1
\QuadDec_2:Net_1260\/main_2     macrocell154   9112  10362  986128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1260\/clock_0                               macrocell154        0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:state_1\/q
Path End       : \QuadDec_2:bQuadDec:error\/main_4
Capture Clock  : \QuadDec_2:bQuadDec:error\/clock_0
Path slack     : 986128p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10362
-------------------------------------   ----- 
End-of-path arrival time (ps)           10362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:state_1\/clock_0                       macrocell156        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:state_1\/q     macrocell156   1250   1250  981439  RISE       1
\QuadDec_2:bQuadDec:error\/main_4  macrocell155   9112  10362  986128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:error\/clock_0                         macrocell155        0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 986146p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13354
-------------------------------------   ----- 
End-of-path arrival time (ps)           13354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell4       0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell4    760    760  974391  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell5      0    760  974391  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell5   2740   3500  974391  RISE       1
\QuadDec_1:Cnt16:CounterUDB:status_3\/main_0            macrocell13     4195   7695  986146  RISE       1
\QuadDec_1:Cnt16:CounterUDB:status_3\/q                 macrocell13     3350  11045  986146  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell3    2309  13354  986146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell3        0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_1:Net_1275\/main_0
Capture Clock  : \QuadDec_1:Net_1275\/clock_0
Path slack     : 986211p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10279
-------------------------------------   ----- 
End-of-path arrival time (ps)           10279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell4       0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell4    760    760  974391  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell5      0    760  974391  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell5   2740   3500  974391  RISE       1
\QuadDec_1:Net_1275\/main_0                             macrocell94     6779  10279  986211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1275\/clock_0                               macrocell94         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_2:Net_1251\/main_2
Capture Clock  : \QuadDec_2:Net_1251\/clock_0
Path slack     : 986259p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10231
-------------------------------------   ----- 
End-of-path arrival time (ps)           10231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_A_filt\/clock_0                   macrocell152        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:quad_A_filt\/q  macrocell152   1250   1250  980616  RISE       1
\QuadDec_2:Net_1251\/main_2         macrocell145   8981  10231  986259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1251\/clock_0                               macrocell145        0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_2:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDec_2:bQuadDec:state_0\/clock_0
Path slack     : 986259p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10231
-------------------------------------   ----- 
End-of-path arrival time (ps)           10231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_A_filt\/clock_0                   macrocell152        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:quad_A_filt\/q   macrocell152   1250   1250  980616  RISE       1
\QuadDec_2:bQuadDec:state_0\/main_1  macrocell157   8981  10231  986259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:state_0\/clock_0                       macrocell157        0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 986401p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13099
-------------------------------------   ----- 
End-of-path arrival time (ps)           13099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell4       0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell4    760    760  974391  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell5      0    760  974391  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell5   2740   3500  974391  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell3    9599  13099  986401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell3        0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM:BSPIM:state_2\/main_8
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 986553p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9937
-------------------------------------   ---- 
End-of-path arrival time (ps)           9937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell12      0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell12   3580   3580  986553  RISE       1
\SPIM:BSPIM:state_2\/main_8              macrocell125     6357   9937  986553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell125        0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM:BSPIM:state_1\/main_8
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 986553p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9937
-------------------------------------   ---- 
End-of-path arrival time (ps)           9937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell12      0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell12   3580   3580  986553  RISE       1
\SPIM:BSPIM:state_1\/main_8              macrocell126     6357   9937  986553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell126        0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_6:last\/q
Path End       : \PulseCounter_3:CounterUDB:count_stored_i\/main_0
Capture Clock  : \PulseCounter_3:CounterUDB:count_stored_i\/clock_0
Path slack     : 986596p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9894
-------------------------------------   ---- 
End-of-path arrival time (ps)           9894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EdgeDetect_6:last\/clock_0                                macrocell137        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\EdgeDetect_6:last\/q                              macrocell137   1250   1250  978576  RISE       1
\PulseCounter_3:CounterUDB:count_stored_i\/main_0  macrocell133   8644   9894  986596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseCounter_3:CounterUDB:count_stored_i\/clock_0         macrocell133        0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1251\/q
Path End       : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 986754p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7186
-------------------------------------   ---- 
End-of-path arrival time (ps)           7186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                               macrocell91         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_1:Net_1251\/q                                    macrocell91     1250   1250  982180  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell5   5936   7186  986754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell5       0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_2:bQuadDec:error\/main_2
Capture Clock  : \QuadDec_2:bQuadDec:error\/clock_0
Path slack     : 986755p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9735
-------------------------------------   ---- 
End-of-path arrival time (ps)           9735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_B_filt\/clock_0                   macrocell153        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:quad_B_filt\/q  macrocell153   1250   1250  980014  RISE       1
\QuadDec_2:bQuadDec:error\/main_2   macrocell155   8485   9735  986755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:error\/clock_0                         macrocell155        0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:error\/q
Path End       : \QuadDec_2:Net_1203\/main_4
Capture Clock  : \QuadDec_2:Net_1203\/clock_0
Path slack     : 986772p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9718
-------------------------------------   ---- 
End-of-path arrival time (ps)           9718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:error\/clock_0                         macrocell155        0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:error\/q  macrocell155   1250   1250  983711  RISE       1
\QuadDec_2:Net_1203\/main_4   macrocell151   8468   9718  986772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1203\/clock_0                               macrocell151        0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:error\/q
Path End       : \QuadDec_2:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDec_2:bQuadDec:state_1\/clock_0
Path slack     : 986772p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9718
-------------------------------------   ---- 
End-of-path arrival time (ps)           9718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:error\/clock_0                         macrocell155        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:error\/q         macrocell155   1250   1250  983711  RISE       1
\QuadDec_2:bQuadDec:state_1\/main_3  macrocell156   8468   9718  986772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:state_1\/clock_0                       macrocell156        0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_delayed_2\/q
Path End       : \QuadDec_1:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \QuadDec_1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 986827p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9663
-------------------------------------   ---- 
End-of-path arrival time (ps)           9663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_2\/clock_0              macrocell62         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:quad_A_delayed_2\/q  macrocell62   1250   1250  986827  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/main_2  macrocell98   8413   9663  986827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/clock_0                   macrocell98         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 986848p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                   -6010
------------------------------------------   ------- 
End-of-path required time (ps)                993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7142
-------------------------------------   ---- 
End-of-path arrival time (ps)           7142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell125        0      0  RISE       1

Data path
pin name                          model name      delay     AT   slack  edge  Fanout
--------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q            macrocell125     1250   1250  985255  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell12   5892   7142  986848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell12      0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Net_1260\/q
Path End       : \QuadDec_2:Net_1203\/main_0
Capture Clock  : \QuadDec_2:Net_1203\/clock_0
Path slack     : 986965p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9525
-------------------------------------   ---- 
End-of-path arrival time (ps)           9525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1260\/clock_0                               macrocell154        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_2:Net_1260\/q       macrocell154   1250   1250  974072  RISE       1
\QuadDec_2:Net_1203\/main_0  macrocell151   8275   9525  986965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1203\/clock_0                               macrocell151        0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Net_1260\/q
Path End       : \QuadDec_2:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDec_2:bQuadDec:state_1\/clock_0
Path slack     : 986965p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9525
-------------------------------------   ---- 
End-of-path arrival time (ps)           9525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1260\/clock_0                               macrocell154        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_2:Net_1260\/q               macrocell154   1250   1250  974072  RISE       1
\QuadDec_2:bQuadDec:state_1\/main_0  macrocell156   8275   9525  986965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:state_1\/clock_0                       macrocell156        0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:state_1\/q
Path End       : \QuadDec_2:Net_1251\/main_5
Capture Clock  : \QuadDec_2:Net_1251\/clock_0
Path slack     : 987054p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9436
-------------------------------------   ---- 
End-of-path arrival time (ps)           9436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:state_1\/clock_0                       macrocell156        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:state_1\/q  macrocell156   1250   1250  981439  RISE       1
\QuadDec_2:Net_1251\/main_5     macrocell145   8186   9436  987054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1251\/clock_0                               macrocell145        0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:state_1\/q
Path End       : \QuadDec_2:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDec_2:bQuadDec:state_0\/clock_0
Path slack     : 987054p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9436
-------------------------------------   ---- 
End-of-path arrival time (ps)           9436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:state_1\/clock_0                       macrocell156        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:state_1\/q       macrocell156   1250   1250  981439  RISE       1
\QuadDec_2:bQuadDec:state_0\/main_4  macrocell157   8186   9436  987054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:state_0\/clock_0                       macrocell157        0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:error\/q
Path End       : \QuadDec_1:Net_1203\/main_4
Capture Clock  : \QuadDec_1:Net_1203\/clock_0
Path slack     : 987129p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9361
-------------------------------------   ---- 
End-of-path arrival time (ps)           9361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                         macrocell101        0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:error\/q  macrocell101   1250   1250  984870  RISE       1
\QuadDec_1:Net_1203\/main_4   macrocell97    8111   9361  987129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1203\/clock_0                               macrocell97         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:error\/q
Path End       : \QuadDec_1:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDec_1:bQuadDec:state_0\/clock_0
Path slack     : 987129p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9361
-------------------------------------   ---- 
End-of-path arrival time (ps)           9361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                         macrocell101        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:error\/q         macrocell101   1250   1250  984870  RISE       1
\QuadDec_1:bQuadDec:state_0\/main_3  macrocell103   8111   9361  987129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                       macrocell103        0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BurstTimeout_1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \BurstTimeout_1:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \BurstTimeout_1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 987336p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6604
-------------------------------------   ---- 
End-of-path arrival time (ps)           6604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BurstTimeout_1:TimerUDB:sT16:timerdp:u0\/clock            datapathcell6       0      0  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
\BurstTimeout_1:TimerUDB:sT16:timerdp:u0\/z0         datapathcell6    760    760  984191  RISE       1
\BurstTimeout_1:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell7      0    760  984191  RISE       1
\BurstTimeout_1:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell7   2740   3500  984191  RISE       1
\BurstTimeout_1:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell7   3104   6604  987336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BurstTimeout_1:TimerUDB:sT16:timerdp:u1\/clock            datapathcell7       0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BurstTimeout_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_1414/main_0
Capture Clock  : Net_1414/clock_0
Path slack     : 987486p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9004
-------------------------------------   ---- 
End-of-path arrival time (ps)           9004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BurstTimeout_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell3        0      0  RISE       1

Data path
pin name                                                      model name    delay     AT   slack  edge  Fanout
------------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\BurstTimeout_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   1210   1210  980937  RISE       1
Net_1414/main_0                                               macrocell104   7794   9004  987486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1414/clock_0                                           macrocell104        0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BurstTimeout_1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \BurstTimeout_1:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \BurstTimeout_1:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 987491p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6449
-------------------------------------   ---- 
End-of-path arrival time (ps)           6449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BurstTimeout_1:TimerUDB:sT16:timerdp:u0\/clock            datapathcell6       0      0  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
\BurstTimeout_1:TimerUDB:sT16:timerdp:u0\/z0         datapathcell6    760    760  984191  RISE       1
\BurstTimeout_1:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell7      0    760  984191  RISE       1
\BurstTimeout_1:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell7   2740   3500  984191  RISE       1
\BurstTimeout_1:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell6   2949   6449  987491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BurstTimeout_1:TimerUDB:sT16:timerdp:u0\/clock            datapathcell6       0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseCounter_3:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \PulseCounter_3:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \PulseCounter_3:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 987584p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8906
-------------------------------------   ---- 
End-of-path arrival time (ps)           8906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseCounter_3:CounterUDB:sC8:counterdp:u0\/clock         datapathcell13      0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\PulseCounter_3:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell13   2300   2300  976890  RISE       1
\PulseCounter_3:CounterUDB:overflow_reg_i\/main_0      macrocell131     6606   8906  987584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseCounter_3:CounterUDB:overflow_reg_i\/clock_0         macrocell131        0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseCounter_1:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \PulseCounter_1:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \PulseCounter_1:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 987606p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8884
-------------------------------------   ---- 
End-of-path arrival time (ps)           8884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseCounter_1:CounterUDB:sC8:counterdp:u0\/clock         datapathcell8       0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\PulseCounter_1:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell8   2300   2300  980999  RISE       1
\PulseCounter_1:CounterUDB:overflow_reg_i\/main_0      macrocell106    6584   8884  987606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseCounter_1:CounterUDB:overflow_reg_i\/clock_0         macrocell106        0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \QuadDec_2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 987647p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11853
-------------------------------------   ----- 
End-of-path arrival time (ps)           11853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell15      0      0  RISE       1

Data path
pin name                                                model name      delay     AT   slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell15    670    670  977411  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell16      0    670  977411  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell16   2720   3390  977411  RISE       1
\QuadDec_2:Cnt16:CounterUDB:status_2\/main_0            macrocell52      2798   6188  987647  RISE       1
\QuadDec_2:Cnt16:CounterUDB:status_2\/q                 macrocell52      3350   9538  987647  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell15    2315  11853  987647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell15       0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1260\/q
Path End       : \QuadDec_1:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:state_1\/clock_0
Path slack     : 987651p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8839
-------------------------------------   ---- 
End-of-path arrival time (ps)           8839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                               macrocell100        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_1:Net_1260\/q               macrocell100   1250   1250  979397  RISE       1
\QuadDec_1:bQuadDec:state_1\/main_0  macrocell102   7589   8839  987651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                       macrocell102        0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1251\/q
Path End       : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 987718p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6222
-------------------------------------   ---- 
End-of-path arrival time (ps)           6222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                               macrocell91         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT   slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_1:Net_1251\/q                                    macrocell91     1250   1250  982180  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell4   4972   6222  987718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell4       0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_2:Net_1275\/main_0
Capture Clock  : \QuadDec_2:Net_1275\/clock_0
Path slack     : 987822p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8668
-------------------------------------   ---- 
End-of-path arrival time (ps)           8668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell15      0      0  RISE       1

Data path
pin name                                                model name      delay     AT   slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell15    760    760  976020  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell16      0    760  976020  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell16   2740   3500  976020  RISE       1
\QuadDec_2:Net_1275\/main_0                             macrocell148     5168   8668  987822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1275\/clock_0                               macrocell148        0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_2:Net_1203\/main_3
Capture Clock  : \QuadDec_2:Net_1203\/clock_0
Path slack     : 987830p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8660
-------------------------------------   ---- 
End-of-path arrival time (ps)           8660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_B_filt\/clock_0                   macrocell153        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:quad_B_filt\/q  macrocell153   1250   1250  980014  RISE       1
\QuadDec_2:Net_1203\/main_3         macrocell151   7410   8660  987830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1203\/clock_0                               macrocell151        0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_2:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDec_2:bQuadDec:state_1\/clock_0
Path slack     : 987830p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8660
-------------------------------------   ---- 
End-of-path arrival time (ps)           8660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_B_filt\/clock_0                   macrocell153        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:quad_B_filt\/q   macrocell153   1250   1250  980014  RISE       1
\QuadDec_2:bQuadDec:state_1\/main_2  macrocell156   7410   8660  987830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:state_1\/clock_0                       macrocell156        0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_2:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDec_2:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 987837p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8653
-------------------------------------   ---- 
End-of-path arrival time (ps)           8653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell15      0      0  RISE       1

Data path
pin name                                                model name      delay     AT   slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell15    760    760  976020  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell16      0    760  976020  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell16   2740   3500  976020  RISE       1
\QuadDec_2:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell147     5153   8653  987837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:underflow_reg_i\/clock_0       macrocell147        0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 987872p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11628
-------------------------------------   ----- 
End-of-path arrival time (ps)           11628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell4       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT   slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell4   1370   1370  987872  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell5      0   1370  987872  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell5   2260   3630  987872  RISE       1
\QuadDec_1:Cnt16:CounterUDB:status_0\/main_0             macrocell11     2322   5952  987872  RISE       1
\QuadDec_1:Cnt16:CounterUDB:status_0\/q                  macrocell11     3350   9302  987872  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell3    2326  11628  987872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell3        0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3134/q
Path End       : BurstDetector_3/main_4
Capture Clock  : BurstDetector_3/clock_0
Path slack     : 987921p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8569
-------------------------------------   ---- 
End-of-path arrival time (ps)           8569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3134/clock_0                                           macrocell169        0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
Net_3134/q              macrocell169   1250   1250  981995  RISE       1
BurstDetector_3/main_4  macrocell136   7319   8569  987921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
BurstDetector_3/clock_0                                    macrocell136        0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseCounter_3:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \PulseCounter_3:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \PulseCounter_3:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 987924p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11576
-------------------------------------   ----- 
End-of-path arrival time (ps)           11576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseCounter_3:CounterUDB:sC8:counterdp:u0\/clock         datapathcell13      0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\PulseCounter_3:CounterUDB:sC8:counterdp:u0\/ce1_comb  datapathcell13   2430   2430  987924  RISE       1
\PulseCounter_3:CounterUDB:status_0\/main_1            macrocell42      2899   5329  987924  RISE       1
\PulseCounter_3:CounterUDB:status_0\/q                 macrocell42      3350   8679  987924  RISE       1
\PulseCounter_3:CounterUDB:sSTSReg:stsreg\/status_0    statusicell13    2897  11576  987924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseCounter_3:CounterUDB:sSTSReg:stsreg\/clock           statusicell13       0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3134/q
Path End       : \EdgeDetect_6:last\/main_0
Capture Clock  : \EdgeDetect_6:last\/clock_0
Path slack     : 987931p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8559
-------------------------------------   ---- 
End-of-path arrival time (ps)           8559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3134/clock_0                                           macrocell169        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
Net_3134/q                  macrocell169   1250   1250  981995  RISE       1
\EdgeDetect_6:last\/main_0  macrocell137   7309   8559  987931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EdgeDetect_6:last\/clock_0                                macrocell137        0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_2:last\/q
Path End       : BurstDetector_2/main_3
Capture Clock  : BurstDetector_2/clock_0
Path slack     : 987940p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8550
-------------------------------------   ---- 
End-of-path arrival time (ps)           8550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EdgeDetect_2:last\/clock_0                                macrocell118        0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
\EdgeDetect_2:last\/q   macrocell118   1250   1250  978227  RISE       1
BurstDetector_2/main_3  macrocell111   7300   8550  987940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
BurstDetector_2/clock_0                                    macrocell111        0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_2:last\/q
Path End       : \PulseCounter_2:CounterUDB:count_stored_i\/main_0
Capture Clock  : \PulseCounter_2:CounterUDB:count_stored_i\/clock_0
Path slack     : 987940p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8550
-------------------------------------   ---- 
End-of-path arrival time (ps)           8550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EdgeDetect_2:last\/clock_0                                macrocell118        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\EdgeDetect_2:last\/q                              macrocell118   1250   1250  978227  RISE       1
\PulseCounter_2:CounterUDB:count_stored_i\/main_0  macrocell116   7300   8550  987940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseCounter_2:CounterUDB:count_stored_i\/clock_0         macrocell116        0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:sync_1\/out
Path End       : \SPIS:BSPIS:dpcounter_one_reg\/main_0
Capture Clock  : \SPIS:BSPIS:dpcounter_one_reg\/clock_0
Path slack     : 987943p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8547
-------------------------------------   ---- 
End-of-path arrival time (ps)           8547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:sync_1\/clock                                  synccell            0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\SPIS:BSPIS:sync_1\/out                synccell       1020   1020  983394  RISE       1
\SPIS:BSPIS:dpcounter_one_reg\/main_0  macrocell121   7527   8547  987943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:dpcounter_one_reg\/clock_0                     macrocell121        0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:error\/q
Path End       : \QuadDec_1:Net_1260\/main_1
Capture Clock  : \QuadDec_1:Net_1260\/clock_0
Path slack     : 988051p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8439
-------------------------------------   ---- 
End-of-path arrival time (ps)           8439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                         macrocell101        0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:error\/q  macrocell101   1250   1250  984870  RISE       1
\QuadDec_1:Net_1260\/main_1   macrocell100   7189   8439  988051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                               macrocell100        0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:error\/q
Path End       : \QuadDec_1:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDec_1:bQuadDec:state_1\/clock_0
Path slack     : 988063p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8427
-------------------------------------   ---- 
End-of-path arrival time (ps)           8427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                         macrocell101        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:error\/q         macrocell101   1250   1250  984870  RISE       1
\QuadDec_1:bQuadDec:state_1\/main_3  macrocell102   7177   8427  988063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                       macrocell102        0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_7:last\/q
Path End       : BurstDetector_4/main_3
Capture Clock  : BurstDetector_4/clock_0
Path slack     : 988067p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8423
-------------------------------------   ---- 
End-of-path arrival time (ps)           8423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EdgeDetect_7:last\/clock_0                                macrocell144        0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
\EdgeDetect_7:last\/q   macrocell144   1250   1250  981754  RISE       1
BurstDetector_4/main_3  macrocell143   7173   8423  988067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
BurstDetector_4/clock_0                                    macrocell143        0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 988128p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11372
-------------------------------------   ----- 
End-of-path arrival time (ps)           11372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell4       0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell4    670    670  978964  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell5      0    670  978964  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell5   2720   3390  978964  RISE       1
\QuadDec_1:Cnt16:CounterUDB:status_2\/main_0            macrocell12     2316   5706  988128  RISE       1
\QuadDec_1:Cnt16:CounterUDB:status_2\/q                 macrocell12     3350   9056  988128  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell3    2316  11372  988128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell3        0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BurstTimeout_4:TimerHW\/tc
Path End       : cy_srff_10/main_1
Capture Clock  : cy_srff_10/clock_0
Path slack     : 988174p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (timer_clock_7(fixed-function):R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8316
-------------------------------------   ---- 
End-of-path arrival time (ps)           8316
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\BurstTimeout_4:TimerHW\/clock                                timercell           0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\BurstTimeout_4:TimerHW\/tc  timercell      1000   1000  988174  RISE       1
cy_srff_10/main_1            macrocell141   7316   8316  988174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
cy_srff_10/clock_0                                         macrocell141        0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM:BSPIM:state_0\/main_3
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 988192p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8298
-------------------------------------   ---- 
End-of-path arrival time (ps)           8298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell12      0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell12   3580   3580  986553  RISE       1
\SPIM:BSPIM:state_0\/main_3              macrocell127     4718   8298  988192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell127        0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/so_comb
Path End       : Net_3056/main_4
Capture Clock  : Net_3056/clock_0
Path slack     : 988197p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8293
-------------------------------------   ---- 
End-of-path arrival time (ps)           8293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell12      0      0  RISE       1

Data path
pin name                        model name      delay     AT   slack  edge  Fanout
------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/so_comb  datapathcell12   5360   5360  988197  RISE       1
Net_3056/main_4                 macrocell124     2933   8293  988197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3056/clock_0                                           macrocell124        0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3138/q
Path End       : \PulseCounter_1:CounterUDB:count_stored_i\/main_1
Capture Clock  : \PulseCounter_1:CounterUDB:count_stored_i\/clock_0
Path slack     : 988199p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8291
-------------------------------------   ---- 
End-of-path arrival time (ps)           8291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3138/clock_0                                           macrocell162        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
Net_3138/q                                         macrocell162   1250   1250  975883  RISE       1
\PulseCounter_1:CounterUDB:count_stored_i\/main_1  macrocell108   7041   8291  988199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseCounter_1:CounterUDB:count_stored_i\/clock_0         macrocell108        0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3138/q
Path End       : \EdgeDetect_1:last\/main_0
Capture Clock  : \EdgeDetect_1:last\/clock_0
Path slack     : 988199p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8291
-------------------------------------   ---- 
End-of-path arrival time (ps)           8291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3138/clock_0                                           macrocell162        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
Net_3138/q                  macrocell162   1250   1250  975883  RISE       1
\EdgeDetect_1:last\/main_0  macrocell120   7041   8291  988199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell120        0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:state_0\/q
Path End       : \QuadDec_2:Net_1203\/main_6
Capture Clock  : \QuadDec_2:Net_1203\/clock_0
Path slack     : 988210p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8280
-------------------------------------   ---- 
End-of-path arrival time (ps)           8280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:state_0\/clock_0                       macrocell157        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:state_0\/q  macrocell157   1250   1250  986025  RISE       1
\QuadDec_2:Net_1203\/main_6     macrocell151   7030   8280  988210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1203\/clock_0                               macrocell151        0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:state_0\/q
Path End       : \QuadDec_2:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDec_2:bQuadDec:state_1\/clock_0
Path slack     : 988210p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8280
-------------------------------------   ---- 
End-of-path arrival time (ps)           8280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:state_0\/clock_0                       macrocell157        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:state_0\/q       macrocell157   1250   1250  986025  RISE       1
\QuadDec_2:bQuadDec:state_1\/main_5  macrocell156   7030   8280  988210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:state_1\/clock_0                       macrocell156        0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3138/q
Path End       : BurstDetector_1/main_4
Capture Clock  : BurstDetector_1/clock_0
Path slack     : 988216p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8274
-------------------------------------   ---- 
End-of-path arrival time (ps)           8274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3138/clock_0                                           macrocell162        0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
Net_3138/q              macrocell162   1250   1250  975883  RISE       1
BurstDetector_1/main_4  macrocell110   7024   8274  988216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
BurstDetector_1/clock_0                                    macrocell110        0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseCounter_3:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \PulseCounter_3:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \PulseCounter_3:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 988226p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993810

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5584
-------------------------------------   ---- 
End-of-path arrival time (ps)           5584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseCounter_3:CounterUDB:sC8:counterdp:u0\/clock         datapathcell13      0      0  RISE       1

Data path
pin name                                                model name      delay     AT   slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\PulseCounter_3:CounterUDB:sC8:counterdp:u0\/ce0_comb   datapathcell13   2300   2300  976890  RISE       1
\PulseCounter_3:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell13   3284   5584  988226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseCounter_3:CounterUDB:sC8:counterdp:u0\/clock         datapathcell13      0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseCounter_4:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \PulseCounter_4:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \PulseCounter_4:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 988238p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993810

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5572
-------------------------------------   ---- 
End-of-path arrival time (ps)           5572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseCounter_4:CounterUDB:sC8:counterdp:u0\/clock         datapathcell14      0      0  RISE       1

Data path
pin name                                                model name      delay     AT   slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\PulseCounter_4:CounterUDB:sC8:counterdp:u0\/ce0_comb   datapathcell14   2300   2300  979336  RISE       1
\PulseCounter_4:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell14   3272   5572  988238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseCounter_4:CounterUDB:sC8:counterdp:u0\/clock         datapathcell14      0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:state_0\/main_1
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 988323p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8167
-------------------------------------   ---- 
End-of-path arrival time (ps)           8167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell126        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q       macrocell126   1250   1250  983508  RISE       1
\SPIM:BSPIM:state_0\/main_1  macrocell127   6917   8167  988323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell127        0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 988323p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8167
-------------------------------------   ---- 
End-of-path arrival time (ps)           8167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell126        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q          macrocell126   1250   1250  983508  RISE       1
\SPIM:BSPIM:cnt_enable\/main_1  macrocell130   6917   8167  988323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell130        0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseCounter_2:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \PulseCounter_2:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \PulseCounter_2:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 988352p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11148
-------------------------------------   ----- 
End-of-path arrival time (ps)           11148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseCounter_2:CounterUDB:sC8:counterdp:u0\/clock         datapathcell9       0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\PulseCounter_2:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell9   2300   2300  988352  RISE       1
\PulseCounter_2:CounterUDB:status_2\/main_0            macrocell24     3182   5482  988352  RISE       1
\PulseCounter_2:CounterUDB:status_2\/q                 macrocell24     3350   8832  988352  RISE       1
\PulseCounter_2:CounterUDB:sSTSReg:stsreg\/status_2    statusicell7    2316  11148  988352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseCounter_2:CounterUDB:sSTSReg:stsreg\/clock           statusicell7        0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_1:Net_1203\/main_3
Capture Clock  : \QuadDec_1:Net_1203\/clock_0
Path slack     : 988443p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8047
-------------------------------------   ---- 
End-of-path arrival time (ps)           8047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/clock_0                   macrocell99         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:quad_B_filt\/q  macrocell99   1250   1250  985726  RISE       1
\QuadDec_1:Net_1203\/main_3         macrocell97   6797   8047  988443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1203\/clock_0                               macrocell97         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_1:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDec_1:bQuadDec:state_0\/clock_0
Path slack     : 988443p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8047
-------------------------------------   ---- 
End-of-path arrival time (ps)           8047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/clock_0                   macrocell99         0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:quad_B_filt\/q   macrocell99    1250   1250  985726  RISE       1
\QuadDec_1:bQuadDec:state_0\/main_2  macrocell103   6797   8047  988443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                       macrocell103        0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3131/q
Path End       : BurstDetector_2/main_4
Capture Clock  : BurstDetector_2/clock_0
Path slack     : 988475p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8015
-------------------------------------   ---- 
End-of-path arrival time (ps)           8015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3131/clock_0                                           macrocell166        0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
Net_3131/q              macrocell166   1250   1250  978762  RISE       1
BurstDetector_2/main_4  macrocell111   6765   8015  988475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
BurstDetector_2/clock_0                                    macrocell111        0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3131/q
Path End       : \PulseCounter_2:CounterUDB:count_stored_i\/main_1
Capture Clock  : \PulseCounter_2:CounterUDB:count_stored_i\/clock_0
Path slack     : 988475p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8015
-------------------------------------   ---- 
End-of-path arrival time (ps)           8015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3131/clock_0                                           macrocell166        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
Net_3131/q                                         macrocell166   1250   1250  978762  RISE       1
\PulseCounter_2:CounterUDB:count_stored_i\/main_1  macrocell116   6765   8015  988475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseCounter_2:CounterUDB:count_stored_i\/clock_0         macrocell116        0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_0\/q
Path End       : \QuadDec_1:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDec_1:bQuadDec:state_1\/clock_0
Path slack     : 988484p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8006
-------------------------------------   ---- 
End-of-path arrival time (ps)           8006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                       macrocell103        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:state_0\/q       macrocell103   1250   1250  984307  RISE       1
\QuadDec_1:bQuadDec:state_1\/main_5  macrocell102   6756   8006  988484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                       macrocell102        0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_2:Net_1203\/main_2
Capture Clock  : \QuadDec_2:Net_1203\/clock_0
Path slack     : 988520p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7970
-------------------------------------   ---- 
End-of-path arrival time (ps)           7970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_A_filt\/clock_0                   macrocell152        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:quad_A_filt\/q  macrocell152   1250   1250  980616  RISE       1
\QuadDec_2:Net_1203\/main_2         macrocell151   6720   7970  988520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1203\/clock_0                               macrocell151        0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_2:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDec_2:bQuadDec:state_1\/clock_0
Path slack     : 988520p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7970
-------------------------------------   ---- 
End-of-path arrival time (ps)           7970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_A_filt\/clock_0                   macrocell152        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:quad_A_filt\/q   macrocell152   1250   1250  980616  RISE       1
\QuadDec_2:bQuadDec:state_1\/main_1  macrocell156   6720   7970  988520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:state_1\/clock_0                       macrocell156        0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIS:BSPIS:sync_3\/out
Path End       : \SPIS:BSPIS:mosi_buf_overrun_fin\/main_0
Capture Clock  : \SPIS:BSPIS:mosi_buf_overrun_fin\/clock_0
Path slack     : 988671p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7819
-------------------------------------   ---- 
End-of-path arrival time (ps)           7819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:sync_3\/clock                                  synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\SPIS:BSPIS:sync_3\/out                   synccell       1020   1020  986063  RISE       1
\SPIS:BSPIS:mosi_buf_overrun_fin\/main_0  macrocell122   6799   7819  988671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIS:BSPIS:mosi_buf_overrun_fin\/clock_0                  macrocell122        0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_1:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDec_1:bQuadDec:state_1\/clock_0
Path slack     : 988714p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7776
-------------------------------------   ---- 
End-of-path arrival time (ps)           7776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/clock_0                   macrocell98         0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:quad_A_filt\/q   macrocell98    1250   1250  985440  RISE       1
\QuadDec_1:bQuadDec:state_1\/main_1  macrocell102   6526   7776  988714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                       macrocell102        0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_1\/q
Path End       : \QuadDec_1:Net_1203\/main_5
Capture Clock  : \QuadDec_1:Net_1203\/clock_0
Path slack     : 988736p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7754
-------------------------------------   ---- 
End-of-path arrival time (ps)           7754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                       macrocell102        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:state_1\/q  macrocell102   1250   1250  985466  RISE       1
\QuadDec_1:Net_1203\/main_5     macrocell97    6504   7754  988736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1203\/clock_0                               macrocell97         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_1\/q
Path End       : \QuadDec_1:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDec_1:bQuadDec:state_0\/clock_0
Path slack     : 988736p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7754
-------------------------------------   ---- 
End-of-path arrival time (ps)           7754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                       macrocell102        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:state_1\/q       macrocell102   1250   1250  985466  RISE       1
\QuadDec_1:bQuadDec:state_0\/main_4  macrocell103   6504   7754  988736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                       macrocell103        0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3137/q
Path End       : BurstDetector_4/main_4
Capture Clock  : BurstDetector_4/clock_0
Path slack     : 988770p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7720
-------------------------------------   ---- 
End-of-path arrival time (ps)           7720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3137/clock_0                                           macrocell172        0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
Net_3137/q              macrocell172   1250   1250  980988  RISE       1
BurstDetector_4/main_4  macrocell143   6470   7720  988770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
BurstDetector_4/clock_0                                    macrocell143        0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : Net_3056/main_5
Capture Clock  : Net_3056/clock_0
Path slack     : 988772p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7718
-------------------------------------   ---- 
End-of-path arrival time (ps)           7718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell     1940   1940  979687  RISE       1
Net_3056/main_5                  macrocell124   5778   7718  988772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3056/clock_0                                           macrocell124        0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 988795p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7695
-------------------------------------   ---- 
End-of-path arrival time (ps)           7695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell4       0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell4    760    760  974391  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell5      0    760  974391  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell5   2740   3500  974391  RISE       1
\QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell93     4195   7695  988795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\/clock_0       macrocell93         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:error\/q
Path End       : \QuadDec_2:Net_1251\/main_4
Capture Clock  : \QuadDec_2:Net_1251\/clock_0
Path slack     : 988814p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7676
-------------------------------------   ---- 
End-of-path arrival time (ps)           7676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:error\/clock_0                         macrocell155        0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:error\/q  macrocell155   1250   1250  983711  RISE       1
\QuadDec_2:Net_1251\/main_4   macrocell145   6426   7676  988814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1251\/clock_0                               macrocell145        0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:error\/q
Path End       : \QuadDec_2:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDec_2:bQuadDec:state_0\/clock_0
Path slack     : 988814p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7676
-------------------------------------   ---- 
End-of-path arrival time (ps)           7676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:error\/clock_0                         macrocell155        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:error\/q         macrocell155   1250   1250  983711  RISE       1
\QuadDec_2:bQuadDec:state_0\/main_3  macrocell157   6426   7676  988814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:state_0\/clock_0                       macrocell157        0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BurstTimeout_2:TimerHW\/tc
Path End       : Net_2721/main_2
Capture Clock  : Net_2721/clock_0
Path slack     : 988857p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (timer_clock_7(fixed-function):R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7633
-------------------------------------   ---- 
End-of-path arrival time (ps)           7633
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\BurstTimeout_2:TimerHW\/clock                                timercell           0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\BurstTimeout_2:TimerHW\/tc  timercell      1000   1000  988857  RISE       1
Net_2721/main_2              macrocell113   6633   7633  988857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2721/clock_0                                           macrocell113        0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:load_cond\/main_2
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 988910p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7580
-------------------------------------   ---- 
End-of-path arrival time (ps)           7580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell127        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q         macrocell127   1250   1250  985602  RISE       1
\SPIM:BSPIM:load_cond\/main_2  macrocell128   6330   7580  988910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell128        0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:ld_ident\/main_2
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 988910p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7580
-------------------------------------   ---- 
End-of-path arrival time (ps)           7580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell127        0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q        macrocell127   1250   1250  985602  RISE       1
\SPIM:BSPIM:ld_ident\/main_2  macrocell129   6330   7580  988910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell129        0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timestamp:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Timestamp:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timestamp:TimerUDB:rstSts:stsreg\/clock
Path slack     : 988947p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10553
-------------------------------------   ----- 
End-of-path arrival time (ps)           10553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timestamp:TimerUDB:sT8:timerdp:u0\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                     model name      delay     AT   slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timestamp:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell10   2290   2290  988947  RISE       1
\Timestamp:TimerUDB:status_tc\/main_1        macrocell26      2597   4887  988947  RISE       1
\Timestamp:TimerUDB:status_tc\/q             macrocell26      3350   8237  988947  RISE       1
\Timestamp:TimerUDB:rstSts:stsreg\/status_0  statusicell8     2315  10553  988947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timestamp:TimerUDB:rstSts:stsreg\/clock                   statusicell8        0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:error\/q
Path End       : \QuadDec_1:Net_1251\/main_4
Capture Clock  : \QuadDec_1:Net_1251\/clock_0
Path slack     : 988954p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7536
-------------------------------------   ---- 
End-of-path arrival time (ps)           7536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                         macrocell101        0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:error\/q  macrocell101   1250   1250  984870  RISE       1
\QuadDec_1:Net_1251\/main_4   macrocell91    6286   7536  988954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                               macrocell91         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:error\/q
Path End       : \QuadDec_1:bQuadDec:error\/main_3
Capture Clock  : \QuadDec_1:bQuadDec:error\/clock_0
Path slack     : 988954p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7536
-------------------------------------   ---- 
End-of-path arrival time (ps)           7536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                         macrocell101        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:error\/q       macrocell101   1250   1250  984870  RISE       1
\QuadDec_1:bQuadDec:error\/main_3  macrocell101   6286   7536  988954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                         macrocell101        0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_1:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \QuadDec_1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 988984p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7506
-------------------------------------   ---- 
End-of-path arrival time (ps)           7506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_1\/clock_0              macrocell61         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:quad_A_delayed_1\/q  macrocell61   1250   1250  985857  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/main_1  macrocell98   6256   7506  988984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/clock_0                   macrocell98         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timestamp:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Timestamp:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \Timestamp:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 989069p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4871
-------------------------------------   ---- 
End-of-path arrival time (ps)           4871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timestamp:TimerUDB:sT8:timerdp:u0\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timestamp:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell10   2290   2290  988947  RISE       1
\Timestamp:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell10   2581   4871  989069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timestamp:TimerUDB:sT8:timerdp:u0\/clock                  datapathcell10      0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseCounter_1:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \PulseCounter_1:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \PulseCounter_1:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 989103p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10397
-------------------------------------   ----- 
End-of-path arrival time (ps)           10397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseCounter_1:CounterUDB:sC8:counterdp:u0\/clock         datapathcell8       0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\PulseCounter_1:CounterUDB:sC8:counterdp:u0\/ce1_comb  datapathcell8   2430   2430  989103  RISE       1
\PulseCounter_1:CounterUDB:status_0\/main_1            macrocell19     2302   4732  989103  RISE       1
\PulseCounter_1:CounterUDB:status_0\/q                 macrocell19     3350   8082  989103  RISE       1
\PulseCounter_1:CounterUDB:sSTSReg:stsreg\/status_0    statusicell6    2315  10397  989103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseCounter_1:CounterUDB:sSTSReg:stsreg\/clock           statusicell6        0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_6:last\/q
Path End       : BurstDetector_3/main_3
Capture Clock  : BurstDetector_3/clock_0
Path slack     : 989123p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7367
-------------------------------------   ---- 
End-of-path arrival time (ps)           7367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EdgeDetect_6:last\/clock_0                                macrocell137        0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
\EdgeDetect_6:last\/q   macrocell137   1250   1250  978576  RISE       1
BurstDetector_3/main_3  macrocell136   6117   7367  989123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
BurstDetector_3/clock_0                                    macrocell136        0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_2:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDec_2:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 989180p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7310
-------------------------------------   ---- 
End-of-path arrival time (ps)           7310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell15      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT   slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell15   1370   1370  982304  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell16      0   1370  982304  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell16   2260   3630  982304  RISE       1
\QuadDec_2:Cnt16:CounterUDB:prevCompare\/main_0          macrocell149     3680   7310  989180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:prevCompare\/clock_0           macrocell149        0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:state_1\/q
Path End       : \QuadDec_2:Net_1203\/main_5
Capture Clock  : \QuadDec_2:Net_1203\/clock_0
Path slack     : 989180p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7310
-------------------------------------   ---- 
End-of-path arrival time (ps)           7310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:state_1\/clock_0                       macrocell156        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:state_1\/q  macrocell156   1250   1250  981439  RISE       1
\QuadDec_2:Net_1203\/main_5     macrocell151   6060   7310  989180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1203\/clock_0                               macrocell151        0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:state_1\/q
Path End       : \QuadDec_2:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDec_2:bQuadDec:state_1\/clock_0
Path slack     : 989180p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7310
-------------------------------------   ---- 
End-of-path arrival time (ps)           7310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:state_1\/clock_0                       macrocell156        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:state_1\/q       macrocell156   1250   1250  981439  RISE       1
\QuadDec_2:bQuadDec:state_1\/main_4  macrocell156   6060   7310  989180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:state_1\/clock_0                       macrocell156        0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:cnt_enable\/q
Path End       : \SPIM:BSPIM:BitCounter\/enable
Capture Clock  : \SPIM:BSPIM:BitCounter\/clock
Path slack     : 989208p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                   -4060
------------------------------------------   ------- 
End-of-path required time (ps)                995940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6732
-------------------------------------   ---- 
End-of-path arrival time (ps)           6732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell130        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:cnt_enable\/q       macrocell130   1250   1250  989208  RISE       1
\SPIM:BSPIM:BitCounter\/enable  count7cell     5482   6732  989208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseCounter_1:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \PulseCounter_1:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \PulseCounter_1:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 989216p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993810

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4594
-------------------------------------   ---- 
End-of-path arrival time (ps)           4594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseCounter_1:CounterUDB:sC8:counterdp:u0\/clock         datapathcell8       0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\PulseCounter_1:CounterUDB:sC8:counterdp:u0\/ce0_comb   datapathcell8   2300   2300  980999  RISE       1
\PulseCounter_1:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell8   2294   4594  989216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseCounter_1:CounterUDB:sC8:counterdp:u0\/clock         datapathcell8       0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseCounter_2:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \PulseCounter_2:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \PulseCounter_2:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 989216p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993810

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4594
-------------------------------------   ---- 
End-of-path arrival time (ps)           4594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseCounter_2:CounterUDB:sC8:counterdp:u0\/clock         datapathcell9       0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\PulseCounter_2:CounterUDB:sC8:counterdp:u0\/ce0_comb   datapathcell9   2300   2300  988352  RISE       1
\PulseCounter_2:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell9   2294   4594  989216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseCounter_2:CounterUDB:sC8:counterdp:u0\/clock         datapathcell9       0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:state_0\/main_0
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 989356p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7134
-------------------------------------   ---- 
End-of-path arrival time (ps)           7134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell125        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q       macrocell125   1250   1250  985255  RISE       1
\SPIM:BSPIM:state_0\/main_0  macrocell127   5884   7134  989356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell127        0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 989356p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7134
-------------------------------------   ---- 
End-of-path arrival time (ps)           7134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell125        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q          macrocell125   1250   1250  985255  RISE       1
\SPIM:BSPIM:cnt_enable\/main_0  macrocell130   5884   7134  989356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell130        0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_0\/q
Path End       : \QuadDec_1:Net_1251\/main_6
Capture Clock  : \QuadDec_1:Net_1251\/clock_0
Path slack     : 989373p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7117
-------------------------------------   ---- 
End-of-path arrival time (ps)           7117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                       macrocell103        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:state_0\/q  macrocell103   1250   1250  984307  RISE       1
\QuadDec_1:Net_1251\/main_6     macrocell91    5867   7117  989373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                               macrocell91         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_0\/q
Path End       : \QuadDec_1:bQuadDec:error\/main_5
Capture Clock  : \QuadDec_1:bQuadDec:error\/clock_0
Path slack     : 989373p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7117
-------------------------------------   ---- 
End-of-path arrival time (ps)           7117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                       macrocell103        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:state_0\/q     macrocell103   1250   1250  984307  RISE       1
\QuadDec_1:bQuadDec:error\/main_5  macrocell101   5867   7117  989373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                         macrocell101        0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Net_1260\/q
Path End       : \QuadDec_2:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDec_2:bQuadDec:Stsreg\/clock
Path slack     : 989391p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10109
-------------------------------------   ----- 
End-of-path arrival time (ps)           10109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1260\/clock_0                               macrocell154        0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_2:Net_1260\/q                macrocell154    1250   1250  974072  RISE       1
\QuadDec_2:bQuadDec:Stsreg\/status_2  statusicell16   8859  10109  989391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:Stsreg\/clock                          statusicell16       0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \QuadDec_2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 989410p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10090
-------------------------------------   ----- 
End-of-path arrival time (ps)           10090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell15      0      0  RISE       1

Data path
pin name                                                model name      delay     AT   slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell15    760    760  976020  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell16      0    760  976020  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell16   2740   3500  976020  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell15    6590  10090  989410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell15       0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : Net_3056/main_2
Capture Clock  : Net_3056/clock_0
Path slack     : 989419p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7071
-------------------------------------   ---- 
End-of-path arrival time (ps)           7071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell126        0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q  macrocell126   1250   1250  983508  RISE       1
Net_3056/main_2         macrocell124   5821   7071  989419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3056/clock_0                                           macrocell124        0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BurstTimeout_3:TimerHW\/tc
Path End       : cy_srff_7/main_1
Capture Clock  : cy_srff_7/clock_0
Path slack     : 989447p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (timer_clock_7(fixed-function):R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7043
-------------------------------------   ---- 
End-of-path arrival time (ps)           7043
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\BurstTimeout_3:TimerHW\/clock                                timercell           0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\BurstTimeout_3:TimerHW\/tc  timercell      1000   1000  989447  RISE       1
cy_srff_7/main_1             macrocell134   6043   7043  989447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
cy_srff_7/clock_0                                          macrocell134        0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : Net_3056/main_7
Capture Clock  : Net_3056/clock_0
Path slack     : 989487p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7003
-------------------------------------   ---- 
End-of-path arrival time (ps)           7003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell     1940   1940  980401  RISE       1
Net_3056/main_7                  macrocell124   5063   7003  989487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3056/clock_0                                           macrocell124        0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : Net_2902/main_1
Capture Clock  : Net_2902/clock_0
Path slack     : 989556p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6934
-------------------------------------   ---- 
End-of-path arrival time (ps)           6934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell125        0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q  macrocell125   1250   1250  985255  RISE       1
Net_2902/main_1         macrocell89    5684   6934  989556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2902/clock_0                                           macrocell89         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3131/q
Path End       : \EdgeDetect_2:last\/main_0
Capture Clock  : \EdgeDetect_2:last\/clock_0
Path slack     : 989603p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6887
-------------------------------------   ---- 
End-of-path arrival time (ps)           6887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3131/clock_0                                           macrocell166        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
Net_3131/q                  macrocell166   1250   1250  978762  RISE       1
\EdgeDetect_2:last\/main_0  macrocell118   5637   6887  989603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EdgeDetect_2:last\/clock_0                                macrocell118        0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_1\/q
Path End       : \QuadDec_1:Net_1260\/main_2
Capture Clock  : \QuadDec_1:Net_1260\/clock_0
Path slack     : 989658p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6832
-------------------------------------   ---- 
End-of-path arrival time (ps)           6832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                       macrocell102        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:state_1\/q  macrocell102   1250   1250  985466  RISE       1
\QuadDec_1:Net_1260\/main_2     macrocell100   5582   6832  989658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                               macrocell100        0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:error\/q
Path End       : \QuadDec_2:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDec_2:bQuadDec:Stsreg\/clock
Path slack     : 989769p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9731
-------------------------------------   ---- 
End-of-path arrival time (ps)           9731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:error\/clock_0                         macrocell155        0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:error\/q          macrocell155    1250   1250  983711  RISE       1
\QuadDec_2:bQuadDec:Stsreg\/status_3  statusicell16   8481   9731  989769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:Stsreg\/clock                          statusicell16       0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : Net_3057/main_3
Capture Clock  : Net_3057/clock_0
Path slack     : 989803p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6687
-------------------------------------   ---- 
End-of-path arrival time (ps)           6687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell127        0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q  macrocell127   1250   1250  985602  RISE       1
Net_3057/main_3         macrocell88    5437   6687  989803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3057/clock_0                                           macrocell88         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:state_2\/main_2
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 989803p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6687
-------------------------------------   ---- 
End-of-path arrival time (ps)           6687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell127        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q       macrocell127   1250   1250  985602  RISE       1
\SPIM:BSPIM:state_2\/main_2  macrocell125   5437   6687  989803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell125        0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:state_1\/main_2
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 989803p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6687
-------------------------------------   ---- 
End-of-path arrival time (ps)           6687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell127        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q       macrocell127   1250   1250  985602  RISE       1
\SPIM:BSPIM:state_1\/main_2  macrocell126   5437   6687  989803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell126        0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : Net_2902/main_3
Capture Clock  : Net_2902/clock_0
Path slack     : 989820p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6670
-------------------------------------   ---- 
End-of-path arrival time (ps)           6670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell127        0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q  macrocell127   1250   1250  985602  RISE       1
Net_2902/main_3         macrocell89    5420   6670  989820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2902/clock_0                                           macrocell89         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \BurstTimeout_1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : Net_1414/main_1
Capture Clock  : Net_1414/clock_0
Path slack     : 989880p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6610
-------------------------------------   ---- 
End-of-path arrival time (ps)           6610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\BurstTimeout_1:TimerUDB:sT16:timerdp:u0\/clock            datapathcell6       0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\BurstTimeout_1:TimerUDB:sT16:timerdp:u0\/z0       datapathcell6    760    760  984191  RISE       1
\BurstTimeout_1:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell7      0    760  984191  RISE       1
\BurstTimeout_1:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell7   2740   3500  984191  RISE       1
Net_1414/main_1                                    macrocell104    3110   6610  989880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1414/clock_0                                           macrocell104        0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 989929p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                   -6010
------------------------------------------   ------- 
End-of-path required time (ps)                993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4061
-------------------------------------   ---- 
End-of-path arrival time (ps)           4061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell127        0      0  RISE       1

Data path
pin name                          model name      delay     AT   slack  edge  Fanout
--------------------------------  --------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q            macrocell127     1250   1250  985602  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell12   2811   4061  989929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell12      0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:state_0\/q
Path End       : \QuadDec_2:Net_1260\/main_3
Capture Clock  : \QuadDec_2:Net_1260\/clock_0
Path slack     : 990025p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6465
-------------------------------------   ---- 
End-of-path arrival time (ps)           6465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:state_0\/clock_0                       macrocell157        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:state_0\/q  macrocell157   1250   1250  986025  RISE       1
\QuadDec_2:Net_1260\/main_3     macrocell154   5215   6465  990025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1260\/clock_0                               macrocell154        0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:state_0\/q
Path End       : \QuadDec_2:bQuadDec:error\/main_5
Capture Clock  : \QuadDec_2:bQuadDec:error\/clock_0
Path slack     : 990025p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6465
-------------------------------------   ---- 
End-of-path arrival time (ps)           6465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:state_0\/clock_0                       macrocell157        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:state_0\/q     macrocell157   1250   1250  986025  RISE       1
\QuadDec_2:bQuadDec:error\/main_5  macrocell155   5215   6465  990025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:error\/clock_0                         macrocell155        0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timestamp:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timestamp:TimerUDB:sT8:timerdp:u0\/cs_addr_1
Capture Clock  : \Timestamp:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 990131p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3809
-------------------------------------   ---- 
End-of-path arrival time (ps)           3809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timestamp:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell6        0      0  RISE       1

Data path
pin name                                                 model name      delay     AT   slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timestamp:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6     1210   1210  990010  RISE       1
\Timestamp:TimerUDB:sT8:timerdp:u0\/cs_addr_1            datapathcell10   2599   3809  990131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timestamp:TimerUDB:sT8:timerdp:u0\/clock                  datapathcell10      0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : Net_3057/main_2
Capture Clock  : Net_3057/clock_0
Path slack     : 990284p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6206
-------------------------------------   ---- 
End-of-path arrival time (ps)           6206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell126        0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q  macrocell126   1250   1250  983508  RISE       1
Net_3057/main_2         macrocell88    4956   6206  990284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3057/clock_0                                           macrocell88         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:state_2\/main_1
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 990284p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6206
-------------------------------------   ---- 
End-of-path arrival time (ps)           6206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell126        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q       macrocell126   1250   1250  983508  RISE       1
\SPIM:BSPIM:state_2\/main_1  macrocell125   4956   6206  990284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell125        0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:state_1\/main_1
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 990284p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6206
-------------------------------------   ---- 
End-of-path arrival time (ps)           6206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell126        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q       macrocell126   1250   1250  983508  RISE       1
\SPIM:BSPIM:state_1\/main_1  macrocell126   4956   6206  990284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell126        0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:load_cond\/main_1
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 990294p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6196
-------------------------------------   ---- 
End-of-path arrival time (ps)           6196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell126        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q         macrocell126   1250   1250  983508  RISE       1
\SPIM:BSPIM:load_cond\/main_1  macrocell128   4946   6196  990294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell128        0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:ld_ident\/main_1
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 990294p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6196
-------------------------------------   ---- 
End-of-path arrival time (ps)           6196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell126        0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q        macrocell126   1250   1250  983508  RISE       1
\SPIM:BSPIM:ld_ident\/main_1  macrocell129   4946   6196  990294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell129        0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_2:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDec_2:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 990302p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6188
-------------------------------------   ---- 
End-of-path arrival time (ps)           6188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell15      0      0  RISE       1

Data path
pin name                                                model name      delay     AT   slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell15    670    670  977411  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell16      0    670  977411  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell16   2720   3390  977411  RISE       1
\QuadDec_2:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell146     2798   6188  990302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:overflow_reg_i\/clock_0        macrocell146        0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_2:Net_1275\/main_1
Capture Clock  : \QuadDec_2:Net_1275\/clock_0
Path slack     : 990302p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6188
-------------------------------------   ---- 
End-of-path arrival time (ps)           6188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell15      0      0  RISE       1

Data path
pin name                                                model name      delay     AT   slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell15    670    670  977411  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell16      0    670  977411  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell16   2720   3390  977411  RISE       1
\QuadDec_2:Net_1275\/main_1                             macrocell148     2798   6188  990302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1275\/clock_0                               macrocell148        0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Net_1260\/q
Path End       : \QuadDec_2:Net_1251\/main_1
Capture Clock  : \QuadDec_2:Net_1251\/clock_0
Path slack     : 990364p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6126
-------------------------------------   ---- 
End-of-path arrival time (ps)           6126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1260\/clock_0                               macrocell154        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_2:Net_1260\/q       macrocell154   1250   1250  974072  RISE       1
\QuadDec_2:Net_1251\/main_1  macrocell145   4876   6126  990364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1251\/clock_0                               macrocell145        0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Net_1260\/q
Path End       : \QuadDec_2:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDec_2:bQuadDec:state_0\/clock_0
Path slack     : 990364p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6126
-------------------------------------   ---- 
End-of-path arrival time (ps)           6126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1260\/clock_0                               macrocell154        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_2:Net_1260\/q               macrocell154   1250   1250  974072  RISE       1
\QuadDec_2:bQuadDec:state_0\/main_0  macrocell157   4876   6126  990364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:state_0\/clock_0                       macrocell157        0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseCounter_2:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \PulseCounter_2:CounterUDB:prevCompare\/main_1
Capture Clock  : \PulseCounter_2:CounterUDB:prevCompare\/clock_0
Path slack     : 990370p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6120
-------------------------------------   ---- 
End-of-path arrival time (ps)           6120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseCounter_2:CounterUDB:sC8:counterdp:u0\/clock         datapathcell9       0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\PulseCounter_2:CounterUDB:sC8:counterdp:u0\/ce1_comb  datapathcell9   2430   2430  985598  RISE       1
\PulseCounter_2:CounterUDB:prevCompare\/main_1         macrocell115    3690   6120  990370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseCounter_2:CounterUDB:prevCompare\/clock_0            macrocell115        0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2721/q
Path End       : BurstDetector_2/main_2
Capture Clock  : BurstDetector_2/clock_0
Path slack     : 990395p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6095
-------------------------------------   ---- 
End-of-path arrival time (ps)           6095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2721/clock_0                                           macrocell113        0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
Net_2721/q              macrocell113   1250   1250  990395  RISE       1
BurstDetector_2/main_2  macrocell111   4845   6095  990395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
BurstDetector_2/clock_0                                    macrocell111        0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_1:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 990538p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5952
-------------------------------------   ---- 
End-of-path arrival time (ps)           5952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell4       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT   slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell4   1370   1370  987872  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell5      0   1370  987872  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell5   2260   3630  987872  RISE       1
\QuadDec_1:Cnt16:CounterUDB:prevCompare\/main_0          macrocell95     2322   5952  990538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:prevCompare\/clock_0           macrocell95         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_1\/q
Path End       : \QuadDec_1:Net_1251\/main_5
Capture Clock  : \QuadDec_1:Net_1251\/clock_0
Path slack     : 990558p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5932
-------------------------------------   ---- 
End-of-path arrival time (ps)           5932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                       macrocell102        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:state_1\/q  macrocell102   1250   1250  985466  RISE       1
\QuadDec_1:Net_1251\/main_5     macrocell91    4682   5932  990558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                               macrocell91         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_1\/q
Path End       : \QuadDec_1:bQuadDec:error\/main_4
Capture Clock  : \QuadDec_1:bQuadDec:error\/clock_0
Path slack     : 990558p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5932
-------------------------------------   ---- 
End-of-path arrival time (ps)           5932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                       macrocell102        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:state_1\/q     macrocell102   1250   1250  985466  RISE       1
\QuadDec_1:bQuadDec:error\/main_4  macrocell101   4682   5932  990558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                         macrocell101        0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PulseCounterEN_4/q
Path End       : PulseCounterEN_4/main_2
Capture Clock  : PulseCounterEN_4/clock_0
Path slack     : 990637p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5853
-------------------------------------   ---- 
End-of-path arrival time (ps)           5853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
PulseCounterEN_4/clock_0                                   macrocell142        0      0  RISE       1

Data path
pin name                 model name    delay     AT   slack  edge  Fanout
-----------------------  ------------  -----  -----  ------  ----  ------
PulseCounterEN_4/q       macrocell142   1250   1250  978165  RISE       1
PulseCounterEN_4/main_2  macrocell142   4603   5853  990637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
PulseCounterEN_4/clock_0                                   macrocell142        0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1260\/q
Path End       : \QuadDec_1:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDec_1:bQuadDec:Stsreg\/clock
Path slack     : 990644p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8856
-------------------------------------   ---- 
End-of-path arrival time (ps)           8856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                               macrocell100        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_1:Net_1260\/q                macrocell100   1250   1250  979397  RISE       1
\QuadDec_1:bQuadDec:Stsreg\/status_2  statusicell4   7606   8856  990644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:Stsreg\/clock                          statusicell4        0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3137/q
Path End       : \PulseCounter_4:CounterUDB:count_stored_i\/main_1
Capture Clock  : \PulseCounter_4:CounterUDB:count_stored_i\/clock_0
Path slack     : 990694p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5796
-------------------------------------   ---- 
End-of-path arrival time (ps)           5796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3137/clock_0                                           macrocell172        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
Net_3137/q                                         macrocell172   1250   1250  980988  RISE       1
\PulseCounter_4:CounterUDB:count_stored_i\/main_1  macrocell140   4546   5796  990694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseCounter_4:CounterUDB:count_stored_i\/clock_0         macrocell140        0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3137/q
Path End       : \EdgeDetect_7:last\/main_0
Capture Clock  : \EdgeDetect_7:last\/clock_0
Path slack     : 990694p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5796
-------------------------------------   ---- 
End-of-path arrival time (ps)           5796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3137/clock_0                                           macrocell172        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
Net_3137/q                  macrocell172   1250   1250  980988  RISE       1
\EdgeDetect_7:last\/main_0  macrocell144   4546   5796  990694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EdgeDetect_7:last\/clock_0                                macrocell144        0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1260\/q
Path End       : \QuadDec_1:Net_1203\/main_0
Capture Clock  : \QuadDec_1:Net_1203\/clock_0
Path slack     : 990767p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5723
-------------------------------------   ---- 
End-of-path arrival time (ps)           5723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                               macrocell100        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_1:Net_1260\/q       macrocell100   1250   1250  979397  RISE       1
\QuadDec_1:Net_1203\/main_0  macrocell97    4473   5723  990767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1203\/clock_0                               macrocell97         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1260\/q
Path End       : \QuadDec_1:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:state_0\/clock_0
Path slack     : 990767p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5723
-------------------------------------   ---- 
End-of-path arrival time (ps)           5723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                               macrocell100        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_1:Net_1260\/q               macrocell100   1250   1250  979397  RISE       1
\QuadDec_1:bQuadDec:state_0\/main_0  macrocell103   4473   5723  990767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                       macrocell103        0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 990784p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5706
-------------------------------------   ---- 
End-of-path arrival time (ps)           5706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell4       0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell4    670    670  978964  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell5      0    670  978964  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell5   2720   3390  978964  RISE       1
\QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell92     2316   5706  990784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\/clock_0        macrocell92         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_1:Net_1275\/main_1
Capture Clock  : \QuadDec_1:Net_1275\/clock_0
Path slack     : 990784p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5706
-------------------------------------   ---- 
End-of-path arrival time (ps)           5706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell4       0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell4    670    670  978964  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell5      0    670  978964  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell5   2720   3390  978964  RISE       1
\QuadDec_1:Net_1275\/main_1                             macrocell94     2316   5706  990784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1275\/clock_0                               macrocell94         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Net_1260\/q
Path End       : \QuadDec_2:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \QuadDec_2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 990860p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Recovery time                                                  0
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9140
-------------------------------------   ---- 
End-of-path arrival time (ps)           9140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1260\/clock_0                               macrocell154        0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_2:Net_1260\/q                             macrocell154    1250   1250  974072  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell15   7890   9140  990860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell15       0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : BurstDetector_3/q
Path End       : BurstDetector_3/main_1
Capture Clock  : BurstDetector_3/clock_0
Path slack     : 990940p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5550
-------------------------------------   ---- 
End-of-path arrival time (ps)           5550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
BurstDetector_3/clock_0                                    macrocell136        0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
BurstDetector_3/q       macrocell136   1250   1250  990940  RISE       1
BurstDetector_3/main_1  macrocell136   4300   5550  990940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
BurstDetector_3/clock_0                                    macrocell136        0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:state_0\/q
Path End       : \QuadDec_2:Net_1251\/main_6
Capture Clock  : \QuadDec_2:Net_1251\/clock_0
Path slack     : 990962p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5528
-------------------------------------   ---- 
End-of-path arrival time (ps)           5528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:state_0\/clock_0                       macrocell157        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:state_0\/q  macrocell157   1250   1250  986025  RISE       1
\QuadDec_2:Net_1251\/main_6     macrocell145   4278   5528  990962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1251\/clock_0                               macrocell145        0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:state_0\/q
Path End       : \QuadDec_2:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDec_2:bQuadDec:state_0\/clock_0
Path slack     : 990962p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5528
-------------------------------------   ---- 
End-of-path arrival time (ps)           5528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:state_0\/clock_0                       macrocell157        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:state_0\/q       macrocell157   1250   1250  986025  RISE       1
\QuadDec_2:bQuadDec:state_0\/main_5  macrocell157   4278   5528  990962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:state_0\/clock_0                       macrocell157        0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : Net_3056/main_9
Capture Clock  : Net_3056/clock_0
Path slack     : 990978p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5512
-------------------------------------   ---- 
End-of-path arrival time (ps)           5512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell     1940   1940  981892  RISE       1
Net_3056/main_9                  macrocell124   3572   5512  990978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3056/clock_0                                           macrocell124        0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : Net_3056/main_6
Capture Clock  : Net_3056/clock_0
Path slack     : 990998p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5492
-------------------------------------   ---- 
End-of-path arrival time (ps)           5492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell     1940   1940  981912  RISE       1
Net_3056/main_6                  macrocell124   3552   5492  990998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3056/clock_0                                           macrocell124        0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:state_2\/main_5
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 991004p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5486
-------------------------------------   ---- 
End-of-path arrival time (ps)           5486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell     1940   1940  980401  RISE       1
\SPIM:BSPIM:state_2\/main_5      macrocell125   3546   5486  991004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell125        0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:state_1\/main_5
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 991004p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5486
-------------------------------------   ---- 
End-of-path arrival time (ps)           5486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell     1940   1940  980401  RISE       1
\SPIM:BSPIM:state_1\/main_5      macrocell126   3546   5486  991004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell126        0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseCounter_2:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \PulseCounter_2:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \PulseCounter_2:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 991008p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5482
-------------------------------------   ---- 
End-of-path arrival time (ps)           5482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseCounter_2:CounterUDB:sC8:counterdp:u0\/clock         datapathcell9       0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\PulseCounter_2:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell9   2300   2300  988352  RISE       1
\PulseCounter_2:CounterUDB:overflow_reg_i\/main_0      macrocell114    3182   5482  991008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseCounter_2:CounterUDB:overflow_reg_i\/clock_0         macrocell114        0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:error\/q
Path End       : \QuadDec_2:Net_1260\/main_1
Capture Clock  : \QuadDec_2:Net_1260\/clock_0
Path slack     : 991031p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5459
-------------------------------------   ---- 
End-of-path arrival time (ps)           5459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:error\/clock_0                         macrocell155        0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:error\/q  macrocell155   1250   1250  983711  RISE       1
\QuadDec_2:Net_1260\/main_1   macrocell154   4209   5459  991031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1260\/clock_0                               macrocell154        0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:error\/q
Path End       : \QuadDec_2:bQuadDec:error\/main_3
Capture Clock  : \QuadDec_2:bQuadDec:error\/clock_0
Path slack     : 991031p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5459
-------------------------------------   ---- 
End-of-path arrival time (ps)           5459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:error\/clock_0                         macrocell155        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:error\/q       macrocell155   1250   1250  983711  RISE       1
\QuadDec_2:bQuadDec:error\/main_3  macrocell155   4209   5459  991031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:error\/clock_0                         macrocell155        0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PulseCounterEN_1/q
Path End       : PulseCounterEN_1/main_2
Capture Clock  : PulseCounterEN_1/clock_0
Path slack     : 991051p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5439
-------------------------------------   ---- 
End-of-path arrival time (ps)           5439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
PulseCounterEN_1/clock_0                                   macrocell109        0      0  RISE       1

Data path
pin name                 model name    delay     AT   slack  edge  Fanout
-----------------------  ------------  -----  -----  ------  ----  ------
PulseCounterEN_1/q       macrocell109   1250   1250  982641  RISE       1
PulseCounterEN_1/main_2  macrocell109   4189   5439  991051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
PulseCounterEN_1/clock_0                                   macrocell109        0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_1:Net_1251\/main_2
Capture Clock  : \QuadDec_1:Net_1251\/clock_0
Path slack     : 991097p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5393
-------------------------------------   ---- 
End-of-path arrival time (ps)           5393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/clock_0                   macrocell98         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:quad_A_filt\/q  macrocell98   1250   1250  985440  RISE       1
\QuadDec_1:Net_1251\/main_2         macrocell91   4143   5393  991097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                               macrocell91         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_1:bQuadDec:error\/main_1
Capture Clock  : \QuadDec_1:bQuadDec:error\/clock_0
Path slack     : 991097p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5393
-------------------------------------   ---- 
End-of-path arrival time (ps)           5393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/clock_0                   macrocell98         0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:quad_A_filt\/q  macrocell98    1250   1250  985440  RISE       1
\QuadDec_1:bQuadDec:error\/main_1   macrocell101   4143   5393  991097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                         macrocell101        0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : Net_3056/main_8
Capture Clock  : Net_3056/clock_0
Path slack     : 991132p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5358
-------------------------------------   ---- 
End-of-path arrival time (ps)           5358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell     1940   1940  982046  RISE       1
Net_3056/main_8                  macrocell124   3418   5358  991132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3056/clock_0                                           macrocell124        0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_delayed_2\/q
Path End       : \GlitchFilter_1:genblk1[0]:samples_3\/main_0
Capture Clock  : \GlitchFilter_1:genblk1[0]:samples_3\/clock_0
Path slack     : 991134p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5356
-------------------------------------   ---- 
End-of-path arrival time (ps)           5356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_2\/clock_0              macrocell62         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:quad_A_delayed_2\/q       macrocell62    1250   1250  986827  RISE       1
\GlitchFilter_1:genblk1[0]:samples_3\/main_0  macrocell160   4106   5356  991134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[0]:samples_3\/clock_0              macrocell160        0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_delayed_2\/q
Path End       : Net_3138/main_2
Capture Clock  : Net_3138/clock_0
Path slack     : 991134p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5356
-------------------------------------   ---- 
End-of-path arrival time (ps)           5356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_2\/clock_0              macrocell62         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:quad_A_delayed_2\/q  macrocell62    1250   1250  986827  RISE       1
Net_3138/main_2                          macrocell162   4106   5356  991134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3138/clock_0                                           macrocell162        0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseCounter_3:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \PulseCounter_3:CounterUDB:prevCompare\/main_1
Capture Clock  : \PulseCounter_3:CounterUDB:prevCompare\/clock_0
Path slack     : 991161p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5329
-------------------------------------   ---- 
End-of-path arrival time (ps)           5329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseCounter_3:CounterUDB:sC8:counterdp:u0\/clock         datapathcell13      0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\PulseCounter_3:CounterUDB:sC8:counterdp:u0\/ce1_comb  datapathcell13   2430   2430  987924  RISE       1
\PulseCounter_3:CounterUDB:prevCompare\/main_1         macrocell132     2899   5329  991161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseCounter_3:CounterUDB:prevCompare\/clock_0            macrocell132        0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : Net_3056/main_1
Capture Clock  : Net_3056/clock_0
Path slack     : 991166p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5324
-------------------------------------   ---- 
End-of-path arrival time (ps)           5324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell125        0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q  macrocell125   1250   1250  985255  RISE       1
Net_3056/main_1         macrocell124   4074   5324  991166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3056/clock_0                                           macrocell124        0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseCounter_1:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \PulseCounter_1:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \PulseCounter_1:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 991225p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8275
-------------------------------------   ---- 
End-of-path arrival time (ps)           8275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseCounter_1:CounterUDB:sC8:counterdp:u0\/clock         datapathcell8       0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\PulseCounter_1:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell8   2290   2290  991225  RISE       1
\PulseCounter_1:CounterUDB:sSTSReg:stsreg\/status_1   statusicell6    5985   8275  991225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseCounter_1:CounterUDB:sSTSReg:stsreg\/clock           statusicell6        0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : BurstDetector_4/q
Path End       : BurstDetector_4/main_1
Capture Clock  : BurstDetector_4/clock_0
Path slack     : 991240p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5250
-------------------------------------   ---- 
End-of-path arrival time (ps)           5250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
BurstDetector_4/clock_0                                    macrocell143        0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
BurstDetector_4/q       macrocell143   1250   1250  991240  RISE       1
BurstDetector_4/main_1  macrocell143   4000   5250  991240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
BurstDetector_4/clock_0                                    macrocell143        0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2721/q
Path End       : PulseCounterEN_2/main_3
Capture Clock  : PulseCounterEN_2/clock_0
Path slack     : 991313p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5177
-------------------------------------   ---- 
End-of-path arrival time (ps)           5177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2721/clock_0                                           macrocell113        0      0  RISE       1

Data path
pin name                 model name    delay     AT   slack  edge  Fanout
-----------------------  ------------  -----  -----  ------  ----  ------
Net_2721/q               macrocell113   1250   1250  990395  RISE       1
PulseCounterEN_2/main_3  macrocell112   3927   5177  991313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
PulseCounterEN_2/clock_0                                   macrocell112        0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_1:Net_1251\/main_3
Capture Clock  : \QuadDec_1:Net_1251\/clock_0
Path slack     : 991355p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5135
-------------------------------------   ---- 
End-of-path arrival time (ps)           5135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/clock_0                   macrocell99         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:quad_B_filt\/q  macrocell99   1250   1250  985726  RISE       1
\QuadDec_1:Net_1251\/main_3         macrocell91   3885   5135  991355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                               macrocell91         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_1:bQuadDec:error\/main_2
Capture Clock  : \QuadDec_1:bQuadDec:error\/clock_0
Path slack     : 991355p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5135
-------------------------------------   ---- 
End-of-path arrival time (ps)           5135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/clock_0                   macrocell99         0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:quad_B_filt\/q  macrocell99    1250   1250  985726  RISE       1
\QuadDec_1:bQuadDec:error\/main_2   macrocell101   3885   5135  991355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                         macrocell101        0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Net_1260\/q
Path End       : \QuadDec_2:Net_1260\/main_0
Capture Clock  : \QuadDec_2:Net_1260\/clock_0
Path slack     : 991396p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5094
-------------------------------------   ---- 
End-of-path arrival time (ps)           5094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1260\/clock_0                               macrocell154        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_2:Net_1260\/q       macrocell154   1250   1250  974072  RISE       1
\QuadDec_2:Net_1260\/main_0  macrocell154   3844   5094  991396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1260\/clock_0                               macrocell154        0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Net_1260\/q
Path End       : \QuadDec_2:bQuadDec:error\/main_0
Capture Clock  : \QuadDec_2:bQuadDec:error\/clock_0
Path slack     : 991396p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5094
-------------------------------------   ---- 
End-of-path arrival time (ps)           5094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1260\/clock_0                               macrocell154        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_2:Net_1260\/q             macrocell154   1250   1250  974072  RISE       1
\QuadDec_2:bQuadDec:error\/main_0  macrocell155   3844   5094  991396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:error\/clock_0                         macrocell155        0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:load_cond\/main_5
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 991404p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5086
-------------------------------------   ---- 
End-of-path arrival time (ps)           5086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell     1940   1940  980401  RISE       1
\SPIM:BSPIM:load_cond\/main_5    macrocell128   3146   5086  991404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell128        0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:ld_ident\/main_5
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 991404p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5086
-------------------------------------   ---- 
End-of-path arrival time (ps)           5086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell     1940   1940  980401  RISE       1
\SPIM:BSPIM:ld_ident\/main_5     macrocell129   3146   5086  991404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell129        0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3131/q
Path End       : Net_3131/main_3
Capture Clock  : Net_3131/clock_0
Path slack     : 991435p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5055
-------------------------------------   ---- 
End-of-path arrival time (ps)           5055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3131/clock_0                                           macrocell166        0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
Net_3131/q       macrocell166   1250   1250  978762  RISE       1
Net_3131/main_3  macrocell166   3805   5055  991435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3131/clock_0                                           macrocell166        0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PulseCounterEN_2/q
Path End       : PulseCounterEN_2/main_2
Capture Clock  : PulseCounterEN_2/clock_0
Path slack     : 991439p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5051
-------------------------------------   ---- 
End-of-path arrival time (ps)           5051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
PulseCounterEN_2/clock_0                                   macrocell112        0      0  RISE       1

Data path
pin name                 model name    delay     AT   slack  edge  Fanout
-----------------------  ------------  -----  -----  ------  ----  ------
PulseCounterEN_2/q       macrocell112   1250   1250  980811  RISE       1
PulseCounterEN_2/main_2  macrocell112   3801   5051  991439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
PulseCounterEN_2/clock_0                                   macrocell112        0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : BurstDetector_2/q
Path End       : BurstDetector_2/main_1
Capture Clock  : BurstDetector_2/clock_0
Path slack     : 991440p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5050
-------------------------------------   ---- 
End-of-path arrival time (ps)           5050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
BurstDetector_2/clock_0                                    macrocell111        0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
BurstDetector_2/q       macrocell111   1250   1250  991440  RISE       1
BurstDetector_2/main_1  macrocell111   3800   5050  991440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
BurstDetector_2/clock_0                                    macrocell111        0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : BurstDetector_1/q
Path End       : BurstDetector_1/main_1
Capture Clock  : BurstDetector_1/clock_0
Path slack     : 991452p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5038
-------------------------------------   ---- 
End-of-path arrival time (ps)           5038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
BurstDetector_1/clock_0                                    macrocell110        0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
BurstDetector_1/q       macrocell110   1250   1250  991452  RISE       1
BurstDetector_1/main_1  macrocell110   3788   5038  991452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
BurstDetector_1/clock_0                                    macrocell110        0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3056/q
Path End       : Net_3056/main_0
Capture Clock  : Net_3056/clock_0
Path slack     : 991455p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5035
-------------------------------------   ---- 
End-of-path arrival time (ps)           5035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3056/clock_0                                           macrocell124        0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
Net_3056/q       macrocell124   1250   1250  991455  RISE       1
Net_3056/main_0  macrocell124   3785   5035  991455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3056/clock_0                                           macrocell124        0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_7:last\/q
Path End       : \PulseCounter_4:CounterUDB:count_stored_i\/main_0
Capture Clock  : \PulseCounter_4:CounterUDB:count_stored_i\/clock_0
Path slack     : 991460p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5030
-------------------------------------   ---- 
End-of-path arrival time (ps)           5030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EdgeDetect_7:last\/clock_0                                macrocell144        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\EdgeDetect_7:last\/q                              macrocell144   1250   1250  981754  RISE       1
\PulseCounter_4:CounterUDB:count_stored_i\/main_0  macrocell140   3780   5030  991460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseCounter_4:CounterUDB:count_stored_i\/clock_0         macrocell140        0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2902/q
Path End       : Net_2902/main_0
Capture Clock  : Net_2902/clock_0
Path slack     : 991463p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5027
-------------------------------------   ---- 
End-of-path arrival time (ps)           5027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2902/clock_0                                           macrocell89         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
Net_2902/q       macrocell89   1250   1250  991463  RISE       1
Net_2902/main_0  macrocell89   3777   5027  991463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2902/clock_0                                           macrocell89         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Net_1251\/q
Path End       : \QuadDec_2:Net_1251\/main_0
Capture Clock  : \QuadDec_2:Net_1251\/clock_0
Path slack     : 991505p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4985
-------------------------------------   ---- 
End-of-path arrival time (ps)           4985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1251\/clock_0                               macrocell145        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_2:Net_1251\/q       macrocell145   1250   1250  981160  RISE       1
\QuadDec_2:Net_1251\/main_0  macrocell145   3735   4985  991505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1251\/clock_0                               macrocell145        0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : Net_3056/main_3
Capture Clock  : Net_3056/clock_0
Path slack     : 991513p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4977
-------------------------------------   ---- 
End-of-path arrival time (ps)           4977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell127        0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q  macrocell127   1250   1250  985602  RISE       1
Net_3056/main_3         macrocell124   3727   4977  991513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3056/clock_0                                           macrocell124        0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2721/q
Path End       : Net_2721/main_1
Capture Clock  : Net_2721/clock_0
Path slack     : 991525p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4965
-------------------------------------   ---- 
End-of-path arrival time (ps)           4965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2721/clock_0                                           macrocell113        0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
Net_2721/q       macrocell113   1250   1250  990395  RISE       1
Net_2721/main_1  macrocell113   3715   4965  991525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2721/clock_0                                           macrocell113        0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1260\/q
Path End       : \QuadDec_1:Net_1251\/main_1
Capture Clock  : \QuadDec_1:Net_1251\/clock_0
Path slack     : 991542p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4948
-------------------------------------   ---- 
End-of-path arrival time (ps)           4948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                               macrocell100        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_1:Net_1260\/q       macrocell100   1250   1250  979397  RISE       1
\QuadDec_1:Net_1251\/main_1  macrocell91    3698   4948  991542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                               macrocell91         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1260\/q
Path End       : \QuadDec_1:bQuadDec:error\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:error\/clock_0
Path slack     : 991542p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4948
-------------------------------------   ---- 
End-of-path arrival time (ps)           4948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                               macrocell100        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_1:Net_1260\/q             macrocell100   1250   1250  979397  RISE       1
\QuadDec_1:bQuadDec:error\/main_0  macrocell101   3698   4948  991542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                         macrocell101        0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : Net_2902/main_2
Capture Clock  : Net_2902/clock_0
Path slack     : 991548p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4942
-------------------------------------   ---- 
End-of-path arrival time (ps)           4942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell126        0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q  macrocell126   1250   1250  983508  RISE       1
Net_2902/main_2         macrocell89    3692   4942  991548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2902/clock_0                                           macrocell89         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timestamp:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : Net_2692/main_1
Capture Clock  : Net_2692/clock_0
Path slack     : 991603p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4887
-------------------------------------   ---- 
End-of-path arrival time (ps)           4887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timestamp:TimerUDB:sT8:timerdp:u0\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                     model name      delay     AT   slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timestamp:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell10   2290   2290  988947  RISE       1
Net_2692/main_1                              macrocell117     2597   4887  991603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2692/clock_0                                           macrocell117        0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:ld_ident\/q
Path End       : Net_3056/main_10
Capture Clock  : Net_3056/clock_0
Path slack     : 991646p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4844
-------------------------------------   ---- 
End-of-path arrival time (ps)           4844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell129        0      0  RISE       1

Data path
pin name                 model name    delay     AT   slack  edge  Fanout
-----------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:ld_ident\/q  macrocell129   1250   1250  991646  RISE       1
Net_3056/main_10         macrocell124   3594   4844  991646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3056/clock_0                                           macrocell124        0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseCounter_3:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \PulseCounter_3:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \PulseCounter_3:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 991683p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7817
-------------------------------------   ---- 
End-of-path arrival time (ps)           7817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseCounter_3:CounterUDB:sC8:counterdp:u0\/clock         datapathcell13      0      0  RISE       1

Data path
pin name                                              model name      delay     AT   slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\PulseCounter_3:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell13   2290   2290  991683  RISE       1
\PulseCounter_3:CounterUDB:sSTSReg:stsreg\/status_1   statusicell13    5527   7817  991683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseCounter_3:CounterUDB:sSTSReg:stsreg\/clock           statusicell13       0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cy_srff_7/q
Path End       : PulseCounterEN_3/main_3
Capture Clock  : PulseCounterEN_3/clock_0
Path slack     : 991684p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4806
-------------------------------------   ---- 
End-of-path arrival time (ps)           4806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
cy_srff_7/clock_0                                          macrocell134        0      0  RISE       1

Data path
pin name                 model name    delay     AT   slack  edge  Fanout
-----------------------  ------------  -----  -----  ------  ----  ------
cy_srff_7/q              macrocell134   1250   1250  991684  RISE       1
PulseCounterEN_3/main_3  macrocell135   3556   4806  991684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
PulseCounterEN_3/clock_0                                   macrocell135        0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:state_2\/main_3
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 991688p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4802
-------------------------------------   ---- 
End-of-path arrival time (ps)           4802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell     1940   1940  979687  RISE       1
\SPIM:BSPIM:state_2\/main_3      macrocell125   2862   4802  991688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell125        0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:state_1\/main_3
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 991688p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4802
-------------------------------------   ---- 
End-of-path arrival time (ps)           4802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell     1940   1940  979687  RISE       1
\SPIM:BSPIM:state_1\/main_3      macrocell126   2862   4802  991688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell126        0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:load_cond\/main_3
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 991698p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4792
-------------------------------------   ---- 
End-of-path arrival time (ps)           4792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell     1940   1940  979687  RISE       1
\SPIM:BSPIM:load_cond\/main_3    macrocell128   2852   4792  991698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell128        0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:ld_ident\/main_3
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 991698p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4792
-------------------------------------   ---- 
End-of-path arrival time (ps)           4792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell     1940   1940  979687  RISE       1
\SPIM:BSPIM:ld_ident\/main_3     macrocell129   2852   4792  991698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell129        0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseCounter_4:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \PulseCounter_4:CounterUDB:prevCompare\/main_1
Capture Clock  : \PulseCounter_4:CounterUDB:prevCompare\/clock_0
Path slack     : 991748p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseCounter_4:CounterUDB:sC8:counterdp:u0\/clock         datapathcell14      0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\PulseCounter_4:CounterUDB:sC8:counterdp:u0\/ce1_comb  datapathcell14   2430   2430  985909  RISE       1
\PulseCounter_4:CounterUDB:prevCompare\/main_1         macrocell139     2312   4742  991748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseCounter_4:CounterUDB:prevCompare\/clock_0            macrocell139        0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseCounter_1:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \PulseCounter_1:CounterUDB:prevCompare\/main_1
Capture Clock  : \PulseCounter_1:CounterUDB:prevCompare\/clock_0
Path slack     : 991758p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseCounter_1:CounterUDB:sC8:counterdp:u0\/clock         datapathcell8       0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\PulseCounter_1:CounterUDB:sC8:counterdp:u0\/ce1_comb  datapathcell8   2430   2430  989103  RISE       1
\PulseCounter_1:CounterUDB:prevCompare\/main_1         macrocell107    2302   4732  991758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseCounter_1:CounterUDB:prevCompare\/clock_0            macrocell107        0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cy_srff_7/q
Path End       : BurstDetector_3/main_2
Capture Clock  : BurstDetector_3/clock_0
Path slack     : 991816p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4674
-------------------------------------   ---- 
End-of-path arrival time (ps)           4674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
cy_srff_7/clock_0                                          macrocell134        0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
cy_srff_7/q             macrocell134   1250   1250  991684  RISE       1
BurstDetector_3/main_2  macrocell136   3424   4674  991816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
BurstDetector_3/clock_0                                    macrocell136        0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3138/q
Path End       : Net_3138/main_3
Capture Clock  : Net_3138/clock_0
Path slack     : 991830p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4660
-------------------------------------   ---- 
End-of-path arrival time (ps)           4660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3138/clock_0                                           macrocell162        0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
Net_3138/q       macrocell162   1250   1250  975883  RISE       1
Net_3138/main_3  macrocell162   3410   4660  991830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3138/clock_0                                           macrocell162        0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_0\/q
Path End       : \QuadDec_1:Net_1260\/main_3
Capture Clock  : \QuadDec_1:Net_1260\/clock_0
Path slack     : 991840p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4650
-------------------------------------   ---- 
End-of-path arrival time (ps)           4650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                       macrocell103        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:state_0\/q  macrocell103   1250   1250  984307  RISE       1
\QuadDec_1:Net_1260\/main_3     macrocell100   3400   4650  991840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                               macrocell100        0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:state_2\/main_7
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 991844p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4646
-------------------------------------   ---- 
End-of-path arrival time (ps)           4646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell     1940   1940  981892  RISE       1
\SPIM:BSPIM:state_2\/main_7      macrocell125   2706   4646  991844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell125        0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:state_1\/main_7
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 991844p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4646
-------------------------------------   ---- 
End-of-path arrival time (ps)           4646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell     1940   1940  981892  RISE       1
\SPIM:BSPIM:state_1\/main_7      macrocell126   2706   4646  991844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell126        0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:load_cond\/main_7
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 991849p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4641
-------------------------------------   ---- 
End-of-path arrival time (ps)           4641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell     1940   1940  981892  RISE       1
\SPIM:BSPIM:load_cond\/main_7    macrocell128   2701   4641  991849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell128        0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:ld_ident\/main_7
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 991849p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4641
-------------------------------------   ---- 
End-of-path arrival time (ps)           4641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell     1940   1940  981892  RISE       1
\SPIM:BSPIM:ld_ident\/main_7     macrocell129   2701   4641  991849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell129        0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:state_2\/main_4
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 991853p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4637
-------------------------------------   ---- 
End-of-path arrival time (ps)           4637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell     1940   1940  981912  RISE       1
\SPIM:BSPIM:state_2\/main_4      macrocell125   2697   4637  991853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell125        0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:state_1\/main_4
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 991853p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4637
-------------------------------------   ---- 
End-of-path arrival time (ps)           4637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell     1940   1940  981912  RISE       1
\SPIM:BSPIM:state_1\/main_4      macrocell126   2697   4637  991853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell126        0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:load_cond\/main_4
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 991864p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4626
-------------------------------------   ---- 
End-of-path arrival time (ps)           4626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell     1940   1940  981912  RISE       1
\SPIM:BSPIM:load_cond\/main_4    macrocell128   2686   4626  991864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell128        0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:ld_ident\/main_4
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 991864p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4626
-------------------------------------   ---- 
End-of-path arrival time (ps)           4626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell     1940   1940  981912  RISE       1
\SPIM:BSPIM:ld_ident\/main_4     macrocell129   2686   4626  991864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell129        0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:state_2\/main_6
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 991986p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4504
-------------------------------------   ---- 
End-of-path arrival time (ps)           4504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell     1940   1940  982046  RISE       1
\SPIM:BSPIM:state_2\/main_6      macrocell125   2564   4504  991986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell125        0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:state_1\/main_6
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 991986p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4504
-------------------------------------   ---- 
End-of-path arrival time (ps)           4504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell     1940   1940  982046  RISE       1
\SPIM:BSPIM:state_1\/main_6      macrocell126   2564   4504  991986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell126        0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:load_cond\/main_6
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 991995p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4495
-------------------------------------   ---- 
End-of-path arrival time (ps)           4495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell     1940   1940  982046  RISE       1
\SPIM:BSPIM:load_cond\/main_6    macrocell128   2555   4495  991995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell128        0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:ld_ident\/main_6
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 991995p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4495
-------------------------------------   ---- 
End-of-path arrival time (ps)           4495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell     1940   1940  982046  RISE       1
\SPIM:BSPIM:ld_ident\/main_6     macrocell129   2555   4495  991995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell129        0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:cnt_enable\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 992055p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4435
-------------------------------------   ---- 
End-of-path arrival time (ps)           4435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell130        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:cnt_enable\/q       macrocell130   1250   1250  989208  RISE       1
\SPIM:BSPIM:cnt_enable\/main_3  macrocell130   3185   4435  992055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell130        0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3057/q
Path End       : Net_3057/main_0
Capture Clock  : Net_3057/clock_0
Path slack     : 992057p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4433
-------------------------------------   ---- 
End-of-path arrival time (ps)           4433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3057/clock_0                                           macrocell88         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
Net_3057/q       macrocell88   1250   1250  992057  RISE       1
Net_3057/main_0  macrocell88   3183   4433  992057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3057/clock_0                                           macrocell88         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3137/q
Path End       : Net_3137/main_0
Capture Clock  : Net_3137/clock_0
Path slack     : 992062p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4428
-------------------------------------   ---- 
End-of-path arrival time (ps)           4428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3137/clock_0                                           macrocell172        0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
Net_3137/q       macrocell172   1250   1250  980988  RISE       1
Net_3137/main_0  macrocell172   3178   4428  992062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3137/clock_0                                           macrocell172        0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cy_srff_10/q
Path End       : PulseCounterEN_4/main_3
Capture Clock  : PulseCounterEN_4/clock_0
Path slack     : 992091p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4399
-------------------------------------   ---- 
End-of-path arrival time (ps)           4399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
cy_srff_10/clock_0                                         macrocell141        0      0  RISE       1

Data path
pin name                 model name    delay     AT   slack  edge  Fanout
-----------------------  ------------  -----  -----  ------  ----  ------
cy_srff_10/q             macrocell141   1250   1250  992091  RISE       1
PulseCounterEN_4/main_3  macrocell142   3149   4399  992091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
PulseCounterEN_4/clock_0                                   macrocell142        0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_2:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \QuadDec_2:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 992158p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4332
-------------------------------------   ---- 
End-of-path arrival time (ps)           4332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_A_delayed_0\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:quad_A_delayed_0\/q       macrocell66   1250   1250  992158  RISE       1
\QuadDec_2:bQuadDec:quad_A_delayed_1\/main_0  macrocell67   3082   4332  992158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_A_delayed_1\/clock_0              macrocell67         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_2:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \QuadDec_2:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992174p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4316
-------------------------------------   ---- 
End-of-path arrival time (ps)           4316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_A_delayed_0\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:quad_A_delayed_0\/q  macrocell66    1250   1250  992158  RISE       1
\QuadDec_2:bQuadDec:quad_A_filt\/main_0  macrocell152   3066   4316  992174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_A_filt\/clock_0                   macrocell152        0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_A_delayed_0\/q
Path End       : Net_3134/main_1
Capture Clock  : Net_3134/clock_0
Path slack     : 992174p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4316
-------------------------------------   ---- 
End-of-path arrival time (ps)           4316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_A_delayed_0\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:quad_A_delayed_0\/q  macrocell66    1250   1250  992158  RISE       1
Net_3134/main_1                          macrocell169   3066   4316  992174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3134/clock_0                                           macrocell169        0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PulseCounterEN_3/q
Path End       : PulseCounterEN_3/main_2
Capture Clock  : PulseCounterEN_3/clock_0
Path slack     : 992275p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4215
-------------------------------------   ---- 
End-of-path arrival time (ps)           4215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
PulseCounterEN_3/clock_0                                   macrocell135        0      0  RISE       1

Data path
pin name                 model name    delay     AT   slack  edge  Fanout
-----------------------  ------------  -----  -----  ------  ----  ------
PulseCounterEN_3/q       macrocell135   1250   1250  978554  RISE       1
PulseCounterEN_3/main_2  macrocell135   2965   4215  992275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
PulseCounterEN_3/clock_0                                   macrocell135        0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_delayed_0\/q
Path End       : Net_3138/main_0
Capture Clock  : Net_3138/clock_0
Path slack     : 992370p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4120
-------------------------------------   ---- 
End-of-path arrival time (ps)           4120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_0\/clock_0              macrocell60         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:quad_A_delayed_0\/q  macrocell60    1250   1250  980806  RISE       1
Net_3138/main_0                          macrocell162   2870   4120  992370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3138/clock_0                                           macrocell162        0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_3:genblk1[0]:samples_3\/q
Path End       : \GlitchFilter_3:genblk1[0]:samples_4\/main_0
Capture Clock  : \GlitchFilter_3:genblk1[0]:samples_4\/clock_0
Path slack     : 992423p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4067
-------------------------------------   ---- 
End-of-path arrival time (ps)           4067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[0]:samples_3\/clock_0              macrocell168        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\GlitchFilter_3:genblk1[0]:samples_3\/q       macrocell168   1250   1250  992423  RISE       1
\GlitchFilter_3:genblk1[0]:samples_4\/main_0  macrocell167   2817   4067  992423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[0]:samples_4\/clock_0              macrocell167        0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_1:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDec_1:bQuadDec:state_1\/clock_0
Path slack     : 992430p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4060
-------------------------------------   ---- 
End-of-path arrival time (ps)           4060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/clock_0                   macrocell99         0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:quad_B_filt\/q   macrocell99    1250   1250  985726  RISE       1
\QuadDec_1:bQuadDec:state_1\/main_2  macrocell102   2810   4060  992430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                       macrocell102        0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2619/q
Path End       : PulseCounterEN_1/main_3
Capture Clock  : PulseCounterEN_1/clock_0
Path slack     : 992431p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2619/clock_0                                           macrocell105        0      0  RISE       1

Data path
pin name                 model name    delay     AT   slack  edge  Fanout
-----------------------  ------------  -----  -----  ------  ----  ------
Net_2619/q               macrocell105   1250   1250  980108  RISE       1
PulseCounterEN_1/main_3  macrocell109   2809   4059  992431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
PulseCounterEN_1/clock_0                                   macrocell109        0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2619/q
Path End       : Net_2619/main_1
Capture Clock  : Net_2619/clock_0
Path slack     : 992442p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2619/clock_0                                           macrocell105        0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
Net_2619/q       macrocell105   1250   1250  980108  RISE       1
Net_2619/main_1  macrocell105   2798   4048  992442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2619/clock_0                                           macrocell105        0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2619/q
Path End       : BurstDetector_1/main_2
Capture Clock  : BurstDetector_1/clock_0
Path slack     : 992442p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2619/clock_0                                           macrocell105        0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
Net_2619/q              macrocell105   1250   1250  980108  RISE       1
BurstDetector_1/main_2  macrocell110   2798   4048  992442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
BurstDetector_1/clock_0                                    macrocell110        0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_3:genblk1[0]:samples_3\/q
Path End       : Net_3134/main_5
Capture Clock  : Net_3134/clock_0
Path slack     : 992445p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4045
-------------------------------------   ---- 
End-of-path arrival time (ps)           4045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[0]:samples_3\/clock_0              macrocell168        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\GlitchFilter_3:genblk1[0]:samples_3\/q  macrocell168   1250   1250  992423  RISE       1
Net_3134/main_5                          macrocell169   2795   4045  992445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3134/clock_0                                           macrocell169        0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_1:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \QuadDec_1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992450p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/clock_0                   macrocell99         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:quad_B_filt\/q       macrocell99   1250   1250  985726  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/main_3  macrocell99   2790   4040  992450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/clock_0                   macrocell99         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:state_0\/main_2
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 992457p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4033
-------------------------------------   ---- 
End-of-path arrival time (ps)           4033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell127        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q       macrocell127   1250   1250  985602  RISE       1
\SPIM:BSPIM:state_0\/main_2  macrocell127   2783   4033  992457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell127        0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 992457p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4033
-------------------------------------   ---- 
End-of-path arrival time (ps)           4033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell127        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q          macrocell127   1250   1250  985602  RISE       1
\SPIM:BSPIM:cnt_enable\/main_2  macrocell130   2783   4033  992457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell130        0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:load_cond\/main_0
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 992529p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3961
-------------------------------------   ---- 
End-of-path arrival time (ps)           3961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell125        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q         macrocell125   1250   1250  985255  RISE       1
\SPIM:BSPIM:load_cond\/main_0  macrocell128   2711   3961  992529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell128        0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:ld_ident\/main_0
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 992529p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3961
-------------------------------------   ---- 
End-of-path arrival time (ps)           3961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell125        0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q        macrocell125   1250   1250  985255  RISE       1
\SPIM:BSPIM:ld_ident\/main_0  macrocell129   2711   3961  992529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell129        0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:ld_ident\/q
Path End       : \SPIM:BSPIM:state_2\/main_9
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 992529p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3961
-------------------------------------   ---- 
End-of-path arrival time (ps)           3961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell129        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:ld_ident\/q      macrocell129   1250   1250  991646  RISE       1
\SPIM:BSPIM:state_2\/main_9  macrocell125   2711   3961  992529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell125        0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:ld_ident\/q
Path End       : \SPIM:BSPIM:state_1\/main_9
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 992529p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3961
-------------------------------------   ---- 
End-of-path arrival time (ps)           3961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell129        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:ld_ident\/q      macrocell129   1250   1250  991646  RISE       1
\SPIM:BSPIM:state_1\/main_9  macrocell126   2711   3961  992529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell126        0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_B_delayed_2\/q
Path End       : \QuadDec_2:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \QuadDec_2:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992533p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3957
-------------------------------------   ---- 
End-of-path arrival time (ps)           3957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_B_delayed_2\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:quad_B_delayed_2\/q  macrocell71    1250   1250  992533  RISE       1
\QuadDec_2:bQuadDec:quad_B_filt\/main_2  macrocell153   2707   3957  992533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_B_filt\/clock_0                   macrocell153        0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_B_delayed_2\/q
Path End       : Net_3137/main_3
Capture Clock  : Net_3137/clock_0
Path slack     : 992533p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3957
-------------------------------------   ---- 
End-of-path arrival time (ps)           3957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_B_delayed_2\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:quad_B_delayed_2\/q  macrocell71    1250   1250  992533  RISE       1
Net_3137/main_3                          macrocell172   2707   3957  992533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3137/clock_0                                           macrocell172        0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_4:genblk1[0]:samples_3\/q
Path End       : Net_3137/main_5
Capture Clock  : Net_3137/clock_0
Path slack     : 992536p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3954
-------------------------------------   ---- 
End-of-path arrival time (ps)           3954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_4:genblk1[0]:samples_3\/clock_0              macrocell171        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\GlitchFilter_4:genblk1[0]:samples_3\/q  macrocell171   1250   1250  992536  RISE       1
Net_3137/main_5                          macrocell172   2704   3954  992536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3137/clock_0                                           macrocell172        0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_2:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \QuadDec_2:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992545p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3945
-------------------------------------   ---- 
End-of-path arrival time (ps)           3945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_B_delayed_1\/clock_0              macrocell70         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:quad_B_delayed_1\/q  macrocell70    1250   1250  992545  RISE       1
\QuadDec_2:bQuadDec:quad_B_filt\/main_1  macrocell153   2695   3945  992545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_B_filt\/clock_0                   macrocell153        0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_B_delayed_1\/q
Path End       : Net_3137/main_2
Capture Clock  : Net_3137/clock_0
Path slack     : 992545p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3945
-------------------------------------   ---- 
End-of-path arrival time (ps)           3945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_B_delayed_1\/clock_0              macrocell70         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:quad_B_delayed_1\/q  macrocell70    1250   1250  992545  RISE       1
Net_3137/main_2                          macrocell172   2695   3945  992545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3137/clock_0                                           macrocell172        0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:ld_ident\/q
Path End       : \SPIM:BSPIM:ld_ident\/main_8
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 992546p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3944
-------------------------------------   ---- 
End-of-path arrival time (ps)           3944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell129        0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:ld_ident\/q       macrocell129   1250   1250  991646  RISE       1
\SPIM:BSPIM:ld_ident\/main_8  macrocell129   2694   3944  992546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell129        0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_2:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \QuadDec_2:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 992546p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3944
-------------------------------------   ---- 
End-of-path arrival time (ps)           3944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_B_delayed_1\/clock_0              macrocell70         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:quad_B_delayed_1\/q       macrocell70   1250   1250  992545  RISE       1
\QuadDec_2:bQuadDec:quad_B_delayed_2\/main_0  macrocell71   2694   3944  992546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_B_delayed_2\/clock_0              macrocell71         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_B_delayed_2\/q
Path End       : \GlitchFilter_4:genblk1[0]:samples_3\/main_0
Capture Clock  : \GlitchFilter_4:genblk1[0]:samples_3\/clock_0
Path slack     : 992547p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3943
-------------------------------------   ---- 
End-of-path arrival time (ps)           3943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_B_delayed_2\/clock_0              macrocell71         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:quad_B_delayed_2\/q       macrocell71    1250   1250  992533  RISE       1
\GlitchFilter_4:genblk1[0]:samples_3\/main_0  macrocell171   2693   3943  992547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_4:genblk1[0]:samples_3\/clock_0              macrocell171        0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : Net_3057/main_1
Capture Clock  : Net_3057/clock_0
Path slack     : 992556p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3934
-------------------------------------   ---- 
End-of-path arrival time (ps)           3934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell125        0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q  macrocell125   1250   1250  985255  RISE       1
Net_3057/main_1         macrocell88    2684   3934  992556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3057/clock_0                                           macrocell88         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:state_2\/main_0
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 992556p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3934
-------------------------------------   ---- 
End-of-path arrival time (ps)           3934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell125        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q       macrocell125   1250   1250  985255  RISE       1
\SPIM:BSPIM:state_2\/main_0  macrocell125   2684   3934  992556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell125        0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:state_1\/main_0
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 992556p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3934
-------------------------------------   ---- 
End-of-path arrival time (ps)           3934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell125        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q       macrocell125   1250   1250  985255  RISE       1
\SPIM:BSPIM:state_1\/main_0  macrocell126   2684   3934  992556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell126        0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_4:genblk1[0]:samples_3\/q
Path End       : \GlitchFilter_4:genblk1[0]:samples_4\/main_0
Capture Clock  : \GlitchFilter_4:genblk1[0]:samples_4\/clock_0
Path slack     : 992559p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3931
-------------------------------------   ---- 
End-of-path arrival time (ps)           3931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_4:genblk1[0]:samples_3\/clock_0              macrocell171        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\GlitchFilter_4:genblk1[0]:samples_3\/q       macrocell171   1250   1250  992536  RISE       1
\GlitchFilter_4:genblk1[0]:samples_4\/main_0  macrocell170   2681   3931  992559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_4:genblk1[0]:samples_4\/clock_0              macrocell170        0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cy_srff_7/q
Path End       : cy_srff_7/main_2
Capture Clock  : cy_srff_7/clock_0
Path slack     : 992589p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3901
-------------------------------------   ---- 
End-of-path arrival time (ps)           3901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
cy_srff_7/clock_0                                          macrocell134        0      0  RISE       1

Data path
pin name          model name    delay     AT   slack  edge  Fanout
----------------  ------------  -----  -----  ------  ----  ------
cy_srff_7/q       macrocell134   1250   1250  991684  RISE       1
cy_srff_7/main_2  macrocell134   2651   3901  992589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
cy_srff_7/clock_0                                          macrocell134        0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:error\/q
Path End       : \QuadDec_1:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDec_1:bQuadDec:Stsreg\/clock
Path slack     : 992594p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6906
-------------------------------------   ---- 
End-of-path arrival time (ps)           6906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                         macrocell101        0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:error\/q          macrocell101   1250   1250  984870  RISE       1
\QuadDec_1:bQuadDec:Stsreg\/status_3  statusicell4   5656   6906  992594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:Stsreg\/clock                          statusicell4        0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_2:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \QuadDec_2:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992597p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3893
-------------------------------------   ---- 
End-of-path arrival time (ps)           3893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_A_filt\/clock_0                   macrocell152        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:quad_A_filt\/q       macrocell152   1250   1250  980616  RISE       1
\QuadDec_2:bQuadDec:quad_A_filt\/main_3  macrocell152   2643   3893  992597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_A_filt\/clock_0                   macrocell152        0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_0\/q
Path End       : \QuadDec_1:Net_1203\/main_6
Capture Clock  : \QuadDec_1:Net_1203\/clock_0
Path slack     : 992612p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           3878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                       macrocell103        0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:state_0\/q  macrocell103   1250   1250  984307  RISE       1
\QuadDec_1:Net_1203\/main_6     macrocell97    2628   3878  992612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1203\/clock_0                               macrocell97         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_0\/q
Path End       : \QuadDec_1:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDec_1:bQuadDec:state_0\/clock_0
Path slack     : 992612p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           3878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                       macrocell103        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:state_0\/q       macrocell103   1250   1250  984307  RISE       1
\QuadDec_1:bQuadDec:state_0\/main_5  macrocell103   2628   3878  992612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                       macrocell103        0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_1:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \QuadDec_1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992620p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_delayed_1\/clock_0              macrocell64         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:quad_B_delayed_1\/q  macrocell64   1250   1250  992620  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/main_1  macrocell99   2620   3870  992620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/clock_0                   macrocell99         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_delayed_1\/q
Path End       : Net_3131/main_1
Capture Clock  : Net_3131/clock_0
Path slack     : 992620p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_delayed_1\/clock_0              macrocell64         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:quad_B_delayed_1\/q  macrocell64    1250   1250  992620  RISE       1
Net_3131/main_1                          macrocell166   2620   3870  992620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3131/clock_0                                           macrocell166        0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_1:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 992621p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_delayed_1\/clock_0              macrocell64         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:quad_B_delayed_1\/q       macrocell64   1250   1250  992620  RISE       1
\QuadDec_1:bQuadDec:quad_B_delayed_2\/main_0  macrocell65   2619   3869  992621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_delayed_2\/clock_0              macrocell65         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1251\/q
Path End       : \QuadDec_1:Net_1251\/main_0
Capture Clock  : \QuadDec_1:Net_1251\/clock_0
Path slack     : 992622p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                               macrocell91         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_1:Net_1251\/q       macrocell91   1250   1250  982180  RISE       1
\QuadDec_1:Net_1251\/main_0  macrocell91   2618   3868  992622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                               macrocell91         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1260\/q
Path End       : \QuadDec_1:Net_1260\/main_0
Capture Clock  : \QuadDec_1:Net_1260\/clock_0
Path slack     : 992629p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                               macrocell100        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_1:Net_1260\/q       macrocell100   1250   1250  979397  RISE       1
\QuadDec_1:Net_1260\/main_0  macrocell100   2611   3861  992629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                               macrocell100        0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Net_1203\/q
Path End       : \QuadDec_2:Net_1203\/main_1
Capture Clock  : \QuadDec_2:Net_1203\/clock_0
Path slack     : 992633p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1203\/clock_0                               macrocell151        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_2:Net_1203\/q       macrocell151   1250   1250  980628  RISE       1
\QuadDec_2:Net_1203\/main_1  macrocell151   2607   3857  992633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1203\/clock_0                               macrocell151        0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_1:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 992636p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_delayed_0\/clock_0              macrocell63         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:quad_B_delayed_0\/q       macrocell63   1250   1250  992636  RISE       1
\QuadDec_1:bQuadDec:quad_B_delayed_1\/main_0  macrocell64   2604   3854  992636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_delayed_1\/clock_0              macrocell64         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_1:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992638p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_delayed_0\/clock_0              macrocell63         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:quad_B_delayed_0\/q  macrocell63   1250   1250  992636  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/main_0  macrocell99   2602   3852  992638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/clock_0                   macrocell99         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_delayed_0\/q
Path End       : Net_3131/main_0
Capture Clock  : Net_3131/clock_0
Path slack     : 992638p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_delayed_0\/clock_0              macrocell63         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:quad_B_delayed_0\/q  macrocell63    1250   1250  992636  RISE       1
Net_3131/main_0                          macrocell166   2602   3852  992638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3131/clock_0                                           macrocell166        0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:Net_1203\/q
Path End       : \QuadDec_2:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDec_2:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 992639p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Net_1203\/clock_0                               macrocell151        0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_2:Net_1203\/q                              macrocell151   1250   1250  980628  RISE       1
\QuadDec_2:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell150   2601   3851  992639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:Cnt16:CounterUDB:count_stored_i\/clock_0        macrocell150        0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1203\/q
Path End       : \QuadDec_1:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 992639p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1203\/clock_0                               macrocell97         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_1:Net_1203\/q                              macrocell97   1250   1250  980667  RISE       1
\QuadDec_1:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell96   2601   3851  992639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:count_stored_i\/clock_0        macrocell96         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1203\/q
Path End       : \QuadDec_1:Net_1203\/main_1
Capture Clock  : \QuadDec_1:Net_1203\/clock_0
Path slack     : 992640p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1203\/clock_0                               macrocell97         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_1:Net_1203\/q       macrocell97   1250   1250  980667  RISE       1
\QuadDec_1:Net_1203\/main_1  macrocell97   2600   3850  992640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1203\/clock_0                               macrocell97         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3134/q
Path End       : \PulseCounter_3:CounterUDB:count_stored_i\/main_1
Capture Clock  : \PulseCounter_3:CounterUDB:count_stored_i\/clock_0
Path slack     : 992642p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3134/clock_0                                           macrocell169        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
Net_3134/q                                         macrocell169   1250   1250  981995  RISE       1
\PulseCounter_3:CounterUDB:count_stored_i\/main_1  macrocell133   2598   3848  992642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseCounter_3:CounterUDB:count_stored_i\/clock_0         macrocell133        0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3134/q
Path End       : Net_3134/main_0
Capture Clock  : Net_3134/clock_0
Path slack     : 992647p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3134/clock_0                                           macrocell169        0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
Net_3134/q       macrocell169   1250   1250  981995  RISE       1
Net_3134/main_0  macrocell169   2593   3843  992647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3134/clock_0                                           macrocell169        0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : BurstDetector_1/main_3
Capture Clock  : BurstDetector_1/clock_0
Path slack     : 992656p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell120        0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
\EdgeDetect_1:last\/q   macrocell120   1250   1250  980322  RISE       1
BurstDetector_1/main_3  macrocell110   2584   3834  992656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
BurstDetector_1/clock_0                                    macrocell110        0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EdgeDetect_1:last\/q
Path End       : \PulseCounter_1:CounterUDB:count_stored_i\/main_0
Capture Clock  : \PulseCounter_1:CounterUDB:count_stored_i\/clock_0
Path slack     : 992656p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EdgeDetect_1:last\/clock_0                                macrocell120        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\EdgeDetect_1:last\/q                              macrocell120   1250   1250  980322  RISE       1
\PulseCounter_1:CounterUDB:count_stored_i\/main_0  macrocell108   2584   3834  992656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseCounter_1:CounterUDB:count_stored_i\/clock_0         macrocell108        0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timestamp:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_2692/main_0
Capture Clock  : Net_2692/clock_0
Path slack     : 992666p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3824
-------------------------------------   ---- 
End-of-path arrival time (ps)           3824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timestamp:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell6        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timestamp:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6   1210   1210  990010  RISE       1
Net_2692/main_0                                          macrocell117   2614   3824  992666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2692/clock_0                                           macrocell117        0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseCounter_2:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \PulseCounter_2:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \PulseCounter_2:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 992703p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6797
-------------------------------------   ---- 
End-of-path arrival time (ps)           6797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseCounter_2:CounterUDB:sC8:counterdp:u0\/clock         datapathcell9       0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\PulseCounter_2:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell9   2290   2290  992703  RISE       1
\PulseCounter_2:CounterUDB:sSTSReg:stsreg\/status_1   statusicell7    4507   6797  992703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseCounter_2:CounterUDB:sSTSReg:stsreg\/clock           statusicell7        0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_1:Net_1203\/main_2
Capture Clock  : \QuadDec_1:Net_1203\/clock_0
Path slack     : 992929p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/clock_0                   macrocell98         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:quad_A_filt\/q  macrocell98   1250   1250  985440  RISE       1
\QuadDec_1:Net_1203\/main_2         macrocell97   2311   3561  992929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1203\/clock_0                               macrocell97         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_1:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \QuadDec_1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992929p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/clock_0                   macrocell98         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:quad_A_filt\/q       macrocell98   1250   1250  985440  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/main_3  macrocell98   2311   3561  992929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/clock_0                   macrocell98         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_1:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDec_1:bQuadDec:state_0\/clock_0
Path slack     : 992929p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/clock_0                   macrocell98         0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:quad_A_filt\/q   macrocell98    1250   1250  985440  RISE       1
\QuadDec_1:bQuadDec:state_0\/main_1  macrocell103   2311   3561  992929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                       macrocell103        0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_3:genblk1[0]:samples_4\/q
Path End       : Net_3134/main_4
Capture Clock  : Net_3134/clock_0
Path slack     : 992929p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[0]:samples_4\/clock_0              macrocell167        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\GlitchFilter_3:genblk1[0]:samples_4\/q  macrocell167   1250   1250  992929  RISE       1
Net_3134/main_4                          macrocell169   2311   3561  992929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3134/clock_0                                           macrocell169        0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_1\/q
Path End       : \QuadDec_1:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDec_1:bQuadDec:state_1\/clock_0
Path slack     : 992930p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                       macrocell102        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:state_1\/q       macrocell102   1250   1250  985466  RISE       1
\QuadDec_1:bQuadDec:state_1\/main_4  macrocell102   2310   3560  992930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                       macrocell102        0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_1:genblk1[0]:samples_4\/q
Path End       : Net_3138/main_4
Capture Clock  : Net_3138/clock_0
Path slack     : 992930p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[0]:samples_4\/clock_0              macrocell159        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\GlitchFilter_1:genblk1[0]:samples_4\/q  macrocell159   1250   1250  992930  RISE       1
Net_3138/main_4                          macrocell162   2310   3560  992930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3138/clock_0                                           macrocell162        0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_A_delayed_2\/q
Path End       : \QuadDec_2:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \QuadDec_2:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992932p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_A_delayed_2\/clock_0              macrocell68         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:quad_A_delayed_2\/q  macrocell68    1250   1250  992932  RISE       1
\QuadDec_2:bQuadDec:quad_A_filt\/main_2  macrocell152   2308   3558  992932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_A_filt\/clock_0                   macrocell152        0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_A_delayed_2\/q
Path End       : \GlitchFilter_3:genblk1[0]:samples_3\/main_0
Capture Clock  : \GlitchFilter_3:genblk1[0]:samples_3\/clock_0
Path slack     : 992932p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_A_delayed_2\/clock_0              macrocell68         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:quad_A_delayed_2\/q       macrocell68    1250   1250  992932  RISE       1
\GlitchFilter_3:genblk1[0]:samples_3\/main_0  macrocell168   2308   3558  992932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_3:genblk1[0]:samples_3\/clock_0              macrocell168        0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_A_delayed_2\/q
Path End       : Net_3134/main_3
Capture Clock  : Net_3134/clock_0
Path slack     : 992932p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_A_delayed_2\/clock_0              macrocell68         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:quad_A_delayed_2\/q  macrocell68    1250   1250  992932  RISE       1
Net_3134/main_3                          macrocell169   2308   3558  992932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3134/clock_0                                           macrocell169        0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_delayed_2\/q
Path End       : \QuadDec_1:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \QuadDec_1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992932p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_delayed_2\/clock_0              macrocell65         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:quad_B_delayed_2\/q  macrocell65   1250   1250  992932  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/main_2  macrocell99   2308   3558  992932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/clock_0                   macrocell99         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_delayed_2\/q
Path End       : \GlitchFilter_2:genblk1[0]:samples_3\/main_0
Capture Clock  : \GlitchFilter_2:genblk1[0]:samples_3\/clock_0
Path slack     : 992932p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_delayed_2\/clock_0              macrocell65         0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:quad_B_delayed_2\/q       macrocell65    1250   1250  992932  RISE       1
\GlitchFilter_2:genblk1[0]:samples_3\/main_0  macrocell164   2308   3558  992932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_2:genblk1[0]:samples_3\/clock_0              macrocell164        0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_delayed_2\/q
Path End       : Net_3131/main_2
Capture Clock  : Net_3131/clock_0
Path slack     : 992932p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_delayed_2\/clock_0              macrocell65         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_1:bQuadDec:quad_B_delayed_2\/q  macrocell65    1250   1250  992932  RISE       1
Net_3131/main_2                          macrocell166   2308   3558  992932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3131/clock_0                                           macrocell166        0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_2:genblk1[0]:samples_4\/q
Path End       : Net_3131/main_4
Capture Clock  : Net_3131/clock_0
Path slack     : 992938p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_2:genblk1[0]:samples_4\/clock_0              macrocell163        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\GlitchFilter_2:genblk1[0]:samples_4\/q  macrocell163   1250   1250  992938  RISE       1
Net_3131/main_4                          macrocell166   2302   3552  992938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3131/clock_0                                           macrocell166        0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_1:genblk1[0]:samples_3\/q
Path End       : \GlitchFilter_1:genblk1[0]:samples_4\/main_0
Capture Clock  : \GlitchFilter_1:genblk1[0]:samples_4\/clock_0
Path slack     : 992941p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[0]:samples_3\/clock_0              macrocell160        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\GlitchFilter_1:genblk1[0]:samples_3\/q       macrocell160   1250   1250  992941  RISE       1
\GlitchFilter_1:genblk1[0]:samples_4\/main_0  macrocell159   2299   3549  992941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[0]:samples_4\/clock_0              macrocell159        0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_1:genblk1[0]:samples_3\/q
Path End       : Net_3138/main_5
Capture Clock  : Net_3138/clock_0
Path slack     : 992941p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk1[0]:samples_3\/clock_0              macrocell160        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\GlitchFilter_1:genblk1[0]:samples_3\/q  macrocell160   1250   1250  992941  RISE       1
Net_3138/main_5                          macrocell162   2299   3549  992941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3138/clock_0                                           macrocell162        0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_2:genblk1[0]:samples_3\/q
Path End       : \GlitchFilter_2:genblk1[0]:samples_4\/main_0
Capture Clock  : \GlitchFilter_2:genblk1[0]:samples_4\/clock_0
Path slack     : 992946p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_2:genblk1[0]:samples_3\/clock_0              macrocell164        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\GlitchFilter_2:genblk1[0]:samples_3\/q       macrocell164   1250   1250  992946  RISE       1
\GlitchFilter_2:genblk1[0]:samples_4\/main_0  macrocell163   2294   3544  992946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_2:genblk1[0]:samples_4\/clock_0              macrocell163        0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_2:genblk1[0]:samples_3\/q
Path End       : Net_3131/main_5
Capture Clock  : Net_3131/clock_0
Path slack     : 992946p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_2:genblk1[0]:samples_3\/clock_0              macrocell164        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\GlitchFilter_2:genblk1[0]:samples_3\/q  macrocell164   1250   1250  992946  RISE       1
Net_3131/main_5                          macrocell166   2294   3544  992946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3131/clock_0                                           macrocell166        0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_2:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \QuadDec_2:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 992951p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_A_delayed_1\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:quad_A_delayed_1\/q       macrocell67   1250   1250  992951  RISE       1
\QuadDec_2:bQuadDec:quad_A_delayed_2\/main_0  macrocell68   2289   3539  992951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_A_delayed_2\/clock_0              macrocell68         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_2:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \QuadDec_2:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992951p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_A_delayed_1\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:quad_A_delayed_1\/q  macrocell67    1250   1250  992951  RISE       1
\QuadDec_2:bQuadDec:quad_A_filt\/main_1  macrocell152   2289   3539  992951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_A_filt\/clock_0                   macrocell152        0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_A_delayed_1\/q
Path End       : Net_3134/main_2
Capture Clock  : Net_3134/clock_0
Path slack     : 992951p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_A_delayed_1\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:quad_A_delayed_1\/q  macrocell67    1250   1250  992951  RISE       1
Net_3134/main_2                          macrocell169   2289   3539  992951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3134/clock_0                                           macrocell169        0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1414/q
Path End       : Net_2619/main_2
Capture Clock  : Net_2619/clock_0
Path slack     : 992953p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1414/clock_0                                           macrocell104        0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
Net_1414/q       macrocell104   1250   1250  992953  RISE       1
Net_2619/main_2  macrocell105   2287   3537  992953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2619/clock_0                                           macrocell105        0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseCounter_4:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \PulseCounter_4:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \PulseCounter_4:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 992990p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6510
-------------------------------------   ---- 
End-of-path arrival time (ps)           6510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseCounter_4:CounterUDB:sC8:counterdp:u0\/clock         datapathcell14      0      0  RISE       1

Data path
pin name                                              model name      delay     AT   slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\PulseCounter_4:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell14   2290   2290  992990  RISE       1
\PulseCounter_4:CounterUDB:sSTSReg:stsreg\/status_1   statusicell14    4220   6510  992990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PulseCounter_4:CounterUDB:sSTSReg:stsreg\/clock           statusicell14       0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_4:genblk1[0]:samples_4\/q
Path End       : Net_3137/main_4
Capture Clock  : Net_3137/clock_0
Path slack     : 992995p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3495
-------------------------------------   ---- 
End-of-path arrival time (ps)           3495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\GlitchFilter_4:genblk1[0]:samples_4\/clock_0              macrocell170        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\GlitchFilter_4:genblk1[0]:samples_4\/q  macrocell170   1250   1250  992995  RISE       1
Net_3137/main_4                          macrocell172   2245   3495  992995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3137/clock_0                                           macrocell172        0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_2:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \QuadDec_2:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992998p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3492
-------------------------------------   ---- 
End-of-path arrival time (ps)           3492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_B_filt\/clock_0                   macrocell153        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:quad_B_filt\/q       macrocell153   1250   1250  980014  RISE       1
\QuadDec_2:bQuadDec:quad_B_filt\/main_3  macrocell153   2242   3492  992998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_B_filt\/clock_0                   macrocell153        0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_2:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \QuadDec_2:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 993005p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3485
-------------------------------------   ---- 
End-of-path arrival time (ps)           3485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_B_delayed_0\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:quad_B_delayed_0\/q       macrocell69   1250   1250  993005  RISE       1
\QuadDec_2:bQuadDec:quad_B_delayed_1\/main_0  macrocell70   2235   3485  993005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_B_delayed_1\/clock_0              macrocell70         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cy_srff_10/q
Path End       : cy_srff_10/main_2
Capture Clock  : cy_srff_10/clock_0
Path slack     : 993005p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3485
-------------------------------------   ---- 
End-of-path arrival time (ps)           3485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
cy_srff_10/clock_0                                         macrocell141        0      0  RISE       1

Data path
pin name           model name    delay     AT   slack  edge  Fanout
-----------------  ------------  -----  -----  ------  ----  ------
cy_srff_10/q       macrocell141   1250   1250  992091  RISE       1
cy_srff_10/main_2  macrocell141   2235   3485  993005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
cy_srff_10/clock_0                                         macrocell141        0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cy_srff_10/q
Path End       : BurstDetector_4/main_2
Capture Clock  : BurstDetector_4/clock_0
Path slack     : 993005p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3485
-------------------------------------   ---- 
End-of-path arrival time (ps)           3485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
cy_srff_10/clock_0                                         macrocell141        0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
cy_srff_10/q            macrocell141   1250   1250  992091  RISE       1
BurstDetector_4/main_2  macrocell143   2235   3485  993005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
BurstDetector_4/clock_0                                    macrocell143        0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_2:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \QuadDec_2:bQuadDec:quad_B_filt\/clock_0
Path slack     : 993005p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3485
-------------------------------------   ---- 
End-of-path arrival time (ps)           3485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_B_delayed_0\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:quad_B_delayed_0\/q  macrocell69    1250   1250  993005  RISE       1
\QuadDec_2:bQuadDec:quad_B_filt\/main_0  macrocell153   2235   3485  993005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_B_filt\/clock_0                   macrocell153        0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_2:bQuadDec:quad_B_delayed_0\/q
Path End       : Net_3137/main_1
Capture Clock  : Net_3137/clock_0
Path slack     : 993005p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3485
-------------------------------------   ---- 
End-of-path arrival time (ps)           3485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_2:bQuadDec:quad_B_delayed_0\/clock_0              macrocell69         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_2:bQuadDec:quad_B_delayed_0\/q  macrocell69    1250   1250  993005  RISE       1
Net_3137/main_1                          macrocell172   2235   3485  993005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3137/clock_0                                           macrocell172        0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:load_cond\/q
Path End       : \SPIM:BSPIM:load_cond\/main_8
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 993006p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (spiclk:R#1 vs. spiclk:R#2)   1000000
- Setup time                                   -3510
------------------------------------------   ------- 
End-of-path required time (ps)                996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3484
-------------------------------------   ---- 
End-of-path arrival time (ps)           3484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell128        0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:load_cond\/q       macrocell128   1250   1250  993006  RISE       1
\SPIM:BSPIM:load_cond\/main_8  macrocell128   2234   3484  993006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell128        0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1260\/q
Path End       : \QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 993711p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_7:R#1 vs. timer_clock_7:R#2)   1000000
- Recovery time                                                  0
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6289
-------------------------------------   ---- 
End-of-path arrival time (ps)           6289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                               macrocell100        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_1:Net_1260\/q                             macrocell100   1250   1250  979397  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell3   5039   6289  993711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock          statusicell3        0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_1:BUART:sRX:RxBitCounter\/clock
Path slack     : 12996809p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -5360
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13011307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14498
-------------------------------------   ----- 
End-of-path arrival time (ps)           14498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell80         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_3\/q            macrocell80   1250   1250  12996809  RISE       1
\UART_1:BUART:rx_counter_load\/main_2  macrocell5    3614   4864  12996809  RISE       1
\UART_1:BUART:rx_counter_load\/q       macrocell5    3350   8214  12996809  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/load   count7cell    6283  14498  12996809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 12997312p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -6190
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13010477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13164
-------------------------------------   ----- 
End-of-path arrival time (ps)           13164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell75         0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_2\/q                      macrocell75     1250   1250  12997312  RISE       1
\UART_1:BUART:counter_load_not\/main_3           macrocell2      5712   6962  12997312  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell2      3350  10312  12997312  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2853  13164  12997312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 13000225p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                       -500
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13016167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15941
-------------------------------------   ----- 
End-of-path arrival time (ps)           15941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  13000225  RISE       1
\UART_1:BUART:rx_status_4\/main_1                 macrocell7      6110   9690  13000225  RISE       1
\UART_1:BUART:rx_status_4\/q                      macrocell7      3350  13040  13000225  RISE       1
\UART_1:BUART:sRX:RxSts\/status_4                 statusicell2    2901  15941  13000225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell2        0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_1:BUART:sTX:TxSts\/clock
Path slack     : 13001112p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                       -500
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13016167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15054
-------------------------------------   ----- 
End-of-path arrival time (ps)           15054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  13001112  RISE       1
\UART_1:BUART:tx_status_0\/main_3                 macrocell3      5261   8841  13001112  RISE       1
\UART_1:BUART:tx_status_0\/q                      macrocell3      3350  12191  13001112  RISE       1
\UART_1:BUART:sTX:TxSts\/status_0                 statusicell1    2864  15054  13001112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxSts\/clock                             statusicell1        0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 13003004p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10153
-------------------------------------   ----- 
End-of-path arrival time (ps)           10153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13003004  RISE       1
\UART_1:BUART:rx_load_fifo\/main_7       macrocell79   8213  10153  13003004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell79         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13003379p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -6010
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13010657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7277
-------------------------------------   ---- 
End-of-path arrival time (ps)           7277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell78         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_0\/q                macrocell78     1250   1250  12997636  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   6027   7277  13003379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13003507p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -6010
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13010657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7150
-------------------------------------   ---- 
End-of-path arrival time (ps)           7150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell82         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q          macrocell82     1250   1250  13003507  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   5900   7150  13003507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_0\/main_7
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 13003560p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9597
-------------------------------------   ---- 
End-of-path arrival time (ps)           9597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13003004  RISE       1
\UART_1:BUART:rx_state_0\/main_7         macrocell78   7657   9597  13003560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell78         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_3\/main_7
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 13003560p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9597
-------------------------------------   ---- 
End-of-path arrival time (ps)           9597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13003004  RISE       1
\UART_1:BUART:rx_state_3\/main_7         macrocell80   7657   9597  13003560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell80         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_2\/main_7
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 13003560p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9597
-------------------------------------   ---- 
End-of-path arrival time (ps)           9597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13003004  RISE       1
\UART_1:BUART:rx_state_2\/main_7         macrocell81   7657   9597  13003560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13003755p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -6010
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13010657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6902
-------------------------------------   ---- 
End-of-path arrival time (ps)           6902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell73         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_1\/q                macrocell73     1250   1250  12997912  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   5652   6902  13003755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13004301p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8856
-------------------------------------   ---- 
End-of-path arrival time (ps)           8856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13004301  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_2   macrocell82   6916   8856  13004301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell82         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:tx_state_0\/main_3
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 13004316p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8841
-------------------------------------   ---- 
End-of-path arrival time (ps)           8841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  13001112  RISE       1
\UART_1:BUART:tx_state_0\/main_3                  macrocell74     5261   8841  13004316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell74         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_last\/q
Path End       : \UART_1:BUART:rx_state_2\/main_8
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 13004324p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8832
-------------------------------------   ---- 
End-of-path arrival time (ps)           8832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_last\/clock_0                             macrocell87         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_last\/q          macrocell87   1250   1250  13004324  RISE       1
\UART_1:BUART:rx_state_2\/main_8  macrocell81   7582   8832  13004324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13004361p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8796
-------------------------------------   ---- 
End-of-path arrival time (ps)           8796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13004361  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_1   macrocell82   6856   8796  13004361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell82         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:pollcount_1\/main_1
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 13004361p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8796
-------------------------------------   ---- 
End-of-path arrival time (ps)           8796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13004361  RISE       1
\UART_1:BUART:pollcount_1\/main_1        macrocell84   6856   8796  13004361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell84         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:pollcount_0\/main_1
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 13004361p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8796
-------------------------------------   ---- 
End-of-path arrival time (ps)           8796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13004361  RISE       1
\UART_1:BUART:pollcount_0\/main_1        macrocell85   6856   8796  13004361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell85         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13004390p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -6010
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13010657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6267
-------------------------------------   ---- 
End-of-path arrival time (ps)           6267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell74         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_0\/q                macrocell74     1250   1250  12998660  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   5017   6267  13004390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_0\/main_6
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 13004520p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8636
-------------------------------------   ---- 
End-of-path arrival time (ps)           8636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13004520  RISE       1
\UART_1:BUART:rx_state_0\/main_6         macrocell78   6696   8636  13004520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell78         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_3\/main_6
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 13004520p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8636
-------------------------------------   ---- 
End-of-path arrival time (ps)           8636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13004520  RISE       1
\UART_1:BUART:rx_state_3\/main_6         macrocell80   6696   8636  13004520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell80         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_2\/main_6
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 13004520p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8636
-------------------------------------   ---- 
End-of-path arrival time (ps)           8636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13004520  RISE       1
\UART_1:BUART:rx_state_2\/main_6         macrocell81   6696   8636  13004520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13004558p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8599
-------------------------------------   ---- 
End-of-path arrival time (ps)           8599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13004558  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_0   macrocell82   6659   8599  13004558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell82         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:pollcount_1\/main_0
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 13004558p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8599
-------------------------------------   ---- 
End-of-path arrival time (ps)           8599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13004558  RISE       1
\UART_1:BUART:pollcount_1\/main_0        macrocell84   6659   8599  13004558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell84         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:pollcount_0\/main_0
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 13004558p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8599
-------------------------------------   ---- 
End-of-path arrival time (ps)           8599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13004558  RISE       1
\UART_1:BUART:pollcount_0\/main_0        macrocell85   6659   8599  13004558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell85         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 13004567p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8590
-------------------------------------   ---- 
End-of-path arrival time (ps)           8590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13004520  RISE       1
\UART_1:BUART:rx_load_fifo\/main_6       macrocell79   6650   8590  13004567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell79         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 13004719p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8438
-------------------------------------   ---- 
End-of-path arrival time (ps)           8438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13004719  RISE       1
\UART_1:BUART:rx_load_fifo\/main_5       macrocell79   6498   8438  13004719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell79         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_0\/main_5
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 13004739p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8418
-------------------------------------   ---- 
End-of-path arrival time (ps)           8418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13004719  RISE       1
\UART_1:BUART:rx_state_0\/main_5         macrocell78   6478   8418  13004739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell78         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_3\/main_5
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 13004739p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8418
-------------------------------------   ---- 
End-of-path arrival time (ps)           8418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13004719  RISE       1
\UART_1:BUART:rx_state_3\/main_5         macrocell80   6478   8418  13004739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell80         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_2\/main_5
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 13004739p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8418
-------------------------------------   ---- 
End-of-path arrival time (ps)           8418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13004719  RISE       1
\UART_1:BUART:rx_state_2\/main_5         macrocell81   6478   8418  13004739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13005579p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -6010
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13010657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5078
-------------------------------------   ---- 
End-of-path arrival time (ps)           5078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  12999721  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   4888   5078  13005579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:txn\/main_4
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 13005657p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7500
-------------------------------------   ---- 
End-of-path arrival time (ps)           7500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell75         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_2\/q  macrocell75   1250   1250  12997312  RISE       1
\UART_1:BUART:txn\/main_4    macrocell72   6250   7500  13005657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell72         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_0\/main_2
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 13006047p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7110
-------------------------------------   ---- 
End-of-path arrival time (ps)           7110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell82         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell82   1250   1250  13003507  RISE       1
\UART_1:BUART:rx_state_0\/main_2   macrocell78   5860   7110  13006047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell78         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_3\/main_2
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 13006047p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7110
-------------------------------------   ---- 
End-of-path arrival time (ps)           7110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell82         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell82   1250   1250  13003507  RISE       1
\UART_1:BUART:rx_state_3\/main_2   macrocell80   5860   7110  13006047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell80         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_2\/main_2
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 13006047p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7110
-------------------------------------   ---- 
End-of-path arrival time (ps)           7110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell82         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell82   1250   1250  13003507  RISE       1
\UART_1:BUART:rx_state_2\/main_2   macrocell81   5860   7110  13006047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_2\/main_0
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 13006313p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6844
-------------------------------------   ---- 
End-of-path arrival time (ps)           6844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell73         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell73   1250   1250  12997912  RISE       1
\UART_1:BUART:tx_state_2\/main_0  macrocell75   5594   6844  13006313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell75         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 13006313p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6844
-------------------------------------   ---- 
End-of-path arrival time (ps)           6844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell73         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_1\/q      macrocell73   1250   1250  12997912  RISE       1
\UART_1:BUART:tx_bitclk\/main_0  macrocell76   5594   6844  13006313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell76         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_load_fifo\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13006352p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3130
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7184
-------------------------------------   ---- 
End-of-path arrival time (ps)           7184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell79         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_load_fifo\/q            macrocell79     1250   1250  13001024  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   5934   7184  13006352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_1:BUART:txn\/main_3
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 13006545p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6611
-------------------------------------   ---- 
End-of-path arrival time (ps)           6611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  13006545  RISE       1
\UART_1:BUART:txn\/main_3                macrocell72     2241   6611  13006545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell72         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 13006607p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6550
-------------------------------------   ---- 
End-of-path arrival time (ps)           6550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell82         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q   macrocell82   1250   1250  13003507  RISE       1
\UART_1:BUART:rx_load_fifo\/main_2  macrocell79   5300   6550  13006607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell79         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_status_3\/main_2
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 13006607p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6550
-------------------------------------   ---- 
End-of-path arrival time (ps)           6550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell82         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell82   1250   1250  13003507  RISE       1
\UART_1:BUART:rx_status_3\/main_2  macrocell86   5300   6550  13006607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell86         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:txn\/main_2
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 13006882p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6275
-------------------------------------   ---- 
End-of-path arrival time (ps)           6275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell74         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_0\/q  macrocell74   1250   1250  12998660  RISE       1
\UART_1:BUART:txn\/main_2    macrocell72   5025   6275  13006882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell72         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:rx_state_0\/main_8
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 13006994p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6163
-------------------------------------   ---- 
End-of-path arrival time (ps)           6163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell84         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:pollcount_1\/q      macrocell84   1250   1250  13003673  RISE       1
\UART_1:BUART:rx_state_0\/main_8  macrocell78   4913   6163  13006994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell78         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:txn\/main_6
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 13007064p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6093
-------------------------------------   ---- 
End-of-path arrival time (ps)           6093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell76         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_bitclk\/q  macrocell76   1250   1250  13007064  RISE       1
\UART_1:BUART:txn\/main_6   macrocell72   4843   6093  13007064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell72         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13007097p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -6010
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13010657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell77         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q         macrocell77     1250   1250  12997039  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   2310   3560  13007097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:txn\/q
Path End       : \UART_1:BUART:txn\/main_0
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 13007152p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6004
-------------------------------------   ---- 
End-of-path arrival time (ps)           6004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell72         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:txn\/q       macrocell72   1250   1250  13007152  RISE       1
\UART_1:BUART:txn\/main_0  macrocell72   4754   6004  13007152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell72         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:txn\/main_1
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 13007167p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5990
-------------------------------------   ---- 
End-of-path arrival time (ps)           5990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell73         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_1\/q  macrocell73   1250   1250  12997912  RISE       1
\UART_1:BUART:txn\/main_1    macrocell72   4740   5990  13007167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell72         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:rx_status_3\/main_5
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 13007578p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5579
-------------------------------------   ---- 
End-of-path arrival time (ps)           5579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell84         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:pollcount_1\/q       macrocell84   1250   1250  13003673  RISE       1
\UART_1:BUART:rx_status_3\/main_5  macrocell86   4329   5579  13007578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell86         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_0\/main_3
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 13007710p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5447
-------------------------------------   ---- 
End-of-path arrival time (ps)           5447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell80         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell80   1250   1250  12996809  RISE       1
\UART_1:BUART:rx_state_0\/main_3  macrocell78   4197   5447  13007710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell78         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_3\/main_3
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 13007710p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5447
-------------------------------------   ---- 
End-of-path arrival time (ps)           5447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell80         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell80   1250   1250  12996809  RISE       1
\UART_1:BUART:rx_state_3\/main_3  macrocell80   4197   5447  13007710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell80         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_2\/main_3
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 13007710p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5447
-------------------------------------   ---- 
End-of-path arrival time (ps)           5447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell80         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell80   1250   1250  12996809  RISE       1
\UART_1:BUART:rx_state_2\/main_3  macrocell81   4197   5447  13007710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_status_3\/q
Path End       : \UART_1:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 13007737p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                       -500
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13016167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8430
-------------------------------------   ---- 
End-of-path arrival time (ps)           8430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell86         0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_status_3\/q       macrocell86    1250   1250  13007737  RISE       1
\UART_1:BUART:sRX:RxSts\/status_3  statusicell2   7180   8430  13007737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell2        0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_2\/main_1
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 13007932p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5224
-------------------------------------   ---- 
End-of-path arrival time (ps)           5224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell74         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell74   1250   1250  12998660  RISE       1
\UART_1:BUART:tx_state_2\/main_1  macrocell75   3974   5224  13007932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell75         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 13007932p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5224
-------------------------------------   ---- 
End-of-path arrival time (ps)           5224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell74         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_0\/q      macrocell74   1250   1250  12998660  RISE       1
\UART_1:BUART:tx_bitclk\/main_1  macrocell76   3974   5224  13007932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell76         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_1\/main_3
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 13007945p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5211
-------------------------------------   ---- 
End-of-path arrival time (ps)           5211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell75         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell75   1250   1250  12997312  RISE       1
\UART_1:BUART:tx_state_1\/main_3  macrocell73   3961   5211  13007945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell73         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_0\/main_4
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 13007945p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5211
-------------------------------------   ---- 
End-of-path arrival time (ps)           5211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell75         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell75   1250   1250  12997312  RISE       1
\UART_1:BUART:tx_state_0\/main_4  macrocell74   3961   5211  13007945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell74         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_1\/main_5
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 13007957p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5199
-------------------------------------   ---- 
End-of-path arrival time (ps)           5199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell76         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell76   1250   1250  13007064  RISE       1
\UART_1:BUART:tx_state_1\/main_5  macrocell73   3949   5199  13007957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell73         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_0\/main_5
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 13007957p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5199
-------------------------------------   ---- 
End-of-path arrival time (ps)           5199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell76         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell76   1250   1250  13007064  RISE       1
\UART_1:BUART:tx_state_0\/main_5  macrocell74   3949   5199  13007957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell74         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 13008292p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4864
-------------------------------------   ---- 
End-of-path arrival time (ps)           4864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell80         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_3\/q         macrocell80   1250   1250  12996809  RISE       1
\UART_1:BUART:rx_load_fifo\/main_3  macrocell79   3614   4864  13008292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell79         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13008292p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4864
-------------------------------------   ---- 
End-of-path arrival time (ps)           4864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell80         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_3\/q               macrocell80   1250   1250  12996809  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_2  macrocell83   3614   4864  13008292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell83         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_status_3\/main_3
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 13008292p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4864
-------------------------------------   ---- 
End-of-path arrival time (ps)           4864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell80         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_3\/q        macrocell80   1250   1250  12996809  RISE       1
\UART_1:BUART:rx_status_3\/main_3  macrocell86   3614   4864  13008292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell86         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:rx_status_3\/main_6
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 13008352p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4805
-------------------------------------   ---- 
End-of-path arrival time (ps)           4805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell85         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell85   1250   1250  13003651  RISE       1
\UART_1:BUART:rx_status_3\/main_6  macrocell86   3555   4805  13008352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell86         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:rx_state_0\/main_9
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 13008372p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4785
-------------------------------------   ---- 
End-of-path arrival time (ps)           4785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell85         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:pollcount_0\/q      macrocell85   1250   1250  13003651  RISE       1
\UART_1:BUART:rx_state_0\/main_9  macrocell78   3535   4785  13008372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell78         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 13008523p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4634
-------------------------------------   ---- 
End-of-path arrival time (ps)           4634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell77         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell77   1250   1250  12997039  RISE       1
\UART_1:BUART:rx_load_fifo\/main_0  macrocell79   3384   4634  13008523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell79         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13008523p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4634
-------------------------------------   ---- 
End-of-path arrival time (ps)           4634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell77         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q        macrocell77   1250   1250  12997039  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_0  macrocell83   3384   4634  13008523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell83         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_status_3\/main_0
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 13008523p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4634
-------------------------------------   ---- 
End-of-path arrival time (ps)           4634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell77         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell77   1250   1250  12997039  RISE       1
\UART_1:BUART:rx_status_3\/main_0   macrocell86   3384   4634  13008523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell86         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_0\/main_0
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 13008542p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4614
-------------------------------------   ---- 
End-of-path arrival time (ps)           4614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell77         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell77   1250   1250  12997039  RISE       1
\UART_1:BUART:rx_state_0\/main_0    macrocell78   3364   4614  13008542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell78         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_3\/main_0
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 13008542p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4614
-------------------------------------   ---- 
End-of-path arrival time (ps)           4614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell77         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell77   1250   1250  12997039  RISE       1
\UART_1:BUART:rx_state_3\/main_0    macrocell80   3364   4614  13008542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell80         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_2\/main_0
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 13008542p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4614
-------------------------------------   ---- 
End-of-path arrival time (ps)           4614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell77         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell77   1250   1250  12997039  RISE       1
\UART_1:BUART:rx_state_2\/main_0    macrocell81   3364   4614  13008542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_2\/main_4
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 13008707p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4450
-------------------------------------   ---- 
End-of-path arrival time (ps)           4450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13008707  RISE       1
\UART_1:BUART:tx_state_2\/main_4               macrocell75     4260   4450  13008707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell75         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_1\/main_0
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 13008707p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4450
-------------------------------------   ---- 
End-of-path arrival time (ps)           4450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell73         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell73   1250   1250  12997912  RISE       1
\UART_1:BUART:tx_state_1\/main_0  macrocell73   3200   4450  13008707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell73         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_0\/main_0
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 13008707p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4450
-------------------------------------   ---- 
End-of-path arrival time (ps)           4450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell73         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell73   1250   1250  12997912  RISE       1
\UART_1:BUART:tx_state_0\/main_0  macrocell74   3200   4450  13008707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell74         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_2\/main_2
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 13008822p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4335
-------------------------------------   ---- 
End-of-path arrival time (ps)           4335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  12999721  RISE       1
\UART_1:BUART:tx_state_2\/main_2               macrocell75     4145   4335  13008822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell75         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 13008822p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4335
-------------------------------------   ---- 
End-of-path arrival time (ps)           4335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  12999721  RISE       1
\UART_1:BUART:tx_bitclk\/main_2                macrocell76     4145   4335  13008822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell76         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_0\/main_4
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 13009115p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell81         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell81   1250   1250  12997637  RISE       1
\UART_1:BUART:rx_state_0\/main_4  macrocell78   2791   4041  13009115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell78         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_3\/main_4
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 13009115p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell81         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell81   1250   1250  12997637  RISE       1
\UART_1:BUART:rx_state_3\/main_4  macrocell80   2791   4041  13009115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell80         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_2\/main_4
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 13009115p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell81         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell81   1250   1250  12997637  RISE       1
\UART_1:BUART:rx_state_2\/main_4  macrocell81   2791   4041  13009115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_0\/main_1
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 13009118p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell78         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell78   1250   1250  12997636  RISE       1
\UART_1:BUART:rx_state_0\/main_1  macrocell78   2789   4039  13009118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell78         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_3\/main_1
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 13009118p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell78         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell78   1250   1250  12997636  RISE       1
\UART_1:BUART:rx_state_3\/main_1  macrocell80   2789   4039  13009118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell80         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_2\/main_1
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 13009118p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell78         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell78   1250   1250  12997636  RISE       1
\UART_1:BUART:rx_state_2\/main_1  macrocell81   2789   4039  13009118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 13009120p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell78         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_0\/q         macrocell78   1250   1250  12997636  RISE       1
\UART_1:BUART:rx_load_fifo\/main_1  macrocell79   2787   4037  13009120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell79         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13009120p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell78         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_0\/q               macrocell78   1250   1250  12997636  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_1  macrocell83   2787   4037  13009120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell83         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_status_3\/main_1
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 13009120p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell78         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_0\/q        macrocell78   1250   1250  12997636  RISE       1
\UART_1:BUART:rx_status_3\/main_1  macrocell86   2787   4037  13009120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell86         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 13009120p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell81         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_2\/q         macrocell81   1250   1250  12997637  RISE       1
\UART_1:BUART:rx_load_fifo\/main_4  macrocell79   2787   4037  13009120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell79         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13009120p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell81         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_2\/q               macrocell81   1250   1250  12997637  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_3  macrocell83   2787   4037  13009120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell83         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_status_3\/main_4
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 13009120p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell81         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:rx_state_2\/q        macrocell81   1250   1250  12997637  RISE       1
\UART_1:BUART:rx_status_3\/main_4  macrocell86   2787   4037  13009120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell86         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:pollcount_1\/main_3
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 13009276p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3881
-------------------------------------   ---- 
End-of-path arrival time (ps)           3881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell85         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell85   1250   1250  13003651  RISE       1
\UART_1:BUART:pollcount_1\/main_3  macrocell84   2631   3881  13009276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell84         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:pollcount_0\/main_2
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 13009276p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3881
-------------------------------------   ---- 
End-of-path arrival time (ps)           3881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell85         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell85   1250   1250  13003651  RISE       1
\UART_1:BUART:pollcount_0\/main_2  macrocell85   2631   3881  13009276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell85         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:pollcount_1\/main_2
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 13009298p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell84         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:pollcount_1\/q       macrocell84   1250   1250  13003673  RISE       1
\UART_1:BUART:pollcount_1\/main_2  macrocell84   2609   3859  13009298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell84         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:txn\/main_5
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 13009585p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3572
-------------------------------------   ---- 
End-of-path arrival time (ps)           3572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13008707  RISE       1
\UART_1:BUART:txn\/main_5                      macrocell72     3382   3572  13009585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell72         0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_1\/main_1
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 13009596p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell74         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell74   1250   1250  12998660  RISE       1
\UART_1:BUART:tx_state_1\/main_1  macrocell73   2311   3561  13009596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell73         0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_0\/main_1
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 13009596p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell74         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell74   1250   1250  12998660  RISE       1
\UART_1:BUART:tx_state_0\/main_1  macrocell74   2311   3561  13009596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell74         0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_2\/main_3
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 13009598p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell75         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell75   1250   1250  12997312  RISE       1
\UART_1:BUART:tx_state_2\/main_3  macrocell75   2309   3559  13009598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell75         0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 13009598p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell75         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_2\/q      macrocell75   1250   1250  12997312  RISE       1
\UART_1:BUART:tx_bitclk\/main_3  macrocell76   2309   3559  13009598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell76         0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_2\/main_5
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 13009612p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell76         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell76   1250   1250  13007064  RISE       1
\UART_1:BUART:tx_state_2\/main_5  macrocell75   2295   3545  13009612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell75         0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_1\/main_4
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 13010343p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2813
-------------------------------------   ---- 
End-of-path arrival time (ps)           2813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13008707  RISE       1
\UART_1:BUART:tx_state_1\/main_4               macrocell73     2623   2813  13010343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell73         0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_1\/main_2
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 13010352p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2805
-------------------------------------   ---- 
End-of-path arrival time (ps)           2805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  12999721  RISE       1
\UART_1:BUART:tx_state_1\/main_2               macrocell73     2615   2805  13010352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell73         0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_0\/main_2
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 13010352p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13016667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2805
-------------------------------------   ---- 
End-of-path arrival time (ps)           2805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  12999721  RISE       1
\UART_1:BUART:tx_state_0\/main_2               macrocell74     2615   2805  13010352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell74         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

