library ieee;
use ieee.std_logic_1164.all;

entity relojlento is
	port(clk50MHz : in std:logic;
		  clk12MHz : in std:logic:='0';
	);
end entity relojlento;

architecture behavior of relojlento is
	signal conteo: INTEGER range 0 to 12;
	
	begin
		process(clk50Mhz)
		begin
			if clk50MHz' event and clk50MHz='1' then
				conteo <= conteo + 1;
				if (conteo = 12) then
					conteo <= 0;
					clk12Hz <= not(clk12Hz);
				end if;
			end if;
		end process;
end architecture behavior;