<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'bit_reverse' (loop 'For_Loop'): Unable to schedule 'load' operation ('X_R_load', bit_reverse.cpp:24) on array 'X_R' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'X_R'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html" projectName="hls" solutionName="solution1" date="2022-10-18T18:01:13.612+0800" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R'." projectName="hls" solutionName="solution1" date="2022-10-18T18:01:13.530+0800" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I'." projectName="hls" solutionName="solution1" date="2022-10-18T18:01:13.522+0800" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_R'." projectName="hls" solutionName="solution1" date="2022-10-18T18:01:13.514+0800" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'X_I'." projectName="hls" solutionName="solution1" date="2022-10-18T18:01:13.508+0800" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [HLS 200-626] This design is unable to schedule all read ports in the first II cycle. The RTL testbench may treat the design as non-pipelined" projectName="hls" solutionName="solution1" date="2022-10-18T18:02:50.175+0800" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
