module colourful(
	input wire clk,
	input wire [9:0]x,
	input wire [9:0]y,
	output reg [3:0]red,
	output reg [3:0]green,
	output reg [3:0]blue,
)

always @(posedge clk)
begin
	red <= x[3:0];
	green <= y[3:0];
	blue[1:0] <= x[5:4];
	blue[3:2] <= y[5:4];
end


endmodule
