# Reading pref.tcl
# do Dec2_4En_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:23 on May 02,2023
# vcom -reportprogress 300 -93 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En
# -- Compiling architecture Behavioral of Dec2_4En
# End time: 14:38:23 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:36 on May 02,2023
# vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 14:38:36 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:36 on May 02,2023
# vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 14:38:36 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:36 on May 02,2023
# vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 14:38:36 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:37 on May 02,2023
# vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 14:38:37 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:37 on May 02,2023
# vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 14:38:37 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:37 on May 02,2023
# vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 14:38:37 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:37 on May 02,2023
# vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 14:38:37 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:37 on May 02,2023
# vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 14:38:37 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:38 on May 02,2023
# vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 14:38:38 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:38 on May 02,2023
# vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 14:38:38 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:38 on May 02,2023
# vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 14:38:38 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:39 on May 02,2023
# vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 14:38:39 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:39 on May 02,2023
# vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 14:38:39 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:38:39 on May 02,2023
# vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 14:38:39 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:11 on May 02,2023
# vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 14:39:11 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:11 on May 02,2023
# vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 14:39:11 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:11 on May 02,2023
# vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 14:39:12 on May 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:12 on May 02,2023
# vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 14:39:12 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:13 on May 02,2023
# vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 14:39:13 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:15 on May 02,2023
# vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 14:39:15 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:15 on May 02,2023
# vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 14:39:15 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:15 on May 02,2023
# vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 14:39:15 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:16 on May 02,2023
# vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 14:39:16 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Modified modelsim.ini
# Modified modelsim.ini
vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:41:13 on May 02,2023
# vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 14:41:14 on May 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:41:14 on May 02,2023
# vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 14:41:14 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:41:15 on May 02,2023
# vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 14:41:15 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:41:16 on May 02,2023
# vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 14:41:16 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Modified modelsim.ini
# Modified modelsim.ini
vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:41:34 on May 02,2023
# vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 14:41:34 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:41:34 on May 02,2023
# vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 14:41:34 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:41:36 on May 02,2023
# vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 14:41:36 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:41:36 on May 02,2023
# vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 14:41:36 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:41:36 on May 02,2023
# vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 14:41:36 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:41:36 on May 02,2023
# vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 14:41:36 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:41:36 on May 02,2023
# vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 14:41:37 on May 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:41:37 on May 02,2023
# vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 14:41:37 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:41:37 on May 02,2023
# vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 14:41:37 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:41:37 on May 02,2023
# vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 14:41:37 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:41:38 on May 02,2023
# vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 14:41:38 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:41:38 on May 02,2023
# vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 14:41:38 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:41:38 on May 02,2023
# vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 14:41:38 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:41:38 on May 02,2023
# vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 14:41:38 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:41:38 on May 02,2023
# vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 14:41:38 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:41:39 on May 02,2023
# vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 14:41:39 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:41:39 on May 02,2023
# vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 14:41:39 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:41:39 on May 02,2023
# vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 14:41:39 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:41:39 on May 02,2023
# vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 14:41:39 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:42:05 on May 02,2023
# vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 14:42:05 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:42:05 on May 02,2023
# vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 14:42:05 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:42:06 on May 02,2023
# vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 14:42:06 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:42:06 on May 02,2023
# vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 14:42:06 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:42:06 on May 02,2023
# vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 14:42:06 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:42:06 on May 02,2023
# vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 14:42:06 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:42:06 on May 02,2023
# vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 14:42:06 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:42:07 on May 02,2023
# vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 14:42:07 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:42:07 on May 02,2023
# vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 14:42:07 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:42:07 on May 02,2023
# vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 14:42:07 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:42:08 on May 02,2023
# vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 14:42:08 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:42:09 on May 02,2023
# vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 14:42:09 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:42:24 on May 02,2023
# vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 14:42:24 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:42:26 on May 02,2023
# vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 14:42:26 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:42:29 on May 02,2023
# vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 14:42:29 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:42:42 on May 02,2023
# vcom -reportprogress 300 -work work C:/ua-leci/1a2S/LSD/praticas/trab7/part1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 14:42:42 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
