Determining the location of the ModelSim executable...

Using: c:/intelfpga_lite/18.0/modelsim_ase/win32aloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off m68hc11 -c m68hc11 --vector_source="C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Waveform1.vwf" --testbench_file="C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/simulation/qsim/Waveform1.vwf.vht"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Sat May 30 02:45:32 2020
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off m68hc11 -c m68hc11 --vector_source="C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Waveform1.vwf" --testbench_file="C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/simulation/qsim/Waveform1.vwf.vht"
Info (119006): Selected device 10M50DAF484C7G for design "m68hc11"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

rning (201005): Ignoring output pin "DM[2]" in vector source file when writing test bench files

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory="C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/simulation/qsim/" m68hc11 -c m68hc11

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Sat May 30 02:45:34 2020
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory="C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/simulation/qsim/" m68hc11 -c m68hc11
Info (119006): Selected device 10M50DAF484C7G for design "m68hc11"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file m68hc11.vho in folder "C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4646 megabytes
    Info: Processing ended: Sat May 30 02:45:36 2020
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/simulation/qsim/m68hc11.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

c:/intelfpga_lite/18.0/modelsim_ase/win32aloem//vsim -c -do m68hc11.do

Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl

# 10.5b


# do m68hc11.do
# ** Warning: (vlib-34) Library already exists at "work".

# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:45:38 on May 30,2020
# vcom -work work m68hc11.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package fiftyfivenm_atom_pack
# -- Loading package fiftyfivenm_components
# -- Compiling entity bin_BCD
# -- Compiling architecture structure of bin_BCD

# End time: 02:45:38 on May 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:45:38 on May 30,2020
# vcom -work work Waveform1.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity bin_BCD_vhd_vec_tst
# -- Compiling architecture bin_BCD_arch of bin_BCD_vhd_vec_tst
# End time: 02:45:38 on May 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -L fiftyfivenm -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.bin_BCD_vhd_vec_tst 
# Start time: 02:45:38 on May 30,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.bin_bcd_vhd_vec_tst(bin_bcd_arch)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading fiftyfivenm.fiftyfivenm_atom_pack(body)
# Loading fiftyfivenm.fiftyfivenm_components
# Loading work.bin_bcd(structure)
# Loading fiftyfivenm.fiftyfivenm_io_obuf(behavior)
# Loading fiftyfivenm.fiftyfivenm_io_ibuf(behavior)
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)
# after#31

# End time: 02:45:39 on May 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/Waveform1.vwf...

Reading C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/simulation/qsim/m68hc11.msim.vcd...

Processing channel transitions... 

Warning: salida[23] - signal not found in VCD.

Warning: salida[22] - signal not found in VCD.

Warning: salida[21] - signal not found in VCD.

Warning: salida[20] - signal not found in VCD.

Warning: salida[19] - signal not found in VCD.

Warning: salida[18] - signal not found in VCD.

Warning: salida[17] - signal not found in VCD.

Warning: salida[16] - signal not found in VCD.

Warning: salida[15] - signal not found in VCD.

Warning: salida[14] - signal not found in VCD.

Warning: salida[13] - signal not found in VCD.

Warning: salida[12] - signal not found in VCD.

Warning: salida[11] - signal not found in VCD.

Warning: salida[10] - signal not found in VCD.

Warning: salida[9] - signal not found in VCD.

Warning: salida[8] - signal not found in VCD.

Warning: salida[7] - signal not found in VCD.

Warning: salida[6] - signal not found in VCD.

Warning: salida[5] - signal not found in VCD.

Warning: salida[4] - signal not found in VCD.

Warning: salida[3] - signal not found in VCD.

Warning: salida[2] - signal not found in VCD.

Warning: salida[1] - signal not found in VCD.

Warning: salida[0] - signal not found in VCD.

Writing the resulting VWF to C:/Users/braul/Desktop/BRAU 16GB/00 Trabajos Universidad 10mo semestre/Arquitectura de Computadoras/Proyecto Final/ProyectoFinal-Tarjeta/simulation/qsim/m68hc11_20200530024539.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.