Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Tue Nov 17 15:12:06 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 162 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 58 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.774        0.000                      0                13879        0.025        0.000                      0                13879        3.225        0.000                       0                  6731  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.774        0.000                      0                13879        0.025        0.000                      0                13879        3.225        0.000                       0                  6731  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.774ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.774ns  (required time - arrival time)
  Source:                 fsm5/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_0/mem_reg[3][0][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.207ns  (logic 1.279ns (24.563%)  route 3.928ns (75.437%))
  Logic Levels:           12  (CARRY8=3 LUT3=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6778, unset)         0.037     0.037    fsm5/clk
    SLICE_X34Y115        FDRE                                         r  fsm5/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y115        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     0.131 f  fsm5/out_reg[2]/Q
                         net (fo=20, routed)          0.458     0.589    fsm5/out_reg_n_0_[2]
    SLICE_X34Y115        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     0.687 f  fsm5/out[1]_i_6/O
                         net (fo=4, routed)           0.280     0.967    fsm4/out_reg[0]_8
    SLICE_X35Y117        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.063     1.030 f  fsm4/out[0]_i_2__5/O
                         net (fo=7, routed)           0.109     1.139    fsm3/out_reg[0]_6
    SLICE_X35Y116        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     1.239 f  fsm3/mem[7][7][31]_i_10__0/O
                         net (fo=113, routed)         0.298     1.537    fsm2/mem_reg[1][0][13]_1
    SLICE_X34Y111        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.101     1.638 r  fsm2/done_i_1__1/O
                         net (fo=67, routed)          0.200     1.838    fsm2/out_reg[0]_0
    SLICE_X33Y111        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     1.878 r  fsm2/mem[7][7][31]_i_3__1/O
                         net (fo=320, routed)         0.656     2.534    C0_0/C0_0_addr0[2]
    SLICE_X24Y93         MUXF7 (Prop_F7MUX_CD_SLICEM_S_O)
                                                      0.099     2.633 r  C0_0/out_reg[12]_i_10__1/O
                         net (fo=2, routed)           0.145     2.778    C0_0/out_reg[12]_i_10__1_n_0
    SLICE_X24Y95         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     2.960 r  C0_0/out[12]_i_3__1/O
                         net (fo=3, routed)           0.252     3.212    C0_0/out_reg[1]_43
    SLICE_X23Y97         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     3.391 r  C0_0/mem[7][7][15]_i_6/O
                         net (fo=1, routed)           0.444     3.835    add3/left[12]
    SLICE_X26Y104        CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.117     3.952 r  add3/mem_reg[7][7][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.980    add3/mem_reg[7][7][15]_i_2_n_0
    SLICE_X26Y105        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.003 r  add3/mem_reg[7][7][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.031    add3/mem_reg[7][7][23]_i_2_n_0
    SLICE_X26Y106        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     4.176 r  add3/mem_reg[7][7][31]_i_11/O[5]
                         net (fo=1, routed)           0.200     4.376    fsm/out[21]
    SLICE_X25Y106        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.038     4.414 r  fsm/mem[7][7][29]_i_1/O
                         net (fo=64, routed)          0.830     5.244    C0_0/mem_reg[1][0][31]_0[29]
    SLICE_X34Y107        FDRE                                         r  C0_0/mem_reg[3][0][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6778, unset)         0.026     7.026    C0_0/clk
    SLICE_X34Y107        FDRE                                         r  C0_0/mem_reg[3][0][29]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X34Y107        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.027     7.018    C0_0/mem_reg[3][0][29]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.244    
  -------------------------------------------------------------------
                         slack                                  1.774    

Slack (MET) :             1.789ns  (required time - arrival time)
  Source:                 fsm5/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_0/mem_reg[0][0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.190ns  (logic 1.274ns (24.547%)  route 3.916ns (75.453%))
  Logic Levels:           11  (CARRY8=2 LUT3=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6778, unset)         0.037     0.037    fsm5/clk
    SLICE_X34Y115        FDRE                                         r  fsm5/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y115        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     0.131 f  fsm5/out_reg[2]/Q
                         net (fo=20, routed)          0.458     0.589    fsm5/out_reg_n_0_[2]
    SLICE_X34Y115        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     0.687 f  fsm5/out[1]_i_6/O
                         net (fo=4, routed)           0.280     0.967    fsm4/out_reg[0]_8
    SLICE_X35Y117        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.063     1.030 f  fsm4/out[0]_i_2__5/O
                         net (fo=7, routed)           0.109     1.139    fsm3/out_reg[0]_6
    SLICE_X35Y116        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     1.239 f  fsm3/mem[7][7][31]_i_10__0/O
                         net (fo=113, routed)         0.298     1.537    fsm2/mem_reg[1][0][13]_1
    SLICE_X34Y111        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.101     1.638 r  fsm2/done_i_1__1/O
                         net (fo=67, routed)          0.200     1.838    fsm2/out_reg[0]_0
    SLICE_X33Y111        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     1.878 r  fsm2/mem[7][7][31]_i_3__1/O
                         net (fo=320, routed)         0.664     2.542    C0_0/C0_0_addr0[2]
    SLICE_X25Y94         MUXF7 (Prop_F7MUX_CD_SLICEL_S_O)
                                                      0.090     2.632 r  C0_0/out_reg[0]_i_10__1/O
                         net (fo=2, routed)           0.229     2.861    C0_0/out_reg[0]_i_10__1_n_0
    SLICE_X26Y96         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     3.040 r  C0_0/out[0]_i_3__1/O
                         net (fo=3, routed)           0.211     3.251    C0_0/out_reg[1]_31
    SLICE_X24Y98         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     3.433 r  C0_0/mem[7][7][7]_i_10/O
                         net (fo=1, routed)           0.230     3.663    add3/left[0]
    SLICE_X26Y103        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.167     3.830 r  add3/mem_reg[7][7][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.858    add3/mem_reg[7][7][7]_i_2_n_0
    SLICE_X26Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     3.955 r  add3/mem_reg[7][7][15]_i_2/O[1]
                         net (fo=1, routed)           0.279     4.234    fsm/out[7]
    SLICE_X27Y102        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     4.297 r  fsm/mem[7][7][9]_i_1/O
                         net (fo=64, routed)          0.930     5.227    C0_0/mem_reg[1][0][31]_0[9]
    SLICE_X35Y95         FDRE                                         r  C0_0/mem_reg[0][0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6778, unset)         0.024     7.024    C0_0/clk
    SLICE_X35Y95         FDRE                                         r  C0_0/mem_reg[0][0][9]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X35Y95         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     7.016    C0_0/mem_reg[0][0][9]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.227    
  -------------------------------------------------------------------
                         slack                                  1.789    

Slack (MET) :             1.823ns  (required time - arrival time)
  Source:                 fsm5/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_0/mem_reg[1][0][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.158ns  (logic 1.279ns (24.796%)  route 3.879ns (75.204%))
  Logic Levels:           12  (CARRY8=3 LUT3=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6778, unset)         0.037     0.037    fsm5/clk
    SLICE_X34Y115        FDRE                                         r  fsm5/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y115        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     0.131 f  fsm5/out_reg[2]/Q
                         net (fo=20, routed)          0.458     0.589    fsm5/out_reg_n_0_[2]
    SLICE_X34Y115        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     0.687 f  fsm5/out[1]_i_6/O
                         net (fo=4, routed)           0.280     0.967    fsm4/out_reg[0]_8
    SLICE_X35Y117        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.063     1.030 f  fsm4/out[0]_i_2__5/O
                         net (fo=7, routed)           0.109     1.139    fsm3/out_reg[0]_6
    SLICE_X35Y116        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     1.239 f  fsm3/mem[7][7][31]_i_10__0/O
                         net (fo=113, routed)         0.298     1.537    fsm2/mem_reg[1][0][13]_1
    SLICE_X34Y111        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.101     1.638 r  fsm2/done_i_1__1/O
                         net (fo=67, routed)          0.200     1.838    fsm2/out_reg[0]_0
    SLICE_X33Y111        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     1.878 r  fsm2/mem[7][7][31]_i_3__1/O
                         net (fo=320, routed)         0.656     2.534    C0_0/C0_0_addr0[2]
    SLICE_X24Y93         MUXF7 (Prop_F7MUX_CD_SLICEM_S_O)
                                                      0.099     2.633 r  C0_0/out_reg[12]_i_10__1/O
                         net (fo=2, routed)           0.145     2.778    C0_0/out_reg[12]_i_10__1_n_0
    SLICE_X24Y95         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     2.960 r  C0_0/out[12]_i_3__1/O
                         net (fo=3, routed)           0.252     3.212    C0_0/out_reg[1]_43
    SLICE_X23Y97         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     3.391 r  C0_0/mem[7][7][15]_i_6/O
                         net (fo=1, routed)           0.444     3.835    add3/left[12]
    SLICE_X26Y104        CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.117     3.952 r  add3/mem_reg[7][7][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.980    add3/mem_reg[7][7][15]_i_2_n_0
    SLICE_X26Y105        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.003 r  add3/mem_reg[7][7][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.031    add3/mem_reg[7][7][23]_i_2_n_0
    SLICE_X26Y106        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     4.176 r  add3/mem_reg[7][7][31]_i_11/O[5]
                         net (fo=1, routed)           0.200     4.376    fsm/out[21]
    SLICE_X25Y106        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.038     4.414 r  fsm/mem[7][7][29]_i_1/O
                         net (fo=64, routed)          0.781     5.195    C0_0/mem_reg[1][0][31]_0[29]
    SLICE_X34Y104        FDRE                                         r  C0_0/mem_reg[1][0][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6778, unset)         0.026     7.026    C0_0/clk
    SLICE_X34Y104        FDRE                                         r  C0_0/mem_reg[1][0][29]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X34Y104        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.027     7.018    C0_0/mem_reg[1][0][29]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.195    
  -------------------------------------------------------------------
                         slack                                  1.823    

Slack (MET) :             1.840ns  (required time - arrival time)
  Source:                 fsm5/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_0/mem_reg[7][1][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.140ns  (logic 1.281ns (24.922%)  route 3.859ns (75.078%))
  Logic Levels:           12  (CARRY8=3 LUT3=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6778, unset)         0.037     0.037    fsm5/clk
    SLICE_X34Y115        FDRE                                         r  fsm5/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y115        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     0.131 f  fsm5/out_reg[2]/Q
                         net (fo=20, routed)          0.458     0.589    fsm5/out_reg_n_0_[2]
    SLICE_X34Y115        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     0.687 f  fsm5/out[1]_i_6/O
                         net (fo=4, routed)           0.280     0.967    fsm4/out_reg[0]_8
    SLICE_X35Y117        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.063     1.030 f  fsm4/out[0]_i_2__5/O
                         net (fo=7, routed)           0.109     1.139    fsm3/out_reg[0]_6
    SLICE_X35Y116        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     1.239 f  fsm3/mem[7][7][31]_i_10__0/O
                         net (fo=113, routed)         0.298     1.537    fsm2/mem_reg[1][0][13]_1
    SLICE_X34Y111        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.101     1.638 r  fsm2/done_i_1__1/O
                         net (fo=67, routed)          0.200     1.838    fsm2/out_reg[0]_0
    SLICE_X33Y111        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     1.878 r  fsm2/mem[7][7][31]_i_3__1/O
                         net (fo=320, routed)         0.656     2.534    C0_0/C0_0_addr0[2]
    SLICE_X24Y93         MUXF7 (Prop_F7MUX_CD_SLICEM_S_O)
                                                      0.099     2.633 r  C0_0/out_reg[12]_i_10__1/O
                         net (fo=2, routed)           0.145     2.778    C0_0/out_reg[12]_i_10__1_n_0
    SLICE_X24Y95         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     2.960 r  C0_0/out[12]_i_3__1/O
                         net (fo=3, routed)           0.252     3.212    C0_0/out_reg[1]_43
    SLICE_X23Y97         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     3.391 r  C0_0/mem[7][7][15]_i_6/O
                         net (fo=1, routed)           0.444     3.835    add3/left[12]
    SLICE_X26Y104        CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.117     3.952 r  add3/mem_reg[7][7][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.980    add3/mem_reg[7][7][15]_i_2_n_0
    SLICE_X26Y105        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.003 r  add3/mem_reg[7][7][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.031    add3/mem_reg[7][7][23]_i_2_n_0
    SLICE_X26Y106        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.177 r  add3/mem_reg[7][7][31]_i_11/O[7]
                         net (fo=1, routed)           0.196     4.373    fsm2/out[9]
    SLICE_X25Y106        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.039     4.412 r  fsm2/mem[7][7][31]_i_2__0/O
                         net (fo=64, routed)          0.765     5.177    C0_0/mem_reg[1][0][31]_0[31]
    SLICE_X33Y99         FDRE                                         r  C0_0/mem_reg[7][1][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6778, unset)         0.025     7.025    C0_0/clk
    SLICE_X33Y99         FDRE                                         r  C0_0/mem_reg[7][1][31]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X33Y99         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     7.017    C0_0/mem_reg[7][1][31]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -5.177    
  -------------------------------------------------------------------
                         slack                                  1.840    

Slack (MET) :             1.840ns  (required time - arrival time)
  Source:                 fsm5/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_0/mem_reg[7][1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.141ns  (logic 1.274ns (24.781%)  route 3.867ns (75.219%))
  Logic Levels:           11  (CARRY8=2 LUT3=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6778, unset)         0.037     0.037    fsm5/clk
    SLICE_X34Y115        FDRE                                         r  fsm5/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y115        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     0.131 f  fsm5/out_reg[2]/Q
                         net (fo=20, routed)          0.458     0.589    fsm5/out_reg_n_0_[2]
    SLICE_X34Y115        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     0.687 f  fsm5/out[1]_i_6/O
                         net (fo=4, routed)           0.280     0.967    fsm4/out_reg[0]_8
    SLICE_X35Y117        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.063     1.030 f  fsm4/out[0]_i_2__5/O
                         net (fo=7, routed)           0.109     1.139    fsm3/out_reg[0]_6
    SLICE_X35Y116        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     1.239 f  fsm3/mem[7][7][31]_i_10__0/O
                         net (fo=113, routed)         0.298     1.537    fsm2/mem_reg[1][0][13]_1
    SLICE_X34Y111        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.101     1.638 r  fsm2/done_i_1__1/O
                         net (fo=67, routed)          0.200     1.838    fsm2/out_reg[0]_0
    SLICE_X33Y111        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     1.878 r  fsm2/mem[7][7][31]_i_3__1/O
                         net (fo=320, routed)         0.664     2.542    C0_0/C0_0_addr0[2]
    SLICE_X25Y94         MUXF7 (Prop_F7MUX_CD_SLICEL_S_O)
                                                      0.090     2.632 r  C0_0/out_reg[0]_i_10__1/O
                         net (fo=2, routed)           0.229     2.861    C0_0/out_reg[0]_i_10__1_n_0
    SLICE_X26Y96         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     3.040 r  C0_0/out[0]_i_3__1/O
                         net (fo=3, routed)           0.211     3.251    C0_0/out_reg[1]_31
    SLICE_X24Y98         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     3.433 r  C0_0/mem[7][7][7]_i_10/O
                         net (fo=1, routed)           0.230     3.663    add3/left[0]
    SLICE_X26Y103        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.167     3.830 r  add3/mem_reg[7][7][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.858    add3/mem_reg[7][7][7]_i_2_n_0
    SLICE_X26Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     3.955 r  add3/mem_reg[7][7][15]_i_2/O[1]
                         net (fo=1, routed)           0.279     4.234    fsm/out[7]
    SLICE_X27Y102        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     4.297 r  fsm/mem[7][7][9]_i_1/O
                         net (fo=64, routed)          0.881     5.178    C0_0/mem_reg[1][0][31]_0[9]
    SLICE_X34Y95         FDRE                                         r  C0_0/mem_reg[7][1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6778, unset)         0.026     7.026    C0_0/clk
    SLICE_X34Y95         FDRE                                         r  C0_0/mem_reg[7][1][9]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X34Y95         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     7.018    C0_0/mem_reg[7][1][9]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.178    
  -------------------------------------------------------------------
                         slack                                  1.840    

Slack (MET) :             1.851ns  (required time - arrival time)
  Source:                 fsm5/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_0/mem_reg[4][1][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.130ns  (logic 1.279ns (24.932%)  route 3.851ns (75.068%))
  Logic Levels:           12  (CARRY8=3 LUT3=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6778, unset)         0.037     0.037    fsm5/clk
    SLICE_X34Y115        FDRE                                         r  fsm5/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y115        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     0.131 f  fsm5/out_reg[2]/Q
                         net (fo=20, routed)          0.458     0.589    fsm5/out_reg_n_0_[2]
    SLICE_X34Y115        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     0.687 f  fsm5/out[1]_i_6/O
                         net (fo=4, routed)           0.280     0.967    fsm4/out_reg[0]_8
    SLICE_X35Y117        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.063     1.030 f  fsm4/out[0]_i_2__5/O
                         net (fo=7, routed)           0.109     1.139    fsm3/out_reg[0]_6
    SLICE_X35Y116        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     1.239 f  fsm3/mem[7][7][31]_i_10__0/O
                         net (fo=113, routed)         0.298     1.537    fsm2/mem_reg[1][0][13]_1
    SLICE_X34Y111        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.101     1.638 r  fsm2/done_i_1__1/O
                         net (fo=67, routed)          0.200     1.838    fsm2/out_reg[0]_0
    SLICE_X33Y111        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     1.878 r  fsm2/mem[7][7][31]_i_3__1/O
                         net (fo=320, routed)         0.656     2.534    C0_0/C0_0_addr0[2]
    SLICE_X24Y93         MUXF7 (Prop_F7MUX_CD_SLICEM_S_O)
                                                      0.099     2.633 r  C0_0/out_reg[12]_i_10__1/O
                         net (fo=2, routed)           0.145     2.778    C0_0/out_reg[12]_i_10__1_n_0
    SLICE_X24Y95         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     2.960 r  C0_0/out[12]_i_3__1/O
                         net (fo=3, routed)           0.252     3.212    C0_0/out_reg[1]_43
    SLICE_X23Y97         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     3.391 r  C0_0/mem[7][7][15]_i_6/O
                         net (fo=1, routed)           0.444     3.835    add3/left[12]
    SLICE_X26Y104        CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.117     3.952 r  add3/mem_reg[7][7][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.980    add3/mem_reg[7][7][15]_i_2_n_0
    SLICE_X26Y105        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.003 r  add3/mem_reg[7][7][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.031    add3/mem_reg[7][7][23]_i_2_n_0
    SLICE_X26Y106        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     4.176 r  add3/mem_reg[7][7][31]_i_11/O[5]
                         net (fo=1, routed)           0.200     4.376    fsm/out[21]
    SLICE_X25Y106        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.038     4.414 r  fsm/mem[7][7][29]_i_1/O
                         net (fo=64, routed)          0.753     5.167    C0_0/mem_reg[1][0][31]_0[29]
    SLICE_X34Y107        FDRE                                         r  C0_0/mem_reg[4][1][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6778, unset)         0.026     7.026    C0_0/clk
    SLICE_X34Y107        FDRE                                         r  C0_0/mem_reg[4][1][29]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X34Y107        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.027     7.018    C0_0/mem_reg[4][1][29]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.167    
  -------------------------------------------------------------------
                         slack                                  1.851    

Slack (MET) :             1.889ns  (required time - arrival time)
  Source:                 fsm5/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_0/mem_reg[0][1][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.092ns  (logic 1.279ns (25.118%)  route 3.813ns (74.882%))
  Logic Levels:           12  (CARRY8=3 LUT3=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6778, unset)         0.037     0.037    fsm5/clk
    SLICE_X34Y115        FDRE                                         r  fsm5/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y115        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     0.131 f  fsm5/out_reg[2]/Q
                         net (fo=20, routed)          0.458     0.589    fsm5/out_reg_n_0_[2]
    SLICE_X34Y115        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     0.687 f  fsm5/out[1]_i_6/O
                         net (fo=4, routed)           0.280     0.967    fsm4/out_reg[0]_8
    SLICE_X35Y117        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.063     1.030 f  fsm4/out[0]_i_2__5/O
                         net (fo=7, routed)           0.109     1.139    fsm3/out_reg[0]_6
    SLICE_X35Y116        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     1.239 f  fsm3/mem[7][7][31]_i_10__0/O
                         net (fo=113, routed)         0.298     1.537    fsm2/mem_reg[1][0][13]_1
    SLICE_X34Y111        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.101     1.638 r  fsm2/done_i_1__1/O
                         net (fo=67, routed)          0.200     1.838    fsm2/out_reg[0]_0
    SLICE_X33Y111        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     1.878 r  fsm2/mem[7][7][31]_i_3__1/O
                         net (fo=320, routed)         0.656     2.534    C0_0/C0_0_addr0[2]
    SLICE_X24Y93         MUXF7 (Prop_F7MUX_CD_SLICEM_S_O)
                                                      0.099     2.633 r  C0_0/out_reg[12]_i_10__1/O
                         net (fo=2, routed)           0.145     2.778    C0_0/out_reg[12]_i_10__1_n_0
    SLICE_X24Y95         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     2.960 r  C0_0/out[12]_i_3__1/O
                         net (fo=3, routed)           0.252     3.212    C0_0/out_reg[1]_43
    SLICE_X23Y97         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     3.391 r  C0_0/mem[7][7][15]_i_6/O
                         net (fo=1, routed)           0.444     3.835    add3/left[12]
    SLICE_X26Y104        CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.117     3.952 r  add3/mem_reg[7][7][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.980    add3/mem_reg[7][7][15]_i_2_n_0
    SLICE_X26Y105        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.003 r  add3/mem_reg[7][7][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.031    add3/mem_reg[7][7][23]_i_2_n_0
    SLICE_X26Y106        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     4.176 r  add3/mem_reg[7][7][31]_i_11/O[5]
                         net (fo=1, routed)           0.200     4.376    fsm/out[21]
    SLICE_X25Y106        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.038     4.414 r  fsm/mem[7][7][29]_i_1/O
                         net (fo=64, routed)          0.715     5.129    C0_0/mem_reg[1][0][31]_0[29]
    SLICE_X34Y107        FDRE                                         r  C0_0/mem_reg[0][1][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6778, unset)         0.026     7.026    C0_0/clk
    SLICE_X34Y107        FDRE                                         r  C0_0/mem_reg[0][1][29]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X34Y107        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.027     7.018    C0_0/mem_reg[0][1][29]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.129    
  -------------------------------------------------------------------
                         slack                                  1.889    

Slack (MET) :             1.890ns  (required time - arrival time)
  Source:                 fsm5/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_0/mem_reg[1][5][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.091ns  (logic 1.281ns (25.162%)  route 3.810ns (74.838%))
  Logic Levels:           12  (CARRY8=3 LUT3=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6778, unset)         0.037     0.037    fsm5/clk
    SLICE_X34Y115        FDRE                                         r  fsm5/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y115        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     0.131 f  fsm5/out_reg[2]/Q
                         net (fo=20, routed)          0.458     0.589    fsm5/out_reg_n_0_[2]
    SLICE_X34Y115        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     0.687 f  fsm5/out[1]_i_6/O
                         net (fo=4, routed)           0.280     0.967    fsm4/out_reg[0]_8
    SLICE_X35Y117        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.063     1.030 f  fsm4/out[0]_i_2__5/O
                         net (fo=7, routed)           0.109     1.139    fsm3/out_reg[0]_6
    SLICE_X35Y116        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     1.239 f  fsm3/mem[7][7][31]_i_10__0/O
                         net (fo=113, routed)         0.298     1.537    fsm2/mem_reg[1][0][13]_1
    SLICE_X34Y111        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.101     1.638 r  fsm2/done_i_1__1/O
                         net (fo=67, routed)          0.200     1.838    fsm2/out_reg[0]_0
    SLICE_X33Y111        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     1.878 r  fsm2/mem[7][7][31]_i_3__1/O
                         net (fo=320, routed)         0.656     2.534    C0_0/C0_0_addr0[2]
    SLICE_X24Y93         MUXF7 (Prop_F7MUX_CD_SLICEM_S_O)
                                                      0.099     2.633 r  C0_0/out_reg[12]_i_10__1/O
                         net (fo=2, routed)           0.145     2.778    C0_0/out_reg[12]_i_10__1_n_0
    SLICE_X24Y95         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     2.960 r  C0_0/out[12]_i_3__1/O
                         net (fo=3, routed)           0.252     3.212    C0_0/out_reg[1]_43
    SLICE_X23Y97         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     3.391 r  C0_0/mem[7][7][15]_i_6/O
                         net (fo=1, routed)           0.444     3.835    add3/left[12]
    SLICE_X26Y104        CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.117     3.952 r  add3/mem_reg[7][7][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.980    add3/mem_reg[7][7][15]_i_2_n_0
    SLICE_X26Y105        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.003 r  add3/mem_reg[7][7][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.031    add3/mem_reg[7][7][23]_i_2_n_0
    SLICE_X26Y106        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.177 r  add3/mem_reg[7][7][31]_i_11/O[7]
                         net (fo=1, routed)           0.196     4.373    fsm2/out[9]
    SLICE_X25Y106        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.039     4.412 r  fsm2/mem[7][7][31]_i_2__0/O
                         net (fo=64, routed)          0.716     5.128    C0_0/mem_reg[1][0][31]_0[31]
    SLICE_X31Y99         FDRE                                         r  C0_0/mem_reg[1][5][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6778, unset)         0.026     7.026    C0_0/clk
    SLICE_X31Y99         FDRE                                         r  C0_0/mem_reg[1][5][31]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X31Y99         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     7.018    C0_0/mem_reg[1][5][31]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.128    
  -------------------------------------------------------------------
                         slack                                  1.890    

Slack (MET) :             1.906ns  (required time - arrival time)
  Source:                 fsm5/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_0/mem_reg[6][7][14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.073ns  (logic 1.204ns (23.733%)  route 3.869ns (76.267%))
  Logic Levels:           10  (CARRY8=1 LUT3=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6778, unset)         0.037     0.037    fsm5/clk
    SLICE_X34Y115        FDRE                                         r  fsm5/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y115        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     0.131 f  fsm5/out_reg[2]/Q
                         net (fo=20, routed)          0.458     0.589    fsm5/out_reg_n_0_[2]
    SLICE_X34Y115        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     0.687 f  fsm5/out[1]_i_6/O
                         net (fo=4, routed)           0.280     0.967    fsm4/out_reg[0]_8
    SLICE_X35Y117        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.063     1.030 f  fsm4/out[0]_i_2__5/O
                         net (fo=7, routed)           0.109     1.139    fsm3/out_reg[0]_6
    SLICE_X35Y116        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     1.239 f  fsm3/mem[7][7][31]_i_10__0/O
                         net (fo=113, routed)         0.298     1.537    fsm2/mem_reg[1][0][13]_1
    SLICE_X34Y111        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.101     1.638 r  fsm2/done_i_1__1/O
                         net (fo=67, routed)          0.200     1.838    fsm2/out_reg[0]_0
    SLICE_X33Y111        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     1.878 r  fsm2/mem[7][7][31]_i_3__1/O
                         net (fo=320, routed)         0.800     2.678    C0_0/C0_0_addr0[2]
    SLICE_X24Y94         MUXF7 (Prop_F7MUX_EF_SLICEM_S_O)
                                                      0.098     2.776 r  C0_0/out_reg[11]_i_11__1/O
                         net (fo=2, routed)           0.155     2.931    C0_0/out_reg[11]_i_11__1_n_0
    SLICE_X24Y96         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     3.113 r  C0_0/out[11]_i_3__1/O
                         net (fo=3, routed)           0.219     3.332    C0_0/out_reg[1]_42
    SLICE_X24Y97         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     3.514 r  C0_0/mem[7][7][15]_i_7/O
                         net (fo=1, routed)           0.307     3.821    add3/left[11]
    SLICE_X26Y104        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_O[6])
                                                      0.207     4.028 r  add3/mem_reg[7][7][15]_i_2/O[6]
                         net (fo=1, routed)           0.278     4.306    fsm/out[11]
    SLICE_X21Y103        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.039     4.345 r  fsm/mem[7][7][14]_i_1/O
                         net (fo=64, routed)          0.765     5.110    C0_0/mem_reg[1][0][31]_0[14]
    SLICE_X18Y94         FDRE                                         r  C0_0/mem_reg[6][7][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6778, unset)         0.024     7.024    C0_0/clk
    SLICE_X18Y94         FDRE                                         r  C0_0/mem_reg[6][7][14]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X18Y94         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     7.016    C0_0/mem_reg[6][7][14]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.110    
  -------------------------------------------------------------------
                         slack                                  1.906    

Slack (MET) :             1.907ns  (required time - arrival time)
  Source:                 fsm5/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_0/mem_reg[0][6][23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.074ns  (logic 1.367ns (26.941%)  route 3.707ns (73.059%))
  Logic Levels:           11  (CARRY8=2 LUT3=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6778, unset)         0.037     0.037    fsm5/clk
    SLICE_X34Y115        FDRE                                         r  fsm5/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y115        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     0.131 f  fsm5/out_reg[2]/Q
                         net (fo=20, routed)          0.458     0.589    fsm5/out_reg_n_0_[2]
    SLICE_X34Y115        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     0.687 f  fsm5/out[1]_i_6/O
                         net (fo=4, routed)           0.280     0.967    fsm4/out_reg[0]_8
    SLICE_X35Y117        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.063     1.030 f  fsm4/out[0]_i_2__5/O
                         net (fo=7, routed)           0.109     1.139    fsm3/out_reg[0]_6
    SLICE_X35Y116        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     1.239 f  fsm3/mem[7][7][31]_i_10__0/O
                         net (fo=113, routed)         0.298     1.537    fsm2/mem_reg[1][0][13]_1
    SLICE_X34Y111        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.101     1.638 r  fsm2/done_i_1__1/O
                         net (fo=67, routed)          0.200     1.838    fsm2/out_reg[0]_0
    SLICE_X33Y111        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     1.878 r  fsm2/mem[7][7][31]_i_3__1/O
                         net (fo=320, routed)         0.656     2.534    C0_0/C0_0_addr0[2]
    SLICE_X24Y93         MUXF7 (Prop_F7MUX_CD_SLICEM_S_O)
                                                      0.099     2.633 r  C0_0/out_reg[12]_i_10__1/O
                         net (fo=2, routed)           0.145     2.778    C0_0/out_reg[12]_i_10__1_n_0
    SLICE_X24Y95         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     2.960 r  C0_0/out[12]_i_3__1/O
                         net (fo=3, routed)           0.252     3.212    C0_0/out_reg[1]_43
    SLICE_X23Y97         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     3.391 r  C0_0/mem[7][7][15]_i_6/O
                         net (fo=1, routed)           0.444     3.835    add3/left[12]
    SLICE_X26Y104        CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.117     3.952 r  add3/mem_reg[7][7][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.980    add3/mem_reg[7][7][15]_i_2_n_0
    SLICE_X26Y105        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.126 r  add3/mem_reg[7][7][23]_i_2/O[7]
                         net (fo=1, routed)           0.230     4.356    fsm/out[17]
    SLICE_X22Y106        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     4.504 r  fsm/mem[7][7][23]_i_1/O
                         net (fo=64, routed)          0.607     5.111    C0_0/mem_reg[1][0][31]_0[23]
    SLICE_X20Y116        FDRE                                         r  C0_0/mem_reg[0][6][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6778, unset)         0.026     7.026    C0_0/clk
    SLICE_X20Y116        FDRE                                         r  C0_0/mem_reg[0][6][23]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X20Y116        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027     7.018    C0_0/mem_reg[0][6][23]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.111    
  -------------------------------------------------------------------
                         slack                                  1.907    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 A_int_read0_0/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A0_0/mem_reg[7][0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.039ns (50.000%)  route 0.039ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6778, unset)         0.013     0.013    A_int_read0_0/clk
    SLICE_X21Y64         FDRE                                         r  A_int_read0_0/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y64         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  A_int_read0_0/out_reg[2]/Q
                         net (fo=65, routed)          0.039     0.091    A0_0/Q[2]
    SLICE_X21Y64         FDRE                                         r  A0_0/mem_reg[7][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6778, unset)         0.019     0.019    A0_0/clk
    SLICE_X21Y64         FDRE                                         r  A0_0/mem_reg[7][0][2]/C
                         clock pessimism              0.000     0.019    
    SLICE_X21Y64         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    A0_0/mem_reg[7][0][2]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 A_int_read0_0/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A0_0/mem_reg[5][2][10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.083ns  (logic 0.039ns (46.988%)  route 0.044ns (53.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6778, unset)         0.013     0.013    A_int_read0_0/clk
    SLICE_X21Y51         FDRE                                         r  A_int_read0_0/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  A_int_read0_0/out_reg[10]/Q
                         net (fo=65, routed)          0.044     0.096    A0_0/Q[10]
    SLICE_X21Y51         FDRE                                         r  A0_0/mem_reg[5][2][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6778, unset)         0.019     0.019    A0_0/clk
    SLICE_X21Y51         FDRE                                         r  A0_0/mem_reg[5][2][10]/C
                         clock pessimism              0.000     0.019    
    SLICE_X21Y51         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    A0_0/mem_reg[5][2][10]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 A_int_read0_0/out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A0_0/mem_reg[4][3][18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.084ns  (logic 0.039ns (46.429%)  route 0.045ns (53.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6778, unset)         0.013     0.013    A_int_read0_0/clk
    SLICE_X31Y52         FDRE                                         r  A_int_read0_0/out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  A_int_read0_0/out_reg[18]/Q
                         net (fo=65, routed)          0.045     0.097    A0_0/Q[18]
    SLICE_X31Y52         FDRE                                         r  A0_0/mem_reg[4][3][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6778, unset)         0.019     0.019    A0_0/clk
    SLICE_X31Y52         FDRE                                         r  A0_0/mem_reg[4][3][18]/C
                         clock pessimism              0.000     0.019    
    SLICE_X31Y52         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    A0_0/mem_reg[4][3][18]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 B_int_read0_0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B0_0/mem_reg[7][7][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.084ns  (logic 0.039ns (46.429%)  route 0.045ns (53.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6778, unset)         0.013     0.013    B_int_read0_0/clk
    SLICE_X34Y128        FDRE                                         r  B_int_read0_0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y128        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  B_int_read0_0/out_reg[0]/Q
                         net (fo=65, routed)          0.045     0.097    B0_0/Q[0]
    SLICE_X34Y128        FDRE                                         r  B0_0/mem_reg[7][7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6778, unset)         0.019     0.019    B0_0/clk
    SLICE_X34Y128        FDRE                                         r  B0_0/mem_reg[7][7][0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X34Y128        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    B0_0/mem_reg[7][7][0]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 B_int_read0_0/out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B0_0/mem_reg[4][2][20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.039ns (41.935%)  route 0.054ns (58.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6778, unset)         0.013     0.013    B_int_read0_0/clk
    SLICE_X26Y123        FDRE                                         r  B_int_read0_0/out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y123        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  B_int_read0_0/out_reg[20]/Q
                         net (fo=65, routed)          0.054     0.106    B0_0/Q[20]
    SLICE_X26Y123        FDRE                                         r  B0_0/mem_reg[4][2][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6778, unset)         0.019     0.019    B0_0/clk
    SLICE_X26Y123        FDRE                                         r  B0_0/mem_reg[4][2][20]/C
                         clock pessimism              0.000     0.019    
    SLICE_X26Y123        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    B0_0/mem_reg[4][2][20]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 par_done_reg4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg4/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6778, unset)         0.012     0.012    par_done_reg4/clk
    SLICE_X36Y112        FDRE                                         r  par_done_reg4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y112        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg4/out_reg[0]/Q
                         net (fo=3, routed)           0.025     0.076    par_reset1/par_done_reg4_out
    SLICE_X36Y112        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.091 r  par_reset1/out[0]_i_1__26/O
                         net (fo=1, routed)           0.015     0.106    par_done_reg4/out_reg[0]_0
    SLICE_X36Y112        FDRE                                         r  par_done_reg4/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6778, unset)         0.018     0.018    par_done_reg4/clk
    SLICE_X36Y112        FDRE                                         r  par_done_reg4/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X36Y112        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg4/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 par_done_reg3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg3/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6778, unset)         0.012     0.012    par_done_reg3/clk
    SLICE_X36Y112        FDRE                                         r  par_done_reg3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y112        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg3/out_reg[0]/Q
                         net (fo=3, routed)           0.026     0.077    par_reset1/par_done_reg3_out
    SLICE_X36Y112        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     0.091 r  par_reset1/out[0]_i_1__25/O
                         net (fo=1, routed)           0.017     0.108    par_done_reg3/out_reg[0]_0
    SLICE_X36Y112        FDRE                                         r  par_done_reg3/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6778, unset)         0.018     0.018    par_done_reg3/clk
    SLICE_X36Y112        FDRE                                         r  par_done_reg3/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X36Y112        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg3/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 par_done_reg6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg6/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6778, unset)         0.012     0.012    par_done_reg6/clk
    SLICE_X36Y115        FDRE                                         r  par_done_reg6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y115        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg6/out_reg[0]/Q
                         net (fo=3, routed)           0.027     0.078    par_reset2/par_done_reg6_out
    SLICE_X36Y115        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.093 r  par_reset2/out[0]_i_1__30/O
                         net (fo=1, routed)           0.015     0.108    par_done_reg6/out_reg[0]_1
    SLICE_X36Y115        FDRE                                         r  par_done_reg6/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6778, unset)         0.018     0.018    par_done_reg6/clk
    SLICE_X36Y115        FDRE                                         r  par_done_reg6/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X36Y115        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg6/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 B_int_read0_0/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B0_0/mem_reg[6][3][30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6778, unset)         0.013     0.013    B_int_read0_0/clk
    SLICE_X21Y152        FDRE                                         r  B_int_read0_0/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y152        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  B_int_read0_0/out_reg[30]/Q
                         net (fo=65, routed)          0.058     0.110    B0_0/Q[30]
    SLICE_X21Y152        FDRE                                         r  B0_0/mem_reg[6][3][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6778, unset)         0.018     0.018    B0_0/clk
    SLICE_X21Y152        FDRE                                         r  B0_0/mem_reg[6][3][30]/C
                         clock pessimism              0.000     0.018    
    SLICE_X21Y152        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    B0_0/mem_reg[6][3][30]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 B_int_read0_0/out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            B0_0/mem_reg[7][2][13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6778, unset)         0.012     0.012    B_int_read0_0/clk
    SLICE_X26Y152        FDRE                                         r  B_int_read0_0/out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y152        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  B_int_read0_0/out_reg[13]/Q
                         net (fo=65, routed)          0.059     0.110    B0_0/Q[13]
    SLICE_X27Y152        FDRE                                         r  B0_0/mem_reg[7][2][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6778, unset)         0.018     0.018    B0_0/clk
    SLICE_X27Y152        FDRE                                         r  B0_0/mem_reg[7][2][13]/C
                         clock pessimism              0.000     0.018    
    SLICE_X27Y152        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    B0_0/mem_reg[7][2][13]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y43  mult_pipe0/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y42  mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y35  mult_pipe1/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y37  mult_pipe1/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y47  mult_pipe2/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y46  mult_pipe2/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X37Y89   A0_0/done_reg/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X23Y66   A0_0/mem_reg[0][0][0]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X20Y50   A0_0/mem_reg[0][0][10]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X30Y85   A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X37Y89   A0_0/done_reg/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y66   A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y66   A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X20Y50   A0_0/mem_reg[0][0][10]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y85   A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y85   A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X31Y73   A0_0/mem_reg[0][0][12]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y51   A0_0/mem_reg[0][0][13]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X34Y53   A0_0/mem_reg[0][0][14]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X27Y63   A0_0/mem_reg[0][0][15]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X37Y89   A0_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X37Y89   A0_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y66   A0_0/mem_reg[0][0][0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y66   A0_0/mem_reg[0][0][0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X20Y50   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X20Y50   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y85   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y85   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X31Y73   A0_0/mem_reg[0][0][12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X31Y73   A0_0/mem_reg[0][0][12]/C



