{"Source Block": ["hdl/library/jesd204/axi_jesd204_common/jesd204_up_common.v@213:223@HdlIdDef", "    device_extra_cfg <= up_dev_extra_cfg;\n  end\nend\n\n/* Interupt handling */\nreg [NUM_IRQS-1:0] up_irq_enable = {NUM_IRQS{1'b0}};\nreg [NUM_IRQS-1:0] up_irq_source = 'h00;\nreg [NUM_IRQS-1:0] up_irq_clear;\nwire [NUM_IRQS-1:0] up_irq_pending;\n\nassign up_irq_pending = up_irq_source & up_irq_enable;\n"], "Clone Blocks": [["hdl/library/jesd204/axi_jesd204_common/jesd204_up_common.v@214:224", "  end\nend\n\n/* Interupt handling */\nreg [NUM_IRQS-1:0] up_irq_enable = {NUM_IRQS{1'b0}};\nreg [NUM_IRQS-1:0] up_irq_source = 'h00;\nreg [NUM_IRQS-1:0] up_irq_clear;\nwire [NUM_IRQS-1:0] up_irq_pending;\n\nassign up_irq_pending = up_irq_source & up_irq_enable;\n\n"], ["hdl/library/jesd204/axi_jesd204_common/jesd204_up_common.v@218:228", "reg [NUM_IRQS-1:0] up_irq_enable = {NUM_IRQS{1'b0}};\nreg [NUM_IRQS-1:0] up_irq_source = 'h00;\nreg [NUM_IRQS-1:0] up_irq_clear;\nwire [NUM_IRQS-1:0] up_irq_pending;\n\nassign up_irq_pending = up_irq_source & up_irq_enable;\n\nalways @(posedge up_clk) begin\n  if (up_reset == 1'b1) begin\n    irq <= 1'b0;\n  end else begin\n"], ["hdl/library/jesd204/axi_jesd204_common/jesd204_up_common.v@216:226", "\n/* Interupt handling */\nreg [NUM_IRQS-1:0] up_irq_enable = {NUM_IRQS{1'b0}};\nreg [NUM_IRQS-1:0] up_irq_source = 'h00;\nreg [NUM_IRQS-1:0] up_irq_clear;\nwire [NUM_IRQS-1:0] up_irq_pending;\n\nassign up_irq_pending = up_irq_source & up_irq_enable;\n\nalways @(posedge up_clk) begin\n  if (up_reset == 1'b1) begin\n"], ["hdl/library/jesd204/axi_jesd204_common/jesd204_up_common.v@215:225", "end\n\n/* Interupt handling */\nreg [NUM_IRQS-1:0] up_irq_enable = {NUM_IRQS{1'b0}};\nreg [NUM_IRQS-1:0] up_irq_source = 'h00;\nreg [NUM_IRQS-1:0] up_irq_clear;\nwire [NUM_IRQS-1:0] up_irq_pending;\n\nassign up_irq_pending = up_irq_source & up_irq_enable;\n\nalways @(posedge up_clk) begin\n"]], "Diff Content": {"Delete": [[218, "reg [NUM_IRQS-1:0] up_irq_enable = {NUM_IRQS{1'b0}};\n"]], "Add": []}}