
*** Running vivado
    with args -log irom_test_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source irom_test_top.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source irom_test_top.tcl -notrace
Command: synth_design -top irom_test_top -part xc7a50tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Device 21-403] Loading part xc7a50tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11180 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 830.602 ; gain = 178.066
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'irom_test_top' [Z:/25Spring/Vivado_lab/lab2/src/irom_test_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [Z:/25Spring/Vivado_lab/lab2/src/clk_div.v:2]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (1#1) [Z:/25Spring/Vivado_lab/lab2/src/clk_div.v:2]
INFO: [Synth 8-6157] synthesizing module 'dff32' [Z:/25Spring/Vivado_lab/lab2/src/dff32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dff32' (2#1) [Z:/25Spring/Vivado_lab/lab2/src/dff32.v:1]
INFO: [Synth 8-6157] synthesizing module 'irom' [Z:/25Spring/Vivado_lab/projects/project_2/project_2.runs/synth_1/.Xil/Vivado-8952-HUANGYILUMA58AA/realtime/irom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'irom' (3#1) [Z:/25Spring/Vivado_lab/projects/project_2/project_2.runs/synth_1/.Xil/Vivado-8952-HUANGYILUMA58AA/realtime/irom_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'display' [Z:/25Spring/Vivado_lab/lab1/src/display.v:22]
INFO: [Synth 8-6157] synthesizing module 'seg7' [Z:/25Spring/Vivado_lab/lab1/src/seg7.v:22]
INFO: [Synth 8-226] default block is never used [Z:/25Spring/Vivado_lab/lab1/src/seg7.v:28]
INFO: [Synth 8-6155] done synthesizing module 'seg7' (4#1) [Z:/25Spring/Vivado_lab/lab1/src/seg7.v:22]
INFO: [Synth 8-6155] done synthesizing module 'display' (5#1) [Z:/25Spring/Vivado_lab/lab1/src/display.v:22]
INFO: [Synth 8-6157] synthesizing module 'sc_cu' [Z:/25Spring/Vivado_lab/lab2/src/sc_cu.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sc_cu' (6#1) [Z:/25Spring/Vivado_lab/lab2/src/sc_cu.v:1]
INFO: [Synth 8-6155] done synthesizing module 'irom_test_top' (7#1) [Z:/25Spring/Vivado_lab/lab2/src/irom_test_top.v:23]
WARNING: [Synth 8-3331] design sc_cu has unconnected port inst[31]
WARNING: [Synth 8-3331] design sc_cu has unconnected port inst[29]
WARNING: [Synth 8-3331] design sc_cu has unconnected port inst[28]
WARNING: [Synth 8-3331] design sc_cu has unconnected port inst[27]
WARNING: [Synth 8-3331] design sc_cu has unconnected port inst[26]
WARNING: [Synth 8-3331] design sc_cu has unconnected port inst[25]
WARNING: [Synth 8-3331] design sc_cu has unconnected port inst[24]
WARNING: [Synth 8-3331] design sc_cu has unconnected port inst[23]
WARNING: [Synth 8-3331] design sc_cu has unconnected port inst[22]
WARNING: [Synth 8-3331] design sc_cu has unconnected port inst[21]
WARNING: [Synth 8-3331] design sc_cu has unconnected port inst[20]
WARNING: [Synth 8-3331] design sc_cu has unconnected port inst[19]
WARNING: [Synth 8-3331] design sc_cu has unconnected port inst[18]
WARNING: [Synth 8-3331] design sc_cu has unconnected port inst[17]
WARNING: [Synth 8-3331] design sc_cu has unconnected port inst[16]
WARNING: [Synth 8-3331] design sc_cu has unconnected port inst[15]
WARNING: [Synth 8-3331] design sc_cu has unconnected port inst[11]
WARNING: [Synth 8-3331] design sc_cu has unconnected port inst[10]
WARNING: [Synth 8-3331] design sc_cu has unconnected port inst[9]
WARNING: [Synth 8-3331] design sc_cu has unconnected port inst[8]
WARNING: [Synth 8-3331] design sc_cu has unconnected port inst[7]
WARNING: [Synth 8-3331] design irom_test_top has unconnected port sw_pin[4]
WARNING: [Synth 8-3331] design irom_test_top has unconnected port sw_pin[3]
WARNING: [Synth 8-3331] design irom_test_top has unconnected port sw_pin[2]
WARNING: [Synth 8-3331] design irom_test_top has unconnected port sw_pin[1]
WARNING: [Synth 8-3331] design irom_test_top has unconnected port sw_pin[0]
WARNING: [Synth 8-3331] design irom_test_top has unconnected port dip_pin[4]
WARNING: [Synth 8-3331] design irom_test_top has unconnected port dip_pin[3]
WARNING: [Synth 8-3331] design irom_test_top has unconnected port dip_pin[2]
WARNING: [Synth 8-3331] design irom_test_top has unconnected port dip_pin[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 897.137 ; gain = 244.602
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 897.137 ; gain = 244.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 897.137 ; gain = 244.602
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [z:/25Spring/Vivado_lab/projects/project_2/project_2.srcs/sources_1/ip/irom/irom/irom_in_context.xdc] for cell 'irom'
Finished Parsing XDC File [z:/25Spring/Vivado_lab/projects/project_2/project_2.srcs/sources_1/ip/irom/irom/irom_in_context.xdc] for cell 'irom'
Parsing XDC File [Z:/25Spring/Vivado_lab/lab1/src/sc_computer_iotest.xdc]
Finished Parsing XDC File [Z:/25Spring/Vivado_lab/lab1/src/sc_computer_iotest.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [Z:/25Spring/Vivado_lab/lab1/src/sc_computer_iotest.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/irom_test_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/irom_test_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1003.297 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1003.297 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1003.297 ; gain = 350.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1003.297 ; gain = 350.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for irom. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1003.297 ; gain = 350.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1003.297 ; gain = 350.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module irom_test_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module dff32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module display 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design irom_test_top has port seg_data_0_pin[7] driven by constant 0
WARNING: [Synth 8-3917] design irom_test_top has port seg_data_1_pin[7] driven by constant 0
WARNING: [Synth 8-3331] design irom_test_top has unconnected port sw_pin[4]
WARNING: [Synth 8-3331] design irom_test_top has unconnected port sw_pin[3]
WARNING: [Synth 8-3331] design irom_test_top has unconnected port sw_pin[2]
WARNING: [Synth 8-3331] design irom_test_top has unconnected port sw_pin[1]
WARNING: [Synth 8-3331] design irom_test_top has unconnected port sw_pin[0]
WARNING: [Synth 8-3331] design irom_test_top has unconnected port dip_pin[4]
WARNING: [Synth 8-3331] design irom_test_top has unconnected port dip_pin[3]
WARNING: [Synth 8-3331] design irom_test_top has unconnected port dip_pin[2]
WARNING: [Synth 8-3331] design irom_test_top has unconnected port dip_pin[1]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1003.297 ; gain = 350.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1003.297 ; gain = 350.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1003.297 ; gain = 350.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1003.297 ; gain = 350.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1018.617 ; gain = 366.082
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1018.617 ; gain = 366.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1018.617 ; gain = 366.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1018.617 ; gain = 366.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1018.617 ; gain = 366.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1018.617 ; gain = 366.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |irom          |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |irom   |     1|
|2     |BUFG   |     1|
|3     |CARRY4 |    14|
|4     |LUT1   |     4|
|5     |LUT2   |     3|
|6     |LUT3   |    10|
|7     |LUT4   |     9|
|8     |LUT5   |     7|
|9     |LUT6   |    22|
|10    |FDCE   |    19|
|11    |FDPE   |     6|
|12    |FDRE   |    39|
|13    |IBUF   |     3|
|14    |OBUF   |    40|
+------+-------+------+

Report Instance Areas: 
+------+----------+--------+------+
|      |Instance  |Module  |Cells |
+------+----------+--------+------+
|1     |top       |        |   209|
|2     |  dff     |dff32   |     9|
|3     |  display |display |    65|
|4     |    U4    |seg7    |     7|
|5     |  div     |clk_div |    35|
+------+----------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1018.617 ; gain = 366.082
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 1018.617 ; gain = 259.922
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1018.617 ; gain = 366.082
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1034.605 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 41 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 1034.605 ; gain = 622.691
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1034.605 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'Z:/25Spring/Vivado_lab/projects/project_2/project_2.runs/synth_1/irom_test_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file irom_test_top_utilization_synth.rpt -pb irom_test_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 14:34:56 2025...
