# Reading pref.tcl
# do E:/verilog/NRFICE04/simpost/simpost.mdo
# Loading project simpost
# Model Technology ModelSim - Lattice FPGA Edition vlog 2021.4 Compiler 2021.10 Oct 14 2021
# Start time: 17:39:08 on Feb 05,2023
# vlog -reportprogress 300 "+incdir+"E:/verilog/NRFICE04/impl_1"" -work work E:/verilog/NRFICE04/impl_1/NRFICE04_impl_1_vo.vo 
# -- Compiling module top
# -- Compiling module spi_SLICE_0
# -- Compiling module fa2
# -- Compiling module gnd
# -- Compiling module spi_SLICE_1
# -- Compiling module spi_SLICE_2
# -- Compiling module spi_SLICE_3
# -- Compiling module spi_SLICE_4
# -- Compiling module vcc
# -- Compiling module spi_SLICE_6
# -- Compiling module lut4
# -- Compiling module lut40001
# -- Compiling module ffsre2
# -- Compiling module spi_SLICE_7
# -- Compiling module lut40002
# -- Compiling module lut40003
# -- Compiling module ffsre20004
# -- Compiling module SLICE_8
# -- Compiling module lut40005
# -- Compiling module spi_SLICE_10
# -- Compiling module lut40006
# -- Compiling module lut40007
# -- Compiling module spi_SLICE_12
# -- Compiling module lut40008
# -- Compiling module lut40009
# -- Compiling module spi_SLICE_14
# -- Compiling module lut40010
# -- Compiling module spi_SLICE_16
# -- Compiling module lut40011
# -- Compiling module lut40012
# -- Compiling module spi_SLICE_18
# -- Compiling module lut40013
# -- Compiling module lut40014
# -- Compiling module spi_SLICE_20
# -- Compiling module lut40015
# -- Compiling module lut40016
# -- Compiling module spi_SLICE_23
# -- Compiling module lut40017
# -- Compiling module lut40018
# -- Compiling module spi_SLICE_26
# -- Compiling module lut40019
# -- Compiling module lut40020
# -- Compiling module spi_SLICE_28
# -- Compiling module lut40021
# -- Compiling module spi_SLICE_30
# -- Compiling module lut40022
# -- Compiling module spi_SLICE_32
# -- Compiling module lut40023
# -- Compiling module lut40024
# -- Compiling module spi_SLICE_34
# -- Compiling module lut40025
# -- Compiling module spi_SLICE_36
# -- Compiling module lut40026
# -- Compiling module spi_SLICE_38
# -- Compiling module lut40027
# -- Compiling module spi_SLICE_40
# -- Compiling module spi_SLICE_42
# -- Compiling module lut40028
# -- Compiling module spi_SLICE_44
# -- Compiling module spi_SLICE_46
# -- Compiling module lut40029
# -- Compiling module lut40030
# -- Compiling module spi_SLICE_48
# -- Compiling module lut40031
# -- Compiling module lut40032
# -- Compiling module spi_SLICE_50
# -- Compiling module lut40033
# -- Compiling module lut40034
# -- Compiling module spi_SLICE_52
# -- Compiling module lut40035
# -- Compiling module spi_SLICE_54
# -- Compiling module lut40036
# -- Compiling module lut40037
# -- Compiling module spi_SLICE_59
# -- Compiling module lut40038
# -- Compiling module lut40039
# -- Compiling module spi_SLICE_61
# -- Compiling module lut40040
# -- Compiling module spi_SLICE_63
# -- Compiling module lut40041
# -- Compiling module lut40042
# -- Compiling module spi_SLICE_65
# -- Compiling module lut40043
# -- Compiling module lut40044
# -- Compiling module spi_SLICE_67
# -- Compiling module lut40045
# -- Compiling module lut40046
# -- Compiling module spi_SLICE_69
# -- Compiling module lut40047
# -- Compiling module lut40048
# -- Compiling module spi_SLICE_71
# -- Compiling module lut40049
# -- Compiling module spi_SLICE_72
# -- Compiling module lut40050
# -- Compiling module lut40051
# -- Compiling module spi_SLICE_74
# -- Compiling module lut40052
# -- Compiling module lut40053
# -- Compiling module spi_SLICE_76
# -- Compiling module lut40054
# -- Compiling module pwm_SLICE_82
# -- Compiling module lut40055
# -- Compiling module lut40056
# -- Compiling module SLICE_83
# -- Compiling module lut40057
# -- Compiling module lut40058
# -- Compiling module SLICE_85
# -- Compiling module lut40059
# -- Compiling module lut40060
# -- Compiling module spi_SLICE_89
# -- Compiling module lut40061
# -- Compiling module lut40062
# -- Compiling module spi_SLICE_90
# -- Compiling module lut40063
# -- Compiling module lut40064
# -- Compiling module spi_SLICE_91
# -- Compiling module lut40065
# -- Compiling module lut40066
# -- Compiling module spi_SLICE_93
# -- Compiling module lut40067
# -- Compiling module spi_SLICE_94
# -- Compiling module lut40068
# -- Compiling module lut40069
# -- Compiling module spi_SLICE_95
# -- Compiling module lut40070
# -- Compiling module lut40071
# -- Compiling module spi_SLICE_96
# -- Compiling module lut40072
# -- Compiling module lut40073
# -- Compiling module spi_SLICE_97
# -- Compiling module lut40074
# -- Compiling module spi_SLICE_99
# -- Compiling module lut40075
# -- Compiling module lut40076
# -- Compiling module spi_SLICE_102
# -- Compiling module lut40077
# -- Compiling module lut40078
# -- Compiling module spi_SLICE_103
# -- Compiling module lut40079
# -- Compiling module lut40080
# -- Compiling module spi_SLICE_104
# -- Compiling module lut40081
# -- Compiling module lut40082
# -- Compiling module spi_SLICE_105
# -- Compiling module lut40083
# -- Compiling module lut40084
# -- Compiling module spi_SLICE_106
# -- Compiling module lut40085
# -- Compiling module lut40086
# -- Compiling module spi_SLICE_108
# -- Compiling module lut40087
# -- Compiling module lut40088
# -- Compiling module spi_SLICE_109
# -- Compiling module lut40089
# -- Compiling module spi_SLICE_110
# -- Compiling module lut40090
# -- Compiling module lut40091
# -- Compiling module spi_SLICE_112
# -- Compiling module lut40092
# -- Compiling module spi_SLICE_113
# -- Compiling module lut40093
# -- Compiling module lut40094
# -- Compiling module spi_SLICE_115
# -- Compiling module lut40095
# -- Compiling module lut40096
# -- Compiling module spi_SLICE_116
# -- Compiling module lut40097
# -- Compiling module lut40098
# -- Compiling module spi_SLICE_117
# -- Compiling module lut40099
# -- Compiling module lut40100
# -- Compiling module spi_SLICE_119
# -- Compiling module lut40101
# -- Compiling module lut40102
# -- Compiling module spi_SLICE_120
# -- Compiling module lut40103
# -- Compiling module lut40104
# -- Compiling module spi_SLICE_121
# -- Compiling module lut40105
# -- Compiling module lut40106
# -- Compiling module spi_SLICE_122
# -- Compiling module lut40107
# -- Compiling module lut40108
# -- Compiling module spi_SLICE_125
# -- Compiling module lut40109
# -- Compiling module lut40110
# -- Compiling module spi_SLICE_126
# -- Compiling module lut40111
# -- Compiling module lut40112
# -- Compiling module spi_SLICE_127
# -- Compiling module lut40113
# -- Compiling module spi_SLICE_128
# -- Compiling module lut40114
# -- Compiling module lut40115
# -- Compiling module spi_SLICE_129
# -- Compiling module lut40116
# -- Compiling module lut40117
# -- Compiling module spi_SLICE_131
# -- Compiling module lut40118
# -- Compiling module lut40119
# -- Compiling module spi_SLICE_139
# -- Compiling module lut40120
# -- Compiling module lut40121
# -- Compiling module spi_SLICE_140
# -- Compiling module lut40122
# -- Compiling module lut40123
# -- Compiling module spi_SLICE_142
# -- Compiling module lut40124
# -- Compiling module lut40125
# -- Compiling module spi_SLICE_144
# -- Compiling module lut40126
# -- Compiling module lut40127
# -- Compiling module spi_SLICE_145
# -- Compiling module lut40128
# -- Compiling module lut40129
# -- Compiling module spi_SLICE_147
# -- Compiling module lut40130
# -- Compiling module spi_SLICE_149
# -- Compiling module lut40131
# -- Compiling module spi_SLICE_153
# -- Compiling module lut40132
# -- Compiling module lut40133
# -- Compiling module pwm_SLICE_155
# -- Compiling module lut40134
# -- Compiling module lut40135
# -- Compiling module pwm_SLICE_157
# -- Compiling module lut40136
# -- Compiling module lut40137
# -- Compiling module pwm_SLICE_158
# -- Compiling module lut40138
# -- Compiling module spi_SLICE_161
# -- Compiling module lut40139
# -- Compiling module lut40140
# -- Compiling module spi_SLICE_162
# -- Compiling module lut40141
# -- Compiling module lut40142
# -- Compiling module spi_SLICE_163
# -- Compiling module lut40143
# -- Compiling module SLICE_165
# -- Compiling module lut40144
# -- Compiling module spi_SLICE_167
# -- Compiling module lut40145
# -- Compiling module spi_SLICE_168
# -- Compiling module lut40146
# -- Compiling module spi_SLICE_169
# -- Compiling module spi_SLICE_171
# -- Compiling module lut40147
# -- Compiling module lut40148
# -- Compiling module spi_SLICE_172
# -- Compiling module lut40149
# -- Compiling module spi_SLICE_175
# -- Compiling module lut40150
# -- Compiling module lut40151
# -- Compiling module SLICE_177
# -- Compiling module lut40152
# -- Compiling module spi_SLICE_178
# -- Compiling module lut40153
# -- Compiling module lut40154
# -- Compiling module pwm_out
# -- Compiling module BB_B_B
# -- Compiling module spimiso
# -- Compiling module spiState_4_
# -- Compiling module spiState_3_
# -- Compiling module spiState_2_
# -- Compiling module spiState_1_
# -- Compiling module spiState_0_
# -- Compiling module spiBitCount_3_
# -- Compiling module spiBitCount_2_
# -- Compiling module spiBitCount_1_
# -- Compiling module spiBitCount_0_
# -- Compiling module readWordHighFour_3_
# -- Compiling module readWordHighFour_2_
# -- Compiling module readWordHighFour_1_
# -- Compiling module readWordHighFour_0_
# -- Compiling module dbgledr
# -- Compiling module dbgledg
# -- Compiling module dbgledb
# -- Compiling module clock_in
# -- Compiling module reset_in
# -- Compiling module spicsn
# -- Compiling module spiclk
# -- Compiling module spimosi
# 
# Top level modules:
# 	top
# End time: 17:39:08 on Feb 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2021.4 Compiler 2021.10 Oct 14 2021
# Start time: 17:39:08 on Feb 05,2023
# vlog -reportprogress 300 "+incdir+"E:/verilog/NRFICE04"" -work work E:/verilog/NRFICE04/testbench.v 
# -- Compiling module toptb
# 
# Top level modules:
# 	toptb
# End time: 17:39:08 on Feb 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" -lib work -L pmi_work -L ovi_ice40up "+transport_path_delays" "+transport_int_delays" toptb -sdfmax "/toptb/UUT=E:/verilog/NRFICE04/impl_1/NRFICE04_impl_1_vo.sdf" 
# Start time: 17:39:09 on Feb 05,2023
# //  ModelSim - Lattice FPGA Edition 2021.4 Oct 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.toptb
# Loading work.top
# Loading work.spi_SLICE_0
# Loading work.fa2
# Loading ovi_ice40up.FA2
# Loading ovi_ice40up.LUT4
# Loading ovi_ice40up.LUT4_SIM
# Loading work.gnd
# Loading ovi_ice40up.VLO
# Loading work.spi_SLICE_1
# Loading work.spi_SLICE_2
# Loading work.spi_SLICE_3
# Loading work.spi_SLICE_4
# Loading work.vcc
# Loading ovi_ice40up.VHI
# Loading work.spi_SLICE_6
# Loading work.lut4
# Loading work.lut40001
# Loading work.ffsre2
# Loading ovi_ice40up.FD1P3XZ
# Loading work.spi_SLICE_7
# Loading work.lut40002
# Loading work.lut40003
# Loading work.ffsre20004
# Loading work.SLICE_8
# Loading work.lut40005
# Loading work.spi_SLICE_10
# Loading work.lut40006
# Loading work.lut40007
# Loading work.spi_SLICE_12
# Loading work.lut40008
# Loading work.lut40009
# Loading work.spi_SLICE_14
# Loading work.lut40010
# Loading work.spi_SLICE_16
# Loading work.lut40011
# Loading work.lut40012
# Loading work.spi_SLICE_18
# Loading work.lut40013
# Loading work.lut40014
# Loading work.spi_SLICE_20
# Loading work.lut40015
# Loading work.lut40016
# Loading work.spi_SLICE_23
# Loading work.lut40017
# Loading work.lut40018
# Loading work.spi_SLICE_26
# Loading work.lut40019
# Loading work.lut40020
# Loading work.spi_SLICE_28
# Loading work.lut40021
# Loading work.spi_SLICE_30
# Loading work.lut40022
# Loading work.spi_SLICE_32
# Loading work.lut40023
# Loading work.lut40024
# Loading work.spi_SLICE_34
# Loading work.lut40025
# Loading work.spi_SLICE_36
# Loading work.lut40026
# Loading work.spi_SLICE_38
# Loading work.lut40027
# Loading work.spi_SLICE_40
# Loading work.spi_SLICE_42
# Loading work.lut40028
# Loading work.spi_SLICE_44
# Loading work.spi_SLICE_46
# Loading work.lut40029
# Loading work.lut40030
# Loading work.spi_SLICE_48
# Loading work.lut40031
# Loading work.lut40032
# Loading work.spi_SLICE_50
# Loading work.lut40033
# Loading work.lut40034
# Loading work.spi_SLICE_52
# Loading work.lut40035
# Loading work.spi_SLICE_54
# Loading work.lut40036
# Loading work.lut40037
# Loading work.spi_SLICE_59
# Loading work.lut40038
# Loading work.lut40039
# Loading work.spi_SLICE_61
# Loading work.lut40040
# Loading work.spi_SLICE_63
# Loading work.lut40041
# Loading work.lut40042
# Loading work.spi_SLICE_65
# Loading work.lut40043
# Loading work.lut40044
# Loading work.spi_SLICE_67
# Loading work.lut40045
# Loading work.lut40046
# Loading work.spi_SLICE_69
# Loading work.lut40047
# Loading work.lut40048
# Loading work.spi_SLICE_71
# Loading work.lut40049
# Loading work.spi_SLICE_72
# Loading work.lut40050
# Loading work.lut40051
# Loading work.spi_SLICE_74
# Loading work.lut40052
# Loading work.lut40053
# Loading work.spi_SLICE_76
# Loading work.lut40054
# Loading work.pwm_SLICE_82
# Loading work.lut40055
# Loading work.lut40056
# Loading work.SLICE_83
# Loading work.lut40057
# Loading work.lut40058
# Loading work.SLICE_85
# Loading work.lut40059
# Loading work.lut40060
# Loading work.spi_SLICE_89
# Loading work.lut40061
# Loading work.lut40062
# Loading work.spi_SLICE_90
# Loading work.lut40063
# Loading work.lut40064
# Loading work.spi_SLICE_91
# Loading work.lut40065
# Loading work.lut40066
# Loading work.spi_SLICE_93
# Loading work.lut40067
# Loading work.spi_SLICE_94
# Loading work.lut40068
# Loading work.lut40069
# Loading work.spi_SLICE_95
# Loading work.lut40070
# Loading work.lut40071
# Loading work.spi_SLICE_96
# Loading work.lut40072
# Loading work.lut40073
# Loading work.spi_SLICE_97
# Loading work.lut40074
# Loading work.spi_SLICE_99
# Loading work.lut40075
# Loading work.lut40076
# Loading work.spi_SLICE_102
# Loading work.lut40077
# Loading work.lut40078
# Loading work.spi_SLICE_103
# Loading work.lut40079
# Loading work.lut40080
# Loading work.spi_SLICE_104
# Loading work.lut40081
# Loading work.lut40082
# Loading work.spi_SLICE_105
# Loading work.lut40083
# Loading work.lut40084
# Loading work.spi_SLICE_106
# Loading work.lut40085
# Loading work.lut40086
# Loading work.spi_SLICE_108
# Loading work.lut40087
# Loading work.lut40088
# Loading work.spi_SLICE_109
# Loading work.lut40089
# Loading work.spi_SLICE_110
# Loading work.lut40090
# Loading work.lut40091
# Loading work.spi_SLICE_112
# Loading work.lut40092
# Loading work.spi_SLICE_113
# Loading work.lut40093
# Loading work.lut40094
# Loading work.spi_SLICE_115
# Loading work.lut40095
# Loading work.lut40096
# Loading work.spi_SLICE_116
# Loading work.lut40097
# Loading work.lut40098
# Loading work.spi_SLICE_117
# Loading work.lut40099
# Loading work.lut40100
# Loading work.spi_SLICE_119
# Loading work.lut40101
# Loading work.lut40102
# Loading work.spi_SLICE_120
# Loading work.lut40103
# Loading work.lut40104
# Loading work.spi_SLICE_121
# Loading work.lut40105
# Loading work.lut40106
# Loading work.spi_SLICE_122
# Loading work.lut40107
# Loading work.lut40108
# Loading work.spi_SLICE_125
# Loading work.lut40109
# Loading work.lut40110
# Loading work.spi_SLICE_126
# Loading work.lut40111
# Loading work.lut40112
# Loading work.spi_SLICE_127
# Loading work.lut40113
# Loading work.spi_SLICE_128
# Loading work.lut40114
# Loading work.lut40115
# Loading work.spi_SLICE_129
# Loading work.lut40116
# Loading work.lut40117
# Loading work.spi_SLICE_131
# Loading work.lut40118
# Loading work.lut40119
# Loading work.spi_SLICE_139
# Loading work.lut40120
# Loading work.lut40121
# Loading work.spi_SLICE_140
# Loading work.lut40122
# Loading work.lut40123
# Loading work.spi_SLICE_142
# Loading work.lut40124
# Loading work.lut40125
# Loading work.spi_SLICE_144
# Loading work.lut40126
# Loading work.lut40127
# Loading work.spi_SLICE_145
# Loading work.lut40128
# Loading work.lut40129
# Loading work.spi_SLICE_147
# Loading work.lut40130
# Loading work.spi_SLICE_149
# Loading work.lut40131
# Loading work.spi_SLICE_153
# Loading work.lut40132
# Loading work.lut40133
# Loading work.pwm_SLICE_155
# Loading work.lut40134
# Loading work.lut40135
# Loading work.pwm_SLICE_157
# Loading work.lut40136
# Loading work.lut40137
# Loading work.pwm_SLICE_158
# Loading work.lut40138
# Loading work.spi_SLICE_161
# Loading work.lut40139
# Loading work.lut40140
# Loading work.spi_SLICE_162
# Loading work.lut40141
# Loading work.lut40142
# Loading work.spi_SLICE_163
# Loading work.lut40143
# Loading work.SLICE_165
# Loading work.lut40144
# Loading work.spi_SLICE_167
# Loading work.lut40145
# Loading work.spi_SLICE_168
# Loading work.lut40146
# Loading work.spi_SLICE_169
# Loading work.spi_SLICE_171
# Loading work.lut40147
# Loading work.lut40148
# Loading work.spi_SLICE_172
# Loading work.lut40149
# Loading work.spi_SLICE_175
# Loading work.lut40150
# Loading work.lut40151
# Loading work.SLICE_177
# Loading work.lut40152
# Loading work.spi_SLICE_178
# Loading work.lut40153
# Loading work.lut40154
# Loading work.pwm_out
# Loading work.BB_B_B
# Loading ovi_ice40up.BB_B
# Loading ovi_ice40up.PIO
# Loading work.spimiso
# Loading work.spiState_4_
# Loading work.spiState_3_
# Loading work.spiState_2_
# Loading work.spiState_1_
# Loading work.spiState_0_
# Loading work.spiBitCount_3_
# Loading work.spiBitCount_2_
# Loading work.spiBitCount_1_
# Loading work.spiBitCount_0_
# Loading work.readWordHighFour_3_
# Loading work.readWordHighFour_2_
# Loading work.readWordHighFour_1_
# Loading work.readWordHighFour_0_
# Loading work.dbgledr
# Loading work.dbgledg
# Loading work.dbgledb
# Loading work.clock_in
# Loading work.reset_in
# Loading work.spicsn
# Loading work.spiclk
# Loading work.spimosi
# SDF 2021.4 Compiler 2021.10 Oct 14 2021
# 
# Loading instances from E:/verilog/NRFICE04/impl_1/NRFICE04_impl_1_vo.sdf
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'UUT'.  Expected 13, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /toptb/UUT File: E:/verilog/NRFICE04/testbench.v Line: 27
# ** Warning: (vsim-3722) E:/verilog/NRFICE04/testbench.v(27): [TFMPC] - Missing connection for port 'spiState'.
# ** Warning: (vsim-3722) E:/verilog/NRFICE04/testbench.v(27): [TFMPC] - Missing connection for port 'spiBitCount'.
# ** Warning: (vsim-3722) E:/verilog/NRFICE04/testbench.v(27): [TFMPC] - Missing connection for port 'readWordHighFour'.
# ** Warning: (vsim-3722) E:/verilog/NRFICE04/testbench.v(27): [TFMPC] - Missing connection for port 'dbgledr'.
# ** Warning: (vsim-3722) E:/verilog/NRFICE04/testbench.v(27): [TFMPC] - Missing connection for port 'dbgledg'.
# ** Warning: (vsim-3722) E:/verilog/NRFICE04/testbench.v(27): [TFMPC] - Missing connection for port 'dbgledb'.
# Loading timing data from E:/verilog/NRFICE04/impl_1/NRFICE04_impl_1_vo.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /toptb File: E:/verilog/NRFICE04/testbench.v
# .main_pane.wave.interior.cs.body.pw.wf
# ** Error: $setup( DI1:5975 ps, posedge CLK:6009 ps, 198 ps );
#    Time: 6009 ps  Iteration: 1  Process: /toptb/UUT/\spi.SLICE_178 /#Setuphold# File: E:/verilog/NRFICE04/impl_1/NRFICE04_impl_1_vo.vo Line: 3747
# ** Error: $setup( LSR:565599 ps, posedge CLK:566009 ps, 423 ps );
#    Time: 566009 ps  Iteration: 1  Process: /toptb/UUT/\spi.SLICE_38 /#Setuphold# File: E:/verilog/NRFICE04/impl_1/NRFICE04_impl_1_vo.vo Line: 1399
# ** Error: $setup( LSR:565599 ps, posedge CLK:566009 ps, 423 ps );
#    Time: 566009 ps  Iteration: 1  Process: /toptb/UUT/\spi.SLICE_36 /#Setuphold# File: E:/verilog/NRFICE04/impl_1/NRFICE04_impl_1_vo.vo Line: 1362
# ** Error: $setup( LSR:565599 ps, posedge CLK:566009 ps, 423 ps );
#    Time: 566009 ps  Iteration: 1  Process: /toptb/UUT/\spi.SLICE_26 /#Setuphold# File: E:/verilog/NRFICE04/impl_1/NRFICE04_impl_1_vo.vo Line: 1167
# ** Error: $setup( DI0:74625824 ps, posedge CLK:74626009 ps, 198 ps );
#    Time: 74626009 ps  Iteration: 1  Process: /toptb/UUT/\spi.SLICE_48 /#Setuphold# File: E:/verilog/NRFICE04/impl_1/NRFICE04_impl_1_vo.vo Line: 1578
# ** Error: $setup( DI0:147365824 ps, posedge CLK:147366009 ps, 198 ps );
#    Time: 147366009 ps  Iteration: 1  Process: /toptb/UUT/\spi.SLICE_48 /#Setuphold# File: E:/verilog/NRFICE04/impl_1/NRFICE04_impl_1_vo.vo Line: 1578
# ** Error: $setup( DI0:154485824 ps, posedge CLK:154486009 ps, 198 ps );
#    Time: 154486009 ps  Iteration: 1  Process: /toptb/UUT/\spi.SLICE_48 /#Setuphold# File: E:/verilog/NRFICE04/impl_1/NRFICE04_impl_1_vo.vo Line: 1578
# ** Error: $setup( DI0:175845824 ps, posedge CLK:175846009 ps, 198 ps );
#    Time: 175846009 ps  Iteration: 1  Process: /toptb/UUT/\spi.SLICE_48 /#Setuphold# File: E:/verilog/NRFICE04/impl_1/NRFICE04_impl_1_vo.vo Line: 1578
# ** Error: $setup( DI0:256385824 ps, posedge CLK:256386009 ps, 198 ps );
#    Time: 256386009 ps  Iteration: 1  Process: /toptb/UUT/\spi.SLICE_48 /#Setuphold# File: E:/verilog/NRFICE04/impl_1/NRFICE04_impl_1_vo.vo Line: 1578
# ** Error: $setup( DI0:284865824 ps, posedge CLK:284866009 ps, 198 ps );
#    Time: 284866009 ps  Iteration: 1  Process: /toptb/UUT/\spi.SLICE_48 /#Setuphold# File: E:/verilog/NRFICE04/impl_1/NRFICE04_impl_1_vo.vo Line: 1578
# ** Error: $setup( DI0:329125824 ps, posedge CLK:329126009 ps, 198 ps );
#    Time: 329126009 ps  Iteration: 1  Process: /toptb/UUT/\spi.SLICE_48 /#Setuphold# File: E:/verilog/NRFICE04/impl_1/NRFICE04_impl_1_vo.vo Line: 1578
# ** Error: $setup( DI0:336245824 ps, posedge CLK:336246009 ps, 198 ps );
#    Time: 336246009 ps  Iteration: 1  Process: /toptb/UUT/\spi.SLICE_48 /#Setuphold# File: E:/verilog/NRFICE04/impl_1/NRFICE04_impl_1_vo.vo Line: 1578
# ** Error: $setup( DI0:350485824 ps, posedge CLK:350486009 ps, 198 ps );
#    Time: 350486009 ps  Iteration: 1  Process: /toptb/UUT/\spi.SLICE_48 /#Setuphold# File: E:/verilog/NRFICE04/impl_1/NRFICE04_impl_1_vo.vo Line: 1578
# ** Error: $setup( DI0:438165824 ps, posedge CLK:438166009 ps, 198 ps );
#    Time: 438166009 ps  Iteration: 1  Process: /toptb/UUT/\spi.SLICE_48 /#Setuphold# File: E:/verilog/NRFICE04/impl_1/NRFICE04_impl_1_vo.vo Line: 1578
# ** Error: $setup( DI0:450625824 ps, posedge CLK:450626009 ps, 198 ps );
#    Time: 450626009 ps  Iteration: 1  Process: /toptb/UUT/\spi.SLICE_48 /#Setuphold# File: E:/verilog/NRFICE04/impl_1/NRFICE04_impl_1_vo.vo Line: 1578
# ** Error: $setup( DI0:457745824 ps, posedge CLK:457746009 ps, 198 ps );
#    Time: 457746009 ps  Iteration: 1  Process: /toptb/UUT/\spi.SLICE_48 /#Setuphold# File: E:/verilog/NRFICE04/impl_1/NRFICE04_impl_1_vo.vo Line: 1578
# ** Error: $setup( DI0:461305824 ps, posedge CLK:461306009 ps, 198 ps );
#    Time: 461306009 ps  Iteration: 1  Process: /toptb/UUT/\spi.SLICE_48 /#Setuphold# File: E:/verilog/NRFICE04/impl_1/NRFICE04_impl_1_vo.vo Line: 1578
# ** Note: $stop    : E:/verilog/NRFICE04/testbench.v(184)
#    Time: 500 us  Iteration: 0  Instance: /toptb
# Break in Module toptb at E:/verilog/NRFICE04/testbench.v line 184
vsim -voptargs=+acc -lib work -L pmi_work -L ovi_ice40up +transport_path_delays +transport_int_delays -sdfmax /toptb/UUT=E:/verilog/NRFICE04/impl_1/NRFICE04_impl_1_vo.sdf work.toptb
# End time: 17:40:09 on Feb 05,2023, Elapsed time: 0:01:00
# Errors: 17, Warnings: 13
# vsim -voptargs="+acc" -lib work -L pmi_work -L ovi_ice40up "+transport_path_delays" "+transport_int_delays" -sdfmax "/toptb/UUT=E:/verilog/NRFICE04/impl_1/NRFICE04_impl_1_vo.sdf" work.toptb 
# Start time: 17:40:10 on Feb 05,2023
# Loading work.toptb
# Loading work.top
# Loading work.spi_SLICE_0
# Loading work.fa2
# Loading ovi_ice40up.FA2
# Loading ovi_ice40up.LUT4
# Loading ovi_ice40up.LUT4_SIM
# Loading work.gnd
# Loading ovi_ice40up.VLO
# Loading work.spi_SLICE_1
# Loading work.spi_SLICE_2
# Loading work.spi_SLICE_3
# Loading work.spi_SLICE_4
# Loading work.vcc
# Loading ovi_ice40up.VHI
# Loading work.spi_SLICE_6
# Loading work.lut4
# Loading work.lut40001
# Loading work.ffsre2
# Loading ovi_ice40up.FD1P3XZ
# Loading work.spi_SLICE_7
# Loading work.lut40002
# Loading work.lut40003
# Loading work.ffsre20004
# Loading work.SLICE_8
# Loading work.lut40005
# Loading work.spi_SLICE_10
# Loading work.lut40006
# Loading work.lut40007
# Loading work.spi_SLICE_12
# Loading work.lut40008
# Loading work.lut40009
# Loading work.spi_SLICE_14
# Loading work.lut40010
# Loading work.spi_SLICE_16
# Loading work.lut40011
# Loading work.lut40012
# Loading work.spi_SLICE_18
# Loading work.lut40013
# Loading work.lut40014
# Loading work.spi_SLICE_20
# Loading work.lut40015
# Loading work.lut40016
# Loading work.spi_SLICE_23
# Loading work.lut40017
# Loading work.lut40018
# Loading work.spi_SLICE_26
# Loading work.lut40019
# Loading work.lut40020
# Loading work.spi_SLICE_28
# Loading work.lut40021
# Loading work.spi_SLICE_30
# Loading work.lut40022
# Loading work.spi_SLICE_32
# Loading work.lut40023
# Loading work.lut40024
# Loading work.spi_SLICE_34
# Loading work.lut40025
# Loading work.spi_SLICE_36
# Loading work.lut40026
# Loading work.spi_SLICE_38
# Loading work.lut40027
# Loading work.spi_SLICE_40
# Loading work.spi_SLICE_42
# Loading work.lut40028
# Loading work.spi_SLICE_44
# Loading work.spi_SLICE_46
# Loading work.lut40029
# Loading work.lut40030
# Loading work.spi_SLICE_48
# Loading work.lut40031
# Loading work.lut40032
# Loading work.spi_SLICE_50
# Loading work.lut40033
# Loading work.lut40034
# Loading work.spi_SLICE_52
# Loading work.lut40035
# Loading work.spi_SLICE_54
# Loading work.lut40036
# Loading work.lut40037
# Loading work.spi_SLICE_59
# Loading work.lut40038
# Loading work.lut40039
# Loading work.spi_SLICE_61
# Loading work.lut40040
# Loading work.spi_SLICE_63
# Loading work.lut40041
# Loading work.lut40042
# Loading work.spi_SLICE_65
# Loading work.lut40043
# Loading work.lut40044
# Loading work.spi_SLICE_67
# Loading work.lut40045
# Loading work.lut40046
# Loading work.spi_SLICE_69
# Loading work.lut40047
# Loading work.lut40048
# Loading work.spi_SLICE_71
# Loading work.lut40049
# Loading work.spi_SLICE_72
# Loading work.lut40050
# Loading work.lut40051
# Loading work.spi_SLICE_74
# Loading work.lut40052
# Loading work.lut40053
# Loading work.spi_SLICE_76
# Loading work.lut40054
# Loading work.pwm_SLICE_82
# Loading work.lut40055
# Loading work.lut40056
# Loading work.SLICE_83
# Loading work.lut40057
# Loading work.lut40058
# Loading work.SLICE_85
# Loading work.lut40059
# Loading work.lut40060
# Loading work.spi_SLICE_89
# Loading work.lut40061
# Loading work.lut40062
# Loading work.spi_SLICE_90
# Loading work.lut40063
# Loading work.lut40064
# Loading work.spi_SLICE_91
# Loading work.lut40065
# Loading work.lut40066
# Loading work.spi_SLICE_93
# Loading work.lut40067
# Loading work.spi_SLICE_94
# Loading work.lut40068
# Loading work.lut40069
# Loading work.spi_SLICE_95
# Loading work.lut40070
# Loading work.lut40071
# Loading work.spi_SLICE_96
# Loading work.lut40072
# Loading work.lut40073
# Loading work.spi_SLICE_97
# Loading work.lut40074
# Loading work.spi_SLICE_99
# Loading work.lut40075
# Loading work.lut40076
# Loading work.spi_SLICE_102
# Loading work.lut40077
# Loading work.lut40078
# Loading work.spi_SLICE_103
# Loading work.lut40079
# Loading work.lut40080
# Loading work.spi_SLICE_104
# Loading work.lut40081
# Loading work.lut40082
# Loading work.spi_SLICE_105
# Loading work.lut40083
# Loading work.lut40084
# Loading work.spi_SLICE_106
# Loading work.lut40085
# Loading work.lut40086
# Loading work.spi_SLICE_108
# Loading work.lut40087
# Loading work.lut40088
# Loading work.spi_SLICE_109
# Loading work.lut40089
# Loading work.spi_SLICE_110
# Loading work.lut40090
# Loading work.lut40091
# Loading work.spi_SLICE_112
# Loading work.lut40092
# Loading work.spi_SLICE_113
# Loading work.lut40093
# Loading work.lut40094
# Loading work.spi_SLICE_115
# Loading work.lut40095
# Loading work.lut40096
# Loading work.spi_SLICE_116
# Loading work.lut40097
# Loading work.lut40098
# Loading work.spi_SLICE_117
# Loading work.lut40099
# Loading work.lut40100
# Loading work.spi_SLICE_119
# Loading work.lut40101
# Loading work.lut40102
# Loading work.spi_SLICE_120
# Loading work.lut40103
# Loading work.lut40104
# Loading work.spi_SLICE_121
# Loading work.lut40105
# Loading work.lut40106
# Loading work.spi_SLICE_122
# Loading work.lut40107
# Loading work.lut40108
# Loading work.spi_SLICE_125
# Loading work.lut40109
# Loading work.lut40110
# Loading work.spi_SLICE_126
# Loading work.lut40111
# Loading work.lut40112
# Loading work.spi_SLICE_127
# Loading work.lut40113
# Loading work.spi_SLICE_128
# Loading work.lut40114
# Loading work.lut40115
# Loading work.spi_SLICE_129
# Loading work.lut40116
# Loading work.lut40117
# Loading work.spi_SLICE_131
# Loading work.lut40118
# Loading work.lut40119
# Loading work.spi_SLICE_139
# Loading work.lut40120
# Loading work.lut40121
# Loading work.spi_SLICE_140
# Loading work.lut40122
# Loading work.lut40123
# Loading work.spi_SLICE_142
# Loading work.lut40124
# Loading work.lut40125
# Loading work.spi_SLICE_144
# Loading work.lut40126
# Loading work.lut40127
# Loading work.spi_SLICE_145
# Loading work.lut40128
# Loading work.lut40129
# Loading work.spi_SLICE_147
# Loading work.lut40130
# Loading work.spi_SLICE_149
# Loading work.lut40131
# Loading work.spi_SLICE_153
# Loading work.lut40132
# Loading work.lut40133
# Loading work.pwm_SLICE_155
# Loading work.lut40134
# Loading work.lut40135
# Loading work.pwm_SLICE_157
# Loading work.lut40136
# Loading work.lut40137
# Loading work.pwm_SLICE_158
# Loading work.lut40138
# Loading work.spi_SLICE_161
# Loading work.lut40139
# Loading work.lut40140
# Loading work.spi_SLICE_162
# Loading work.lut40141
# Loading work.lut40142
# Loading work.spi_SLICE_163
# Loading work.lut40143
# Loading work.SLICE_165
# Loading work.lut40144
# Loading work.spi_SLICE_167
# Loading work.lut40145
# Loading work.spi_SLICE_168
# Loading work.lut40146
# Loading work.spi_SLICE_169
# Loading work.spi_SLICE_171
# Loading work.lut40147
# Loading work.lut40148
# Loading work.spi_SLICE_172
# Loading work.lut40149
# Loading work.spi_SLICE_175
# Loading work.lut40150
# Loading work.lut40151
# Loading work.SLICE_177
# Loading work.lut40152
# Loading work.spi_SLICE_178
# Loading work.lut40153
# Loading work.lut40154
# Loading work.pwm_out
# Loading work.BB_B_B
# Loading ovi_ice40up.BB_B
# Loading ovi_ice40up.PIO
# Loading work.spimiso
# Loading work.spiState_4_
# Loading work.spiState_3_
# Loading work.spiState_2_
# Loading work.spiState_1_
# Loading work.spiState_0_
# Loading work.spiBitCount_3_
# Loading work.spiBitCount_2_
# Loading work.spiBitCount_1_
# Loading work.spiBitCount_0_
# Loading work.readWordHighFour_3_
# Loading work.readWordHighFour_2_
# Loading work.readWordHighFour_1_
# Loading work.readWordHighFour_0_
# Loading work.dbgledr
# Loading work.dbgledg
# Loading work.dbgledb
# Loading work.clock_in
# Loading work.reset_in
# Loading work.spicsn
# Loading work.spiclk
# Loading work.spimosi
# Loading instances from E:/verilog/NRFICE04/impl_1/NRFICE04_impl_1_vo.sdf
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'UUT'.  Expected 13, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /toptb/UUT File: E:/verilog/NRFICE04/testbench.v Line: 27
# ** Warning: (vsim-3722) E:/verilog/NRFICE04/testbench.v(27): [TFMPC] - Missing connection for port 'spiState'.
# ** Warning: (vsim-3722) E:/verilog/NRFICE04/testbench.v(27): [TFMPC] - Missing connection for port 'spiBitCount'.
# ** Warning: (vsim-3722) E:/verilog/NRFICE04/testbench.v(27): [TFMPC] - Missing connection for port 'readWordHighFour'.
# ** Warning: (vsim-3722) E:/verilog/NRFICE04/testbench.v(27): [TFMPC] - Missing connection for port 'dbgledr'.
# ** Warning: (vsim-3722) E:/verilog/NRFICE04/testbench.v(27): [TFMPC] - Missing connection for port 'dbgledg'.
# ** Warning: (vsim-3722) E:/verilog/NRFICE04/testbench.v(27): [TFMPC] - Missing connection for port 'dbgledb'.
# Loading timing data from E:/verilog/NRFICE04/impl_1/NRFICE04_impl_1_vo.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /toptb File: E:/verilog/NRFICE04/testbench.v
run
# ** Error: $setup( DI1:5975 ps, posedge CLK:6009 ps, 198 ps );
#    Time: 6009 ps  Iteration: 1  Process: /toptb/UUT/\spi.SLICE_178 /#Setuphold# File: E:/verilog/NRFICE04/impl_1/NRFICE04_impl_1_vo.vo Line: 3747
# ** Error: $setup( LSR:565599 ps, posedge CLK:566009 ps, 423 ps );
#    Time: 566009 ps  Iteration: 1  Process: /toptb/UUT/\spi.SLICE_38 /#Setuphold# File: E:/verilog/NRFICE04/impl_1/NRFICE04_impl_1_vo.vo Line: 1399
# ** Error: $setup( LSR:565599 ps, posedge CLK:566009 ps, 423 ps );
#    Time: 566009 ps  Iteration: 1  Process: /toptb/UUT/\spi.SLICE_36 /#Setuphold# File: E:/verilog/NRFICE04/impl_1/NRFICE04_impl_1_vo.vo Line: 1362
# ** Error: $setup( LSR:565599 ps, posedge CLK:566009 ps, 423 ps );
#    Time: 566009 ps  Iteration: 1  Process: /toptb/UUT/\spi.SLICE_26 /#Setuphold# File: E:/verilog/NRFICE04/impl_1/NRFICE04_impl_1_vo.vo Line: 1167
# ** Error: $setup( DI0:74625824 ps, posedge CLK:74626009 ps, 198 ps );
#    Time: 74626009 ps  Iteration: 1  Process: /toptb/UUT/\spi.SLICE_48 /#Setuphold# File: E:/verilog/NRFICE04/impl_1/NRFICE04_impl_1_vo.vo Line: 1578
# ** Error: $setup( DI0:147365824 ps, posedge CLK:147366009 ps, 198 ps );
#    Time: 147366009 ps  Iteration: 1  Process: /toptb/UUT/\spi.SLICE_48 /#Setuphold# File: E:/verilog/NRFICE04/impl_1/NRFICE04_impl_1_vo.vo Line: 1578
# ** Error: $setup( DI0:154485824 ps, posedge CLK:154486009 ps, 198 ps );
#    Time: 154486009 ps  Iteration: 1  Process: /toptb/UUT/\spi.SLICE_48 /#Setuphold# File: E:/verilog/NRFICE04/impl_1/NRFICE04_impl_1_vo.vo Line: 1578
# ** Error: $setup( DI0:175845824 ps, posedge CLK:175846009 ps, 198 ps );
#    Time: 175846009 ps  Iteration: 1  Process: /toptb/UUT/\spi.SLICE_48 /#Setuphold# File: E:/verilog/NRFICE04/impl_1/NRFICE04_impl_1_vo.vo Line: 1578
# ** Error: $setup( DI0:256385824 ps, posedge CLK:256386009 ps, 198 ps );
#    Time: 256386009 ps  Iteration: 1  Process: /toptb/UUT/\spi.SLICE_48 /#Setuphold# File: E:/verilog/NRFICE04/impl_1/NRFICE04_impl_1_vo.vo Line: 1578
# ** Error: $setup( DI0:284865824 ps, posedge CLK:284866009 ps, 198 ps );
#    Time: 284866009 ps  Iteration: 1  Process: /toptb/UUT/\spi.SLICE_48 /#Setuphold# File: E:/verilog/NRFICE04/impl_1/NRFICE04_impl_1_vo.vo Line: 1578
# ** Error: $setup( DI0:329125824 ps, posedge CLK:329126009 ps, 198 ps );
#    Time: 329126009 ps  Iteration: 1  Process: /toptb/UUT/\spi.SLICE_48 /#Setuphold# File: E:/verilog/NRFICE04/impl_1/NRFICE04_impl_1_vo.vo Line: 1578
# ** Error: $setup( DI0:336245824 ps, posedge CLK:336246009 ps, 198 ps );
#    Time: 336246009 ps  Iteration: 1  Process: /toptb/UUT/\spi.SLICE_48 /#Setuphold# File: E:/verilog/NRFICE04/impl_1/NRFICE04_impl_1_vo.vo Line: 1578
# ** Error: $setup( DI0:350485824 ps, posedge CLK:350486009 ps, 198 ps );
#    Time: 350486009 ps  Iteration: 1  Process: /toptb/UUT/\spi.SLICE_48 /#Setuphold# File: E:/verilog/NRFICE04/impl_1/NRFICE04_impl_1_vo.vo Line: 1578
# ** Error: $setup( DI0:438165824 ps, posedge CLK:438166009 ps, 198 ps );
#    Time: 438166009 ps  Iteration: 1  Process: /toptb/UUT/\spi.SLICE_48 /#Setuphold# File: E:/verilog/NRFICE04/impl_1/NRFICE04_impl_1_vo.vo Line: 1578
# ** Error: $setup( DI0:450625824 ps, posedge CLK:450626009 ps, 198 ps );
#    Time: 450626009 ps  Iteration: 1  Process: /toptb/UUT/\spi.SLICE_48 /#Setuphold# File: E:/verilog/NRFICE04/impl_1/NRFICE04_impl_1_vo.vo Line: 1578
# ** Error: $setup( DI0:457745824 ps, posedge CLK:457746009 ps, 198 ps );
#    Time: 457746009 ps  Iteration: 1  Process: /toptb/UUT/\spi.SLICE_48 /#Setuphold# File: E:/verilog/NRFICE04/impl_1/NRFICE04_impl_1_vo.vo Line: 1578
# ** Error: $setup( DI0:461305824 ps, posedge CLK:461306009 ps, 198 ps );
#    Time: 461306009 ps  Iteration: 1  Process: /toptb/UUT/\spi.SLICE_48 /#Setuphold# File: E:/verilog/NRFICE04/impl_1/NRFICE04_impl_1_vo.vo Line: 1578
# ** Note: $stop    : E:/verilog/NRFICE04/testbench.v(184)
#    Time: 500 us  Iteration: 0  Instance: /toptb
# Break in Module toptb at E:/verilog/NRFICE04/testbench.v line 184
vsim -voptargs=+acc -lib work -L pmi_work -L ovi_ice40up +transport_path_delays +transport_int_delays -sdfmax /toptb/UUT=E:/verilog/NRFICE04/impl_1/NRFICE04_impl_1_vo.sdf work.toptb
# End time: 17:40:49 on Feb 05,2023, Elapsed time: 0:00:39
# Errors: 17, Warnings: 8
# vsim -voptargs="+acc" -lib work -L pmi_work -L ovi_ice40up "+transport_path_delays" "+transport_int_delays" -sdfmax "/toptb/UUT=E:/verilog/NRFICE04/impl_1/NRFICE04_impl_1_vo.sdf" work.toptb 
# Start time: 17:40:49 on Feb 05,2023
# Loading work.toptb
# Loading work.top
# Loading work.spi_SLICE_0
# Loading work.fa2
# Loading ovi_ice40up.FA2
# Loading ovi_ice40up.LUT4
# Loading ovi_ice40up.LUT4_SIM
# Loading work.gnd
# Loading ovi_ice40up.VLO
# Loading work.spi_SLICE_1
# Loading work.spi_SLICE_2
# Loading work.spi_SLICE_3
# Loading work.spi_SLICE_4
# Loading work.vcc
# Loading ovi_ice40up.VHI
# Loading work.spi_SLICE_6
# Loading work.lut4
# Loading work.lut40001
# Loading work.ffsre2
# Loading ovi_ice40up.FD1P3XZ
# Loading work.spi_SLICE_7
# Loading work.lut40002
# Loading work.lut40003
# Loading work.ffsre20004
# Loading work.SLICE_8
# Loading work.lut40005
# Loading work.spi_SLICE_10
# Loading work.lut40006
# Loading work.lut40007
# Loading work.spi_SLICE_12
# Loading work.lut40008
# Loading work.lut40009
# Loading work.spi_SLICE_14
# Loading work.lut40010
# Loading work.spi_SLICE_16
# Loading work.lut40011
# Loading work.lut40012
# Loading work.spi_SLICE_18
# Loading work.lut40013
# Loading work.lut40014
# Loading work.spi_SLICE_20
# Loading work.lut40015
# Loading work.lut40016
# Loading work.spi_SLICE_23
# Loading work.lut40017
# Loading work.lut40018
# Loading work.spi_SLICE_26
# Loading work.lut40019
# Loading work.lut40020
# Loading work.spi_SLICE_28
# Loading work.lut40021
# Loading work.spi_SLICE_30
# Loading work.lut40022
# Loading work.spi_SLICE_32
# Loading work.lut40023
# Loading work.lut40024
# Loading work.spi_SLICE_34
# Loading work.lut40025
# Loading work.spi_SLICE_36
# Loading work.lut40026
# Loading work.spi_SLICE_38
# Loading work.lut40027
# Loading work.spi_SLICE_40
# Loading work.spi_SLICE_42
# Loading work.lut40028
# Loading work.spi_SLICE_44
# Loading work.spi_SLICE_46
# Loading work.lut40029
# Loading work.lut40030
# Loading work.spi_SLICE_48
# Loading work.lut40031
# Loading work.lut40032
# Loading work.spi_SLICE_50
# Loading work.lut40033
# Loading work.lut40034
# Loading work.spi_SLICE_52
# Loading work.lut40035
# Loading work.spi_SLICE_54
# Loading work.lut40036
# Loading work.lut40037
# Loading work.spi_SLICE_59
# Loading work.lut40038
# Loading work.lut40039
# Loading work.spi_SLICE_61
# Loading work.lut40040
# Loading work.spi_SLICE_63
# Loading work.lut40041
# Loading work.lut40042
# Loading work.spi_SLICE_65
# Loading work.lut40043
# Loading work.lut40044
# Loading work.spi_SLICE_67
# Loading work.lut40045
# Loading work.lut40046
# Loading work.spi_SLICE_69
# Loading work.lut40047
# Loading work.lut40048
# Loading work.spi_SLICE_71
# Loading work.lut40049
# Loading work.spi_SLICE_72
# Loading work.lut40050
# Loading work.lut40051
# Loading work.spi_SLICE_74
# Loading work.lut40052
# Loading work.lut40053
# Loading work.spi_SLICE_76
# Loading work.lut40054
# Loading work.pwm_SLICE_82
# Loading work.lut40055
# Loading work.lut40056
# Loading work.SLICE_83
# Loading work.lut40057
# Loading work.lut40058
# Loading work.SLICE_85
# Loading work.lut40059
# Loading work.lut40060
# Loading work.spi_SLICE_89
# Loading work.lut40061
# Loading work.lut40062
# Loading work.spi_SLICE_90
# Loading work.lut40063
# Loading work.lut40064
# Loading work.spi_SLICE_91
# Loading work.lut40065
# Loading work.lut40066
# Loading work.spi_SLICE_93
# Loading work.lut40067
# Loading work.spi_SLICE_94
# Loading work.lut40068
# Loading work.lut40069
# Loading work.spi_SLICE_95
# Loading work.lut40070
# Loading work.lut40071
# Loading work.spi_SLICE_96
# Loading work.lut40072
# Loading work.lut40073
# Loading work.spi_SLICE_97
# Loading work.lut40074
# Loading work.spi_SLICE_99
# Loading work.lut40075
# Loading work.lut40076
# Loading work.spi_SLICE_102
# Loading work.lut40077
# Loading work.lut40078
# Loading work.spi_SLICE_103
# Loading work.lut40079
# Loading work.lut40080
# Loading work.spi_SLICE_104
# Loading work.lut40081
# Loading work.lut40082
# Loading work.spi_SLICE_105
# Loading work.lut40083
# Loading work.lut40084
# Loading work.spi_SLICE_106
# Loading work.lut40085
# Loading work.lut40086
# Loading work.spi_SLICE_108
# Loading work.lut40087
# Loading work.lut40088
# Loading work.spi_SLICE_109
# Loading work.lut40089
# Loading work.spi_SLICE_110
# Loading work.lut40090
# Loading work.lut40091
# Loading work.spi_SLICE_112
# Loading work.lut40092
# Loading work.spi_SLICE_113
# Loading work.lut40093
# Loading work.lut40094
# Loading work.spi_SLICE_115
# Loading work.lut40095
# Loading work.lut40096
# Loading work.spi_SLICE_116
# Loading work.lut40097
# Loading work.lut40098
# Loading work.spi_SLICE_117
# Loading work.lut40099
# Loading work.lut40100
# Loading work.spi_SLICE_119
# Loading work.lut40101
# Loading work.lut40102
# Loading work.spi_SLICE_120
# Loading work.lut40103
# Loading work.lut40104
# Loading work.spi_SLICE_121
# Loading work.lut40105
# Loading work.lut40106
# Loading work.spi_SLICE_122
# Loading work.lut40107
# Loading work.lut40108
# Loading work.spi_SLICE_125
# Loading work.lut40109
# Loading work.lut40110
# Loading work.spi_SLICE_126
# Loading work.lut40111
# Loading work.lut40112
# Loading work.spi_SLICE_127
# Loading work.lut40113
# Loading work.spi_SLICE_128
# Loading work.lut40114
# Loading work.lut40115
# Loading work.spi_SLICE_129
# Loading work.lut40116
# Loading work.lut40117
# Loading work.spi_SLICE_131
# Loading work.lut40118
# Loading work.lut40119
# Loading work.spi_SLICE_139
# Loading work.lut40120
# Loading work.lut40121
# Loading work.spi_SLICE_140
# Loading work.lut40122
# Loading work.lut40123
# Loading work.spi_SLICE_142
# Loading work.lut40124
# Loading work.lut40125
# Loading work.spi_SLICE_144
# Loading work.lut40126
# Loading work.lut40127
# Loading work.spi_SLICE_145
# Loading work.lut40128
# Loading work.lut40129
# Loading work.spi_SLICE_147
# Loading work.lut40130
# Loading work.spi_SLICE_149
# Loading work.lut40131
# Loading work.spi_SLICE_153
# Loading work.lut40132
# Loading work.lut40133
# Loading work.pwm_SLICE_155
# Loading work.lut40134
# Loading work.lut40135
# Loading work.pwm_SLICE_157
# Loading work.lut40136
# Loading work.lut40137
# Loading work.pwm_SLICE_158
# Loading work.lut40138
# Loading work.spi_SLICE_161
# Loading work.lut40139
# Loading work.lut40140
# Loading work.spi_SLICE_162
# Loading work.lut40141
# Loading work.lut40142
# Loading work.spi_SLICE_163
# Loading work.lut40143
# Loading work.SLICE_165
# Loading work.lut40144
# Loading work.spi_SLICE_167
# Loading work.lut40145
# Loading work.spi_SLICE_168
# Loading work.lut40146
# Loading work.spi_SLICE_169
# Loading work.spi_SLICE_171
# Loading work.lut40147
# Loading work.lut40148
# Loading work.spi_SLICE_172
# Loading work.lut40149
# Loading work.spi_SLICE_175
# Loading work.lut40150
# Loading work.lut40151
# Loading work.SLICE_177
# Loading work.lut40152
# Loading work.spi_SLICE_178
# Loading work.lut40153
# Loading work.lut40154
# Loading work.pwm_out
# Loading work.BB_B_B
# Loading ovi_ice40up.BB_B
# Loading ovi_ice40up.PIO
# Loading work.spimiso
# Loading work.spiState_4_
# Loading work.spiState_3_
# Loading work.spiState_2_
# Loading work.spiState_1_
# Loading work.spiState_0_
# Loading work.spiBitCount_3_
# Loading work.spiBitCount_2_
# Loading work.spiBitCount_1_
# Loading work.spiBitCount_0_
# Loading work.readWordHighFour_3_
# Loading work.readWordHighFour_2_
# Loading work.readWordHighFour_1_
# Loading work.readWordHighFour_0_
# Loading work.dbgledr
# Loading work.dbgledg
# Loading work.dbgledb
# Loading work.clock_in
# Loading work.reset_in
# Loading work.spicsn
# Loading work.spiclk
# Loading work.spimosi
# Loading instances from E:/verilog/NRFICE04/impl_1/NRFICE04_impl_1_vo.sdf
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'UUT'.  Expected 13, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /toptb/UUT File: E:/verilog/NRFICE04/testbench.v Line: 27
# ** Warning: (vsim-3722) E:/verilog/NRFICE04/testbench.v(27): [TFMPC] - Missing connection for port 'spiState'.
# ** Warning: (vsim-3722) E:/verilog/NRFICE04/testbench.v(27): [TFMPC] - Missing connection for port 'spiBitCount'.
# ** Warning: (vsim-3722) E:/verilog/NRFICE04/testbench.v(27): [TFMPC] - Missing connection for port 'readWordHighFour'.
# ** Warning: (vsim-3722) E:/verilog/NRFICE04/testbench.v(27): [TFMPC] - Missing connection for port 'dbgledr'.
# ** Warning: (vsim-3722) E:/verilog/NRFICE04/testbench.v(27): [TFMPC] - Missing connection for port 'dbgledg'.
# ** Warning: (vsim-3722) E:/verilog/NRFICE04/testbench.v(27): [TFMPC] - Missing connection for port 'dbgledb'.
# Loading timing data from E:/verilog/NRFICE04/impl_1/NRFICE04_impl_1_vo.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /toptb File: E:/verilog/NRFICE04/testbench.v
add wave -position insertpoint  \
sim:/toptb/UUT/clock_in \
sim:/toptb/UUT/reset_in \
sim:/toptb/UUT/spicsn \
sim:/toptb/UUT/spiclk \
sim:/toptb/UUT/spimosi \
sim:/toptb/UUT/pwm_out \
sim:/toptb/UUT/spimiso \
sim:/toptb/UUT/spiState \
sim:/toptb/UUT/spiBitCount \
sim:/toptb/UUT/readWordHighFour
run
# ** Error: $setup( DI1:5975 ps, posedge CLK:6009 ps, 198 ps );
#    Time: 6009 ps  Iteration: 1  Process: /toptb/UUT/\spi.SLICE_178 /#Setuphold# File: E:/verilog/NRFICE04/impl_1/NRFICE04_impl_1_vo.vo Line: 3747
# ** Error: $setup( LSR:565599 ps, posedge CLK:566009 ps, 423 ps );
#    Time: 566009 ps  Iteration: 1  Process: /toptb/UUT/\spi.SLICE_38 /#Setuphold# File: E:/verilog/NRFICE04/impl_1/NRFICE04_impl_1_vo.vo Line: 1399
# ** Error: $setup( LSR:565599 ps, posedge CLK:566009 ps, 423 ps );
#    Time: 566009 ps  Iteration: 1  Process: /toptb/UUT/\spi.SLICE_36 /#Setuphold# File: E:/verilog/NRFICE04/impl_1/NRFICE04_impl_1_vo.vo Line: 1362
# ** Error: $setup( LSR:565599 ps, posedge CLK:566009 ps, 423 ps );
#    Time: 566009 ps  Iteration: 1  Process: /toptb/UUT/\spi.SLICE_26 /#Setuphold# File: E:/verilog/NRFICE04/impl_1/NRFICE04_impl_1_vo.vo Line: 1167
# ** Error: $setup( DI0:74625824 ps, posedge CLK:74626009 ps, 198 ps );
#    Time: 74626009 ps  Iteration: 1  Process: /toptb/UUT/\spi.SLICE_48 /#Setuphold# File: E:/verilog/NRFICE04/impl_1/NRFICE04_impl_1_vo.vo Line: 1578
# ** Error: $setup( DI0:147365824 ps, posedge CLK:147366009 ps, 198 ps );
#    Time: 147366009 ps  Iteration: 1  Process: /toptb/UUT/\spi.SLICE_48 /#Setuphold# File: E:/verilog/NRFICE04/impl_1/NRFICE04_impl_1_vo.vo Line: 1578
# ** Error: $setup( DI0:154485824 ps, posedge CLK:154486009 ps, 198 ps );
#    Time: 154486009 ps  Iteration: 1  Process: /toptb/UUT/\spi.SLICE_48 /#Setuphold# File: E:/verilog/NRFICE04/impl_1/NRFICE04_impl_1_vo.vo Line: 1578
# ** Error: $setup( DI0:175845824 ps, posedge CLK:175846009 ps, 198 ps );
#    Time: 175846009 ps  Iteration: 1  Process: /toptb/UUT/\spi.SLICE_48 /#Setuphold# File: E:/verilog/NRFICE04/impl_1/NRFICE04_impl_1_vo.vo Line: 1578
# ** Error: $setup( DI0:256385824 ps, posedge CLK:256386009 ps, 198 ps );
#    Time: 256386009 ps  Iteration: 1  Process: /toptb/UUT/\spi.SLICE_48 /#Setuphold# File: E:/verilog/NRFICE04/impl_1/NRFICE04_impl_1_vo.vo Line: 1578
# ** Error: $setup( DI0:284865824 ps, posedge CLK:284866009 ps, 198 ps );
#    Time: 284866009 ps  Iteration: 1  Process: /toptb/UUT/\spi.SLICE_48 /#Setuphold# File: E:/verilog/NRFICE04/impl_1/NRFICE04_impl_1_vo.vo Line: 1578
# ** Error: $setup( DI0:329125824 ps, posedge CLK:329126009 ps, 198 ps );
#    Time: 329126009 ps  Iteration: 1  Process: /toptb/UUT/\spi.SLICE_48 /#Setuphold# File: E:/verilog/NRFICE04/impl_1/NRFICE04_impl_1_vo.vo Line: 1578
# ** Error: $setup( DI0:336245824 ps, posedge CLK:336246009 ps, 198 ps );
#    Time: 336246009 ps  Iteration: 1  Process: /toptb/UUT/\spi.SLICE_48 /#Setuphold# File: E:/verilog/NRFICE04/impl_1/NRFICE04_impl_1_vo.vo Line: 1578
# ** Error: $setup( DI0:350485824 ps, posedge CLK:350486009 ps, 198 ps );
#    Time: 350486009 ps  Iteration: 1  Process: /toptb/UUT/\spi.SLICE_48 /#Setuphold# File: E:/verilog/NRFICE04/impl_1/NRFICE04_impl_1_vo.vo Line: 1578
# ** Error: $setup( DI0:438165824 ps, posedge CLK:438166009 ps, 198 ps );
#    Time: 438166009 ps  Iteration: 1  Process: /toptb/UUT/\spi.SLICE_48 /#Setuphold# File: E:/verilog/NRFICE04/impl_1/NRFICE04_impl_1_vo.vo Line: 1578
# ** Error: $setup( DI0:450625824 ps, posedge CLK:450626009 ps, 198 ps );
#    Time: 450626009 ps  Iteration: 1  Process: /toptb/UUT/\spi.SLICE_48 /#Setuphold# File: E:/verilog/NRFICE04/impl_1/NRFICE04_impl_1_vo.vo Line: 1578
# ** Error: $setup( DI0:457745824 ps, posedge CLK:457746009 ps, 198 ps );
#    Time: 457746009 ps  Iteration: 1  Process: /toptb/UUT/\spi.SLICE_48 /#Setuphold# File: E:/verilog/NRFICE04/impl_1/NRFICE04_impl_1_vo.vo Line: 1578
# ** Error: $setup( DI0:461305824 ps, posedge CLK:461306009 ps, 198 ps );
#    Time: 461306009 ps  Iteration: 1  Process: /toptb/UUT/\spi.SLICE_48 /#Setuphold# File: E:/verilog/NRFICE04/impl_1/NRFICE04_impl_1_vo.vo Line: 1578
# ** Note: $stop    : E:/verilog/NRFICE04/testbench.v(184)
#    Time: 500 us  Iteration: 0  Instance: /toptb
# Break in Module toptb at E:/verilog/NRFICE04/testbench.v line 184
# End time: 17:43:50 on Feb 05,2023, Elapsed time: 0:03:01
# Errors: 17, Warnings: 8
