Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 07:23:12 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postroute_timing_min.rpt
| Design       : bgm
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 a1_add/opb_r_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            a1_add/u1/exp_dn_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.110%)  route 0.176ns (57.890%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.286ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    AL31                                                              r  clock_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clock_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clock_IBUF_BUFG_inst/O
                         net (fo=4299, routed)        0.639     1.894    a1_add/clock_IBUF_BUFG
    SLICE_X9Y149                                                      r  a1_add/opb_r_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y149         FDRE (Prop_fdre_C_Q)         0.100     1.994 r  a1_add/opb_r_reg[30]/Q
                         net (fo=7, routed)           0.176     2.170    a1_add/u1/Q[29]
    SLICE_X8Y151                                                      r  a1_add/u1/exp_dn_out[7]_i_2__0/I2
    SLICE_X8Y151         LUT3 (Prop_lut3_I2_O)        0.028     2.198 r  a1_add/u1/exp_dn_out[7]_i_2__0/O
                         net (fo=1, routed)           0.000     2.198    a1_add/u1/exp_large[7]
    SLICE_X8Y151         FDRE                                         r  a1_add/u1/exp_dn_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    AL31                                                              r  clock_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clock_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clock_IBUF_BUFG_inst/O
                         net (fo=4299, routed)        0.790     2.286    a1_add/u1/clock_IBUF_BUFG
    SLICE_X8Y151                                                      r  a1_add/u1/exp_dn_out_reg[7]/C
                         clock pessimism             -0.248     2.037    
    SLICE_X8Y151         FDRE (Hold_fdre_C_D)         0.087     2.124    a1_add/u1/exp_dn_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.124    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 a1_add/opb_r_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            a1_add/u0/expb_00_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.772%)  route 0.178ns (58.228%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.286ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    AL31                                                              r  clock_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clock_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clock_IBUF_BUFG_inst/O
                         net (fo=4299, routed)        0.639     1.894    a1_add/clock_IBUF_BUFG
    SLICE_X9Y149                                                      r  a1_add/opb_r_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y149         FDRE (Prop_fdre_C_Q)         0.100     1.994 f  a1_add/opb_r_reg[23]/Q
                         net (fo=9, routed)           0.178     2.173    a1_add/u1/Q[22]
    SLICE_X8Y150                                                      f  a1_add/u1/expb_00_i_1__3/I1
    SLICE_X8Y150         LUT3 (Prop_lut3_I1_O)        0.028     2.201 r  a1_add/u1/expb_00_i_1__3/O
                         net (fo=11, routed)          0.000     2.201    a1_add/u0/expb_dn
    SLICE_X8Y150         FDRE                                         r  a1_add/u0/expb_00_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    AL31                                                              r  clock_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clock_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clock_IBUF_BUFG_inst/O
                         net (fo=4299, routed)        0.790     2.286    a1_add/u0/clock_IBUF_BUFG
    SLICE_X8Y150                                                      r  a1_add/u0/expb_00_reg/C
                         clock pessimism             -0.248     2.037    
    SLICE_X8Y150         FDRE (Hold_fdre_C_D)         0.087     2.124    a1_add/u0/expb_00_reg
  -------------------------------------------------------------------
                         required time                         -2.124    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 a3_add/out_o1_reg[28]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            a3_add/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.118ns (45.054%)  route 0.144ns (54.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.275ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    AL31                                                              r  clock_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clock_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clock_IBUF_BUFG_inst/O
                         net (fo=4299, routed)        0.627     1.882    a3_add/clock_IBUF_BUFG
    SLICE_X38Y147                                                     r  a3_add/out_o1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y147        FDSE (Prop_fdse_C_Q)         0.118     2.000 r  a3_add/out_o1_reg[28]/Q
                         net (fo=1, routed)           0.144     2.144    a3_add/out_o1[28]
    SLICE_X37Y150        FDRE                                         r  a3_add/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    AL31                                                              r  clock_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clock_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clock_IBUF_BUFG_inst/O
                         net (fo=4299, routed)        0.779     2.275    a3_add/clock_IBUF_BUFG
    SLICE_X37Y150                                                     r  a3_add/out_reg[28]/C
                         clock pessimism             -0.248     2.026    
    SLICE_X37Y150        FDRE (Hold_fdre_C_D)         0.040     2.066    a3_add/out_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 a1_add/u1/fracta_eq_fractb_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            a1_add/u1/nan_sign_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.146ns (51.533%)  route 0.137ns (48.467%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.286ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    AL31                                                              r  clock_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clock_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clock_IBUF_BUFG_inst/O
                         net (fo=4299, routed)        0.639     1.894    a1_add/u1/clock_IBUF_BUFG
    SLICE_X8Y148                                                      r  a1_add/u1/fracta_eq_fractb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y148         FDRE (Prop_fdre_C_Q)         0.118     2.012 f  a1_add/u1/fracta_eq_fractb_reg/Q
                         net (fo=1, routed)           0.137     2.150    a1_add/u1/fracta_eq_fractb
    SLICE_X11Y150                                                     f  a1_add/u1/nan_sign_i_1__0/I0
    SLICE_X11Y150        LUT6 (Prop_lut6_I0_O)        0.028     2.178 r  a1_add/u1/nan_sign_i_1__0/O
                         net (fo=1, routed)           0.000     2.178    a1_add/u1/n_44_nan_sign_i_1__0
    SLICE_X11Y150        FDRE                                         r  a1_add/u1/nan_sign_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    AL31                                                              r  clock_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clock_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clock_IBUF_BUFG_inst/O
                         net (fo=4299, routed)        0.790     2.286    a1_add/u1/clock_IBUF_BUFG
    SLICE_X11Y150                                                     r  a1_add/u1/nan_sign_reg/C
                         clock pessimism             -0.248     2.037    
    SLICE_X11Y150        FDRE (Hold_fdre_C_D)         0.060     2.097    a1_add/u1/nan_sign_reg
  -------------------------------------------------------------------
                         required time                         -2.097    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 a3_add/out_o1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            a3_add/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.100ns (37.527%)  route 0.166ns (62.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.272ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    AL31                                                              r  clock_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clock_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clock_IBUF_BUFG_inst/O
                         net (fo=4299, routed)        0.626     1.881    a3_add/clock_IBUF_BUFG
    SLICE_X39Y146                                                     r  a3_add/out_o1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y146        FDRE (Prop_fdre_C_Q)         0.100     1.981 r  a3_add/out_o1_reg[8]/Q
                         net (fo=1, routed)           0.166     2.148    a3_add/out_o1[8]
    SLICE_X39Y154        FDRE                                         r  a3_add/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    AL31                                                              r  clock_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clock_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clock_IBUF_BUFG_inst/O
                         net (fo=4299, routed)        0.776     2.272    a3_add/clock_IBUF_BUFG
    SLICE_X39Y154                                                     r  a3_add/out_reg[8]/C
                         clock pessimism             -0.248     2.023    
    SLICE_X39Y154        FDRE (Hold_fdre_C_D)         0.041     2.064    a3_add/out_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.064    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 a3_add/out_o1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            a3_add/out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.100ns (37.795%)  route 0.165ns (62.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.272ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    AL31                                                              r  clock_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clock_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clock_IBUF_BUFG_inst/O
                         net (fo=4299, routed)        0.627     1.882    a3_add/clock_IBUF_BUFG
    SLICE_X40Y147                                                     r  a3_add/out_o1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y147        FDRE (Prop_fdre_C_Q)         0.100     1.982 r  a3_add/out_o1_reg[17]/Q
                         net (fo=1, routed)           0.165     2.147    a3_add/out_o1[17]
    SLICE_X40Y154        FDRE                                         r  a3_add/out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    AL31                                                              r  clock_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clock_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clock_IBUF_BUFG_inst/O
                         net (fo=4299, routed)        0.776     2.272    a3_add/clock_IBUF_BUFG
    SLICE_X40Y154                                                     r  a3_add/out_reg[17]/C
                         clock pessimism             -0.248     2.023    
    SLICE_X40Y154        FDRE (Hold_fdre_C_D)         0.040     2.063    a3_add/out_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 a2_add/u0/qnan_r_a_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            a2_add/u0/qnan_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.338%)  route 0.054ns (29.662%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    AL31                                                              r  clock_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clock_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clock_IBUF_BUFG_inst/O
                         net (fo=4299, routed)        0.534     1.789    a2_add/u0/clock_IBUF_BUFG
    SLICE_X51Y181                                                     r  a2_add/u0/qnan_r_a_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y181        FDRE (Prop_fdre_C_Q)         0.100     1.889 r  a2_add/u0/qnan_r_a_reg/Q
                         net (fo=1, routed)           0.054     1.943    a2_add/u0/qnan_r_a_0
    SLICE_X50Y181                                                     r  a2_add/u0/qnan_i_1__4/I0
    SLICE_X50Y181        LUT4 (Prop_lut4_I0_O)        0.028     1.971 r  a2_add/u0/qnan_i_1__4/O
                         net (fo=1, routed)           0.000     1.971    a2_add/u0/qnan0
    SLICE_X50Y181        FDRE                                         r  a2_add/u0/qnan_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    AL31                                                              r  clock_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clock_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clock_IBUF_BUFG_inst/O
                         net (fo=4299, routed)        0.733     2.229    a2_add/u0/clock_IBUF_BUFG
    SLICE_X50Y181                                                     r  a2_add/u0/qnan_reg/C
                         clock pessimism             -0.428     1.800    
    SLICE_X50Y181        FDRE (Hold_fdre_C_D)         0.087     1.887    a2_add/u0/qnan_reg
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 x7_mul/u0/fracta_00_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            x7_mul/u0/opa_00_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.338%)  route 0.054ns (29.662%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    AL31                                                              r  clock_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clock_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clock_IBUF_BUFG_inst/O
                         net (fo=4299, routed)        0.532     1.787    x7_mul/u0/clock_IBUF_BUFG
    SLICE_X45Y171                                                     r  x7_mul/u0/fracta_00_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y171        FDRE (Prop_fdre_C_Q)         0.100     1.887 r  x7_mul/u0/fracta_00_reg/Q
                         net (fo=1, routed)           0.054     1.941    x7_mul/u0/fracta_00
    SLICE_X44Y171                                                     r  x7_mul/u0/opa_00_i_1__6/I1
    SLICE_X44Y171        LUT2 (Prop_lut2_I1_O)        0.028     1.969 r  x7_mul/u0/opa_00_i_1__6/O
                         net (fo=1, routed)           0.000     1.969    x7_mul/u0/opa_000
    SLICE_X44Y171        FDRE                                         r  x7_mul/u0/opa_00_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    AL31                                                              r  clock_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clock_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clock_IBUF_BUFG_inst/O
                         net (fo=4299, routed)        0.731     2.227    x7_mul/u0/clock_IBUF_BUFG
    SLICE_X44Y171                                                     r  x7_mul/u0/opa_00_reg/C
                         clock pessimism             -0.428     1.798    
    SLICE_X44Y171        FDRE (Hold_fdre_C_D)         0.087     1.885    x7_mul/u0/opa_00_reg
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 a3_add/out_o1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            a3_add/out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.100ns (37.527%)  route 0.166ns (62.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.272ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    AL31                                                              r  clock_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clock_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clock_IBUF_BUFG_inst/O
                         net (fo=4299, routed)        0.626     1.881    a3_add/clock_IBUF_BUFG
    SLICE_X41Y146                                                     r  a3_add/out_o1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y146        FDRE (Prop_fdre_C_Q)         0.100     1.981 r  a3_add/out_o1_reg[11]/Q
                         net (fo=1, routed)           0.166     2.148    a3_add/out_o1[11]
    SLICE_X41Y154        FDRE                                         r  a3_add/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    AL31                                                              r  clock_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clock_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clock_IBUF_BUFG_inst/O
                         net (fo=4299, routed)        0.776     2.272    a3_add/clock_IBUF_BUFG
    SLICE_X41Y154                                                     r  a3_add/out_reg[11]/C
                         clock pessimism             -0.248     2.023    
    SLICE_X41Y154        FDRE (Hold_fdre_C_D)         0.040     2.063    a3_add/out_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 a3_add/out_o1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            a3_add/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.100ns (37.348%)  route 0.168ns (62.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    AL31                                                              r  clock_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clock_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clock_IBUF_BUFG_inst/O
                         net (fo=4299, routed)        0.627     1.882    a3_add/clock_IBUF_BUFG
    SLICE_X39Y147                                                     r  a3_add/out_o1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y147        FDRE (Prop_fdre_C_Q)         0.100     1.982 r  a3_add/out_o1_reg[9]/Q
                         net (fo=1, routed)           0.168     2.150    a3_add/out_o1[9]
    SLICE_X37Y154        FDRE                                         r  a3_add/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock
    AL31                                                              r  clock_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clock_IBUF
    BUFGCTRL_X0Y0                                                     r  clock_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clock_IBUF_BUFG_inst/O
                         net (fo=4299, routed)        0.778     2.274    a3_add/clock_IBUF_BUFG
    SLICE_X37Y154                                                     r  a3_add/out_reg[9]/C
                         clock pessimism             -0.248     2.025    
    SLICE_X37Y154        FDRE (Hold_fdre_C_D)         0.040     2.065    a3_add/out_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.065    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.085    




