

================================================================
== Vitis HLS Report for 'shake_absorb_3_Pipeline_VITIS_LOOP_376_5'
================================================================
* Date:           Thu Dec 29 13:21:11 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.920 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       26|       26|  0.260 us|  0.260 us|   26|   26|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_376_5  |       24|       24|         5|          4|          1|     6|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 4, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.19>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1"   --->   Operation 8 'alloca' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pk, void @empty_69, i32 0, i32 0, void @empty_70, i32 4294967295, i32 0, void @empty_70, void @empty_70, void @empty_70, i32 0, i32 0, i32 0, i32 0, void @empty_70, void @empty_70, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.46ns)   --->   "%store_ln0 = store i3 0, i3 %i_3"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc81"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = load i3 %i_3" [HLS_Final_vitis_src/spu.cpp:376]   --->   Operation 12 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 14 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.56ns)   --->   "%icmp_ln376 = icmp_eq  i3 %i, i3 6" [HLS_Final_vitis_src/spu.cpp:376]   --->   Operation 15 'icmp' 'icmp_ln376' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.71ns)   --->   "%i_14 = add i3 %i, i3 1" [HLS_Final_vitis_src/spu.cpp:376]   --->   Operation 16 'add' 'i_14' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln376 = br i1 %icmp_ln376, void %for.inc81.split, void %if.end126.exitStub" [HLS_Final_vitis_src/spu.cpp:376]   --->   Operation 17 'br' 'br_ln376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln376 = zext i3 %i" [HLS_Final_vitis_src/spu.cpp:376]   --->   Operation 18 'zext' 'zext_ln376' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %i, i3 0" [HLS_Final_vitis_src/spu.cpp:377]   --->   Operation 19 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i6 %shl_ln1" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 20 'zext' 'zext_ln13' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.90ns)   --->   "%add_ln13 = add i9 %zext_ln13, i9 368" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 21 'add' 'add_ln13' <Predicate = (!icmp_ln376)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln13 = sext i9 %add_ln13" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 22 'sext' 'sext_ln13' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln13_3 = zext i11 %sext_ln13" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 23 'zext' 'zext_ln13_3' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%pk_addr = getelementptr i8 %pk, i64 0, i64 %zext_ln13_3" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 24 'getelementptr' 'pk_addr' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (1.29ns)   --->   "%pk_load = load i11 %pk_addr" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 25 'load' 'pk_load' <Predicate = (!icmp_ln376)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1952> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%or_ln13 = or i9 %add_ln13, i9 1" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 26 'or' 'or_ln13' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln13_1 = sext i9 %or_ln13" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 27 'sext' 'sext_ln13_1' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln13_4 = zext i11 %sext_ln13_1" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 28 'zext' 'zext_ln13_4' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%pk_addr_1 = getelementptr i8 %pk, i64 0, i64 %zext_ln13_4" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 29 'getelementptr' 'pk_addr_1' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (1.29ns)   --->   "%pk_load_1 = load i11 %pk_addr_1" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 30 'load' 'pk_load_1' <Predicate = (!icmp_ln376)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1952> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%this_s_addr = getelementptr i64 %this_s, i64 0, i64 %zext_ln376" [HLS_Final_vitis_src/spu.cpp:377]   --->   Operation 31 'getelementptr' 'this_s_addr' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (1.29ns)   --->   "%this_s_load = load i5 %this_s_addr" [HLS_Final_vitis_src/spu.cpp:377]   --->   Operation 32 'load' 'this_s_load' <Predicate = (!icmp_ln376)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_1 : Operation 33 [1/1] (0.46ns)   --->   "%store_ln376 = store i3 %i_14, i3 %i_3" [HLS_Final_vitis_src/spu.cpp:376]   --->   Operation 33 'store' 'store_ln376' <Predicate = (!icmp_ln376)> <Delay = 0.46>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 78 'ret' 'ret_ln0' <Predicate = (icmp_ln376)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.29>
ST_2 : Operation 34 [1/2] (1.29ns)   --->   "%pk_load = load i11 %pk_addr" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 34 'load' 'pk_load' <Predicate = (!icmp_ln376)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1952> <RAM>
ST_2 : Operation 35 [1/2] (1.29ns)   --->   "%pk_load_1 = load i11 %pk_addr_1" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 35 'load' 'pk_load_1' <Predicate = (!icmp_ln376)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1952> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%or_ln13_1 = or i9 %add_ln13, i9 2" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 36 'or' 'or_ln13_1' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln13_2 = sext i9 %or_ln13_1" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 37 'sext' 'sext_ln13_2' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln13_5 = zext i11 %sext_ln13_2" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 38 'zext' 'zext_ln13_5' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%pk_addr_2 = getelementptr i8 %pk, i64 0, i64 %zext_ln13_5" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 39 'getelementptr' 'pk_addr_2' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (1.29ns)   --->   "%pk_load_2 = load i11 %pk_addr_2" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 40 'load' 'pk_load_2' <Predicate = (!icmp_ln376)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1952> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%or_ln13_2 = or i9 %add_ln13, i9 3" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 41 'or' 'or_ln13_2' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln13_3 = sext i9 %or_ln13_2" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 42 'sext' 'sext_ln13_3' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln13_6 = zext i11 %sext_ln13_3" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 43 'zext' 'zext_ln13_6' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%pk_addr_3 = getelementptr i8 %pk, i64 0, i64 %zext_ln13_6" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 44 'getelementptr' 'pk_addr_3' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_2 : Operation 45 [2/2] (1.29ns)   --->   "%pk_load_3 = load i11 %pk_addr_3" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 45 'load' 'pk_load_3' <Predicate = (!icmp_ln376)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1952> <RAM>
ST_2 : Operation 46 [1/2] (1.29ns)   --->   "%this_s_load = load i5 %this_s_addr" [HLS_Final_vitis_src/spu.cpp:377]   --->   Operation 46 'load' 'this_s_load' <Predicate = (!icmp_ln376)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 3 <SV = 2> <Delay = 1.29>
ST_3 : Operation 47 [1/2] (1.29ns)   --->   "%pk_load_2 = load i11 %pk_addr_2" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 47 'load' 'pk_load_2' <Predicate = (!icmp_ln376)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1952> <RAM>
ST_3 : Operation 48 [1/2] (1.29ns)   --->   "%pk_load_3 = load i11 %pk_addr_3" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 48 'load' 'pk_load_3' <Predicate = (!icmp_ln376)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1952> <RAM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%or_ln13_3 = or i9 %add_ln13, i9 4" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 49 'or' 'or_ln13_3' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln13_4 = sext i9 %or_ln13_3" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 50 'sext' 'sext_ln13_4' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln13_7 = zext i11 %sext_ln13_4" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 51 'zext' 'zext_ln13_7' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%pk_addr_4 = getelementptr i8 %pk, i64 0, i64 %zext_ln13_7" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 52 'getelementptr' 'pk_addr_4' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_3 : Operation 53 [2/2] (1.29ns)   --->   "%pk_load_4 = load i11 %pk_addr_4" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 53 'load' 'pk_load_4' <Predicate = (!icmp_ln376)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1952> <RAM>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%or_ln13_4 = or i9 %add_ln13, i9 5" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 54 'or' 'or_ln13_4' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln13_5 = sext i9 %or_ln13_4" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 55 'sext' 'sext_ln13_5' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln13_8 = zext i11 %sext_ln13_5" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 56 'zext' 'zext_ln13_8' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%pk_addr_5 = getelementptr i8 %pk, i64 0, i64 %zext_ln13_8" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 57 'getelementptr' 'pk_addr_5' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (1.29ns)   --->   "%pk_load_5 = load i11 %pk_addr_5" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 58 'load' 'pk_load_5' <Predicate = (!icmp_ln376)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1952> <RAM>

State 4 <SV = 3> <Delay = 1.29>
ST_4 : Operation 59 [1/2] (1.29ns)   --->   "%pk_load_4 = load i11 %pk_addr_4" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 59 'load' 'pk_load_4' <Predicate = (!icmp_ln376)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1952> <RAM>
ST_4 : Operation 60 [1/2] (1.29ns)   --->   "%pk_load_5 = load i11 %pk_addr_5" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 60 'load' 'pk_load_5' <Predicate = (!icmp_ln376)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1952> <RAM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%or_ln13_5 = or i9 %add_ln13, i9 6" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 61 'or' 'or_ln13_5' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln13_6 = sext i9 %or_ln13_5" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 62 'sext' 'sext_ln13_6' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln13_9 = zext i11 %sext_ln13_6" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 63 'zext' 'zext_ln13_9' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%pk_addr_6 = getelementptr i8 %pk, i64 0, i64 %zext_ln13_9" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 64 'getelementptr' 'pk_addr_6' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_4 : Operation 65 [2/2] (1.29ns)   --->   "%pk_load_6 = load i11 %pk_addr_6" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 65 'load' 'pk_load_6' <Predicate = (!icmp_ln376)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1952> <RAM>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%or_ln13_6 = or i9 %add_ln13, i9 7" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 66 'or' 'or_ln13_6' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln13_7 = sext i9 %or_ln13_6" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 67 'sext' 'sext_ln13_7' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln13_10 = zext i11 %sext_ln13_7" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 68 'zext' 'zext_ln13_10' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%pk_addr_7 = getelementptr i8 %pk, i64 0, i64 %zext_ln13_10" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 69 'getelementptr' 'pk_addr_7' <Predicate = (!icmp_ln376)> <Delay = 0.00>
ST_4 : Operation 70 [2/2] (1.29ns)   --->   "%pk_load_7 = load i11 %pk_addr_7" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 70 'load' 'pk_load_7' <Predicate = (!icmp_ln376)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1952> <RAM>

State 5 <SV = 4> <Delay = 2.92>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%specloopname_ln342 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [HLS_Final_vitis_src/spu.cpp:342]   --->   Operation 71 'specloopname' 'specloopname_ln342' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/2] (1.29ns)   --->   "%pk_load_6 = load i11 %pk_addr_6" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 72 'load' 'pk_load_6' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1952> <RAM>
ST_5 : Operation 73 [1/2] (1.29ns)   --->   "%pk_load_7 = load i11 %pk_addr_7" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 73 'load' 'pk_load_7' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1952> <RAM>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%r_7_7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8, i8 %pk_load_7, i8 %pk_load_6, i8 %pk_load_5, i8 %pk_load_4, i8 %pk_load_3, i8 %pk_load_2, i8 %pk_load_1, i8 %pk_load" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 74 'bitconcatenate' 'r_7_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.32ns)   --->   "%xor_ln377 = xor i64 %this_s_load, i64 %r_7_7" [HLS_Final_vitis_src/spu.cpp:377]   --->   Operation 75 'xor' 'xor_ln377' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (1.29ns)   --->   "%store_ln377 = store i64 %xor_ln377, i5 %this_s_addr" [HLS_Final_vitis_src/spu.cpp:377]   --->   Operation 76 'store' 'store_ln377' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln376 = br void %for.inc81" [HLS_Final_vitis_src/spu.cpp:376]   --->   Operation 77 'br' 'br_ln376' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.2ns
The critical path consists of the following:
	'alloca' operation ('i') [3]  (0 ns)
	'load' operation ('i', HLS_Final_vitis_src/spu.cpp:376) on local variable 'i' [8]  (0 ns)
	'add' operation ('add_ln13', HLS_Final_vitis_src/spu.cpp:13) [19]  (0.902 ns)
	'getelementptr' operation ('pk_addr', HLS_Final_vitis_src/spu.cpp:13) [22]  (0 ns)
	'load' operation ('pk_load', HLS_Final_vitis_src/spu.cpp:13) on array 'pk' [23]  (1.3 ns)

 <State 2>: 1.3ns
The critical path consists of the following:
	'load' operation ('pk_load', HLS_Final_vitis_src/spu.cpp:13) on array 'pk' [23]  (1.3 ns)

 <State 3>: 1.3ns
The critical path consists of the following:
	'load' operation ('pk_load_2', HLS_Final_vitis_src/spu.cpp:13) on array 'pk' [33]  (1.3 ns)

 <State 4>: 1.3ns
The critical path consists of the following:
	'load' operation ('pk_load_4', HLS_Final_vitis_src/spu.cpp:13) on array 'pk' [43]  (1.3 ns)

 <State 5>: 2.92ns
The critical path consists of the following:
	'load' operation ('pk_load_6', HLS_Final_vitis_src/spu.cpp:13) on array 'pk' [53]  (1.3 ns)
	'xor' operation ('xor_ln377', HLS_Final_vitis_src/spu.cpp:377) [62]  (0.326 ns)
	'store' operation ('store_ln377', HLS_Final_vitis_src/spu.cpp:377) of variable 'xor_ln377', HLS_Final_vitis_src/spu.cpp:377 on array 'this_s' [63]  (1.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
