# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../A5_1/A5_1.srcs/sources_1/imports/new/FIR_Para.v" \
"../../../../../A5_1/A5_1.srcs/sim_1/imports/new/testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
