// Seed: 1644826946
module module_0 (
    input supply0 id_0,
    input tri id_1
    , id_4,
    input wor id_2
);
  assign id_4 = 1;
  assign id_4 = 1;
  logic [7:0] id_5, id_6;
  assign id_5 = id_5[1'b0];
  logic id_7 = 1;
  always if (1);
  assign id_4 = id_7;
  always
    if (1) id_4 <= id_0;
    else $unsigned(15);
  ;
endmodule
module module_1 (
    output supply1 id_0,
    output supply0 id_1,
    output supply1 id_2,
    input tri id_3,
    input wor id_4
);
  assign id_1 = id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4
  );
  assign modCall_1.id_1 = 0;
endmodule
