--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Daniel\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 200760 paths analyzed, 457 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.277ns.
--------------------------------------------------------------------------------
Slack:                  5.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/booleTest/M_state_q_FSM_FFd12 (FF)
  Destination:          testRig/pp7/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.194ns (Levels of Logic = 8)
  Clock Path Skew:      -0.048ns (0.601 - 0.649)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/booleTest/M_state_q_FSM_FFd12 to testRig/pp7/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.AQ       Tcko                  0.476   M_state_q_FSM_FFd13
                                                       testRig/booleTest/M_state_q_FSM_FFd12
    SLICE_X14Y36.A1      net (fanout=13)       2.235   M_state_q_FSM_FFd12
    SLICE_X14Y36.A       Tilo                  0.235   M_state_q_FSM_FFd10_0
                                                       testRig/M_booleTest_testA<2>1
    SLICE_X14Y36.B1      net (fanout=2)        0.967   M_booleTest_testA[2]
    SLICE_X14Y36.B       Tilo                  0.235   M_state_q_FSM_FFd10_0
                                                       io_led<3>_SW0
    SLICE_X15Y43.B1      net (fanout=2)        1.349   N8
    SLICE_X15Y43.B       Tilo                  0.259   io_led<5>2
                                                       io_led<3>_1
    SLICE_X12Y44.D6      net (fanout=7)        1.552   io_led<3>1
    SLICE_X12Y44.CMUX    Topdc                 0.456   a[1]
                                                       alu8test/arith/mul8/fa03/Mxor_sum_xo<0>1_F
                                                       alu8test/arith/mul8/fa03/Mxor_sum_xo<0>1
    SLICE_X20Y47.A6      net (fanout=5)        1.213   alu8test/arith/mul8/M_fa03_sum
    SLICE_X20Y47.A       Tilo                  0.254   alu8test/arith/mul8/fa21/N392
                                                       alu8test/arith/mul8/fa21/cout1
    SLICE_X16Y45.B3      net (fanout=5)        1.254   alu8test/arith/mul8/M_fa21_cout
    SLICE_X16Y45.B       Tilo                  0.254   alu8test/M_fa31_cout
                                                       alu8test/arith/mul8/fa31/cout1
    SLICE_X14Y34.A1      net (fanout=4)        1.477   alu8test/M_fa31_cout
    SLICE_X14Y34.A       Tilo                  0.235   alu8test/Mmux_alu2
                                                       alu8test/arith/mul8/fa32/Mxor_sum_xo<0>1
    SLICE_X13Y32.A1      net (fanout=1)        1.370   alu8test/M_fa32_sum
    SLICE_X13Y32.CLK     Tas                   0.373   testRig/pp7/M_pipe_q[0]
                                                       alu8test/Mmux_alu915
                                                       testRig/pp7/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     14.194ns (2.777ns logic, 11.417ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack:                  5.896ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/booleTest/M_state_q_FSM_FFd7 (FF)
  Destination:          testRig/pp7/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.017ns (Levels of Logic = 8)
  Clock Path Skew:      -0.052ns (0.601 - 0.653)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/booleTest/M_state_q_FSM_FFd7 to testRig/pp7/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y46.AQ       Tcko                  0.430   M_state_q_FSM_FFd7_1
                                                       testRig/booleTest/M_state_q_FSM_FFd7
    SLICE_X14Y36.A3      net (fanout=11)       2.104   M_state_q_FSM_FFd7_0
    SLICE_X14Y36.A       Tilo                  0.235   M_state_q_FSM_FFd10_0
                                                       testRig/M_booleTest_testA<2>1
    SLICE_X14Y36.B1      net (fanout=2)        0.967   M_booleTest_testA[2]
    SLICE_X14Y36.B       Tilo                  0.235   M_state_q_FSM_FFd10_0
                                                       io_led<3>_SW0
    SLICE_X15Y43.B1      net (fanout=2)        1.349   N8
    SLICE_X15Y43.B       Tilo                  0.259   io_led<5>2
                                                       io_led<3>_1
    SLICE_X12Y44.D6      net (fanout=7)        1.552   io_led<3>1
    SLICE_X12Y44.CMUX    Topdc                 0.456   a[1]
                                                       alu8test/arith/mul8/fa03/Mxor_sum_xo<0>1_F
                                                       alu8test/arith/mul8/fa03/Mxor_sum_xo<0>1
    SLICE_X20Y47.A6      net (fanout=5)        1.213   alu8test/arith/mul8/M_fa03_sum
    SLICE_X20Y47.A       Tilo                  0.254   alu8test/arith/mul8/fa21/N392
                                                       alu8test/arith/mul8/fa21/cout1
    SLICE_X16Y45.B3      net (fanout=5)        1.254   alu8test/arith/mul8/M_fa21_cout
    SLICE_X16Y45.B       Tilo                  0.254   alu8test/M_fa31_cout
                                                       alu8test/arith/mul8/fa31/cout1
    SLICE_X14Y34.A1      net (fanout=4)        1.477   alu8test/M_fa31_cout
    SLICE_X14Y34.A       Tilo                  0.235   alu8test/Mmux_alu2
                                                       alu8test/arith/mul8/fa32/Mxor_sum_xo<0>1
    SLICE_X13Y32.A1      net (fanout=1)        1.370   alu8test/M_fa32_sum
    SLICE_X13Y32.CLK     Tas                   0.373   testRig/pp7/M_pipe_q[0]
                                                       alu8test/Mmux_alu915
                                                       testRig/pp7/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     14.017ns (2.731ns logic, 11.286ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  5.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/booleTest/M_state_q_FSM_FFd12 (FF)
  Destination:          testRig/pp7/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.967ns (Levels of Logic = 9)
  Clock Path Skew:      -0.048ns (0.601 - 0.649)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/booleTest/M_state_q_FSM_FFd12 to testRig/pp7/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.AQ       Tcko                  0.476   M_state_q_FSM_FFd13
                                                       testRig/booleTest/M_state_q_FSM_FFd12
    SLICE_X14Y36.A1      net (fanout=13)       2.235   M_state_q_FSM_FFd12
    SLICE_X14Y36.A       Tilo                  0.235   M_state_q_FSM_FFd10_0
                                                       testRig/M_booleTest_testA<2>1
    SLICE_X14Y36.B1      net (fanout=2)        0.967   M_booleTest_testA[2]
    SLICE_X14Y36.B       Tilo                  0.235   M_state_q_FSM_FFd10_0
                                                       io_led<3>_SW0
    SLICE_X15Y43.B1      net (fanout=2)        1.349   N8
    SLICE_X15Y43.B       Tilo                  0.259   io_led<5>2
                                                       io_led<3>_1
    SLICE_X17Y45.D2      net (fanout=7)        1.486   io_led<3>1
    SLICE_X17Y45.D       Tilo                  0.259   alu8test/Mmux_alu97
                                                       alu8test/Mmux_alu98
    SLICE_X17Y45.C5      net (fanout=2)        0.411   alu8test/Mmux_alu97
    SLICE_X17Y45.C       Tilo                  0.259   alu8test/Mmux_alu97
                                                       alu8test/Mmux_alu99_SW0
    SLICE_X20Y45.B3      net (fanout=1)        1.078   alu8test/N193
    SLICE_X20Y45.B       Tilo                  0.254   alu8test/Mmux_alu98
                                                       alu8test/Mmux_alu99
    SLICE_X16Y46.C4      net (fanout=8)        1.208   alu8test/Mmux_alu98
    SLICE_X16Y46.CMUX    Tilo                  0.430   alu8test/arith/mul8/M_fa04_sum
                                                       alu8test/Mmux_alu914_SW1_SW0_SW1_G
                                                       alu8test/Mmux_alu914_SW1_SW0_SW1
    SLICE_X16Y45.A1      net (fanout=1)        0.774   alu8test/N189
    SLICE_X16Y45.A       Tilo                  0.254   alu8test/M_fa31_cout
                                                       alu8test/Mmux_alu914_SW1
    SLICE_X13Y32.A4      net (fanout=1)        1.425   alu8test/N73
    SLICE_X13Y32.CLK     Tas                   0.373   testRig/pp7/M_pipe_q[0]
                                                       alu8test/Mmux_alu915
                                                       testRig/pp7/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.967ns (3.034ns logic, 10.933ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  6.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/booleTest/M_state_q_FSM_FFd12 (FF)
  Destination:          testRig/pp7/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.902ns (Levels of Logic = 9)
  Clock Path Skew:      -0.048ns (0.601 - 0.649)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/booleTest/M_state_q_FSM_FFd12 to testRig/pp7/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.AQ       Tcko                  0.476   M_state_q_FSM_FFd13
                                                       testRig/booleTest/M_state_q_FSM_FFd12
    SLICE_X14Y36.A1      net (fanout=13)       2.235   M_state_q_FSM_FFd12
    SLICE_X14Y36.A       Tilo                  0.235   M_state_q_FSM_FFd10_0
                                                       testRig/M_booleTest_testA<2>1
    SLICE_X14Y36.B1      net (fanout=2)        0.967   M_booleTest_testA[2]
    SLICE_X14Y36.B       Tilo                  0.235   M_state_q_FSM_FFd10_0
                                                       io_led<3>_SW0
    SLICE_X15Y43.B1      net (fanout=2)        1.349   N8
    SLICE_X15Y43.B       Tilo                  0.259   io_led<5>2
                                                       io_led<3>_1
    SLICE_X17Y45.D2      net (fanout=7)        1.486   io_led<3>1
    SLICE_X17Y45.D       Tilo                  0.259   alu8test/Mmux_alu97
                                                       alu8test/Mmux_alu98
    SLICE_X17Y45.C5      net (fanout=2)        0.411   alu8test/Mmux_alu97
    SLICE_X17Y45.C       Tilo                  0.259   alu8test/Mmux_alu97
                                                       alu8test/Mmux_alu99_SW0
    SLICE_X20Y45.B3      net (fanout=1)        1.078   alu8test/N193
    SLICE_X20Y45.B       Tilo                  0.254   alu8test/Mmux_alu98
                                                       alu8test/Mmux_alu99
    SLICE_X16Y46.D5      net (fanout=8)        1.117   alu8test/Mmux_alu98
    SLICE_X16Y46.CMUX    Topdc                 0.456   alu8test/arith/mul8/M_fa04_sum
                                                       alu8test/Mmux_alu914_SW1_SW0_SW1_F
                                                       alu8test/Mmux_alu914_SW1_SW0_SW1
    SLICE_X16Y45.A1      net (fanout=1)        0.774   alu8test/N189
    SLICE_X16Y45.A       Tilo                  0.254   alu8test/M_fa31_cout
                                                       alu8test/Mmux_alu914_SW1
    SLICE_X13Y32.A4      net (fanout=1)        1.425   alu8test/N73
    SLICE_X13Y32.CLK     Tas                   0.373   testRig/pp7/M_pipe_q[0]
                                                       alu8test/Mmux_alu915
                                                       testRig/pp7/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.902ns (3.060ns logic, 10.842ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  6.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/booleTest/M_state_q_FSM_FFd7 (FF)
  Destination:          testRig/pp7/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.790ns (Levels of Logic = 9)
  Clock Path Skew:      -0.052ns (0.601 - 0.653)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/booleTest/M_state_q_FSM_FFd7 to testRig/pp7/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y46.AQ       Tcko                  0.430   M_state_q_FSM_FFd7_1
                                                       testRig/booleTest/M_state_q_FSM_FFd7
    SLICE_X14Y36.A3      net (fanout=11)       2.104   M_state_q_FSM_FFd7_0
    SLICE_X14Y36.A       Tilo                  0.235   M_state_q_FSM_FFd10_0
                                                       testRig/M_booleTest_testA<2>1
    SLICE_X14Y36.B1      net (fanout=2)        0.967   M_booleTest_testA[2]
    SLICE_X14Y36.B       Tilo                  0.235   M_state_q_FSM_FFd10_0
                                                       io_led<3>_SW0
    SLICE_X15Y43.B1      net (fanout=2)        1.349   N8
    SLICE_X15Y43.B       Tilo                  0.259   io_led<5>2
                                                       io_led<3>_1
    SLICE_X17Y45.D2      net (fanout=7)        1.486   io_led<3>1
    SLICE_X17Y45.D       Tilo                  0.259   alu8test/Mmux_alu97
                                                       alu8test/Mmux_alu98
    SLICE_X17Y45.C5      net (fanout=2)        0.411   alu8test/Mmux_alu97
    SLICE_X17Y45.C       Tilo                  0.259   alu8test/Mmux_alu97
                                                       alu8test/Mmux_alu99_SW0
    SLICE_X20Y45.B3      net (fanout=1)        1.078   alu8test/N193
    SLICE_X20Y45.B       Tilo                  0.254   alu8test/Mmux_alu98
                                                       alu8test/Mmux_alu99
    SLICE_X16Y46.C4      net (fanout=8)        1.208   alu8test/Mmux_alu98
    SLICE_X16Y46.CMUX    Tilo                  0.430   alu8test/arith/mul8/M_fa04_sum
                                                       alu8test/Mmux_alu914_SW1_SW0_SW1_G
                                                       alu8test/Mmux_alu914_SW1_SW0_SW1
    SLICE_X16Y45.A1      net (fanout=1)        0.774   alu8test/N189
    SLICE_X16Y45.A       Tilo                  0.254   alu8test/M_fa31_cout
                                                       alu8test/Mmux_alu914_SW1
    SLICE_X13Y32.A4      net (fanout=1)        1.425   alu8test/N73
    SLICE_X13Y32.CLK     Tas                   0.373   testRig/pp7/M_pipe_q[0]
                                                       alu8test/Mmux_alu915
                                                       testRig/pp7/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.790ns (2.988ns logic, 10.802ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  6.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/booleTest/M_state_q_FSM_FFd12 (FF)
  Destination:          testRig/pp7/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.758ns (Levels of Logic = 9)
  Clock Path Skew:      -0.048ns (0.601 - 0.649)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/booleTest/M_state_q_FSM_FFd12 to testRig/pp7/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.AQ       Tcko                  0.476   M_state_q_FSM_FFd13
                                                       testRig/booleTest/M_state_q_FSM_FFd12
    SLICE_X14Y36.A1      net (fanout=13)       2.235   M_state_q_FSM_FFd12
    SLICE_X14Y36.A       Tilo                  0.235   M_state_q_FSM_FFd10_0
                                                       testRig/M_booleTest_testA<2>1
    SLICE_X14Y36.B1      net (fanout=2)        0.967   M_booleTest_testA[2]
    SLICE_X14Y36.B       Tilo                  0.235   M_state_q_FSM_FFd10_0
                                                       io_led<3>_SW0
    SLICE_X15Y43.B1      net (fanout=2)        1.349   N8
    SLICE_X15Y43.B       Tilo                  0.259   io_led<5>2
                                                       io_led<3>_1
    SLICE_X17Y45.D2      net (fanout=7)        1.486   io_led<3>1
    SLICE_X17Y45.D       Tilo                  0.259   alu8test/Mmux_alu97
                                                       alu8test/Mmux_alu98
    SLICE_X17Y45.C5      net (fanout=2)        0.411   alu8test/Mmux_alu97
    SLICE_X17Y45.C       Tilo                  0.259   alu8test/Mmux_alu97
                                                       alu8test/Mmux_alu99_SW0
    SLICE_X20Y45.B3      net (fanout=1)        1.078   alu8test/N193
    SLICE_X20Y45.B       Tilo                  0.254   alu8test/Mmux_alu98
                                                       alu8test/Mmux_alu99
    SLICE_X16Y45.D6      net (fanout=8)        0.830   alu8test/Mmux_alu98
    SLICE_X16Y45.CMUX    Topdc                 0.456   alu8test/M_fa31_cout
                                                       alu8test/Mmux_alu914_SW1_SW0_SW0_F
                                                       alu8test/Mmux_alu914_SW1_SW0_SW0
    SLICE_X16Y45.A4      net (fanout=1)        0.917   alu8test/N188
    SLICE_X16Y45.A       Tilo                  0.254   alu8test/M_fa31_cout
                                                       alu8test/Mmux_alu914_SW1
    SLICE_X13Y32.A4      net (fanout=1)        1.425   alu8test/N73
    SLICE_X13Y32.CLK     Tas                   0.373   testRig/pp7/M_pipe_q[0]
                                                       alu8test/Mmux_alu915
                                                       testRig/pp7/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.758ns (3.060ns logic, 10.698ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  6.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/booleTest/M_state_q_FSM_FFd12 (FF)
  Destination:          testRig/pp7/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.733ns (Levels of Logic = 8)
  Clock Path Skew:      -0.048ns (0.601 - 0.649)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/booleTest/M_state_q_FSM_FFd12 to testRig/pp7/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.AQ       Tcko                  0.476   M_state_q_FSM_FFd13
                                                       testRig/booleTest/M_state_q_FSM_FFd12
    SLICE_X14Y36.A1      net (fanout=13)       2.235   M_state_q_FSM_FFd12
    SLICE_X14Y36.A       Tilo                  0.235   M_state_q_FSM_FFd10_0
                                                       testRig/M_booleTest_testA<2>1
    SLICE_X14Y36.B1      net (fanout=2)        0.967   M_booleTest_testA[2]
    SLICE_X14Y36.B       Tilo                  0.235   M_state_q_FSM_FFd10_0
                                                       io_led<3>_SW0
    SLICE_X17Y43.B5      net (fanout=2)        1.314   N8
    SLICE_X17Y43.B       Tilo                  0.259   alu8test/arith/mul8/N75
                                                       io_led<3>
    SLICE_X20Y47.C2      net (fanout=25)       1.624   a[3]
    SLICE_X20Y47.CMUX    Tilo                  0.430   alu8test/arith/mul8/fa21/N392
                                                       alu8test/arith/mul8/fa21/cout1_SW0_G
                                                       alu8test/arith/mul8/fa21/cout1_SW0
    SLICE_X20Y47.A2      net (fanout=1)        0.741   alu8test/arith/mul8/fa21/N93
    SLICE_X20Y47.A       Tilo                  0.254   alu8test/arith/mul8/fa21/N392
                                                       alu8test/arith/mul8/fa21/cout1
    SLICE_X16Y45.B3      net (fanout=5)        1.254   alu8test/arith/mul8/M_fa21_cout
    SLICE_X16Y45.B       Tilo                  0.254   alu8test/M_fa31_cout
                                                       alu8test/arith/mul8/fa31/cout1
    SLICE_X14Y34.A1      net (fanout=4)        1.477   alu8test/M_fa31_cout
    SLICE_X14Y34.A       Tilo                  0.235   alu8test/Mmux_alu2
                                                       alu8test/arith/mul8/fa32/Mxor_sum_xo<0>1
    SLICE_X13Y32.A1      net (fanout=1)        1.370   alu8test/M_fa32_sum
    SLICE_X13Y32.CLK     Tas                   0.373   testRig/pp7/M_pipe_q[0]
                                                       alu8test/Mmux_alu915
                                                       testRig/pp7/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.733ns (2.751ns logic, 10.982ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  6.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/booleTest/M_state_q_FSM_FFd12 (FF)
  Destination:          testRig/pp7/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.732ns (Levels of Logic = 9)
  Clock Path Skew:      -0.048ns (0.601 - 0.649)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/booleTest/M_state_q_FSM_FFd12 to testRig/pp7/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.AQ       Tcko                  0.476   M_state_q_FSM_FFd13
                                                       testRig/booleTest/M_state_q_FSM_FFd12
    SLICE_X14Y36.A1      net (fanout=13)       2.235   M_state_q_FSM_FFd12
    SLICE_X14Y36.A       Tilo                  0.235   M_state_q_FSM_FFd10_0
                                                       testRig/M_booleTest_testA<2>1
    SLICE_X14Y36.B1      net (fanout=2)        0.967   M_booleTest_testA[2]
    SLICE_X14Y36.B       Tilo                  0.235   M_state_q_FSM_FFd10_0
                                                       io_led<3>_SW0
    SLICE_X15Y43.B1      net (fanout=2)        1.349   N8
    SLICE_X15Y43.B       Tilo                  0.259   io_led<5>2
                                                       io_led<3>_1
    SLICE_X17Y45.D2      net (fanout=7)        1.486   io_led<3>1
    SLICE_X17Y45.D       Tilo                  0.259   alu8test/Mmux_alu97
                                                       alu8test/Mmux_alu98
    SLICE_X17Y45.C5      net (fanout=2)        0.411   alu8test/Mmux_alu97
    SLICE_X17Y45.C       Tilo                  0.259   alu8test/Mmux_alu97
                                                       alu8test/Mmux_alu99_SW0
    SLICE_X20Y45.B3      net (fanout=1)        1.078   alu8test/N193
    SLICE_X20Y45.B       Tilo                  0.254   alu8test/Mmux_alu98
                                                       alu8test/Mmux_alu99
    SLICE_X16Y45.C6      net (fanout=8)        0.830   alu8test/Mmux_alu98
    SLICE_X16Y45.CMUX    Tilo                  0.430   alu8test/M_fa31_cout
                                                       alu8test/Mmux_alu914_SW1_SW0_SW0_G
                                                       alu8test/Mmux_alu914_SW1_SW0_SW0
    SLICE_X16Y45.A4      net (fanout=1)        0.917   alu8test/N188
    SLICE_X16Y45.A       Tilo                  0.254   alu8test/M_fa31_cout
                                                       alu8test/Mmux_alu914_SW1
    SLICE_X13Y32.A4      net (fanout=1)        1.425   alu8test/N73
    SLICE_X13Y32.CLK     Tas                   0.373   testRig/pp7/M_pipe_q[0]
                                                       alu8test/Mmux_alu915
                                                       testRig/pp7/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.732ns (3.034ns logic, 10.698ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  6.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/booleTest/M_state_q_FSM_FFd7 (FF)
  Destination:          testRig/pp7/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.725ns (Levels of Logic = 9)
  Clock Path Skew:      -0.052ns (0.601 - 0.653)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/booleTest/M_state_q_FSM_FFd7 to testRig/pp7/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y46.AQ       Tcko                  0.430   M_state_q_FSM_FFd7_1
                                                       testRig/booleTest/M_state_q_FSM_FFd7
    SLICE_X14Y36.A3      net (fanout=11)       2.104   M_state_q_FSM_FFd7_0
    SLICE_X14Y36.A       Tilo                  0.235   M_state_q_FSM_FFd10_0
                                                       testRig/M_booleTest_testA<2>1
    SLICE_X14Y36.B1      net (fanout=2)        0.967   M_booleTest_testA[2]
    SLICE_X14Y36.B       Tilo                  0.235   M_state_q_FSM_FFd10_0
                                                       io_led<3>_SW0
    SLICE_X15Y43.B1      net (fanout=2)        1.349   N8
    SLICE_X15Y43.B       Tilo                  0.259   io_led<5>2
                                                       io_led<3>_1
    SLICE_X17Y45.D2      net (fanout=7)        1.486   io_led<3>1
    SLICE_X17Y45.D       Tilo                  0.259   alu8test/Mmux_alu97
                                                       alu8test/Mmux_alu98
    SLICE_X17Y45.C5      net (fanout=2)        0.411   alu8test/Mmux_alu97
    SLICE_X17Y45.C       Tilo                  0.259   alu8test/Mmux_alu97
                                                       alu8test/Mmux_alu99_SW0
    SLICE_X20Y45.B3      net (fanout=1)        1.078   alu8test/N193
    SLICE_X20Y45.B       Tilo                  0.254   alu8test/Mmux_alu98
                                                       alu8test/Mmux_alu99
    SLICE_X16Y46.D5      net (fanout=8)        1.117   alu8test/Mmux_alu98
    SLICE_X16Y46.CMUX    Topdc                 0.456   alu8test/arith/mul8/M_fa04_sum
                                                       alu8test/Mmux_alu914_SW1_SW0_SW1_F
                                                       alu8test/Mmux_alu914_SW1_SW0_SW1
    SLICE_X16Y45.A1      net (fanout=1)        0.774   alu8test/N189
    SLICE_X16Y45.A       Tilo                  0.254   alu8test/M_fa31_cout
                                                       alu8test/Mmux_alu914_SW1
    SLICE_X13Y32.A4      net (fanout=1)        1.425   alu8test/N73
    SLICE_X13Y32.CLK     Tas                   0.373   testRig/pp7/M_pipe_q[0]
                                                       alu8test/Mmux_alu915
                                                       testRig/pp7/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.725ns (3.014ns logic, 10.711ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  6.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/booleTest/M_state_q_FSM_FFd12 (FF)
  Destination:          testRig/pp7/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.717ns (Levels of Logic = 9)
  Clock Path Skew:      -0.048ns (0.601 - 0.649)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/booleTest/M_state_q_FSM_FFd12 to testRig/pp7/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.AQ       Tcko                  0.476   M_state_q_FSM_FFd13
                                                       testRig/booleTest/M_state_q_FSM_FFd12
    SLICE_X14Y36.A1      net (fanout=13)       2.235   M_state_q_FSM_FFd12
    SLICE_X14Y36.A       Tilo                  0.235   M_state_q_FSM_FFd10_0
                                                       testRig/M_booleTest_testA<2>1
    SLICE_X14Y36.B1      net (fanout=2)        0.967   M_booleTest_testA[2]
    SLICE_X14Y36.B       Tilo                  0.235   M_state_q_FSM_FFd10_0
                                                       io_led<3>_SW0
    SLICE_X15Y43.B1      net (fanout=2)        1.349   N8
    SLICE_X15Y43.B       Tilo                  0.259   io_led<5>2
                                                       io_led<3>_1
    SLICE_X17Y45.D2      net (fanout=7)        1.486   io_led<3>1
    SLICE_X17Y45.D       Tilo                  0.259   alu8test/Mmux_alu97
                                                       alu8test/Mmux_alu98
    SLICE_X20Y45.A6      net (fanout=2)        0.809   alu8test/Mmux_alu97
    SLICE_X20Y45.A       Tilo                  0.254   alu8test/Mmux_alu98
                                                       alu8test/Mmux_alu99_SW1
    SLICE_X20Y45.B4      net (fanout=1)        0.435   alu8test/N194
    SLICE_X20Y45.B       Tilo                  0.254   alu8test/Mmux_alu98
                                                       alu8test/Mmux_alu99
    SLICE_X16Y46.C4      net (fanout=8)        1.208   alu8test/Mmux_alu98
    SLICE_X16Y46.CMUX    Tilo                  0.430   alu8test/arith/mul8/M_fa04_sum
                                                       alu8test/Mmux_alu914_SW1_SW0_SW1_G
                                                       alu8test/Mmux_alu914_SW1_SW0_SW1
    SLICE_X16Y45.A1      net (fanout=1)        0.774   alu8test/N189
    SLICE_X16Y45.A       Tilo                  0.254   alu8test/M_fa31_cout
                                                       alu8test/Mmux_alu914_SW1
    SLICE_X13Y32.A4      net (fanout=1)        1.425   alu8test/N73
    SLICE_X13Y32.CLK     Tas                   0.373   testRig/pp7/M_pipe_q[0]
                                                       alu8test/Mmux_alu915
                                                       testRig/pp7/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.717ns (3.029ns logic, 10.688ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  6.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/booleTest/M_state_q_FSM_FFd12 (FF)
  Destination:          testRig/pp7/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.669ns (Levels of Logic = 8)
  Clock Path Skew:      -0.048ns (0.601 - 0.649)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/booleTest/M_state_q_FSM_FFd12 to testRig/pp7/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.AQ       Tcko                  0.476   M_state_q_FSM_FFd13
                                                       testRig/booleTest/M_state_q_FSM_FFd12
    SLICE_X14Y36.A1      net (fanout=13)       2.235   M_state_q_FSM_FFd12
    SLICE_X14Y36.A       Tilo                  0.235   M_state_q_FSM_FFd10_0
                                                       testRig/M_booleTest_testA<2>1
    SLICE_X14Y36.B1      net (fanout=2)        0.967   M_booleTest_testA[2]
    SLICE_X14Y36.B       Tilo                  0.235   M_state_q_FSM_FFd10_0
                                                       io_led<3>_SW0
    SLICE_X15Y43.B1      net (fanout=2)        1.349   N8
    SLICE_X15Y43.B       Tilo                  0.259   io_led<5>2
                                                       io_led<3>_1
    SLICE_X12Y44.D6      net (fanout=7)        1.552   io_led<3>1
    SLICE_X12Y44.CMUX    Topdc                 0.456   a[1]
                                                       alu8test/arith/mul8/fa03/Mxor_sum_xo<0>1_F
                                                       alu8test/arith/mul8/fa03/Mxor_sum_xo<0>1
    SLICE_X20Y47.A6      net (fanout=5)        1.213   alu8test/arith/mul8/M_fa03_sum
    SLICE_X20Y47.A       Tilo                  0.254   alu8test/arith/mul8/fa21/N392
                                                       alu8test/arith/mul8/fa21/cout1
    SLICE_X18Y45.A2      net (fanout=5)        1.127   alu8test/arith/mul8/M_fa21_cout
    SLICE_X18Y45.A       Tilo                  0.235   alu8test/N72
                                                       alu8test/arith/mul8/fa23/Mxor_sum_xo<0>1
    SLICE_X14Y34.A6      net (fanout=4)        1.098   alu8test/M_fa23_sum
    SLICE_X14Y34.A       Tilo                  0.235   alu8test/Mmux_alu2
                                                       alu8test/arith/mul8/fa32/Mxor_sum_xo<0>1
    SLICE_X13Y32.A1      net (fanout=1)        1.370   alu8test/M_fa32_sum
    SLICE_X13Y32.CLK     Tas                   0.373   testRig/pp7/M_pipe_q[0]
                                                       alu8test/Mmux_alu915
                                                       testRig/pp7/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.669ns (2.758ns logic, 10.911ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack:                  6.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/booleTest/M_state_q_FSM_FFd12 (FF)
  Destination:          testRig/pp7/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.652ns (Levels of Logic = 9)
  Clock Path Skew:      -0.048ns (0.601 - 0.649)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/booleTest/M_state_q_FSM_FFd12 to testRig/pp7/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.AQ       Tcko                  0.476   M_state_q_FSM_FFd13
                                                       testRig/booleTest/M_state_q_FSM_FFd12
    SLICE_X14Y36.A1      net (fanout=13)       2.235   M_state_q_FSM_FFd12
    SLICE_X14Y36.A       Tilo                  0.235   M_state_q_FSM_FFd10_0
                                                       testRig/M_booleTest_testA<2>1
    SLICE_X14Y36.B1      net (fanout=2)        0.967   M_booleTest_testA[2]
    SLICE_X14Y36.B       Tilo                  0.235   M_state_q_FSM_FFd10_0
                                                       io_led<3>_SW0
    SLICE_X15Y43.B1      net (fanout=2)        1.349   N8
    SLICE_X15Y43.B       Tilo                  0.259   io_led<5>2
                                                       io_led<3>_1
    SLICE_X17Y45.D2      net (fanout=7)        1.486   io_led<3>1
    SLICE_X17Y45.D       Tilo                  0.259   alu8test/Mmux_alu97
                                                       alu8test/Mmux_alu98
    SLICE_X20Y45.A6      net (fanout=2)        0.809   alu8test/Mmux_alu97
    SLICE_X20Y45.A       Tilo                  0.254   alu8test/Mmux_alu98
                                                       alu8test/Mmux_alu99_SW1
    SLICE_X20Y45.B4      net (fanout=1)        0.435   alu8test/N194
    SLICE_X20Y45.B       Tilo                  0.254   alu8test/Mmux_alu98
                                                       alu8test/Mmux_alu99
    SLICE_X16Y46.D5      net (fanout=8)        1.117   alu8test/Mmux_alu98
    SLICE_X16Y46.CMUX    Topdc                 0.456   alu8test/arith/mul8/M_fa04_sum
                                                       alu8test/Mmux_alu914_SW1_SW0_SW1_F
                                                       alu8test/Mmux_alu914_SW1_SW0_SW1
    SLICE_X16Y45.A1      net (fanout=1)        0.774   alu8test/N189
    SLICE_X16Y45.A       Tilo                  0.254   alu8test/M_fa31_cout
                                                       alu8test/Mmux_alu914_SW1
    SLICE_X13Y32.A4      net (fanout=1)        1.425   alu8test/N73
    SLICE_X13Y32.CLK     Tas                   0.373   testRig/pp7/M_pipe_q[0]
                                                       alu8test/Mmux_alu915
                                                       testRig/pp7/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.652ns (3.055ns logic, 10.597ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  6.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/booleTest/M_state_q_FSM_FFd12 (FF)
  Destination:          testRig/pp7/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.639ns (Levels of Logic = 8)
  Clock Path Skew:      -0.048ns (0.601 - 0.649)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/booleTest/M_state_q_FSM_FFd12 to testRig/pp7/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.AQ       Tcko                  0.476   M_state_q_FSM_FFd13
                                                       testRig/booleTest/M_state_q_FSM_FFd12
    SLICE_X14Y36.A1      net (fanout=13)       2.235   M_state_q_FSM_FFd12
    SLICE_X14Y36.A       Tilo                  0.235   M_state_q_FSM_FFd10_0
                                                       testRig/M_booleTest_testA<2>1
    SLICE_X14Y36.B1      net (fanout=2)        0.967   M_booleTest_testA[2]
    SLICE_X14Y36.B       Tilo                  0.235   M_state_q_FSM_FFd10_0
                                                       io_led<3>_SW0
    SLICE_X17Y43.B5      net (fanout=2)        1.314   N8
    SLICE_X17Y43.B       Tilo                  0.259   alu8test/arith/mul8/N75
                                                       io_led<3>
    SLICE_X20Y47.D1      net (fanout=25)       1.504   a[3]
    SLICE_X20Y47.CMUX    Topdc                 0.456   alu8test/arith/mul8/fa21/N392
                                                       alu8test/arith/mul8/fa21/cout1_SW0_F
                                                       alu8test/arith/mul8/fa21/cout1_SW0
    SLICE_X20Y47.A2      net (fanout=1)        0.741   alu8test/arith/mul8/fa21/N93
    SLICE_X20Y47.A       Tilo                  0.254   alu8test/arith/mul8/fa21/N392
                                                       alu8test/arith/mul8/fa21/cout1
    SLICE_X16Y45.B3      net (fanout=5)        1.254   alu8test/arith/mul8/M_fa21_cout
    SLICE_X16Y45.B       Tilo                  0.254   alu8test/M_fa31_cout
                                                       alu8test/arith/mul8/fa31/cout1
    SLICE_X14Y34.A1      net (fanout=4)        1.477   alu8test/M_fa31_cout
    SLICE_X14Y34.A       Tilo                  0.235   alu8test/Mmux_alu2
                                                       alu8test/arith/mul8/fa32/Mxor_sum_xo<0>1
    SLICE_X13Y32.A1      net (fanout=1)        1.370   alu8test/M_fa32_sum
    SLICE_X13Y32.CLK     Tas                   0.373   testRig/pp7/M_pipe_q[0]
                                                       alu8test/Mmux_alu915
                                                       testRig/pp7/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.639ns (2.777ns logic, 10.862ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  6.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/cmpTest/M_state_q_FSM_FFd3 (FF)
  Destination:          testRig/pp7/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.594ns (Levels of Logic = 8)
  Clock Path Skew:      -0.040ns (0.601 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/cmpTest/M_state_q_FSM_FFd3 to testRig/pp7/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y39.CQ       Tcko                  0.525   M_state_q_FSM_FFd4
                                                       testRig/cmpTest/M_state_q_FSM_FFd3
    SLICE_X16Y43.A2      net (fanout=7)        1.943   M_state_q_FSM_FFd3
    SLICE_X16Y43.A       Tilo                  0.254   Mmux_testA51
                                                       testRig/M_cmpTest_testA<0>1
    SLICE_X16Y47.B5      net (fanout=4)        0.996   M_cmpTest_testA[0]
    SLICE_X16Y47.B       Tilo                  0.254   Mmux_testA12
                                                       io_led<0>2
    SLICE_X20Y46.B5      net (fanout=3)        0.897   io_led<0>2
    SLICE_X20Y46.B       Tilo                  0.254   a[0]
                                                       io_led<0>4
    SLICE_X12Y44.D5      net (fanout=29)       1.585   a[0]
    SLICE_X12Y44.CMUX    Topdc                 0.456   a[1]
                                                       alu8test/arith/mul8/fa03/Mxor_sum_xo<0>1_F
                                                       alu8test/arith/mul8/fa03/Mxor_sum_xo<0>1
    SLICE_X20Y47.A6      net (fanout=5)        1.213   alu8test/arith/mul8/M_fa03_sum
    SLICE_X20Y47.A       Tilo                  0.254   alu8test/arith/mul8/fa21/N392
                                                       alu8test/arith/mul8/fa21/cout1
    SLICE_X16Y45.B3      net (fanout=5)        1.254   alu8test/arith/mul8/M_fa21_cout
    SLICE_X16Y45.B       Tilo                  0.254   alu8test/M_fa31_cout
                                                       alu8test/arith/mul8/fa31/cout1
    SLICE_X14Y34.A1      net (fanout=4)        1.477   alu8test/M_fa31_cout
    SLICE_X14Y34.A       Tilo                  0.235   alu8test/Mmux_alu2
                                                       alu8test/arith/mul8/fa32/Mxor_sum_xo<0>1
    SLICE_X13Y32.A1      net (fanout=1)        1.370   alu8test/M_fa32_sum
    SLICE_X13Y32.CLK     Tas                   0.373   testRig/pp7/M_pipe_q[0]
                                                       alu8test/Mmux_alu915
                                                       testRig/pp7/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.594ns (2.859ns logic, 10.735ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  6.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/booleTest/M_state_q_FSM_FFd7 (FF)
  Destination:          testRig/pp7/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.581ns (Levels of Logic = 9)
  Clock Path Skew:      -0.052ns (0.601 - 0.653)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/booleTest/M_state_q_FSM_FFd7 to testRig/pp7/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y46.AQ       Tcko                  0.430   M_state_q_FSM_FFd7_1
                                                       testRig/booleTest/M_state_q_FSM_FFd7
    SLICE_X14Y36.A3      net (fanout=11)       2.104   M_state_q_FSM_FFd7_0
    SLICE_X14Y36.A       Tilo                  0.235   M_state_q_FSM_FFd10_0
                                                       testRig/M_booleTest_testA<2>1
    SLICE_X14Y36.B1      net (fanout=2)        0.967   M_booleTest_testA[2]
    SLICE_X14Y36.B       Tilo                  0.235   M_state_q_FSM_FFd10_0
                                                       io_led<3>_SW0
    SLICE_X15Y43.B1      net (fanout=2)        1.349   N8
    SLICE_X15Y43.B       Tilo                  0.259   io_led<5>2
                                                       io_led<3>_1
    SLICE_X17Y45.D2      net (fanout=7)        1.486   io_led<3>1
    SLICE_X17Y45.D       Tilo                  0.259   alu8test/Mmux_alu97
                                                       alu8test/Mmux_alu98
    SLICE_X17Y45.C5      net (fanout=2)        0.411   alu8test/Mmux_alu97
    SLICE_X17Y45.C       Tilo                  0.259   alu8test/Mmux_alu97
                                                       alu8test/Mmux_alu99_SW0
    SLICE_X20Y45.B3      net (fanout=1)        1.078   alu8test/N193
    SLICE_X20Y45.B       Tilo                  0.254   alu8test/Mmux_alu98
                                                       alu8test/Mmux_alu99
    SLICE_X16Y45.D6      net (fanout=8)        0.830   alu8test/Mmux_alu98
    SLICE_X16Y45.CMUX    Topdc                 0.456   alu8test/M_fa31_cout
                                                       alu8test/Mmux_alu914_SW1_SW0_SW0_F
                                                       alu8test/Mmux_alu914_SW1_SW0_SW0
    SLICE_X16Y45.A4      net (fanout=1)        0.917   alu8test/N188
    SLICE_X16Y45.A       Tilo                  0.254   alu8test/M_fa31_cout
                                                       alu8test/Mmux_alu914_SW1
    SLICE_X13Y32.A4      net (fanout=1)        1.425   alu8test/N73
    SLICE_X13Y32.CLK     Tas                   0.373   testRig/pp7/M_pipe_q[0]
                                                       alu8test/Mmux_alu915
                                                       testRig/pp7/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.581ns (3.014ns logic, 10.567ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  6.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/booleTest/M_state_q_FSM_FFd12 (FF)
  Destination:          testRig/pp7/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.578ns (Levels of Logic = 9)
  Clock Path Skew:      -0.048ns (0.601 - 0.649)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/booleTest/M_state_q_FSM_FFd12 to testRig/pp7/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.AQ       Tcko                  0.476   M_state_q_FSM_FFd13
                                                       testRig/booleTest/M_state_q_FSM_FFd12
    SLICE_X14Y36.A1      net (fanout=13)       2.235   M_state_q_FSM_FFd12
    SLICE_X14Y36.A       Tilo                  0.235   M_state_q_FSM_FFd10_0
                                                       testRig/M_booleTest_testA<2>1
    SLICE_X14Y36.B1      net (fanout=2)        0.967   M_booleTest_testA[2]
    SLICE_X14Y36.B       Tilo                  0.235   M_state_q_FSM_FFd10_0
                                                       io_led<3>_SW0
    SLICE_X15Y43.B1      net (fanout=2)        1.349   N8
    SLICE_X15Y43.B       Tilo                  0.259   io_led<5>2
                                                       io_led<3>_1
    SLICE_X17Y45.D2      net (fanout=7)        1.486   io_led<3>1
    SLICE_X17Y45.D       Tilo                  0.259   alu8test/Mmux_alu97
                                                       alu8test/Mmux_alu98
    SLICE_X17Y45.C5      net (fanout=2)        0.411   alu8test/Mmux_alu97
    SLICE_X17Y45.C       Tilo                  0.259   alu8test/Mmux_alu97
                                                       alu8test/Mmux_alu99_SW0
    SLICE_X20Y45.B3      net (fanout=1)        1.078   alu8test/N193
    SLICE_X20Y45.B       Tilo                  0.254   alu8test/Mmux_alu98
                                                       alu8test/Mmux_alu99
    SLICE_X20Y45.D1      net (fanout=8)        0.609   alu8test/Mmux_alu98
    SLICE_X20Y45.CMUX    Topdc                 0.456   alu8test/Mmux_alu98
                                                       alu8test/Mmux_alu914_SW0_SW0_SW0_F
                                                       alu8test/Mmux_alu914_SW0_SW0_SW0
    SLICE_X18Y45.B3      net (fanout=1)        0.993   alu8test/N185
    SLICE_X18Y45.B       Tilo                  0.235   alu8test/N72
                                                       alu8test/Mmux_alu914_SW0
    SLICE_X13Y32.A5      net (fanout=1)        1.409   alu8test/N72
    SLICE_X13Y32.CLK     Tas                   0.373   testRig/pp7/M_pipe_q[0]
                                                       alu8test/Mmux_alu915
                                                       testRig/pp7/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.578ns (3.041ns logic, 10.537ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  6.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/booleTest/M_state_q_FSM_FFd7 (FF)
  Destination:          testRig/pp7/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.556ns (Levels of Logic = 8)
  Clock Path Skew:      -0.052ns (0.601 - 0.653)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/booleTest/M_state_q_FSM_FFd7 to testRig/pp7/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y46.AQ       Tcko                  0.430   M_state_q_FSM_FFd7_1
                                                       testRig/booleTest/M_state_q_FSM_FFd7
    SLICE_X14Y36.A3      net (fanout=11)       2.104   M_state_q_FSM_FFd7_0
    SLICE_X14Y36.A       Tilo                  0.235   M_state_q_FSM_FFd10_0
                                                       testRig/M_booleTest_testA<2>1
    SLICE_X14Y36.B1      net (fanout=2)        0.967   M_booleTest_testA[2]
    SLICE_X14Y36.B       Tilo                  0.235   M_state_q_FSM_FFd10_0
                                                       io_led<3>_SW0
    SLICE_X17Y43.B5      net (fanout=2)        1.314   N8
    SLICE_X17Y43.B       Tilo                  0.259   alu8test/arith/mul8/N75
                                                       io_led<3>
    SLICE_X20Y47.C2      net (fanout=25)       1.624   a[3]
    SLICE_X20Y47.CMUX    Tilo                  0.430   alu8test/arith/mul8/fa21/N392
                                                       alu8test/arith/mul8/fa21/cout1_SW0_G
                                                       alu8test/arith/mul8/fa21/cout1_SW0
    SLICE_X20Y47.A2      net (fanout=1)        0.741   alu8test/arith/mul8/fa21/N93
    SLICE_X20Y47.A       Tilo                  0.254   alu8test/arith/mul8/fa21/N392
                                                       alu8test/arith/mul8/fa21/cout1
    SLICE_X16Y45.B3      net (fanout=5)        1.254   alu8test/arith/mul8/M_fa21_cout
    SLICE_X16Y45.B       Tilo                  0.254   alu8test/M_fa31_cout
                                                       alu8test/arith/mul8/fa31/cout1
    SLICE_X14Y34.A1      net (fanout=4)        1.477   alu8test/M_fa31_cout
    SLICE_X14Y34.A       Tilo                  0.235   alu8test/Mmux_alu2
                                                       alu8test/arith/mul8/fa32/Mxor_sum_xo<0>1
    SLICE_X13Y32.A1      net (fanout=1)        1.370   alu8test/M_fa32_sum
    SLICE_X13Y32.CLK     Tas                   0.373   testRig/pp7/M_pipe_q[0]
                                                       alu8test/Mmux_alu915
                                                       testRig/pp7/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.556ns (2.705ns logic, 10.851ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  6.358ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/booleTest/M_state_q_FSM_FFd7 (FF)
  Destination:          testRig/pp7/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.555ns (Levels of Logic = 9)
  Clock Path Skew:      -0.052ns (0.601 - 0.653)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/booleTest/M_state_q_FSM_FFd7 to testRig/pp7/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y46.AQ       Tcko                  0.430   M_state_q_FSM_FFd7_1
                                                       testRig/booleTest/M_state_q_FSM_FFd7
    SLICE_X14Y36.A3      net (fanout=11)       2.104   M_state_q_FSM_FFd7_0
    SLICE_X14Y36.A       Tilo                  0.235   M_state_q_FSM_FFd10_0
                                                       testRig/M_booleTest_testA<2>1
    SLICE_X14Y36.B1      net (fanout=2)        0.967   M_booleTest_testA[2]
    SLICE_X14Y36.B       Tilo                  0.235   M_state_q_FSM_FFd10_0
                                                       io_led<3>_SW0
    SLICE_X15Y43.B1      net (fanout=2)        1.349   N8
    SLICE_X15Y43.B       Tilo                  0.259   io_led<5>2
                                                       io_led<3>_1
    SLICE_X17Y45.D2      net (fanout=7)        1.486   io_led<3>1
    SLICE_X17Y45.D       Tilo                  0.259   alu8test/Mmux_alu97
                                                       alu8test/Mmux_alu98
    SLICE_X17Y45.C5      net (fanout=2)        0.411   alu8test/Mmux_alu97
    SLICE_X17Y45.C       Tilo                  0.259   alu8test/Mmux_alu97
                                                       alu8test/Mmux_alu99_SW0
    SLICE_X20Y45.B3      net (fanout=1)        1.078   alu8test/N193
    SLICE_X20Y45.B       Tilo                  0.254   alu8test/Mmux_alu98
                                                       alu8test/Mmux_alu99
    SLICE_X16Y45.C6      net (fanout=8)        0.830   alu8test/Mmux_alu98
    SLICE_X16Y45.CMUX    Tilo                  0.430   alu8test/M_fa31_cout
                                                       alu8test/Mmux_alu914_SW1_SW0_SW0_G
                                                       alu8test/Mmux_alu914_SW1_SW0_SW0
    SLICE_X16Y45.A4      net (fanout=1)        0.917   alu8test/N188
    SLICE_X16Y45.A       Tilo                  0.254   alu8test/M_fa31_cout
                                                       alu8test/Mmux_alu914_SW1
    SLICE_X13Y32.A4      net (fanout=1)        1.425   alu8test/N73
    SLICE_X13Y32.CLK     Tas                   0.373   testRig/pp7/M_pipe_q[0]
                                                       alu8test/Mmux_alu915
                                                       testRig/pp7/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.555ns (2.988ns logic, 10.567ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  6.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/booleTest/M_state_q_FSM_FFd7 (FF)
  Destination:          testRig/pp7/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.540ns (Levels of Logic = 9)
  Clock Path Skew:      -0.052ns (0.601 - 0.653)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/booleTest/M_state_q_FSM_FFd7 to testRig/pp7/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y46.AQ       Tcko                  0.430   M_state_q_FSM_FFd7_1
                                                       testRig/booleTest/M_state_q_FSM_FFd7
    SLICE_X14Y36.A3      net (fanout=11)       2.104   M_state_q_FSM_FFd7_0
    SLICE_X14Y36.A       Tilo                  0.235   M_state_q_FSM_FFd10_0
                                                       testRig/M_booleTest_testA<2>1
    SLICE_X14Y36.B1      net (fanout=2)        0.967   M_booleTest_testA[2]
    SLICE_X14Y36.B       Tilo                  0.235   M_state_q_FSM_FFd10_0
                                                       io_led<3>_SW0
    SLICE_X15Y43.B1      net (fanout=2)        1.349   N8
    SLICE_X15Y43.B       Tilo                  0.259   io_led<5>2
                                                       io_led<3>_1
    SLICE_X17Y45.D2      net (fanout=7)        1.486   io_led<3>1
    SLICE_X17Y45.D       Tilo                  0.259   alu8test/Mmux_alu97
                                                       alu8test/Mmux_alu98
    SLICE_X20Y45.A6      net (fanout=2)        0.809   alu8test/Mmux_alu97
    SLICE_X20Y45.A       Tilo                  0.254   alu8test/Mmux_alu98
                                                       alu8test/Mmux_alu99_SW1
    SLICE_X20Y45.B4      net (fanout=1)        0.435   alu8test/N194
    SLICE_X20Y45.B       Tilo                  0.254   alu8test/Mmux_alu98
                                                       alu8test/Mmux_alu99
    SLICE_X16Y46.C4      net (fanout=8)        1.208   alu8test/Mmux_alu98
    SLICE_X16Y46.CMUX    Tilo                  0.430   alu8test/arith/mul8/M_fa04_sum
                                                       alu8test/Mmux_alu914_SW1_SW0_SW1_G
                                                       alu8test/Mmux_alu914_SW1_SW0_SW1
    SLICE_X16Y45.A1      net (fanout=1)        0.774   alu8test/N189
    SLICE_X16Y45.A       Tilo                  0.254   alu8test/M_fa31_cout
                                                       alu8test/Mmux_alu914_SW1
    SLICE_X13Y32.A4      net (fanout=1)        1.425   alu8test/N73
    SLICE_X13Y32.CLK     Tas                   0.373   testRig/pp7/M_pipe_q[0]
                                                       alu8test/Mmux_alu915
                                                       testRig/pp7/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.540ns (2.983ns logic, 10.557ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  6.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/booleTest/M_state_q_FSM_FFd12 (FF)
  Destination:          testRig/pp7/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.537ns (Levels of Logic = 8)
  Clock Path Skew:      -0.048ns (0.601 - 0.649)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/booleTest/M_state_q_FSM_FFd12 to testRig/pp7/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.AQ       Tcko                  0.476   M_state_q_FSM_FFd13
                                                       testRig/booleTest/M_state_q_FSM_FFd12
    SLICE_X14Y36.A1      net (fanout=13)       2.235   M_state_q_FSM_FFd12
    SLICE_X14Y36.A       Tilo                  0.235   M_state_q_FSM_FFd10_0
                                                       testRig/M_booleTest_testA<2>1
    SLICE_X14Y36.B1      net (fanout=2)        0.967   M_booleTest_testA[2]
    SLICE_X14Y36.B       Tilo                  0.235   M_state_q_FSM_FFd10_0
                                                       io_led<3>_SW0
    SLICE_X15Y43.B1      net (fanout=2)        1.349   N8
    SLICE_X15Y43.B       Tilo                  0.259   io_led<5>2
                                                       io_led<3>_1
    SLICE_X12Y44.D6      net (fanout=7)        1.552   io_led<3>1
    SLICE_X12Y44.CMUX    Topdc                 0.456   a[1]
                                                       alu8test/arith/mul8/fa03/Mxor_sum_xo<0>1_F
                                                       alu8test/arith/mul8/fa03/Mxor_sum_xo<0>1
    SLICE_X20Y47.A6      net (fanout=5)        1.213   alu8test/arith/mul8/M_fa03_sum
    SLICE_X20Y47.A       Tilo                  0.254   alu8test/arith/mul8/fa21/N392
                                                       alu8test/arith/mul8/fa21/cout1
    SLICE_X14Y45.C3      net (fanout=5)        1.296   alu8test/arith/mul8/M_fa21_cout
    SLICE_X14Y45.C       Tilo                  0.235   b<0>5
                                                       alu8test/arith/mul8/fa22/cout1
    SLICE_X16Y45.A2      net (fanout=2)        0.723   alu8test/M_fa22_cout
    SLICE_X16Y45.A       Tilo                  0.254   alu8test/M_fa31_cout
                                                       alu8test/Mmux_alu914_SW1
    SLICE_X13Y32.A4      net (fanout=1)        1.425   alu8test/N73
    SLICE_X13Y32.CLK     Tas                   0.373   testRig/pp7/M_pipe_q[0]
                                                       alu8test/Mmux_alu915
                                                       testRig/pp7/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.537ns (2.777ns logic, 10.760ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack:                  6.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/cmpTest/M_state_q_FSM_FFd3 (FF)
  Destination:          testRig/pp7/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.542ns (Levels of Logic = 8)
  Clock Path Skew:      -0.040ns (0.601 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/cmpTest/M_state_q_FSM_FFd3 to testRig/pp7/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y39.CQ       Tcko                  0.525   M_state_q_FSM_FFd4
                                                       testRig/cmpTest/M_state_q_FSM_FFd3
    SLICE_X16Y43.A2      net (fanout=7)        1.943   M_state_q_FSM_FFd3
    SLICE_X16Y43.A       Tilo                  0.254   Mmux_testA51
                                                       testRig/M_cmpTest_testA<0>1
    SLICE_X16Y47.B5      net (fanout=4)        0.996   M_cmpTest_testA[0]
    SLICE_X16Y47.B       Tilo                  0.254   Mmux_testA12
                                                       io_led<0>2
    SLICE_X20Y46.B5      net (fanout=3)        0.897   io_led<0>2
    SLICE_X20Y46.B       Tilo                  0.254   a[0]
                                                       io_led<0>4
    SLICE_X12Y44.C5      net (fanout=29)       1.559   a[0]
    SLICE_X12Y44.CMUX    Tilo                  0.430   a[1]
                                                       alu8test/arith/mul8/fa03/Mxor_sum_xo<0>1_G
                                                       alu8test/arith/mul8/fa03/Mxor_sum_xo<0>1
    SLICE_X20Y47.A6      net (fanout=5)        1.213   alu8test/arith/mul8/M_fa03_sum
    SLICE_X20Y47.A       Tilo                  0.254   alu8test/arith/mul8/fa21/N392
                                                       alu8test/arith/mul8/fa21/cout1
    SLICE_X16Y45.B3      net (fanout=5)        1.254   alu8test/arith/mul8/M_fa21_cout
    SLICE_X16Y45.B       Tilo                  0.254   alu8test/M_fa31_cout
                                                       alu8test/arith/mul8/fa31/cout1
    SLICE_X14Y34.A1      net (fanout=4)        1.477   alu8test/M_fa31_cout
    SLICE_X14Y34.A       Tilo                  0.235   alu8test/Mmux_alu2
                                                       alu8test/arith/mul8/fa32/Mxor_sum_xo<0>1
    SLICE_X13Y32.A1      net (fanout=1)        1.370   alu8test/M_fa32_sum
    SLICE_X13Y32.CLK     Tas                   0.373   testRig/pp7/M_pipe_q[0]
                                                       alu8test/Mmux_alu915
                                                       testRig/pp7/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.542ns (2.833ns logic, 10.709ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  6.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/booleTest/M_state_q_FSM_FFd12 (FF)
  Destination:          testRig/pp7/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.524ns (Levels of Logic = 8)
  Clock Path Skew:      -0.048ns (0.601 - 0.649)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/booleTest/M_state_q_FSM_FFd12 to testRig/pp7/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.AQ       Tcko                  0.476   M_state_q_FSM_FFd13
                                                       testRig/booleTest/M_state_q_FSM_FFd12
    SLICE_X14Y36.A1      net (fanout=13)       2.235   M_state_q_FSM_FFd12
    SLICE_X14Y36.A       Tilo                  0.235   M_state_q_FSM_FFd10_0
                                                       testRig/M_booleTest_testA<2>1
    SLICE_X14Y36.B1      net (fanout=2)        0.967   M_booleTest_testA[2]
    SLICE_X14Y36.B       Tilo                  0.235   M_state_q_FSM_FFd10_0
                                                       io_led<3>_SW0
    SLICE_X15Y43.B1      net (fanout=2)        1.349   N8
    SLICE_X15Y43.B       Tilo                  0.259   io_led<5>2
                                                       io_led<3>_1
    SLICE_X12Y44.D6      net (fanout=7)        1.552   io_led<3>1
    SLICE_X12Y44.CMUX    Topdc                 0.456   a[1]
                                                       alu8test/arith/mul8/fa03/Mxor_sum_xo<0>1_F
                                                       alu8test/arith/mul8/fa03/Mxor_sum_xo<0>1
    SLICE_X16Y46.A2      net (fanout=5)        1.189   alu8test/arith/mul8/M_fa03_sum
    SLICE_X16Y46.A       Tilo                  0.254   alu8test/arith/mul8/M_fa04_sum
                                                       alu8test/arith/mul8/fa13/cout1
    SLICE_X20Y45.CX      net (fanout=5)        1.125   alu8test/M_fa13_cout
    SLICE_X20Y45.CMUX    Tcxc                  0.182   alu8test/Mmux_alu98
                                                       alu8test/Mmux_alu914_SW0_SW0_SW0
    SLICE_X18Y45.B3      net (fanout=1)        0.993   alu8test/N185
    SLICE_X18Y45.B       Tilo                  0.235   alu8test/N72
                                                       alu8test/Mmux_alu914_SW0
    SLICE_X13Y32.A5      net (fanout=1)        1.409   alu8test/N72
    SLICE_X13Y32.CLK     Tas                   0.373   testRig/pp7/M_pipe_q[0]
                                                       alu8test/Mmux_alu915
                                                       testRig/pp7/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.524ns (2.705ns logic, 10.819ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  6.399ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/booleTest/M_state_q_FSM_FFd12 (FF)
  Destination:          testRig/pp7/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.518ns (Levels of Logic = 8)
  Clock Path Skew:      -0.048ns (0.601 - 0.649)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/booleTest/M_state_q_FSM_FFd12 to testRig/pp7/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.AQ       Tcko                  0.476   M_state_q_FSM_FFd13
                                                       testRig/booleTest/M_state_q_FSM_FFd12
    SLICE_X14Y36.A1      net (fanout=13)       2.235   M_state_q_FSM_FFd12
    SLICE_X14Y36.A       Tilo                  0.235   M_state_q_FSM_FFd10_0
                                                       testRig/M_booleTest_testA<2>1
    SLICE_X14Y36.B1      net (fanout=2)        0.967   M_booleTest_testA[2]
    SLICE_X14Y36.B       Tilo                  0.235   M_state_q_FSM_FFd10_0
                                                       io_led<3>_SW0
    SLICE_X15Y43.B1      net (fanout=2)        1.349   N8
    SLICE_X15Y43.B       Tilo                  0.259   io_led<5>2
                                                       io_led<3>_1
    SLICE_X12Y44.D6      net (fanout=7)        1.552   io_led<3>1
    SLICE_X12Y44.CMUX    Topdc                 0.456   a[1]
                                                       alu8test/arith/mul8/fa03/Mxor_sum_xo<0>1_F
                                                       alu8test/arith/mul8/fa03/Mxor_sum_xo<0>1
    SLICE_X20Y47.A6      net (fanout=5)        1.213   alu8test/arith/mul8/M_fa03_sum
    SLICE_X20Y47.A       Tilo                  0.254   alu8test/arith/mul8/fa21/N392
                                                       alu8test/arith/mul8/fa21/cout1
    SLICE_X16Y45.B3      net (fanout=5)        1.254   alu8test/arith/mul8/M_fa21_cout
    SLICE_X16Y45.B       Tilo                  0.254   alu8test/M_fa31_cout
                                                       alu8test/arith/mul8/fa31/cout1
    SLICE_X18Y45.B2      net (fanout=4)        0.762   alu8test/M_fa31_cout
    SLICE_X18Y45.B       Tilo                  0.235   alu8test/N72
                                                       alu8test/Mmux_alu914_SW0
    SLICE_X13Y32.A5      net (fanout=1)        1.409   alu8test/N72
    SLICE_X13Y32.CLK     Tas                   0.373   testRig/pp7/M_pipe_q[0]
                                                       alu8test/Mmux_alu915
                                                       testRig/pp7/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.518ns (2.777ns logic, 10.741ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack:                  6.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/booleTest/M_state_q_FSM_FFd12 (FF)
  Destination:          testRig/pp7/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.508ns (Levels of Logic = 9)
  Clock Path Skew:      -0.048ns (0.601 - 0.649)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/booleTest/M_state_q_FSM_FFd12 to testRig/pp7/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.AQ       Tcko                  0.476   M_state_q_FSM_FFd13
                                                       testRig/booleTest/M_state_q_FSM_FFd12
    SLICE_X14Y36.A1      net (fanout=13)       2.235   M_state_q_FSM_FFd12
    SLICE_X14Y36.A       Tilo                  0.235   M_state_q_FSM_FFd10_0
                                                       testRig/M_booleTest_testA<2>1
    SLICE_X14Y36.B1      net (fanout=2)        0.967   M_booleTest_testA[2]
    SLICE_X14Y36.B       Tilo                  0.235   M_state_q_FSM_FFd10_0
                                                       io_led<3>_SW0
    SLICE_X15Y43.B1      net (fanout=2)        1.349   N8
    SLICE_X15Y43.B       Tilo                  0.259   io_led<5>2
                                                       io_led<3>_1
    SLICE_X17Y45.D2      net (fanout=7)        1.486   io_led<3>1
    SLICE_X17Y45.D       Tilo                  0.259   alu8test/Mmux_alu97
                                                       alu8test/Mmux_alu98
    SLICE_X20Y45.A6      net (fanout=2)        0.809   alu8test/Mmux_alu97
    SLICE_X20Y45.A       Tilo                  0.254   alu8test/Mmux_alu98
                                                       alu8test/Mmux_alu99_SW1
    SLICE_X20Y45.B4      net (fanout=1)        0.435   alu8test/N194
    SLICE_X20Y45.B       Tilo                  0.254   alu8test/Mmux_alu98
                                                       alu8test/Mmux_alu99
    SLICE_X16Y45.D6      net (fanout=8)        0.830   alu8test/Mmux_alu98
    SLICE_X16Y45.CMUX    Topdc                 0.456   alu8test/M_fa31_cout
                                                       alu8test/Mmux_alu914_SW1_SW0_SW0_F
                                                       alu8test/Mmux_alu914_SW1_SW0_SW0
    SLICE_X16Y45.A4      net (fanout=1)        0.917   alu8test/N188
    SLICE_X16Y45.A       Tilo                  0.254   alu8test/M_fa31_cout
                                                       alu8test/Mmux_alu914_SW1
    SLICE_X13Y32.A4      net (fanout=1)        1.425   alu8test/N73
    SLICE_X13Y32.CLK     Tas                   0.373   testRig/pp7/M_pipe_q[0]
                                                       alu8test/Mmux_alu915
                                                       testRig/pp7/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.508ns (3.055ns logic, 10.453ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  6.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/cmpTest/M_state_q_FSM_FFd3 (FF)
  Destination:          testRig/pp7/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.516ns (Levels of Logic = 8)
  Clock Path Skew:      -0.040ns (0.601 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/cmpTest/M_state_q_FSM_FFd3 to testRig/pp7/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y39.CQ       Tcko                  0.525   M_state_q_FSM_FFd4
                                                       testRig/cmpTest/M_state_q_FSM_FFd3
    SLICE_X16Y43.A2      net (fanout=7)        1.943   M_state_q_FSM_FFd3
    SLICE_X16Y43.A       Tilo                  0.254   Mmux_testA51
                                                       testRig/M_cmpTest_testA<0>1
    SLICE_X16Y43.B1      net (fanout=4)        0.931   M_cmpTest_testA[0]
    SLICE_X16Y43.B       Tilo                  0.254   Mmux_testA51
                                                       testRig/Mmux_testA511
    SLICE_X18Y46.D4      net (fanout=6)        0.751   Mmux_testA51
    SLICE_X18Y46.CMUX    Topdc                 0.402   io_led<0>41
                                                       io_led<2>_F
                                                       io_led<2>
    SLICE_X12Y44.D1      net (fanout=40)       1.570   a[2]
    SLICE_X12Y44.CMUX    Topdc                 0.456   a[1]
                                                       alu8test/arith/mul8/fa03/Mxor_sum_xo<0>1_F
                                                       alu8test/arith/mul8/fa03/Mxor_sum_xo<0>1
    SLICE_X20Y47.A6      net (fanout=5)        1.213   alu8test/arith/mul8/M_fa03_sum
    SLICE_X20Y47.A       Tilo                  0.254   alu8test/arith/mul8/fa21/N392
                                                       alu8test/arith/mul8/fa21/cout1
    SLICE_X16Y45.B3      net (fanout=5)        1.254   alu8test/arith/mul8/M_fa21_cout
    SLICE_X16Y45.B       Tilo                  0.254   alu8test/M_fa31_cout
                                                       alu8test/arith/mul8/fa31/cout1
    SLICE_X14Y34.A1      net (fanout=4)        1.477   alu8test/M_fa31_cout
    SLICE_X14Y34.A       Tilo                  0.235   alu8test/Mmux_alu2
                                                       alu8test/arith/mul8/fa32/Mxor_sum_xo<0>1
    SLICE_X13Y32.A1      net (fanout=1)        1.370   alu8test/M_fa32_sum
    SLICE_X13Y32.CLK     Tas                   0.373   testRig/pp7/M_pipe_q[0]
                                                       alu8test/Mmux_alu915
                                                       testRig/pp7/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.516ns (3.007ns logic, 10.509ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  6.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/booleTest/M_state_q_FSM_FFd12 (FF)
  Destination:          testRig/pp7/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.497ns (Levels of Logic = 8)
  Clock Path Skew:      -0.048ns (0.601 - 0.649)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/booleTest/M_state_q_FSM_FFd12 to testRig/pp7/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.AQ       Tcko                  0.476   M_state_q_FSM_FFd13
                                                       testRig/booleTest/M_state_q_FSM_FFd12
    SLICE_X14Y36.A1      net (fanout=13)       2.235   M_state_q_FSM_FFd12
    SLICE_X14Y36.A       Tilo                  0.235   M_state_q_FSM_FFd10_0
                                                       testRig/M_booleTest_testA<2>1
    SLICE_X14Y36.B1      net (fanout=2)        0.967   M_booleTest_testA[2]
    SLICE_X14Y36.B       Tilo                  0.235   M_state_q_FSM_FFd10_0
                                                       io_led<3>_SW0
    SLICE_X15Y43.B1      net (fanout=2)        1.349   N8
    SLICE_X15Y43.B       Tilo                  0.259   io_led<5>2
                                                       io_led<3>_1
    SLICE_X12Y44.D6      net (fanout=7)        1.552   io_led<3>1
    SLICE_X12Y44.CMUX    Topdc                 0.456   a[1]
                                                       alu8test/arith/mul8/fa03/Mxor_sum_xo<0>1_F
                                                       alu8test/arith/mul8/fa03/Mxor_sum_xo<0>1
    SLICE_X20Y47.A6      net (fanout=5)        1.213   alu8test/arith/mul8/M_fa03_sum
    SLICE_X20Y47.A       Tilo                  0.254   alu8test/arith/mul8/fa21/N392
                                                       alu8test/arith/mul8/fa21/cout1
    SLICE_X14Y45.C3      net (fanout=5)        1.296   alu8test/arith/mul8/M_fa21_cout
    SLICE_X14Y45.C       Tilo                  0.235   b<0>5
                                                       alu8test/arith/mul8/fa22/cout1
    SLICE_X18Y45.B4      net (fanout=2)        0.718   alu8test/M_fa22_cout
    SLICE_X18Y45.B       Tilo                  0.235   alu8test/N72
                                                       alu8test/Mmux_alu914_SW0
    SLICE_X13Y32.A5      net (fanout=1)        1.409   alu8test/N72
    SLICE_X13Y32.CLK     Tas                   0.373   testRig/pp7/M_pipe_q[0]
                                                       alu8test/Mmux_alu915
                                                       testRig/pp7/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.497ns (2.758ns logic, 10.739ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  6.421ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/booleTest/M_state_q_FSM_FFd7 (FF)
  Destination:          testRig/pp7/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.492ns (Levels of Logic = 8)
  Clock Path Skew:      -0.052ns (0.601 - 0.653)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/booleTest/M_state_q_FSM_FFd7 to testRig/pp7/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y46.AQ       Tcko                  0.430   M_state_q_FSM_FFd7_1
                                                       testRig/booleTest/M_state_q_FSM_FFd7
    SLICE_X14Y36.A3      net (fanout=11)       2.104   M_state_q_FSM_FFd7_0
    SLICE_X14Y36.A       Tilo                  0.235   M_state_q_FSM_FFd10_0
                                                       testRig/M_booleTest_testA<2>1
    SLICE_X14Y36.B1      net (fanout=2)        0.967   M_booleTest_testA[2]
    SLICE_X14Y36.B       Tilo                  0.235   M_state_q_FSM_FFd10_0
                                                       io_led<3>_SW0
    SLICE_X15Y43.B1      net (fanout=2)        1.349   N8
    SLICE_X15Y43.B       Tilo                  0.259   io_led<5>2
                                                       io_led<3>_1
    SLICE_X12Y44.D6      net (fanout=7)        1.552   io_led<3>1
    SLICE_X12Y44.CMUX    Topdc                 0.456   a[1]
                                                       alu8test/arith/mul8/fa03/Mxor_sum_xo<0>1_F
                                                       alu8test/arith/mul8/fa03/Mxor_sum_xo<0>1
    SLICE_X20Y47.A6      net (fanout=5)        1.213   alu8test/arith/mul8/M_fa03_sum
    SLICE_X20Y47.A       Tilo                  0.254   alu8test/arith/mul8/fa21/N392
                                                       alu8test/arith/mul8/fa21/cout1
    SLICE_X18Y45.A2      net (fanout=5)        1.127   alu8test/arith/mul8/M_fa21_cout
    SLICE_X18Y45.A       Tilo                  0.235   alu8test/N72
                                                       alu8test/arith/mul8/fa23/Mxor_sum_xo<0>1
    SLICE_X14Y34.A6      net (fanout=4)        1.098   alu8test/M_fa23_sum
    SLICE_X14Y34.A       Tilo                  0.235   alu8test/Mmux_alu2
                                                       alu8test/arith/mul8/fa32/Mxor_sum_xo<0>1
    SLICE_X13Y32.A1      net (fanout=1)        1.370   alu8test/M_fa32_sum
    SLICE_X13Y32.CLK     Tas                   0.373   testRig/pp7/M_pipe_q[0]
                                                       alu8test/Mmux_alu915
                                                       testRig/pp7/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.492ns (2.712ns logic, 10.780ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack:                  6.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/booleTest/M_state_q_FSM_FFd12 (FF)
  Destination:          testRig/pp7/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.482ns (Levels of Logic = 9)
  Clock Path Skew:      -0.048ns (0.601 - 0.649)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/booleTest/M_state_q_FSM_FFd12 to testRig/pp7/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.AQ       Tcko                  0.476   M_state_q_FSM_FFd13
                                                       testRig/booleTest/M_state_q_FSM_FFd12
    SLICE_X14Y36.A1      net (fanout=13)       2.235   M_state_q_FSM_FFd12
    SLICE_X14Y36.A       Tilo                  0.235   M_state_q_FSM_FFd10_0
                                                       testRig/M_booleTest_testA<2>1
    SLICE_X14Y36.B1      net (fanout=2)        0.967   M_booleTest_testA[2]
    SLICE_X14Y36.B       Tilo                  0.235   M_state_q_FSM_FFd10_0
                                                       io_led<3>_SW0
    SLICE_X15Y43.B1      net (fanout=2)        1.349   N8
    SLICE_X15Y43.B       Tilo                  0.259   io_led<5>2
                                                       io_led<3>_1
    SLICE_X17Y45.D2      net (fanout=7)        1.486   io_led<3>1
    SLICE_X17Y45.D       Tilo                  0.259   alu8test/Mmux_alu97
                                                       alu8test/Mmux_alu98
    SLICE_X20Y45.A6      net (fanout=2)        0.809   alu8test/Mmux_alu97
    SLICE_X20Y45.A       Tilo                  0.254   alu8test/Mmux_alu98
                                                       alu8test/Mmux_alu99_SW1
    SLICE_X20Y45.B4      net (fanout=1)        0.435   alu8test/N194
    SLICE_X20Y45.B       Tilo                  0.254   alu8test/Mmux_alu98
                                                       alu8test/Mmux_alu99
    SLICE_X16Y45.C6      net (fanout=8)        0.830   alu8test/Mmux_alu98
    SLICE_X16Y45.CMUX    Tilo                  0.430   alu8test/M_fa31_cout
                                                       alu8test/Mmux_alu914_SW1_SW0_SW0_G
                                                       alu8test/Mmux_alu914_SW1_SW0_SW0
    SLICE_X16Y45.A4      net (fanout=1)        0.917   alu8test/N188
    SLICE_X16Y45.A       Tilo                  0.254   alu8test/M_fa31_cout
                                                       alu8test/Mmux_alu914_SW1
    SLICE_X13Y32.A4      net (fanout=1)        1.425   alu8test/N73
    SLICE_X13Y32.CLK     Tas                   0.373   testRig/pp7/M_pipe_q[0]
                                                       alu8test/Mmux_alu915
                                                       testRig/pp7/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.482ns (3.029ns logic, 10.453ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  6.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/booleTest/M_state_q_FSM_FFd7 (FF)
  Destination:          testRig/pp7/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.475ns (Levels of Logic = 9)
  Clock Path Skew:      -0.052ns (0.601 - 0.653)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/booleTest/M_state_q_FSM_FFd7 to testRig/pp7/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y46.AQ       Tcko                  0.430   M_state_q_FSM_FFd7_1
                                                       testRig/booleTest/M_state_q_FSM_FFd7
    SLICE_X14Y36.A3      net (fanout=11)       2.104   M_state_q_FSM_FFd7_0
    SLICE_X14Y36.A       Tilo                  0.235   M_state_q_FSM_FFd10_0
                                                       testRig/M_booleTest_testA<2>1
    SLICE_X14Y36.B1      net (fanout=2)        0.967   M_booleTest_testA[2]
    SLICE_X14Y36.B       Tilo                  0.235   M_state_q_FSM_FFd10_0
                                                       io_led<3>_SW0
    SLICE_X15Y43.B1      net (fanout=2)        1.349   N8
    SLICE_X15Y43.B       Tilo                  0.259   io_led<5>2
                                                       io_led<3>_1
    SLICE_X17Y45.D2      net (fanout=7)        1.486   io_led<3>1
    SLICE_X17Y45.D       Tilo                  0.259   alu8test/Mmux_alu97
                                                       alu8test/Mmux_alu98
    SLICE_X20Y45.A6      net (fanout=2)        0.809   alu8test/Mmux_alu97
    SLICE_X20Y45.A       Tilo                  0.254   alu8test/Mmux_alu98
                                                       alu8test/Mmux_alu99_SW1
    SLICE_X20Y45.B4      net (fanout=1)        0.435   alu8test/N194
    SLICE_X20Y45.B       Tilo                  0.254   alu8test/Mmux_alu98
                                                       alu8test/Mmux_alu99
    SLICE_X16Y46.D5      net (fanout=8)        1.117   alu8test/Mmux_alu98
    SLICE_X16Y46.CMUX    Topdc                 0.456   alu8test/arith/mul8/M_fa04_sum
                                                       alu8test/Mmux_alu914_SW1_SW0_SW1_F
                                                       alu8test/Mmux_alu914_SW1_SW0_SW1
    SLICE_X16Y45.A1      net (fanout=1)        0.774   alu8test/N189
    SLICE_X16Y45.A       Tilo                  0.254   alu8test/M_fa31_cout
                                                       alu8test/Mmux_alu914_SW1
    SLICE_X13Y32.A4      net (fanout=1)        1.425   alu8test/N73
    SLICE_X13Y32.CLK     Tas                   0.373   testRig/pp7/M_pipe_q[0]
                                                       alu8test/Mmux_alu915
                                                       testRig/pp7/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.475ns (3.009ns logic, 10.466ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  6.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testRig/booleTest/M_state_q_FSM_FFd7 (FF)
  Destination:          testRig/pp7/M_pipe_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.462ns (Levels of Logic = 8)
  Clock Path Skew:      -0.052ns (0.601 - 0.653)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testRig/booleTest/M_state_q_FSM_FFd7 to testRig/pp7/M_pipe_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y46.AQ       Tcko                  0.430   M_state_q_FSM_FFd7_1
                                                       testRig/booleTest/M_state_q_FSM_FFd7
    SLICE_X14Y36.A3      net (fanout=11)       2.104   M_state_q_FSM_FFd7_0
    SLICE_X14Y36.A       Tilo                  0.235   M_state_q_FSM_FFd10_0
                                                       testRig/M_booleTest_testA<2>1
    SLICE_X14Y36.B1      net (fanout=2)        0.967   M_booleTest_testA[2]
    SLICE_X14Y36.B       Tilo                  0.235   M_state_q_FSM_FFd10_0
                                                       io_led<3>_SW0
    SLICE_X17Y43.B5      net (fanout=2)        1.314   N8
    SLICE_X17Y43.B       Tilo                  0.259   alu8test/arith/mul8/N75
                                                       io_led<3>
    SLICE_X20Y47.D1      net (fanout=25)       1.504   a[3]
    SLICE_X20Y47.CMUX    Topdc                 0.456   alu8test/arith/mul8/fa21/N392
                                                       alu8test/arith/mul8/fa21/cout1_SW0_F
                                                       alu8test/arith/mul8/fa21/cout1_SW0
    SLICE_X20Y47.A2      net (fanout=1)        0.741   alu8test/arith/mul8/fa21/N93
    SLICE_X20Y47.A       Tilo                  0.254   alu8test/arith/mul8/fa21/N392
                                                       alu8test/arith/mul8/fa21/cout1
    SLICE_X16Y45.B3      net (fanout=5)        1.254   alu8test/arith/mul8/M_fa21_cout
    SLICE_X16Y45.B       Tilo                  0.254   alu8test/M_fa31_cout
                                                       alu8test/arith/mul8/fa31/cout1
    SLICE_X14Y34.A1      net (fanout=4)        1.477   alu8test/M_fa31_cout
    SLICE_X14Y34.A       Tilo                  0.235   alu8test/Mmux_alu2
                                                       alu8test/arith/mul8/fa32/Mxor_sum_xo<0>1
    SLICE_X13Y32.A1      net (fanout=1)        1.370   alu8test/M_fa32_sum
    SLICE_X13Y32.CLK     Tas                   0.373   testRig/pp7/M_pipe_q[0]
                                                       alu8test/Mmux_alu915
                                                       testRig/pp7/M_pipe_q_0
    -------------------------------------------------  ---------------------------
    Total                                     13.462ns (2.731ns logic, 10.731ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: M_pipe_q_27/CLK
  Logical resource: testRig/pp7/Mshreg_M_pipe_q_27/CLK
  Location pin: SLICE_X4Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: testRig/M_pp5_out/CLK
  Logical resource: testRig/pp5/Mshreg_M_pipe_q_27/CLK
  Location pin: SLICE_X4Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: M_pipe_q_27_1/CLK
  Logical resource: testRig/pp1/Mshreg_M_pipe_q_27/CLK
  Location pin: SLICE_X8Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: M_pipe_q_27_1/CLK
  Logical resource: testRig/pp0/Mshreg_M_pipe_q_27/CLK
  Location pin: SLICE_X8Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: testRig/M_pp2_out/CLK
  Logical resource: testRig/pp4/Mshreg_M_pipe_q_27/CLK
  Location pin: SLICE_X8Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: testRig/M_pp2_out/CLK
  Logical resource: testRig/pp2/Mshreg_M_pipe_q_27/CLK
  Location pin: SLICE_X8Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: testRig/M_pp3_out/CLK
  Logical resource: testRig/pp6/Mshreg_M_pipe_q_27/CLK
  Location pin: SLICE_X8Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: testRig/M_pp3_out/CLK
  Logical resource: testRig/pp3/Mshreg_M_pipe_q_27/CLK
  Location pin: SLICE_X8Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X0Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X0Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X0Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X0Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X0Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X0Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X0Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: seg/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X0Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: seg/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X0Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: seg/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X0Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: seg/ctr/M_ctr_q_10/CK
  Location pin: SLICE_X0Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: seg/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X0Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_15/CLK
  Logical resource: seg/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X0Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_15/CLK
  Logical resource: seg/ctr/M_ctr_q_13/CK
  Location pin: SLICE_X0Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_15/CLK
  Logical resource: seg/ctr/M_ctr_q_14/CK
  Location pin: SLICE_X0Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_15/CLK
  Logical resource: seg/ctr/M_ctr_q_15/CK
  Location pin: SLICE_X0Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_16/CK
  Location pin: SLICE_X0Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_17/CK
  Location pin: SLICE_X0Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_pipe_q_27/CLK
  Logical resource: testRig/pp7/M_pipe_q_27/CK
  Location pin: SLICE_X4Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: testRig/M_pp5_out/CLK
  Logical resource: testRig/pp5/M_pipe_q_27/CK
  Location pin: SLICE_X4Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_pipe_q_27_1/CLK
  Logical resource: testRig/pp1/M_pipe_q_27/CK
  Location pin: SLICE_X8Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   14.277|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 200760 paths, 0 nets, and 2484 connections

Design statistics:
   Minimum period:  14.277ns{1}   (Maximum frequency:  70.043MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Oct 20 01:34:31 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 169 MB



