Reading CIF file "datasynth/bdd_dbg_maxnodes.cif".

Preprocessing CIF specification (includes checking that the specification is supported).

Converting CIF specification to internal format (BDDs):
    CIF variables and location pointers:
        Nr     Kind               Type         Name  Group  BDD vars  CIF values  BDD values  Values used
        -----  -----------------  -----------  ----  -----  --------  ----------  ----------  -----------
        1      discrete variable  int[0..100]  p.x   0      7 * 2     101 * 2     128 * 2     ~79%
        -----  -----------------  -----------  ----  -----  --------  ----------  ----------  -----------
        Total                                        1      14        202         256         ~79%

    Skipping variable ordering: only one variable present.

Starting data-based synthesis.

Showing input and checking for potential problems:
    Invariant (components state plant inv):      true
    Invariant (locations state plant invariant): true
    Invariant (system state plant invariant):    true

    Invariant (component state req invariant):   <bdd 6n 1p>
    Invariant (component state req invariant):   <bdd 6n 1p>
    Invariant (components state req invariant):  false
    Invariant (locations state req invariant):   true
    Invariant (system state req invariant):      false

    Initial   (discrete variable 0):             <bdd 7n 1p>
    Initial   (discrete variables):              <bdd 7n 1p>
    Initial   (components init predicate):       true
    Initial   (aut/locs init predicate):         true
    Initial   (auts/locs init predicate):        true
    Initial   (uncontrolled system):             <bdd 7n 1p>
    Initial   (system, combined init/plant inv): <bdd 7n 1p>
    Initial   (system, combined init/state inv): false

    Marked    (components marker predicate):     true
    Marked    (aut/locs marker predicate):       true
    Marked    (auts/locs marker predicate):      true
    Marked    (uncontrolled system):             true
    Marked    (system, combined mark/plant inv): true
    Marked    (system, combined mark/state inv): false

    State/event exclusion plants:
        None

    State/event exclusion requirements:
        None

    Uncontrolled system:
        State: (controlled-behavior: ?)

Restricting edge guards to prevent runtime errors:
    No guards changed.

Restricting uncontrolled system behavior using state/event exclusion plant invariants:
    No guards changed.

Initializing edges for being applied.

Restricting uncontrolled system behavior using state plant invariants:
    No restrictions needed.

Initializing controlled behavior:
    Controlled-behavior predicate: true.
    Controlled-initialization predicate: <bdd 7n 1p>.

Restricting behavior using state requirements:
    Controlled behavior: true -> false [state requirements: false].

Extending controlled-behavior predicate using variable ranges:
    Controlled behavior not changed.

Restricting behavior using state/event exclusion requirements:
    Guards and controlled behavior not changed.

Restricting behavior using implicit runtime error requirements:
    Controlled behavior not changed.

Re-initializing edges for being applied.

Checking pre-synthesis for events that are never enabled.

Synthesis round 1:
    Computing backward controlled-behavior predicate:
        Backward controlled-behavior: true [marker predicate]
        Backward controlled-behavior: true -> false [restricted to current/previous controlled-behavior predicate: false]

        Backward controlled-behavior: false [fixed point].

        Controlled behavior not changed.

    Finished: all states are bad.

Computing final controlled system guards:
    No guards changed.

Cleaning up edges for being applied.

Final synthesis result:
    State: (controlled-behavior: false)

Computing initialization predicate of the controlled system.

Controlled system: exactly 0 states.

Determining initialization predicate for output model:
    Initial (synthesis result):            false
    Initial (uncontrolled system):         <bdd 7n 1p>
    Initial (controlled system):           false
    Initial (removed by supervisor):       <bdd 7n 1p>
    Initial (added by supervisor):         <bdd 7n 7p>

    Simplifying of controlled system initialization predicate under the assumption of the uncontrolled system initialization predicates:
        Predicate not changed.

    Initial (output model):                false

