$date
	Thu Sep  1 14:40:14 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mux_4_1_tb $end
$var wire 1 ! Y $end
$var reg 1 " EN $end
$var reg 4 # IN [3:0] $end
$var reg 2 $ S [1:0] $end
$scope module uut $end
$var wire 1 % A0 $end
$var wire 1 & A1 $end
$var wire 1 ' A2 $end
$var wire 1 ( A3 $end
$var wire 1 " EN $end
$var wire 4 ) IN [3:0] $end
$var wire 2 * S [1:0] $end
$var wire 1 ! Y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 *
b1110 )
0(
0'
0&
0%
b0 $
b1110 #
1"
0!
$end
#1000
1!
1&
b1 $
b1 *
b1010 #
b1010 )
#2000
0!
0&
b10 $
b10 *
b1000 #
b1000 )
#3000
0!
0(
b11 $
b11 *
b101 #
b101 )
#4000
1!
1&
b1 $
b1 *
b1110 #
b1110 )
#5000
1!
1'
0&
b10 $
b10 *
#6000
0'
1(
b11 $
b11 *
#7000
