\documentclass[conference]{IEEEtran}
\ifCLASSINFOpdf
\usepackage[pdftex]{graphicx}
\DeclareGraphicsExtensions{.eps}
\else
\usepackage[dvips]{graphicx}
\usepackage{multirow}
\DeclareGraphicsExtensions{.eps}
\fi
\usepackage{booktabs}
\RequirePackage[pdftex]{hyperref}
\usepackage[autostyle]{csquotes}
\usepackage{hyperref}
\usepackage{url}
\usepackage{tikz}
\usepackage{circuitikz}
\usepackage{caption}
\usepackage{diagbox}
\usetikzlibrary{calc, matrix, shapes, arrows, positioning, chains, decorations, shapes.gates.logic.US}
\newtheorem{algorithm}{Algorithm}
\newtheorem{mydef}{Definition}
\newtheorem{proposition}{Proposition}
\newtheorem{remark}{Remark}
\newtheorem{theorem}{Theorem}
\newtheorem{corollary}{Corollary}
\usepackage{algorithm}
\usepackage{algpseudocode}
\usepackage{amsmath}
\usepackage{amsfonts}
\usepackage{bm}
\usepackage{amssymb}
\usepackage{listings}
\usepackage{subcaption}
\usepackage{flushend}

\AtEndDocument{\par\leavevmode}

\lstset{
basicstyle={\normalsize\ttfamily},
escapeinside={(*}{*)},
%emph={function_up :}, emphstyle={\textbf}
}
\usepackage{ctable}

\begin{document}

\title{ParallelClosure: A Parallel Design Optimizer for Timing Closure\thanks{Thanks to various funding agencies. Omitted for blind review}
}

\author{\IEEEauthorblockN{Yi-Shan Lu\IEEEauthorrefmark{1}, Wenmian Hua\IEEEauthorrefmark{2}, Rajit Manohar\IEEEauthorrefmark{2}, Keshav Pingali\IEEEauthorrefmark{1}} \\[-8pt]
\IEEEauthorblockA{\IEEEauthorrefmark{1}University of Texas at Austin \\
\tt\{yishanlu, pingali\}@cs.utexas.edu} \\[-8pt]
\IEEEauthorblockA{\IEEEauthorrefmark{2}Yale University \\
\tt\{wenmian.hua, rajit.manohar\}@yale.edu}
}
\maketitle

\begin{abstract}
Timing-driven optimization is essential for the success of closure flows. In this contest, we explore existing efficient buffer insertion and gate sizing algorithms to fix timing violations; and minimize area, leakage power, and clock period for a design without altering its functionality. Using the Galois infrastructure for parallelization, we prototype a fast timing-driven design optimizer, ParallelClosure, to effectively and efficiently optimize designs with a small number of timing violations.
\end{abstract}
\tikzset{
decision/.style={
  diamond,
  draw,
  text width=4em,
  text badly centered,
  inner sep=0pt
},
flipflop/.style={
  rectangle,
  draw,
  very thick,
  minimum height=5em,
  minimum width=1.3em,
},
block/.style={
  rectangle,
  draw,
  text width=6em,
  text centered,
  very thick,
  rounded corners,
  align=center,
},
cycle/.style={
  ellipse,
  draw,
  dashed,
  minimum width = 1.6cm,
  minimum height = 1.05cm,
  ultra thick,
},
Celement/.style={
  circle,
  draw,
  very thick,
  minimum width = 0.7cm,
},
combinational/.style={
  cloud,
  draw,
  very thick,
  minimum height=4.5em,
  minimum width=1.8cm,
},
module/.style={
  rectangle,
  draw,
  very thick,
  minimum height=5em,
  minimum width=1.2cm,
  inner sep=0pt,
},
cell/.style={
  rectangle,
  draw,
  very thick,
  minimum height=4.5em,
  minimum width=1cm,
  inner sep=0pt,
},
descr/.style={
  fill=white,
  inner sep=2.5pt,
},
CLK/.style={
  isosceles triangle,
  isosceles triangle apex angle=60,
  draw,
  very thick,
  minimum height=0.27cm,
  inner sep=0pt,
},
arrow/.style={
  ->, >=stealth, thick,
},
connector/.style={
  -latex,
  font=\scriptsize,
},
line/.style={
  draw, -latex',
  very thick,
  inner sep=0pt,
},
capa/.style={
  draw=black,
  line,
  minimum width=0.5cm,
  inner sep=0pt,
},
groud/.style={
  draw=black,
  line,
  minimum width=0.25cm,
  inner sep=0pt,
},
}
\input{Introduction.tex}
\input{Buffer_Insertion.tex}
\input{Gate_Sizing.tex}
\input{Parallelism.tex}
\input{Limitations.tex}
\input{Conclusions.tex}
\bibliographystyle{ieeetr}
\bibliography{cite,iss}

\end{document}



