################################################################################
#                            DONOT REMOVE THIS FILE
# Unified simulation database file for selected simulation model for IP
#
# File: ssm.db (Fri Mar 21 17:05:16 2025)
#
# This file is generated by the unified simulation automation and contains the
# selected simulation model information for the IP/BD instances.
#                            DONOT REMOVE THIS FILE
################################################################################
BD_bidirec_0_0,rtl
BD_bidirec_0_2,rtl
BD_bidirec_0_3,rtl
BD_bidirec_0_4,rtl
BD_bidirec_0_6,rtl
BD_bidirec_10_0,rtl
BD_bidirec_11_0,rtl
BD_bidirec_12_0,rtl
BD_bidirec_13_0,rtl
BD_bidirec_14_0,rtl
BD_bidirec_15_0,rtl
BD_bidirec_1_5,rtl
BD_bidirec_1_7,rtl
BD_bidirec_2_0,rtl
BD_bidirec_2_1,rtl
BD_bidirec_2_3,rtl
BD_bidirec_3_0,rtl
BD_bidirec_3_2,rtl
BD_bidirec_4_1,rtl
BD_bidirec_5_1,rtl
BD_bidirec_6_1,rtl
BD_bidirec_6_2,rtl
BD_bidirec_6_3,rtl
BD_bidirec_6_4,rtl
BD_bidirec_6_5,rtl
BD_bidirec_7_1,rtl
BD_bidirec_7_2,rtl
BD_bidirec_7_3,rtl
BD_bidirec_7_4,rtl
BD_bidirec_7_5,rtl
BD_bidirec_8_0,rtl
BD_bidirec_9_0,rtl
BD_bootrom_wrapper_0_0,rtl
BD_gpio_wrapper_0_0,rtl
BD_intcon_wrapper_bd_0_0,rtl
BD_swerv_wrapper_verilog_0_0,rtl
BD_syscon_wrapper_0_0,rtl
