{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712733262133 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712733262133 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 10 01:14:22 2024 " "Processing started: Wed Apr 10 01:14:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712733262133 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712733262133 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC -c RISC " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC -c RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712733262133 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/intelfpga_lite/22.1std/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga_lite/22.1std/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712733262298 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712733262481 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712733262481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeline_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pipeline_tb " "Found entity 1: Pipeline_tb" {  } { { "Pipeline_tb.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712733268699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712733268699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vmult.v 1 1 " "Found 1 design units, including 1 entities, in source file vmult.v" { { "Info" "ISGN_ENTITY_NAME" "1 VMult " "Found entity 1: VMult" {  } { { "VMult.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/VMult.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712733268700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712733268700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vadder.v 1 1 " "Found 1 design units, including 1 entities, in source file vadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 VAdder " "Found entity 1: VAdder" {  } { { "VAdder.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/VAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712733268702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712733268702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeback_cycle.v 1 1 " "Found 1 design units, including 1 entities, in source file writeback_cycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Writeback_Cycle " "Found entity 1: Writeback_Cycle" {  } { { "Writeback_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Writeback_Cycle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712733268703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712733268703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sign_Extend " "Found entity 1: Sign_Extend" {  } { { "Sign_Extend.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Sign_Extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712733268704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712733268704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "Register_File.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Register_File.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712733268705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712733268705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_top.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeline_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pipeline_top " "Found entity 1: Pipeline_top" {  } { { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712733268707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712733268707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Adder " "Found entity 1: PC_Adder" {  } { { "PC_Adder.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/PC_Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712733268708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712733268708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Module " "Found entity 1: PC_Module" {  } { { "PC.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712733268709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712733268709 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux Mux.v " "Entity \"Mux\" obtained from \"Mux.v\" instead of from Quartus Prime megafunction library" {  } { { "Mux.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1712733268711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "Mux.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712733268711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712733268711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_cycle.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_cycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory_Cycle " "Found entity 1: Memory_Cycle" {  } { { "Memory_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Memory_Cycle.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712733268712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712733268712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file main_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Main_Decoder " "Found entity 1: Main_Decoder" {  } { { "Main_Decoder.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Main_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712733268713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712733268713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Memory " "Found entity 1: Instruction_Memory" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Instruction_Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712733268715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712733268715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_cycle.v 1 1 " "Found 1 design units, including 1 entities, in source file fetch_cycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fetch_Cycle " "Found entity 1: Fetch_Cycle" {  } { { "Fetch_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Fetch_Cycle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712733268716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712733268716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute_cycle.v 1 1 " "Found 1 design units, including 1 entities, in source file execute_cycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Execute_Cycle " "Found entity 1: Execute_Cycle" {  } { { "Execute_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Execute_Cycle.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712733268717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712733268717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_cycle.v 1 1 " "Found 1 design units, including 1 entities, in source file decode_cycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decode_Cycle " "Found entity 1: Decode_Cycle" {  } { { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712733268719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712733268719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory " "Found entity 1: Data_Memory" {  } { { "Data_Memory.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Data_Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712733268720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712733268720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit_top.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit_Top " "Found entity 1: Control_Unit_Top" {  } { { "Control_Unit_Top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Control_Unit_Top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712733268721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712733268721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Decoder " "Found entity 1: ALU_Decoder" {  } { { "ALU_Decoder.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/ALU_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712733268723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712733268723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712733268724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712733268724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file hazard_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hazard_Unit " "Found entity 1: Hazard_Unit" {  } { { "Hazard_Unit.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Hazard_Unit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712733268725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712733268725 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Pipeline_top_tb.sv " "Can't analyze file -- file Pipeline_top_tb.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1712733268728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.sv" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/ALU_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712733268729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712733268729 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Pipeline_top " "Elaborating entity \"Pipeline_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712733268758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fetch_Cycle Fetch_Cycle:Fetch " "Elaborating entity \"Fetch_Cycle\" for hierarchy \"Fetch_Cycle:Fetch\"" {  } { { "Pipeline_top.v" "Fetch" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712733268777 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "256 32 Fetch_Cycle.v(51) " "Verilog HDL assignment warning at Fetch_Cycle.v(51): truncated value with size 256 to match size of target (32)" {  } { { "Fetch_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Fetch_Cycle.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712733268779 "|Pipeline_top|Fetch_Cycle:Fetch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "256 32 Fetch_Cycle.v(52) " "Verilog HDL assignment warning at Fetch_Cycle.v(52): truncated value with size 256 to match size of target (32)" {  } { { "Fetch_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Fetch_Cycle.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712733268779 "|Pipeline_top|Fetch_Cycle:Fetch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux Fetch_Cycle:Fetch\|Mux:MUX_FETCH " "Elaborating entity \"Mux\" for hierarchy \"Fetch_Cycle:Fetch\|Mux:MUX_FETCH\"" {  } { { "Fetch_Cycle.v" "MUX_FETCH" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Fetch_Cycle.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712733268780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Module Fetch_Cycle:Fetch\|PC_Module:Program_Counter " "Elaborating entity \"PC_Module\" for hierarchy \"Fetch_Cycle:Fetch\|PC_Module:Program_Counter\"" {  } { { "Fetch_Cycle.v" "Program_Counter" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Fetch_Cycle.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712733268781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Adder Fetch_Cycle:Fetch\|PC_Adder:PCAdder " "Elaborating entity \"PC_Adder\" for hierarchy \"Fetch_Cycle:Fetch\|PC_Adder:PCAdder\"" {  } { { "Fetch_Cycle.v" "PCAdder" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Fetch_Cycle.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712733268783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Memory Fetch_Cycle:Fetch\|Instruction_Memory:I_MEM " "Elaborating entity \"Instruction_Memory\" for hierarchy \"Fetch_Cycle:Fetch\|Instruction_Memory:I_MEM\"" {  } { { "Fetch_Cycle.v" "I_MEM" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Fetch_Cycle.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712733268785 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 Instruction_Memory.v(7) " "Net \"mem.data_a\" at Instruction_Memory.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Instruction_Memory.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1712733268785 "|Pipeline_top|Fetch_Cycle:Fetch|Instruction_Memory:I_MEM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 Instruction_Memory.v(7) " "Net \"mem.waddr_a\" at Instruction_Memory.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Instruction_Memory.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1712733268786 "|Pipeline_top|Fetch_Cycle:Fetch|Instruction_Memory:I_MEM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 Instruction_Memory.v(7) " "Net \"mem.we_a\" at Instruction_Memory.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Instruction_Memory.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1712733268786 "|Pipeline_top|Fetch_Cycle:Fetch|Instruction_Memory:I_MEM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode_Cycle Decode_Cycle:Decode " "Elaborating entity \"Decode_Cycle\" for hierarchy \"Decode_Cycle:Decode\"" {  } { { "Pipeline_top.v" "Decode" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712733268786 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RD1D_reg Decode_Cycle.v(81) " "Verilog HDL or VHDL warning at Decode_Cycle.v(81): object \"RD1D_reg\" assigned a value but never read" {  } { { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712733268792 "|Pipeline_top|Decode_Cycle:Decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RD2D_reg Decode_Cycle.v(81) " "Verilog HDL or VHDL warning at Decode_Cycle.v(81): object \"RD2D_reg\" assigned a value but never read" {  } { { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712733268792 "|Pipeline_top|Decode_Cycle:Decode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "256 5 Decode_Cycle.v(94) " "Verilog HDL assignment warning at Decode_Cycle.v(94): truncated value with size 256 to match size of target (5)" {  } { { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712733268792 "|Pipeline_top|Decode_Cycle:Decode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Decode_Cycle.v(131) " "Verilog HDL assignment warning at Decode_Cycle.v(131): truncated value with size 2 to match size of target (1)" {  } { { "Decode_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712733268792 "|Pipeline_top|Decode_Cycle:Decode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit_Top Decode_Cycle:Decode\|Control_Unit_Top:ctrl_unit " "Elaborating entity \"Control_Unit_Top\" for hierarchy \"Decode_Cycle:Decode\|Control_Unit_Top:ctrl_unit\"" {  } { { "Decode_Cycle.v" "ctrl_unit" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712733268792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_Decoder Decode_Cycle:Decode\|Control_Unit_Top:ctrl_unit\|Main_Decoder:Main_Decoder " "Elaborating entity \"Main_Decoder\" for hierarchy \"Decode_Cycle:Decode\|Control_Unit_Top:ctrl_unit\|Main_Decoder:Main_Decoder\"" {  } { { "Control_Unit_Top.v" "Main_Decoder" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Control_Unit_Top.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712733268793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Decoder Decode_Cycle:Decode\|Control_Unit_Top:ctrl_unit\|ALU_Decoder:ALU_Decoder " "Elaborating entity \"ALU_Decoder\" for hierarchy \"Decode_Cycle:Decode\|Control_Unit_Top:ctrl_unit\|ALU_Decoder:ALU_Decoder\"" {  } { { "Control_Unit_Top.v" "ALU_Decoder" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Control_Unit_Top.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712733268794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File Decode_Cycle:Decode\|Register_File:RegFile " "Elaborating entity \"Register_File\" for hierarchy \"Decode_Cycle:Decode\|Register_File:RegFile\"" {  } { { "Decode_Cycle.v" "RegFile" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712733268795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sign_Extend Decode_Cycle:Decode\|Sign_Extend:SignExtend " "Elaborating entity \"Sign_Extend\" for hierarchy \"Decode_Cycle:Decode\|Sign_Extend:SignExtend\"" {  } { { "Decode_Cycle.v" "SignExtend" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712733268798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Execute_Cycle Execute_Cycle:Execute " "Elaborating entity \"Execute_Cycle\" for hierarchy \"Execute_Cycle:Execute\"" {  } { { "Pipeline_top.v" "Execute" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712733268799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Execute_Cycle:Execute\|ALU:ALU_E " "Elaborating entity \"ALU\" for hierarchy \"Execute_Cycle:Execute\|ALU:ALU_E\"" {  } { { "Execute_Cycle.v" "ALU_E" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Execute_Cycle.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712733268806 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "256 16 ALU.v(35) " "Verilog HDL assignment warning at ALU.v(35): truncated value with size 256 to match size of target (16)" {  } { { "ALU.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712733268810 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VAdder Execute_Cycle:Execute\|ALU:ALU_E\|VAdder:VAdd " "Elaborating entity \"VAdder\" for hierarchy \"Execute_Cycle:Execute\|ALU:ALU_E\|VAdder:VAdd\"" {  } { { "ALU.v" "VAdd" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712733268810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VMult Execute_Cycle:Execute\|ALU:ALU_E\|VMult:VMul " "Elaborating entity \"VMult\" for hierarchy \"Execute_Cycle:Execute\|ALU:ALU_E\|VMult:VMul\"" {  } { { "ALU.v" "VMul" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712733268812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory_Cycle Memory_Cycle:Memory " "Elaborating entity \"Memory_Cycle\" for hierarchy \"Memory_Cycle:Memory\"" {  } { { "Pipeline_top.v" "Memory" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712733268815 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "256 5 Memory_Cycle.v(52) " "Verilog HDL assignment warning at Memory_Cycle.v(52): truncated value with size 256 to match size of target (5)" {  } { { "Memory_Cycle.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Memory_Cycle.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712733268819 "|Pipeline_top|Memory_Cycle:Memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Memory Memory_Cycle:Memory\|Data_Memory:DataMem " "Elaborating entity \"Data_Memory\" for hierarchy \"Memory_Cycle:Memory\|Data_Memory:DataMem\"" {  } { { "Memory_Cycle.v" "DataMem" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Memory_Cycle.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712733268819 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "mem Data_Memory.v(50) " "Verilog HDL warning at Data_Memory.v(50): initial value for variable mem should be constant" {  } { { "Data_Memory.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Data_Memory.v" 50 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1712733269196 "|Pipeline_top|Memory_Cycle:Memory|Data_Memory:DataMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "WD 0 Data_Memory.v(5) " "Net \"WD\" at Data_Memory.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "Data_Memory.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Data_Memory.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1712733269196 "|Pipeline_top|Memory_Cycle:Memory|Data_Memory:DataMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Writeback_Cycle Writeback_Cycle:WriteBack " "Elaborating entity \"Writeback_Cycle\" for hierarchy \"Writeback_Cycle:WriteBack\"" {  } { { "Pipeline_top.v" "WriteBack" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712733269216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hazard_Unit Hazard_Unit:HazardUnit " "Elaborating entity \"Hazard_Unit\" for hierarchy \"Hazard_Unit:HazardUnit\"" {  } { { "Pipeline_top.v" "HazardUnit" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712733269219 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "funct3 Hazard_Unit.v(19) " "Verilog HDL or VHDL warning at Hazard_Unit.v(19): object \"funct3\" assigned a value but never read" {  } { { "Hazard_Unit.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Hazard_Unit.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712733269219 "|Pipeline_top|Hazard_Unit:HazardUnit"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1712733272154 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712733272154 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712733272176 "|Pipeline_top|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "Pipeline_top.v" "" { Text "C:/Users/neyss/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712733272176 "|Pipeline_top|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1712733272176 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712733272177 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712733272177 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712733272177 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5002 " "Peak virtual memory: 5002 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712733272188 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 10 01:14:32 2024 " "Processing ended: Wed Apr 10 01:14:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712733272188 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712733272188 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712733272188 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712733272188 ""}
