---
name: address
board: boards/red-pitaya

cores:
  - fpga/cores/comparator_v1_0
  - fpga/cores/averager_counter_v1_0
  - fpga/cores/address_generator_v1_0
  - fpga/cores/edge_detector_v1_0

control_registers:
  - addr       # reset[0:0], trig_acq[1:1], delay_tvalid[6:2]
  - dac_period # period on which the dac is played

status_registers:
  - avg_ready
  - avg_on_out

parameters:
  bram_addr_width: 8
  adc_width: 14
  n_dac: 2
