-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity aes_expandKey is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    expandedKey_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    expandedKey_ce0 : OUT STD_LOGIC;
    expandedKey_we0 : OUT STD_LOGIC;
    expandedKey_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    expandedKey_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    expandedKey_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    expandedKey_ce1 : OUT STD_LOGIC;
    expandedKey_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    key_array128_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    key_array128_ce0 : OUT STD_LOGIC;
    key_array128_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    key : IN STD_LOGIC_VECTOR (10 downto 0);
    size : IN STD_LOGIC_VECTOR (5 downto 0);
    expandedKeySize : IN STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of aes_expandKey is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal cmp17_fu_70_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp17_reg_93 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_expandKey_Pipeline_VITIS_LOOP_227_1_fu_44_ap_start : STD_LOGIC;
    signal grp_expandKey_Pipeline_VITIS_LOOP_227_1_fu_44_ap_done : STD_LOGIC;
    signal grp_expandKey_Pipeline_VITIS_LOOP_227_1_fu_44_ap_idle : STD_LOGIC;
    signal grp_expandKey_Pipeline_VITIS_LOOP_227_1_fu_44_ap_ready : STD_LOGIC;
    signal grp_expandKey_Pipeline_VITIS_LOOP_227_1_fu_44_key_array128_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_expandKey_Pipeline_VITIS_LOOP_227_1_fu_44_key_array128_ce0 : STD_LOGIC;
    signal grp_expandKey_Pipeline_VITIS_LOOP_227_1_fu_44_expandedKey_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_expandKey_Pipeline_VITIS_LOOP_227_1_fu_44_expandedKey_ce0 : STD_LOGIC;
    signal grp_expandKey_Pipeline_VITIS_LOOP_227_1_fu_44_expandedKey_we0 : STD_LOGIC;
    signal grp_expandKey_Pipeline_VITIS_LOOP_227_1_fu_44_expandedKey_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_start : STD_LOGIC;
    signal grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_done : STD_LOGIC;
    signal grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_idle : STD_LOGIC;
    signal grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_ready : STD_LOGIC;
    signal grp_expandKey_Pipeline_expandKeyLoop_fu_56_expandedKey_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_expandKey_Pipeline_expandKeyLoop_fu_56_expandedKey_ce0 : STD_LOGIC;
    signal grp_expandKey_Pipeline_expandKeyLoop_fu_56_expandedKey_we0 : STD_LOGIC;
    signal grp_expandKey_Pipeline_expandKeyLoop_fu_56_expandedKey_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_expandKey_Pipeline_expandKeyLoop_fu_56_expandedKey_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_expandKey_Pipeline_expandKeyLoop_fu_56_expandedKey_ce1 : STD_LOGIC;
    signal grp_expandKey_Pipeline_VITIS_LOOP_227_1_fu_44_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component aes_expandKey_Pipeline_VITIS_LOOP_227_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        size : IN STD_LOGIC_VECTOR (5 downto 0);
        key : IN STD_LOGIC_VECTOR (10 downto 0);
        key_array128_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        key_array128_ce0 : OUT STD_LOGIC;
        key_array128_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        expandedKey_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        expandedKey_ce0 : OUT STD_LOGIC;
        expandedKey_we0 : OUT STD_LOGIC;
        expandedKey_d0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component aes_expandKey_Pipeline_expandKeyLoop IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        size_cast : IN STD_LOGIC_VECTOR (5 downto 0);
        expandedKeySize : IN STD_LOGIC_VECTOR (7 downto 0);
        expandedKey_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        expandedKey_ce0 : OUT STD_LOGIC;
        expandedKey_we0 : OUT STD_LOGIC;
        expandedKey_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        expandedKey_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        expandedKey_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        expandedKey_ce1 : OUT STD_LOGIC;
        expandedKey_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        cmp17 : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    grp_expandKey_Pipeline_VITIS_LOOP_227_1_fu_44 : component aes_expandKey_Pipeline_VITIS_LOOP_227_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_expandKey_Pipeline_VITIS_LOOP_227_1_fu_44_ap_start,
        ap_done => grp_expandKey_Pipeline_VITIS_LOOP_227_1_fu_44_ap_done,
        ap_idle => grp_expandKey_Pipeline_VITIS_LOOP_227_1_fu_44_ap_idle,
        ap_ready => grp_expandKey_Pipeline_VITIS_LOOP_227_1_fu_44_ap_ready,
        size => size,
        key => key,
        key_array128_address0 => grp_expandKey_Pipeline_VITIS_LOOP_227_1_fu_44_key_array128_address0,
        key_array128_ce0 => grp_expandKey_Pipeline_VITIS_LOOP_227_1_fu_44_key_array128_ce0,
        key_array128_q0 => key_array128_q0,
        expandedKey_address0 => grp_expandKey_Pipeline_VITIS_LOOP_227_1_fu_44_expandedKey_address0,
        expandedKey_ce0 => grp_expandKey_Pipeline_VITIS_LOOP_227_1_fu_44_expandedKey_ce0,
        expandedKey_we0 => grp_expandKey_Pipeline_VITIS_LOOP_227_1_fu_44_expandedKey_we0,
        expandedKey_d0 => grp_expandKey_Pipeline_VITIS_LOOP_227_1_fu_44_expandedKey_d0);

    grp_expandKey_Pipeline_expandKeyLoop_fu_56 : component aes_expandKey_Pipeline_expandKeyLoop
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_start,
        ap_done => grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_done,
        ap_idle => grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_idle,
        ap_ready => grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_ready,
        size_cast => size,
        expandedKeySize => expandedKeySize,
        expandedKey_address0 => grp_expandKey_Pipeline_expandKeyLoop_fu_56_expandedKey_address0,
        expandedKey_ce0 => grp_expandKey_Pipeline_expandKeyLoop_fu_56_expandedKey_ce0,
        expandedKey_we0 => grp_expandKey_Pipeline_expandKeyLoop_fu_56_expandedKey_we0,
        expandedKey_d0 => grp_expandKey_Pipeline_expandKeyLoop_fu_56_expandedKey_d0,
        expandedKey_q0 => expandedKey_q0,
        expandedKey_address1 => grp_expandKey_Pipeline_expandKeyLoop_fu_56_expandedKey_address1,
        expandedKey_ce1 => grp_expandKey_Pipeline_expandKeyLoop_fu_56_expandedKey_ce1,
        expandedKey_q1 => expandedKey_q1,
        cmp17 => cmp17_reg_93);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_expandKey_Pipeline_VITIS_LOOP_227_1_fu_44_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_expandKey_Pipeline_VITIS_LOOP_227_1_fu_44_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_expandKey_Pipeline_VITIS_LOOP_227_1_fu_44_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_expandKey_Pipeline_VITIS_LOOP_227_1_fu_44_ap_ready = ap_const_logic_1)) then 
                    grp_expandKey_Pipeline_VITIS_LOOP_227_1_fu_44_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_ready = ap_const_logic_1)) then 
                    grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                cmp17_reg_93 <= cmp17_fu_70_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_expandKey_Pipeline_VITIS_LOOP_227_1_fu_44_ap_done, grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_expandKey_Pipeline_VITIS_LOOP_227_1_fu_44_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_expandKey_Pipeline_VITIS_LOOP_227_1_fu_44_ap_done)
    begin
        if ((grp_expandKey_Pipeline_VITIS_LOOP_227_1_fu_44_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_done)
    begin
        if ((grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_done, ap_CS_fsm_state4)
    begin
        if ((((grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_done, ap_CS_fsm_state4)
    begin
        if (((grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    cmp17_fu_70_p2 <= "1" when (size = ap_const_lv6_20) else "0";

    expandedKey_address0_assign_proc : process(grp_expandKey_Pipeline_VITIS_LOOP_227_1_fu_44_expandedKey_address0, grp_expandKey_Pipeline_expandKeyLoop_fu_56_expandedKey_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            expandedKey_address0 <= grp_expandKey_Pipeline_expandKeyLoop_fu_56_expandedKey_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            expandedKey_address0 <= grp_expandKey_Pipeline_VITIS_LOOP_227_1_fu_44_expandedKey_address0;
        else 
            expandedKey_address0 <= "XXXXXXXX";
        end if; 
    end process;

    expandedKey_address1 <= grp_expandKey_Pipeline_expandKeyLoop_fu_56_expandedKey_address1;

    expandedKey_ce0_assign_proc : process(grp_expandKey_Pipeline_VITIS_LOOP_227_1_fu_44_expandedKey_ce0, grp_expandKey_Pipeline_expandKeyLoop_fu_56_expandedKey_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            expandedKey_ce0 <= grp_expandKey_Pipeline_expandKeyLoop_fu_56_expandedKey_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            expandedKey_ce0 <= grp_expandKey_Pipeline_VITIS_LOOP_227_1_fu_44_expandedKey_ce0;
        else 
            expandedKey_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    expandedKey_ce1_assign_proc : process(grp_expandKey_Pipeline_expandKeyLoop_fu_56_expandedKey_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            expandedKey_ce1 <= grp_expandKey_Pipeline_expandKeyLoop_fu_56_expandedKey_ce1;
        else 
            expandedKey_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    expandedKey_d0_assign_proc : process(grp_expandKey_Pipeline_VITIS_LOOP_227_1_fu_44_expandedKey_d0, grp_expandKey_Pipeline_expandKeyLoop_fu_56_expandedKey_d0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            expandedKey_d0 <= grp_expandKey_Pipeline_expandKeyLoop_fu_56_expandedKey_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            expandedKey_d0 <= grp_expandKey_Pipeline_VITIS_LOOP_227_1_fu_44_expandedKey_d0;
        else 
            expandedKey_d0 <= "XXXXXXXX";
        end if; 
    end process;


    expandedKey_we0_assign_proc : process(grp_expandKey_Pipeline_VITIS_LOOP_227_1_fu_44_expandedKey_we0, grp_expandKey_Pipeline_expandKeyLoop_fu_56_expandedKey_we0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            expandedKey_we0 <= grp_expandKey_Pipeline_expandKeyLoop_fu_56_expandedKey_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            expandedKey_we0 <= grp_expandKey_Pipeline_VITIS_LOOP_227_1_fu_44_expandedKey_we0;
        else 
            expandedKey_we0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_expandKey_Pipeline_VITIS_LOOP_227_1_fu_44_ap_start <= grp_expandKey_Pipeline_VITIS_LOOP_227_1_fu_44_ap_start_reg;
    grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_start <= grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_start_reg;
    key_array128_address0 <= grp_expandKey_Pipeline_VITIS_LOOP_227_1_fu_44_key_array128_address0;
    key_array128_ce0 <= grp_expandKey_Pipeline_VITIS_LOOP_227_1_fu_44_key_array128_ce0;
end behav;
