# EE2230 
Logic Design Laboratory
---
**Course Information**
- Course Number :　EE-2230 
- Course Title : Logic Design Laboratory
- Instructor : Prof. Hsi-Pin Ma
- Year : 2019 Spring

## Lab
---
### Lab1 :　Verilog HDL
  - 1-1 - Full Adder()
  - 1-2 - Single Digit Decimal Adder
  - 1-3 - (Bonus) - 3-to-8-line decoder
  
* 小黑點
[F5按鈕](https://github.com/ckckck1373/Verilog/blob/master/README.md)
[帥哥的Lab1](https://github.com/AQZ0216/EE-2230/tree/master/lab1)
