13:49:40 INFO  : Registering command handlers for Vitis TCF services
13:49:40 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\temp_xsdb_launch_script.tcl
13:49:42 INFO  : XSCT server has started successfully.
13:49:42 INFO  : Successfully done setting XSCT server connection channel  
13:49:42 INFO  : plnx-install-location is set to ''
13:49:42 INFO  : Platform repository initialization has completed.
13:49:44 INFO  : Successfully done setting workspace for the tool. 
13:49:44 INFO  : Successfully done query RDI_DATADIR 
13:50:27 INFO  : Result from executing command 'getProjects': conv_accel_hw
13:50:27 INFO  : Result from executing command 'getPlatforms': 
13:51:08 INFO  : Result from executing command 'getProjects': conv_accel_hw
13:51:08 INFO  : Result from executing command 'getPlatforms': conv_accel_hw|C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/conv_accel_hw.xpfm
13:52:02 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
13:52:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:52:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:52:16 INFO  : 'jtag frequency' command is executed.
13:52:16 INFO  : Context for 'APU' is selected.
13:52:16 INFO  : System reset is completed.
13:52:19 INFO  : 'after 3000' command is executed.
13:52:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:52:21 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit"
13:52:21 INFO  : Context for 'APU' is selected.
13:52:21 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
13:52:21 INFO  : 'configparams force-mem-access 1' command is executed.
13:52:21 INFO  : Context for 'APU' is selected.
13:52:21 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
13:52:22 INFO  : 'ps7_init' command is executed.
13:52:22 INFO  : 'ps7_post_config' command is executed.
13:52:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:52:22 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:52:22 INFO  : 'configparams force-mem-access 0' command is executed.
13:52:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:52:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:52:22 INFO  : 'con' command is executed.
13:52:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:52:22 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
13:52:47 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
13:52:59 INFO  : Disconnected from the channel tcfchan#3.
13:52:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:52:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:52:59 INFO  : 'jtag frequency' command is executed.
13:52:59 INFO  : Context for 'APU' is selected.
13:52:59 INFO  : System reset is completed.
13:53:02 INFO  : 'after 3000' command is executed.
13:53:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:53:04 ERROR : 'fpga -file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit' is cancelled.
13:53:04 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: 'fpga -file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit' is cancelled.
13:53:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

13:53:04 ERROR : 'fpga -file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit' is cancelled.
13:53:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:53:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:53:08 INFO  : 'jtag frequency' command is executed.
13:53:08 INFO  : Context for 'APU' is selected.
13:53:08 INFO  : System reset is completed.
13:53:11 INFO  : 'after 3000' command is executed.
13:53:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:53:13 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit"
13:53:13 INFO  : Context for 'APU' is selected.
13:53:13 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
13:53:13 INFO  : 'configparams force-mem-access 1' command is executed.
13:53:13 INFO  : Context for 'APU' is selected.
13:53:13 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
13:53:14 INFO  : 'ps7_init' command is executed.
13:53:14 INFO  : 'ps7_post_config' command is executed.
13:53:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:14 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:53:14 INFO  : 'configparams force-mem-access 0' command is executed.
13:53:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:53:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:14 INFO  : 'con' command is executed.
13:53:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:53:14 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
13:53:21 INFO  : Disconnected from the channel tcfchan#5.
13:53:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:53:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:53:30 INFO  : 'jtag frequency' command is executed.
13:53:30 INFO  : Context for 'APU' is selected.
13:53:30 INFO  : System reset is completed.
13:53:33 INFO  : 'after 3000' command is executed.
13:53:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:53:35 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit"
13:53:35 INFO  : Context for 'APU' is selected.
13:53:35 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
13:53:35 INFO  : 'configparams force-mem-access 1' command is executed.
13:53:35 INFO  : Context for 'APU' is selected.
13:53:35 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
13:53:35 INFO  : 'ps7_init' command is executed.
13:53:36 INFO  : 'ps7_post_config' command is executed.
13:53:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:36 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:53:36 INFO  : 'configparams force-mem-access 0' command is executed.
13:53:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

13:53:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:36 INFO  : 'con' command is executed.
13:53:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:53:36 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
14:19:06 INFO  : Hardware specification for platform project 'conv_accel_hw' is updated.
14:19:13 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
14:19:18 INFO  : Result from executing command 'getProjects': conv_accel_hw
14:19:18 INFO  : Result from executing command 'getPlatforms': conv_accel_hw|C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/conv_accel_hw.xpfm
14:19:27 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
14:19:27 INFO  : The hardware specfication used by project 'conv_accel_sw' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
14:19:27 INFO  : The file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\conv_accel_sw\_ide\bitstream\CPE_Wrapper.bit' stored in project is removed.
14:19:27 INFO  : The updated bitstream files are copied from platform to folder 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\conv_accel_sw\_ide\bitstream' in project 'conv_accel_sw'.
14:19:27 INFO  : The file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\conv_accel_sw\_ide\psinit\ps7_init.tcl' stored in project is removed.
14:19:33 INFO  : The updated ps init files are copied from platform to folder 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\conv_accel_sw\_ide\psinit' in project 'conv_accel_sw'.
14:19:43 INFO  : Disconnected from the channel tcfchan#6.
14:19:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:19:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:19:44 INFO  : 'jtag frequency' command is executed.
14:19:44 INFO  : Context for 'APU' is selected.
14:19:44 INFO  : System reset is completed.
14:19:47 INFO  : 'after 3000' command is executed.
14:19:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:19:49 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit"
14:19:49 INFO  : Context for 'APU' is selected.
14:19:49 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
14:19:49 INFO  : 'configparams force-mem-access 1' command is executed.
14:19:49 INFO  : Context for 'APU' is selected.
14:19:49 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
14:19:50 INFO  : 'ps7_init' command is executed.
14:19:50 INFO  : 'ps7_post_config' command is executed.
14:19:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:50 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:19:50 INFO  : 'configparams force-mem-access 0' command is executed.
14:19:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/bitstream/CPE_Wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

14:19:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:50 INFO  : 'con' command is executed.
14:19:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:19:50 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
14:20:09 INFO  : Disconnected from the channel tcfchan#9.
