read_sverilog ./rtl_src/clock_tb.sv
link 
compile
report_timing
report_area
report_cell
report_reference -nosplit -hierarchy
write -format verilog -hierarchy -output clock_tb.gate.v
quit
