xst -intstyle ise -ifn __projnav/tri_level_channel_clock_flip.xst -ofn tri_level_channel_clock_flip.syr
ngdbuild -intstyle ise -dd f:\pt8611\xilinx\fpga_version\v5_debug\trilevelmodule2/_ngo -i  -p xc3s200-pq208-5 tri_level_channel_clock_flip.ngc tri_level_channel_clock_flip.ngd
map -intstyle ise -p xc3s200-pq208-5 -ol high -timing -cm speed -pr b -k 4 -c 100 -tx off -o tri_level_channel_clock_flip_map.ncd tri_level_channel_clock_flip.ngd tri_level_channel_clock_flip.pcf
par -w -intstyle ise -ol high -t 1 tri_level_channel_clock_flip_map.ncd tri_level_channel_clock_flip.ncd tri_level_channel_clock_flip.pcf
trce -intstyle ise -e 3 -l 3 -xml tri_level_channel_clock_flip tri_level_channel_clock_flip.ncd -o tri_level_channel_clock_flip.twr tri_level_channel_clock_flip.pcf
bitgen -intstyle ise -f tri_level_channel_clock_flip.ut tri_level_channel_clock_flip.ncd
