{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 22 15:40:50 2018 " "Info: Processing started: Tue May 22 15:40:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off WR -c WR --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off WR -c WR --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "STOR4 WR 11.644 ns Longest " "Info: Longest tpd from source pin \"STOR4\" to destination pin \"WR\" is 11.644 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns STOR4 1 PIN PIN_13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_13; Fanout = 1; PIN Node = 'STOR4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { STOR4 } "NODE_NAME" } } { "WR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/WR/WR.bdf" { { 352 80 248 368 "STOR4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.160 ns) + CELL(0.322 ns) 7.406 ns inst5~165 2 COMB LCCOMB_X1_Y2_N0 1 " "Info: 2: + IC(6.160 ns) + CELL(0.322 ns) = 7.406 ns; Loc. = LCCOMB_X1_Y2_N0; Fanout = 1; COMB Node = 'inst5~165'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.482 ns" { STOR4 inst5~165 } "NODE_NAME" } } { "WR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/WR/WR.bdf" { { 304 560 624 352 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.178 ns) 7.875 ns inst5~167 3 COMB LCCOMB_X1_Y2_N12 1 " "Info: 3: + IC(0.291 ns) + CELL(0.178 ns) = 7.875 ns; Loc. = LCCOMB_X1_Y2_N12; Fanout = 1; COMB Node = 'inst5~167'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.469 ns" { inst5~165 inst5~167 } "NODE_NAME" } } { "WR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/WR/WR.bdf" { { 304 560 624 352 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.869 ns) + CELL(2.900 ns) 11.644 ns WR 4 PIN PIN_41 0 " "Info: 4: + IC(0.869 ns) + CELL(2.900 ns) = 11.644 ns; Loc. = PIN_41; Fanout = 0; PIN Node = 'WR'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.769 ns" { inst5~167 WR } "NODE_NAME" } } { "WR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/WR/WR.bdf" { { 320 752 928 336 "WR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.324 ns ( 37.14 % ) " "Info: Total cell delay = 4.324 ns ( 37.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.320 ns ( 62.86 % ) " "Info: Total interconnect delay = 7.320 ns ( 62.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.644 ns" { STOR4 inst5~165 inst5~167 WR } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.644 ns" { STOR4 {} STOR4~combout {} inst5~165 {} inst5~167 {} WR {} } { 0.000ns 0.000ns 6.160ns 0.291ns 0.869ns } { 0.000ns 0.924ns 0.322ns 0.178ns 2.900ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 22 15:40:50 2018 " "Info: Processing ended: Tue May 22 15:40:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
