// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
// Version: 2022.2.2
// Copyright (C) Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="svm_svm,hls_ip_2022_2_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu55c-fsvh2892-2L-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.627000,HLS_SYN_LAT=99529,HLS_SYN_TPT=none,HLS_SYN_MEM=68,HLS_SYN_DSP=0,HLS_SYN_FF=2361,HLS_SYN_LUT=5685,HLS_VERSION=2022_2_2}" *)

module svm (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        test_vector_0_address0,
        test_vector_0_ce0,
        test_vector_0_q0,
        test_vector_1_address0,
        test_vector_1_ce0,
        test_vector_1_q0,
        test_vector_2_address0,
        test_vector_2_ce0,
        test_vector_2_q0,
        test_vector_3_address0,
        test_vector_3_ce0,
        test_vector_3_q0,
        ap_return
);

parameter    ap_ST_fsm_state1 = 52'd1;
parameter    ap_ST_fsm_state2 = 52'd2;
parameter    ap_ST_fsm_state3 = 52'd4;
parameter    ap_ST_fsm_state4 = 52'd8;
parameter    ap_ST_fsm_state5 = 52'd16;
parameter    ap_ST_fsm_state6 = 52'd32;
parameter    ap_ST_fsm_state7 = 52'd64;
parameter    ap_ST_fsm_state8 = 52'd128;
parameter    ap_ST_fsm_state9 = 52'd256;
parameter    ap_ST_fsm_state10 = 52'd512;
parameter    ap_ST_fsm_state11 = 52'd1024;
parameter    ap_ST_fsm_state12 = 52'd2048;
parameter    ap_ST_fsm_state13 = 52'd4096;
parameter    ap_ST_fsm_state14 = 52'd8192;
parameter    ap_ST_fsm_state15 = 52'd16384;
parameter    ap_ST_fsm_state16 = 52'd32768;
parameter    ap_ST_fsm_state17 = 52'd65536;
parameter    ap_ST_fsm_state18 = 52'd131072;
parameter    ap_ST_fsm_state19 = 52'd262144;
parameter    ap_ST_fsm_state20 = 52'd524288;
parameter    ap_ST_fsm_state21 = 52'd1048576;
parameter    ap_ST_fsm_state22 = 52'd2097152;
parameter    ap_ST_fsm_state23 = 52'd4194304;
parameter    ap_ST_fsm_state24 = 52'd8388608;
parameter    ap_ST_fsm_state25 = 52'd16777216;
parameter    ap_ST_fsm_state26 = 52'd33554432;
parameter    ap_ST_fsm_state27 = 52'd67108864;
parameter    ap_ST_fsm_state28 = 52'd134217728;
parameter    ap_ST_fsm_state29 = 52'd268435456;
parameter    ap_ST_fsm_state30 = 52'd536870912;
parameter    ap_ST_fsm_state31 = 52'd1073741824;
parameter    ap_ST_fsm_state32 = 52'd2147483648;
parameter    ap_ST_fsm_state33 = 52'd4294967296;
parameter    ap_ST_fsm_state34 = 52'd8589934592;
parameter    ap_ST_fsm_state35 = 52'd17179869184;
parameter    ap_ST_fsm_state36 = 52'd34359738368;
parameter    ap_ST_fsm_state37 = 52'd68719476736;
parameter    ap_ST_fsm_state38 = 52'd137438953472;
parameter    ap_ST_fsm_state39 = 52'd274877906944;
parameter    ap_ST_fsm_state40 = 52'd549755813888;
parameter    ap_ST_fsm_state41 = 52'd1099511627776;
parameter    ap_ST_fsm_state42 = 52'd2199023255552;
parameter    ap_ST_fsm_state43 = 52'd4398046511104;
parameter    ap_ST_fsm_state44 = 52'd8796093022208;
parameter    ap_ST_fsm_state45 = 52'd17592186044416;
parameter    ap_ST_fsm_state46 = 52'd35184372088832;
parameter    ap_ST_fsm_state47 = 52'd70368744177664;
parameter    ap_ST_fsm_state48 = 52'd140737488355328;
parameter    ap_ST_fsm_state49 = 52'd281474976710656;
parameter    ap_ST_fsm_state50 = 52'd562949953421312;
parameter    ap_ST_fsm_state51 = 52'd1125899906842624;
parameter    ap_ST_fsm_state52 = 52'd2251799813685248;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [2:0] test_vector_0_address0;
output   test_vector_0_ce0;
input  [31:0] test_vector_0_q0;
output  [2:0] test_vector_1_address0;
output   test_vector_1_ce0;
input  [31:0] test_vector_1_q0;
output  [2:0] test_vector_2_address0;
output   test_vector_2_ce0;
input  [31:0] test_vector_2_q0;
output  [2:0] test_vector_3_address0;
output   test_vector_3_ce0;
input  [31:0] test_vector_3_q0;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[2:0] test_vector_0_address0;
reg test_vector_0_ce0;
reg[2:0] test_vector_1_address0;
reg test_vector_1_ce0;
reg[2:0] test_vector_2_address0;
reg test_vector_2_ce0;
reg[2:0] test_vector_3_address0;
reg test_vector_3_ce0;

(* fsm_encoding = "none" *) reg   [51:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [8:0] p_ZL8sv_coeff_0_address0;
reg    p_ZL8sv_coeff_0_ce0;
wire   [31:0] p_ZL8sv_coeff_0_q0;
wire   [8:0] p_ZL8sv_coeff_1_address0;
reg    p_ZL8sv_coeff_1_ce0;
wire   [31:0] p_ZL8sv_coeff_1_q0;
wire   [8:0] p_ZL8sv_coeff_2_address0;
reg    p_ZL8sv_coeff_2_ce0;
wire   [31:0] p_ZL8sv_coeff_2_q0;
wire   [8:0] p_ZL8sv_coeff_3_address0;
reg    p_ZL8sv_coeff_3_ce0;
wire   [31:0] p_ZL8sv_coeff_3_q0;
wire   [31:0] grp_fu_254_p2;
reg   [31:0] reg_274;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state46;
wire   [31:0] grp_fu_265_p2;
reg   [31:0] reg_280;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state42;
reg   [31:0] reg_285;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state37;
wire   [31:0] grp_fu_262_p1;
reg   [31:0] reg_290;
wire   [31:0] grp_fu_250_p2;
reg   [31:0] reg_295;
wire    ap_CS_fsm_state51;
reg   [8:0] lshr_ln_reg_966;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln19_fu_312_p2;
wire   [63:0] zext_ln22_fu_348_p1;
reg   [63:0] zext_ln22_reg_981;
wire    ap_CS_fsm_state17;
wire   [31:0] sum_5_fu_488_p3;
reg   [31:0] sum_5_reg_1016;
wire   [31:0] sum_6_fu_632_p3;
reg   [31:0] sum_6_reg_1039;
reg   [31:0] p_ZL8sv_coeff_3_load_reg_1044;
wire   [31:0] sum_7_fu_772_p3;
reg   [31:0] sum_7_reg_1049;
wire    ap_CS_fsm_state43;
wire    grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_ap_start;
wire    grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_ap_done;
wire    grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_ap_idle;
wire    grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_ap_ready;
wire   [2:0] grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_test_vector_0_address0;
wire    grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_test_vector_0_ce0;
wire   [2:0] grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_test_vector_1_address0;
wire    grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_test_vector_1_ce0;
wire   [2:0] grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_test_vector_2_address0;
wire    grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_test_vector_2_ce0;
wire   [2:0] grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_test_vector_3_address0;
wire    grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_test_vector_3_ce0;
wire   [31:0] grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_norma_out;
wire    grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_norma_out_ap_vld;
wire   [31:0] grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_grp_fu_250_p_din0;
wire   [31:0] grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_grp_fu_250_p_din1;
wire   [0:0] grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_grp_fu_250_p_opcode;
wire    grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_grp_fu_250_p_ce;
wire   [31:0] grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_grp_fu_1054_p_din0;
wire   [31:0] grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_grp_fu_1054_p_din1;
wire   [1:0] grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_grp_fu_1054_p_opcode;
wire    grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_grp_fu_1054_p_ce;
wire   [31:0] grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_grp_fu_1058_p_din0;
wire   [31:0] grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_grp_fu_1058_p_din1;
wire    grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_grp_fu_1058_p_ce;
wire    grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_ap_start;
wire    grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_ap_done;
wire    grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_ap_idle;
wire    grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_ap_ready;
wire   [2:0] grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_test_vector_0_address0;
wire    grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_test_vector_0_ce0;
wire   [2:0] grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_test_vector_1_address0;
wire    grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_test_vector_1_ce0;
wire   [2:0] grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_test_vector_2_address0;
wire    grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_test_vector_2_ce0;
wire   [2:0] grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_test_vector_3_address0;
wire    grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_test_vector_3_ce0;
wire   [31:0] grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_norma_2_out;
wire    grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_norma_2_out_ap_vld;
wire   [31:0] grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_grp_fu_250_p_din0;
wire   [31:0] grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_grp_fu_250_p_din1;
wire   [0:0] grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_grp_fu_250_p_opcode;
wire    grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_grp_fu_250_p_ce;
wire   [31:0] grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_grp_fu_1054_p_din0;
wire   [31:0] grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_grp_fu_1054_p_din1;
wire   [1:0] grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_grp_fu_1054_p_opcode;
wire    grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_grp_fu_1054_p_ce;
wire   [31:0] grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_grp_fu_1058_p_din0;
wire   [31:0] grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_grp_fu_1058_p_din1;
wire    grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_grp_fu_1058_p_ce;
wire    grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_ap_start;
wire    grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_ap_done;
wire    grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_ap_idle;
wire    grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_ap_ready;
wire   [2:0] grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_test_vector_0_address0;
wire    grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_test_vector_0_ce0;
wire   [2:0] grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_test_vector_1_address0;
wire    grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_test_vector_1_ce0;
wire   [2:0] grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_test_vector_2_address0;
wire    grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_test_vector_2_ce0;
wire   [2:0] grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_test_vector_3_address0;
wire    grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_test_vector_3_ce0;
wire   [31:0] grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_norma_4_out;
wire    grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_norma_4_out_ap_vld;
wire   [31:0] grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_grp_fu_250_p_din0;
wire   [31:0] grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_grp_fu_250_p_din1;
wire   [0:0] grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_grp_fu_250_p_opcode;
wire    grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_grp_fu_250_p_ce;
wire   [31:0] grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_grp_fu_1054_p_din0;
wire   [31:0] grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_grp_fu_1054_p_din1;
wire   [1:0] grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_grp_fu_1054_p_opcode;
wire    grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_grp_fu_1054_p_ce;
wire   [31:0] grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_grp_fu_1058_p_din0;
wire   [31:0] grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_grp_fu_1058_p_din1;
wire    grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_grp_fu_1058_p_ce;
wire    grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_ap_start;
wire    grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_ap_done;
wire    grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_ap_idle;
wire    grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_ap_ready;
wire   [2:0] grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_test_vector_0_address0;
wire    grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_test_vector_0_ce0;
wire   [2:0] grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_test_vector_1_address0;
wire    grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_test_vector_1_ce0;
wire   [2:0] grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_test_vector_2_address0;
wire    grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_test_vector_2_ce0;
wire   [2:0] grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_test_vector_3_address0;
wire    grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_test_vector_3_ce0;
wire   [31:0] grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_norma_6_out;
wire    grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_norma_6_out_ap_vld;
wire   [31:0] grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_grp_fu_250_p_din0;
wire   [31:0] grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_grp_fu_250_p_din1;
wire   [0:0] grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_grp_fu_250_p_opcode;
wire    grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_grp_fu_250_p_ce;
wire   [31:0] grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_grp_fu_1054_p_din0;
wire   [31:0] grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_grp_fu_1054_p_din1;
wire   [1:0] grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_grp_fu_1054_p_opcode;
wire    grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_grp_fu_1054_p_ce;
wire   [31:0] grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_grp_fu_1058_p_din0;
wire   [31:0] grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_grp_fu_1058_p_din1;
wire    grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_grp_fu_1058_p_ce;
reg    grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_ap_start_reg;
wire    ap_CS_fsm_state3;
reg    grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_ap_start_reg;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
reg    grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_ap_start_reg;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
reg    grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_ap_start_reg;
reg   [31:0] sum_fu_110;
wire   [31:0] result_V_fu_912_p3;
wire    ap_CS_fsm_state52;
reg   [10:0] i_fu_114;
wire   [10:0] add_ln19_fu_329_p2;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state4;
reg   [31:0] grp_fu_250_p0;
reg   [31:0] grp_fu_250_p1;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state38;
wire    ap_CS_fsm_state47;
reg   [31:0] grp_fu_254_p0;
reg   [31:0] grp_fu_254_p1;
reg   [31:0] grp_fu_262_p0;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state35;
wire    ap_CS_fsm_state44;
wire    ap_CS_fsm_state8;
wire   [31:0] data_V_fu_356_p1;
wire   [22:0] p_Result_1_fu_378_p1;
wire   [24:0] mantissa_fu_382_p4;
wire   [7:0] xs_exp_V_fu_368_p4;
wire   [8:0] zext_ln346_fu_396_p1;
wire   [8:0] add_ln346_fu_400_p2;
wire   [7:0] sub_ln1512_fu_414_p2;
wire   [0:0] isNeg_fu_406_p3;
wire  signed [8:0] sext_ln1512_fu_420_p1;
wire   [8:0] ush_fu_424_p3;
wire  signed [31:0] sext_ln1488_fu_432_p1;
wire   [78:0] zext_ln15_fu_392_p1;
wire   [78:0] zext_ln1488_fu_436_p1;
wire   [78:0] r_V_fu_440_p2;
wire   [0:0] tmp_fu_452_p3;
wire   [78:0] r_V_1_fu_446_p2;
wire   [31:0] zext_ln818_fu_460_p1;
wire   [31:0] tmp_s_fu_464_p4;
wire   [31:0] val_fu_474_p3;
wire   [0:0] p_Result_s_fu_360_p3;
wire   [31:0] result_V_2_fu_482_p2;
wire   [31:0] data_V_1_fu_500_p1;
wire   [22:0] p_Result_3_fu_522_p1;
wire   [24:0] mantissa_1_fu_526_p4;
wire   [7:0] xs_exp_V_1_fu_512_p4;
wire   [8:0] zext_ln346_1_fu_540_p1;
wire   [8:0] add_ln346_1_fu_544_p2;
wire   [7:0] sub_ln1512_1_fu_558_p2;
wire   [0:0] isNeg_1_fu_550_p3;
wire  signed [8:0] sext_ln1512_1_fu_564_p1;
wire   [8:0] ush_1_fu_568_p3;
wire  signed [31:0] sext_ln1488_1_fu_576_p1;
wire   [78:0] zext_ln15_1_fu_536_p1;
wire   [78:0] zext_ln1488_1_fu_580_p1;
wire   [78:0] r_V_2_fu_584_p2;
wire   [0:0] tmp_8_fu_596_p3;
wire   [78:0] r_V_3_fu_590_p2;
wire   [31:0] zext_ln818_1_fu_604_p1;
wire   [31:0] tmp_2_fu_608_p4;
wire   [31:0] val_1_fu_618_p3;
wire   [0:0] p_Result_2_fu_504_p3;
wire   [31:0] result_V_5_fu_626_p2;
wire   [31:0] data_V_2_fu_640_p1;
wire   [22:0] p_Result_5_fu_662_p1;
wire   [24:0] mantissa_2_fu_666_p4;
wire   [7:0] xs_exp_V_2_fu_652_p4;
wire   [8:0] zext_ln346_2_fu_680_p1;
wire   [8:0] add_ln346_2_fu_684_p2;
wire   [7:0] sub_ln1512_2_fu_698_p2;
wire   [0:0] isNeg_2_fu_690_p3;
wire  signed [8:0] sext_ln1512_2_fu_704_p1;
wire   [8:0] ush_2_fu_708_p3;
wire  signed [31:0] sext_ln1488_2_fu_716_p1;
wire   [78:0] zext_ln15_2_fu_676_p1;
wire   [78:0] zext_ln1488_2_fu_720_p1;
wire   [78:0] r_V_4_fu_724_p2;
wire   [0:0] tmp_12_fu_736_p3;
wire   [78:0] r_V_5_fu_730_p2;
wire   [31:0] zext_ln818_2_fu_744_p1;
wire   [31:0] tmp_4_fu_748_p4;
wire   [31:0] val_2_fu_758_p3;
wire   [0:0] p_Result_4_fu_644_p3;
wire   [31:0] result_V_8_fu_766_p2;
wire   [31:0] data_V_3_fu_780_p1;
wire   [22:0] p_Result_7_fu_802_p1;
wire   [24:0] mantissa_3_fu_806_p4;
wire   [7:0] xs_exp_V_3_fu_792_p4;
wire   [8:0] zext_ln346_3_fu_820_p1;
wire   [8:0] add_ln346_3_fu_824_p2;
wire   [7:0] sub_ln1512_3_fu_838_p2;
wire   [0:0] isNeg_3_fu_830_p3;
wire  signed [8:0] sext_ln1512_3_fu_844_p1;
wire   [8:0] ush_3_fu_848_p3;
wire  signed [31:0] sext_ln1488_3_fu_856_p1;
wire   [78:0] zext_ln15_3_fu_816_p1;
wire   [78:0] zext_ln1488_3_fu_860_p1;
wire   [78:0] r_V_6_fu_864_p2;
wire   [0:0] tmp_16_fu_876_p3;
wire   [78:0] r_V_7_fu_870_p2;
wire   [31:0] zext_ln818_3_fu_884_p1;
wire   [31:0] tmp_7_fu_888_p4;
wire   [31:0] val_3_fu_898_p3;
wire   [0:0] p_Result_6_fu_784_p3;
wire   [31:0] result_V_11_fu_906_p2;
reg   [1:0] grp_fu_250_opcode;
reg    grp_fu_250_ce;
reg    grp_fu_254_ce;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state45;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state39;
wire    ap_CS_fsm_state40;
wire    ap_CS_fsm_state41;
wire    ap_CS_fsm_state48;
wire    ap_CS_fsm_state49;
wire    ap_CS_fsm_state50;
reg    grp_fu_265_ce;
wire   [31:0] grp_fu_1054_p2;
reg   [31:0] grp_fu_1054_p0;
reg   [31:0] grp_fu_1054_p1;
reg    grp_fu_1054_ce;
wire   [31:0] grp_fu_1058_p2;
reg   [31:0] grp_fu_1058_p0;
reg   [31:0] grp_fu_1058_p1;
reg    grp_fu_1058_ce;
reg   [51:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
reg    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 52'd1;
#0 grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_ap_start_reg = 1'b0;
#0 grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_ap_start_reg = 1'b0;
#0 grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_ap_start_reg = 1'b0;
#0 grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_ap_start_reg = 1'b0;
end

svm_p_ZL8sv_coeff_0_ROM_AUTO_1R #(
    .DataWidth( 32 ),
    .AddressRange( 312 ),
    .AddressWidth( 9 ))
p_ZL8sv_coeff_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8sv_coeff_0_address0),
    .ce0(p_ZL8sv_coeff_0_ce0),
    .q0(p_ZL8sv_coeff_0_q0)
);

svm_p_ZL8sv_coeff_1_ROM_AUTO_1R #(
    .DataWidth( 32 ),
    .AddressRange( 312 ),
    .AddressWidth( 9 ))
p_ZL8sv_coeff_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8sv_coeff_1_address0),
    .ce0(p_ZL8sv_coeff_1_ce0),
    .q0(p_ZL8sv_coeff_1_q0)
);

svm_p_ZL8sv_coeff_1_ROM_AUTO_1R #(
    .DataWidth( 32 ),
    .AddressRange( 312 ),
    .AddressWidth( 9 ))
p_ZL8sv_coeff_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8sv_coeff_2_address0),
    .ce0(p_ZL8sv_coeff_2_ce0),
    .q0(p_ZL8sv_coeff_2_q0)
);

svm_p_ZL8sv_coeff_0_ROM_AUTO_1R #(
    .DataWidth( 32 ),
    .AddressRange( 312 ),
    .AddressWidth( 9 ))
p_ZL8sv_coeff_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL8sv_coeff_3_address0),
    .ce0(p_ZL8sv_coeff_3_ce0),
    .q0(p_ZL8sv_coeff_3_q0)
);

svm_svm_Pipeline_VITIS_LOOP_22_2 grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_ap_start),
    .ap_done(grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_ap_done),
    .ap_idle(grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_ap_idle),
    .ap_ready(grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_ap_ready),
    .zext_ln22(lshr_ln_reg_966),
    .test_vector_0_address0(grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_test_vector_0_address0),
    .test_vector_0_ce0(grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_test_vector_0_ce0),
    .test_vector_0_q0(test_vector_0_q0),
    .test_vector_1_address0(grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_test_vector_1_address0),
    .test_vector_1_ce0(grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_test_vector_1_ce0),
    .test_vector_1_q0(test_vector_1_q0),
    .test_vector_2_address0(grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_test_vector_2_address0),
    .test_vector_2_ce0(grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_test_vector_2_ce0),
    .test_vector_2_q0(test_vector_2_q0),
    .test_vector_3_address0(grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_test_vector_3_address0),
    .test_vector_3_ce0(grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_test_vector_3_ce0),
    .test_vector_3_q0(test_vector_3_q0),
    .norma_out(grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_norma_out),
    .norma_out_ap_vld(grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_norma_out_ap_vld),
    .grp_fu_250_p_din0(grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_grp_fu_250_p_din0),
    .grp_fu_250_p_din1(grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_grp_fu_250_p_din1),
    .grp_fu_250_p_opcode(grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_grp_fu_250_p_opcode),
    .grp_fu_250_p_dout0(grp_fu_250_p2),
    .grp_fu_250_p_ce(grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_grp_fu_250_p_ce),
    .grp_fu_1054_p_din0(grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_grp_fu_1054_p_din0),
    .grp_fu_1054_p_din1(grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_grp_fu_1054_p_din1),
    .grp_fu_1054_p_opcode(grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_grp_fu_1054_p_opcode),
    .grp_fu_1054_p_dout0(grp_fu_1054_p2),
    .grp_fu_1054_p_ce(grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_grp_fu_1054_p_ce),
    .grp_fu_1058_p_din0(grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_grp_fu_1058_p_din0),
    .grp_fu_1058_p_din1(grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_grp_fu_1058_p_din1),
    .grp_fu_1058_p_dout0(grp_fu_1058_p2),
    .grp_fu_1058_p_ce(grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_grp_fu_1058_p_ce)
);

svm_svm_Pipeline_VITIS_LOOP_22_21 grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_ap_start),
    .ap_done(grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_ap_done),
    .ap_idle(grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_ap_idle),
    .ap_ready(grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_ap_ready),
    .zext_ln22(lshr_ln_reg_966),
    .test_vector_0_address0(grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_test_vector_0_address0),
    .test_vector_0_ce0(grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_test_vector_0_ce0),
    .test_vector_0_q0(test_vector_0_q0),
    .test_vector_1_address0(grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_test_vector_1_address0),
    .test_vector_1_ce0(grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_test_vector_1_ce0),
    .test_vector_1_q0(test_vector_1_q0),
    .test_vector_2_address0(grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_test_vector_2_address0),
    .test_vector_2_ce0(grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_test_vector_2_ce0),
    .test_vector_2_q0(test_vector_2_q0),
    .test_vector_3_address0(grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_test_vector_3_address0),
    .test_vector_3_ce0(grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_test_vector_3_ce0),
    .test_vector_3_q0(test_vector_3_q0),
    .norma_2_out(grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_norma_2_out),
    .norma_2_out_ap_vld(grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_norma_2_out_ap_vld),
    .grp_fu_250_p_din0(grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_grp_fu_250_p_din0),
    .grp_fu_250_p_din1(grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_grp_fu_250_p_din1),
    .grp_fu_250_p_opcode(grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_grp_fu_250_p_opcode),
    .grp_fu_250_p_dout0(grp_fu_250_p2),
    .grp_fu_250_p_ce(grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_grp_fu_250_p_ce),
    .grp_fu_1054_p_din0(grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_grp_fu_1054_p_din0),
    .grp_fu_1054_p_din1(grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_grp_fu_1054_p_din1),
    .grp_fu_1054_p_opcode(grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_grp_fu_1054_p_opcode),
    .grp_fu_1054_p_dout0(grp_fu_1054_p2),
    .grp_fu_1054_p_ce(grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_grp_fu_1054_p_ce),
    .grp_fu_1058_p_din0(grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_grp_fu_1058_p_din0),
    .grp_fu_1058_p_din1(grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_grp_fu_1058_p_din1),
    .grp_fu_1058_p_dout0(grp_fu_1058_p2),
    .grp_fu_1058_p_ce(grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_grp_fu_1058_p_ce)
);

svm_svm_Pipeline_VITIS_LOOP_22_22 grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_ap_start),
    .ap_done(grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_ap_done),
    .ap_idle(grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_ap_idle),
    .ap_ready(grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_ap_ready),
    .zext_ln22(lshr_ln_reg_966),
    .test_vector_0_address0(grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_test_vector_0_address0),
    .test_vector_0_ce0(grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_test_vector_0_ce0),
    .test_vector_0_q0(test_vector_0_q0),
    .test_vector_1_address0(grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_test_vector_1_address0),
    .test_vector_1_ce0(grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_test_vector_1_ce0),
    .test_vector_1_q0(test_vector_1_q0),
    .test_vector_2_address0(grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_test_vector_2_address0),
    .test_vector_2_ce0(grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_test_vector_2_ce0),
    .test_vector_2_q0(test_vector_2_q0),
    .test_vector_3_address0(grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_test_vector_3_address0),
    .test_vector_3_ce0(grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_test_vector_3_ce0),
    .test_vector_3_q0(test_vector_3_q0),
    .norma_4_out(grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_norma_4_out),
    .norma_4_out_ap_vld(grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_norma_4_out_ap_vld),
    .grp_fu_250_p_din0(grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_grp_fu_250_p_din0),
    .grp_fu_250_p_din1(grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_grp_fu_250_p_din1),
    .grp_fu_250_p_opcode(grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_grp_fu_250_p_opcode),
    .grp_fu_250_p_dout0(grp_fu_250_p2),
    .grp_fu_250_p_ce(grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_grp_fu_250_p_ce),
    .grp_fu_1054_p_din0(grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_grp_fu_1054_p_din0),
    .grp_fu_1054_p_din1(grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_grp_fu_1054_p_din1),
    .grp_fu_1054_p_opcode(grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_grp_fu_1054_p_opcode),
    .grp_fu_1054_p_dout0(grp_fu_1054_p2),
    .grp_fu_1054_p_ce(grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_grp_fu_1054_p_ce),
    .grp_fu_1058_p_din0(grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_grp_fu_1058_p_din0),
    .grp_fu_1058_p_din1(grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_grp_fu_1058_p_din1),
    .grp_fu_1058_p_dout0(grp_fu_1058_p2),
    .grp_fu_1058_p_ce(grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_grp_fu_1058_p_ce)
);

svm_svm_Pipeline_VITIS_LOOP_22_23 grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_ap_start),
    .ap_done(grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_ap_done),
    .ap_idle(grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_ap_idle),
    .ap_ready(grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_ap_ready),
    .zext_ln22(lshr_ln_reg_966),
    .test_vector_0_address0(grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_test_vector_0_address0),
    .test_vector_0_ce0(grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_test_vector_0_ce0),
    .test_vector_0_q0(test_vector_0_q0),
    .test_vector_1_address0(grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_test_vector_1_address0),
    .test_vector_1_ce0(grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_test_vector_1_ce0),
    .test_vector_1_q0(test_vector_1_q0),
    .test_vector_2_address0(grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_test_vector_2_address0),
    .test_vector_2_ce0(grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_test_vector_2_ce0),
    .test_vector_2_q0(test_vector_2_q0),
    .test_vector_3_address0(grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_test_vector_3_address0),
    .test_vector_3_ce0(grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_test_vector_3_ce0),
    .test_vector_3_q0(test_vector_3_q0),
    .norma_6_out(grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_norma_6_out),
    .norma_6_out_ap_vld(grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_norma_6_out_ap_vld),
    .grp_fu_250_p_din0(grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_grp_fu_250_p_din0),
    .grp_fu_250_p_din1(grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_grp_fu_250_p_din1),
    .grp_fu_250_p_opcode(grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_grp_fu_250_p_opcode),
    .grp_fu_250_p_dout0(grp_fu_250_p2),
    .grp_fu_250_p_ce(grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_grp_fu_250_p_ce),
    .grp_fu_1054_p_din0(grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_grp_fu_1054_p_din0),
    .grp_fu_1054_p_din1(grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_grp_fu_1054_p_din1),
    .grp_fu_1054_p_opcode(grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_grp_fu_1054_p_opcode),
    .grp_fu_1054_p_dout0(grp_fu_1054_p2),
    .grp_fu_1054_p_ce(grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_grp_fu_1054_p_ce),
    .grp_fu_1058_p_din0(grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_grp_fu_1058_p_din0),
    .grp_fu_1058_p_din1(grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_grp_fu_1058_p_din1),
    .grp_fu_1058_p_dout0(grp_fu_1058_p2),
    .grp_fu_1058_p_ce(grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_grp_fu_1058_p_ce)
);

svm_faddfsub_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_5_full_dsp_1_U46(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_250_p0),
    .din1(grp_fu_250_p1),
    .opcode(grp_fu_250_opcode),
    .ce(grp_fu_250_ce),
    .dout(grp_fu_250_p2)
);

svm_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U47(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_254_p0),
    .din1(grp_fu_254_p1),
    .ce(grp_fu_254_ce),
    .dout(grp_fu_254_p2)
);

svm_sitofp_32ns_32_3_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
sitofp_32ns_32_3_no_dsp_1_U48(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_262_p0),
    .ce(1'b1),
    .dout(grp_fu_262_p1)
);

svm_fexp_32ns_32ns_32_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fexp_32ns_32ns_32_8_full_dsp_1_U49(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(reg_274),
    .ce(grp_fu_265_ce),
    .dout(grp_fu_265_p2)
);

svm_fadd_32ns_32ns_32_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_no_dsp_1_U50(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1054_p0),
    .din1(grp_fu_1054_p1),
    .ce(grp_fu_1054_ce),
    .dout(grp_fu_1054_p2)
);

svm_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U51(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1058_p0),
    .din1(grp_fu_1058_p1),
    .ce(grp_fu_1058_ce),
    .dout(grp_fu_1058_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state11)) begin
            grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_ap_start_reg <= 1'b1;
        end else if ((grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_ap_ready == 1'b1)) begin
            grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state13)) begin
            grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_ap_start_reg <= 1'b1;
        end else if ((grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_ap_ready == 1'b1)) begin
            grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state15)) begin
            grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_ap_start_reg <= 1'b1;
        end else if ((grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_ap_ready == 1'b1)) begin
            grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln19_fu_312_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_ap_start_reg <= 1'b1;
        end else if ((grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_ap_ready == 1'b1)) begin
            grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_fu_114 <= 11'd0;
    end else if (((icmp_ln19_fu_312_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        i_fu_114 <= add_ln19_fu_329_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        sum_fu_110 <= 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        sum_fu_110 <= result_V_fu_912_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln19_fu_312_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        lshr_ln_reg_966 <= {{i_fu_114[10:2]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        p_ZL8sv_coeff_3_load_reg_1044 <= p_ZL8sv_coeff_3_q0;
        sum_6_reg_1039 <= sum_6_fu_632_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state7))) begin
        reg_274 <= grp_fu_254_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state15))) begin
        reg_280 <= grp_fu_265_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state19))) begin
        reg_285 <= grp_fu_254_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state46))) begin
        reg_290 <= grp_fu_262_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state24))) begin
        reg_295 <= grp_fu_250_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        sum_5_reg_1016 <= sum_5_fu_488_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        sum_7_reg_1049 <= sum_7_fu_772_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        zext_ln22_reg_981[8 : 0] <= zext_ln22_fu_348_p1[8 : 0];
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_ap_done == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

assign ap_ST_fsm_state13_blk = 1'b0;

always @ (*) begin
    if ((grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_ap_done == 1'b0)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

assign ap_ST_fsm_state15_blk = 1'b0;

always @ (*) begin
    if ((grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_ap_done == 1'b0)) begin
        ap_ST_fsm_state16_blk = 1'b1;
    end else begin
        ap_ST_fsm_state16_blk = 1'b0;
    end
end

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

always @ (*) begin
    if ((grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((icmp_ln19_fu_312_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln19_fu_312_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_1054_ce = grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_grp_fu_1054_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_1054_ce = grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_grp_fu_1054_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_1054_ce = grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_grp_fu_1054_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_1054_ce = grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_grp_fu_1054_p_ce;
    end else begin
        grp_fu_1054_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_1054_p0 = grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_grp_fu_1054_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_1054_p0 = grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_grp_fu_1054_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_1054_p0 = grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_grp_fu_1054_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_1054_p0 = grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_grp_fu_1054_p_din0;
    end else begin
        grp_fu_1054_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_1054_p1 = grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_grp_fu_1054_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_1054_p1 = grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_grp_fu_1054_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_1054_p1 = grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_grp_fu_1054_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_1054_p1 = grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_grp_fu_1054_p_din1;
    end else begin
        grp_fu_1054_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_1058_ce = grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_grp_fu_1058_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_1058_ce = grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_grp_fu_1058_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_1058_ce = grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_grp_fu_1058_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_1058_ce = grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_grp_fu_1058_p_ce;
    end else begin
        grp_fu_1058_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_1058_p0 = grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_grp_fu_1058_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_1058_p0 = grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_grp_fu_1058_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_1058_p0 = grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_grp_fu_1058_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_1058_p0 = grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_grp_fu_1058_p_din0;
    end else begin
        grp_fu_1058_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_1058_p1 = grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_grp_fu_1058_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_1058_p1 = grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_grp_fu_1058_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_1058_p1 = grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_grp_fu_1058_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_1058_p1 = grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_grp_fu_1058_p_din1;
    end else begin
        grp_fu_1058_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_250_ce = grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_grp_fu_250_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_250_ce = grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_grp_fu_250_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_250_ce = grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_grp_fu_250_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_250_ce = grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_grp_fu_250_p_ce;
    end else begin
        grp_fu_250_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_250_opcode = grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_grp_fu_250_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_250_opcode = grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_grp_fu_250_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_250_opcode = grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_grp_fu_250_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_250_opcode = grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_grp_fu_250_p_opcode;
    end else if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state20))) begin
        grp_fu_250_opcode = 2'd0;
    end else begin
        grp_fu_250_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_250_p0 = grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_grp_fu_250_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_250_p0 = grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_grp_fu_250_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_250_p0 = grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_grp_fu_250_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_250_p0 = grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_grp_fu_250_p_din0;
    end else if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state20))) begin
        grp_fu_250_p0 = reg_290;
    end else begin
        grp_fu_250_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_250_p1 = grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_grp_fu_250_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_250_p1 = grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_grp_fu_250_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_250_p1 = grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_grp_fu_250_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_250_p1 = grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_grp_fu_250_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        grp_fu_250_p1 = reg_274;
    end else if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state20))) begin
        grp_fu_250_p1 = reg_285;
    end else begin
        grp_fu_250_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state42) | ((grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_ap_done == 1'b0) & (1'b1 == ap_CS_fsm_state16)) | ((grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_ap_done == 1'b0) & (1'b1 == ap_CS_fsm_state14)))) begin
        grp_fu_254_ce = 1'b0;
    end else begin
        grp_fu_254_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        grp_fu_254_p0 = grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_norma_6_out;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_254_p0 = grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_norma_4_out;
    end else if (((1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_fu_254_p0 = reg_280;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_254_p0 = grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_norma_2_out;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_254_p0 = grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_norma_out;
    end else begin
        grp_fu_254_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        grp_fu_254_p1 = p_ZL8sv_coeff_3_load_reg_1044;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        grp_fu_254_p1 = p_ZL8sv_coeff_2_q0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_fu_254_p1 = p_ZL8sv_coeff_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_254_p1 = p_ZL8sv_coeff_0_q0;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state13))) begin
        grp_fu_254_p1 = 32'd3238002688;
    end else begin
        grp_fu_254_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_fu_262_p0 = sum_7_reg_1049;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_fu_262_p0 = sum_6_reg_1039;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_262_p0 = sum_5_reg_1016;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_262_p0 = sum_fu_110;
    end else begin
        grp_fu_262_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state7) | ((grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_ap_done == 1'b0) & (1'b1 == ap_CS_fsm_state12)) | ((grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_ap_done == 1'b0) & (1'b1 == ap_CS_fsm_state14)))) begin
        grp_fu_265_ce = 1'b0;
    end else begin
        grp_fu_265_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        p_ZL8sv_coeff_0_ce0 = 1'b1;
    end else begin
        p_ZL8sv_coeff_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        p_ZL8sv_coeff_1_ce0 = 1'b1;
    end else begin
        p_ZL8sv_coeff_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        p_ZL8sv_coeff_2_ce0 = 1'b1;
    end else begin
        p_ZL8sv_coeff_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        p_ZL8sv_coeff_3_ce0 = 1'b1;
    end else begin
        p_ZL8sv_coeff_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        test_vector_0_address0 = grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_test_vector_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        test_vector_0_address0 = grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_test_vector_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        test_vector_0_address0 = grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_test_vector_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        test_vector_0_address0 = grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_test_vector_0_address0;
    end else begin
        test_vector_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        test_vector_0_ce0 = grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_test_vector_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        test_vector_0_ce0 = grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_test_vector_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        test_vector_0_ce0 = grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_test_vector_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        test_vector_0_ce0 = grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_test_vector_0_ce0;
    end else begin
        test_vector_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        test_vector_1_address0 = grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_test_vector_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        test_vector_1_address0 = grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_test_vector_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        test_vector_1_address0 = grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_test_vector_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        test_vector_1_address0 = grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_test_vector_1_address0;
    end else begin
        test_vector_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        test_vector_1_ce0 = grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_test_vector_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        test_vector_1_ce0 = grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_test_vector_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        test_vector_1_ce0 = grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_test_vector_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        test_vector_1_ce0 = grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_test_vector_1_ce0;
    end else begin
        test_vector_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        test_vector_2_address0 = grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_test_vector_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        test_vector_2_address0 = grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_test_vector_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        test_vector_2_address0 = grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_test_vector_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        test_vector_2_address0 = grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_test_vector_2_address0;
    end else begin
        test_vector_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        test_vector_2_ce0 = grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_test_vector_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        test_vector_2_ce0 = grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_test_vector_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        test_vector_2_ce0 = grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_test_vector_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        test_vector_2_ce0 = grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_test_vector_2_ce0;
    end else begin
        test_vector_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        test_vector_3_address0 = grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_test_vector_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        test_vector_3_address0 = grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_test_vector_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        test_vector_3_address0 = grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_test_vector_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        test_vector_3_address0 = grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_test_vector_3_address0;
    end else begin
        test_vector_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        test_vector_3_ce0 = grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_test_vector_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        test_vector_3_ce0 = grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_test_vector_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        test_vector_3_ce0 = grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_test_vector_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        test_vector_3_ce0 = grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_test_vector_3_ce0;
    end else begin
        test_vector_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln19_fu_312_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if (((grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln19_fu_329_p2 = (i_fu_114 + 11'd4);

assign add_ln346_1_fu_544_p2 = ($signed(zext_ln346_1_fu_540_p1) + $signed(9'd385));

assign add_ln346_2_fu_684_p2 = ($signed(zext_ln346_2_fu_680_p1) + $signed(9'd385));

assign add_ln346_3_fu_824_p2 = ($signed(zext_ln346_3_fu_820_p1) + $signed(9'd385));

assign add_ln346_fu_400_p2 = ($signed(zext_ln346_fu_396_p1) + $signed(9'd385));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_return = sum_fu_110;

assign data_V_1_fu_500_p1 = reg_295;

assign data_V_2_fu_640_p1 = reg_295;

assign data_V_3_fu_780_p1 = reg_295;

assign data_V_fu_356_p1 = reg_295;

assign grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_ap_start = grp_svm_Pipeline_VITIS_LOOP_22_21_fu_202_ap_start_reg;

assign grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_ap_start = grp_svm_Pipeline_VITIS_LOOP_22_22_fu_218_ap_start_reg;

assign grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_ap_start = grp_svm_Pipeline_VITIS_LOOP_22_23_fu_234_ap_start_reg;

assign grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_ap_start = grp_svm_Pipeline_VITIS_LOOP_22_2_fu_186_ap_start_reg;

assign icmp_ln19_fu_312_p2 = ((i_fu_114 < 11'd1248) ? 1'b1 : 1'b0);

assign isNeg_1_fu_550_p3 = add_ln346_1_fu_544_p2[32'd8];

assign isNeg_2_fu_690_p3 = add_ln346_2_fu_684_p2[32'd8];

assign isNeg_3_fu_830_p3 = add_ln346_3_fu_824_p2[32'd8];

assign isNeg_fu_406_p3 = add_ln346_fu_400_p2[32'd8];

assign mantissa_1_fu_526_p4 = {{{{1'd1}, {p_Result_3_fu_522_p1}}}, {1'd0}};

assign mantissa_2_fu_666_p4 = {{{{1'd1}, {p_Result_5_fu_662_p1}}}, {1'd0}};

assign mantissa_3_fu_806_p4 = {{{{1'd1}, {p_Result_7_fu_802_p1}}}, {1'd0}};

assign mantissa_fu_382_p4 = {{{{1'd1}, {p_Result_1_fu_378_p1}}}, {1'd0}};

assign p_Result_1_fu_378_p1 = data_V_fu_356_p1[22:0];

assign p_Result_2_fu_504_p3 = data_V_1_fu_500_p1[32'd31];

assign p_Result_3_fu_522_p1 = data_V_1_fu_500_p1[22:0];

assign p_Result_4_fu_644_p3 = data_V_2_fu_640_p1[32'd31];

assign p_Result_5_fu_662_p1 = data_V_2_fu_640_p1[22:0];

assign p_Result_6_fu_784_p3 = data_V_3_fu_780_p1[32'd31];

assign p_Result_7_fu_802_p1 = data_V_3_fu_780_p1[22:0];

assign p_Result_s_fu_360_p3 = data_V_fu_356_p1[32'd31];

assign p_ZL8sv_coeff_0_address0 = zext_ln22_fu_348_p1;

assign p_ZL8sv_coeff_1_address0 = zext_ln22_reg_981;

assign p_ZL8sv_coeff_2_address0 = zext_ln22_reg_981;

assign p_ZL8sv_coeff_3_address0 = zext_ln22_reg_981;

assign r_V_1_fu_446_p2 = zext_ln15_fu_392_p1 << zext_ln1488_fu_436_p1;

assign r_V_2_fu_584_p2 = zext_ln15_1_fu_536_p1 >> zext_ln1488_1_fu_580_p1;

assign r_V_3_fu_590_p2 = zext_ln15_1_fu_536_p1 << zext_ln1488_1_fu_580_p1;

assign r_V_4_fu_724_p2 = zext_ln15_2_fu_676_p1 >> zext_ln1488_2_fu_720_p1;

assign r_V_5_fu_730_p2 = zext_ln15_2_fu_676_p1 << zext_ln1488_2_fu_720_p1;

assign r_V_6_fu_864_p2 = zext_ln15_3_fu_816_p1 >> zext_ln1488_3_fu_860_p1;

assign r_V_7_fu_870_p2 = zext_ln15_3_fu_816_p1 << zext_ln1488_3_fu_860_p1;

assign r_V_fu_440_p2 = zext_ln15_fu_392_p1 >> zext_ln1488_fu_436_p1;

assign result_V_11_fu_906_p2 = (32'd0 - val_3_fu_898_p3);

assign result_V_2_fu_482_p2 = (32'd0 - val_fu_474_p3);

assign result_V_5_fu_626_p2 = (32'd0 - val_1_fu_618_p3);

assign result_V_8_fu_766_p2 = (32'd0 - val_2_fu_758_p3);

assign result_V_fu_912_p3 = ((p_Result_6_fu_784_p3[0:0] == 1'b1) ? result_V_11_fu_906_p2 : val_3_fu_898_p3);

assign sext_ln1488_1_fu_576_p1 = $signed(ush_1_fu_568_p3);

assign sext_ln1488_2_fu_716_p1 = $signed(ush_2_fu_708_p3);

assign sext_ln1488_3_fu_856_p1 = $signed(ush_3_fu_848_p3);

assign sext_ln1488_fu_432_p1 = $signed(ush_fu_424_p3);

assign sext_ln1512_1_fu_564_p1 = $signed(sub_ln1512_1_fu_558_p2);

assign sext_ln1512_2_fu_704_p1 = $signed(sub_ln1512_2_fu_698_p2);

assign sext_ln1512_3_fu_844_p1 = $signed(sub_ln1512_3_fu_838_p2);

assign sext_ln1512_fu_420_p1 = $signed(sub_ln1512_fu_414_p2);

assign sub_ln1512_1_fu_558_p2 = (8'd127 - xs_exp_V_1_fu_512_p4);

assign sub_ln1512_2_fu_698_p2 = (8'd127 - xs_exp_V_2_fu_652_p4);

assign sub_ln1512_3_fu_838_p2 = (8'd127 - xs_exp_V_3_fu_792_p4);

assign sub_ln1512_fu_414_p2 = (8'd127 - xs_exp_V_fu_368_p4);

assign sum_5_fu_488_p3 = ((p_Result_s_fu_360_p3[0:0] == 1'b1) ? result_V_2_fu_482_p2 : val_fu_474_p3);

assign sum_6_fu_632_p3 = ((p_Result_2_fu_504_p3[0:0] == 1'b1) ? result_V_5_fu_626_p2 : val_1_fu_618_p3);

assign sum_7_fu_772_p3 = ((p_Result_4_fu_644_p3[0:0] == 1'b1) ? result_V_8_fu_766_p2 : val_2_fu_758_p3);

assign tmp_12_fu_736_p3 = r_V_4_fu_724_p2[32'd24];

assign tmp_16_fu_876_p3 = r_V_6_fu_864_p2[32'd24];

assign tmp_2_fu_608_p4 = {{r_V_3_fu_590_p2[55:24]}};

assign tmp_4_fu_748_p4 = {{r_V_5_fu_730_p2[55:24]}};

assign tmp_7_fu_888_p4 = {{r_V_7_fu_870_p2[55:24]}};

assign tmp_8_fu_596_p3 = r_V_2_fu_584_p2[32'd24];

assign tmp_fu_452_p3 = r_V_fu_440_p2[32'd24];

assign tmp_s_fu_464_p4 = {{r_V_1_fu_446_p2[55:24]}};

assign ush_1_fu_568_p3 = ((isNeg_1_fu_550_p3[0:0] == 1'b1) ? sext_ln1512_1_fu_564_p1 : add_ln346_1_fu_544_p2);

assign ush_2_fu_708_p3 = ((isNeg_2_fu_690_p3[0:0] == 1'b1) ? sext_ln1512_2_fu_704_p1 : add_ln346_2_fu_684_p2);

assign ush_3_fu_848_p3 = ((isNeg_3_fu_830_p3[0:0] == 1'b1) ? sext_ln1512_3_fu_844_p1 : add_ln346_3_fu_824_p2);

assign ush_fu_424_p3 = ((isNeg_fu_406_p3[0:0] == 1'b1) ? sext_ln1512_fu_420_p1 : add_ln346_fu_400_p2);

assign val_1_fu_618_p3 = ((isNeg_1_fu_550_p3[0:0] == 1'b1) ? zext_ln818_1_fu_604_p1 : tmp_2_fu_608_p4);

assign val_2_fu_758_p3 = ((isNeg_2_fu_690_p3[0:0] == 1'b1) ? zext_ln818_2_fu_744_p1 : tmp_4_fu_748_p4);

assign val_3_fu_898_p3 = ((isNeg_3_fu_830_p3[0:0] == 1'b1) ? zext_ln818_3_fu_884_p1 : tmp_7_fu_888_p4);

assign val_fu_474_p3 = ((isNeg_fu_406_p3[0:0] == 1'b1) ? zext_ln818_fu_460_p1 : tmp_s_fu_464_p4);

assign xs_exp_V_1_fu_512_p4 = {{data_V_1_fu_500_p1[30:23]}};

assign xs_exp_V_2_fu_652_p4 = {{data_V_2_fu_640_p1[30:23]}};

assign xs_exp_V_3_fu_792_p4 = {{data_V_3_fu_780_p1[30:23]}};

assign xs_exp_V_fu_368_p4 = {{data_V_fu_356_p1[30:23]}};

assign zext_ln1488_1_fu_580_p1 = $unsigned(sext_ln1488_1_fu_576_p1);

assign zext_ln1488_2_fu_720_p1 = $unsigned(sext_ln1488_2_fu_716_p1);

assign zext_ln1488_3_fu_860_p1 = $unsigned(sext_ln1488_3_fu_856_p1);

assign zext_ln1488_fu_436_p1 = $unsigned(sext_ln1488_fu_432_p1);

assign zext_ln15_1_fu_536_p1 = mantissa_1_fu_526_p4;

assign zext_ln15_2_fu_676_p1 = mantissa_2_fu_666_p4;

assign zext_ln15_3_fu_816_p1 = mantissa_3_fu_806_p4;

assign zext_ln15_fu_392_p1 = mantissa_fu_382_p4;

assign zext_ln22_fu_348_p1 = lshr_ln_reg_966;

assign zext_ln346_1_fu_540_p1 = xs_exp_V_1_fu_512_p4;

assign zext_ln346_2_fu_680_p1 = xs_exp_V_2_fu_652_p4;

assign zext_ln346_3_fu_820_p1 = xs_exp_V_3_fu_792_p4;

assign zext_ln346_fu_396_p1 = xs_exp_V_fu_368_p4;

assign zext_ln818_1_fu_604_p1 = tmp_8_fu_596_p3;

assign zext_ln818_2_fu_744_p1 = tmp_12_fu_736_p3;

assign zext_ln818_3_fu_884_p1 = tmp_16_fu_876_p3;

assign zext_ln818_fu_460_p1 = tmp_fu_452_p3;

always @ (posedge ap_clk) begin
    zext_ln22_reg_981[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
end

endmodule //svm
