\hypertarget{group__RTEMSBSPsARMSMDK2410}{}\section{S\+M\+D\+K2410}
\label{group__RTEMSBSPsARMSMDK2410}\index{SMDK2410@{SMDK2410}}


S\+M\+D\+K2410 Board Support Package.  


\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group__smdk2410__smc}{S\+M\+C Disk Driver}}
\begin{DoxyCompactList}\small\item\em S\+MC Disk Driver Support. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Files}
\begin{DoxyCompactItemize}
\item 
file \mbox{\hyperlink{bsps_2arm_2smdk2410_2include_2bsp_8h}{bsp.\+h}}
\begin{DoxyCompactList}\small\item\em Global B\+SP definitons. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__RTEMSBSPsARMSMDK2410_ga5d7d631d3a14b7554160f14eb42f351b}\label{group__RTEMSBSPsARMSMDK2410_ga5d7d631d3a14b7554160f14eb42f351b}} 
\#define {\bfseries B\+S\+P\+\_\+\+F\+E\+A\+T\+U\+R\+E\+\_\+\+I\+R\+Q\+\_\+\+E\+X\+T\+E\+N\+S\+I\+ON}
\item 
\mbox{\Hypertarget{group__RTEMSBSPsARMSMDK2410_gad07ed248b4d9108c92d0f80786ec17ab}\label{group__RTEMSBSPsARMSMDK2410_gad07ed248b4d9108c92d0f80786ec17ab}} 
\#define \mbox{\hyperlink{group__RTEMSBSPsARMSMDK2410_gad07ed248b4d9108c92d0f80786ec17ab}{B\+S\+P\+\_\+\+O\+S\+C\+\_\+\+F\+R\+EQ}}~12000000
\begin{DoxyCompactList}\small\item\em 12 M\+Hz oscillator \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__RTEMSBSPsARMSMDK2410_ga01d6c4bba0f01d835b5953aa038c49bd}\label{group__RTEMSBSPsARMSMDK2410_ga01d6c4bba0f01d835b5953aa038c49bd}} 
\#define \mbox{\hyperlink{group__RTEMSBSPsARMSMDK2410_ga01d6c4bba0f01d835b5953aa038c49bd}{M\+\_\+\+M\+D\+IV}}~81
\begin{DoxyCompactList}\small\item\em F\+C\+LK=133Mhz. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__RTEMSBSPsARMSMDK2410_ga7861046db91fdca03f30814033ca8422}\label{group__RTEMSBSPsARMSMDK2410_ga7861046db91fdca03f30814033ca8422}} 
\#define {\bfseries M\+\_\+\+P\+D\+IV}~2
\item 
\mbox{\Hypertarget{group__RTEMSBSPsARMSMDK2410_ga54f6a9d4f796b7f1a3d5fe0f7baa4d71}\label{group__RTEMSBSPsARMSMDK2410_ga54f6a9d4f796b7f1a3d5fe0f7baa4d71}} 
\#define {\bfseries M\+\_\+\+S\+D\+IV}~1
\item 
\mbox{\Hypertarget{group__RTEMSBSPsARMSMDK2410_gaf6167392e26125f8167faf377c4ffe96}\label{group__RTEMSBSPsARMSMDK2410_gaf6167392e26125f8167faf377c4ffe96}} 
\#define \mbox{\hyperlink{group__RTEMSBSPsARMSMDK2410_gaf6167392e26125f8167faf377c4ffe96}{M\+\_\+\+C\+L\+K\+D\+I\+VN}}~2
\begin{DoxyCompactList}\small\item\em H\+C\+LK=F\+C\+L\+K/2, P\+C\+LK=F\+C\+L\+K/2. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__RTEMSBSPsARMSMDK2410_ga63bcac7690bf2a42044745cda106d902}\label{group__RTEMSBSPsARMSMDK2410_ga63bcac7690bf2a42044745cda106d902}} 
\#define \mbox{\hyperlink{group__RTEMSBSPsARMSMDK2410_ga63bcac7690bf2a42044745cda106d902}{R\+E\+F\+EN}}~0x1
\begin{DoxyCompactList}\small\item\em enable refresh \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__RTEMSBSPsARMSMDK2410_gaafbe8e7d5900189511600880eb16aacd}\label{group__RTEMSBSPsARMSMDK2410_gaafbe8e7d5900189511600880eb16aacd}} 
\#define \mbox{\hyperlink{group__RTEMSBSPsARMSMDK2410_gaafbe8e7d5900189511600880eb16aacd}{T\+R\+E\+F\+MD}}~0x0
\begin{DoxyCompactList}\small\item\em C\+B\+R(\+C\+A\+S before R\+A\+S)/auto refresh. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__RTEMSBSPsARMSMDK2410_ga0115533cbcf17564a4b6d70619ee0e53}\label{group__RTEMSBSPsARMSMDK2410_ga0115533cbcf17564a4b6d70619ee0e53}} 
\#define \mbox{\hyperlink{group__RTEMSBSPsARMSMDK2410_ga0115533cbcf17564a4b6d70619ee0e53}{Trp}}~0x0
\begin{DoxyCompactList}\small\item\em 2 clk \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__RTEMSBSPsARMSMDK2410_ga13b913a213400e14e5dc16ce81e3b99a}\label{group__RTEMSBSPsARMSMDK2410_ga13b913a213400e14e5dc16ce81e3b99a}} 
\#define \mbox{\hyperlink{group__RTEMSBSPsARMSMDK2410_ga13b913a213400e14e5dc16ce81e3b99a}{Trc}}~0x3
\begin{DoxyCompactList}\small\item\em 7 clk \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__RTEMSBSPsARMSMDK2410_ga611df3210ccab8ce586c8f1f6d383199}\label{group__RTEMSBSPsARMSMDK2410_ga611df3210ccab8ce586c8f1f6d383199}} 
\#define \mbox{\hyperlink{group__RTEMSBSPsARMSMDK2410_ga611df3210ccab8ce586c8f1f6d383199}{Tchr}}~0x2
\begin{DoxyCompactList}\small\item\em 3 clk \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void $\ast$ \mbox{\hyperlink{group__RTEMSBSPsARMSMDK2410_ga301be7085b80c41a9c5887247003c662}{bsp\+\_\+idle\+\_\+thread}} (uintptr\+\_\+t ignored)
\begin{DoxyCompactList}\small\item\em This B\+SP provides its own I\+D\+LE thread to override the R\+T\+E\+MS one. \end{DoxyCompactList}\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__RTEMSBSPsARMSMDK2410_gab56a88aaed3e12f431d886a095a6106a}\label{group__RTEMSBSPsARMSMDK2410_gab56a88aaed3e12f431d886a095a6106a}} 
uint32\+\_\+t \mbox{\hyperlink{group__RTEMSBSPsARMSMDK2410_gab56a88aaed3e12f431d886a095a6106a}{get\+\_\+\+F\+C\+LK}} (void)
\begin{DoxyCompactList}\small\item\em functions to get the differents s3c2400 clks \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__RTEMSBSPsARMSMDK2410_ga246cbf7f95a83c60a64b412c5b0b5c25}\label{group__RTEMSBSPsARMSMDK2410_ga246cbf7f95a83c60a64b412c5b0b5c25}} 
uint32\+\_\+t {\bfseries get\+\_\+\+H\+C\+LK} (void)
\item 
\mbox{\Hypertarget{group__RTEMSBSPsARMSMDK2410_gab285fe3912fc1f5b4e762e7d57d817d4}\label{group__RTEMSBSPsARMSMDK2410_gab285fe3912fc1f5b4e762e7d57d817d4}} 
uint32\+\_\+t {\bfseries get\+\_\+\+P\+C\+LK} (void)
\item 
\mbox{\Hypertarget{group__RTEMSBSPsARMSMDK2410_gaf7c72d3fa1a82d716c96b342e4b87987}\label{group__RTEMSBSPsARMSMDK2410_gaf7c72d3fa1a82d716c96b342e4b87987}} 
uint32\+\_\+t {\bfseries get\+\_\+\+U\+C\+LK} (void)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
S\+M\+D\+K2410 Board Support Package. 



\subsection{Function Documentation}
\mbox{\Hypertarget{group__RTEMSBSPsARMSMDK2410_ga301be7085b80c41a9c5887247003c662}\label{group__RTEMSBSPsARMSMDK2410_ga301be7085b80c41a9c5887247003c662}} 
\index{SMDK2410@{SMDK2410}!bsp\_idle\_thread@{bsp\_idle\_thread}}
\index{bsp\_idle\_thread@{bsp\_idle\_thread}!SMDK2410@{SMDK2410}}
\subsubsection{\texorpdfstring{bsp\_idle\_thread()}{bsp\_idle\_thread()}}
{\footnotesize\ttfamily void$\ast$ bsp\+\_\+idle\+\_\+thread (\begin{DoxyParamCaption}\item[{uintptr\+\_\+t}]{ignored }\end{DoxyParamCaption})}



This B\+SP provides its own I\+D\+LE thread to override the R\+T\+E\+MS one. 

So we prototype it and define the constant \mbox{\hyperlink{confdefs_8h}{confdefs.\+h}} expects to configure a B\+SP specific one.

This B\+SP provides its own I\+D\+LE thread to override the R\+T\+E\+MS one.

This idle task sets the power mode to idle. This causes the processor clock to be stopped, while on-\/chip peripherals remain active. Any enabled interrupt from a peripheral or an external interrupt source will cause the processor to resume execution.

To enable the idle task use the following in the system configuration\+:


\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{preprocessor}{\#include <bsp.h>}}
\DoxyCodeLine{}
\DoxyCodeLine{\textcolor{preprocessor}{\#define CONFIGURE\_INIT}}
\DoxyCodeLine{}
\DoxyCodeLine{\textcolor{preprocessor}{\#define CONFIGURE\_IDLE\_TASK\_BODY bsp\_idle\_thread}}
\DoxyCodeLine{}
\DoxyCodeLine{\textcolor{preprocessor}{\#include <\mbox{\hyperlink{confdefs_8h}{confdefs.h}}>}}
\end{DoxyCode}


This B\+SP provides its own I\+D\+LE thread to override the R\+T\+E\+MS one.

Optimized idle task.

The M\+SR\mbox{[}P\+OW\mbox{]} bit is set to put the C\+PU into the low power mode defined in H\+I\+D0. H\+I\+D0 is set during starup in start.\+S.

This B\+SP provides its own I\+D\+LE thread to override the R\+T\+E\+MS one.

This idle task sets the power mode to idle. This causes the processor clock to be stopped, while on-\/chip peripherals remain active. Any enabled interrupt from a peripheral or an external interrupt source will cause the processor to resume execution.

To enable the idle task use the following in the system configuration\+:


\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{preprocessor}{\#include <bsp.h>}}
\DoxyCodeLine{}
\DoxyCodeLine{\textcolor{preprocessor}{\#define CONFIGURE\_INIT}}
\DoxyCodeLine{}
\DoxyCodeLine{\textcolor{preprocessor}{\#define CONFIGURE\_IDLE\_TASK\_BODY bsp\_idle\_thread}}
\DoxyCodeLine{}
\DoxyCodeLine{\textcolor{preprocessor}{\#include <\mbox{\hyperlink{confdefs_8h}{confdefs.h}}>}}
\end{DoxyCode}


Optimized idle task.

The M\+SR\mbox{[}P\+OW\mbox{]} bit is set to put the C\+PU into the low power mode defined in H\+I\+D0. H\+I\+D0 is set during starup in start.\+S. 