{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649572999269 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649572999273 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 10 14:43:19 2022 " "Processing started: Sun Apr 10 14:43:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649572999273 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649572999273 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649572999273 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649572999625 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649572999625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file edge_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detect " "Found entity 1: edge_detect" {  } { { "edge_detect.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/edge_detect.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649573009735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649573009735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_1sec.v 1 1 " "Found 1 design units, including 1 entities, in source file mod_1sec.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_1sec " "Found entity 1: mod_1sec" {  } { { "mod_1sec.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/mod_1sec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649573009739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649573009739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file lab2_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab2_tb " "Found entity 1: lab2_tb" {  } { { "lab2_tb.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lab2_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649573009743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649573009743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2.v 1 1 " "Found 1 design units, including 1 entities, in source file lab2.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab2 " "Found entity 1: lab2" {  } { { "lab2.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lab2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649573009743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649573009743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649573009747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649573009747 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "counter.v(92) " "Verilog HDL information at counter.v(92): always construct contains both blocking and non-blocking assignments" {  } { { "counter.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/counter.v" 92 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1649573009751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649573009751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649573009751 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lcm_ctrl.v(86) " "Verilog HDL information at lcm_ctrl.v(86): always construct contains both blocking and non-blocking assignments" {  } { { "lcm_ctrl.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lcm_ctrl.v" 86 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1649573009751 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "sec_l sec_L lcm_ctrl.v(6) " "Verilog HDL Declaration information at lcm_ctrl.v(6): object \"sec_l\" differs only in case from object \"sec_L\" in the same scope" {  } { { "lcm_ctrl.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lcm_ctrl.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649573009751 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "sec_h sec_H lcm_ctrl.v(7) " "Verilog HDL Declaration information at lcm_ctrl.v(7): object \"sec_h\" differs only in case from object \"sec_H\" in the same scope" {  } { { "lcm_ctrl.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lcm_ctrl.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649573009751 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "min_l min_L lcm_ctrl.v(8) " "Verilog HDL Declaration information at lcm_ctrl.v(8): object \"min_l\" differs only in case from object \"min_L\" in the same scope" {  } { { "lcm_ctrl.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lcm_ctrl.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649573009751 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "min_h min_H lcm_ctrl.v(9) " "Verilog HDL Declaration information at lcm_ctrl.v(9): object \"min_h\" differs only in case from object \"min_H\" in the same scope" {  } { { "lcm_ctrl.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lcm_ctrl.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649573009751 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "hr_l hr_L lcm_ctrl.v(10) " "Verilog HDL Declaration information at lcm_ctrl.v(10): object \"hr_l\" differs only in case from object \"hr_L\" in the same scope" {  } { { "lcm_ctrl.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lcm_ctrl.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649573009751 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "hr_h hr_H lcm_ctrl.v(11) " "Verilog HDL Declaration information at lcm_ctrl.v(11): object \"hr_h\" differs only in case from object \"hr_H\" in the same scope" {  } { { "lcm_ctrl.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lcm_ctrl.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1649573009755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcm_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file lcm_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcm_ctrl " "Found entity 1: lcm_ctrl" {  } { { "lcm_ctrl.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lcm_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649573009755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649573009755 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab2 " "Elaborating entity \"lab2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649573009791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_1sec mod_1sec:u1 " "Elaborating entity \"mod_1sec\" for hierarchy \"mod_1sec:u1\"" {  } { { "lab2.v" "u1" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lab2.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649573009795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:d1 " "Elaborating entity \"debounce\" for hierarchy \"debounce:d1\"" {  } { { "lab2.v" "d1" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lab2.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649573009795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detect edge_detect:e1 " "Elaborating entity \"edge_detect\" for hierarchy \"edge_detect:e1\"" {  } { { "lab2.v" "e1" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lab2.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649573009799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:c " "Elaborating entity \"counter\" for hierarchy \"counter:c\"" {  } { { "lab2.v" "c" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lab2.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649573009799 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 counter.v(41) " "Verilog HDL assignment warning at counter.v(41): truncated value with size 32 to match size of target (1)" {  } { { "counter.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/counter.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649573009803 "|lab2|counter:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 counter.v(42) " "Verilog HDL assignment warning at counter.v(42): truncated value with size 32 to match size of target (1)" {  } { { "counter.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/counter.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649573009803 "|lab2|counter:c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcm_ctrl lcm_ctrl:ctrl " "Elaborating entity \"lcm_ctrl\" for hierarchy \"lcm_ctrl:ctrl\"" {  } { { "lab2.v" "ctrl" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lab2.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649573009803 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcm_ctrl.v(126) " "Verilog HDL assignment warning at lcm_ctrl.v(126): truncated value with size 32 to match size of target (4)" {  } { { "lcm_ctrl.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lcm_ctrl.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649573009807 "|lab2|lcm_ctrl:ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcm_ctrl.v(128) " "Verilog HDL assignment warning at lcm_ctrl.v(128): truncated value with size 32 to match size of target (4)" {  } { { "lcm_ctrl.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lcm_ctrl.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649573009807 "|lab2|lcm_ctrl:ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcm_ctrl.v(129) " "Verilog HDL assignment warning at lcm_ctrl.v(129): truncated value with size 32 to match size of target (4)" {  } { { "lcm_ctrl.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lcm_ctrl.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649573009807 "|lab2|lcm_ctrl:ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcm_ctrl.v(131) " "Verilog HDL assignment warning at lcm_ctrl.v(131): truncated value with size 32 to match size of target (4)" {  } { { "lcm_ctrl.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lcm_ctrl.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649573009807 "|lab2|lcm_ctrl:ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcm_ctrl.v(133) " "Verilog HDL assignment warning at lcm_ctrl.v(133): truncated value with size 32 to match size of target (4)" {  } { { "lcm_ctrl.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lcm_ctrl.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649573009807 "|lab2|lcm_ctrl:ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcm_ctrl.v(134) " "Verilog HDL assignment warning at lcm_ctrl.v(134): truncated value with size 32 to match size of target (4)" {  } { { "lcm_ctrl.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lcm_ctrl.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649573009807 "|lab2|lcm_ctrl:ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcm_ctrl.v(136) " "Verilog HDL assignment warning at lcm_ctrl.v(136): truncated value with size 32 to match size of target (4)" {  } { { "lcm_ctrl.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lcm_ctrl.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649573009807 "|lab2|lcm_ctrl:ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcm_ctrl.v(138) " "Verilog HDL assignment warning at lcm_ctrl.v(138): truncated value with size 32 to match size of target (4)" {  } { { "lcm_ctrl.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lcm_ctrl.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649573009807 "|lab2|lcm_ctrl:ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcm_ctrl.v(139) " "Verilog HDL assignment warning at lcm_ctrl.v(139): truncated value with size 32 to match size of target (4)" {  } { { "lcm_ctrl.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lcm_ctrl.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649573009807 "|lab2|lcm_ctrl:ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcm_ctrl.v(141) " "Verilog HDL assignment warning at lcm_ctrl.v(141): truncated value with size 32 to match size of target (4)" {  } { { "lcm_ctrl.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lcm_ctrl.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649573009807 "|lab2|lcm_ctrl:ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcm_ctrl.v(143) " "Verilog HDL assignment warning at lcm_ctrl.v(143): truncated value with size 32 to match size of target (4)" {  } { { "lcm_ctrl.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lcm_ctrl.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649573009807 "|lab2|lcm_ctrl:ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 lcm_ctrl.v(187) " "Verilog HDL assignment warning at lcm_ctrl.v(187): truncated value with size 32 to match size of target (3)" {  } { { "lcm_ctrl.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lcm_ctrl.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649573009807 "|lab2|lcm_ctrl:ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 lcm_ctrl.v(188) " "Verilog HDL assignment warning at lcm_ctrl.v(188): truncated value with size 32 to match size of target (3)" {  } { { "lcm_ctrl.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lcm_ctrl.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649573009807 "|lab2|lcm_ctrl:ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 lcm_ctrl.v(189) " "Verilog HDL assignment warning at lcm_ctrl.v(189): truncated value with size 32 to match size of target (3)" {  } { { "lcm_ctrl.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lcm_ctrl.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649573009807 "|lab2|lcm_ctrl:ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 lcm_ctrl.v(190) " "Verilog HDL assignment warning at lcm_ctrl.v(190): truncated value with size 32 to match size of target (3)" {  } { { "lcm_ctrl.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lcm_ctrl.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649573009807 "|lab2|lcm_ctrl:ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 lcm_ctrl.v(191) " "Verilog HDL assignment warning at lcm_ctrl.v(191): truncated value with size 32 to match size of target (3)" {  } { { "lcm_ctrl.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lcm_ctrl.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649573009807 "|lab2|lcm_ctrl:ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 lcm_ctrl.v(192) " "Verilog HDL assignment warning at lcm_ctrl.v(192): truncated value with size 32 to match size of target (3)" {  } { { "lcm_ctrl.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lcm_ctrl.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649573009811 "|lab2|lcm_ctrl:ctrl"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "lab2.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lab2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649573010635 "|lab2|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "lab2.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lab2.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649573010635 "|lab2|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "lab2.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lab2.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649573010635 "|lab2|LCD_BLON"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1649573010635 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1649573010723 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Digital_Logic_Design/Pratice/Homework 2/output_files/lab2.map.smsg " "Generated suppressed messages file D:/Digital_Logic_Design/Pratice/Homework 2/output_files/lab2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649573011311 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1649573011423 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649573011423 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "391 " "Implemented 391 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1649573011483 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1649573011483 ""} { "Info" "ICUT_CUT_TM_LCELLS" "344 " "Implemented 344 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1649573011483 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1649573011483 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649573011499 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 10 14:43:31 2022 " "Processing ended: Sun Apr 10 14:43:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649573011499 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649573011499 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649573011499 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649573011499 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1649573012954 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649573012962 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 10 14:43:32 2022 " "Processing started: Sun Apr 10 14:43:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649573012962 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1649573012962 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab2 -c lab2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1649573012962 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1649573013105 ""}
{ "Info" "0" "" "Project  = lab2" {  } {  } 0 0 "Project  = lab2" 0 0 "Fitter" 0 0 1649573013109 ""}
{ "Info" "0" "" "Revision = lab2" {  } {  } 0 0 "Revision = lab2" 0 0 "Fitter" 0 0 1649573013109 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1649573013185 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1649573013185 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab2 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"lab2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1649573013193 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1649573013257 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1649573013257 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1649573013693 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1649573013701 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649573013953 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649573013953 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649573013953 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649573013953 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649573013953 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649573013953 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649573013953 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649573013953 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1649573013953 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1649573013953 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Digital_Logic_Design/Pratice/Homework 2/" { { 0 { 0 ""} 0 803 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1649573013957 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Digital_Logic_Design/Pratice/Homework 2/" { { 0 { 0 ""} 0 805 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1649573013957 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Digital_Logic_Design/Pratice/Homework 2/" { { 0 { 0 ""} 0 807 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1649573013957 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Digital_Logic_Design/Pratice/Homework 2/" { { 0 { 0 ""} 0 809 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1649573013957 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Digital_Logic_Design/Pratice/Homework 2/" { { 0 { 0 ""} 0 811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1649573013957 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1649573013957 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1649573013961 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "47 47 " "No exact pin location assignment(s) for 47 pins of 47 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1649573015037 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab2.sdc " "Synopsys Design Constraints File file not found: 'lab2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1649573015341 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1649573015341 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1649573015349 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1649573015349 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1649573015349 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLOCK_50~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649573015445 ""}  } { { "lab2.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lab2.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "D:/Digital_Logic_Design/Pratice/Homework 2/" { { 0 { 0 ""} 0 796 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649573015445 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "KEY\[3\]~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node KEY\[3\]~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1649573015445 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcm_ctrl:ctrl\|LCD_EN~0 " "Destination node lcm_ctrl:ctrl\|LCD_EN~0" {  } { { "lcm_ctrl.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lcm_ctrl.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital_Logic_Design/Pratice/Homework 2/" { { 0 { 0 ""} 0 396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649573015445 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcm_ctrl:ctrl\|LCD_EN~2 " "Destination node lcm_ctrl:ctrl\|LCD_EN~2" {  } { { "lcm_ctrl.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lcm_ctrl.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital_Logic_Design/Pratice/Homework 2/" { { 0 { 0 ""} 0 399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1649573015445 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1649573015445 ""}  } { { "lab2.v" "" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lab2.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "D:/Digital_Logic_Design/Pratice/Homework 2/" { { 0 { 0 ""} 0 797 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649573015445 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1649573015769 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1649573015769 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1649573015769 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1649573015773 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1649573015773 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1649573015777 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1649573015777 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1649573015777 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1649573015809 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1649573015809 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1649573015809 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "45 unused 2.5V 3 42 0 " "Number of I/O pins in group: 45 (unused VREF, 2.5V VCCIO, 3 input, 42 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1649573015813 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1649573015813 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1649573015813 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1649573015813 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1649573015813 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1649573015813 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1649573015813 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1649573015813 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1649573015813 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1649573015813 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1649573015813 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1649573015813 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1649573015813 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649573015973 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1649573015977 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1649573018905 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649573019057 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1649573019093 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1649573028567 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649573028571 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1649573028915 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X23_Y61 X33_Y73 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X23_Y61 to location X33_Y73" {  } { { "loc" "" { Generic "D:/Digital_Logic_Design/Pratice/Homework 2/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X23_Y61 to location X33_Y73"} { { 12 { 0 ""} 23 61 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1649573032639 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1649573032639 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1649573033503 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1649573033503 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649573033507 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.39 " "Total time spent on timing analysis during the Fitter is 0.39 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1649573033611 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1649573033623 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1649573033835 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1649573033839 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1649573034035 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649573034365 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Digital_Logic_Design/Pratice/Homework 2/output_files/lab2.fit.smsg " "Generated suppressed messages file D:/Digital_Logic_Design/Pratice/Homework 2/output_files/lab2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1649573034733 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6699 " "Peak virtual memory: 6699 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649573034989 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 10 14:43:54 2022 " "Processing ended: Sun Apr 10 14:43:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649573034989 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649573034989 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649573034989 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1649573034989 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1649573035983 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649573035987 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 10 14:43:55 2022 " "Processing started: Sun Apr 10 14:43:55 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649573035987 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1649573035987 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab2 -c lab2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1649573035987 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1649573036219 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1649573038538 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1649573038618 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4680 " "Peak virtual memory: 4680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649573038858 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 10 14:43:58 2022 " "Processing ended: Sun Apr 10 14:43:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649573038858 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649573038858 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649573038858 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1649573038858 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1649573039519 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1649573040299 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649573040307 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 10 14:43:59 2022 " "Processing started: Sun Apr 10 14:43:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649573040307 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1649573040307 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab2 -c lab2 " "Command: quartus_sta lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1649573040307 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1649573040467 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1649573040751 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1649573040755 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649573040815 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649573040815 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab2.sdc " "Synopsys Design Constraints File file not found: 'lab2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1649573041375 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1649573041375 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1649573041375 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649573041375 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1649573041379 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649573041379 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1649573041379 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1649573041391 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1649573041419 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1649573041419 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.432 " "Worst-case setup slack is -3.432" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649573041423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649573041423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.432            -433.444 CLOCK_50  " "   -3.432            -433.444 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649573041423 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649573041423 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.386 " "Worst-case hold slack is 0.386" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649573041427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649573041427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 CLOCK_50  " "    0.386               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649573041427 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649573041427 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649573041431 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649573041435 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649573041435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649573041435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -222.735 CLOCK_50  " "   -3.000            -222.735 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649573041435 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649573041435 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1649573041467 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1649573041491 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1649573041823 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649573041875 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1649573041883 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1649573041883 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.035 " "Worst-case setup slack is -3.035" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649573041883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649573041883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.035            -380.175 CLOCK_50  " "   -3.035            -380.175 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649573041883 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649573041883 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.339 " "Worst-case hold slack is 0.339" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649573041891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649573041891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 CLOCK_50  " "    0.339               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649573041891 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649573041891 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649573041895 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649573041899 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649573041899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649573041899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -222.735 CLOCK_50  " "   -3.000            -222.735 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649573041899 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649573041899 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1649573041931 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649573042028 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1649573042028 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1649573042028 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.111 " "Worst-case setup slack is -1.111" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649573042031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649573042031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.111            -123.860 CLOCK_50  " "   -1.111            -123.860 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649573042031 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649573042031 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.175 " "Worst-case hold slack is 0.175" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649573042039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649573042039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 CLOCK_50  " "    0.175               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649573042039 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649573042039 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649573042043 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649573042047 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649573042051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649573042051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -185.354 CLOCK_50  " "   -3.000            -185.354 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649573042051 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649573042051 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1649573042543 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1649573042543 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4985 " "Peak virtual memory: 4985 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649573042611 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 10 14:44:02 2022 " "Processing ended: Sun Apr 10 14:44:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649573042611 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649573042611 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649573042611 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1649573042611 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1649573043882 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649573043890 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 10 14:44:03 2022 " "Processing started: Sun Apr 10 14:44:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649573043890 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1649573043890 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lab2 -c lab2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1649573043890 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1649573044527 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab2_7_1200mv_85c_slow.vo D:/Digital_Logic_Design/Pratice/Homework 2/simulation/modelsim/ simulation " "Generated file lab2_7_1200mv_85c_slow.vo in folder \"D:/Digital_Logic_Design/Pratice/Homework 2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1649573044747 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab2_7_1200mv_0c_slow.vo D:/Digital_Logic_Design/Pratice/Homework 2/simulation/modelsim/ simulation " "Generated file lab2_7_1200mv_0c_slow.vo in folder \"D:/Digital_Logic_Design/Pratice/Homework 2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1649573044819 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab2_min_1200mv_0c_fast.vo D:/Digital_Logic_Design/Pratice/Homework 2/simulation/modelsim/ simulation " "Generated file lab2_min_1200mv_0c_fast.vo in folder \"D:/Digital_Logic_Design/Pratice/Homework 2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1649573044895 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab2.vo D:/Digital_Logic_Design/Pratice/Homework 2/simulation/modelsim/ simulation " "Generated file lab2.vo in folder \"D:/Digital_Logic_Design/Pratice/Homework 2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1649573044971 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab2_7_1200mv_85c_v_slow.sdo D:/Digital_Logic_Design/Pratice/Homework 2/simulation/modelsim/ simulation " "Generated file lab2_7_1200mv_85c_v_slow.sdo in folder \"D:/Digital_Logic_Design/Pratice/Homework 2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1649573045043 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab2_7_1200mv_0c_v_slow.sdo D:/Digital_Logic_Design/Pratice/Homework 2/simulation/modelsim/ simulation " "Generated file lab2_7_1200mv_0c_v_slow.sdo in folder \"D:/Digital_Logic_Design/Pratice/Homework 2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1649573045119 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab2_min_1200mv_0c_v_fast.sdo D:/Digital_Logic_Design/Pratice/Homework 2/simulation/modelsim/ simulation " "Generated file lab2_min_1200mv_0c_v_fast.sdo in folder \"D:/Digital_Logic_Design/Pratice/Homework 2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1649573045191 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab2_v.sdo D:/Digital_Logic_Design/Pratice/Homework 2/simulation/modelsim/ simulation " "Generated file lab2_v.sdo in folder \"D:/Digital_Logic_Design/Pratice/Homework 2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1649573045267 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4654 " "Peak virtual memory: 4654 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649573045315 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 10 14:44:05 2022 " "Processing ended: Sun Apr 10 14:44:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649573045315 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649573045315 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649573045315 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1649573045315 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "EDA Netlist Writer" 0 -1 1649573046571 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649573046579 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 10 14:44:06 2022 " "Processing started: Sun Apr 10 14:44:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649573046579 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1649573046579 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui lab2 lab2 " "Command: quartus_sh -t c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui lab2 lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1649573046579 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--block_on_gui lab2 lab2 " "Quartus(args): --block_on_gui lab2 lab2" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1649573046579 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1649573046715 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1649573046823 ""}
{ "Warning" "0" "" "Warning: File lab2_run_msim_gate_verilog.do already exists - backing up current file as lab2_run_msim_gate_verilog.do.bak11" {  } {  } 0 0 "Warning: File lab2_run_msim_gate_verilog.do already exists - backing up current file as lab2_run_msim_gate_verilog.do.bak11" 0 0 "Shell" 0 0 1649573046899 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file D:/Digital_Logic_Design/Pratice/Homework 2/simulation/modelsim/lab2_run_msim_gate_verilog.do" {  } { { "D:/Digital_Logic_Design/Pratice/Homework 2/simulation/modelsim/lab2_run_msim_gate_verilog.do" "0" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/simulation/modelsim/lab2_run_msim_gate_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file D:/Digital_Logic_Design/Pratice/Homework 2/simulation/modelsim/lab2_run_msim_gate_verilog.do" 0 0 "Shell" 0 0 1649573046907 ""}
{ "Info" "0" "" "Probing transcript" {  } {  } 0 0 "Probing transcript" 0 0 "Shell" 0 0 1649573148222 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl" {  } {  } 0 0 "ModelSim-Altera Info: # Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl" 0 0 "Shell" 0 0 1649573148222 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # do lab2_run_msim_gate_verilog.do" {  } {  } 0 0 "ModelSim-Altera Info: # do lab2_run_msim_gate_verilog.do" 0 0 "Shell" 0 0 1649573148223 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" {  } {  } 0 0 "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" 0 0 "Shell" 0 0 1649573148223 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     vdel -lib gate_work -all" {  } {  } 0 0 "ModelSim-Altera Info: #     vdel -lib gate_work -all" 0 0 "Shell" 0 0 1649573148223 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # \}" {  } {  } 0 0 "ModelSim-Altera Info: # \}" 0 0 "Shell" 0 0 1649573148223 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlib gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vlib gate_work" 0 0 "Shell" 0 0 1649573148223 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vmap work gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vmap work gate_work" 0 0 "Shell" 0 0 1649573148223 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016" 0 0 "Shell" 0 0 1649573148223 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vmap work gate_work " {  } {  } 0 0 "ModelSim-Altera Info: # vmap work gate_work " 0 0 "Shell" 0 0 1649573148223 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini" 0 0 "Shell" 0 0 1649573148223 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Modifying modelsim.ini" 0 0 "Shell" 0 0 1649573148223 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1649573148223 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+. \{lab2.vo\}" {  } {  } 0 0 "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+. \{lab2.vo\}" 0 0 "Shell" 0 0 1649573148223 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016" 0 0 "Shell" 0 0 1649573148223 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 14:44:25 on Apr 10,2022" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 14:44:25 on Apr 10,2022" 0 0 "Shell" 0 0 1649573148223 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+.\" lab2.vo " {  } {  } 0 0 "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+.\" lab2.vo " 0 0 "Shell" 0 0 1649573148223 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling module lab2" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling module lab2" 0 0 "Shell" 0 0 1649573148223 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling module hard_block" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling module hard_block" 0 0 "Shell" 0 0 1649573148223 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1649573148223 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Top level modules:" {  } {  } 0 0 "ModelSim-Altera Info: # Top level modules:" 0 0 "Shell" 0 0 1649573148223 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     lab2" {  } {  } 0 0 "ModelSim-Altera Info: #     lab2" 0 0 "Shell" 0 0 1649573148223 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 14:44:25 on Apr 10,2022, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 14:44:25 on Apr 10,2022, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1649573148223 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1649573148223 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1649573148223 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+D:/Digital_Logic_Design/Pratice/Homework\\ 2 \{D:/Digital_Logic_Design/Pratice/Homework 2/lab2_tb.v\}" {  } {  } 0 0 "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+D:/Digital_Logic_Design/Pratice/Homework\\ 2 \{D:/Digital_Logic_Design/Pratice/Homework 2/lab2_tb.v\}" 0 0 "Shell" 0 0 1649573148226 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016" 0 0 "Shell" 0 0 1649573148226 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 14:44:25 on Apr 10,2022" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 14:44:25 on Apr 10,2022" 0 0 "Shell" 0 0 1649573148226 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+D:/Digital_Logic_Design/Pratice/Homework 2\" D:/Digital_Logic_Design/Pratice/Homework 2/lab2_tb.v " {  } {  } 0 0 "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+D:/Digital_Logic_Design/Pratice/Homework 2\" D:/Digital_Logic_Design/Pratice/Homework 2/lab2_tb.v " 0 0 "Shell" 0 0 1649573148226 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling module lab2_tb" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling module lab2_tb" 0 0 "Shell" 0 0 1649573148226 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1649573148226 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Top level modules:" {  } {  } 0 0 "ModelSim-Altera Info: # Top level modules:" 0 0 "Shell" 0 0 1649573148227 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     lab2_tb" {  } {  } 0 0 "ModelSim-Altera Info: #     lab2_tb" 0 0 "Shell" 0 0 1649573148227 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 14:44:25 on Apr 10,2022, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 14:44:25 on Apr 10,2022, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1649573148227 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1649573148227 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1649573148228 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=\"+acc\"  lab2_tb" {  } {  } 0 0 "ModelSim-Altera Info: # vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=\"+acc\"  lab2_tb" 0 0 "Shell" 0 0 1649573148228 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vsim -t 1ps \"+transport_int_delays\" \"+transport_path_delays\" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=\"\"+acc\"\" lab2_tb " {  } {  } 0 0 "ModelSim-Altera Info: # vsim -t 1ps \"+transport_int_delays\" \"+transport_path_delays\" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=\"\"+acc\"\" lab2_tb " 0 0 "Shell" 0 0 1649573148228 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 14:44:25 on Apr 10,2022" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 14:44:25 on Apr 10,2022" 0 0 "Shell" 0 0 1649573148228 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.lab2_tb" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.lab2_tb" 0 0 "Shell" 0 0 1649573148228 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.lab2" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.lab2" 0 0 "Shell" 0 0 1649573148228 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.hard_block" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.hard_block" 0 0 "Shell" 0 0 1649573148228 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_io_obuf" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_io_obuf" 0 0 "Shell" 0 0 1649573148228 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_io_ibuf" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_io_ibuf" 0 0 "Shell" 0 0 1649573148229 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_clkctrl" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_clkctrl" 0 0 "Shell" 0 0 1649573148229 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_mux41" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_mux41" 0 0 "Shell" 0 0 1649573148229 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_ena_reg" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_ena_reg" 0 0 "Shell" 0 0 1649573148229 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_lcell_comb" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_lcell_comb" 0 0 "Shell" 0 0 1649573148229 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading altera_ver.dffeas" {  } {  } 0 0 "ModelSim-Altera Info: # Loading altera_ver.dffeas" 0 0 "Shell" 0 0 1649573148229 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # SDF 10.5b Compiler 2016.10 Oct  5 2016" {  } {  } 0 0 "ModelSim-Altera Info: # SDF 10.5b Compiler 2016.10 Oct  5 2016" 0 0 "Shell" 0 0 1649573148229 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1649573148229 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading instances from lab2_v.sdo" {  } {  } 0 0 "ModelSim-Altera Info: # Loading instances from lab2_v.sdo" 0 0 "Shell" 0 0 1649573148229 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading altera_ver.PRIM_GDFF_LOW" {  } {  } 0 0 "ModelSim-Altera Info: # Loading altera_ver.PRIM_GDFF_LOW" 0 0 "Shell" 0 0 1649573148229 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading timing data from lab2_v.sdo" {  } {  } 0 0 "ModelSim-Altera Info: # Loading timing data from lab2_v.sdo" 0 0 "Shell" 0 0 1649573148230 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ** Note: (vsim-3587) SDF Backannotation Successfully Completed." {  } {  } 0 0 "ModelSim-Altera Info: # ** Note: (vsim-3587) SDF Backannotation Successfully Completed." 0 0 "Shell" 0 0 1649573148230 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /lab2_tb File: D:/Digital_Logic_Design/Pratice/Homework 2/lab2_tb.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /lab2_tb File: D:/Digital_Logic_Design/Pratice/Homework 2/lab2_tb.v" 0 0 "Shell" 0 0 1649573148230 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1649573148230 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # add wave *" {  } {  } 0 0 "ModelSim-Altera Info: # add wave *" 0 0 "Shell" 0 0 1649573148230 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf" 0 0 "Shell" 0 0 1649573148230 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #           File in use by: 91kev  Hostname: SONIC-THE-HEDGE  ProcessID: 27952" {  } {  } 0 0 "ModelSim-Altera Info: #           File in use by: 91kev  Hostname: SONIC-THE-HEDGE  ProcessID: 27952" 0 0 "Shell" 0 0 1649573148230 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #           Attempting to use alternate WLF file \"./wlftg3yrkx\"." {  } {  } 0 0 "ModelSim-Altera Info: #           Attempting to use alternate WLF file \"./wlftg3yrkx\"." 0 0 "Shell" 0 0 1649573148230 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf" 0 0 "Shell" 0 0 1649573148230 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #           Using alternate file: ./wlftg3yrkx" {  } {  } 0 0 "ModelSim-Altera Info: #           Using alternate file: ./wlftg3yrkx" 0 0 "Shell" 0 0 1649573148230 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # view structure" {  } {  } 0 0 "ModelSim-Altera Info: # view structure" 0 0 "Shell" 0 0 1649573148230 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # .main_pane.structure.interior.cs.body.struct" {  } {  } 0 0 "ModelSim-Altera Info: # .main_pane.structure.interior.cs.body.struct" 0 0 "Shell" 0 0 1649573148230 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # view signals" {  } {  } 0 0 "ModelSim-Altera Info: # view signals" 0 0 "Shell" 0 0 1649573148230 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # .main_pane.objects.interior.cs.body.tree" {  } {  } 0 0 "ModelSim-Altera Info: # .main_pane.objects.interior.cs.body.tree" 0 0 "Shell" 0 0 1649573148230 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # run -all" {  } {  } 0 0 "ModelSim-Altera Info: # run -all" 0 0 "Shell" 0 0 1649573148230 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # time =   0,key\[0\]= 1,key\[1\]= 1,key\[2\]= 1,key\[3\]= 0" {  } {  } 0 0 "ModelSim-Altera Info: # time =   0,key\[0\]= 1,key\[1\]= 1,key\[2\]= 1,key\[3\]= 0" 0 0 "Shell" 0 0 1649573148230 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # time =   4,write_instruction lcd_data = xx,lcd_on = 1" {  } {  } 0 0 "ModelSim-Altera Info: # time =   4,write_instruction lcd_data = xx,lcd_on = 1" 0 0 "Shell" 0 0 1649573148230 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # time =  30,key\[0\]= 1,key\[1\]= 1,key\[2\]= 1,key\[3\]= 1" {  } {  } 0 0 "ModelSim-Altera Info: # time =  30,key\[0\]= 1,key\[1\]= 1,key\[2\]= 1,key\[3\]= 1" 0 0 "Shell" 0 0 1649573148230 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # time = 857,write_instruction lcd_data = 06,lcd_on = 1" {  } {  } 0 0 "ModelSim-Altera Info: # time = 857,write_instruction lcd_data = 06,lcd_on = 1" 0 0 "Shell" 0 0 1649573148230 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # time = 82777,write_instruction lcd_data = 80,lcd_on = 1" {  } {  } 0 0 "ModelSim-Altera Info: # time = 82777,write_instruction lcd_data = 80,lcd_on = 1" 0 0 "Shell" 0 0 1649573148230 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # time = 164697,write_data lcd_data = 4e,lcd_on = 1" {  } {  } 0 0 "ModelSim-Altera Info: # time = 164697,write_data lcd_data = 4e,lcd_on = 1" 0 0 "Shell" 0 0 1649573148230 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # time = 246617,write_data lcd_data = 54,lcd_on = 1" {  } {  } 0 0 "ModelSim-Altera Info: # time = 246617,write_data lcd_data = 54,lcd_on = 1" 0 0 "Shell" 0 0 1649573148230 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # time = 328537,write_data lcd_data = 55,lcd_on = 1" {  } {  } 0 0 "ModelSim-Altera Info: # time = 328537,write_data lcd_data = 55,lcd_on = 1" 0 0 "Shell" 0 0 1649573148230 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # time = 410457,write_data lcd_data = 53,lcd_on = 1" {  } {  } 0 0 "ModelSim-Altera Info: # time = 410457,write_data lcd_data = 53,lcd_on = 1" 0 0 "Shell" 0 0 1649573148230 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # time = 492377,write_data lcd_data = 54,lcd_on = 1" {  } {  } 0 0 "ModelSim-Altera Info: # time = 492377,write_data lcd_data = 54,lcd_on = 1" 0 0 "Shell" 0 0 1649573148230 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # time = 574297,write_data lcd_data = 20,lcd_on = 1" {  } {  } 0 0 "ModelSim-Altera Info: # time = 574297,write_data lcd_data = 20,lcd_on = 1" 0 0 "Shell" 0 0 1649573148230 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # time = 656217,write_data lcd_data = 43,lcd_on = 1" {  } {  } 0 0 "ModelSim-Altera Info: # time = 656217,write_data lcd_data = 43,lcd_on = 1" 0 0 "Shell" 0 0 1649573148230 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # time = 738137,write_data lcd_data = 4c,lcd_on = 1" {  } {  } 0 0 "ModelSim-Altera Info: # time = 738137,write_data lcd_data = 4c,lcd_on = 1" 0 0 "Shell" 0 0 1649573148230 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # time = 820057,write_data lcd_data = 4f,lcd_on = 1" {  } {  } 0 0 "ModelSim-Altera Info: # time = 820057,write_data lcd_data = 4f,lcd_on = 1" 0 0 "Shell" 0 0 1649573148230 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # time = 901977,write_data lcd_data = 43,lcd_on = 1" {  } {  } 0 0 "ModelSim-Altera Info: # time = 901977,write_data lcd_data = 43,lcd_on = 1" 0 0 "Shell" 0 0 1649573148230 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # time = 983897,write_data lcd_data = 4b,lcd_on = 1" {  } {  } 0 0 "ModelSim-Altera Info: # time = 983897,write_data lcd_data = 4b,lcd_on = 1" 0 0 "Shell" 0 0 1649573148234 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # time = 2000577,write_instruction lcd_data = 40,lcd_on = 1" {  } {  } 0 0 "ModelSim-Altera Info: # time = 2000577,write_instruction lcd_data = 40,lcd_on = 1" 0 0 "Shell" 0 0 1649573148234 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # time = 2082497,write_instruction lcd_data = 40,lcd_on = 1" {  } {  } 0 0 "ModelSim-Altera Info: # time = 2082497,write_instruction lcd_data = 40,lcd_on = 1" 0 0 "Shell" 0 0 1649573148234 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # time = 2164417,write_instruction lcd_data = 40,lcd_on = 1" {  } {  } 0 0 "ModelSim-Altera Info: # time = 2164417,write_instruction lcd_data = 40,lcd_on = 1" 0 0 "Shell" 0 0 1649573148234 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # time = 2246337,write_instruction lcd_data = 40,lcd_on = 1" {  } {  } 0 0 "ModelSim-Altera Info: # time = 2246337,write_instruction lcd_data = 40,lcd_on = 1" 0 0 "Shell" 0 0 1649573148234 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # time = 2328257,write_instruction lcd_data = 40,lcd_on = 1" {  } {  } 0 0 "ModelSim-Altera Info: # time = 2328257,write_instruction lcd_data = 40,lcd_on = 1" 0 0 "Shell" 0 0 1649573148234 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # time = 2410177,write_instruction lcd_data = 40,lcd_on = 1" {  } {  } 0 0 "ModelSim-Altera Info: # time = 2410177,write_instruction lcd_data = 40,lcd_on = 1" 0 0 "Shell" 0 0 1649573148234 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # time = 2492097,write_instruction lcd_data = 40,lcd_on = 1" {  } {  } 0 0 "ModelSim-Altera Info: # time = 2492097,write_instruction lcd_data = 40,lcd_on = 1" 0 0 "Shell" 0 0 1649573148234 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # time = 2574017,write_instruction lcd_data = 40,lcd_on = 1" {  } {  } 0 0 "ModelSim-Altera Info: # time = 2574017,write_instruction lcd_data = 40,lcd_on = 1" 0 0 "Shell" 0 0 1649573148234 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # time = 2655937,write_instruction lcd_data = 40,lcd_on = 1" {  } {  } 0 0 "ModelSim-Altera Info: # time = 2655937,write_instruction lcd_data = 40,lcd_on = 1" 0 0 "Shell" 0 0 1649573148234 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # time = 2737857,write_instruction lcd_data = 40,lcd_on = 1" {  } {  } 0 0 "ModelSim-Altera Info: # time = 2737857,write_instruction lcd_data = 40,lcd_on = 1" 0 0 "Shell" 0 0 1649573148234 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # time = 2819777,write_instruction lcd_data = 40,lcd_on = 1" {  } {  } 0 0 "ModelSim-Altera Info: # time = 2819777,write_instruction lcd_data = 40,lcd_on = 1" 0 0 "Shell" 0 0 1649573148234 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # time = 2901697,write_instruction lcd_data = 40,lcd_on = 1" {  } {  } 0 0 "ModelSim-Altera Info: # time = 2901697,write_instruction lcd_data = 40,lcd_on = 1" 0 0 "Shell" 0 0 1649573148234 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # time = 2983617,write_instruction lcd_data = 40,lcd_on = 1" {  } {  } 0 0 "ModelSim-Altera Info: # time = 2983617,write_instruction lcd_data = 40,lcd_on = 1" 0 0 "Shell" 0 0 1649573148234 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # time = 3065537,write_instruction lcd_data = 40,lcd_on = 1" {  } {  } 0 0 "ModelSim-Altera Info: # time = 3065537,write_instruction lcd_data = 40,lcd_on = 1" 0 0 "Shell" 0 0 1649573148234 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # time = 3147457,write_instruction lcd_data = 40,lcd_on = 1" {  } {  } 0 0 "ModelSim-Altera Info: # time = 3147457,write_instruction lcd_data = 40,lcd_on = 1" 0 0 "Shell" 0 0 1649573148234 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # time = 3229377,write_instruction lcd_data = 40,lcd_on = 1" {  } {  } 0 0 "ModelSim-Altera Info: # time = 3229377,write_instruction lcd_data = 40,lcd_on = 1" 0 0 "Shell" 0 0 1649573148234 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # time = 3311297,write_instruction lcd_data = 40,lcd_on = 1" {  } {  } 0 0 "ModelSim-Altera Info: # time = 3311297,write_instruction lcd_data = 40,lcd_on = 1" 0 0 "Shell" 0 0 1649573148234 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # time = 3393217,write_instruction lcd_data = 40,lcd_on = 1" {  } {  } 0 0 "ModelSim-Altera Info: # time = 3393217,write_instruction lcd_data = 40,lcd_on = 1" 0 0 "Shell" 0 0 1649573148234 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # time = 3475137,write_instruction lcd_data = 40,lcd_on = 1" {  } {  } 0 0 "ModelSim-Altera Info: # time = 3475137,write_instruction lcd_data = 40,lcd_on = 1" 0 0 "Shell" 0 0 1649573148234 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # time = 3557057,write_instruction lcd_data = 40,lcd_on = 1" {  } {  } 0 0 "ModelSim-Altera Info: # time = 3557057,write_instruction lcd_data = 40,lcd_on = 1" 0 0 "Shell" 0 0 1649573148234 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # time = 3638977,write_instruction lcd_data = 40,lcd_on = 1" {  } {  } 0 0 "ModelSim-Altera Info: # time = 3638977,write_instruction lcd_data = 40,lcd_on = 1" 0 0 "Shell" 0 0 1649573148234 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # time = 3720897,write_instruction lcd_data = 40,lcd_on = 1" {  } {  } 0 0 "ModelSim-Altera Info: # time = 3720897,write_instruction lcd_data = 40,lcd_on = 1" 0 0 "Shell" 0 0 1649573148234 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # time = 3802817,write_instruction lcd_data = 40,lcd_on = 1" {  } {  } 0 0 "ModelSim-Altera Info: # time = 3802817,write_instruction lcd_data = 40,lcd_on = 1" 0 0 "Shell" 0 0 1649573148234 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # time = 3884737,write_instruction lcd_data = 40,lcd_on = 1" {  } {  } 0 0 "ModelSim-Altera Info: # time = 3884737,write_instruction lcd_data = 40,lcd_on = 1" 0 0 "Shell" 0 0 1649573148234 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # time = 3966657,write_instruction lcd_data = 40,lcd_on = 1" {  } {  } 0 0 "ModelSim-Altera Info: # time = 3966657,write_instruction lcd_data = 40,lcd_on = 1" 0 0 "Shell" 0 0 1649573148234 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # time = 4048577,write_instruction lcd_data = 40,lcd_on = 1" {  } {  } 0 0 "ModelSim-Altera Info: # time = 4048577,write_instruction lcd_data = 40,lcd_on = 1" 0 0 "Shell" 0 0 1649573148234 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 14:45:39 on Apr 10,2022, Elapsed time: 0:01:14" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 14:45:39 on Apr 10,2022, Elapsed time: 0:01:14" 0 0 "Shell" 0 0 1649573148234 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 0, Warnings: 2" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 0, Warnings: 2" 0 0 "Shell" 0 0 1649573148238 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1649573148342 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file D:/Digital_Logic_Design/Pratice/Homework 2/lab2_nativelink_simulation.rpt" {  } { { "D:/Digital_Logic_Design/Pratice/Homework 2/lab2_nativelink_simulation.rpt" "0" { Text "D:/Digital_Logic_Design/Pratice/Homework 2/lab2_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file D:/Digital_Logic_Design/Pratice/Homework 2/lab2_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1649573148342 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1649573148342 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 3 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4730 " "Peak virtual memory: 4730 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649573148342 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 10 14:45:48 2022 " "Processing ended: Sun Apr 10 14:45:48 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649573148342 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:42 " "Elapsed time: 00:01:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649573148342 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:35 " "Total CPU time (on all processors): 00:01:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649573148342 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1649573148342 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 39 s " "Quartus Prime Full Compilation was successful. 0 errors, 39 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1649573149041 ""}
