<stg><name>count_occ_v2</name>


<trans_list>

<trans id="271" from="1" to="2">
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="2" to="3">
<condition id="31">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="2" to="15">
<condition id="47">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="3" to="4">
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="4" to="5">
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="5" to="6">
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="6" to="7">
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="7" to="8">
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="8" to="9">
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="9" to="10">
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="10" to="11">
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="11" to="12">
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="12" to="13">
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="13" to="14">
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="14" to="2">
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="15" to="16">
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="16" to="17">
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="17" to="18">
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="18" to="19">
<condition id="51">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="19" to="20">
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="20" to="21">
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="21" to="15">
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
:0  %i = phi i17 [ 0, %0 ], [ %i_2_3, %2 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16384, i64 16384, i64 16384)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:2  %exitcond1 = icmp eq i17 %i, -65536

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond1, label %.preheader.0.preheader, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="17">
<![CDATA[
:0  %tmp = zext i17 %i to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %array_src_addr = getelementptr [65536 x i32]* %array_src, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="array_src_addr"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="16">
<![CDATA[
:2  %array_src_load = load i32* %array_src_addr, align 4

]]></Node>
<StgValue><ssdm name="array_src_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="17">
<![CDATA[
:27  %tmp_20 = trunc i17 %i to i16

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:112  %i_2_3 = add i17 4, %i

]]></Node>
<StgValue><ssdm name="i_2_3"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
.preheader.0.preheader:0  br label %.preheader.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="33" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="16">
<![CDATA[
:2  %array_src_load = load i32* %array_src_addr, align 4

]]></Node>
<StgValue><ssdm name="array_src_load"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="32">
<![CDATA[
:3  %tmp_19 = trunc i32 %array_src_load to i8

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="8">
<![CDATA[
:4  %tmp_7 = zext i8 %tmp_19 to i64

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %c1_addr_4 = getelementptr [256 x i32]* %c1, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="c1_addr_4"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="8">
<![CDATA[
:6  %c1_load_5 = load i32* %c1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="c1_load_5"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9  %tmp_9_cast = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %array_src_load, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_9_cast"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="8">
<![CDATA[
:10  %tmp_5 = zext i8 %tmp_9_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %c2_addr_4 = getelementptr [256 x i32]* %c2, i64 0, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="c2_addr_4"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="8">
<![CDATA[
:12  %c2_load_5 = load i32* %c2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="c2_load_5"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15  %tmp_10_cast = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %array_src_load, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_10_cast"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="8">
<![CDATA[
:16  %tmp_4 = zext i8 %tmp_10_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %c3_addr_4 = getelementptr [256 x i32]* %c3, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="c3_addr_4"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="8">
<![CDATA[
:18  %c3_load_5 = load i32* %c3_addr_4, align 4

]]></Node>
<StgValue><ssdm name="c3_load_5"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:21  %tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %array_src_load, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="8">
<![CDATA[
:22  %tmp_10 = zext i8 %tmp_9 to i64

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %c4_addr_4 = getelementptr [256 x i32]* %c4, i64 0, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="c4_addr_4"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="8">
<![CDATA[
:24  %c4_load_5 = load i32* %c4_addr_4, align 4

]]></Node>
<StgValue><ssdm name="c4_load_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="50" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="8">
<![CDATA[
:6  %c1_load_5 = load i32* %c1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="c1_load_5"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="8">
<![CDATA[
:12  %c2_load_5 = load i32* %c2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="c2_load_5"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="8">
<![CDATA[
:18  %c3_load_5 = load i32* %c3_addr_4, align 4

]]></Node>
<StgValue><ssdm name="c3_load_5"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="8">
<![CDATA[
:24  %c4_load_5 = load i32* %c4_addr_4, align 4

]]></Node>
<StgValue><ssdm name="c4_load_5"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="54" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_8 = add nsw i32 1, %c1_load_5

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:8  store i32 %tmp_8, i32* %c1_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_6 = add nsw i32 1, %c2_load_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:14  store i32 %tmp_6, i32* %c2_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %tmp_s = add nsw i32 1, %c3_load_5

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:20  store i32 %tmp_s, i32* %c3_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_11 = add nsw i32 1, %c4_load_5

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:26  store i32 %tmp_11, i32* %c4_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:28  %i_2_s = or i16 %tmp_20, 1

]]></Node>
<StgValue><ssdm name="i_2_s"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="16">
<![CDATA[
:29  %tmp_1 = zext i16 %i_2_s to i64

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %array_src_addr_1 = getelementptr [65536 x i32]* %array_src, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="array_src_addr_1"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="16">
<![CDATA[
:31  %array_src_load_1 = load i32* %array_src_addr_1, align 4

]]></Node>
<StgValue><ssdm name="array_src_load_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="66" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="16">
<![CDATA[
:31  %array_src_load_1 = load i32* %array_src_addr_1, align 4

]]></Node>
<StgValue><ssdm name="array_src_load_1"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="32">
<![CDATA[
:32  %tmp_21 = trunc i32 %array_src_load_1 to i8

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="8">
<![CDATA[
:33  %tmp_7_1 = zext i8 %tmp_21 to i64

]]></Node>
<StgValue><ssdm name="tmp_7_1"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %c1_addr_5 = getelementptr [256 x i32]* %c1, i64 0, i64 %tmp_7_1

]]></Node>
<StgValue><ssdm name="c1_addr_5"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="8">
<![CDATA[
:35  %c1_load_6 = load i32* %c1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="c1_load_6"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:38  %tmp_9_1_cast = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %array_src_load_1, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_9_1_cast"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="8">
<![CDATA[
:39  %tmp_11_1 = zext i8 %tmp_9_1_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_11_1"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %c2_addr_5 = getelementptr [256 x i32]* %c2, i64 0, i64 %tmp_11_1

]]></Node>
<StgValue><ssdm name="c2_addr_5"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="8">
<![CDATA[
:41  %c2_load_6 = load i32* %c2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="c2_load_6"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:44  %tmp_13_1_cast = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %array_src_load_1, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_13_1_cast"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="8">
<![CDATA[
:45  %tmp_15_1 = zext i8 %tmp_13_1_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_15_1"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46  %c3_addr_5 = getelementptr [256 x i32]* %c3, i64 0, i64 %tmp_15_1

]]></Node>
<StgValue><ssdm name="c3_addr_5"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="8">
<![CDATA[
:47  %c3_load_6 = load i32* %c3_addr_5, align 4

]]></Node>
<StgValue><ssdm name="c3_load_6"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:50  %tmp_17_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %array_src_load_1, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_17_1"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="8">
<![CDATA[
:51  %tmp_18_1 = zext i8 %tmp_17_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_18_1"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52  %c4_addr_5 = getelementptr [256 x i32]* %c4, i64 0, i64 %tmp_18_1

]]></Node>
<StgValue><ssdm name="c4_addr_5"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="8">
<![CDATA[
:53  %c4_load_6 = load i32* %c4_addr_5, align 4

]]></Node>
<StgValue><ssdm name="c4_load_6"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="83" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="8">
<![CDATA[
:35  %c1_load_6 = load i32* %c1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="c1_load_6"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="8">
<![CDATA[
:41  %c2_load_6 = load i32* %c2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="c2_load_6"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="8">
<![CDATA[
:47  %c3_load_6 = load i32* %c3_addr_5, align 4

]]></Node>
<StgValue><ssdm name="c3_load_6"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="8">
<![CDATA[
:53  %c4_load_6 = load i32* %c4_addr_5, align 4

]]></Node>
<StgValue><ssdm name="c4_load_6"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="87" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %tmp_8_1 = add nsw i32 1, %c1_load_6

]]></Node>
<StgValue><ssdm name="tmp_8_1"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:37  store i32 %tmp_8_1, i32* %c1_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:42  %tmp_12_1 = add nsw i32 1, %c2_load_6

]]></Node>
<StgValue><ssdm name="tmp_12_1"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:43  store i32 %tmp_12_1, i32* %c2_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:48  %tmp_16_1 = add nsw i32 1, %c3_load_6

]]></Node>
<StgValue><ssdm name="tmp_16_1"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:49  store i32 %tmp_16_1, i32* %c3_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:54  %tmp_19_1 = add nsw i32 1, %c4_load_6

]]></Node>
<StgValue><ssdm name="tmp_19_1"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:55  store i32 %tmp_19_1, i32* %c4_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:56  %i_2_1 = or i16 %tmp_20, 2

]]></Node>
<StgValue><ssdm name="i_2_1"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="16">
<![CDATA[
:57  %tmp_2 = zext i16 %i_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58  %array_src_addr_2 = getelementptr [65536 x i32]* %array_src, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="array_src_addr_2"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="16">
<![CDATA[
:59  %array_src_load_2 = load i32* %array_src_addr_2, align 4

]]></Node>
<StgValue><ssdm name="array_src_load_2"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="99" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="16">
<![CDATA[
:59  %array_src_load_2 = load i32* %array_src_addr_2, align 4

]]></Node>
<StgValue><ssdm name="array_src_load_2"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="32">
<![CDATA[
:60  %tmp_22 = trunc i32 %array_src_load_2 to i8

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="8">
<![CDATA[
:61  %tmp_7_2 = zext i8 %tmp_22 to i64

]]></Node>
<StgValue><ssdm name="tmp_7_2"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:62  %c1_addr_6 = getelementptr [256 x i32]* %c1, i64 0, i64 %tmp_7_2

]]></Node>
<StgValue><ssdm name="c1_addr_6"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="8">
<![CDATA[
:63  %c1_load_7 = load i32* %c1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="c1_load_7"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:66  %tmp_9_2_cast = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %array_src_load_2, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_9_2_cast"/></StgValue>
</operation>

<operation id="105" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="8">
<![CDATA[
:67  %tmp_11_2 = zext i8 %tmp_9_2_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_11_2"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:68  %c2_addr_6 = getelementptr [256 x i32]* %c2, i64 0, i64 %tmp_11_2

]]></Node>
<StgValue><ssdm name="c2_addr_6"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="8">
<![CDATA[
:69  %c2_load_7 = load i32* %c2_addr_6, align 4

]]></Node>
<StgValue><ssdm name="c2_load_7"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:72  %tmp_13_2_cast = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %array_src_load_2, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_13_2_cast"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="8">
<![CDATA[
:73  %tmp_15_2 = zext i8 %tmp_13_2_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_15_2"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:74  %c3_addr_6 = getelementptr [256 x i32]* %c3, i64 0, i64 %tmp_15_2

]]></Node>
<StgValue><ssdm name="c3_addr_6"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="8">
<![CDATA[
:75  %c3_load_7 = load i32* %c3_addr_6, align 4

]]></Node>
<StgValue><ssdm name="c3_load_7"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:78  %tmp_17_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %array_src_load_2, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_17_2"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="8">
<![CDATA[
:79  %tmp_18_2 = zext i8 %tmp_17_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_18_2"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:80  %c4_addr_6 = getelementptr [256 x i32]* %c4, i64 0, i64 %tmp_18_2

]]></Node>
<StgValue><ssdm name="c4_addr_6"/></StgValue>
</operation>

<operation id="115" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="8">
<![CDATA[
:81  %c4_load_7 = load i32* %c4_addr_6, align 4

]]></Node>
<StgValue><ssdm name="c4_load_7"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="116" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="8">
<![CDATA[
:63  %c1_load_7 = load i32* %c1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="c1_load_7"/></StgValue>
</operation>

<operation id="117" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="8">
<![CDATA[
:69  %c2_load_7 = load i32* %c2_addr_6, align 4

]]></Node>
<StgValue><ssdm name="c2_load_7"/></StgValue>
</operation>

<operation id="118" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="8">
<![CDATA[
:75  %c3_load_7 = load i32* %c3_addr_6, align 4

]]></Node>
<StgValue><ssdm name="c3_load_7"/></StgValue>
</operation>

<operation id="119" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="8">
<![CDATA[
:81  %c4_load_7 = load i32* %c4_addr_6, align 4

]]></Node>
<StgValue><ssdm name="c4_load_7"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="120" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:64  %tmp_8_2 = add nsw i32 1, %c1_load_7

]]></Node>
<StgValue><ssdm name="tmp_8_2"/></StgValue>
</operation>

<operation id="121" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:65  store i32 %tmp_8_2, i32* %c1_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:70  %tmp_12_2 = add nsw i32 1, %c2_load_7

]]></Node>
<StgValue><ssdm name="tmp_12_2"/></StgValue>
</operation>

<operation id="123" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:71  store i32 %tmp_12_2, i32* %c2_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:76  %tmp_16_2 = add nsw i32 1, %c3_load_7

]]></Node>
<StgValue><ssdm name="tmp_16_2"/></StgValue>
</operation>

<operation id="125" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:77  store i32 %tmp_16_2, i32* %c3_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:82  %tmp_19_2 = add nsw i32 1, %c4_load_7

]]></Node>
<StgValue><ssdm name="tmp_19_2"/></StgValue>
</operation>

<operation id="127" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:83  store i32 %tmp_19_2, i32* %c4_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:84  %i_2_2 = or i16 %tmp_20, 3

]]></Node>
<StgValue><ssdm name="i_2_2"/></StgValue>
</operation>

<operation id="129" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="16">
<![CDATA[
:85  %tmp_3 = zext i16 %i_2_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="130" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:86  %array_src_addr_3 = getelementptr [65536 x i32]* %array_src, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="array_src_addr_3"/></StgValue>
</operation>

<operation id="131" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="16">
<![CDATA[
:87  %array_src_load_3 = load i32* %array_src_addr_3, align 4

]]></Node>
<StgValue><ssdm name="array_src_load_3"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="132" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="16">
<![CDATA[
:87  %array_src_load_3 = load i32* %array_src_addr_3, align 4

]]></Node>
<StgValue><ssdm name="array_src_load_3"/></StgValue>
</operation>

<operation id="133" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="32">
<![CDATA[
:88  %tmp_23 = trunc i32 %array_src_load_3 to i8

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="134" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="8">
<![CDATA[
:89  %tmp_7_3 = zext i8 %tmp_23 to i64

]]></Node>
<StgValue><ssdm name="tmp_7_3"/></StgValue>
</operation>

<operation id="135" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:90  %c1_addr_7 = getelementptr [256 x i32]* %c1, i64 0, i64 %tmp_7_3

]]></Node>
<StgValue><ssdm name="c1_addr_7"/></StgValue>
</operation>

<operation id="136" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="8">
<![CDATA[
:91  %c1_load_3 = load i32* %c1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="c1_load_3"/></StgValue>
</operation>

<operation id="137" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:94  %tmp_9_3_cast = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %array_src_load_3, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_9_3_cast"/></StgValue>
</operation>

<operation id="138" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="8">
<![CDATA[
:95  %tmp_11_3 = zext i8 %tmp_9_3_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_11_3"/></StgValue>
</operation>

<operation id="139" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:96  %c2_addr_7 = getelementptr [256 x i32]* %c2, i64 0, i64 %tmp_11_3

]]></Node>
<StgValue><ssdm name="c2_addr_7"/></StgValue>
</operation>

<operation id="140" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="8">
<![CDATA[
:97  %c2_load_3 = load i32* %c2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="c2_load_3"/></StgValue>
</operation>

<operation id="141" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:100  %tmp_13_3_cast = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %array_src_load_3, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_13_3_cast"/></StgValue>
</operation>

<operation id="142" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="8">
<![CDATA[
:101  %tmp_15_3 = zext i8 %tmp_13_3_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_15_3"/></StgValue>
</operation>

<operation id="143" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:102  %c3_addr_7 = getelementptr [256 x i32]* %c3, i64 0, i64 %tmp_15_3

]]></Node>
<StgValue><ssdm name="c3_addr_7"/></StgValue>
</operation>

<operation id="144" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="8">
<![CDATA[
:103  %c3_load_3 = load i32* %c3_addr_7, align 4

]]></Node>
<StgValue><ssdm name="c3_load_3"/></StgValue>
</operation>

<operation id="145" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:106  %tmp_17_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %array_src_load_3, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_17_3"/></StgValue>
</operation>

<operation id="146" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="8">
<![CDATA[
:107  %tmp_18_3 = zext i8 %tmp_17_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_18_3"/></StgValue>
</operation>

<operation id="147" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:108  %c4_addr_7 = getelementptr [256 x i32]* %c4, i64 0, i64 %tmp_18_3

]]></Node>
<StgValue><ssdm name="c4_addr_7"/></StgValue>
</operation>

<operation id="148" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="8">
<![CDATA[
:109  %c4_load_3 = load i32* %c4_addr_7, align 4

]]></Node>
<StgValue><ssdm name="c4_load_3"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="149" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="8">
<![CDATA[
:91  %c1_load_3 = load i32* %c1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="c1_load_3"/></StgValue>
</operation>

<operation id="150" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="8">
<![CDATA[
:97  %c2_load_3 = load i32* %c2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="c2_load_3"/></StgValue>
</operation>

<operation id="151" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="8">
<![CDATA[
:103  %c3_load_3 = load i32* %c3_addr_7, align 4

]]></Node>
<StgValue><ssdm name="c3_load_3"/></StgValue>
</operation>

<operation id="152" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="8">
<![CDATA[
:109  %c4_load_3 = load i32* %c4_addr_7, align 4

]]></Node>
<StgValue><ssdm name="c4_load_3"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="153" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:92  %tmp_8_3 = add nsw i32 1, %c1_load_3

]]></Node>
<StgValue><ssdm name="tmp_8_3"/></StgValue>
</operation>

<operation id="154" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:93  store i32 %tmp_8_3, i32* %c1_addr_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:98  %tmp_12_3 = add nsw i32 1, %c2_load_3

]]></Node>
<StgValue><ssdm name="tmp_12_3"/></StgValue>
</operation>

<operation id="156" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:99  store i32 %tmp_12_3, i32* %c2_addr_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:104  %tmp_16_3 = add nsw i32 1, %c3_load_3

]]></Node>
<StgValue><ssdm name="tmp_16_3"/></StgValue>
</operation>

<operation id="158" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:105  store i32 %tmp_16_3, i32* %c3_addr_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:110  %tmp_19_3 = add nsw i32 1, %c4_load_3

]]></Node>
<StgValue><ssdm name="tmp_19_3"/></StgValue>
</operation>

<operation id="160" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:111  store i32 %tmp_19_3, i32* %c4_addr_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
:113  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="162" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader.0:0  %i_1 = phi i8 [ %i_3_3, %3 ], [ 1, %.preheader.0.preheader ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="163" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:2  %tmp_12 = add i8 %i_1, -1

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="164" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="8">
<![CDATA[
.preheader.0:3  %tmp_13 = zext i8 %tmp_12 to i64

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="165" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:4  %c1_addr = getelementptr [256 x i32]* %c1, i64 0, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="c1_addr"/></StgValue>
</operation>

<operation id="166" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:5  %c1_load = load i32* %c1_addr, align 4

]]></Node>
<StgValue><ssdm name="c1_load"/></StgValue>
</operation>

<operation id="167" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="8">
<![CDATA[
.preheader.0:6  %tmp_14 = zext i8 %i_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="168" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:7  %c1_addr_1 = getelementptr [256 x i32]* %c1, i64 0, i64 %tmp_14

]]></Node>
<StgValue><ssdm name="c1_addr_1"/></StgValue>
</operation>

<operation id="169" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:8  %c1_load_1 = load i32* %c1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="c1_load_1"/></StgValue>
</operation>

<operation id="170" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:11  %c2_addr = getelementptr [256 x i32]* %c2, i64 0, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="c2_addr"/></StgValue>
</operation>

<operation id="171" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:12  %c2_load = load i32* %c2_addr, align 4

]]></Node>
<StgValue><ssdm name="c2_load"/></StgValue>
</operation>

<operation id="172" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:13  %c2_addr_1 = getelementptr [256 x i32]* %c2, i64 0, i64 %tmp_14

]]></Node>
<StgValue><ssdm name="c2_addr_1"/></StgValue>
</operation>

<operation id="173" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:14  %c2_load_1 = load i32* %c2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="c2_load_1"/></StgValue>
</operation>

<operation id="174" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:17  %c3_addr = getelementptr [256 x i32]* %c3, i64 0, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="c3_addr"/></StgValue>
</operation>

<operation id="175" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:18  %c3_load = load i32* %c3_addr, align 4

]]></Node>
<StgValue><ssdm name="c3_load"/></StgValue>
</operation>

<operation id="176" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:19  %c3_addr_1 = getelementptr [256 x i32]* %c3, i64 0, i64 %tmp_14

]]></Node>
<StgValue><ssdm name="c3_addr_1"/></StgValue>
</operation>

<operation id="177" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:20  %c3_load_1 = load i32* %c3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="c3_load_1"/></StgValue>
</operation>

<operation id="178" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:23  %c4_addr = getelementptr [256 x i32]* %c4, i64 0, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="c4_addr"/></StgValue>
</operation>

<operation id="179" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:24  %c4_load = load i32* %c4_addr, align 4

]]></Node>
<StgValue><ssdm name="c4_load"/></StgValue>
</operation>

<operation id="180" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:25  %c4_addr_1 = getelementptr [256 x i32]* %c4, i64 0, i64 %tmp_14

]]></Node>
<StgValue><ssdm name="c4_addr_1"/></StgValue>
</operation>

<operation id="181" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:26  %c4_load_1 = load i32* %c4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="c4_load_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="182" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:5  %c1_load = load i32* %c1_addr, align 4

]]></Node>
<StgValue><ssdm name="c1_load"/></StgValue>
</operation>

<operation id="183" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:8  %c1_load_1 = load i32* %c1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="c1_load_1"/></StgValue>
</operation>

<operation id="184" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:9  %tmp_15 = add nsw i32 %c1_load_1, %c1_load

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="185" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:12  %c2_load = load i32* %c2_addr, align 4

]]></Node>
<StgValue><ssdm name="c2_load"/></StgValue>
</operation>

<operation id="186" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:14  %c2_load_1 = load i32* %c2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="c2_load_1"/></StgValue>
</operation>

<operation id="187" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:15  %tmp_16 = add nsw i32 %c2_load_1, %c2_load

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="188" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:18  %c3_load = load i32* %c3_addr, align 4

]]></Node>
<StgValue><ssdm name="c3_load"/></StgValue>
</operation>

<operation id="189" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:20  %c3_load_1 = load i32* %c3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="c3_load_1"/></StgValue>
</operation>

<operation id="190" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:21  %tmp_17 = add nsw i32 %c3_load_1, %c3_load

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="191" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:24  %c4_load = load i32* %c4_addr, align 4

]]></Node>
<StgValue><ssdm name="c4_load"/></StgValue>
</operation>

<operation id="192" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:26  %c4_load_1 = load i32* %c4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="c4_load_1"/></StgValue>
</operation>

<operation id="193" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:27  %tmp_18 = add nsw i32 %c4_load_1, %c4_load

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="194" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:29  %i_3 = add i8 %i_1, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="195" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="8">
<![CDATA[
.preheader.0:30  %tmp_22_1 = zext i8 %i_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_22_1"/></StgValue>
</operation>

<operation id="196" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:31  %c1_addr_2 = getelementptr [256 x i32]* %c1, i64 0, i64 %tmp_22_1

]]></Node>
<StgValue><ssdm name="c1_addr_2"/></StgValue>
</operation>

<operation id="197" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:32  %c1_load_2 = load i32* %c1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="c1_load_2"/></StgValue>
</operation>

<operation id="198" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:35  %c2_addr_2 = getelementptr [256 x i32]* %c2, i64 0, i64 %tmp_22_1

]]></Node>
<StgValue><ssdm name="c2_addr_2"/></StgValue>
</operation>

<operation id="199" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:36  %c2_load_2 = load i32* %c2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="c2_load_2"/></StgValue>
</operation>

<operation id="200" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:39  %c3_addr_2 = getelementptr [256 x i32]* %c3, i64 0, i64 %tmp_22_1

]]></Node>
<StgValue><ssdm name="c3_addr_2"/></StgValue>
</operation>

<operation id="201" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:40  %c3_load_2 = load i32* %c3_addr_2, align 4

]]></Node>
<StgValue><ssdm name="c3_load_2"/></StgValue>
</operation>

<operation id="202" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:43  %c4_addr_2 = getelementptr [256 x i32]* %c4, i64 0, i64 %tmp_22_1

]]></Node>
<StgValue><ssdm name="c4_addr_2"/></StgValue>
</operation>

<operation id="203" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:44  %c4_load_2 = load i32* %c4_addr_2, align 4

]]></Node>
<StgValue><ssdm name="c4_load_2"/></StgValue>
</operation>

<operation id="204" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0:47  %i_3_1 = add i8 %i_1, 2

]]></Node>
<StgValue><ssdm name="i_3_1"/></StgValue>
</operation>

<operation id="205" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="8">
<![CDATA[
.preheader.0:48  %tmp_22_2 = zext i8 %i_3_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_22_2"/></StgValue>
</operation>

<operation id="206" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:49  %c1_addr_3 = getelementptr [256 x i32]* %c1, i64 0, i64 %tmp_22_2

]]></Node>
<StgValue><ssdm name="c1_addr_3"/></StgValue>
</operation>

<operation id="207" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:50  %c1_load_4 = load i32* %c1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="c1_load_4"/></StgValue>
</operation>

<operation id="208" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:53  %c2_addr_3 = getelementptr [256 x i32]* %c2, i64 0, i64 %tmp_22_2

]]></Node>
<StgValue><ssdm name="c2_addr_3"/></StgValue>
</operation>

<operation id="209" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:54  %c2_load_4 = load i32* %c2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="c2_load_4"/></StgValue>
</operation>

<operation id="210" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:57  %c3_addr_3 = getelementptr [256 x i32]* %c3, i64 0, i64 %tmp_22_2

]]></Node>
<StgValue><ssdm name="c3_addr_3"/></StgValue>
</operation>

<operation id="211" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:58  %c3_load_4 = load i32* %c3_addr_3, align 4

]]></Node>
<StgValue><ssdm name="c3_load_4"/></StgValue>
</operation>

<operation id="212" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:61  %c4_addr_3 = getelementptr [256 x i32]* %c4, i64 0, i64 %tmp_22_2

]]></Node>
<StgValue><ssdm name="c4_addr_3"/></StgValue>
</operation>

<operation id="213" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:62  %c4_load_4 = load i32* %c4_addr_3, align 4

]]></Node>
<StgValue><ssdm name="c4_load_4"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="214" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader.0:10  store i32 %tmp_15, i32* %c1_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader.0:16  store i32 %tmp_16, i32* %c2_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader.0:22  store i32 %tmp_17, i32* %c3_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader.0:28  store i32 %tmp_18, i32* %c4_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:32  %c1_load_2 = load i32* %c1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="c1_load_2"/></StgValue>
</operation>

<operation id="219" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:33  %tmp_23_1 = add nsw i32 %c1_load_2, %tmp_15

]]></Node>
<StgValue><ssdm name="tmp_23_1"/></StgValue>
</operation>

<operation id="220" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:36  %c2_load_2 = load i32* %c2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="c2_load_2"/></StgValue>
</operation>

<operation id="221" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:37  %tmp_24_1 = add nsw i32 %c2_load_2, %tmp_16

]]></Node>
<StgValue><ssdm name="tmp_24_1"/></StgValue>
</operation>

<operation id="222" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:40  %c3_load_2 = load i32* %c3_addr_2, align 4

]]></Node>
<StgValue><ssdm name="c3_load_2"/></StgValue>
</operation>

<operation id="223" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:41  %tmp_25_1 = add nsw i32 %c3_load_2, %tmp_17

]]></Node>
<StgValue><ssdm name="tmp_25_1"/></StgValue>
</operation>

<operation id="224" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:44  %c4_load_2 = load i32* %c4_addr_2, align 4

]]></Node>
<StgValue><ssdm name="c4_load_2"/></StgValue>
</operation>

<operation id="225" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:45  %tmp_26_1 = add nsw i32 %c4_load_2, %tmp_18

]]></Node>
<StgValue><ssdm name="tmp_26_1"/></StgValue>
</operation>

<operation id="226" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:50  %c1_load_4 = load i32* %c1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="c1_load_4"/></StgValue>
</operation>

<operation id="227" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:54  %c2_load_4 = load i32* %c2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="c2_load_4"/></StgValue>
</operation>

<operation id="228" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:58  %c3_load_4 = load i32* %c3_addr_3, align 4

]]></Node>
<StgValue><ssdm name="c3_load_4"/></StgValue>
</operation>

<operation id="229" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="8">
<![CDATA[
.preheader.0:62  %c4_load_4 = load i32* %c4_addr_3, align 4

]]></Node>
<StgValue><ssdm name="c4_load_4"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="230" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="9" op_0_bw="8">
<![CDATA[
.preheader.0:1  %i_1_cast2 = zext i8 %i_1 to i9

]]></Node>
<StgValue><ssdm name="i_1_cast2"/></StgValue>
</operation>

<operation id="231" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader.0:34  store i32 %tmp_23_1, i32* %c1_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="232" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader.0:38  store i32 %tmp_24_1, i32* %c2_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="233" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader.0:42  store i32 %tmp_25_1, i32* %c3_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="234" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader.0:46  store i32 %tmp_26_1, i32* %c4_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="235" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:51  %tmp_23_2 = add nsw i32 %c1_load_4, %tmp_23_1

]]></Node>
<StgValue><ssdm name="tmp_23_2"/></StgValue>
</operation>

<operation id="236" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader.0:52  store i32 %tmp_23_2, i32* %c1_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="237" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:55  %tmp_24_2 = add nsw i32 %c2_load_4, %tmp_24_1

]]></Node>
<StgValue><ssdm name="tmp_24_2"/></StgValue>
</operation>

<operation id="238" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader.0:56  store i32 %tmp_24_2, i32* %c2_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="239" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:59  %tmp_25_2 = add nsw i32 %c3_load_4, %tmp_25_1

]]></Node>
<StgValue><ssdm name="tmp_25_2"/></StgValue>
</operation>

<operation id="240" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader.0:60  store i32 %tmp_25_2, i32* %c3_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="241" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0:63  %tmp_26_2 = add nsw i32 %c4_load_4, %tmp_26_1

]]></Node>
<StgValue><ssdm name="tmp_26_2"/></StgValue>
</operation>

<operation id="242" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader.0:64  store i32 %tmp_26_2, i32* %c4_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="243" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0:65  %i_3_2 = add i9 %i_1_cast2, 3

]]></Node>
<StgValue><ssdm name="i_3_2"/></StgValue>
</operation>

<operation id="244" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0:66  %exitcond_3 = icmp eq i9 %i_3_2, -256

]]></Node>
<StgValue><ssdm name="exitcond_3"/></StgValue>
</operation>

<operation id="245" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.0:67  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 63, i64 63, i64 63)

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="246" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.0:68  br i1 %exitcond_3, label %4, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="247" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:17  %i_3_3 = add i8 %i_1, 4

]]></Node>
<StgValue><ssdm name="i_3_3"/></StgValue>
</operation>

<operation id="248" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="249" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="9">
<![CDATA[
:0  %tmp_22_3 = zext i9 %i_3_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_22_3"/></StgValue>
</operation>

<operation id="250" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %c1_addr_8 = getelementptr [256 x i32]* %c1, i64 0, i64 %tmp_22_3

]]></Node>
<StgValue><ssdm name="c1_addr_8"/></StgValue>
</operation>

<operation id="251" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="8">
<![CDATA[
:2  %c1_load_8 = load i32* %c1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="c1_load_8"/></StgValue>
</operation>

<operation id="252" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %c2_addr_8 = getelementptr [256 x i32]* %c2, i64 0, i64 %tmp_22_3

]]></Node>
<StgValue><ssdm name="c2_addr_8"/></StgValue>
</operation>

<operation id="253" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="8">
<![CDATA[
:6  %c2_load_8 = load i32* %c2_addr_8, align 4

]]></Node>
<StgValue><ssdm name="c2_load_8"/></StgValue>
</operation>

<operation id="254" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %c3_addr_8 = getelementptr [256 x i32]* %c3, i64 0, i64 %tmp_22_3

]]></Node>
<StgValue><ssdm name="c3_addr_8"/></StgValue>
</operation>

<operation id="255" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="8">
<![CDATA[
:10  %c3_load_8 = load i32* %c3_addr_8, align 4

]]></Node>
<StgValue><ssdm name="c3_load_8"/></StgValue>
</operation>

<operation id="256" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %c4_addr_8 = getelementptr [256 x i32]* %c4, i64 0, i64 %tmp_22_3

]]></Node>
<StgValue><ssdm name="c4_addr_8"/></StgValue>
</operation>

<operation id="257" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="8">
<![CDATA[
:14  %c4_load_8 = load i32* %c4_addr_8, align 4

]]></Node>
<StgValue><ssdm name="c4_load_8"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="258" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="8">
<![CDATA[
:2  %c1_load_8 = load i32* %c1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="c1_load_8"/></StgValue>
</operation>

<operation id="259" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_3 = add nsw i32 %c1_load_8, %tmp_23_2

]]></Node>
<StgValue><ssdm name="tmp_23_3"/></StgValue>
</operation>

<operation id="260" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="8">
<![CDATA[
:6  %c2_load_8 = load i32* %c2_addr_8, align 4

]]></Node>
<StgValue><ssdm name="c2_load_8"/></StgValue>
</operation>

<operation id="261" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_24_3 = add nsw i32 %c2_load_8, %tmp_24_2

]]></Node>
<StgValue><ssdm name="tmp_24_3"/></StgValue>
</operation>

<operation id="262" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="8">
<![CDATA[
:10  %c3_load_8 = load i32* %c3_addr_8, align 4

]]></Node>
<StgValue><ssdm name="c3_load_8"/></StgValue>
</operation>

<operation id="263" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_25_3 = add nsw i32 %c3_load_8, %tmp_25_2

]]></Node>
<StgValue><ssdm name="tmp_25_3"/></StgValue>
</operation>

<operation id="264" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="8">
<![CDATA[
:14  %c4_load_8 = load i32* %c4_addr_8, align 4

]]></Node>
<StgValue><ssdm name="c4_load_8"/></StgValue>
</operation>

<operation id="265" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_26_3 = add nsw i32 %c4_load_8, %tmp_26_2

]]></Node>
<StgValue><ssdm name="tmp_26_3"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="266" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:4  store i32 %tmp_23_3, i32* %c1_addr_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="267" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:8  store i32 %tmp_24_3, i32* %c2_addr_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="268" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:12  store i32 %tmp_25_3, i32* %c3_addr_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="269" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:16  store i32 %tmp_26_3, i32* %c4_addr_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="270" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %.preheader.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
