{
  "circuit_name": "c6288",
  "total_implementations": 400,
  "generated_at": "2025-12-27T00:41:37.187950",
  "implementations": [
    {
      "circuit_name": "c6288",
      "implementation_id": 1,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "c9f3d4fb686fe953"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 2,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "6f19077663bae896"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 3,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "d230ec436eeba987"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 4,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "f404006c4f74785d"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 5,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "9df7fc9f7a87576a"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 6,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "2af69fe2f6083313"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 7,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "23a3f4536f9ef1a3"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 8,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "d5d031c8ee1bd5c3"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 9,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "28b4b5393d1cb3e7"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 10,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "76f3772b25d1b686"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 11,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "0f972f8fd2c2084d"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 12,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "87a51a94720d6314"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 13,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "33fa06634c2aee0b"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 14,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "974bd2172290b87d"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 15,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "c6d068feadb9658d"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 16,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "b3a75696341646c0"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 17,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "1b7d38b7c1caf7db"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 18,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "b2d22249ffdf723c"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 19,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "c1b90038eb48a95d"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 20,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "829b24ed4c296d24"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 21,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "f1f8b0a3bd8f085a"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 22,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "35945b740ca07461"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 23,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "da6d20ace012f31b"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 24,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "63afc929cfee3eb1"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 25,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "080a2432915be295"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 26,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "67789b49f1c526f9"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 27,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "421c42e94ec98f25"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 28,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "49e18c61fa4a6bf7"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 29,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "d2b0a7f8d8367cff"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 30,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "4bf48feca8cda8b3"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 31,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "240c651bac420771"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 32,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "467c666bee95b80a"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 33,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "e35e6db4def9e233"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 34,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "72db0f82df7f45b1"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 35,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "e56be6a80aa5960e"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 36,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "acdbe5a509a94f5f"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 37,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "133f8f320c8624b2"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 38,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "91fa906891fdf603"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 39,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "03f8814c4f28268e"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 40,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "8b2af4e3f1fe534a"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 41,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "bec0059be76e40cc"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 42,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "d888c4b7d4d95af4"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 43,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "48043ea623a75e77"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 44,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "b234a4f9d77d7f04"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 45,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "c49bfad4a6b18634"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 46,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "7fc8580e785dd7b9"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 47,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "097377a232e1c8a2"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 48,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "15af82d7293efcd1"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 49,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "06f398fac793c70f"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 50,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "7addee7d3846e7f1"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 51,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "a6e62132cfd25128"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 52,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "f5d219cf0e7fb247"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 53,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "879dd41a4ab6d824"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 54,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "01bb8fa2fb22b89b"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 55,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "6c7afde44d3a8ff6"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 56,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "facf6c6113dc8c97"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 57,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "3a9aae63dfd4116e"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 58,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "75569dd8e2adfebd"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 59,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "b1f02110b8e95de0"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 60,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "167acf1574cf8716"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 61,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "859c296c33cdeb7f"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 62,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "92e9a00a0aaadcb6"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 63,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "e4e1745355fb4f51"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 64,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "1d5bf1f4d893961a"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 65,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "4fe34ee3ca4ebea1"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 66,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "4b0007870099b935"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 67,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "1e4eab06dc50f199"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 68,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "e94c83aa48098a6e"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 69,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "03994e4ae0dc15dd"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 70,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "4524b53fa015ac0c"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 71,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "de160a5a7758efac"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 72,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "b1dc4784beacf706"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 73,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "541396ae43553d57"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 74,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "beb668f8a5016f92"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 75,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "ab3f8ab57935c758"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 76,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "76139eba4e7251ff"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 77,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "ad919da2118af45c"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 78,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "854c9a801590b55a"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 79,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "fc71f51b8421bcdc"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 80,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.182953",
      "config_hash": "23f7d946fd0e39d9"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 81,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.183952",
      "config_hash": "64f334d8d9670bc2"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 82,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.183952",
      "config_hash": "522bde2979fa4b73"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 83,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.183952",
      "config_hash": "45556235cbde1697"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 84,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.183952",
      "config_hash": "289823a824e36b3e"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 85,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.183952",
      "config_hash": "4945f75a4258d815"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 86,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.183952",
      "config_hash": "b8a1ba27475a3bab"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 87,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.183952",
      "config_hash": "96d569898b20207c"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 88,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.183952",
      "config_hash": "922a89312b1a65e0"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 89,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.183952",
      "config_hash": "8b404835257d0750"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 90,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.183952",
      "config_hash": "2a1767a60be91b1e"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 91,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.183952",
      "config_hash": "cb4470a7f4973ff0"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 92,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.183952",
      "config_hash": "4ca5cdd632607298"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 93,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.183952",
      "config_hash": "6e9eca3967ee813a"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 94,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.183952",
      "config_hash": "f768996ec3561814"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 95,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.183952",
      "config_hash": "7297389c3ba77674"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 96,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.183952",
      "config_hash": "67a12e586cf988b1"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 97,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.183952",
      "config_hash": "298cf9e2365fa702"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 98,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.183952",
      "config_hash": "f0fa2b7903203456"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 99,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.183952",
      "config_hash": "a3fe7642f9df83a9"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 100,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.183952",
      "config_hash": "8e85a7be61af0745"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 101,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.183952",
      "config_hash": "0f56f19d8bc4b6a6"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 102,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.183952",
      "config_hash": "a6b011dacc006eaf"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 103,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.183952",
      "config_hash": "703615bdec34990a"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 104,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.183952",
      "config_hash": "ab9b1b07f3b3239f"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 105,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.183952",
      "config_hash": "3a840443ab1debe0"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 106,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.183952",
      "config_hash": "ec1245fc0475b758"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 107,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.183952",
      "config_hash": "ac4486b31bcaec36"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 108,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.183952",
      "config_hash": "f902be34f8b44d72"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 109,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.183952",
      "config_hash": "24e5efa5f1d594aa"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 110,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.183952",
      "config_hash": "179df8cc9534ae33"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 111,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.183952",
      "config_hash": "76c836f8063606eb"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 112,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.183952",
      "config_hash": "baa826e4bdca0774"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 113,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.183952",
      "config_hash": "ffa61400ead499d8"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 114,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.183952",
      "config_hash": "c6cbd81f2a556515"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 115,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.183952",
      "config_hash": "dc3953d73b303f7e"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 116,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.183952",
      "config_hash": "ec77eecc22b2df56"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 117,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.183952",
      "config_hash": "ca16c650304a0f87"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 118,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.183952",
      "config_hash": "51c10ee95fd8f8cd"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 119,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.183952",
      "config_hash": "344a7895ee83d1b6"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 120,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.183952",
      "config_hash": "40160c02a2aedc13"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 121,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.183952",
      "config_hash": "60c6aaaf06c960e6"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 122,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.183952",
      "config_hash": "3a2af79a404e628e"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 123,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.183952",
      "config_hash": "9155c05a041ddda1"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 124,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.183952",
      "config_hash": "79c5a496262c3eed"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 125,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.183952",
      "config_hash": "6b01e77066d60098"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 126,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.183952",
      "config_hash": "232e1ffc7117c51b"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 127,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.183952",
      "config_hash": "061e213479edfef8"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 128,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.183952",
      "config_hash": "12683930091691f0"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 129,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.183952",
      "config_hash": "22b77db63225ee60"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 130,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.183952",
      "config_hash": "cbcbfc4a094d97e6"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 131,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.183952",
      "config_hash": "5302e87dba68ddff"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 132,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.183952",
      "config_hash": "672ede76db30fdd0"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 133,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.183952",
      "config_hash": "724a5cb0c5dfaa38"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 134,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.184953",
      "config_hash": "bfab0e3e2574d7e6"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 135,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.184953",
      "config_hash": "92c90e2203de7ee3"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 136,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.184953",
      "config_hash": "dd06ddac809f1f87"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 137,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.184953",
      "config_hash": "3176596a875bc370"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 138,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.184953",
      "config_hash": "35a065ff2bd29b77"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 139,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.184953",
      "config_hash": "f5cf865ca5316493"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 140,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.184953",
      "config_hash": "c3501798c72ca2ca"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 141,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.184953",
      "config_hash": "5b64f0bc7891209e"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 142,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.184953",
      "config_hash": "da8ebbdf76a1afd7"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 143,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.184953",
      "config_hash": "d683f0b49a0c7238"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 144,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.184953",
      "config_hash": "38994903e07af991"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 145,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.184953",
      "config_hash": "17c2df4b35c710cc"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 146,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.184953",
      "config_hash": "361e249fc4d1d578"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 147,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.184953",
      "config_hash": "94d9935faaa87eef"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 148,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.184953",
      "config_hash": "2167c04a498c1fdf"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 149,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.184953",
      "config_hash": "f4a39563727ba71c"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 150,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.184953",
      "config_hash": "e8ba1754efb0c3e0"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 151,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.184953",
      "config_hash": "dd194aa816ad8e21"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 152,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.184953",
      "config_hash": "17d99e201781b83d"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 153,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.184953",
      "config_hash": "9da3441877e52691"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 154,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.184953",
      "config_hash": "504125346da15a97"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 155,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.184953",
      "config_hash": "e90f82da5922345c"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 156,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.184953",
      "config_hash": "689f8cb4b6969d05"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 157,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.184953",
      "config_hash": "16f143ce22b4f9d3"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 158,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.184953",
      "config_hash": "d7cc9f03ad547242"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 159,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.184953",
      "config_hash": "97674cf46faa7850"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 160,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.184953",
      "config_hash": "38eb594014bf8e87"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 161,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.184953",
      "config_hash": "d759fdd01860a3cb"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 162,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.184953",
      "config_hash": "e06d939e73dd41b7"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 163,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.184953",
      "config_hash": "abc5568e1b2f8995"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 164,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.184953",
      "config_hash": "b8767da61fb75a4e"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 165,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.184953",
      "config_hash": "fbd234ed212ad3bd"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 166,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.184953",
      "config_hash": "5b4cb05b09cc3b7e"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 167,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.184953",
      "config_hash": "e2f1c1ba9cb7bd7a"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 168,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "f2b9cc62d0529cac"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 169,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "24762046866abbdf"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 170,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "aa080a9faeb82f12"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 171,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "c088c15e12345146"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 172,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "24a98cec549666fc"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 173,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "2c06d0ff7fdc723d"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 174,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "140f153d74a0c5d1"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 175,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "4193c350202fee2d"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 176,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "3335963728d69cc6"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 177,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "cbdd8447fb7dc6e3"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 178,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "f5ba302b0b264bf0"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 179,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "153e59a88bed3e5f"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 180,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "d842f71d3fdc88e3"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 181,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "52bb8ba5465f2a93"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 182,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "1a60399f0f2b0442"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 183,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "e48648662c21b28c"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 184,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "ea7437d344da8ecd"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 185,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "dc4b581793a9afe7"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 186,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "171061586b527ddd"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 187,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "87e4ecf6d0fc9198"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 188,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "86dd0dda5d2816bb"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 189,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "78a7060d8fec064c"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 190,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "7796f3e4ee075225"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 191,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "d56613cf86e1a513"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 192,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "f0f0cd174c963809"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 193,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "608c2cadb6fb08ce"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 194,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "483c3ec89c8f8365"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 195,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "c3a5dbb73d55447c"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 196,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "5e02f04f87e961c2"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 197,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "b4b1abec7956324e"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 198,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "1263cb73a1221e17"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 199,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "707e4186b8c46d8f"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 200,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 1,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "b7b31a1d1957ecb3"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 201,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "f14190ed679ef89e"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 202,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "68cf9ea5fa527f80"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 203,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "340d9f4a799d8433"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 204,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "ccc8512a756d65c3"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 205,
      "area_factor": 1,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "305e7b3c4d0aef27"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 206,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "441b90e1a46f4d4a"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 207,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "5f9caf6cc1c1204d"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 208,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "f94e01e28a85c219"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 209,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "5f5178522aab721b"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 210,
      "area_factor": 1,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "1e0ba8ad931bfd99"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 211,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "241d2f643721f8b9"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 212,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "17a948c6f6ab1c36"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 213,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "f8c3cb8fe72ad84d"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 214,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "c5ece60343629d77"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 215,
      "area_factor": 1,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "b24f07dc46731693"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 216,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "c2d305ac1bc9bf69"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 217,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "49cff05192aabd8a"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 218,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "9b5d570eef2e473f"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 219,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "76189c6d661f5aea"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 220,
      "area_factor": 1,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.001,
      "chip_width_um": 31.62,
      "chip_height_um": 31.62,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "4eed218cf18e5b8c"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 221,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "87c052aa6582e31b"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 222,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "a6423e89e4ed152e"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 223,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "731a1e15c7214956"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 224,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "01af7768e5d31010"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 225,
      "area_factor": 2,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "266bcf9bc5e8dde2"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 226,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "85701602ae9d6328"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 227,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "afa700081ee03d9f"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 228,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "020fb1a89f4d437e"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 229,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "7fc123fad37020b7"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 230,
      "area_factor": 2,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "3c90fac16eff959d"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 231,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "b7516c0a2d6f9f7d"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 232,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "4aef619a7f872059"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 233,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "7f6b2627864c563b"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 234,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "83382abc99f78121"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 235,
      "area_factor": 2,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "d2855a795add9da1"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 236,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "1ae73fd411c4145f"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 237,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "fde616867f29bbc6"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 238,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "3f62ec20ee7b6c31"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 239,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "64147013dd1608df"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 240,
      "area_factor": 2,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.002,
      "chip_width_um": 44.72,
      "chip_height_um": 44.72,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "6bbdab3e7c630cfb"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 241,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "784c0c31ad2c1ca4"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 242,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "9f69662a4a2e99c1"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 243,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "d91dc59ca73edd7e"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 244,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "696d4660c6556140"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 245,
      "area_factor": 3,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "8d8cd5db8ba7a213"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 246,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "4a38622a4f162398"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 247,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "6656bf8a9a51ce1a"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 248,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "a4c708952443eb5c"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 249,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "a25e9fbba85b97ae"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 250,
      "area_factor": 3,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "1cb130e72a99af01"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 251,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "b17bafc3ae089060"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 252,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "2fd61a7d1edcaca8"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 253,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.185950",
      "config_hash": "015996b5c8fce01f"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 254,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "17675de03ae90aa5"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 255,
      "area_factor": 3,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "924f697baa3eac25"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 256,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "e55f11afb30f0b3c"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 257,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "43cbc9ebeffe7635"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 258,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "d5fff362f2778575"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 259,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "7efe01072c4fbf70"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 260,
      "area_factor": 3,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.003,
      "chip_width_um": 54.77,
      "chip_height_um": 54.77,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "06a78a71bf0cf99e"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 261,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "737216c5c92050ab"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 262,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "672836f3db118775"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 263,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "0b64a26a6b4e7631"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 264,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "726c46dc379c5cfd"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 265,
      "area_factor": 4,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "b70e327f4d670f3d"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 266,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "dbed0f1a1231f85b"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 267,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "5ed20d83dbfcc21f"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 268,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "4aa05e9a81248706"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 269,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "95331425b684ee34"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 270,
      "area_factor": 4,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "216935725b4dfb10"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 271,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "274039b600935fb0"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 272,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "6175142cd7fd142c"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 273,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "d58408b4e713f9e2"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 274,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "032abd12e462216d"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 275,
      "area_factor": 4,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "be62731eb006ee94"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 276,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "4ad3db94cdafdf56"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 277,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "747800e65953f67a"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 278,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "ffce992916de2580"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 279,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "c9ed662157b81cd9"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 280,
      "area_factor": 4,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.004,
      "chip_width_um": 63.25,
      "chip_height_um": 63.25,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "3d5528396c32f2da"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 281,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "b91c81af082e5070"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 282,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "4e1879bbd3d4b232"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 283,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "82af17df54944d14"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 284,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "ee2b07b4dcd6bfc6"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 285,
      "area_factor": 5,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "e37492fafae48dd6"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 286,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "2f7b8caa751544d0"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 287,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "c570c328c07e6f07"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 288,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "6b9787273dcc99b6"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 289,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "1b4685cb31e091ee"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 290,
      "area_factor": 5,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "9d5d4edf0a132f88"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 291,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "370bceb52dcc3c31"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 292,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "116fad5b3926999a"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 293,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "d681bf86480830ab"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 294,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "c2d93ae0a7693c3f"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 295,
      "area_factor": 5,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "2c79e50ffe03a08d"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 296,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "e97d45bb54923098"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 297,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "e76e846f5dda98fe"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 298,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "9e436dfa1735ebbe"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 299,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "2fd5586a9791e044"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 300,
      "area_factor": 5,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.005,
      "chip_width_um": 70.71,
      "chip_height_um": 70.71,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "62754d03b1419201"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 301,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "d0bb171e6fc766a4"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 302,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "7033094e2e1dffa2"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 303,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "91ae399c8a8185ed"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 304,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "fa86d72d98600b2b"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 305,
      "area_factor": 6,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "3dfaa8c7680c7a5f"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 306,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "f773fb5481e76b7d"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 307,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "8f75549ad4bbc511"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 308,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "4bf06dabf68df79b"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 309,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "079f0954cbbcf3d4"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 310,
      "area_factor": 6,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "b806369e6cde767b"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 311,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "b16aabe282f7f873"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 312,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "4fd0a29e4267cfd6"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 313,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "9cbe6e2ebb31a603"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 314,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "246974a9ab5decfb"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 315,
      "area_factor": 6,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "ff842d2bba98bd4b"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 316,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "13aa0460068b4f08"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 317,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "050615895fc7de5d"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 318,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "92f431b6b0a54d0e"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 319,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "c26debde51425471"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 320,
      "area_factor": 6,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.006,
      "chip_width_um": 77.46,
      "chip_height_um": 77.46,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "7f90312d7268e427"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 321,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "c0355c0637118a2c"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 322,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "5d5e8fb0f3d34e40"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 323,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "2f3c3e4767d9862f"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 324,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "81c658068b13bbab"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 325,
      "area_factor": 7,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "686b7fac5c6d5a18"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 326,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "3f2b1840d21ca0e1"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 327,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "aa587ba5062b336f"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 328,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "3e26457b4a41dc12"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 329,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "b536e61e3bdeb192"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 330,
      "area_factor": 7,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "f32243a0c2492973"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 331,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "9d015dcd345ffa3b"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 332,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "36ac905b2af8ee26"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 333,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "435baac77a533f23"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 334,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "c5c951703fec9a97"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 335,
      "area_factor": 7,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "a336e6588ca55eea"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 336,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "749e5acb3a9bc588"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 337,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "ebcea1b4c8d5725d"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 338,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "03c988b5d2362b60"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 339,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "6d6f951108080fee"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 340,
      "area_factor": 7,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.007,
      "chip_width_um": 83.67,
      "chip_height_um": 83.67,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "52509285db3813b1"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 341,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "86bbef3a809bf285"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 342,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "f0b9a5bd4406e835"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 343,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "ce295d57ab715ead"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 344,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "ec6f94d7c89f1177"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 345,
      "area_factor": 8,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "b940f08b8ebab6cf"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 346,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "1e69ea9c57d583ea"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 347,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "2d6f8d75b34180d8"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 348,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "869c4a9cc30d8fed"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 349,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "60690d564e70160d"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 350,
      "area_factor": 8,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "f0fc9cdfefb4da86"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 351,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "05490cd210fefbec"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 352,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "dc94322594a3a744"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 353,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "901bbf6be6222ae4"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 354,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "c7ba7a62971cf7af"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 355,
      "area_factor": 8,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.186953",
      "config_hash": "cea6d5e35131b406"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 356,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.187950",
      "config_hash": "70aa82c9a7e657cc"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 357,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.187950",
      "config_hash": "9388cbf558fb1878"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 358,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.187950",
      "config_hash": "94a705bd5af8eff1"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 359,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.187950",
      "config_hash": "612c9e4fac00d736"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 360,
      "area_factor": 8,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.008,
      "chip_width_um": 89.44,
      "chip_height_um": 89.44,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.187950",
      "config_hash": "515803a45dba9c76"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 361,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.187950",
      "config_hash": "5a0ea8cb1058ae33"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 362,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.187950",
      "config_hash": "7b8026b67a62d3a0"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 363,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.187950",
      "config_hash": "15d13add39185380"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 364,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.187950",
      "config_hash": "a272ff6b4f2f5151"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 365,
      "area_factor": 9,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.187950",
      "config_hash": "c27ed265d6711096"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 366,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.187950",
      "config_hash": "c81d01cb9a9a221d"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 367,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.187950",
      "config_hash": "2277fd97ded30979"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 368,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.187950",
      "config_hash": "b504be019a93d48f"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 369,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.187950",
      "config_hash": "81ae8e292dc67312"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 370,
      "area_factor": 9,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.187950",
      "config_hash": "cfa21c16fd663709"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 371,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.187950",
      "config_hash": "993d8185f8db34cc"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 372,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.187950",
      "config_hash": "0a275612fca5f178"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 373,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.187950",
      "config_hash": "3dc036962ac0b79d"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 374,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.187950",
      "config_hash": "d23ccaa7ab393144"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 375,
      "area_factor": 9,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.187950",
      "config_hash": "dfb6522df9965a70"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 376,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.187950",
      "config_hash": "b70bae062d2a42b3"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 377,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.187950",
      "config_hash": "c336e3845f2d051f"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 378,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.187950",
      "config_hash": "4702062020ff5af2"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 379,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.187950",
      "config_hash": "0603723c05195933"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 380,
      "area_factor": 9,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.009,
      "chip_width_um": 94.87,
      "chip_height_um": 94.87,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.187950",
      "config_hash": "d39744624fc38487"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 381,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.187950",
      "config_hash": "eef7497f054366d8"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 382,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.187950",
      "config_hash": "ca6b2f8e364856ff"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 383,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.187950",
      "config_hash": "4931295e835eac99"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 384,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.187950",
      "config_hash": "de96f089d9acc7b8"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 385,
      "area_factor": 10,
      "placement_mode": "standard",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.5,
      "timestamp": "2025-12-27T00:41:37.187950",
      "config_hash": "2cebe530f3259278"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 386,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.187950",
      "config_hash": "297340928a723610"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 387,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.187950",
      "config_hash": "32cb673ca8f5df24"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 388,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.187950",
      "config_hash": "c75df3b2ec55aa36"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 389,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.187950",
      "config_hash": "9d633320d66ca0d3"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 390,
      "area_factor": 10,
      "placement_mode": "timing_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.35,
      "timestamp": "2025-12-27T00:41:37.187950",
      "config_hash": "ec68d50b95c25978"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 391,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.187950",
      "config_hash": "c8fbc8c75dead242"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 392,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.187950",
      "config_hash": "dfcf8ca1b9c7ad0a"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 393,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.187950",
      "config_hash": "89f2e435fc7a4b70"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 394,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.187950",
      "config_hash": "14ada18c008de62a"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 395,
      "area_factor": 10,
      "placement_mode": "congestion_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.6,
      "timestamp": "2025-12-27T00:41:37.187950",
      "config_hash": "44be253d9633b82a"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 396,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "complementary_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.09,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.187950",
      "config_hash": "b0b75493e746e31c"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 397,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "ratioed_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.144,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.187950",
      "config_hash": "e2d60fcce11468c6"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 398,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "transmission_gate_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.072,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.187950",
      "config_hash": "9dbb2d8b9e20e66e"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 399,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "pass_transistor_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.063,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.187950",
      "config_hash": "89f5b6d0eb44bb5d"
    },
    {
      "circuit_name": "c6288",
      "implementation_id": 400,
      "area_factor": 10,
      "placement_mode": "power_driven",
      "gate_design_style": "dynamic_logic",
      "repetition": 2,
      "chip_area_mm2": 0.01,
      "chip_width_um": 100.0,
      "chip_height_um": 100.0,
      "estimated_gates": 9,
      "estimated_power_mw": 0.216,
      "estimated_delay_ns": 0.55,
      "timestamp": "2025-12-27T00:41:37.187950",
      "config_hash": "0b3b344a675bb0eb"
    }
  ]
}