Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sun Feb  9 01:50:30 2025
| Host         : comp541-1sp25-noajam.cs.unc.edu running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file SoundAccel_timing_summary_routed.rpt -pb SoundAccel_timing_summary_routed.pb -rpx SoundAccel_timing_summary_routed.rpx -warn_on_violation
| Design       : SoundAccel
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.854        0.000                      0                  689        0.067        0.000                      0                  689        4.020        0.000                       0                   317  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.854        0.000                      0                  689        0.067        0.000                      0                  689        4.020        0.000                       0                   317  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.854ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.854ns  (required time - arrival time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.645ns  (logic 1.546ns (33.282%)  route 3.099ns (66.718%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.292ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.690     5.292    accel/accel/Accel_Calculation/clk_IBUF_BUFG
    SLICE_X5Y123         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y123         FDRE (Prop_fdre_C_Q)         0.456     5.748 f  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[0]/Q
                         net (fo=9, routed)           0.959     6.707    accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[8]_0[0]
    SLICE_X5Y123         LUT5 (Prop_lut5_I1_O)        0.124     6.831 r  accel/accel/Accel_Calculation/count0_carry__1_i_11/O
                         net (fo=4, routed)           0.478     7.309    accel/accel/Accel_Calculation/count0_carry__1_i_11_n_0
    SLICE_X5Y123         LUT5 (Prop_lut5_I1_O)        0.119     7.428 r  accel/accel/Accel_Calculation/count0_carry__1_i_9/O
                         net (fo=10, routed)          0.590     8.018    sound/count_reg[0]_0
    SLICE_X7Y123         LUT3 (Prop_lut3_I0_O)        0.332     8.350 r  sound/count0_carry__1_i_5/O
                         net (fo=1, routed)           0.000     8.350    sound/count0_carry__1_i_5_n_0
    SLICE_X7Y123         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.751 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.751    sound/count0_carry__1_n_0
    SLICE_X7Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.865 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.072     9.937    sound/clear
    SLICE_X6Y126         FDRE                                         r  sound/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.572    14.994    sound/clk_IBUF_BUFG
    SLICE_X6Y126         FDRE                                         r  sound/count_reg[28]/C
                         clock pessimism              0.259    15.253    
                         clock uncertainty           -0.035    15.218    
    SLICE_X6Y126         FDRE (Setup_fdre_C_R)       -0.426    14.792    sound/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.792    
                         arrival time                          -9.937    
  -------------------------------------------------------------------
                         slack                                  4.854    

Slack (MET) :             4.854ns  (required time - arrival time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.645ns  (logic 1.546ns (33.282%)  route 3.099ns (66.718%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.292ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.690     5.292    accel/accel/Accel_Calculation/clk_IBUF_BUFG
    SLICE_X5Y123         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y123         FDRE (Prop_fdre_C_Q)         0.456     5.748 f  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[0]/Q
                         net (fo=9, routed)           0.959     6.707    accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[8]_0[0]
    SLICE_X5Y123         LUT5 (Prop_lut5_I1_O)        0.124     6.831 r  accel/accel/Accel_Calculation/count0_carry__1_i_11/O
                         net (fo=4, routed)           0.478     7.309    accel/accel/Accel_Calculation/count0_carry__1_i_11_n_0
    SLICE_X5Y123         LUT5 (Prop_lut5_I1_O)        0.119     7.428 r  accel/accel/Accel_Calculation/count0_carry__1_i_9/O
                         net (fo=10, routed)          0.590     8.018    sound/count_reg[0]_0
    SLICE_X7Y123         LUT3 (Prop_lut3_I0_O)        0.332     8.350 r  sound/count0_carry__1_i_5/O
                         net (fo=1, routed)           0.000     8.350    sound/count0_carry__1_i_5_n_0
    SLICE_X7Y123         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.751 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.751    sound/count0_carry__1_n_0
    SLICE_X7Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.865 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.072     9.937    sound/clear
    SLICE_X6Y126         FDRE                                         r  sound/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.572    14.994    sound/clk_IBUF_BUFG
    SLICE_X6Y126         FDRE                                         r  sound/count_reg[29]/C
                         clock pessimism              0.259    15.253    
                         clock uncertainty           -0.035    15.218    
    SLICE_X6Y126         FDRE (Setup_fdre_C_R)       -0.426    14.792    sound/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.792    
                         arrival time                          -9.937    
  -------------------------------------------------------------------
                         slack                                  4.854    

Slack (MET) :             4.854ns  (required time - arrival time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.645ns  (logic 1.546ns (33.282%)  route 3.099ns (66.718%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.292ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.690     5.292    accel/accel/Accel_Calculation/clk_IBUF_BUFG
    SLICE_X5Y123         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y123         FDRE (Prop_fdre_C_Q)         0.456     5.748 f  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[0]/Q
                         net (fo=9, routed)           0.959     6.707    accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[8]_0[0]
    SLICE_X5Y123         LUT5 (Prop_lut5_I1_O)        0.124     6.831 r  accel/accel/Accel_Calculation/count0_carry__1_i_11/O
                         net (fo=4, routed)           0.478     7.309    accel/accel/Accel_Calculation/count0_carry__1_i_11_n_0
    SLICE_X5Y123         LUT5 (Prop_lut5_I1_O)        0.119     7.428 r  accel/accel/Accel_Calculation/count0_carry__1_i_9/O
                         net (fo=10, routed)          0.590     8.018    sound/count_reg[0]_0
    SLICE_X7Y123         LUT3 (Prop_lut3_I0_O)        0.332     8.350 r  sound/count0_carry__1_i_5/O
                         net (fo=1, routed)           0.000     8.350    sound/count0_carry__1_i_5_n_0
    SLICE_X7Y123         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.751 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.751    sound/count0_carry__1_n_0
    SLICE_X7Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.865 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.072     9.937    sound/clear
    SLICE_X6Y126         FDRE                                         r  sound/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.572    14.994    sound/clk_IBUF_BUFG
    SLICE_X6Y126         FDRE                                         r  sound/count_reg[30]/C
                         clock pessimism              0.259    15.253    
                         clock uncertainty           -0.035    15.218    
    SLICE_X6Y126         FDRE (Setup_fdre_C_R)       -0.426    14.792    sound/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.792    
                         arrival time                          -9.937    
  -------------------------------------------------------------------
                         slack                                  4.854    

Slack (MET) :             4.854ns  (required time - arrival time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.645ns  (logic 1.546ns (33.282%)  route 3.099ns (66.718%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.292ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.690     5.292    accel/accel/Accel_Calculation/clk_IBUF_BUFG
    SLICE_X5Y123         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y123         FDRE (Prop_fdre_C_Q)         0.456     5.748 f  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[0]/Q
                         net (fo=9, routed)           0.959     6.707    accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[8]_0[0]
    SLICE_X5Y123         LUT5 (Prop_lut5_I1_O)        0.124     6.831 r  accel/accel/Accel_Calculation/count0_carry__1_i_11/O
                         net (fo=4, routed)           0.478     7.309    accel/accel/Accel_Calculation/count0_carry__1_i_11_n_0
    SLICE_X5Y123         LUT5 (Prop_lut5_I1_O)        0.119     7.428 r  accel/accel/Accel_Calculation/count0_carry__1_i_9/O
                         net (fo=10, routed)          0.590     8.018    sound/count_reg[0]_0
    SLICE_X7Y123         LUT3 (Prop_lut3_I0_O)        0.332     8.350 r  sound/count0_carry__1_i_5/O
                         net (fo=1, routed)           0.000     8.350    sound/count0_carry__1_i_5_n_0
    SLICE_X7Y123         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.751 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.751    sound/count0_carry__1_n_0
    SLICE_X7Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.865 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.072     9.937    sound/clear
    SLICE_X6Y126         FDRE                                         r  sound/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.572    14.994    sound/clk_IBUF_BUFG
    SLICE_X6Y126         FDRE                                         r  sound/count_reg[31]/C
                         clock pessimism              0.259    15.253    
                         clock uncertainty           -0.035    15.218    
    SLICE_X6Y126         FDRE (Setup_fdre_C_R)       -0.426    14.792    sound/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.792    
                         arrival time                          -9.937    
  -------------------------------------------------------------------
                         slack                                  4.854    

Slack (MET) :             4.920ns  (required time - arrival time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.601ns  (logic 1.546ns (33.603%)  route 3.055ns (66.397%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.292ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.690     5.292    accel/accel/Accel_Calculation/clk_IBUF_BUFG
    SLICE_X5Y123         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y123         FDRE (Prop_fdre_C_Q)         0.456     5.748 f  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[0]/Q
                         net (fo=9, routed)           0.959     6.707    accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[8]_0[0]
    SLICE_X5Y123         LUT5 (Prop_lut5_I1_O)        0.124     6.831 r  accel/accel/Accel_Calculation/count0_carry__1_i_11/O
                         net (fo=4, routed)           0.478     7.309    accel/accel/Accel_Calculation/count0_carry__1_i_11_n_0
    SLICE_X5Y123         LUT5 (Prop_lut5_I1_O)        0.119     7.428 r  accel/accel/Accel_Calculation/count0_carry__1_i_9/O
                         net (fo=10, routed)          0.590     8.018    sound/count_reg[0]_0
    SLICE_X7Y123         LUT3 (Prop_lut3_I0_O)        0.332     8.350 r  sound/count0_carry__1_i_5/O
                         net (fo=1, routed)           0.000     8.350    sound/count0_carry__1_i_5_n_0
    SLICE_X7Y123         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.751 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.751    sound/count0_carry__1_n_0
    SLICE_X7Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.865 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.028     9.893    sound/clear
    SLICE_X6Y119         FDRE                                         r  sound/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.576    14.998    sound/clk_IBUF_BUFG
    SLICE_X6Y119         FDRE                                         r  sound/count_reg[0]/C
                         clock pessimism              0.276    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X6Y119         FDRE (Setup_fdre_C_R)       -0.426    14.813    sound/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                          -9.893    
  -------------------------------------------------------------------
                         slack                                  4.920    

Slack (MET) :             4.920ns  (required time - arrival time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.601ns  (logic 1.546ns (33.603%)  route 3.055ns (66.397%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.292ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.690     5.292    accel/accel/Accel_Calculation/clk_IBUF_BUFG
    SLICE_X5Y123         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y123         FDRE (Prop_fdre_C_Q)         0.456     5.748 f  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[0]/Q
                         net (fo=9, routed)           0.959     6.707    accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[8]_0[0]
    SLICE_X5Y123         LUT5 (Prop_lut5_I1_O)        0.124     6.831 r  accel/accel/Accel_Calculation/count0_carry__1_i_11/O
                         net (fo=4, routed)           0.478     7.309    accel/accel/Accel_Calculation/count0_carry__1_i_11_n_0
    SLICE_X5Y123         LUT5 (Prop_lut5_I1_O)        0.119     7.428 r  accel/accel/Accel_Calculation/count0_carry__1_i_9/O
                         net (fo=10, routed)          0.590     8.018    sound/count_reg[0]_0
    SLICE_X7Y123         LUT3 (Prop_lut3_I0_O)        0.332     8.350 r  sound/count0_carry__1_i_5/O
                         net (fo=1, routed)           0.000     8.350    sound/count0_carry__1_i_5_n_0
    SLICE_X7Y123         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.751 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.751    sound/count0_carry__1_n_0
    SLICE_X7Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.865 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.028     9.893    sound/clear
    SLICE_X6Y119         FDRE                                         r  sound/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.576    14.998    sound/clk_IBUF_BUFG
    SLICE_X6Y119         FDRE                                         r  sound/count_reg[1]/C
                         clock pessimism              0.276    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X6Y119         FDRE (Setup_fdre_C_R)       -0.426    14.813    sound/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                          -9.893    
  -------------------------------------------------------------------
                         slack                                  4.920    

Slack (MET) :             4.920ns  (required time - arrival time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.601ns  (logic 1.546ns (33.603%)  route 3.055ns (66.397%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.292ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.690     5.292    accel/accel/Accel_Calculation/clk_IBUF_BUFG
    SLICE_X5Y123         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y123         FDRE (Prop_fdre_C_Q)         0.456     5.748 f  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[0]/Q
                         net (fo=9, routed)           0.959     6.707    accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[8]_0[0]
    SLICE_X5Y123         LUT5 (Prop_lut5_I1_O)        0.124     6.831 r  accel/accel/Accel_Calculation/count0_carry__1_i_11/O
                         net (fo=4, routed)           0.478     7.309    accel/accel/Accel_Calculation/count0_carry__1_i_11_n_0
    SLICE_X5Y123         LUT5 (Prop_lut5_I1_O)        0.119     7.428 r  accel/accel/Accel_Calculation/count0_carry__1_i_9/O
                         net (fo=10, routed)          0.590     8.018    sound/count_reg[0]_0
    SLICE_X7Y123         LUT3 (Prop_lut3_I0_O)        0.332     8.350 r  sound/count0_carry__1_i_5/O
                         net (fo=1, routed)           0.000     8.350    sound/count0_carry__1_i_5_n_0
    SLICE_X7Y123         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.751 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.751    sound/count0_carry__1_n_0
    SLICE_X7Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.865 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.028     9.893    sound/clear
    SLICE_X6Y119         FDRE                                         r  sound/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.576    14.998    sound/clk_IBUF_BUFG
    SLICE_X6Y119         FDRE                                         r  sound/count_reg[2]/C
                         clock pessimism              0.276    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X6Y119         FDRE (Setup_fdre_C_R)       -0.426    14.813    sound/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                          -9.893    
  -------------------------------------------------------------------
                         slack                                  4.920    

Slack (MET) :             4.920ns  (required time - arrival time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.601ns  (logic 1.546ns (33.603%)  route 3.055ns (66.397%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.292ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.690     5.292    accel/accel/Accel_Calculation/clk_IBUF_BUFG
    SLICE_X5Y123         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y123         FDRE (Prop_fdre_C_Q)         0.456     5.748 f  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[0]/Q
                         net (fo=9, routed)           0.959     6.707    accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[8]_0[0]
    SLICE_X5Y123         LUT5 (Prop_lut5_I1_O)        0.124     6.831 r  accel/accel/Accel_Calculation/count0_carry__1_i_11/O
                         net (fo=4, routed)           0.478     7.309    accel/accel/Accel_Calculation/count0_carry__1_i_11_n_0
    SLICE_X5Y123         LUT5 (Prop_lut5_I1_O)        0.119     7.428 r  accel/accel/Accel_Calculation/count0_carry__1_i_9/O
                         net (fo=10, routed)          0.590     8.018    sound/count_reg[0]_0
    SLICE_X7Y123         LUT3 (Prop_lut3_I0_O)        0.332     8.350 r  sound/count0_carry__1_i_5/O
                         net (fo=1, routed)           0.000     8.350    sound/count0_carry__1_i_5_n_0
    SLICE_X7Y123         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.751 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.751    sound/count0_carry__1_n_0
    SLICE_X7Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.865 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.028     9.893    sound/clear
    SLICE_X6Y119         FDRE                                         r  sound/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.576    14.998    sound/clk_IBUF_BUFG
    SLICE_X6Y119         FDRE                                         r  sound/count_reg[3]/C
                         clock pessimism              0.276    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X6Y119         FDRE (Setup_fdre_C_R)       -0.426    14.813    sound/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                          -9.893    
  -------------------------------------------------------------------
                         slack                                  4.920    

Slack (MET) :             4.923ns  (required time - arrival time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.598ns  (logic 1.546ns (33.627%)  route 3.052ns (66.373%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.292ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.690     5.292    accel/accel/Accel_Calculation/clk_IBUF_BUFG
    SLICE_X5Y123         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y123         FDRE (Prop_fdre_C_Q)         0.456     5.748 f  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[0]/Q
                         net (fo=9, routed)           0.959     6.707    accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[8]_0[0]
    SLICE_X5Y123         LUT5 (Prop_lut5_I1_O)        0.124     6.831 r  accel/accel/Accel_Calculation/count0_carry__1_i_11/O
                         net (fo=4, routed)           0.478     7.309    accel/accel/Accel_Calculation/count0_carry__1_i_11_n_0
    SLICE_X5Y123         LUT5 (Prop_lut5_I1_O)        0.119     7.428 r  accel/accel/Accel_Calculation/count0_carry__1_i_9/O
                         net (fo=10, routed)          0.590     8.018    sound/count_reg[0]_0
    SLICE_X7Y123         LUT3 (Prop_lut3_I0_O)        0.332     8.350 r  sound/count0_carry__1_i_5/O
                         net (fo=1, routed)           0.000     8.350    sound/count0_carry__1_i_5_n_0
    SLICE_X7Y123         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.751 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.751    sound/count0_carry__1_n_0
    SLICE_X7Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.865 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.024     9.890    sound/clear
    SLICE_X6Y120         FDRE                                         r  sound/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.576    14.998    sound/clk_IBUF_BUFG
    SLICE_X6Y120         FDRE                                         r  sound/count_reg[4]/C
                         clock pessimism              0.276    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X6Y120         FDRE (Setup_fdre_C_R)       -0.426    14.813    sound/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                          -9.890    
  -------------------------------------------------------------------
                         slack                                  4.923    

Slack (MET) :             4.923ns  (required time - arrival time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.598ns  (logic 1.546ns (33.627%)  route 3.052ns (66.373%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.292ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.690     5.292    accel/accel/Accel_Calculation/clk_IBUF_BUFG
    SLICE_X5Y123         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y123         FDRE (Prop_fdre_C_Q)         0.456     5.748 f  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[0]/Q
                         net (fo=9, routed)           0.959     6.707    accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[8]_0[0]
    SLICE_X5Y123         LUT5 (Prop_lut5_I1_O)        0.124     6.831 r  accel/accel/Accel_Calculation/count0_carry__1_i_11/O
                         net (fo=4, routed)           0.478     7.309    accel/accel/Accel_Calculation/count0_carry__1_i_11_n_0
    SLICE_X5Y123         LUT5 (Prop_lut5_I1_O)        0.119     7.428 r  accel/accel/Accel_Calculation/count0_carry__1_i_9/O
                         net (fo=10, routed)          0.590     8.018    sound/count_reg[0]_0
    SLICE_X7Y123         LUT3 (Prop_lut3_I0_O)        0.332     8.350 r  sound/count0_carry__1_i_5/O
                         net (fo=1, routed)           0.000     8.350    sound/count0_carry__1_i_5_n_0
    SLICE_X7Y123         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.751 r  sound/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.751    sound/count0_carry__1_n_0
    SLICE_X7Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.865 r  sound/count0_carry__2/CO[3]
                         net (fo=32, routed)          1.024     9.890    sound/clear
    SLICE_X6Y120         FDRE                                         r  sound/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.576    14.998    sound/clk_IBUF_BUFG
    SLICE_X6Y120         FDRE                                         r  sound/count_reg[5]/C
                         clock pessimism              0.276    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X6Y120         FDRE (Setup_fdre_C_R)       -0.426    14.813    sound/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                          -9.890    
  -------------------------------------------------------------------
                         slack                                  4.923    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/SPI_Interface/Dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/Data_Reg_reg[3][5]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.588     1.507    accel/accel/ADXL_Control/SPI_Interface/clk_IBUF_BUFG
    SLICE_X3Y127         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[5]/Q
                         net (fo=1, routed)           0.056     1.704    accel/accel/ADXL_Control/Dout[5]
    SLICE_X2Y127         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][5]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.858     2.023    accel/accel/ADXL_Control/clk_IBUF_BUFG
    SLICE_X2Y127         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][5]_srl4/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X2Y127         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.637    accel/accel/ADXL_Control/Data_Reg_reg[3][5]_srl4
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/SPI_Interface/Dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.586     1.505    accel/accel/ADXL_Control/SPI_Interface/clk_IBUF_BUFG
    SLICE_X2Y126         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[2]/Q
                         net (fo=1, routed)           0.112     1.781    accel/accel/ADXL_Control/Dout[2]
    SLICE_X2Y127         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.858     2.023    accel/accel/ADXL_Control/clk_IBUF_BUFG
    SLICE_X2Y127         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X2Y127         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.629    accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/SPI_Interface/Dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/Data_Reg_reg[3][4]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.586     1.505    accel/accel/ADXL_Control/SPI_Interface/clk_IBUF_BUFG
    SLICE_X2Y126         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[4]/Q
                         net (fo=1, routed)           0.112     1.781    accel/accel/ADXL_Control/Dout[4]
    SLICE_X2Y127         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][4]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.858     2.023    accel/accel/ADXL_Control/clk_IBUF_BUFG
    SLICE_X2Y127         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][4]_srl4/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X2Y127         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.628    accel/accel/ADXL_Control/Data_Reg_reg[3][4]_srl4
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/SPI_Interface/Dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/Data_Reg_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.586     1.505    accel/accel/ADXL_Control/SPI_Interface/clk_IBUF_BUFG
    SLICE_X2Y126         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[1]/Q
                         net (fo=1, routed)           0.112     1.781    accel/accel/ADXL_Control/Dout[1]
    SLICE_X2Y127         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.858     2.023    accel/accel/ADXL_Control/clk_IBUF_BUFG
    SLICE_X2Y127         SRL16E                                       r  accel/accel/ADXL_Control/Data_Reg_reg[3][1]_srl4/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X2Y127         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.622    accel/accel/ADXL_Control/Data_Reg_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/Cmd_Reg_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/Cmd_Reg_reg[2][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.728%)  route 0.064ns (33.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.590     1.509    accel/accel/ADXL_Control/clk_IBUF_BUFG
    SLICE_X4Y131         FDRE                                         r  accel/accel/ADXL_Control/Cmd_Reg_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y131         FDRE (Prop_fdre_C_Q)         0.128     1.637 r  accel/accel/ADXL_Control/Cmd_Reg_reg[1][5]/Q
                         net (fo=1, routed)           0.064     1.701    accel/accel/ADXL_Control/Cmd_Reg_reg[1][5]
    SLICE_X5Y131         FDRE                                         r  accel/accel/ADXL_Control/Cmd_Reg_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.859     2.024    accel/accel/ADXL_Control/clk_IBUF_BUFG
    SLICE_X5Y131         FDRE                                         r  accel/accel/ADXL_Control/Cmd_Reg_reg[2][5]/C
                         clock pessimism             -0.501     1.522    
    SLICE_X5Y131         FDRE (Hold_fdre_C_D)         0.019     1.541    accel/accel/ADXL_Control/Cmd_Reg_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/Cnt_SS_Inactive_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/Cnt_SS_Inactive_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.837%)  route 0.080ns (30.163%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.590     1.509    accel/accel/ADXL_Control/clk_IBUF_BUFG
    SLICE_X1Y130         FDRE                                         r  accel/accel/ADXL_Control/Cnt_SS_Inactive_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  accel/accel/ADXL_Control/Cnt_SS_Inactive_reg[5]/Q
                         net (fo=5, routed)           0.080     1.731    accel/accel/ADXL_Control/Cnt_SS_Inactive[5]
    SLICE_X0Y130         LUT5 (Prop_lut5_I4_O)        0.045     1.776 r  accel/accel/ADXL_Control/Cnt_SS_Inactive[6]_i_1/O
                         net (fo=1, routed)           0.000     1.776    accel/accel/ADXL_Control/Cnt_SS_Inactive_0[6]
    SLICE_X0Y130         FDRE                                         r  accel/accel/ADXL_Control/Cnt_SS_Inactive_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.860     2.026    accel/accel/ADXL_Control/clk_IBUF_BUFG
    SLICE_X0Y130         FDRE                                         r  accel/accel/ADXL_Control/Cnt_SS_Inactive_reg[6]/C
                         clock pessimism             -0.503     1.522    
    SLICE_X0Y130         FDRE (Hold_fdre_C_D)         0.092     1.614    accel/accel/ADXL_Control/Cnt_SS_Inactive_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/Cmd_Reg_Data_Addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/Cmd_Reg_Data_Addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.589     1.508    accel/accel/ADXL_Control/clk_IBUF_BUFG
    SLICE_X7Y130         FDRE                                         r  accel/accel/ADXL_Control/Cmd_Reg_Data_Addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y130         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  accel/accel/ADXL_Control/Cmd_Reg_Data_Addr_reg[0]/Q
                         net (fo=8, routed)           0.110     1.760    accel/accel/ADXL_Control/Cmd_Reg_Data_Addr_reg_n_0_[0]
    SLICE_X6Y130         LUT5 (Prop_lut5_I2_O)        0.045     1.805 r  accel/accel/ADXL_Control/Cmd_Reg_Data_Addr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.805    accel/accel/ADXL_Control/Cmd_Reg_Data_Addr[1]_i_1_n_0
    SLICE_X6Y130         FDRE                                         r  accel/accel/ADXL_Control/Cmd_Reg_Data_Addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.857     2.023    accel/accel/ADXL_Control/clk_IBUF_BUFG
    SLICE_X6Y130         FDRE                                         r  accel/accel/ADXL_Control/Cmd_Reg_Data_Addr_reg[1]/C
                         clock pessimism             -0.501     1.521    
    SLICE_X6Y130         FDRE (Hold_fdre_C_D)         0.120     1.641    accel/accel/ADXL_Control/Cmd_Reg_Data_Addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/ACCEL_Y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.707%)  route 0.112ns (44.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.588     1.507    accel/accel/ADXL_Control/clk_IBUF_BUFG
    SLICE_X1Y122         FDRE                                         r  accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[11]/Q
                         net (fo=2, routed)           0.112     1.761    accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[11]
    SLICE_X3Y122         FDRE                                         r  accel/accel/ADXL_Control/ACCEL_Y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.858     2.023    accel/accel/ADXL_Control/clk_IBUF_BUFG
    SLICE_X3Y122         FDRE                                         r  accel/accel/ADXL_Control/ACCEL_Y_reg[7]/C
                         clock pessimism             -0.502     1.520    
    SLICE_X3Y122         FDRE (Hold_fdre_C_D)         0.076     1.596    accel/accel/ADXL_Control/ACCEL_Y_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/ACCEL_Y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.707%)  route 0.112ns (44.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.588     1.507    accel/accel/ADXL_Control/clk_IBUF_BUFG
    SLICE_X1Y122         FDRE                                         r  accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[9]/Q
                         net (fo=2, routed)           0.112     1.761    accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[9]
    SLICE_X3Y122         FDRE                                         r  accel/accel/ADXL_Control/ACCEL_Y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.858     2.023    accel/accel/ADXL_Control/clk_IBUF_BUFG
    SLICE_X3Y122         FDRE                                         r  accel/accel/ADXL_Control/ACCEL_Y_reg[5]/C
                         clock pessimism             -0.502     1.520    
    SLICE_X3Y122         FDRE (Hold_fdre_C_D)         0.075     1.595    accel/accel/ADXL_Control/ACCEL_Y_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/Data_Reg_reg[6][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/Data_Reg_reg[7][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.944%)  route 0.116ns (45.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.590     1.509    accel/accel/ADXL_Control/clk_IBUF_BUFG
    SLICE_X0Y119         FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  accel/accel/ADXL_Control/Data_Reg_reg[6][0]/Q
                         net (fo=3, routed)           0.116     1.766    accel/accel/ADXL_Control/in[8]
    SLICE_X2Y119         FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.860     2.026    accel/accel/ADXL_Control/clk_IBUF_BUFG
    SLICE_X2Y119         FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[7][0]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X2Y119         FDRE (Hold_fdre_C_D)         0.075     1.598    accel/accel/ADXL_Control/Data_Reg_reg[7][0]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y118    accel/accel/ADXL_Control/ACCEL_X_SUM_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y120    accel/accel/ADXL_Control/ACCEL_X_SUM_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y119    accel/accel/ADXL_Control/ACCEL_X_SUM_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y119    accel/accel/ADXL_Control/ACCEL_X_SUM_reg[6]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y119    accel/accel/ADXL_Control/ACCEL_X_SUM_reg[7]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y120    accel/accel/ADXL_Control/ACCEL_X_SUM_reg[8]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y120    accel/accel/ADXL_Control/ACCEL_X_SUM_reg[9]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y119    accel/accel/ADXL_Control/ACCEL_X_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y121    accel/accel/ADXL_Control/ACCEL_X_reg[10]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y122    accel/accel/ADXL_Control/Data_Reg_reg[3][7]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y122    accel/accel/ADXL_Control/Data_Reg_reg[3][7]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y122    accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y122    accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y127    accel/accel/ADXL_Control/Data_Reg_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y127    accel/accel/ADXL_Control/Data_Reg_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y127    accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y127    accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y127    accel/accel/ADXL_Control/Data_Reg_reg[3][3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y127    accel/accel/ADXL_Control/Data_Reg_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y122    accel/accel/ADXL_Control/Data_Reg_reg[3][7]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y122    accel/accel/ADXL_Control/Data_Reg_reg[3][7]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y122    accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y122    accel/accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y127    accel/accel/ADXL_Control/Data_Reg_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y127    accel/accel/ADXL_Control/Data_Reg_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y127    accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y127    accel/accel/ADXL_Control/Data_Reg_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y127    accel/accel/ADXL_Control/Data_Reg_reg[3][3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y127    accel/accel/ADXL_Control/Data_Reg_reg[3][3]_srl4/CLK



