Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Mar 14 14:22:38 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing -file slack.rpt
| Design       : fire4_5_expand_3
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.859ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            genblk1[88].mac_i/mul_out_reg/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk rise@3.200ns - clk rise@0.000ns)
  Data Path Delay:        4.723ns  (logic 0.537ns (11.370%)  route 4.186ns (88.630%))
  Logic Levels:           4  (LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.683 - 3.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4360, unset)         0.508     0.508    clk
    SLICE_X51Y89         FDRE                                         r  weight_rom_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  weight_rom_address_reg[1]/Q
                         net (fo=15881, estimated)    2.012     2.736    genblk1[88].mac_i/Q[1]
    SLICE_X107Y118       LUT6 (Prop_lut6_I1_O)        0.043     2.779 r  genblk1[88].mac_i/g2_b9__84__0/O
                         net (fo=1, routed)           0.000     2.779    u_2/u1/mul_out_reg_i_21__21_2
    SLICE_X107Y118       MUXF7 (Prop_muxf7_I0_O)      0.117     2.896 r  u_2/u1/p_0_out_inferred__87/mul_out_reg_i_45/O
                         net (fo=1, estimated)        0.295     3.191    u_2/u1/p_0_out_inferred__87/mul_out_reg_i_45_n_0
    SLICE_X109Y120       LUT5 (Prop_lut5_I1_O)        0.118     3.309 r  u_2/u1/mul_out_reg_i_21__21/O
                         net (fo=1, estimated)        0.132     3.441    u_2/u1/kernels_4[88][9]
    SLICE_X109Y120       LUT5 (Prop_lut5_I0_O)        0.043     3.484 r  u_2/u1/mul_out_reg_i_5__123/O
                         net (fo=1, estimated)        1.747     5.231    genblk1[88].mac_i/B[9]
    DSP48_X7Y13          DSP48E1                                      r  genblk1[88].mac_i/mul_out_reg/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.200     3.200 r  
                                                      0.000     3.200 r  clk (IN)
                         net (fo=4360, unset)         0.483     3.683    genblk1[88].mac_i/clk
    DSP48_X7Y13          DSP48E1                                      r  genblk1[88].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     3.683    
                         clock uncertainty           -0.035     3.647    
    DSP48_X7Y13          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.275     3.372    genblk1[88].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          3.372    
                         arrival time                          -5.231    
  -------------------------------------------------------------------
                         slack                                 -1.859    




