{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605013413263 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605013413274 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 10 10:03:33 2020 " "Processing started: Tue Nov 10 10:03:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605013413274 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605013413274 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Aula_16_17 -c Aula_16_17 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Aula_16_17 -c Aula_16_17" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605013413274 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1605013414462 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1605013414462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constantesmips.vhd 1 0 " "Found 1 design units, including 0 entities, in source file constantesmips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constantesMIPS " "Found design unit 1: constantesMIPS" {  } { { "constantesMIPS.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/Aula_16_17/constantesMIPS.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605013432187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605013432187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontroleula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadecontroleula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidadeControleFD-arch_name " "Found design unit 1: unidadeControleFD-arch_name" {  } { { "unidadeControleULA.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/Aula_16_17/unidadeControleULA.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605013432197 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidadeControleFD " "Found entity 1: unidadeControleFD" {  } { { "unidadeControleULA.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/Aula_16_17/unidadeControleULA.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605013432197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605013432197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontrolefd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadecontrolefd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadeControle-arch_name " "Found design unit 1: UnidadeControle-arch_name" {  } { { "unidadeControleFD.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/Aula_16_17/unidadeControleFD.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605013432206 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeControle " "Found entity 1: UnidadeControle" {  } { { "unidadeControleFD.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/Aula_16_17/unidadeControleFD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605013432206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605013432206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA1bit-arch_name " "Found design unit 1: ULA1bit-arch_name" {  } { { "ULA1bit.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/Aula_16_17/ULA1bit.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605013432213 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA1bit " "Found entity 1: ULA1bit" {  } { { "ULA1bit.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/Aula_16_17/ULA1bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605013432213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605013432213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_final.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula_final.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA_final-arch_name " "Found design unit 1: ULA_final-arch_name" {  } { { "ULA_final.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/Aula_16_17/ULA_final.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605013432222 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA_final " "Found entity 1: ULA_final" {  } { { "ULA_final.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/Aula_16_17/ULA_final.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605013432222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605013432222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1-comportamento " "Found design unit 1: muxGenerico4x1-comportamento" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/Aula_16_17/muxGenerico4x1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605013432231 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1 " "Found entity 1: muxGenerico4x1" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/Aula_16_17/muxGenerico4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605013432231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605013432231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_16_17.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula_16_17.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Aula_16_17-arch_name " "Found design unit 1: Aula_16_17-arch_name" {  } { { "Aula_16_17.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/Aula_16_17/Aula_16_17.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605013432241 ""} { "Info" "ISGN_ENTITY_NAME" "1 Aula_16_17 " "Found entity 1: Aula_16_17" {  } { { "Aula_16_17.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/Aula_16_17/Aula_16_17.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605013432241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605013432241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/Aula_16_17/muxGenerico2x1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605013432250 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/Aula_16_17/muxGenerico2x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605013432250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605013432250 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "unidadeControleFD " "Elaborating entity \"unidadeControleFD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1605013432357 ""}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE unidadeControleULA.vhd(32) " "VHDL warning at unidadeControleULA.vhd(32): comparison between unequal length operands always returns FALSE" {  } { { "unidadeControleULA.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/Aula_16_17/unidadeControleULA.vhd" 32 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605013432364 "|unidadeControleFD"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE unidadeControleULA.vhd(31) " "VHDL warning at unidadeControleULA.vhd(31): comparison between unequal length operands always returns FALSE" {  } { { "unidadeControleULA.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/Aula_16_17/unidadeControleULA.vhd" 31 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605013432364 "|unidadeControleFD"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE unidadeControleULA.vhd(30) " "VHDL warning at unidadeControleULA.vhd(30): comparison between unequal length operands always returns FALSE" {  } { { "unidadeControleULA.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/Aula_16_17/unidadeControleULA.vhd" 30 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605013432364 "|unidadeControleFD"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE unidadeControleULA.vhd(29) " "VHDL warning at unidadeControleULA.vhd(29): comparison between unequal length operands always returns FALSE" {  } { { "unidadeControleULA.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/Aula_16_17/unidadeControleULA.vhd" 29 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605013432364 "|unidadeControleFD"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ULActrl\[0\] GND " "Pin \"ULActrl\[0\]\" is stuck at GND" {  } { { "unidadeControleULA.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/Aula_16_17/unidadeControleULA.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605013433315 "|unidadeControleFD|ULActrl[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1605013433315 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1605013433445 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1605013434020 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605013434020 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "func\[0\] " "No output dependent on input pin \"func\[0\]\"" {  } { { "unidadeControleULA.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/Aula_16_17/unidadeControleULA.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605013434181 "|unidadeControleFD|func[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "func\[1\] " "No output dependent on input pin \"func\[1\]\"" {  } { { "unidadeControleULA.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/Aula_16_17/unidadeControleULA.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605013434181 "|unidadeControleFD|func[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "func\[2\] " "No output dependent on input pin \"func\[2\]\"" {  } { { "unidadeControleULA.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/Aula_16_17/unidadeControleULA.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605013434181 "|unidadeControleFD|func[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "func\[3\] " "No output dependent on input pin \"func\[3\]\"" {  } { { "unidadeControleULA.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/Aula_16_17/unidadeControleULA.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605013434181 "|unidadeControleFD|func[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "func\[4\] " "No output dependent on input pin \"func\[4\]\"" {  } { { "unidadeControleULA.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/Aula_16_17/unidadeControleULA.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605013434181 "|unidadeControleFD|func[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "func\[5\] " "No output dependent on input pin \"func\[5\]\"" {  } { { "unidadeControleULA.vhd" "" { Text "C:/intelFPGA_lite/17.1/AulasDesignComputadores/Aula_16_17/unidadeControleULA.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605013434181 "|unidadeControleFD|func[5]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1605013434181 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12 " "Implemented 12 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1605013434184 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1605013434184 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1605013434184 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1605013434184 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605013434225 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 10 10:03:54 2020 " "Processing ended: Tue Nov 10 10:03:54 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605013434225 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605013434225 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605013434225 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605013434225 ""}
