# multi_cycle_pipeline_simulator
Simulator models MIPS instruction execution, achieving functional equivalence to real hardware behavior as validated through unit testing, clock synchronization, processor and L1 cache integration with efficient memory access.
