#define L2_CTRL_BASE    0x1f212000
#define FILTER_CODE_ADDR  0x1f200000

//for CA7
#define RXI300_CTRL_BASE  0x1f3ff000

//#define BOOT_CODE_ADDR  0x10000000
#define BOOT_CODE_ADDR  0x1fc00000

#define RST_TRAP_ADDR   0x00000000
//#define RST_TRAP_ADDR   0x00008000


#define STOP_ADDRESS    0xbd000000

#define TST_CS_CORE_0_START 0x01000000
#define TST_CS_CORE_0_STACK 0x02000000
#define TST_CS_CORE_1_START 0x02000000
#define TST_CS_CORE_1_STACK 0x03000000
#define TST_CS_CORE_2_START 0x03000000
#define TST_CS_CORE_2_STACK 0x04000000
#define TST_CS_CORE_3_START 0x04000000
#define TST_CS_CORE_3_STACK 0x05000000


#define TST_FAIL_ADDR   0x13000288
#define TST_PASS_ADDR   0x1300028C

#define TST_CS_CORE_0_FAIL_ADDR   0x13000288
#define TST_CS_CORE_0_PASS_ADDR   0x1300028C
#define TST_CS_CORE_1_FAIL_ADDR   0x13000298
#define TST_CS_CORE_1_PASS_ADDR   0x1300029C
#define TST_CS_CORE_2_FAIL_ADDR   0x130002a8
#define TST_CS_CORE_2_PASS_ADDR   0x130002aC
#define TST_CS_CORE_3_FAIL_ADDR   0x130002b8
#define TST_CS_CORE_3_PASS_ADDR   0x130002bC

#define UART_DATA_ADDR  0x13000000

#define UART_DATA_ADDR_CORE_0  0x130000e0
#define UART_DATA_ADDR_CORE_1  0x130000e4
#define UART_DATA_ADDR_CORE_2  0x130000e8
#define UART_DATA_ADDR_CORE_3  0x130000ec

#define LXR_EXIT_SUCCESS 0xabcd
#define LXR_EXIT_FAILURE 0xdead

#define CS3_CTRL1_ADDR  0x1fb04080
#define CS3_CTRL2_ADDR  0x1fb04084
#define CS3_CTRL3_ADDR  0x1fb04088
#define CS3_STS1_ADDR   0x1fb040c0
