// Seed: 2158985517
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5 = id_3;
  wire id_6;
  assign id_2 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1[(1)] = 1'd0;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_2
  );
endmodule
module module_2 (
    input tri1 id_0,
    input supply1 id_1,
    output tri id_2,
    input tri1 id_3
);
  wire id_5;
  wire id_6 = 1;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6,
      id_6
  );
endmodule
