{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1545692256912 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1545692256912 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ALU 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"ALU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1545692256944 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1545692257069 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1545692257069 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1545692257780 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1545692257868 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "output\[0\] PIN_R20 " "Can't place node \"output\[0\]\" -- illegal location assignment PIN_R20" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { output[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "output\[0\]" } } } } { "ALU.vhd" "" { Text "//Mac/Home/Desktop/School/Fall 2018/Digital Electronics/Projects/ALU  Project/ALU/ALU.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/School/Fall 2018/Digital Electronics/Projects/ALU  Project/ALU/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1545692258337 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "output\[1\] PIN_R19 " "Can't place node \"output\[1\]\" -- illegal location assignment PIN_R19" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { output[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "output\[1\]" } } } } { "ALU.vhd" "" { Text "//Mac/Home/Desktop/School/Fall 2018/Digital Electronics/Projects/ALU  Project/ALU/ALU.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/School/Fall 2018/Digital Electronics/Projects/ALU  Project/ALU/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1545692258337 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "output\[2\] PIN_U19 " "Can't place node \"output\[2\]\" -- illegal location assignment PIN_U19" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { output[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "output\[2\]" } } } } { "ALU.vhd" "" { Text "//Mac/Home/Desktop/School/Fall 2018/Digital Electronics/Projects/ALU  Project/ALU/ALU.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/School/Fall 2018/Digital Electronics/Projects/ALU  Project/ALU/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1545692258337 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "b\[0\] PIN_W12 " "Can't place node \"b\[0\]\" -- illegal location assignment PIN_W12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { b[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "b\[0\]" } } } } { "ALU.vhd" "" { Text "//Mac/Home/Desktop/School/Fall 2018/Digital Electronics/Projects/ALU  Project/ALU/ALU.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/School/Fall 2018/Digital Electronics/Projects/ALU  Project/ALU/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1545692258337 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "s\[0\] PIN_M1 " "Can't place node \"s\[0\]\" -- illegal location assignment PIN_M1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { s[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s\[0\]" } } } } { "ALU.vhd" "" { Text "//Mac/Home/Desktop/School/Fall 2018/Digital Electronics/Projects/ALU  Project/ALU/ALU.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/School/Fall 2018/Digital Electronics/Projects/ALU  Project/ALU/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1545692258337 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "cin PIN_T21 " "Can't place node \"cin\" -- illegal location assignment PIN_T21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { cin } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cin" } } } } { "ALU.vhd" "" { Text "//Mac/Home/Desktop/School/Fall 2018/Digital Electronics/Projects/ALU  Project/ALU/ALU.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/School/Fall 2018/Digital Electronics/Projects/ALU  Project/ALU/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1545692258337 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "a\[1\] PIN_L21 " "Can't place node \"a\[1\]\" -- illegal location assignment PIN_L21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { a[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a\[1\]" } } } } { "ALU.vhd" "" { Text "//Mac/Home/Desktop/School/Fall 2018/Digital Electronics/Projects/ALU  Project/ALU/ALU.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/School/Fall 2018/Digital Electronics/Projects/ALU  Project/ALU/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1545692258337 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "a\[3\] PIN_V12 " "Can't place node \"a\[3\]\" -- illegal location assignment PIN_V12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { a[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a\[3\]" } } } } { "ALU.vhd" "" { Text "//Mac/Home/Desktop/School/Fall 2018/Digital Electronics/Projects/ALU  Project/ALU/ALU.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/School/Fall 2018/Digital Electronics/Projects/ALU  Project/ALU/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1545692258368 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "b\[3\] PIN_M2 " "Can't place node \"b\[3\]\" -- illegal location assignment PIN_M2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { b[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "b\[3\]" } } } } { "ALU.vhd" "" { Text "//Mac/Home/Desktop/School/Fall 2018/Digital Electronics/Projects/ALU  Project/ALU/ALU.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/School/Fall 2018/Digital Electronics/Projects/ALU  Project/ALU/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1545692258384 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1545692258431 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1545692258446 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 10 s 2 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 10 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5144 " "Peak virtual memory: 5144 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1545692258946 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 24 14:57:38 2018 " "Processing ended: Mon Dec 24 14:57:38 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1545692258946 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1545692258946 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1545692258946 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1545692258946 ""}
