INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mdescos/Documents/GitHub/8CPU/Vivado/CPU.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-311] analyzing module control_unit
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/Users/mdescos/Documents/GitHub/8CPU/Vivado/CPU.srcs/sources_1/new/cpu.v:151]
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mdescos/Documents/GitHub/8CPU/Vivado/CPU.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
