Info (10281): Verilog HDL Declaration information at ExampleTopLevel.v(172): object "RECORD" differs only in case from object "Record" in the same scope File: C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/ExampleTopLevel.v Line: 172
Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at HPSWrapper_mm_interconnect_1_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at HPSWrapper_mm_interconnect_1_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at HPSWrapper_mm_interconnect_1_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at HPSWrapper_mm_interconnect_1_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at HPSWrapper_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at HPSWrapper_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at HPSWrapper_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at HPSWrapper_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_router.sv Line: 49
Warning (10268): Verilog HDL information at TS_SM_SW_n_LED.v(175): always construct contains both blocking and non-blocking assignments File: C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/TS_SM_SW_n_LED.v Line: 175
Warning (10236): Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for "pll_dr_clk" File: C:/Users/marie/Workspace/MPEG_TS_RECORDER/TS_RECORDER_FINAL/HPSWrapper/synthesis/submodules/hps_sdram_pll.sv Line: 168
