Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 23:49:52 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPMult_RoundModule/post_route_timing.rpt
| Design       : FPMult_RoundModule
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
RoundM[10]                     Z[8]                           inf           
RoundM[10]                     Z[1]                           inf           
RoundM[10]                     Z[0]                           inf           
RoundM[10]                     Z[6]                           inf           
RoundM[10]                     Z[5]                           inf           
RoundM[10]                     Z[3]                           inf           
RoundM[10]                     Z[2]                           inf           
RoundM[10]                     Z[7]                           inf           
RoundM[10]                     Z[4]                           inf           
RoundE[0]                      Z[10]                          inf           
RoundE[1]                      Z[11]                          inf           
RoundE[2]                      Z[12]                          inf           
RoundE[3]                      Z[13]                          inf           
RoundE[4]                      Z[14]                          inf           
RoundMP[9]                     Z[9]                           inf           
InputExc[0]                    Flags[0]                       inf           
InputExc[1]                    Flags[1]                       inf           
InputExc[2]                    Flags[2]                       inf           
InputExc[3]                    Flags[3]                       inf           
InputExc[4]                    Flags[4]                       inf           
Sp                             Z[15]                          inf           



