// Copyright (c) 2018 Microsoft Corporation. All rights reserved.
// Licensed under the MIT License.
//
// Module Name:
//
//   imx6ull.hpp
//
// Abstract:
//
//  This module contains iMX6ULL definitions
//
// Environment:
//
//  Kernel mode only
//

IMX_NONPAGED_SEGMENT_BEGIN; //====================================================

namespace {

  // i.MX6 SOC specific pin data
  // Default values are updated to values found in HW at IMX_GPIO::PrepareController
  //
  // IMX6 ULL 
  const IMX_PIN_DATA Imx6ULLGpioPinDataSparseMap[] = {
    //--------------------------------------------------
    // Pin Absolute Number | Ctl Reg Offset | Default Value | Mux Reg Offset | Mux Default
    //--------------------------------------------------
    { IMX_MAKE_PIN_1(1, 0), 0x2E8, 0x000010B0, 0x5C, 0x05 }, // GPIO1_IO00 GPIO1_IO00
    { IMX_MAKE_PIN_1(1, 1), 0x2EC, 0x000010B0, 0x60, 0x05 }, // GPIO1_IO01 GPIO1_IO01
    { IMX_MAKE_PIN_1(1, 2), 0x2F0, 0x000010B0, 0x64, 0x05 }, // GPIO1_IO02 GPIO1_IO02
    { IMX_MAKE_PIN_1(1, 3), 0x2F4, 0x000010B0, 0x68, 0x05 }, // GPIO1_IO03 GPIO1_IO03
    { IMX_MAKE_PIN_1(1, 4), 0x2F8, 0x000010B0, 0x6C, 0x05 }, // GPIO1_IO04 GPIO1_IO04
    { IMX_MAKE_PIN_1(1, 5), 0x2FC, 0x000010B0, 0x70, 0x05 }, // GPIO1_IO05 GPIO1_IO05
    { IMX_MAKE_PIN_1(1, 6), 0x300, 0x000010B0, 0x74, 0x05 }, // GPIO1_IO06 GPIO1_IO06
    { IMX_MAKE_PIN_1(1, 7), 0x304, 0x000010B0, 0x78, 0x05 }, // GPIO1_IO07 GPIO1_IO07
    { IMX_MAKE_PIN_1(1, 8), 0x308, 0x000010B0, 0x7C, 0x05 }, // GPIO1_IO08 GPIO1_IO08
    { IMX_MAKE_PIN_1(1, 9), 0x30C, 0x000010B0, 0x80, 0x05 }, // GPIO1_IO09 GPIO1_IO09
    { IMX_MAKE_PIN_1(1, 10), 0x2D0, 0x0000B0A0, 0x44, 0x00 }, // GPIO1_IO10 JTAG_MOD
    { IMX_MAKE_PIN_1(1, 11), 0x2D4, 0x000070A0, 0x48, 0x00 }, // GPIO1_IO11 JTAG_TMS
    { IMX_MAKE_PIN_1(1, 12), 0x2D8, 0x000090B1, 0x4C, 0x00 }, // GPIO1_IO12 JTAG_TDO
    { IMX_MAKE_PIN_1(1, 13), 0x2DC, 0x000070A0, 0x50, 0x00 }, // GPIO1_IO13 JTAG_TDI
    { IMX_MAKE_PIN_1(1, 14), 0x2E0, 0x000070A0, 0x54, 0x00 }, // GPIO1_IO14 JTAG_TCK
    { IMX_MAKE_PIN_1(1, 15), 0x2E4, 0x000070A0, 0x58, 0x00 }, // GPIO1_IO15 JTAG_TRST_B
    { IMX_MAKE_PIN_1(1, 16), 0x310, 0x000010B0, 0x84, 0x05 }, // GPIO1_IO16 UART1_TX_DATA
    { IMX_MAKE_PIN_1(1, 17), 0x314, 0x000010B0, 0x88, 0x05 }, // GPIO1_IO17 UART1_RX_DATA
    { IMX_MAKE_PIN_1(1, 18), 0x318, 0x000010B0, 0x8C, 0x05 }, // GPIO1_IO18 UART1_CTS_B
    { IMX_MAKE_PIN_1(1, 19), 0x31C, 0x000010B0, 0x90, 0x05 }, // GPIO1_IO19 UART1_RTS_B
    { IMX_MAKE_PIN_1(1, 20), 0x320, 0x000010B0, 0x94, 0x05 }, // GPIO1_IO20 UART2_TX_DATA
    { IMX_MAKE_PIN_1(1, 21), 0x324, 0x000010B0, 0x98, 0x05 }, // GPIO1_IO21 UART2_RX_DATA
    { IMX_MAKE_PIN_1(1, 22), 0x328, 0x000010B0, 0x9C, 0x05 }, // GPIO1_IO22 UART2_CTS_B
    { IMX_MAKE_PIN_1(1, 23), 0x32C, 0x000010B0, 0xA0, 0x05 }, // GPIO1_IO23 UART2_RTS_B
    { IMX_MAKE_PIN_1(1, 24), 0x330, 0x000010B0, 0xA4, 0x05 }, // GPIO1_IO24 UART3_TX_DATA
    { IMX_MAKE_PIN_1(1, 25), 0x334, 0x000010B0, 0xA8, 0x05 }, // GPIO1_IO25 UART3_RX_DATA
    { IMX_MAKE_PIN_1(1, 26), 0x338, 0x000010B0, 0xAC, 0x05 }, // GPIO1_IO26 UART3_CTS_B
    { IMX_MAKE_PIN_1(1, 27), 0x33C, 0x000010B0, 0xB0, 0x05 }, // GPIO1_IO27 UART3_RTS_B
    { IMX_MAKE_PIN_1(1, 28), 0x340, 0x000010B0, 0xB4, 0x05 }, // GPIO1_IO28 UART4_TX_DATA
    { IMX_MAKE_PIN_1(1, 29), 0x344, 0x000010B0, 0xB8, 0x05 }, // GPIO1_IO29 UART4_RX_DATA
    { IMX_MAKE_PIN_1(1, 30), 0x348, 0x000010B0, 0xBC, 0x05 }, // GPIO1_IO30 UART5_TX_DATA
    { IMX_MAKE_PIN_1(1, 31), 0x34C, 0x000010B0, 0xC0, 0x05 }, // GPIO1_IO31 UART5_RX_DATA
    { IMX_MAKE_PIN_1(2, 0), 0x350, 0x000010B0, 0xC4, 0x05 }, // GPIO2_IO00 ENET1_RX_DATA0
    { IMX_MAKE_PIN_1(2, 1), 0x354, 0x000010B0, 0xC8, 0x05 }, // GPIO2_IO01 ENET1_RX_DATA1
    { IMX_MAKE_PIN_1(2, 2), 0x358, 0x000010B0, 0xCC, 0x05 }, // GPIO2_IO02 ENET1_RX_EN
    { IMX_MAKE_PIN_1(2, 3), 0x35C, 0x000010B0, 0xD0, 0x05 }, // GPIO2_IO03 ENET1_TX_DATA0
    { IMX_MAKE_PIN_1(2, 4), 0x360, 0x000010B0, 0xD4, 0x05 }, // GPIO2_IO04 ENET1_TX_DATA1
    { IMX_MAKE_PIN_1(2, 5), 0x364, 0x000010B0, 0xD8, 0x05 }, // GPIO2_IO05 ENET1_TX_EN
    { IMX_MAKE_PIN_1(2, 6), 0x368, 0x000010B0, 0xDC, 0x05 }, // GPIO2_IO06 ENET1_TX_CLK
    { IMX_MAKE_PIN_1(2, 7), 0x36C, 0x000010B0, 0xE0, 0x05 }, // GPIO2_IO07 ENET1_RX_ER
    { IMX_MAKE_PIN_1(2, 8), 0x370, 0x000010B0, 0xE4, 0x05 }, // GPIO2_IO08 ENET2_RX_DATA0
    { IMX_MAKE_PIN_1(2, 9), 0x374, 0x000010B0, 0xE8, 0x05 }, // GPIO2_IO09 ENET2_RX_DATA1
    { IMX_MAKE_PIN_1(2, 10), 0x378, 0x000010B0, 0xEC, 0x05 }, // GPIO2_IO10 ENET2_RX_EN
    { IMX_MAKE_PIN_1(2, 11), 0x37C, 0x000010B0, 0xF0, 0x05 }, // GPIO2_IO11 ENET2_TX_DATA0
    { IMX_MAKE_PIN_1(2, 12), 0x380, 0x000010B0, 0xF4, 0x05 }, // GPIO2_IO12 ENET2_TX_DATA1
    { IMX_MAKE_PIN_1(2, 13), 0x384, 0x000010B0, 0xF8, 0x05 }, // GPIO2_IO13 ENET2_TX_EN
    { IMX_MAKE_PIN_1(2, 14), 0x388, 0x000010B0, 0xFC, 0x05 }, // GPIO2_IO14 ENET2_TX_CLK
    { IMX_MAKE_PIN_1(2, 15), 0x38C, 0x000010B0, 0x100, 0x05 }, // GPIO2_IO15 ENET2_RX_ER
    { IMX_MAKE_PIN_1(2, 16), 0x448, 0x000010B0, 0x1BC, 0x05 }, // GPIO2_IO16 SD1_CMD
    { IMX_MAKE_PIN_1(2, 17), 0x44C, 0x000010B0, 0x1C0, 0x05 }, // GPIO2_IO17 SD1_CLK
    { IMX_MAKE_PIN_1(2, 18), 0x450, 0x000010B0, 0x1C4, 0x05 }, // GPIO2_IO18 SD1_DATA0
    { IMX_MAKE_PIN_1(2, 19), 0x454, 0x000010B0, 0x1C8, 0x05 }, // GPIO2_IO19 SD1_DATA1
    { IMX_MAKE_PIN_1(2, 20), 0x458, 0x000010B0, 0x1CC, 0x05 }, // GPIO2_IO20 SD1_DATA2
    { IMX_MAKE_PIN_1(2, 21), 0x45C, 0x000010B0, 0x1D0, 0x05 }, // GPIO2_IO21 SD1_DATA3
    { IMX_MAKE_PIN_1(3, 0), 0x390, 0x000010B0, 0x104, 0x05 }, // GPIO3_IO00 LCD_CLK
    { IMX_MAKE_PIN_1(3, 1), 0x394, 0x000010B0, 0x108, 0x05 }, // GPIO3_IO01 LCD_ENABLE
    { IMX_MAKE_PIN_1(3, 2), 0x398, 0x000010B0, 0x10C, 0x05 }, // GPIO3_IO02 LCD_HSYNC
    { IMX_MAKE_PIN_1(3, 3), 0x39C, 0x000010B0, 0x110, 0x05 }, // GPIO3_IO03 LCD_VSYNC
    { IMX_MAKE_PIN_1(3, 4), 0x3A0, 0x000010B0, 0x114, 0x05 }, // GPIO3_IO04 LCD_RESET
    { IMX_MAKE_PIN_1(3, 5), 0x3A4, 0x000010B0, 0x118, 0x05 }, // GPIO3_IO05 LCD_DATA00
    { IMX_MAKE_PIN_1(3, 6), 0x3A8, 0x000010B0, 0x11C, 0x05 }, // GPIO3_IO06 LCD_DATA01
    { IMX_MAKE_PIN_1(3, 7), 0x3AC, 0x000010B0, 0x120, 0x05 }, // GPIO3_IO07 LCD_DATA02
    { IMX_MAKE_PIN_1(3, 8), 0x3B0, 0x000010B0, 0x124, 0x05 }, // GPIO3_IO08 LCD_DATA03
    { IMX_MAKE_PIN_1(3, 9), 0x3B4, 0x000010B0, 0x128, 0x05 }, // GPIO3_IO09 LCD_DATA04
    { IMX_MAKE_PIN_1(3, 10), 0x3B8, 0x000010B0, 0x12C, 0x05 }, // GPIO3_IO10 LCD_DATA05
    { IMX_MAKE_PIN_1(3, 11), 0x3BC, 0x000010B0, 0x130, 0x05 }, // GPIO3_IO11 LCD_DATA06
    { IMX_MAKE_PIN_1(3, 12), 0x3C0, 0x000010B0, 0x134, 0x05 }, // GPIO3_IO12 LCD_DATA07
    { IMX_MAKE_PIN_1(3, 13), 0x3C4, 0x000010B0, 0x138, 0x05 }, // GPIO3_IO13 LCD_DATA08
    { IMX_MAKE_PIN_1(3, 14), 0x3C8, 0x000010B0, 0x13C, 0x05 }, // GPIO3_IO14 LCD_DATA09
    { IMX_MAKE_PIN_1(3, 15), 0x3CC, 0x000010B0, 0x140, 0x05 }, // GPIO3_IO15 LCD_DATA10
    { IMX_MAKE_PIN_1(3, 16), 0x3D0, 0x000010B0, 0x144, 0x05 }, // GPIO3_IO16 LCD_DATA11
    { IMX_MAKE_PIN_1(3, 17), 0x3D4, 0x000010B0, 0x148, 0x05 }, // GPIO3_IO17 LCD_DATA12
    { IMX_MAKE_PIN_1(3, 18), 0x3D8, 0x000010B0, 0x14C, 0x05 }, // GPIO3_IO18 LCD_DATA13
    { IMX_MAKE_PIN_1(3, 19), 0x3DC, 0x000010B0, 0x150, 0x05 }, // GPIO3_IO19 LCD_DATA14
    { IMX_MAKE_PIN_1(3, 20), 0x3E0, 0x000010B0, 0x154, 0x05 }, // GPIO3_IO20 LCD_DATA15
    { IMX_MAKE_PIN_1(3, 21), 0x3E4, 0x000010B0, 0x158, 0x05 }, // GPIO3_IO21 LCD_DATA16
    { IMX_MAKE_PIN_1(3, 22), 0x3E8, 0x000010B0, 0x15C, 0x05 }, // GPIO3_IO22 LCD_DATA17
    { IMX_MAKE_PIN_1(3, 23), 0x3EC, 0x000010B0, 0x160, 0x05 }, // GPIO3_IO23 LCD_DATA18
    { IMX_MAKE_PIN_1(3, 24), 0x3F0, 0x000010B0, 0x164, 0x05 }, // GPIO3_IO24 LCD_DATA19
    { IMX_MAKE_PIN_1(3, 25), 0x3F4, 0x000010B0, 0x168, 0x05 }, // GPIO3_IO25 LCD_DATA20
    { IMX_MAKE_PIN_1(3, 26), 0x3F8, 0x000010B0, 0x16C, 0x05 }, // GPIO3_IO26 LCD_DATA21
    { IMX_MAKE_PIN_1(3, 27), 0x3FC, 0x000010B0, 0x170, 0x05 }, // GPIO3_IO27 LCD_DATA22
    { IMX_MAKE_PIN_1(3, 28), 0x400, 0x000010B0, 0x174, 0x05 }, // GPIO3_IO28 LCD_DATA23
    { IMX_MAKE_PIN_1(4, 0), 0x404, 0x000010B0, 0x178, 0x05 }, // GPIO4_IO00 NAND_RE_B
    { IMX_MAKE_PIN_1(4, 1), 0x408, 0x000010B0, 0x17C, 0x05 }, // GPIO4_IO01 NAND_WE_B
    { IMX_MAKE_PIN_1(4, 2), 0x40C, 0x000010B0, 0x180, 0x05 }, // GPIO4_IO02 NAND_DATA00
    { IMX_MAKE_PIN_1(4, 3), 0x410, 0x000010B0, 0x184, 0x05 }, // GPIO4_IO03 NAND_DATA01
    { IMX_MAKE_PIN_1(4, 4), 0x414, 0x000010B0, 0x188, 0x05 }, // GPIO4_IO04 NAND_DATA02
    { IMX_MAKE_PIN_1(4, 5), 0x418, 0x000010B0, 0x18C, 0x05 }, // GPIO4_IO05 NAND_DATA03
    { IMX_MAKE_PIN_1(4, 6), 0x41C, 0x000010B0, 0x190, 0x05 }, // GPIO4_IO06 NAND_DATA04
    { IMX_MAKE_PIN_1(4, 7), 0x420, 0x000010B0, 0x194, 0x05 }, // GPIO4_IO07 NAND_DATA05
    { IMX_MAKE_PIN_1(4, 8), 0x424, 0x000010B0, 0x198, 0x05 }, // GPIO4_IO08 NAND_DATA06
    { IMX_MAKE_PIN_1(4, 9), 0x428, 0x000010B0, 0x19C, 0x05 }, // GPIO4_IO09 NAND_DATA07
    { IMX_MAKE_PIN_1(4, 10), 0x42C, 0x000010B0, 0x1A0, 0x05 }, // GPIO4_IO10 NAND_ALE
    { IMX_MAKE_PIN_1(4, 11), 0x430, 0x000010B0, 0x1A4, 0x05 }, // GPIO4_IO11 NAND_WP_B
    { IMX_MAKE_PIN_1(4, 12), 0x434, 0x000010B0, 0x1A8, 0x05 }, // GPIO4_IO12 NAND_READY_B
    { IMX_MAKE_PIN_1(4, 13), 0x438, 0x000010B0, 0x1AC, 0x05 }, // GPIO4_IO13 NAND_CE0_B
    { IMX_MAKE_PIN_1(4, 14), 0x43C, 0x000010B0, 0x1B0, 0x05 }, // GPIO4_IO14 NAND_CE1_B
    { IMX_MAKE_PIN_1(4, 15), 0x440, 0x000010B0, 0x1B4, 0x05 }, // GPIO4_IO15 NAND_CLE
    { IMX_MAKE_PIN_1(4, 16), 0x444, 0x000010B0, 0x1B8, 0x05 }, // GPIO4_IO16 NAND_DQS
    { IMX_MAKE_PIN_1(4, 17), 0x460, 0x000010B0, 0x1D4, 0x05 }, // GPIO4_IO17 CSI_MCLK
    { IMX_MAKE_PIN_1(4, 18), 0x464, 0x000010B0, 0x1D8, 0x05 }, // GPIO4_IO18 CSI_PIXCLK
    { IMX_MAKE_PIN_1(4, 19), 0x468, 0x000010B0, 0x1DC, 0x05 }, // GPIO4_IO19 CSI_VSYNC
    { IMX_MAKE_PIN_1(4, 20), 0x46C, 0x000010B0, 0x1E0, 0x05 }, // GPIO4_IO20 CSI_HSYNC
    { IMX_MAKE_PIN_1(4, 21), 0x470, 0x000010B0, 0x1E4, 0x05 }, // GPIO4_IO21 CSI_DATA00
    { IMX_MAKE_PIN_1(4, 22), 0x474, 0x000010B0, 0x1E8, 0x05 }, // GPIO4_IO22 CSI_DATA01
    { IMX_MAKE_PIN_1(4, 23), 0x478, 0x000010B0, 0x1EC, 0x05 }, // GPIO4_IO23 CSI_DATA02
    { IMX_MAKE_PIN_1(4, 24), 0x47C, 0x000010B0, 0x1F0, 0x05 }, // GPIO4_IO24 CSI_DATA03
    { IMX_MAKE_PIN_1(4, 25), 0x480, 0x000010B0, 0x1F4, 0x05 }, // GPIO4_IO25 CSI_DATA04
    { IMX_MAKE_PIN_1(4, 26), 0x484, 0x000010B0, 0x1F8, 0x05 }, // GPIO4_IO26 CSI_DATA05
    { IMX_MAKE_PIN_1(4, 27), 0x488, 0x000010B0, 0x1FC, 0x05 }, // GPIO4_IO27 CSI_DATA06
    { IMX_MAKE_PIN_1(4, 28), 0x48C, 0x000010B0, 0x200, 0x05 }, // GPIO4_IO28 CSI_DATA07
  };

  // i.MX6 SOC specific Select Input/Alt Function/Pin map
  //
  // iMX6 ULL
  const IMX_PIN_INPUT_DATA Imx6ULLGpioPinInputSelectTable[] = {
    //--------------------------------------------------
    // Pin Absolute Number | Pin Alt Mode value | Select Input Reg Offset | Input Select value
    //--------------------------------------------------
    { IMX_MAKE_PIN_1(1, 0), 0, 0x5AC, 1 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO00 - ALT0 - I2C2_SCL - IOMUXC_I2C2_SCL_SELECT_INPUT
    { IMX_MAKE_PIN_1(1, 0), 1, 0x58C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO00 - ALT1 - GPT1_CAPTURE1 - IOMUXC_GPT1_CAPTURE1_SELECT_INPUT
    { IMX_MAKE_PIN_1(1, 0), 2, 0x4B8, 0 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO00 - ALT2 - ANATOP_OTG1_ID - IOMUXC_ANATOP_USB_OTG_ID_SELECT_INPUT
    { IMX_MAKE_PIN_1(1, 0), 3, 0x574, 0 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO00 - ALT3 - ENET1_REF_CLK1 - IOMUXC_ENET1_REF_CLK1_SELECT_INPUT

    { IMX_MAKE_PIN_1(1, 1), 0, 0x5B0, 1 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO01 - ALT0 - I2C2_SDA - IOMUXC_I2C2_SDA_SELECT_INPUT
    { IMX_MAKE_PIN_1(1, 1), 2, 0x664, 0 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO01 - ALT2 - USB_OTG1_OC - IOMUXC_USB_OTG_OC_SELECT_INPUT
    { IMX_MAKE_PIN_1(1, 1), 3, 0x57C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO01 - ALT3 - ENET2_REF_CLK2 - IOMUXC_ENET2_REF_CLK2_SELECT_INPUT

    { IMX_MAKE_PIN_1(1, 2), 0, 0x5A4, 0 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO02 - ALT0 - I2C1_SCL - IOMUXC_I2C1_SCL_SELECT_INPUT
    { IMX_MAKE_PIN_1(1, 2), 4, 0x66C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO02 - ALT4 - USDHC1_WP - IOMUXC_USDHC1_WP_SELECT_INPUT
    { IMX_MAKE_PIN_1(1, 2), 6, 0x610, 1 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO02 - ALT6 - SDMA_EXT_EVENT00 - IOMUXC_SDMA_EVENTS0_SELECT_INPUT
//  { IMX_MAKE_PIN_1(1, 2), 8, 0x624, 0 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO02 - ALT8 - UART1_TX - IOMUXC_UART1_RX_DATA_SELECT_INPUT

    { IMX_MAKE_PIN_1(1, 3), 0, 0x5A8, 1 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO03 - ALT0 - I2C1_SDA - IOMUXC_I2C1_SDA_SELECT_INPUT
    { IMX_MAKE_PIN_1(1, 3), 2, 0x660, 0 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO03 - ALT2 - USB_OTG2_OC - IOMUXC_USB_OTG2_OC_SELECT_INPUT
    { IMX_MAKE_PIN_1(1, 3), 4, 0x668, 0 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO03 - ALT4 - USDHC1_CD_B - IOMUXC_USDHC1_CD_B_SELECT_INPUT
    { IMX_MAKE_PIN_1(1, 3), 8, 0x624, 1 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO03 - ALT8 - UART1_RX - IOMUXC_UART1_RX_DATA_SELECT_INPUT

    { IMX_MAKE_PIN_1(1, 4), 0, 0x574, 1 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO04 - ALT0 - ENET1_REF_CLK1 - IOMUXC_ENET1_REF_CLK1_SELECT_INPUT
//  { IMX_MAKE_PIN_1(1, 4), 8, 0x644, 2 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO04 - ALT8 - UART5_TX - IOMUXC_UART5_RX_DATA_SELECT_INPUT

    { IMX_MAKE_PIN_1(1, 5), 0, 0x57C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO05 - ALT0 - ENET2_REF_CLK2 - IOMUXC_ENET2_REF_CLK2_SELECT_INPUT
    { IMX_MAKE_PIN_1(1, 5), 2, 0x4BC, 0 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO05 - ALT2 - ANATOP_OTG2_ID - IOMUXC_USB_OTG2_ID_SELECT_INPUT
    { IMX_MAKE_PIN_1(1, 5), 3, 0x530, 0 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO05 - ALT3 - CSI_FIELD - IOMUXC_CSI_FIELD_SELECT_INPUT
    { IMX_MAKE_PIN_1(1, 5), 8, 0x644, 3 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO05 - ALT8 - UART5_RX - IOMUXC_UART5_RX_DATA_SELECT_INPUT

    { IMX_MAKE_PIN_1(1, 6), 0, 0x578, 0 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO06 - ALT0 - ENET1_MDIO - IOMUXC_ENET1_MAC0_MDIO_SELECT_INPUT
    { IMX_MAKE_PIN_1(1, 6), 1, 0x580, 0 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO06 - ALT1 - ENET2_MDIO - IOMUXC_ENET2_MAC0_MDIO_SELECT_INPUT
    { IMX_MAKE_PIN_1(1, 6), 4, 0x69C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO06 - ALT4 - USDHC2_WP - IOMUXC_USDHC2_WP_SELECT_INPUT
//  { IMX_MAKE_PIN_1(1, 6), 8, 0x620, 0 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO06 - ALT8 - UART1_CTS_B - IOMUXC_UART1_RTS_B_SELECT_INPUT

    { IMX_MAKE_PIN_1(1, 7), 3, 0x528, 0 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO07 - ALT3 - CSI_PIXCLK - IOMUXC_CSI_PIXCLK_SELECT_INPUT
    { IMX_MAKE_PIN_1(1, 7), 4, 0x674, 1 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO07 - ALT4 - USDHC2_CD_B - IOMUXC_USDHC2_CD_B_SELECT_INPUT
    { IMX_MAKE_PIN_1(1, 7), 8, 0x620, 1 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO07 - ALT8 - UART1_RTS_B - IOMUXC_UART1_RTS_B_SELECT_INPUT

    { IMX_MAKE_PIN_1(1, 8), 3, 0x52C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO08 - ALT3 - CSI_VSYNC - IOMUXC_CSI_VSYNC_SELECT_INPUT
    { IMX_MAKE_PIN_1(1, 8), 6, 0x4C0, 1 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO08 - ALT6 - CCM_PMIC_RDY - IOMUXC_CCM_PMIC_READY_SELECT_INPUT
    { IMX_MAKE_PIN_1(1, 8), 8, 0x640, 1 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO08 - ALT8 - UART5_RTS_B - IOMUXC_UART5_RTS_B_SELECT_INPUT

    { IMX_MAKE_PIN_1(1, 9), 2, 0x618, 0 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO09 - ALT2 - SPDIF_IN - IOMUXC_SPDIF_IN_SELECT_INPUT
    { IMX_MAKE_PIN_1(1, 9), 3, 0x524, 1 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO09 - ALT3 - CSI_HSYNC - IOMUXC_CSI_HSYNC_SELECT_INPUT
//  { IMX_MAKE_PIN_1(1, 9), 8, 0x640, 2 }, // IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO09 - ALT8 - UART5_CTS_B - IOMUXC_UART5_RTS_B_SELECT_INPUT

    { IMX_MAKE_PIN_1(1, 10), 1, 0x5A0, 0 }, // IOMUXC_SW_MUX_CTL_PAD_JTAG_MOD - ALT1 - GPT2_CLK - IOMUXC_GPT2_CLK_SELECT_INPUT
    { IMX_MAKE_PIN_1(1, 10), 4, 0x4C0, 0 }, // IOMUXC_SW_MUX_CTL_PAD_JTAG_MOD - ALT4 - CCM_PMIC_RDY - IOMUXC_CCM_PMIC_READY_SELECT_INPUT
    { IMX_MAKE_PIN_1(1, 10), 6, 0x610, 0 }, // IOMUXC_SW_MUX_CTL_PAD_JTAG_MOD - ALT6 - SDMA_EXT_EVENT00 - IOMUXC_SDMA_EVENTS0_SELECT_INPUT

    { IMX_MAKE_PIN_1(1, 11), 1, 0x598, 0 }, // IOMUXC_SW_MUX_CTL_PAD_JTAG_TMS - ALT1 - GPT2_CAPTURE1 - IOMUXC_GPT2_CAPTURE1_SELECT_INPUT
    { IMX_MAKE_PIN_1(1, 11), 2, 0x5F0, 0 }, // IOMUXC_SW_MUX_CTL_PAD_JTAG_TMS - ALT2 - SAI2_MCLK - IOMUXC_SAI2_MCLK_SELECT_INPUT
    { IMX_MAKE_PIN_1(1, 11), 6, 0x614, 0 }, // IOMUXC_SW_MUX_CTL_PAD_JTAG_TMS - ALT6 - SDMA_EXT_EVENT01 - IOMUXC_SDMA_EVENTS1_SELECT_INPUT

    { IMX_MAKE_PIN_1(1, 12), 1, 0x59C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_JTAG_TDO - ALT1 - GPT2_CAPTURE2 - IOMUXC_GPT2_CAPTURE2_SELECT_INPUT
    { IMX_MAKE_PIN_1(1, 12), 2, 0x5FC, 0 }, // IOMUXC_SW_MUX_CTL_PAD_JTAG_TDO - ALT2 - SAI2_TX_SYNC - IOMUXC_SAI2_TX_SYNC_SELECT_INPUT

    { IMX_MAKE_PIN_1(1, 13), 2, 0x5F8, 0 }, // IOMUXC_SW_MUX_CTL_PAD_JTAG_TDI - ALT2 - SAI2_TX_BCLK - IOMUXC_SAI2_TX_BCLK_SELECT_INPUT

    { IMX_MAKE_PIN_1(1, 14), 2, 0x5F4, 0 }, // IOMUXC_SW_MUX_CTL_PAD_JTAG_TCK - ALT2 - SAI2_RX_DATA - IOMUXC_SAI2_RX_DATA_SELECT_INPUT

//  { IMX_MAKE_PIN_1(1, 16), 0, 0x624, 2 }, // IOMUXC_SW_MUX_CTL_PAD_UART1_TX_DATA - ALT0 - UART1_TX - IOMUXC_UART1_RX_DATA_SELECT_INPUT
    { IMX_MAKE_PIN_1(1, 16), 2, 0x5B4, 0 }, // IOMUXC_SW_MUX_CTL_PAD_UART1_TX_DATA - ALT2 - I2C3_SCL - IOMUXC_I2C3_SCL_SELECT_INPUT
    { IMX_MAKE_PIN_1(1, 16), 3, 0x4C4, 1 }, // IOMUXC_SW_MUX_CTL_PAD_UART1_TX_DATA - ALT3 - CSI_DATA02 - IOMUXC_CSI_DATA02_SELECT_INPUT
//  { IMX_MAKE_PIN_1(1, 16), 9, 0x644, 4 }, // IOMUXC_SW_MUX_CTL_PAD_UART1_TX_DATA - ALT9 - UART5_TX - IOMUXC_UART5_RX_DATA_SELECT_INPUT

    { IMX_MAKE_PIN_1(1, 17), 0, 0x624, 3 }, // IOMUXC_SW_MUX_CTL_PAD_UART1_RX_DATA - ALT0 - UART1_RX - IOMUXC_UART1_RX_DATA_SELECT_INPUT
    { IMX_MAKE_PIN_1(1, 17), 2, 0x5B8, 0 }, // IOMUXC_SW_MUX_CTL_PAD_UART1_RX_DATA - ALT2 - I2C3_SDA - IOMUXC_I2C3_SDA_SELECT_INPUT
    { IMX_MAKE_PIN_1(1, 17), 3, 0x4C8, 1 }, // IOMUXC_SW_MUX_CTL_PAD_UART1_RX_DATA - ALT3 - CSI_DATA03 - IOMUXC_CSI_DATA03_SELECT_INPUT
    { IMX_MAKE_PIN_1(1, 17), 4, 0x594, 0 }, // IOMUXC_SW_MUX_CTL_PAD_UART1_RX_DATA - ALT4 - GPT1_CLK - IOMUXC_GPT1_CLK_SELECT_INPUT
    { IMX_MAKE_PIN_1(1, 17), 8, 0x618, 1 }, // IOMUXC_SW_MUX_CTL_PAD_UART1_RX_DATA - ALT8 - SPDIF_IN - IOMUXC_SPDIF_IN_SELECT_INPUT
    { IMX_MAKE_PIN_1(1, 17), 9, 0x644, 5 }, // IOMUXC_SW_MUX_CTL_PAD_UART1_RX_DATA - ALT9 - UART5_RX - IOMUXC_UART5_RX_DATA_SELECT_INPUT

//  { IMX_MAKE_PIN_1(1, 18), 0, 0x620, 2 }, // IOMUXC_SW_MUX_CTL_PAD_UART1_CTS_B - ALT0 - UART1_CTS_B - IOMUXC_UART1_RTS_B_SELECT_INPUT
    { IMX_MAKE_PIN_1(1, 18), 2, 0x66C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_UART1_CTS_B - ALT2 - USDHC1_WP - IOMUXC_USDHC1_WP_SELECT_INPUT
    { IMX_MAKE_PIN_1(1, 18), 3, 0x4D8, 0 }, // IOMUXC_SW_MUX_CTL_PAD_UART1_CTS_B - ALT3 - CSI_DATA04 - IOMUXC_CSI_DATA04_SELECT_INPUT
    { IMX_MAKE_PIN_1(1, 18), 8, 0x69C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_UART1_CTS_B - ALT8 - USDHC2_WP - IOMUXC_USDHC2_WP_SELECT_INPUT
//  { IMX_MAKE_PIN_1(1, 18), 9, 0x640, 3 }, // IOMUXC_SW_MUX_CTL_PAD_UART1_CTS_B - ALT9 - UART5_CTS_B - IOMUXC_UART5_RTS_B_SELECT_INPUT

    { IMX_MAKE_PIN_1(1, 19), 0, 0x620, 3 }, // IOMUXC_SW_MUX_CTL_PAD_UART1_RTS_B - ALT0 - UART1_RTS_B - IOMUXC_UART1_RTS_B_SELECT_INPUT
    { IMX_MAKE_PIN_1(1, 19), 2, 0x668, 1 }, // IOMUXC_SW_MUX_CTL_PAD_UART1_RTS_B - ALT2 - USDHC1_CD_B - IOMUXC_USDHC1_CD_B_SELECT_INPUT
    { IMX_MAKE_PIN_1(1, 19), 3, 0x4CC, 1 }, // IOMUXC_SW_MUX_CTL_PAD_UART1_RTS_B - ALT3 - CSI_DATA05 - IOMUXC_CSI_DATA05_SELECT_INPUT
    { IMX_MAKE_PIN_1(1, 19), 8, 0x674, 2 }, // IOMUXC_SW_MUX_CTL_PAD_UART1_RTS_B - ALT8 - USDHC2_CD_B - IOMUXC_USDHC2_CD_B_SELECT_INPUT
    { IMX_MAKE_PIN_1(1, 19), 9, 0x640, 4 }, // IOMUXC_SW_MUX_CTL_PAD_UART1_RTS_B - ALT9 - UART5_RTS_B - IOMUXC_UART5_RTS_B_SELECT_INPUT

//  { IMX_MAKE_PIN_1(1, 20), 0, 0x62C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_UART2_TX_DATA - ALT0 - UART2_TX - IOMUXC_UART2_RX_DATA_SELECT_INPUT
    { IMX_MAKE_PIN_1(1, 20), 2, 0x5BC, 0 }, // IOMUXC_SW_MUX_CTL_PAD_UART2_TX_DATA - ALT2 - I2C4_SCL - IOMUXC_I2C4_SCL_SELECT_INPUT
    { IMX_MAKE_PIN_1(1, 20), 3, 0x4DC, 0 }, // IOMUXC_SW_MUX_CTL_PAD_UART2_TX_DATA - ALT3 - CSI_DATA06 - IOMUXC_CSI_DATA06_SELECT_INPUT
    { IMX_MAKE_PIN_1(1, 20), 4, 0x58C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_UART2_TX_DATA - ALT4 - GPT1_CAPTURE1 - IOMUXC_GPT1_CAPTURE1_SELECT_INPUT
    { IMX_MAKE_PIN_1(1, 20), 8, 0x560, 0 }, // IOMUXC_SW_MUX_CTL_PAD_UART2_TX_DATA - ALT8 - ECSPI3_SS0 - IOMUXC_ECSPI3_SS0_B_SELECT_INPUT

    { IMX_MAKE_PIN_1(1, 21), 0, 0x62C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_UART2_RX_DATA - ALT0 - UART2_RX - IOMUXC_UART2_RX_DATA_SELECT_INPUT
    { IMX_MAKE_PIN_1(1, 21), 2, 0x5C0, 0 }, // IOMUXC_SW_MUX_CTL_PAD_UART2_RX_DATA - ALT2 - I2C4_SDA - IOMUXC_I2C4_SDA_SELECT_INPUT
    { IMX_MAKE_PIN_1(1, 21), 3, 0x4E0, 0 }, // IOMUXC_SW_MUX_CTL_PAD_UART2_RX_DATA - ALT3 - CSI_DATA07 - IOMUXC_CSI_DATA07_SELECT_INPUT
    { IMX_MAKE_PIN_1(1, 21), 4, 0x590, 0 }, // IOMUXC_SW_MUX_CTL_PAD_UART2_RX_DATA - ALT4 - GPT1_CAPTURE2 - IOMUXC_GPT1_CAPTURE2_SELECT_INPUT
    { IMX_MAKE_PIN_1(1, 21), 8, 0x554, 0 }, // IOMUXC_SW_MUX_CTL_PAD_UART2_RX_DATA - ALT8 - ECSPI3_SCLK - IOMUXC_ECSPI3_SCLK_SELECT_INPUT

//  { IMX_MAKE_PIN_1(1, 22), 0, 0x628, 0 }, // IOMUXC_SW_MUX_CTL_PAD_UART2_CTS_B - ALT0 - UART2_CTS_B - IOMUXC_UART2_RTS_B_SELECT_INPUT
    { IMX_MAKE_PIN_1(1, 22), 3, 0x4E4, 0 }, // IOMUXC_SW_MUX_CTL_PAD_UART2_CTS_B - ALT3 - CSI_DATA08 - IOMUXC_CSI_DATA08_SELECT_INPUT
    { IMX_MAKE_PIN_1(1, 22), 8, 0x55C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_UART2_CTS_B - ALT8 - ECSPI3_MOSI - IOMUXC_ECSPI3_MOSI_SELECT_INPUT

    { IMX_MAKE_PIN_1(1, 23), 0, 0x628, 1 }, // IOMUXC_SW_MUX_CTL_PAD_UART2_RTS_B - ALT0 - UART2_RTS_B - IOMUXC_UART2_RTS_B_SELECT_INPUT
    { IMX_MAKE_PIN_1(1, 23), 2, 0x588, 0 }, // IOMUXC_SW_MUX_CTL_PAD_UART2_RTS_B - ALT2 - FLEXCAN2_RX - IOMUXC_FLEXCAN2_RX_SELECT_INPUT
    { IMX_MAKE_PIN_1(1, 23), 3, 0x4E8, 0 }, // IOMUXC_SW_MUX_CTL_PAD_UART2_RTS_B - ALT3 - CSI_DATA09 - IOMUXC_CSI_DATA09_SELECT_INPUT
    { IMX_MAKE_PIN_1(1, 23), 8, 0x558, 0 }, // IOMUXC_SW_MUX_CTL_PAD_UART2_RTS_B - ALT8 - ECSPI3_MISO - IOMUXC_ECSPI3_MISO_SELECT_INPUT

//  { IMX_MAKE_PIN_1(1, 24), 0, 0x634, 0 }, // IOMUXC_SW_MUX_CTL_PAD_UART3_TX_DATA - ALT0 - UART3_TX - IOMUXC_UART3_RX_DATA_SELECT_INPUT
    { IMX_MAKE_PIN_1(1, 24), 3, 0x4D4, 0 }, // IOMUXC_SW_MUX_CTL_PAD_UART3_TX_DATA - ALT3 - CSI_DATA01 - IOMUXC_CSI_DATA01_SELECT_INPUT
//  { IMX_MAKE_PIN_1(1, 24), 4, 0x628, 2 }, // IOMUXC_SW_MUX_CTL_PAD_UART3_TX_DATA - ALT4 - UART2_CTS_B - IOMUXC_UART2_RTS_B_SELECT_INPUT
    { IMX_MAKE_PIN_1(1, 24), 8, 0x4B8, 1 }, // IOMUXC_SW_MUX_CTL_PAD_UART3_TX_DATA - ALT8 - ANATOP_OTG1_ID - IOMUXC_ANATOP_USB_OTG_ID_SELECT_INPUT

    { IMX_MAKE_PIN_1(1, 25), 0, 0x634, 1 }, // IOMUXC_SW_MUX_CTL_PAD_UART3_RX_DATA - ALT0 - UART3_RX - IOMUXC_UART3_RX_DATA_SELECT_INPUT
    { IMX_MAKE_PIN_1(1, 25), 3, 0x4D0, 0 }, // IOMUXC_SW_MUX_CTL_PAD_UART3_RX_DATA - ALT3 - CSI_DATA00 - IOMUXC_CSI_DATA00_SELECT_INPUT
    { IMX_MAKE_PIN_1(1, 25), 4, 0x628, 3 }, // IOMUXC_SW_MUX_CTL_PAD_UART3_RX_DATA - ALT4 - UART2_RTS_B - IOMUXC_UART2_RTS_B_SELECT_INPUT

//  { IMX_MAKE_PIN_1(1, 26), 0, 0x630, 0 }, // IOMUXC_SW_MUX_CTL_PAD_UART3_CTS_B - ALT0 - UART3_CTS_B - IOMUXC_UART3_RTS_B_SELECT_INPUT
    { IMX_MAKE_PIN_1(1, 26), 3, 0x4EC, 0 }, // IOMUXC_SW_MUX_CTL_PAD_UART3_CTS_B - ALT3 - CSI_DATA10 - IOMUXC_CSI_DATA10_SELECT_INPUT

    { IMX_MAKE_PIN_1(1, 27), 0, 0x630, 1 }, // IOMUXC_SW_MUX_CTL_PAD_UART3_RTS_B - ALT0 - UART3_RTS_B - IOMUXC_UART3_RTS_B_SELECT_INPUT
    { IMX_MAKE_PIN_1(1, 27), 2, 0x584, 0 }, // IOMUXC_SW_MUX_CTL_PAD_UART3_RTS_B - ALT2 - FLEXCAN1_RX - IOMUXC_FLEXCAN1_RX_SELECT_INPUT
    { IMX_MAKE_PIN_1(1, 27), 3, 0x4F0, 0 }, // IOMUXC_SW_MUX_CTL_PAD_UART3_RTS_B - ALT3 - CSI_DATA11 - IOMUXC_CSI_DATA11_SELECT_INPUT

//  { IMX_MAKE_PIN_1(1, 28), 0, 0x63C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_UART4_TX_DATA - ALT0 - UART4_TX - IOMUXC_UART4_RX_DATA_SELECT_INPUT
    { IMX_MAKE_PIN_1(1, 28), 2, 0x5A4, 1 }, // IOMUXC_SW_MUX_CTL_PAD_UART4_TX_DATA - ALT2 - I2C1_SCL - IOMUXC_I2C1_SCL_SELECT_INPUT
    { IMX_MAKE_PIN_1(1, 28), 3, 0x4F4, 0 }, // IOMUXC_SW_MUX_CTL_PAD_UART4_TX_DATA - ALT3 - CSI_DATA12 - IOMUXC_CSI_DATA12_SELECT_INPUT
    { IMX_MAKE_PIN_1(1, 28), 8, 0x544, 1 }, // IOMUXC_SW_MUX_CTL_PAD_UART4_TX_DATA - ALT8 - ECSPI2_SCLK - IOMUXC_ECSPI2_SCLK_SELECT_INPUT

    { IMX_MAKE_PIN_1(1, 29), 0, 0x63C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_UART4_RX_DATA - ALT0 - UART4_RX - IOMUXC_UART4_RX_DATA_SELECT_INPUT
    { IMX_MAKE_PIN_1(1, 29), 2, 0x5A8, 2 }, // IOMUXC_SW_MUX_CTL_PAD_UART4_RX_DATA - ALT2 - I2C1_SDA - IOMUXC_I2C1_SDA_SELECT_INPUT
    { IMX_MAKE_PIN_1(1, 29), 3, 0x4F8, 0 }, // IOMUXC_SW_MUX_CTL_PAD_UART4_RX_DATA - ALT3 - CSI_DATA13 - IOMUXC_CSI_DATA13_SELECT_INPUT
    { IMX_MAKE_PIN_1(1, 29), 8, 0x550, 1 }, // IOMUXC_SW_MUX_CTL_PAD_UART4_RX_DATA - ALT8 - ECSPI2_SS0 - IOMUXC_ECSPI2_SS0_B_SELECT_INPUT

    { IMX_MAKE_PIN_1(1, 30), 8, 0x54C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_UART5_TX_DATA - ALT8 - ECSPI2_MOSI - IOMUXC_ECSPI2_MOSI_SELECT_INPUT
//  { IMX_MAKE_PIN_1(1, 30), 0, 0x644, 6 }, // IOMUXC_SW_MUX_CTL_PAD_UART5_TX_DATA - ALT0 - UART5_TX - IOMUXC_UART5_RX_DATA_SELECT_INPUT
    { IMX_MAKE_PIN_1(1, 30), 2, 0x5AC, 2 }, // IOMUXC_SW_MUX_CTL_PAD_UART5_TX_DATA - ALT2 - I2C2_SCL - IOMUXC_I2C2_SCL_SELECT_INPUT
    { IMX_MAKE_PIN_1(1, 30), 3, 0x4FC, 0 }, // IOMUXC_SW_MUX_CTL_PAD_UART5_TX_DATA - ALT3 - CSI_DATA14 - IOMUXC_CSI_DATA14_SELECT_INPUT

    { IMX_MAKE_PIN_1(1, 31), 0, 0x644, 7 }, // IOMUXC_SW_MUX_CTL_PAD_UART5_RX_DATA - ALT0 - UART5_RX - IOMUXC_UART5_RX_DATA_SELECT_INPUT
    { IMX_MAKE_PIN_1(1, 31), 2, 0x5B0, 2 }, // IOMUXC_SW_MUX_CTL_PAD_UART5_RX_DATA - ALT2 - I2C2_SDA - IOMUXC_I2C2_SDA_SELECT_INPUT
    { IMX_MAKE_PIN_1(1, 31), 3, 0x500, 0 }, // IOMUXC_SW_MUX_CTL_PAD_UART5_RX_DATA - ALT3 - CSI_DATA15 - IOMUXC_CSI_DATA15_SELECT_INPUT
    { IMX_MAKE_PIN_1(1, 31), 8, 0x548, 1 }, // IOMUXC_SW_MUX_CTL_PAD_UART5_RX_DATA - ALT8 - ECSPI2_MISO - IOMUXC_ECSPI2_MISO_SELECT_INPUT

    { IMX_MAKE_PIN_1(2, 0), 1, 0x638, 0 }, // IOMUXC_SW_MUX_CTL_PAD_ENET1_RX_DATA0 - ALT1 - UART4_RTS_B - IOMUXC_UART4_RTS_B_SELECT_INPUT
    { IMX_MAKE_PIN_1(2, 0), 3, 0x504, 0 }, // IOMUXC_SW_MUX_CTL_PAD_ENET1_RX_DATA0 - ALT3 - CSI_DATA16 - IOMUXC_CSI_DATA16_SELECT_INPUT
    { IMX_MAKE_PIN_1(2, 0), 6, 0x5D0, 0 }, // IOMUXC_SW_MUX_CTL_PAD_ENET1_RX_DATA0 - ALT6 - KPP_ROW00 - IOMUXC_KPP_ROW0_SELECT_INPUT

//  { IMX_MAKE_PIN_1(2, 1), 1, 0x638, 1 }, // IOMUXC_SW_MUX_CTL_PAD_ENET1_RX_DATA1 - ALT1 - UART4_CTS_B - IOMUXC_UART4_RTS_B_SELECT_INPUT
    { IMX_MAKE_PIN_1(2, 1), 3, 0x508, 0 }, // IOMUXC_SW_MUX_CTL_PAD_ENET1_RX_DATA1 - ALT3 - CSI_DATA17 - IOMUXC_CSI_DATA17_SELECT_INPUT
    { IMX_MAKE_PIN_1(2, 1), 4, 0x584, 1 }, // IOMUXC_SW_MUX_CTL_PAD_ENET1_RX_DATA1 - ALT4 - FLEXCAN1_RX - IOMUXC_FLEXCAN1_RX_SELECT_INPUT
    { IMX_MAKE_PIN_1(2, 1), 6, 0x5C4, 0 }, // IOMUXC_SW_MUX_CTL_PAD_ENET1_RX_DATA1 - ALT6 - KPP_COL00 - IOMUXC_KPP_COL0_SELECT_INPUT

    { IMX_MAKE_PIN_1(2, 2), 1, 0x640, 5 }, // IOMUXC_SW_MUX_CTL_PAD_ENET1_RX_EN - ALT1 - UART5_RTS_B - IOMUXC_UART5_RTS_B_SELECT_INPUT
    { IMX_MAKE_PIN_1(2, 2), 3, 0x50C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_ENET1_RX_EN - ALT3 - CSI_DATA18 - IOMUXC_CSI_DATA18_SELECT_INPUT
    { IMX_MAKE_PIN_1(2, 2), 6, 0x5D4, 0 }, // IOMUXC_SW_MUX_CTL_PAD_ENET1_RX_EN - ALT6 - KPP_ROW01 - IOMUXC_KPP_ROW1_SELECT_INPUT

//  { IMX_MAKE_PIN_1(2, 3), 1, 0x640, 6 }, // IOMUXC_SW_MUX_CTL_PAD_ENET1_TX_DATA0 - ALT1 - UART5_CTS_B - IOMUXC_UART5_RTS_B_SELECT_INPUT
    { IMX_MAKE_PIN_1(2, 3), 3, 0x510, 0 }, // IOMUXC_SW_MUX_CTL_PAD_ENET1_TX_DATA0 - ALT3 - CSI_DATA19 - IOMUXC_CSI_DATA19_SELECT_INPUT
    { IMX_MAKE_PIN_1(2, 3), 4, 0x588, 1 }, // IOMUXC_SW_MUX_CTL_PAD_ENET1_TX_DATA0 - ALT4 - FLEXCAN2_RX - IOMUXC_FLEXCAN2_RX_SELECT_INPUT
    { IMX_MAKE_PIN_1(2, 3), 6, 0x5C8, 0 }, // IOMUXC_SW_MUX_CTL_PAD_ENET1_TX_DATA0 - ALT6 - KPP_COL01 - IOMUXC_KPP_COL1_SELECT_INPUT

//  { IMX_MAKE_PIN_1(2, 4), 1, 0x648, 2 }, // IOMUXC_SW_MUX_CTL_PAD_ENET1_TX_DATA1 - ALT1 - UART6_CTS_B - IOMUXC_UART6_RTS_B_SELECT_INPUT
    { IMX_MAKE_PIN_1(2, 4), 3, 0x514, 0 }, // IOMUXC_SW_MUX_CTL_PAD_ENET1_TX_DATA1 - ALT3 - CSI_DATA20 - IOMUXC_CSI_DATA20_SELECT_INPUT
    { IMX_MAKE_PIN_1(2, 4), 4, 0x580, 1 }, // IOMUXC_SW_MUX_CTL_PAD_ENET1_TX_DATA1 - ALT4 - ENET2_MDIO - IOMUXC_ENET2_MAC0_MDIO_SELECT_INPUT
    { IMX_MAKE_PIN_1(2, 4), 6, 0x5D8, 0 }, // IOMUXC_SW_MUX_CTL_PAD_ENET1_TX_DATA1 - ALT6 - KPP_ROW02 - IOMUXC_KPP_ROW2_SELECT_INPUT

    { IMX_MAKE_PIN_1(2, 5), 1, 0x648, 3 }, // IOMUXC_SW_MUX_CTL_PAD_ENET1_TX_EN - ALT1 - UART6_RTS_B - IOMUXC_UART6_RTS_B_SELECT_INPUT
    { IMX_MAKE_PIN_1(2, 5), 3, 0x518, 0 }, // IOMUXC_SW_MUX_CTL_PAD_ENET1_TX_EN - ALT3 - CSI_DATA21 - IOMUXC_CSI_DATA21_SELECT_INPUT
    { IMX_MAKE_PIN_1(2, 5), 6, 0x5CC, 0 }, // IOMUXC_SW_MUX_CTL_PAD_ENET1_TX_EN - ALT6 - KPP_COL02 - IOMUXC_KPP_COL2_SELECT_INPUT

//  { IMX_MAKE_PIN_1(2, 6), 1, 0x650, 0 }, // IOMUXC_SW_MUX_CTL_PAD_ENET1_TX_CLK - ALT1 - UART7_CTS_B - IOMUXC_UART7_RTS_B_SELECT_INPUT
    { IMX_MAKE_PIN_1(2, 6), 3, 0x51C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_ENET1_TX_CLK - ALT3 - CSI_DATA22 - IOMUXC_CSI_DATA22_SELECT_INPUT
    { IMX_MAKE_PIN_1(2, 6), 4, 0x574, 2 }, // IOMUXC_SW_MUX_CTL_PAD_ENET1_TX_CLK - ALT4 - ENET1_REF_CLK1 - IOMUXC_ENET1_REF_CLK1_SELECT_INPUT
    { IMX_MAKE_PIN_1(2, 6), 8, 0x594, 1 }, // IOMUXC_SW_MUX_CTL_PAD_ENET1_TX_CLK - ALT8 - GPT1_CLK - IOMUXC_GPT1_CLK_SELECT_INPUT

    { IMX_MAKE_PIN_1(2, 7), 1, 0x650, 1 }, // IOMUXC_SW_MUX_CTL_PAD_ENET1_RX_ER - ALT1 - UART7_RTS_B - IOMUXC_UART7_RTS_B_SELECT_INPUT
    { IMX_MAKE_PIN_1(2, 7), 3, 0x520, 0 }, // IOMUXC_SW_MUX_CTL_PAD_ENET1_RX_ER - ALT3 - CSI_DATA23 - IOMUXC_CSI_DATA23_SELECT_INPUT
    { IMX_MAKE_PIN_1(2, 7), 8, 0x590, 1 }, // IOMUXC_SW_MUX_CTL_PAD_ENET1_RX_ER - ALT8 - GPT1_CAPTURE2 - IOMUXC_GPT1_CAPTURE2_SELECT_INPUT

//  { IMX_MAKE_PIN_1(2, 8), 1, 0x64C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_ENET2_RX_DATA0 - ALT1 - UART6_TX - IOMUXC_UART6_RX_DATA_SELECT_INPUT
    { IMX_MAKE_PIN_1(2, 8), 3, 0x5B4, 1 }, // IOMUXC_SW_MUX_CTL_PAD_ENET2_RX_DATA0 - ALT3 - I2C3_SCL - IOMUXC_I2C3_SCL_SELECT_INPUT
    { IMX_MAKE_PIN_1(2, 8), 4, 0x578, 1 }, // IOMUXC_SW_MUX_CTL_PAD_ENET2_RX_DATA0 - ALT4 - ENET1_MDIO - IOMUXC_ENET1_MAC0_MDIO_SELECT_INPUT

    { IMX_MAKE_PIN_1(2, 9), 1, 0x64C, 2 }, // IOMUXC_SW_MUX_CTL_PAD_ENET2_RX_DATA1 - ALT1 - UART6_RX - IOMUXC_UART6_RX_DATA_SELECT_INPUT
    { IMX_MAKE_PIN_1(2, 9), 3, 0x5B8, 1 }, // IOMUXC_SW_MUX_CTL_PAD_ENET2_RX_DATA1 - ALT3 - I2C3_SDA - IOMUXC_I2C3_SDA_SELECT_INPUT
    { IMX_MAKE_PIN_1(2, 9), 8, 0x664, 1 }, // IOMUXC_SW_MUX_CTL_PAD_ENET2_RX_DATA1 - ALT8 - USB_OTG1_OC - IOMUXC_USB_OTG_OC_SELECT_INPUT

//  { IMX_MAKE_PIN_1(2, 10), 1, 0x654, 0 }, // IOMUXC_SW_MUX_CTL_PAD_ENET2_RX_EN - ALT1 - UART7_TX - IOMUXC_UART7_RX_DATA_SELECT_INPUT
    { IMX_MAKE_PIN_1(2, 10), 3, 0x5BC, 1 }, // IOMUXC_SW_MUX_CTL_PAD_ENET2_RX_EN - ALT3 - I2C4_SCL - IOMUXC_I2C4_SCL_SELECT_INPUT

    { IMX_MAKE_PIN_1(2, 11), 1, 0x654, 1 }, // IOMUXC_SW_MUX_CTL_PAD_ENET2_TX_DATA0 - ALT1 - UART7_RX - IOMUXC_UART7_RX_DATA_SELECT_INPUT
    { IMX_MAKE_PIN_1(2, 11), 3, 0x5C0, 1 }, // IOMUXC_SW_MUX_CTL_PAD_ENET2_TX_DATA0 - ALT3 - I2C4_SDA - IOMUXC_I2C4_SDA_SELECT_INPUT

//  { IMX_MAKE_PIN_1(2, 12), 1, 0x65C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_ENET2_TX_DATA1 - ALT1 - UART8_TX - IOMUXC_UART8_RX_DATA_SELECT_INPUT
    { IMX_MAKE_PIN_1(2, 12), 3, 0x564, 0 }, // IOMUXC_SW_MUX_CTL_PAD_ENET2_TX_DATA1 - ALT3 - ECSPI4_SCLK - IOMUXC_ECSPI4_SCLK_SELECT_INPUT

    { IMX_MAKE_PIN_1(2, 13), 1, 0x65C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_ENET2_TX_EN - ALT1 - UART8_RX - IOMUXC_UART8_RX_DATA_SELECT_INPUT
    { IMX_MAKE_PIN_1(2, 13), 3, 0x56C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_ENET2_TX_EN - ALT3 - ECSPI4_MOSI - IOMUXC_ECSPI4_MOSI_SELECT_INPUT
    { IMX_MAKE_PIN_1(2, 13), 8, 0x660, 1 }, // IOMUXC_SW_MUX_CTL_PAD_ENET2_TX_EN - ALT8 - USB_OTG2_OC - IOMUXC_USB_OTG2_OC_SELECT_INPUT

//  { IMX_MAKE_PIN_1(2, 14), 1, 0x658, 0 }, // IOMUXC_SW_MUX_CTL_PAD_ENET2_TX_CLK - ALT1 - UART8_CTS_B - IOMUXC_UART8_RTS_B_SELECT_INPUT
    { IMX_MAKE_PIN_1(2, 14), 3, 0x568, 0 }, // IOMUXC_SW_MUX_CTL_PAD_ENET2_TX_CLK - ALT3 - ECSPI4_MISO - IOMUXC_ECSPI4_MISO_SELECT_INPUT
    { IMX_MAKE_PIN_1(2, 14), 4, 0x57C, 2 }, // IOMUXC_SW_MUX_CTL_PAD_ENET2_TX_CLK - ALT4 - ENET2_REF_CLK2 - IOMUXC_ENET2_REF_CLK2_SELECT_INPUT
    { IMX_MAKE_PIN_1(2, 14), 8, 0x4BC, 1 }, // IOMUXC_SW_MUX_CTL_PAD_ENET2_TX_CLK - ALT8 - ANATOP_OTG2_ID - IOMUXC_USB_OTG2_ID_SELECT_INPUT

    { IMX_MAKE_PIN_1(2, 15), 1, 0x658, 1 }, // IOMUXC_SW_MUX_CTL_PAD_ENET2_RX_ER - ALT1 - UART8_RTS_B - IOMUXC_UART8_RTS_B_SELECT_INPUT
    { IMX_MAKE_PIN_1(2, 15), 3, 0x570, 0 }, // IOMUXC_SW_MUX_CTL_PAD_ENET2_RX_ER - ALT3 - ECSPI4_SS0 - IOMUXC_ECSPI4_SS0_B_SELECT_INPUT

    { IMX_MAKE_PIN_1(2, 16), 6, 0x610, 2 }, // IOMUXC_SW_MUX_CTL_PAD_SD1_CMD - ALT6 - SDMA_EXT_EVENT00 - IOMUXC_SDMA_EVENTS0_SELECT_INPUT

    { IMX_MAKE_PIN_1(2, 17), 2, 0x5F0, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SD1_CLK - ALT2 - SAI2_MCLK - IOMUXC_SAI2_MCLK_SELECT_INPUT
    { IMX_MAKE_PIN_1(2, 17), 3, 0x618, 3 }, // IOMUXC_SW_MUX_CTL_PAD_SD1_CLK - ALT3 - SPDIF_IN - IOMUXC_SPDIF_IN_SELECT_INPUT
    { IMX_MAKE_PIN_1(2, 17), 8, 0x664, 2 }, // IOMUXC_SW_MUX_CTL_PAD_SD1_CLK - ALT8 - USB_OTG1_OC - IOMUXC_USB_OTG_OC_SELECT_INPUT

    { IMX_MAKE_PIN_1(2, 18), 2, 0x5FC, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SD1_DATA0 - ALT2 - SAI2_TX_SYNC - IOMUXC_SAI2_TX_SYNC_SELECT_INPUT
    { IMX_MAKE_PIN_1(2, 18), 8, 0x4B8, 2 }, // IOMUXC_SW_MUX_CTL_PAD_SD1_DATA0 - ALT8 - ANATOP_OTG1_ID - IOMUXC_ANATOP_USB_OTG_ID_SELECT_INPUT

    { IMX_MAKE_PIN_1(2, 19), 1, 0x5A0, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SD1_DATA1 - ALT1 - GPT2_CLK - IOMUXC_GPT2_CLK_SELECT_INPUT
    { IMX_MAKE_PIN_1(2, 19), 2, 0x5F8, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SD1_DATA1 - ALT2 - SAI2_TX_BCLK - IOMUXC_SAI2_TX_BCLK_SELECT_INPUT
    { IMX_MAKE_PIN_1(2, 19), 3, 0x584, 3 }, // IOMUXC_SW_MUX_CTL_PAD_SD1_DATA1 - ALT3 - FLEXCAN1_RX - IOMUXC_FLEXCAN1_RX_SELECT_INPUT

    { IMX_MAKE_PIN_1(2, 20), 1, 0x598, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SD1_DATA2 - ALT1 - GPT2_CAPTURE1 - IOMUXC_GPT2_CAPTURE1_SELECT_INPUT
    { IMX_MAKE_PIN_1(2, 20), 2, 0x5F4, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SD1_DATA2 - ALT2 - SAI2_RX_DATA - IOMUXC_SAI2_RX_DATA_SELECT_INPUT
    { IMX_MAKE_PIN_1(2, 20), 8, 0x660, 2 }, // IOMUXC_SW_MUX_CTL_PAD_SD1_DATA2 - ALT8 - USB_OTG2_OC - IOMUXC_USB_OTG2_OC_SELECT_INPUT

    { IMX_MAKE_PIN_1(2, 21), 1, 0x59C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_SD1_DATA3 - ALT1 - GPT2_CAPTURE2 - IOMUXC_GPT2_CAPTURE2_SELECT_INPUT
    { IMX_MAKE_PIN_1(2, 21), 3, 0x588, 3 }, // IOMUXC_SW_MUX_CTL_PAD_SD1_DATA3 - ALT3 - FLEXCAN2_RX - IOMUXC_FLEXCAN2_RX_SELECT_INPUT
    { IMX_MAKE_PIN_1(2, 21), 8, 0x4BC, 2 }, // IOMUXC_SW_MUX_CTL_PAD_SD1_DATA3 - ALT8 - ANATOP_OTG2_ID - IOMUXC_USB_OTG2_ID_SELECT_INPUT

//  { IMX_MAKE_PIN_1(3, 0), 2, 0x63C, 2 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_CLK - ALT2 - UART4_TX - IOMUXC_UART4_RX_DATA_SELECT_INPUT
    { IMX_MAKE_PIN_1(3, 0), 3, 0x600, 0 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_CLK - ALT3 - SAI3_MCLK - IOMUXC_SAI3_MCLK_SELECT_INPUT

    { IMX_MAKE_PIN_1(3, 1), 2, 0x63C, 3 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_ENABLE - ALT2 - UART4_RX - IOMUXC_UART4_RX_DATA_SELECT_INPUT
    { IMX_MAKE_PIN_1(3, 1), 3, 0x60C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_ENABLE - ALT3 - SAI3_TX_SYNC - IOMUXC_SAI3_TX_SYNC_SELECT_INPUT

    { IMX_MAKE_PIN_1(3, 2), 0, 0x5DC, 0 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_HSYNC - ALT0 - LCDIF_HSYNC - IOMUXC_LCD_BUSY_SELECT_INPUT
//  { IMX_MAKE_PIN_1(3, 2), 2, 0x638, 2 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_HSYNC - ALT2 - UART4_CTS_B - IOMUXC_UART4_RTS_B_SELECT_INPUT
    { IMX_MAKE_PIN_1(3, 2), 3, 0x608, 0 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_HSYNC - ALT3 - SAI3_TX_BCLK - IOMUXC_SAI3_TX_BCLK_SELECT_INPUT

    { IMX_MAKE_PIN_1(3, 3), 1, 0x5DC, 1 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_VSYNC - ALT1 - LCDIF_BUSY - IOMUXC_LCD_BUSY_SELECT_INPUT
    { IMX_MAKE_PIN_1(3, 3), 2, 0x638, 3 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_VSYNC - ALT2 - UART4_RTS_B - IOMUXC_UART4_RTS_B_SELECT_INPUT
    { IMX_MAKE_PIN_1(3, 3), 3, 0x604, 0 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_VSYNC - ALT3 - SAI3_RX_DATA - IOMUXC_SAI3_RX_DATA_SELECT_INPUT

    { IMX_MAKE_PIN_1(3, 5), 4, 0x5B8, 2 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA00 - ALT4 - I2C3_SDA - IOMUXC_I2C3_SDA_SELECT_INPUT
    { IMX_MAKE_PIN_1(3, 5), 8, 0x5E0, 1 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA00 - ALT8 - SAI1_MCLK - IOMUXC_SAI1_MCLK_SELECT_INPUT

    { IMX_MAKE_PIN_1(3, 6), 4, 0x5B4, 2 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA01 - ALT4 - I2C3_SCL - IOMUXC_I2C3_SCL_SELECT_INPUT
    { IMX_MAKE_PIN_1(3, 6), 8, 0x5EC, 0 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA01 - ALT8 - SAI1_TX_SYNC - IOMUXC_SAI1_TX_SYNC_SELECT_INPUT

    { IMX_MAKE_PIN_1(3, 7), 4, 0x5C0, 2 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA02 - ALT4 - I2C4_SDA - IOMUXC_I2C4_SDA_SELECT_INPUT
    { IMX_MAKE_PIN_1(3, 7), 8, 0x5E8, 0 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA02 - ALT8 - SAI1_TX_BCLK - IOMUXC_SAI1_TX_BCLK_SELECT_INPUT

    { IMX_MAKE_PIN_1(3, 8), 4, 0x5BC, 2 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA03 - ALT4 - I2C4_SCL - IOMUXC_I2C4_SCL_SELECT_INPUT
    { IMX_MAKE_PIN_1(3, 8), 8, 0x5E4, 0 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA03 - ALT8 - SAI1_RX_DATA - IOMUXC_SAI1_RX_DATA_SELECT_INPUT

//  { IMX_MAKE_PIN_1(3, 9), 1, 0x658, 2 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA04 - ALT1 - UART8_CTS_B - IOMUXC_UART8_RTS_B_SELECT_INPUT

    { IMX_MAKE_PIN_1(3, 10), 1, 0x658, 3 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA05 - ALT1 - UART8_RTS_B - IOMUXC_UART8_RTS_B_SELECT_INPUT

//  { IMX_MAKE_PIN_1(3, 11), 1, 0x650, 2 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA06 - ALT1 - UART7_CTS_B - IOMUXC_UART7_RTS_B_SELECT_INPUT

    { IMX_MAKE_PIN_1(3, 12), 1, 0x650, 3 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA07 - ALT1 - UART7_RTS_B - IOMUXC_UART7_RTS_B_SELECT_INPUT
    { IMX_MAKE_PIN_1(3, 12), 4, 0x61C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA07 - ALT4 - SPDIF_EXT_CLK - IOMUXC_SPDIF_EXT_CLK_SELECT_INPUT

    { IMX_MAKE_PIN_1(3, 13), 1, 0x618, 2 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA08 - ALT1 - SPDIF_IN - IOMUXC_SPDIF_IN_SELECT_INPUT
    { IMX_MAKE_PIN_1(3, 13), 3, 0x504, 1 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA08 - ALT3 - CSI_DATA16 - IOMUXC_CSI_DATA16_SELECT_INPUT

    { IMX_MAKE_PIN_1(3, 14), 1, 0x600, 1 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA09 - ALT1 - SAI3_MCLK - IOMUXC_SAI3_MCLK_SELECT_INPUT
    { IMX_MAKE_PIN_1(3, 14), 3, 0x508, 1 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA09 - ALT3 - CSI_DATA17 - IOMUXC_CSI_DATA17_SELECT_INPUT
    { IMX_MAKE_PIN_1(3, 14), 8, 0x584, 2 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA09 - ALT8 - FLEXCAN1_RX - IOMUXC_FLEXCAN1_RX_SELECT_INPUT

    { IMX_MAKE_PIN_1(3, 15), 3, 0x50C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA10 - ALT3 - CSI_DATA18 - IOMUXC_CSI_DATA18_SELECT_INPUT

    { IMX_MAKE_PIN_1(3, 16), 3, 0x510, 1 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA11 - ALT3 - CSI_DATA19 - IOMUXC_CSI_DATA19_SELECT_INPUT
    { IMX_MAKE_PIN_1(3, 16), 8, 0x588, 2 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA11 - ALT8 - FLEXCAN2_RX - IOMUXC_FLEXCAN2_RX_SELECT_INPUT

    { IMX_MAKE_PIN_1(3, 17), 1, 0x60C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA12 - ALT1 - SAI3_TX_SYNC - IOMUXC_SAI3_TX_SYNC_SELECT_INPUT
    { IMX_MAKE_PIN_1(3, 17), 3, 0x514, 1 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA12 - ALT3 - CSI_DATA20 - IOMUXC_CSI_DATA20_SELECT_INPUT

    { IMX_MAKE_PIN_1(3, 18), 1, 0x608, 1 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA13 - ALT1 - SAI3_TX_BCLK - IOMUXC_SAI3_TX_BCLK_SELECT_INPUT
    { IMX_MAKE_PIN_1(3, 18), 3, 0x518, 1 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA13 - ALT3 - CSI_DATA21 - IOMUXC_CSI_DATA21_SELECT_INPUT

    { IMX_MAKE_PIN_1(3, 19), 1, 0x604, 1 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA14 - ALT1 - SAI3_RX_DATA - IOMUXC_SAI3_RX_DATA_SELECT_INPUT
    { IMX_MAKE_PIN_1(3, 19), 3, 0x51C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA14 - ALT3 - CSI_DATA22 - IOMUXC_CSI_DATA22_SELECT_INPUT
    { IMX_MAKE_PIN_1(3, 19), 8, 0x68C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA14 - ALT8 - USDHC2_DATA4 - IOMUXC_USDHC2_DATA4_SELECT_INPUT

    { IMX_MAKE_PIN_1(3, 20), 3, 0x520, 1 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA15 - ALT3 - CSI_DATA23 - IOMUXC_CSI_DATA23_SELECT_INPUT
    { IMX_MAKE_PIN_1(3, 20), 8, 0x690, 0 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA15 - ALT8 - USDHC2_DATA5 - IOMUXC_USDHC2_DATA5_SELECT_INPUT

//  { IMX_MAKE_PIN_1(3, 21), 1, 0x654, 2 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA16 - ALT1 - UART7_TX - IOMUXC_UART7_RX_DATA_SELECT_INPUT
    { IMX_MAKE_PIN_1(3, 21), 3, 0x4D4, 1 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA16 - ALT3 - CSI_DATA01 - IOMUXC_CSI_DATA01_SELECT_INPUT
    { IMX_MAKE_PIN_1(3, 21), 8, 0x694, 0 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA16 - ALT8 - USDHC2_DATA6 - IOMUXC_USDHC2_DATA6_SELECT_INPUT

    { IMX_MAKE_PIN_1(3, 22), 1, 0x654, 3 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA17 - ALT1 - UART7_RX - IOMUXC_UART7_RX_DATA_SELECT_INPUT
    { IMX_MAKE_PIN_1(3, 22), 3, 0x4D0, 1 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA17 - ALT3 - CSI_DATA00 - IOMUXC_CSI_DATA00_SELECT_INPUT
    { IMX_MAKE_PIN_1(3, 22), 8, 0x698, 0 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA17 - ALT8 - USDHC2_DATA7 - IOMUXC_USDHC2_DATA7_SELECT_INPUT

    { IMX_MAKE_PIN_1(3, 23), 3, 0x4EC, 1 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA18 - ALT3 - CSI_DATA10 - IOMUXC_CSI_DATA10_SELECT_INPUT
    { IMX_MAKE_PIN_1(3, 23), 8, 0x678, 1 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA18 - ALT8 - USDHC2_CMD - IOMUXC_USDHC2_CMD_SELECT_INPUT

    { IMX_MAKE_PIN_1(3, 24), 8, 0x670, 1 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA19 - ALT8 - USDHC2_CLK - IOMUXC_USDHC2_CLK_SELECT_INPUT
    { IMX_MAKE_PIN_1(3, 24), 3, 0x4F0, 1 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA19 - ALT3 - CSI_DATA11 - IOMUXC_CSI_DATA11_SELECT_INPUT

    { IMX_MAKE_PIN_1(3, 25), 8, 0x67C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA20 - ALT8 - USDHC2_DATA0 - IOMUXC_USDHC2_DATA0_SELECT_INPUT
//  { IMX_MAKE_PIN_1(3, 25), 1, 0x65C, 2 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA20 - ALT1 - UART8_TX - IOMUXC_UART8_RX_DATA_SELECT_INPUT
    { IMX_MAKE_PIN_1(3, 25), 2, 0x534, 0 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA20 - ALT2 - ECSPI1_SCLK - IOMUXC_ECSPI1_SCLK_SELECT_INPUT
    { IMX_MAKE_PIN_1(3, 25), 3, 0x4F4, 1 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA20 - ALT3 - CSI_DATA12 - IOMUXC_CSI_DATA12_SELECT_INPUT

    { IMX_MAKE_PIN_1(3, 26), 1, 0x65C, 3 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA21 - ALT1 - UART8_RX - IOMUXC_UART8_RX_DATA_SELECT_INPUT
    { IMX_MAKE_PIN_1(3, 26), 2, 0x540, 0 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA21 - ALT2 - ECSPI1_SS0 - IOMUXC_ECSPI1_SS0_B_SELECT_INPUT
    { IMX_MAKE_PIN_1(3, 26), 3, 0x4F8, 1 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA21 - ALT3 - CSI_DATA13 - IOMUXC_CSI_DATA13_SELECT_INPUT
    { IMX_MAKE_PIN_1(3, 26), 8, 0x680, 1 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA21 - ALT8 - USDHC2_DATA1 - IOMUXC_USDHC2_DATA1_SELECT_INPUT

    { IMX_MAKE_PIN_1(3, 27), 2, 0x53C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA22 - ALT2 - ECSPI1_MOSI - IOMUXC_ECSPI1_MOSI_SELECT_INPUT
    { IMX_MAKE_PIN_1(3, 27), 3, 0x4FC, 1 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA22 - ALT3 - CSI_DATA14 - IOMUXC_CSI_DATA14_SELECT_INPUT
    { IMX_MAKE_PIN_1(3, 27), 8, 0x684, 0 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA22 - ALT8 - USDHC2_DATA2 - IOMUXC_USDHC2_DATA2_SELECT_INPUT

    { IMX_MAKE_PIN_1(3, 28), 2, 0x538, 0 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA23 - ALT2 - ECSPI1_MISO - IOMUXC_ECSPI1_MISO_SELECT_INPUT
    { IMX_MAKE_PIN_1(3, 28), 3, 0x500, 1 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA23 - ALT3 - CSI_DATA15 - IOMUXC_CSI_DATA15_SELECT_INPUT
    { IMX_MAKE_PIN_1(3, 28), 8, 0x688, 1 }, // IOMUXC_SW_MUX_CTL_PAD_LCD_DATA23 - ALT8 - USDHC2_DATA3 - IOMUXC_USDHC2_DATA3_SELECT_INPUT

    { IMX_MAKE_PIN_1(4, 0), 1, 0x670, 2 }, // IOMUXC_SW_MUX_CTL_PAD_NAND_RE_B - ALT1 - USDHC2_CLK - IOMUXC_USDHC2_CLK_SELECT_INPUT
    { IMX_MAKE_PIN_1(4, 0), 3, 0x5D0, 1 }, // IOMUXC_SW_MUX_CTL_PAD_NAND_RE_B - ALT3 - KPP_ROW00 - IOMUXC_KPP_ROW0_SELECT_INPUT

    { IMX_MAKE_PIN_1(4, 1), 1, 0x678, 2 }, // IOMUXC_SW_MUX_CTL_PAD_NAND_WE_B - ALT1 - USDHC2_CMD - IOMUXC_USDHC2_CMD_SELECT_INPUT
    { IMX_MAKE_PIN_1(4, 1), 3, 0x5C4, 1 }, // IOMUXC_SW_MUX_CTL_PAD_NAND_WE_B - ALT3 - KPP_COL00 - IOMUXC_KPP_COL0_SELECT_INPUT

    { IMX_MAKE_PIN_1(4, 2), 1, 0x67C, 2 }, // IOMUXC_SW_MUX_CTL_PAD_NAND_DATA00 - ALT1 - USDHC2_DATA0 - IOMUXC_USDHC2_DATA0_SELECT_INPUT
    { IMX_MAKE_PIN_1(4, 2), 3, 0x5D4, 1 }, // IOMUXC_SW_MUX_CTL_PAD_NAND_DATA00 - ALT3 - KPP_ROW01 - IOMUXC_KPP_ROW1_SELECT_INPUT

    { IMX_MAKE_PIN_1(4, 3), 1, 0x680, 2 }, // IOMUXC_SW_MUX_CTL_PAD_NAND_DATA01 - ALT1 - USDHC2_DATA1 - IOMUXC_USDHC2_DATA1_SELECT_INPUT
    { IMX_MAKE_PIN_1(4, 3), 3, 0x5C8, 1 }, // IOMUXC_SW_MUX_CTL_PAD_NAND_DATA01 - ALT3 - KPP_COL01 - IOMUXC_KPP_COL1_SELECT_INPUT

    { IMX_MAKE_PIN_1(4, 4), 1, 0x684, 1 }, // IOMUXC_SW_MUX_CTL_PAD_NAND_DATA02 - ALT1 - USDHC2_DATA2 - IOMUXC_USDHC2_DATA2_SELECT_INPUT
    { IMX_MAKE_PIN_1(4, 4), 3, 0x5D8, 1 }, // IOMUXC_SW_MUX_CTL_PAD_NAND_DATA02 - ALT3 - KPP_ROW02 - IOMUXC_KPP_ROW2_SELECT_INPUT

    { IMX_MAKE_PIN_1(4, 5), 1, 0x688, 2 }, // IOMUXC_SW_MUX_CTL_PAD_NAND_DATA03 - ALT1 - USDHC2_DATA3 - IOMUXC_USDHC2_DATA3_SELECT_INPUT
    { IMX_MAKE_PIN_1(4, 5), 3, 0x5CC, 1 }, // IOMUXC_SW_MUX_CTL_PAD_NAND_DATA03 - ALT3 - KPP_COL02 - IOMUXC_KPP_COL2_SELECT_INPUT

    { IMX_MAKE_PIN_1(4, 6), 1, 0x68C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_NAND_DATA04 - ALT1 - USDHC2_DATA4 - IOMUXC_USDHC2_DATA4_SELECT_INPUT
    { IMX_MAKE_PIN_1(4, 6), 3, 0x564, 1 }, // IOMUXC_SW_MUX_CTL_PAD_NAND_DATA04 - ALT3 - ECSPI4_SCLK - IOMUXC_ECSPI4_SCLK_SELECT_INPUT
//  { IMX_MAKE_PIN_1(4, 6), 8, 0x62C, 2 }, // IOMUXC_SW_MUX_CTL_PAD_NAND_DATA04 - ALT8 - UART2_TX - IOMUXC_UART2_RX_DATA_SELECT_INPUT

    { IMX_MAKE_PIN_1(4, 7), 1, 0x690, 1 }, // IOMUXC_SW_MUX_CTL_PAD_NAND_DATA05 - ALT1 - USDHC2_DATA5 - IOMUXC_USDHC2_DATA5_SELECT_INPUT
    { IMX_MAKE_PIN_1(4, 7), 3, 0x56C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_NAND_DATA05 - ALT3 - ECSPI4_MOSI - IOMUXC_ECSPI4_MOSI_SELECT_INPUT
    { IMX_MAKE_PIN_1(4, 7), 8, 0x62C, 3 }, // IOMUXC_SW_MUX_CTL_PAD_NAND_DATA05 - ALT8 - UART2_RX - IOMUXC_UART2_RX_DATA_SELECT_INPUT

    { IMX_MAKE_PIN_1(4, 8), 1, 0x694, 1 }, // IOMUXC_SW_MUX_CTL_PAD_NAND_DATA06 - ALT1 - USDHC2_DATA6 - IOMUXC_USDHC2_DATA6_SELECT_INPUT
    { IMX_MAKE_PIN_1(4, 8), 3, 0x568, 1 }, // IOMUXC_SW_MUX_CTL_PAD_NAND_DATA06 - ALT3 - ECSPI4_MISO - IOMUXC_ECSPI4_MISO_SELECT_INPUT
//  { IMX_MAKE_PIN_1(4, 8), 8, 0x628, 4 }, // IOMUXC_SW_MUX_CTL_PAD_NAND_DATA06 - ALT8 - UART2_CTS_B - IOMUXC_UART2_RTS_B_SELECT_INPUT

    { IMX_MAKE_PIN_1(4, 9), 1, 0x698, 1 }, // IOMUXC_SW_MUX_CTL_PAD_NAND_DATA07 - ALT1 - USDHC2_DATA7 - IOMUXC_USDHC2_DATA7_SELECT_INPUT
    { IMX_MAKE_PIN_1(4, 9), 3, 0x570, 1 }, // IOMUXC_SW_MUX_CTL_PAD_NAND_DATA07 - ALT3 - ECSPI4_SS0 - IOMUXC_ECSPI4_SS0_B_SELECT_INPUT
    { IMX_MAKE_PIN_1(4, 9), 8, 0x628, 5 }, // IOMUXC_SW_MUX_CTL_PAD_NAND_DATA07 - ALT8 - UART2_RTS_B - IOMUXC_UART2_RTS_B_SELECT_INPUT

    { IMX_MAKE_PIN_1(4, 12), 3, 0x560, 1 }, // IOMUXC_SW_MUX_CTL_PAD_NAND_READY_B - ALT3 - ECSPI3_SS0 - IOMUXC_ECSPI3_SS0_B_SELECT_INPUT
//  { IMX_MAKE_PIN_1(4, 12), 8, 0x634, 2 }, // IOMUXC_SW_MUX_CTL_PAD_NAND_READY_B - ALT8 - UART3_TX - IOMUXC_UART3_RX_DATA_SELECT_INPUT

    { IMX_MAKE_PIN_1(4, 13), 3, 0x554, 1 }, // IOMUXC_SW_MUX_CTL_PAD_NAND_CE0_B - ALT3 - ECSPI3_SCLK - IOMUXC_ECSPI3_SCLK_SELECT_INPUT
    { IMX_MAKE_PIN_1(4, 13), 8, 0x634, 3 }, // IOMUXC_SW_MUX_CTL_PAD_NAND_CE0_B - ALT8 - UART3_RX - IOMUXC_UART3_RX_DATA_SELECT_INPUT

    { IMX_MAKE_PIN_1(4, 14), 3, 0x55C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_NAND_CE1_B - ALT3 - ECSPI3_MOSI - IOMUXC_ECSPI3_MOSI_SELECT_INPUT
//  { IMX_MAKE_PIN_1(4, 14), 8, 0x630, 2 }, // IOMUXC_SW_MUX_CTL_PAD_NAND_CE1_B - ALT8 - UART3_CTS_B - IOMUXC_UART3_RTS_B_SELECT_INPUT

    { IMX_MAKE_PIN_1(4, 15), 3, 0x558, 1 }, // IOMUXC_SW_MUX_CTL_PAD_NAND_CLE - ALT3 - ECSPI3_MISO - IOMUXC_ECSPI3_MISO_SELECT_INPUT
    { IMX_MAKE_PIN_1(4, 15), 8, 0x630, 3 }, // IOMUXC_SW_MUX_CTL_PAD_NAND_CLE - ALT8 - UART3_RTS_B - IOMUXC_UART3_RTS_B_SELECT_INPUT

    { IMX_MAKE_PIN_1(4, 16), 1, 0x530, 1 }, // IOMUXC_SW_MUX_CTL_PAD_NAND_DQS - ALT1 - CSI_FIELD - IOMUXC_CSI_FIELD_SELECT_INPUT
    { IMX_MAKE_PIN_1(4, 16), 6, 0x614, 1 }, // IOMUXC_SW_MUX_CTL_PAD_NAND_DQS - ALT6 - SDMA_EXT_EVENT01 - IOMUXC_SDMA_EVENTS1_SELECT_INPUT
    { IMX_MAKE_PIN_1(4, 16), 8, 0x61C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_NAND_DQS - ALT8 - SPDIF_EXT_CLK - IOMUXC_SPDIF_EXT_CLK_SELECT_INPUT

    { IMX_MAKE_PIN_1(4, 17), 1, 0x674, 0 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_MCLK - ALT1 - USDHC2_CD_B - IOMUXC_USDHC2_CD_B_SELECT_INPUT
    { IMX_MAKE_PIN_1(4, 17), 3, 0x5A8, 0 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_MCLK - ALT3 - I2C1_SDA - IOMUXC_I2C1_SDA_SELECT_INPUT
//  { IMX_MAKE_PIN_1(4, 17), 8, 0x64C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_MCLK - ALT8 - UART6_TX - IOMUXC_UART6_RX_DATA_SELECT_INPUT

    { IMX_MAKE_PIN_1(4, 18), 0, 0x528, 1 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_PIXCLK - ALT0 - CSI_PIXCLK - IOMUXC_CSI_PIXCLK_SELECT_INPUT
    { IMX_MAKE_PIN_1(4, 18), 1, 0x69C, 2 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_PIXCLK - ALT1 - USDHC2_WP - IOMUXC_USDHC2_WP_SELECT_INPUT
    { IMX_MAKE_PIN_1(4, 18), 3, 0x5A4, 2 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_PIXCLK - ALT3 - I2C1_SCL - IOMUXC_I2C1_SCL_SELECT_INPUT
    { IMX_MAKE_PIN_1(4, 18), 8, 0x64C, 3 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_PIXCLK - ALT8 - UART6_RX - IOMUXC_UART6_RX_DATA_SELECT_INPUT

    { IMX_MAKE_PIN_1(4, 19), 0, 0x52C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_VSYNC - ALT0 - CSI_VSYNC - IOMUXC_CSI_VSYNC_SELECT_INPUT
    { IMX_MAKE_PIN_1(4, 19), 1, 0x670, 0 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_VSYNC - ALT1 - USDHC2_CLK - IOMUXC_USDHC2_CLK_SELECT_INPUT
    { IMX_MAKE_PIN_1(4, 19), 3, 0x5B0, 0 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_VSYNC - ALT3 - I2C2_SDA - IOMUXC_I2C2_SDA_SELECT_INPUT
    { IMX_MAKE_PIN_1(4, 19), 8, 0x648, 0 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_VSYNC - ALT8 - UART6_RTS_B - IOMUXC_UART6_RTS_B_SELECT_INPUT

    { IMX_MAKE_PIN_1(4, 20), 0, 0x524, 0 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_HSYNC - ALT0 - CSI_HSYNC - IOMUXC_CSI_HSYNC_SELECT_INPUT
    { IMX_MAKE_PIN_1(4, 20), 1, 0x678, 0 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_HSYNC - ALT1 - USDHC2_CMD - IOMUXC_USDHC2_CMD_SELECT_INPUT
    { IMX_MAKE_PIN_1(4, 20), 3, 0x5AC, 0 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_HSYNC - ALT3 - I2C2_SCL - IOMUXC_I2C2_SCL_SELECT_INPUT
//  { IMX_MAKE_PIN_1(4, 20), 8, 0x648, 1 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_HSYNC - ALT8 - UART6_CTS_B - IOMUXC_UART6_RTS_B_SELECT_INPUT

    { IMX_MAKE_PIN_1(4, 21), 0, 0x4C4, 0 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_DATA00 - ALT0 - CSI_DATA02 - IOMUXC_CSI_DATA02_SELECT_INPUT
    { IMX_MAKE_PIN_1(4, 21), 1, 0x67C, 0 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_DATA00 - ALT1 - USDHC2_DATA0 - IOMUXC_USDHC2_DATA0_SELECT_INPUT
    { IMX_MAKE_PIN_1(4, 21), 3, 0x544, 0 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_DATA00 - ALT3 - ECSPI2_SCLK - IOMUXC_ECSPI2_SCLK_SELECT_INPUT
//  { IMX_MAKE_PIN_1(4, 21), 8, 0x644, 0 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_DATA00 - ALT8 - UART5_TX - IOMUXC_UART5_RX_DATA_SELECT_INPUT

    { IMX_MAKE_PIN_1(4, 22), 0, 0x4C8, 0 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_DATA01 - ALT0 - CSI_DATA03 - IOMUXC_CSI_DATA03_SELECT_INPUT
    { IMX_MAKE_PIN_1(4, 22), 1, 0x680, 0 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_DATA01 - ALT1 - USDHC2_DATA1 - IOMUXC_USDHC2_DATA1_SELECT_INPUT
    { IMX_MAKE_PIN_1(4, 22), 3, 0x550, 0 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_DATA01 - ALT3 - ECSPI2_SS0 - IOMUXC_ECSPI2_SS0_B_SELECT_INPUT
    { IMX_MAKE_PIN_1(4, 22), 6, 0x5E0, 0 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_DATA01 - ALT6 - SAI1_MCLK - IOMUXC_SAI1_MCLK_SELECT_INPUT
    { IMX_MAKE_PIN_1(4, 22), 8, 0x644, 1 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_DATA01 - ALT8 - UART5_RX - IOMUXC_UART5_RX_DATA_SELECT_INPUT

    { IMX_MAKE_PIN_1(4, 23), 0, 0x4D8, 1 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_DATA02 - ALT0 - CSI_DATA04 - IOMUXC_CSI_DATA04_SELECT_INPUT
    { IMX_MAKE_PIN_1(4, 23), 1, 0x684, 2 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_DATA02 - ALT1 - USDHC2_DATA2 - IOMUXC_USDHC2_DATA2_SELECT_INPUT
    { IMX_MAKE_PIN_1(4, 23), 3, 0x54C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_DATA02 - ALT3 - ECSPI2_MOSI - IOMUXC_ECSPI2_MOSI_SELECT_INPUT
    { IMX_MAKE_PIN_1(4, 23), 8, 0x640, 7 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_DATA02 - ALT8 - UART5_RTS_B - IOMUXC_UART5_RTS_B_SELECT_INPUT

    { IMX_MAKE_PIN_1(4, 24), 0, 0x4CC, 0 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_DATA03 - ALT0 - CSI_DATA05 - IOMUXC_CSI_DATA05_SELECT_INPUT
    { IMX_MAKE_PIN_1(4, 24), 1, 0x688, 0 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_DATA03 - ALT1 - USDHC2_DATA3 - IOMUXC_USDHC2_DATA3_SELECT_INPUT
    { IMX_MAKE_PIN_1(4, 24), 3, 0x548, 0 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_DATA03 - ALT3 - ECSPI2_MISO - IOMUXC_ECSPI2_MISO_SELECT_INPUT
//  { IMX_MAKE_PIN_1(4, 24), 8, 0x640, 0 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_DATA03 - ALT8 - UART5_CTS_B - IOMUXC_UART5_RTS_B_SELECT_INPUT

    { IMX_MAKE_PIN_1(4, 25), 0, 0x4DC, 1 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_DATA04 - ALT0 - CSI_DATA06 - IOMUXC_CSI_DATA06_SELECT_INPUT
    { IMX_MAKE_PIN_1(4, 25), 1, 0x68C, 2 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_DATA04 - ALT1 - USDHC2_DATA4 - IOMUXC_USDHC2_DATA4_SELECT_INPUT
    { IMX_MAKE_PIN_1(4, 25), 3, 0x534, 1 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_DATA04 - ALT3 - ECSPI1_SCLK - IOMUXC_ECSPI1_SCLK_SELECT_INPUT
    { IMX_MAKE_PIN_1(4, 25), 6, 0x5EC, 1 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_DATA04 - ALT6 - SAI1_TX_SYNC - IOMUXC_SAI1_TX_SYNC_SELECT_INPUT
    { IMX_MAKE_PIN_1(4, 25), 8, 0x66C, 2 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_DATA04 - ALT8 - USDHC1_WP - IOMUXC_USDHC1_WP_SELECT_INPUT

    { IMX_MAKE_PIN_1(4, 26), 0, 0x4E0, 1 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_DATA05 - ALT0 - CSI_DATA07 - IOMUXC_CSI_DATA07_SELECT_INPUT
    { IMX_MAKE_PIN_1(4, 26), 1, 0x690, 2 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_DATA05 - ALT1 - USDHC2_DATA5 - IOMUXC_USDHC2_DATA5_SELECT_INPUT
    { IMX_MAKE_PIN_1(4, 26), 3, 0x540, 1 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_DATA05 - ALT3 - ECSPI1_SS0 - IOMUXC_ECSPI1_SS0_B_SELECT_INPUT
    { IMX_MAKE_PIN_1(4, 26), 6, 0x5E8, 1 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_DATA05 - ALT6 - SAI1_TX_BCLK - IOMUXC_SAI1_TX_BCLK_SELECT_INPUT
    { IMX_MAKE_PIN_1(4, 26), 8, 0x668, 2 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_DATA05 - ALT8 - USDHC1_CD_B - IOMUXC_USDHC1_CD_B_SELECT_INPUT

    { IMX_MAKE_PIN_1(4, 27), 0, 0x4E4, 1 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_DATA06 - ALT0 - CSI_DATA08 - IOMUXC_CSI_DATA08_SELECT_INPUT
    { IMX_MAKE_PIN_1(4, 27), 1, 0x694, 2 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_DATA06 - ALT1 - USDHC2_DATA6 - IOMUXC_USDHC2_DATA6_SELECT_INPUT
    { IMX_MAKE_PIN_1(4, 27), 3, 0x53C, 1 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_DATA06 - ALT3 - ECSPI1_MOSI - IOMUXC_ECSPI1_MOSI_SELECT_INPUT
    { IMX_MAKE_PIN_1(4, 27), 6, 0x5E4, 1 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_DATA06 - ALT6 - SAI1_RX_DATA - IOMUXC_SAI1_RX_DATA_SELECT_INPUT

    { IMX_MAKE_PIN_1(4, 28), 0, 0x4E8, 1 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_DATA07 - ALT0 - CSI_DATA09 - IOMUXC_CSI_DATA09_SELECT_INPUT
    { IMX_MAKE_PIN_1(4, 28), 1, 0x698, 2 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_DATA07 - ALT1 - USDHC2_DATA7 - IOMUXC_USDHC2_DATA7_SELECT_INPUT
    { IMX_MAKE_PIN_1(4, 28), 3, 0x538, 1 }, // IOMUXC_SW_MUX_CTL_PAD_CSI_DATA07 - ALT3 - ECSPI1_MISO - IOMUXC_ECSPI1_MISO_SELECT_INPUT
  };
} // namespace

IMX_NONPAGED_SEGMENT_END; //====================================================
