void F_1 ( T_1 * V_1 )\r\n{\r\nunsigned int V_2 ;\r\nF_2 ( L_1 ) ;\r\nfor ( V_2 = 0 ; V_2 < V_3 ; ++ V_2 ) {\r\nF_3 ( & ( V_1 -> V_4 [ V_2 ] ) ) ;\r\nF_4 ( V_1 -> V_5 , V_2 ) -> V_6 = 0 ;\r\n}\r\n}\r\nvoid F_5 ( T_1 * V_1 )\r\n{\r\n}\r\nvoid F_6 ( T_1 * V_1 , int V_7 )\r\n{\r\nunsigned int V_2 ;\r\nvolatile int * V_6 ;\r\nif ( ! V_1 -> V_5 )\r\nreturn;\r\nfor ( V_2 = 0 ; V_2 < V_3 ; ++ V_2 ) {\r\nV_6 = ( volatile int * ) F_4 ( V_1 -> V_5 , V_2 ) ;\r\nif ( ( F_7 ( * V_6 ) == V_7 ) ) {\r\nif ( F_8 ( * V_6 )\r\n&& ( * V_6 & V_8 ) ) {\r\nF_9 ( & ( V_1 -> V_4 [ V_2 ] ) ) ;\r\n}\r\n* V_6 = 0 ;\r\n}\r\n}\r\n}\r\nint F_10 ( struct V_9 * V_10 , void * V_11 , struct V_12 * V_13 )\r\n{\r\nT_2 * V_14 = V_11 ;\r\nvolatile int * V_6 ;\r\nT_1 * V_1 = ( T_1 * ) V_10 -> V_15 ;\r\nT_3 * V_16 = V_1 -> V_5 ;\r\nint V_17 = 0 ;\r\nF_2 ( L_1 ) ;\r\nif ( V_14 -> V_6 >= V_3 )\r\nreturn - V_18 ;\r\nV_6 = ( volatile int * ) F_4 ( V_16 , V_14 -> V_6 ) ;\r\nswitch ( V_14 -> V_19 ) {\r\ncase V_20 :\r\nF_11 ( V_17 , V_1 -> V_4 [ V_14 -> V_6 ] ,\r\n( V_14 -> V_21 / 10 ) * ( V_22 / 100 ) , * V_6 != V_14 -> V_23 ) ;\r\nreturn V_17 ;\r\ncase V_24 :\r\nF_9 ( & ( V_1 -> V_4 [ V_14 -> V_6 ] ) ) ;\r\nreturn 0 ;\r\n}\r\nreturn 0 ;\r\n}
