// Seed: 597693497
module module_0 (
    output tri id_0,
    input supply1 id_1,
    input tri0 id_2,
    input wor id_3,
    output supply0 id_4,
    input tri0 id_5,
    input tri0 id_6
);
  integer id_8;
  ;
  wire id_9;
  ;
  wire id_10;
  ;
  parameter id_11 = -1;
endmodule
module module_1 #(
    parameter id_7 = 32'd72
) (
    output uwire id_0,
    input uwire id_1,
    input supply0 id_2,
    input tri id_3,
    input uwire id_4,
    input supply1 id_5,
    input tri id_6,
    input wor _id_7,
    output wor id_8,
    input uwire id_9,
    input uwire id_10,
    output tri id_11
    , id_13
);
  logic id_14;
  assign id_8 = (-1) - 1;
  logic [id_7 : -1  ==  1] id_15 = id_4;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_5,
      id_9,
      id_8,
      id_9,
      id_5
  );
endmodule
