

================================================================
== Vivado HLS Report for 'p_wt_kernel_33110'
================================================================
* Date:           Tue Oct 30 18:51:25 2018

* Version:        2017.1 (Build 1846317 on Thu Jun 22 18:17:09 MDT 2017)
* Project:        deconv_generalized
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.67|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  36867|  36867|  36867|  36867|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |  36865|  36865|         3|          1|          1|  36864|    yes   |
        +----------+-------+-------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    405|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    147|
|Register         |        -|      -|     106|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     106|    552|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ic_V_fu_311_p2                    |     +    |      0|  0|  15|           6|           1|
    |indvar_flatten13_op_fu_331_p2     |     +    |      0|  0|  21|          14|           1|
    |indvar_flatten_next1_fu_189_p2    |     +    |      0|  0|  23|          16|           1|
    |indvar_flatten_op_fu_317_p2       |     +    |      0|  0|  19|          12|           1|
    |kh_V_fu_195_p2                    |     +    |      0|  0|  12|           3|           1|
    |kw_V_fu_253_p2                    |     +    |      0|  0|  12|           3|           1|
    |oc_V_fu_405_p2                    |     +    |      0|  0|  15|           6|           1|
    |tmp_76_fu_387_p2                  |     +    |      0|  0|  15|           8|           8|
    |tmp_79_fu_422_p2                  |     +    |      0|  0|  19|          12|          12|
    |tmp_80_fu_439_p2                  |     +    |      0|  0|  24|          17|          17|
    |tmp_74_fu_367_p2                  |     -    |      0|  0|  15|           7|           7|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   8|           1|           1|
    |ap_block_state4_pp0_stage0_iter2  |    and   |      0|  0|   8|           1|           1|
    |exitcond_flatten_mid_fu_247_p2    |    and   |      0|  0|   8|           1|           1|
    |exitcond_i_mid1_fu_285_p2         |    and   |      0|  0|   8|           1|           1|
    |exitcond_i_mid_fu_235_p2          |    and   |      0|  0|   8|           1|           1|
    |exitcond_flatten7_fu_201_p2       |   icmp   |      0|  0|  13|          14|          13|
    |exitcond_flatten8_fu_241_p2       |   icmp   |      0|  0|  13|          12|          11|
    |exitcond_flatten_fu_183_p2        |   icmp   |      0|  0|  13|          16|          16|
    |exitcond_i_fu_229_p2              |   icmp   |      0|  0|  11|           6|           7|
    |ap_block_state1                   |    or    |      0|  0|   8|           1|           1|
    |not_exitcond_flatten_2_fu_279_p2  |    or    |      0|  0|   8|           1|           1|
    |tmp_46_fu_297_p2                  |    or    |      0|  0|   8|           1|           1|
    |tmp_75_fu_259_p2                  |    or    |      0|  0|   8|           1|           1|
    |tmp_78_fu_291_p2                  |    or    |      0|  0|   8|           1|           1|
    |indvar_flatten_next9_fu_337_p3    |  select  |      0|  0|  14|           1|           1|
    |indvar_flatten_next_fu_323_p3     |  select  |      0|  0|  12|           1|           1|
    |p_16_i_mid_fu_377_p3              |  select  |      0|  0|   6|           1|           1|
    |p_17_i_mid2_fu_303_p3             |  select  |      0|  0|   6|           1|           1|
    |p_i_mid_fu_207_p3                 |  select  |      0|  0|   3|           1|           1|
    |tmp_13_i_mid2_fu_411_p3           |  select  |      0|  0|   6|           1|           6|
    |tmp_i_mid2_fu_265_p3              |  select  |      0|  0|   3|           1|           3|
    |tmp_i_mid2_v_fu_215_p3            |  select  |      0|  0|   3|           1|           3|
    |ap_enable_pp0                     |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   8|           1|           2|
    |exitcond_flatten_not_fu_273_p2    |    xor   |      0|  0|   8|           1|           2|
    |not_exitcond_flatten_fu_223_p2    |    xor   |      0|  0|   8|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 405|         174|         133|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |indvar_flatten1_reg_127  |   9|          2|   14|         28|
    |indvar_flatten9_reg_105  |   9|          2|   16|         32|
    |indvar_flatten_reg_149   |   9|          2|   12|         24|
    |kernel_i_V_V2_blk_n      |   9|          2|    1|          2|
    |p_02_i_phi_fu_120_p4     |   9|          2|    3|          6|
    |p_02_i_reg_116           |   9|          2|    3|          6|
    |p_16_i_phi_fu_164_p4     |   9|          2|    6|         12|
    |p_16_i_reg_160           |   9|          2|    6|         12|
    |p_17_i_reg_172           |   9|          2|    6|         12|
    |p_i_phi_fu_142_p4        |   9|          2|    3|          6|
    |p_i_reg_138              |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 147|         32|   77|        156|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   3|   0|    3|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_exitcond_flatten_reg_449  |   1|   0|    1|          0|
    |exitcond_flatten_reg_449                   |   1|   0|    1|          0|
    |exitcond_i_mid1_reg_476                    |   1|   0|    1|          0|
    |indvar_flatten1_reg_127                    |  14|   0|   14|          0|
    |indvar_flatten9_reg_105                    |  16|   0|   16|          0|
    |indvar_flatten_reg_149                     |  12|   0|   12|          0|
    |p_02_i_reg_116                             |   3|   0|    3|          0|
    |p_16_i_reg_160                             |   6|   0|    6|          0|
    |p_17_i_mid2_reg_481                        |   6|   0|    6|          0|
    |p_17_i_reg_172                             |   6|   0|    6|          0|
    |p_i_reg_138                                |   3|   0|    3|          0|
    |tmp_13_i_mid2_reg_501                      |   6|   0|    6|          0|
    |tmp_75_reg_465                             |   1|   0|    1|          0|
    |tmp_80_reg_506                             |  17|   0|   17|          0|
    |tmp_i_mid2_reg_470                         |   3|   0|    3|          0|
    |tmp_i_mid2_v_reg_458                       |   3|   0|    3|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 106|   0|  106|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+--------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs | _wt_kernel_33110 | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs | _wt_kernel_33110 | return value |
|ap_start                  |  in |    1| ap_ctrl_hs | _wt_kernel_33110 | return value |
|ap_done                   | out |    1| ap_ctrl_hs | _wt_kernel_33110 | return value |
|ap_continue               |  in |    1| ap_ctrl_hs | _wt_kernel_33110 | return value |
|ap_idle                   | out |    1| ap_ctrl_hs | _wt_kernel_33110 | return value |
|ap_ready                  | out |    1| ap_ctrl_hs | _wt_kernel_33110 | return value |
|kernel_i_V_V2_dout        |  in |   18|   ap_fifo  |   kernel_i_V_V2  |    pointer   |
|kernel_i_V_V2_empty_n     |  in |    1|   ap_fifo  |   kernel_i_V_V2  |    pointer   |
|kernel_i_V_V2_read        | out |    1|   ap_fifo  |   kernel_i_V_V2  |    pointer   |
|layer3_kernel_V_address0  | out |   16|  ap_memory |  layer3_kernel_V |     array    |
|layer3_kernel_V_ce0       | out |    1|  ap_memory |  layer3_kernel_V |     array    |
|layer3_kernel_V_we0       | out |    1|  ap_memory |  layer3_kernel_V |     array    |
|layer3_kernel_V_d0        | out |   18|  ap_memory |  layer3_kernel_V |     array    |
+--------------------------+-----+-----+------------+------------------+--------------+

