// Seed: 3752029818
module module_0 (
    output tri1 id_0,
    output tri id_1,
    output tri0 id_2,
    output supply0 id_3
);
  assign id_3 = 1'b0;
  id_5(
      .id_0(id_0), .id_1((id_2))
  );
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    input uwire id_2,
    input wor id_3,
    input supply0 id_4,
    output tri0 id_5,
    output supply0 id_6,
    input wor id_7
);
  assign id_6 = id_3;
  module_0(
      id_6, id_5, id_5, id_5
  );
endmodule
