$comment
	File created using the following command:
		vcd file two.msim.vcd -direction
$end
$date
	Fri Dec 16 10:30:14 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module two_vlg_vec_tst $end
$var reg 4 ! a [3:0] $end
$var reg 4 " b [3:0] $end
$var wire 1 # c [3] $end
$var wire 1 $ c [2] $end
$var wire 1 % c [1] $end
$var wire 1 & c [0] $end
$var wire 1 ' sampler $end
$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var tri1 1 + devclrn $end
$var tri1 1 , devpor $end
$var tri1 1 - devoe $end
$var wire 1 . c[0]~output_o $end
$var wire 1 / c[1]~output_o $end
$var wire 1 0 c[2]~output_o $end
$var wire 1 1 c[3]~output_o $end
$var wire 1 2 b[0]~input_o $end
$var wire 1 3 a[0]~input_o $end
$var wire 1 4 x1|x0|x0|s~combout $end
$var wire 1 5 b[1]~input_o $end
$var wire 1 6 a[1]~input_o $end
$var wire 1 7 x1|x1|x1|s~combout $end
$var wire 1 8 x1|x1|x2|c~combout $end
$var wire 1 9 b[2]~input_o $end
$var wire 1 : a[2]~input_o $end
$var wire 1 ; x1|x2|x1|s~combout $end
$var wire 1 < a[3]~input_o $end
$var wire 1 = b[3]~input_o $end
$var wire 1 > x1|x3|x1|s~0_combout $end
$var wire 1 ? x1|x3|x1|s~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1101 !
b1 "
1&
1%
0$
0#
x'
0(
1)
x*
1+
1,
1-
1.
1/
00
01
12
13
04
05
06
07
08
09
1:
1;
1<
0=
1>
1?
$end
#80000
b101 !
b1 !
0:
0<
0'
0;
0>
0?
10
1$
11
1#
#160000
b11 !
b10 !
b1010 !
03
16
1<
1'
14
1>
1?
0.
0&
01
0#
#240000
b1110 !
1:
0'
1;
00
0$
#320000
b110 !
0<
1'
0>
0?
11
1#
#400000
b100 !
06
0'
18
17
0;
0/
0%
10
1$
#480000
b110 !
16
1'
08
07
1;
1/
1%
00
0$
#560000
b10 !
b1010 !
b1000 !
06
0:
1<
0'
18
17
0;
1>
1;
0/
10
0%
1$
00
0$
#640000
b1100 !
b1110 !
16
1:
1'
08
07
1?
0;
1;
1/
01
10
1%
0#
1$
00
0$
#720000
b1111 !
b1101 !
13
06
0'
04
1.
1&
#800000
b101 !
b111 !
16
0<
1'
17
0>
0?
0/
0%
11
1#
#880000
b11 !
b1011 !
b1001 !
06
0:
1<
0'
07
0;
1>
1?
1/
10
1%
1$
01
0#
#960000
b1000 !
b0 !
03
0<
1'
18
17
14
0>
1;
0/
0.
0%
0&
00
0$
#1000000
