--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf

Design file:              Main.ncd
Physical constraint file: Main.pcf
Device,package,speed:     xc3s250e,cp132,-5 (PRODUCTION 1.27 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
EN          |    2.174(R)|    0.274(R)|CLK_BUFGP         |   0.000|
            |    1.741(F)|    0.288(F)|CLK_BUFGP         |   0.000|
IN_1<0>     |    9.709(R)|   -1.179(R)|CLK_BUFGP         |   0.000|
            |    1.054(F)|    0.267(F)|CLK_BUFGP         |   0.000|
IN_1<1>     |    4.048(R)|   -0.840(R)|CLK_BUFGP         |   0.000|
            |   -0.139(F)|    1.223(F)|CLK_BUFGP         |   0.000|
IN_1<2>     |    7.944(R)|   -1.180(R)|CLK_BUFGP         |   0.000|
            |    0.500(F)|    0.705(F)|CLK_BUFGP         |   0.000|
IN_1<3>     |    8.776(R)|   -1.026(R)|CLK_BUFGP         |   0.000|
            |    0.433(F)|    0.761(F)|CLK_BUFGP         |   0.000|
IN_1<4>     |    6.517(R)|    0.690(R)|CLK_BUFGP         |   0.000|
            |    0.461(F)|    0.738(F)|CLK_BUFGP         |   0.000|
IN_1<5>     |    5.961(R)|   -0.627(R)|CLK_BUFGP         |   0.000|
            |    0.873(F)|    0.409(F)|CLK_BUFGP         |   0.000|
IN_1<6>     |    7.003(R)|   -0.717(R)|CLK_BUFGP         |   0.000|
            |    0.623(F)|    0.611(F)|CLK_BUFGP         |   0.000|
IN_1<7>     |    7.603(R)|   -1.092(R)|CLK_BUFGP         |   0.000|
            |    0.100(F)|    1.029(F)|CLK_BUFGP         |   0.000|
IN_2<0>     |   11.277(R)|   -0.576(R)|CLK_BUFGP         |   0.000|
            |    1.814(F)|   -0.340(F)|CLK_BUFGP         |   0.000|
IN_2<1>     |    2.090(R)|    0.885(R)|CLK_BUFGP         |   0.000|
            |    2.236(F)|   -0.683(F)|CLK_BUFGP         |   0.000|
IN_2<2>     |   11.323(R)|   -1.107(R)|CLK_BUFGP         |   0.000|
            |    1.167(F)|    0.179(F)|CLK_BUFGP         |   0.000|
IN_2<3>     |   12.941(R)|   -0.897(R)|CLK_BUFGP         |   0.000|
            |    1.615(F)|   -0.187(F)|CLK_BUFGP         |   0.000|
IN_2<4>     |    6.320(R)|    0.122(R)|CLK_BUFGP         |   0.000|
            |    2.102(F)|   -0.578(F)|CLK_BUFGP         |   0.000|
IN_2<5>     |    7.617(R)|   -0.040(R)|CLK_BUFGP         |   0.000|
            |    1.339(F)|    0.034(F)|CLK_BUFGP         |   0.000|
IN_2<6>     |    7.861(R)|    0.165(R)|CLK_BUFGP         |   0.000|
            |    2.385(F)|   -0.804(F)|CLK_BUFGP         |   0.000|
IN_2<7>     |    7.103(R)|   -0.612(R)|CLK_BUFGP         |   0.000|
            |    1.968(F)|   -0.469(F)|CLK_BUFGP         |   0.000|
IN_3<0>     |    8.848(R)|   -0.674(R)|CLK_BUFGP         |   0.000|
            |    4.183(F)|   -2.236(F)|CLK_BUFGP         |   0.000|
IN_3<1>     |    3.345(R)|    0.523(R)|CLK_BUFGP         |   0.000|
            |    2.261(F)|   -0.699(F)|CLK_BUFGP         |   0.000|
IN_3<2>     |    8.930(R)|   -1.294(R)|CLK_BUFGP         |   0.000|
            |    4.143(F)|   -2.203(F)|CLK_BUFGP         |   0.000|
IN_3<3>     |    8.686(R)|   -1.619(R)|CLK_BUFGP         |   0.000|
            |    4.876(F)|   -2.791(F)|CLK_BUFGP         |   0.000|
IN_3<4>     |    4.598(R)|    0.326(R)|CLK_BUFGP         |   0.000|
            |    1.271(F)|    0.083(F)|CLK_BUFGP         |   0.000|
IN_3<5>     |    5.502(R)|   -0.194(R)|CLK_BUFGP         |   0.000|
            |    0.874(F)|    0.407(F)|CLK_BUFGP         |   0.000|
IN_3<6>     |    8.301(R)|   -0.488(R)|CLK_BUFGP         |   0.000|
            |    3.444(F)|   -1.656(F)|CLK_BUFGP         |   0.000|
IN_3<7>     |    7.221(R)|   -1.005(R)|CLK_BUFGP         |   0.000|
            |    2.931(F)|   -1.235(F)|CLK_BUFGP         |   0.000|
IN_4<0>     |    0.715(F)|    0.540(F)|CLK_BUFGP         |   0.000|
IN_4<1>     |    0.845(F)|    0.430(F)|CLK_BUFGP         |   0.000|
IN_4<2>     |    0.493(F)|    0.718(F)|CLK_BUFGP         |   0.000|
IN_4<3>     |    0.634(F)|    0.605(F)|CLK_BUFGP         |   0.000|
IN_4<4>     |    0.908(F)|    0.373(F)|CLK_BUFGP         |   0.000|
IN_4<5>     |    0.962(F)|    0.331(F)|CLK_BUFGP         |   0.000|
IN_4<6>     |    1.244(F)|    0.104(F)|CLK_BUFGP         |   0.000|
IN_4<7>     |    0.515(F)|    0.693(F)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
OUT_1<0>    |    7.185(F)|CLK_BUFGP         |   0.000|
OUT_1<1>    |    7.514(F)|CLK_BUFGP         |   0.000|
OUT_1<2>    |    7.002(F)|CLK_BUFGP         |   0.000|
OUT_1<3>    |    7.660(F)|CLK_BUFGP         |   0.000|
OUT_1<4>    |    7.815(F)|CLK_BUFGP         |   0.000|
OUT_1<5>    |    7.766(F)|CLK_BUFGP         |   0.000|
OUT_1<6>    |    8.003(F)|CLK_BUFGP         |   0.000|
OUT_1<7>    |    7.559(F)|CLK_BUFGP         |   0.000|
OUT_2<0>    |    7.636(F)|CLK_BUFGP         |   0.000|
OUT_2<1>    |    7.161(F)|CLK_BUFGP         |   0.000|
OUT_2<2>    |    6.921(F)|CLK_BUFGP         |   0.000|
OUT_2<3>    |    7.902(F)|CLK_BUFGP         |   0.000|
OUT_2<4>    |    7.001(F)|CLK_BUFGP         |   0.000|
OUT_2<5>    |    6.645(F)|CLK_BUFGP         |   0.000|
OUT_2<6>    |    7.058(F)|CLK_BUFGP         |   0.000|
OUT_2<7>    |    7.616(F)|CLK_BUFGP         |   0.000|
OUT_3<0>    |    6.907(F)|CLK_BUFGP         |   0.000|
OUT_3<1>    |    8.199(F)|CLK_BUFGP         |   0.000|
OUT_3<2>    |    8.063(F)|CLK_BUFGP         |   0.000|
OUT_3<3>    |    7.436(F)|CLK_BUFGP         |   0.000|
OUT_3<4>    |    8.090(F)|CLK_BUFGP         |   0.000|
OUT_3<5>    |    6.971(F)|CLK_BUFGP         |   0.000|
OUT_3<6>    |    7.341(F)|CLK_BUFGP         |   0.000|
OUT_3<7>    |    7.593(F)|CLK_BUFGP         |   0.000|
OUT_4<0>    |    6.888(F)|CLK_BUFGP         |   0.000|
OUT_4<1>    |    6.693(F)|CLK_BUFGP         |   0.000|
OUT_4<2>    |    7.229(F)|CLK_BUFGP         |   0.000|
OUT_4<3>    |    6.646(F)|CLK_BUFGP         |   0.000|
OUT_4<4>    |    6.449(F)|CLK_BUFGP         |   0.000|
OUT_4<5>    |    6.455(F)|CLK_BUFGP         |   0.000|
OUT_4<6>    |    6.978(F)|CLK_BUFGP         |   0.000|
OUT_4<7>    |    6.976(F)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    2.772|         |    2.521|         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Jun 07 01:43:02 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 175 MB



