
---------- Begin Simulation Statistics ----------
final_tick                                34171386000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 192448                       # Simulator instruction rate (inst/s)
host_mem_usage                                4435680                       # Number of bytes of host memory used
host_op_rate                                   324490                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    69.62                       # Real time elapsed on the host
host_tick_rate                              490822287                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13398333                       # Number of instructions simulated
sim_ops                                      22591225                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.034171                       # Number of seconds simulated
sim_ticks                                 34171386000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               37                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               80                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     80                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     16363461                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              6.834277                       # CPI: cycles per instruction
system.cpu0.discardedOps                      5149740                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1469158                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2714                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                     672208                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                           86                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 9                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       35647174                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.146321                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    4764265                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          246                       # TLB misses on write requests
system.cpu0.numCycles                        68342772                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              12560      0.08%      0.08% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               14085339     86.08%     86.15% # Class of committed instruction
system.cpu0.op_class_0::IntMult                  6224      0.04%     86.19% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1592      0.01%     86.20% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd               139604      0.85%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  144      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  1170      0.01%     87.06% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1323      0.01%     87.07% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     6      0.00%     87.07% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1838      0.01%     87.08% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                17658      0.11%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 408      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd            28658      0.18%     87.37% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     87.37% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     87.37% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt            34832      0.21%     87.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv               22      0.00%     87.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     87.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult           49128      0.30%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::MemRead               1263997      7.72%     95.61% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               592755      3.62%     99.23% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            80716      0.49%     99.72% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           45487      0.28%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                16363461                       # Class of committed instruction
system.cpu0.tickCycles                       32695598                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   37                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               30                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               68                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             21                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              21                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     68                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    3398333                       # Number of instructions committed
system.cpu1.committedOps                      6227764                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             20.110605                       # CPI: cycles per instruction
system.cpu1.discardedOps                      1974669                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                     560301                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2015                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    2944383                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                        11067                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       58115553                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.049725                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    1276030                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          190                       # TLB misses on write requests
system.cpu1.numCycles                        68342533                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               2098      0.03%      0.03% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                3076040     49.39%     49.43% # Class of committed instruction
system.cpu1.op_class_0::IntMult                   641      0.01%     49.44% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1317      0.02%     49.46% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                  189      0.00%     49.46% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     49.46% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                   96      0.00%     49.46% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     49.46% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     49.46% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     49.46% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     49.46% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     49.46% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   916      0.01%     49.48% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     49.48% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                   943      0.02%     49.49% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     49.49% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1230      0.02%     49.51% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                  843      0.01%     49.53% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     49.53% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     49.53% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 388      0.01%     49.53% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     49.53% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     49.53% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     49.53% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     49.53% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     49.53% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     49.53% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     49.53% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     49.53% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     49.53% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     49.53% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     49.53% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     49.53% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     49.53% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     49.53% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     49.53% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     49.53% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     49.53% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     49.53% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     49.53% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     49.53% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     49.53% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     49.53% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     49.53% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     49.53% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     49.53% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     49.53% # Class of committed instruction
system.cpu1.op_class_0::MemRead                199681      3.21%     52.74% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               133412      2.14%     54.88% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead             1610      0.03%     54.91% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite         2808360     45.09%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                 6227764                       # Class of committed instruction
system.cpu1.tickCycles                       10226980                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   30                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       564801                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1130650                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       735764                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         5120                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1471593                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           5120                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             205430                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       438014                       # Transaction distribution
system.membus.trans_dist::CleanEvict           126787                       # Transaction distribution
system.membus.trans_dist::ReadExReq            360419                       # Transaction distribution
system.membus.trans_dist::ReadExResp           360418                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        205430                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1696498                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1696498                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1696498                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     64247168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     64247168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                64247168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            565849                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  565849    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              565849                       # Request fanout histogram
system.membus.reqLayer4.occupancy          3121803500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               9.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2994710500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  34171386000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      4692368                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4692368                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4692368                       # number of overall hits
system.cpu0.icache.overall_hits::total        4692368                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        71833                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         71833                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        71833                       # number of overall misses
system.cpu0.icache.overall_misses::total        71833                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1655208500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1655208500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1655208500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1655208500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      4764201                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4764201                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      4764201                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4764201                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.015078                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.015078                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.015078                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.015078                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 23042.452633                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 23042.452633                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 23042.452633                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 23042.452633                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        71817                       # number of writebacks
system.cpu0.icache.writebacks::total            71817                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        71833                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        71833                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        71833                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        71833                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1583375500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1583375500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1583375500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1583375500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.015078                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.015078                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.015078                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.015078                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 22042.452633                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 22042.452633                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 22042.452633                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 22042.452633                       # average overall mshr miss latency
system.cpu0.icache.replacements                 71817                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4692368                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4692368                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        71833                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        71833                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1655208500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1655208500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      4764201                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4764201                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.015078                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.015078                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 23042.452633                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 23042.452633                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        71833                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        71833                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1583375500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1583375500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.015078                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.015078                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 22042.452633                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 22042.452633                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  34171386000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999595                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4764201                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            71833                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            66.323292                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999595                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999975                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         38185441                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        38185441                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34171386000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  34171386000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  34171386000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34171386000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  34171386000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34171386000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      1810435                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1810435                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      1810492                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1810492                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       290391                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        290391                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       290448                       # number of overall misses
system.cpu0.dcache.overall_misses::total       290448                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  18710404500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  18710404500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  18710404500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  18710404500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      2100826                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2100826                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      2100940                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2100940                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.138227                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.138227                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.138247                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.138247                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 64431.764414                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 64431.764414                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 64419.119774                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 64419.119774                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       160095                       # number of writebacks
system.cpu0.dcache.writebacks::total           160095                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        10077                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        10077                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        10077                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        10077                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       280314                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       280314                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       280371                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       280371                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  17848482000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  17848482000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  17849317000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  17849317000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.133430                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.133430                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.133450                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.133450                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 63673.173655                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 63673.173655                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 63663.206965                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 63663.206965                       # average overall mshr miss latency
system.cpu0.dcache.replacements                280355                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1192725                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1192725                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       269889                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       269889                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  17555815500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  17555815500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1462614                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1462614                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.184525                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.184525                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 65048.280960                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 65048.280960                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data         1460                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1460                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       268429                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       268429                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  17211807500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  17211807500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.183527                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.183527                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 64120.521628                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 64120.521628                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       617710                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        617710                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        20502                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        20502                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   1154589000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1154589000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       638212                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       638212                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.032124                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.032124                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 56315.920398                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 56315.920398                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         8617                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         8617                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        11885                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        11885                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data    636674500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    636674500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.018622                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018622                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 53569.583509                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 53569.583509                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data           57                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total           57                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data           57                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           57                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data           57                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           57                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data       835000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total       835000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 14649.122807                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 14649.122807                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  34171386000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999619                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            2090863                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           280371                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             7.457487                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999619                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         17087891                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        17087891                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34171386000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  34171386000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  34171386000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1267096                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1267096                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1267096                       # number of overall hits
system.cpu1.icache.overall_hits::total        1267096                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         8891                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          8891                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         8891                       # number of overall misses
system.cpu1.icache.overall_misses::total         8891                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    234368500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    234368500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    234368500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    234368500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      1275987                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1275987                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      1275987                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1275987                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.006968                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006968                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.006968                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006968                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 26360.195704                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 26360.195704                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 26360.195704                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 26360.195704                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         8875                       # number of writebacks
system.cpu1.icache.writebacks::total             8875                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         8891                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         8891                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         8891                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         8891                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    225477500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    225477500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    225477500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    225477500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.006968                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006968                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.006968                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006968                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 25360.195704                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 25360.195704                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 25360.195704                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 25360.195704                       # average overall mshr miss latency
system.cpu1.icache.replacements                  8875                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1267096                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1267096                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         8891                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         8891                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    234368500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    234368500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      1275987                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1275987                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.006968                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006968                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 26360.195704                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 26360.195704                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         8891                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         8891                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    225477500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    225477500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.006968                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006968                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 25360.195704                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 25360.195704                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  34171386000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999575                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1275987                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             8891                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           143.514453                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999575                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999973                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999973                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10216787                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10216787                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34171386000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  34171386000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  34171386000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34171386000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  34171386000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34171386000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      2763011                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2763011                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      2763011                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2763011                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       731038                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        731038                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       731038                       # number of overall misses
system.cpu1.dcache.overall_misses::total       731038                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  60376871500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  60376871500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  60376871500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  60376871500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      3494049                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      3494049                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      3494049                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      3494049                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.209224                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.209224                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.209224                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.209224                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 82590.606097                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 82590.606097                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 82590.606097                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 82590.606097                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       360450                       # number of writebacks
system.cpu1.dcache.writebacks::total           360450                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       356304                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       356304                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       356304                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       356304                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       374734                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       374734                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       374734                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       374734                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  30063134000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  30063134000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  30063134000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  30063134000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.107249                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.107249                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.107249                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.107249                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 80225.263787                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 80225.263787                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 80225.263787                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 80225.263787                       # average overall mshr miss latency
system.cpu1.dcache.replacements                374717                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       541370                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         541370                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        16397                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        16397                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    419130000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    419130000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data       557767                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       557767                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.029398                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.029398                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 25561.383180                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 25561.383180                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          303                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          303                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        16094                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        16094                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    389875500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    389875500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.028854                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.028854                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 24224.897477                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 24224.897477                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2221641                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2221641                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       714641                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       714641                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  59957741500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  59957741500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2936282                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2936282                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.243383                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.243383                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 83899.106684                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 83899.106684                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       356001                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       356001                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       358640                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       358640                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  29673258500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  29673258500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.122141                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.122141                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 82738.284910                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 82738.284910                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  34171386000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999604                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            3137744                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           374733                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.373279                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           188500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999604                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         28327125                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        28327125                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34171386000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  34171386000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  34171386000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               62853                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               81344                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                7273                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               18510                       # number of demand (read+write) hits
system.l2.demand_hits::total                   169980                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              62853                       # number of overall hits
system.l2.overall_hits::.cpu0.data              81344                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               7273                       # number of overall hits
system.l2.overall_hits::.cpu1.data              18510                       # number of overall hits
system.l2.overall_hits::total                  169980                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              8980                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            199027                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1618                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            356224                       # number of demand (read+write) misses
system.l2.demand_misses::total                 565849                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             8980                       # number of overall misses
system.l2.overall_misses::.cpu0.data           199027                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1618                       # number of overall misses
system.l2.overall_misses::.cpu1.data           356224                       # number of overall misses
system.l2.overall_misses::total                565849                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    760478500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  16563099000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    131377500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  29235594000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      46690549000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    760478500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  16563099000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    131377500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  29235594000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     46690549000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           71833                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          280371                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            8891                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          374734                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               735829                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          71833                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         280371                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           8891                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         374734                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              735829                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.125012                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.709870                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.181982                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.950605                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.768995                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.125012                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.709870                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.181982                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.950605                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.768995                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84685.801782                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 83220.362061                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 81197.466007                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 82070.814993                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82514.149535                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84685.801782                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 83220.362061                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 81197.466007                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 82070.814993                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82514.149535                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              438014                       # number of writebacks
system.l2.writebacks::total                    438014                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         8980                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       199027                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1618                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       356224                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            565849                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         8980                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       199027                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1618                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       356224                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           565849                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    670678500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  14572829000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    115197500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  25673364000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  41032069000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    670678500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  14572829000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    115197500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  25673364000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  41032069000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.125012                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.709870                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.181982                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.950605                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.768995                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.125012                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.709870                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.181982                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.950605                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.768995                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74685.801782                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 73220.362061                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 71197.466007                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 72070.843065                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72514.167207                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74685.801782                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 73220.362061                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 71197.466007                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 72070.843065                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72514.167207                       # average overall mshr miss latency
system.l2.replacements                         569899                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       520545                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           520545                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       520545                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       520545                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        80692                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            80692                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        80692                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        80692                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           22                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            22                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             4972                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             5134                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10106                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           6913                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         353506                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              360419                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    564601500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  29011184500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   29575786000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        11885                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       358640                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            370525                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.581658                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.985685                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.972725                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 81672.428757                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 82067.021493                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82059.453026                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         6913                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       353506                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         360419                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    495471500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  25476134500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  25971606000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.581658                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.985685                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.972725                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 71672.428757                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 72067.049781                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72059.480771                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         62853                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          7273                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              70126                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         8980                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1618                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            10598                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    760478500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    131377500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    891856000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        71833                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         8891                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          80724                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.125012                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.181982                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.131287                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84685.801782                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 81197.466007                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84153.236460                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         8980                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1618                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        10598                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    670678500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    115197500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    785876000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.125012                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.181982                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.131287                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74685.801782                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 71197.466007                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74153.236460                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        76372                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        13376                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             89748                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       192114                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         2718                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          194832                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  15998497500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    224409500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  16222907000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       268486                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data        16094                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        284580                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.715546                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.168883                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.684630                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 83276.062650                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 82564.201619                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83266.131847                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       192114                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         2718                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       194832                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  14077357500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    197229500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  14274587000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.715546                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.168883                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.684630                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 73276.062650                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 72564.201619                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73266.131847                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  34171386000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.355952                       # Cycle average of tags in use
system.l2.tags.total_refs                     1471570                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    570923                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.577528                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       9.980026                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       82.516538                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      423.886225                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        3.416480                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      503.556682                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.009746                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.080583                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.413951                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003336                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.491755                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999371                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          157                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          611                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          256                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12343667                       # Number of tag accesses
system.l2.tags.data_accesses                 12343667                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34171386000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        574720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      12737728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        103552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      22798336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           36214336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       574720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       103552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        678272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     28032896                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        28032896                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           8980                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         199027                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1618                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         356224                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              565849                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       438014                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             438014                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         16818750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        372760063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          3030372                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        667176216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1059785401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     16818750                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      3030372                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         19849122                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      820361691                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            820361691                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      820361691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        16818750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       372760063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         3030372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       667176216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1880147091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    438011.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      8980.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    198933.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1618.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    356203.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000207480500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        27197                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        27197                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1521937                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             411501                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      565849                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     438014                       # Number of write requests accepted
system.mem_ctrls.readBursts                    565849                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   438014                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    115                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             57478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             55036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             22704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             22641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             23110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             23578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             23229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             24076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             22709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             74641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            23072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            24357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            24472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            24540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            66335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            53756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             34913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             34906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             22114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             22016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             22090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             22522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             22190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             23106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             22283                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             43692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            22134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            23333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            23368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            23443                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            40861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            35024                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.35                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.89                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7029273500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2828670000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             17636786000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12425.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31175.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   492796                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  402377                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.11                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.86                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                565849                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               438014                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  442567                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  122156                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     951                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      56                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  21391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  27681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  27840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  27954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  27906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  27904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  27738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  27934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  27932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  27846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  27535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  27598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  27392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  27231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  27213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  27199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       108551                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    591.759007                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   360.919171                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   424.386864                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        27126     24.99%     24.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10696      9.85%     34.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6003      5.53%     40.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4951      4.56%     44.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3716      3.42%     48.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3922      3.61%     51.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2883      2.66%     54.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2779      2.56%     57.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        46475     42.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       108551                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        27197                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.801265                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.977673                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.525743                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          26792     98.51%     98.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           344      1.26%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            33      0.12%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           14      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            6      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::992-1023            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         27197                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        27197                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.104534                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.096830                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.525697                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            26011     95.64%     95.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              232      0.85%     96.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              358      1.32%     97.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              506      1.86%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               74      0.27%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               15      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         27197                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               36206976                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    7360                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                28031680                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                36214336                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             28032896                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1059.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       820.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1059.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    820.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.69                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.28                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   34171371000                       # Total gap between requests
system.mem_ctrls.avgGap                      34039.87                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       574720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     12731712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       103552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     22796992                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     28031680                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 16818750.050115030259                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 372584009.322887897491                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 3030371.668272396084                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 667136884.643777728081                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 820326105.590215206146                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         8980                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       199027                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1618                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       356224                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       438014                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    301492250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   6329120250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     48855000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  10957318500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 849764475750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33573.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     31800.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     30194.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     30759.63                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1940039.53                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            442023120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            234925680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2241117480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1222200360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2697040320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      14105909700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1243151520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        22186368180                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        649.267436                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2972375000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1140880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  30058131000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            333066720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            177025365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1798223280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1064133540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2697040320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      13016014410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2160958080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        21246461715                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        621.761778                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5390014250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1140880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  27640491750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  34171386000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            365304                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       958559                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        80692                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          266412                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           370525                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          370524                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         80724                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       284580                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       215483                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       841097                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        26657                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1124184                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2207421                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9193600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     28189824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1137024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     47051712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               85572160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          569899                       # Total snoops (count)
system.tol2bus.snoopTraffic                  28032896                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1305728                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003921                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.062496                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1300608     99.61%     99.61% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5120      0.39%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1305728                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1337033500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         562520656                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          13350472                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         420597917                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         107769959                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  34171386000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
