INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Cristi/OneDrive - Universitatea Politehnica Bucuresti/ACS -- Seria CC/Anul 3/Semestrul 1/CN2/Lab/Lab 1/Tema1_Lab_CN2/Tema1_Lab_CN2.srcs/sources_1/new/registru_multifuncional.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru_multifunctional
WARNING: [VRFC 10-3676] redeclaration of ansi port 'out' is not allowed [S:/Cristi/OneDrive - Universitatea Politehnica Bucuresti/ACS -- Seria CC/Anul 3/Semestrul 1/CN2/Lab/Lab 1/Tema1_Lab_CN2/Tema1_Lab_CN2.srcs/sources_1/new/registru_multifuncional.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Cristi/OneDrive - Universitatea Politehnica Bucuresti/ACS -- Seria CC/Anul 3/Semestrul 1/CN2/Lab/Lab 1/Tema1_Lab_CN2/Tema1_Lab_CN2.srcs/sim_1/new/test_registru_multifunctional.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_registru_multifunctional
