\hypertarget{io_8c}{}\section{esp8266/io.c File Reference}
\label{io_8c}\index{esp8266/io.\+c@{esp8266/io.\+c}}


IO driver for E\+S\+P8255.  


{\ttfamily \#include \char`\"{}user\+\_\+config.\+h\char`\"{}}\\*
{\ttfamily \#include $<$eagle\+\_\+soc.\+h$>$}\\*
{\ttfamily \#include $<$stdint.\+h$>$}\\*
{\ttfamily \#include $<$stdarg.\+h$>$}\\*
{\ttfamily \#include $<$string.\+h$>$}\\*
{\ttfamily \#include $<$math.\+h$>$}\\*
{\ttfamily \#include \char`\"{}hspi.\+h\char`\"{}}\\*
{\ttfamily \#include \char`\"{}gpio.\+h\char`\"{}}\\*
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{io_8c_ace584bbaaefcc83f09a7f428e55b52da}{chip\+\_\+select} (int addr)
\begin{DoxyCompactList}\small\item\em set chip enable \end{DoxyCompactList}\item 
void \hyperlink{io_8c_a1bf83a64c0a70a49fb761903053b5095}{chip\+\_\+disable} ()
\begin{DoxyCompactList}\small\item\em disable all chip enable pins \end{DoxyCompactList}\item 
void \hyperlink{io_8c_a847f7f5fdf010a02a1e4d23761636714}{chip\+\_\+select\+\_\+init} ()
\begin{DoxyCompactList}\small\item\em Initialize chip enables. \end{DoxyCompactList}\item 
void \hyperlink{io_8c_abd54cabf9040258ff4de02954a575e6a}{chip\+\_\+addr\+\_\+init} ()
\item 
void \hyperlink{io_8c_abc9be250079b2b3fb01b888e431ec207}{chip\+\_\+addr} (int addr)
\item 
void \hyperlink{io_8c_ab893fa933aa04eae8c4478a9343ba517}{gpio\+\_\+io\+\_\+mode} (int pin)
\begin{DoxyCompactList}\small\item\em set G\+P\+IO pin to normal I/O mode \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
IO driver for E\+S\+P8255. 

\begin{DoxyParagraph}{Copyright \copyright{} 2015 Mike Gore, G\+PL License}

\end{DoxyParagraph}
\begin{DoxyParagraph}{You are free to use this code under the terms of G\+PL}
Please retain a copy of this notice in any code you use it in.
\end{DoxyParagraph}
This is free software\+: you can redistribute it and/or modify it under the terms of the G\+NU General Public License as published by the Free Software Foundation, either version 3 of the License, or (at your option) any later version.

This software is distributed in the hope that it will be useful, but W\+I\+T\+H\+O\+UT A\+NY W\+A\+R\+R\+A\+N\+TY; without even the implied warranty of M\+E\+R\+C\+H\+A\+N\+T\+A\+B\+I\+L\+I\+TY or F\+I\+T\+N\+E\+SS F\+OR A P\+A\+R\+T\+I\+C\+U\+L\+AR P\+U\+R\+P\+O\+SE. See the G\+NU General Public License for more details.

You should have received a copy of the G\+NU General Public License along with this program. If not, see \href{http://www.gnu.org/licenses/}{\tt http\+://www.\+gnu.\+org/licenses/}. 

\subsection{Function Documentation}
\index{io.\+c@{io.\+c}!chip\+\_\+addr@{chip\+\_\+addr}}
\index{chip\+\_\+addr@{chip\+\_\+addr}!io.\+c@{io.\+c}}
\subsubsection[{\texorpdfstring{chip\+\_\+addr(int addr)}{chip_addr(int addr)}}]{\setlength{\rightskip}{0pt plus 5cm}void chip\+\_\+addr (
\begin{DoxyParamCaption}
\item[{int}]{addr}
\end{DoxyParamCaption}
)}\hypertarget{io_8c_abc9be250079b2b3fb01b888e431ec207}{}\label{io_8c_abc9be250079b2b3fb01b888e431ec207}


Definition at line 114 of file io.\+c.



Referenced by setup().

\index{io.\+c@{io.\+c}!chip\+\_\+addr\+\_\+init@{chip\+\_\+addr\+\_\+init}}
\index{chip\+\_\+addr\+\_\+init@{chip\+\_\+addr\+\_\+init}!io.\+c@{io.\+c}}
\subsubsection[{\texorpdfstring{chip\+\_\+addr\+\_\+init()}{chip_addr_init()}}]{\setlength{\rightskip}{0pt plus 5cm}void chip\+\_\+addr\+\_\+init (
\begin{DoxyParamCaption}
\item[{void}]{}
\end{DoxyParamCaption}
)}\hypertarget{io_8c_abd54cabf9040258ff4de02954a575e6a}{}\label{io_8c_abd54cabf9040258ff4de02954a575e6a}


Definition at line 101 of file io.\+c.



Referenced by setup().

\index{io.\+c@{io.\+c}!chip\+\_\+disable@{chip\+\_\+disable}}
\index{chip\+\_\+disable@{chip\+\_\+disable}!io.\+c@{io.\+c}}
\subsubsection[{\texorpdfstring{chip\+\_\+disable()}{chip_disable()}}]{\setlength{\rightskip}{0pt plus 5cm}void chip\+\_\+disable (
\begin{DoxyParamCaption}
\item[{void}]{}
\end{DoxyParamCaption}
)}\hypertarget{io_8c_a1bf83a64c0a70a49fb761903053b5095}{}\label{io_8c_a1bf83a64c0a70a49fb761903053b5095}


disable all chip enable pins 



Definition at line 72 of file io.\+c.



Referenced by hspi\+\_\+cs\+\_\+disable().

\index{io.\+c@{io.\+c}!chip\+\_\+select@{chip\+\_\+select}}
\index{chip\+\_\+select@{chip\+\_\+select}!io.\+c@{io.\+c}}
\subsubsection[{\texorpdfstring{chip\+\_\+select(int addr)}{chip_select(int addr)}}]{\setlength{\rightskip}{0pt plus 5cm}void chip\+\_\+select (
\begin{DoxyParamCaption}
\item[{int}]{addr}
\end{DoxyParamCaption}
)}\hypertarget{io_8c_ace584bbaaefcc83f09a7f428e55b52da}{}\label{io_8c_ace584bbaaefcc83f09a7f428e55b52da}


set chip enable 



Definition at line 35 of file io.\+c.



Referenced by chip\+\_\+disable(), hspi\+\_\+cs\+\_\+enable(), and setup().

\index{io.\+c@{io.\+c}!chip\+\_\+select\+\_\+init@{chip\+\_\+select\+\_\+init}}
\index{chip\+\_\+select\+\_\+init@{chip\+\_\+select\+\_\+init}!io.\+c@{io.\+c}}
\subsubsection[{\texorpdfstring{chip\+\_\+select\+\_\+init()}{chip_select_init()}}]{\setlength{\rightskip}{0pt plus 5cm}void chip\+\_\+select\+\_\+init (
\begin{DoxyParamCaption}
\item[{void}]{}
\end{DoxyParamCaption}
)}\hypertarget{io_8c_a847f7f5fdf010a02a1e4d23761636714}{}\label{io_8c_a847f7f5fdf010a02a1e4d23761636714}


Initialize chip enables. 



Definition at line 79 of file io.\+c.



Referenced by setup().

\index{io.\+c@{io.\+c}!gpio\+\_\+io\+\_\+mode@{gpio\+\_\+io\+\_\+mode}}
\index{gpio\+\_\+io\+\_\+mode@{gpio\+\_\+io\+\_\+mode}!io.\+c@{io.\+c}}
\subsubsection[{\texorpdfstring{gpio\+\_\+io\+\_\+mode(int pin)}{gpio_io_mode(int pin)}}]{\setlength{\rightskip}{0pt plus 5cm}void gpio\+\_\+io\+\_\+mode (
\begin{DoxyParamCaption}
\item[{int}]{pin}
\end{DoxyParamCaption}
)}\hypertarget{io_8c_ab893fa933aa04eae8c4478a9343ba517}{}\label{io_8c_ab893fa933aa04eae8c4478a9343ba517}


set G\+P\+IO pin to normal I/O mode 



Definition at line 154 of file io.\+c.



Referenced by chip\+\_\+addr\+\_\+init(), and chip\+\_\+select\+\_\+init().

