Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "secureip" -o "C:/ISE_Projects/data_recovery_v8/testbench_isim_beh.exe" -prj "C:/ISE_Projects/data_recovery_v8/testbench_beh.prj" "work.testbench" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/ISE_Projects/data_recovery_v8/var_shift_reg.vhd" into library work
Parsing VHDL file "C:/ISE_Projects/data_recovery_v8/PCK_CRC5_D1.vhd" into library work
Parsing VHDL file "C:/ISE_Projects/data_recovery_v8/PCK_CRC16_D1.vhd" into library work
Parsing VHDL file "C:/ISE_Projects/data_recovery_v8/counter.vhd" into library work
Parsing VHDL file "C:/ISE_Projects/data_recovery_v8/EOP_check_shift_reg.vhd" into library work
Parsing VHDL file "C:/ISE_Projects/data_recovery_v8/data_analyser.vhd" into library work
Parsing VHDL file "C:/ISE_Projects/data_recovery_v8/DPLL.vhd" into library work
Parsing VHDL file "C:/ISE_Projects/data_recovery_v8/testbench.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package textio
Compiling package std_logic_textio
Compiling package pck_crc16_d1
Compiling package pck_crc5_d1
Compiling architecture behavioral of entity EOP_check_shift_reg [eop_check_shift_reg_default]
Compiling package numeric_std
Compiling architecture behavioral of entity var_shift_reg [var_shift_reg_default]
Compiling architecture behavioral of entity counter [counter_default]
Compiling architecture behavioral of entity data_analyser [data_analyser_default]
Compiling architecture behavioral of entity DPLL [dpll_default]
Compiling architecture behav of entity testbench
Time Resolution for simulation is 1ps.
Compiled 18 VHDL Units
Built simulation executable C:/ISE_Projects/data_recovery_v8/testbench_isim_beh.exe
Fuse Memory Usage: 36980 KB
Fuse CPU Usage: 687 ms
