
ChaeburatorTest.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000066b8  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000058  080067c8  080067c8  000077c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006820  08006820  00008080  2**0
                  CONTENTS
  4 .ARM          00000000  08006820  08006820  00008080  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006820  08006820  00008080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006820  08006820  00007820  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006824  08006824  00007824  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20000000  08006828  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000188c  20000080  080068a8  00008080  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000190c  080068a8  0000890c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00008080  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017eea  00000000  00000000  000080a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000399a  00000000  00000000  0001ff93  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001558  00000000  00000000  00023930  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001080  00000000  00000000  00024e88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d310  00000000  00000000  00025f08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b8c3  00000000  00000000  00043218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00098b23  00000000  00000000  0005eadb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f75fe  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005ba8  00000000  00000000  000f7644  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000058  00000000  00000000  000fd1ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000080 	.word	0x20000080
 800012c:	00000000 	.word	0x00000000
 8000130:	080067b0 	.word	0x080067b0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000084 	.word	0x20000084
 800014c:	080067b0 	.word	0x080067b0

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	@ 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__aeabi_d2uiz>:
 80008ec:	004a      	lsls	r2, r1, #1
 80008ee:	d211      	bcs.n	8000914 <__aeabi_d2uiz+0x28>
 80008f0:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80008f4:	d211      	bcs.n	800091a <__aeabi_d2uiz+0x2e>
 80008f6:	d50d      	bpl.n	8000914 <__aeabi_d2uiz+0x28>
 80008f8:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80008fc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000900:	d40e      	bmi.n	8000920 <__aeabi_d2uiz+0x34>
 8000902:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000906:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800090a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800090e:	fa23 f002 	lsr.w	r0, r3, r2
 8000912:	4770      	bx	lr
 8000914:	f04f 0000 	mov.w	r0, #0
 8000918:	4770      	bx	lr
 800091a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800091e:	d102      	bne.n	8000926 <__aeabi_d2uiz+0x3a>
 8000920:	f04f 30ff 	mov.w	r0, #4294967295
 8000924:	4770      	bx	lr
 8000926:	f04f 0000 	mov.w	r0, #0
 800092a:	4770      	bx	lr

0800092c <HAL_GPIO_EXTI_Callback>:
int8_t Load2		= 0;
int8_t CamHome		= 0;

// Переходит сюда при прерывании при приеме нового пакета.
// Запускает чтение пакетов используя DMA
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 800092c:	b580      	push	{r7, lr}
 800092e:	b084      	sub	sp, #16
 8000930:	af00      	add	r7, sp, #0
 8000932:	4603      	mov	r3, r0
 8000934:	80fb      	strh	r3, [r7, #6]
//	IT_GPIO_Handl(GPIO_Pin);
	if(GPIO_Pin == DIO0_Pin){
 8000936:	88fb      	ldrh	r3, [r7, #6]
 8000938:	2b80      	cmp	r3, #128	@ 0x80
 800093a:	d116      	bne.n	800096a <HAL_GPIO_EXTI_Callback+0x3e>
//		RxContLoRaCmpl(ComArr1,&hspi1);
		BaseType_t xHigherPriorityTaskWoken;
		xSemaphoreGiveFromISR(SemDMA_LoRaHandle,&xHigherPriorityTaskWoken);
 800093c:	4b0d      	ldr	r3, [pc, #52]	@ (8000974 <HAL_GPIO_EXTI_Callback+0x48>)
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	f107 020c 	add.w	r2, r7, #12
 8000944:	4611      	mov	r1, r2
 8000946:	4618      	mov	r0, r3
 8000948:	f003 fa2c 	bl	8003da4 <xQueueGiveFromISR>
		portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 800094c:	68fb      	ldr	r3, [r7, #12]
 800094e:	2b00      	cmp	r3, #0
 8000950:	d007      	beq.n	8000962 <HAL_GPIO_EXTI_Callback+0x36>
 8000952:	4b09      	ldr	r3, [pc, #36]	@ (8000978 <HAL_GPIO_EXTI_Callback+0x4c>)
 8000954:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000958:	601a      	str	r2, [r3, #0]
 800095a:	f3bf 8f4f 	dsb	sy
 800095e:	f3bf 8f6f 	isb	sy
//		RxContLoRaCmplV2(&hspi1);
		RxContLoRaCmpl(ComArr1, &hspi1);
 8000962:	4906      	ldr	r1, [pc, #24]	@ (800097c <HAL_GPIO_EXTI_Callback+0x50>)
 8000964:	4806      	ldr	r0, [pc, #24]	@ (8000980 <HAL_GPIO_EXTI_Callback+0x54>)
 8000966:	f005 f8e5 	bl	8005b34 <RxContLoRaCmpl>
	}

}
 800096a:	bf00      	nop
 800096c:	3710      	adds	r7, #16
 800096e:	46bd      	mov	sp, r7
 8000970:	bd80      	pop	{r7, pc}
 8000972:	bf00      	nop
 8000974:	2000047c 	.word	0x2000047c
 8000978:	e000ed04 	.word	0xe000ed04
 800097c:	20000348 	.word	0x20000348
 8000980:	20001744 	.word	0x20001744

08000984 <CalcRxCommands>:
//	}
//}

//После вызова RxContLoRaCmplV2 в массиве ComArr1 содержаться команды
//Функция вычисляет команды которые позже будут использованы задачами для управления движением.
void CalcRxCommands(){
 8000984:	b580      	push	{r7, lr}
 8000986:	af00      	add	r7, sp, #0
	static int32_t BufComArr1;

	BufComArr1 = (int32_t) ComArr1[ACCELER];
 8000988:	4b24      	ldr	r3, [pc, #144]	@ (8000a1c <CalcRxCommands+0x98>)
 800098a:	781b      	ldrb	r3, [r3, #0]
 800098c:	461a      	mov	r2, r3
 800098e:	4b24      	ldr	r3, [pc, #144]	@ (8000a20 <CalcRxCommands+0x9c>)
 8000990:	601a      	str	r2, [r3, #0]
	CheckRange(&BufComArr1, &Acceleration);
 8000992:	4924      	ldr	r1, [pc, #144]	@ (8000a24 <CalcRxCommands+0xa0>)
 8000994:	4822      	ldr	r0, [pc, #136]	@ (8000a20 <CalcRxCommands+0x9c>)
 8000996:	f000 f855 	bl	8000a44 <CheckRange>

	BufComArr1 = (int32_t)((int8_t)ComArr1[STEER_TURN] + (int8_t)ComArr1[STEER_TRIM]);
 800099a:	4b20      	ldr	r3, [pc, #128]	@ (8000a1c <CalcRxCommands+0x98>)
 800099c:	785b      	ldrb	r3, [r3, #1]
 800099e:	b25b      	sxtb	r3, r3
 80009a0:	461a      	mov	r2, r3
 80009a2:	4b1e      	ldr	r3, [pc, #120]	@ (8000a1c <CalcRxCommands+0x98>)
 80009a4:	791b      	ldrb	r3, [r3, #4]
 80009a6:	b25b      	sxtb	r3, r3
 80009a8:	4413      	add	r3, r2
 80009aa:	4a1d      	ldr	r2, [pc, #116]	@ (8000a20 <CalcRxCommands+0x9c>)
 80009ac:	6013      	str	r3, [r2, #0]
	CheckRange(&BufComArr1, &SteerTurn);
 80009ae:	491e      	ldr	r1, [pc, #120]	@ (8000a28 <CalcRxCommands+0xa4>)
 80009b0:	481b      	ldr	r0, [pc, #108]	@ (8000a20 <CalcRxCommands+0x9c>)
 80009b2:	f000 f847 	bl	8000a44 <CheckRange>

	BufComArr1 = (int32_t)((int8_t)ComArr1[CAM_HORIZONT] + (int8_t)ComArr1[CAM_TRIM_HORIZ]);
 80009b6:	4b19      	ldr	r3, [pc, #100]	@ (8000a1c <CalcRxCommands+0x98>)
 80009b8:	789b      	ldrb	r3, [r3, #2]
 80009ba:	b25b      	sxtb	r3, r3
 80009bc:	461a      	mov	r2, r3
 80009be:	4b17      	ldr	r3, [pc, #92]	@ (8000a1c <CalcRxCommands+0x98>)
 80009c0:	795b      	ldrb	r3, [r3, #5]
 80009c2:	b25b      	sxtb	r3, r3
 80009c4:	4413      	add	r3, r2
 80009c6:	4a16      	ldr	r2, [pc, #88]	@ (8000a20 <CalcRxCommands+0x9c>)
 80009c8:	6013      	str	r3, [r2, #0]
	CheckRange(&BufComArr1, &CamHorizont);
 80009ca:	4918      	ldr	r1, [pc, #96]	@ (8000a2c <CalcRxCommands+0xa8>)
 80009cc:	4814      	ldr	r0, [pc, #80]	@ (8000a20 <CalcRxCommands+0x9c>)
 80009ce:	f000 f839 	bl	8000a44 <CheckRange>

	BufComArr1 = (int32_t)((int8_t)ComArr1[CAM_VERTICAL] + (int8_t)ComArr1[CAM_TRIM_VERT]);
 80009d2:	4b12      	ldr	r3, [pc, #72]	@ (8000a1c <CalcRxCommands+0x98>)
 80009d4:	78db      	ldrb	r3, [r3, #3]
 80009d6:	b25b      	sxtb	r3, r3
 80009d8:	461a      	mov	r2, r3
 80009da:	4b10      	ldr	r3, [pc, #64]	@ (8000a1c <CalcRxCommands+0x98>)
 80009dc:	799b      	ldrb	r3, [r3, #6]
 80009de:	b25b      	sxtb	r3, r3
 80009e0:	4413      	add	r3, r2
 80009e2:	4a0f      	ldr	r2, [pc, #60]	@ (8000a20 <CalcRxCommands+0x9c>)
 80009e4:	6013      	str	r3, [r2, #0]
	CheckRange(&BufComArr1, &CamVertical);
 80009e6:	4912      	ldr	r1, [pc, #72]	@ (8000a30 <CalcRxCommands+0xac>)
 80009e8:	480d      	ldr	r0, [pc, #52]	@ (8000a20 <CalcRxCommands+0x9c>)
 80009ea:	f000 f82b 	bl	8000a44 <CheckRange>

	HeadLights = (int8_t)ComArr1[HEADLIGHTS];
 80009ee:	4b0b      	ldr	r3, [pc, #44]	@ (8000a1c <CalcRxCommands+0x98>)
 80009f0:	79db      	ldrb	r3, [r3, #7]
 80009f2:	b25a      	sxtb	r2, r3
 80009f4:	4b0f      	ldr	r3, [pc, #60]	@ (8000a34 <CalcRxCommands+0xb0>)
 80009f6:	701a      	strb	r2, [r3, #0]
	Load1 = (int8_t)ComArr1[LOAD1];
 80009f8:	4b08      	ldr	r3, [pc, #32]	@ (8000a1c <CalcRxCommands+0x98>)
 80009fa:	7a1b      	ldrb	r3, [r3, #8]
 80009fc:	b25a      	sxtb	r2, r3
 80009fe:	4b0e      	ldr	r3, [pc, #56]	@ (8000a38 <CalcRxCommands+0xb4>)
 8000a00:	701a      	strb	r2, [r3, #0]
	Load2 = (int8_t)ComArr1[LOAD2];
 8000a02:	4b06      	ldr	r3, [pc, #24]	@ (8000a1c <CalcRxCommands+0x98>)
 8000a04:	7a5b      	ldrb	r3, [r3, #9]
 8000a06:	b25a      	sxtb	r2, r3
 8000a08:	4b0c      	ldr	r3, [pc, #48]	@ (8000a3c <CalcRxCommands+0xb8>)
 8000a0a:	701a      	strb	r2, [r3, #0]
	CamHome = (int8_t)ComArr1[CAM_HOME];
 8000a0c:	4b03      	ldr	r3, [pc, #12]	@ (8000a1c <CalcRxCommands+0x98>)
 8000a0e:	7a9b      	ldrb	r3, [r3, #10]
 8000a10:	b25a      	sxtb	r2, r3
 8000a12:	4b0b      	ldr	r3, [pc, #44]	@ (8000a40 <CalcRxCommands+0xbc>)
 8000a14:	701a      	strb	r2, [r3, #0]


}
 8000a16:	bf00      	nop
 8000a18:	bd80      	pop	{r7, pc}
 8000a1a:	bf00      	nop
 8000a1c:	20001744 	.word	0x20001744
 8000a20:	200000a4 	.word	0x200000a4
 8000a24:	2000009c 	.word	0x2000009c
 8000a28:	2000009d 	.word	0x2000009d
 8000a2c:	2000009e 	.word	0x2000009e
 8000a30:	2000009f 	.word	0x2000009f
 8000a34:	200000a0 	.word	0x200000a0
 8000a38:	200000a1 	.word	0x200000a1
 8000a3c:	200000a2 	.word	0x200000a2
 8000a40:	200000a3 	.word	0x200000a3

08000a44 <CheckRange>:

//функция проверки передаваемых параметров (int8_t)
// BufComArr1 проверяемое значение
// Command записываемое значение.
void CheckRange(int32_t *BufComArr1, int8_t *Command){
 8000a44:	b480      	push	{r7}
 8000a46:	b085      	sub	sp, #20
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	6078      	str	r0, [r7, #4]
 8000a4c:	6039      	str	r1, [r7, #0]
	int32_t value = *BufComArr1;
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	681b      	ldr	r3, [r3, #0]
 8000a52:	60fb      	str	r3, [r7, #12]
	if(value > 127){
 8000a54:	68fb      	ldr	r3, [r7, #12]
 8000a56:	2b7f      	cmp	r3, #127	@ 0x7f
 8000a58:	dd03      	ble.n	8000a62 <CheckRange+0x1e>
		*Command = 127;
 8000a5a:	683b      	ldr	r3, [r7, #0]
 8000a5c:	227f      	movs	r2, #127	@ 0x7f
 8000a5e:	701a      	strb	r2, [r3, #0]
		if(value < -128){
			*Command = -128;
		}
		else *Command = (int8_t)value;
	}
}
 8000a60:	e00b      	b.n	8000a7a <CheckRange+0x36>
		if(value < -128){
 8000a62:	68fb      	ldr	r3, [r7, #12]
 8000a64:	f113 0f80 	cmn.w	r3, #128	@ 0x80
 8000a68:	da03      	bge.n	8000a72 <CheckRange+0x2e>
			*Command = -128;
 8000a6a:	683b      	ldr	r3, [r7, #0]
 8000a6c:	2280      	movs	r2, #128	@ 0x80
 8000a6e:	701a      	strb	r2, [r3, #0]
}
 8000a70:	e003      	b.n	8000a7a <CheckRange+0x36>
		else *Command = (int8_t)value;
 8000a72:	68fb      	ldr	r3, [r7, #12]
 8000a74:	b25a      	sxtb	r2, r3
 8000a76:	683b      	ldr	r3, [r7, #0]
 8000a78:	701a      	strb	r2, [r3, #0]
}
 8000a7a:	bf00      	nop
 8000a7c:	3714      	adds	r7, #20
 8000a7e:	46bd      	mov	sp, r7
 8000a80:	bc80      	pop	{r7}
 8000a82:	4770      	bx	lr

08000a84 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000a84:	b480      	push	{r7}
 8000a86:	b085      	sub	sp, #20
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	60f8      	str	r0, [r7, #12]
 8000a8c:	60b9      	str	r1, [r7, #8]
 8000a8e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000a90:	68fb      	ldr	r3, [r7, #12]
 8000a92:	4a06      	ldr	r2, [pc, #24]	@ (8000aac <vApplicationGetIdleTaskMemory+0x28>)
 8000a94:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000a96:	68bb      	ldr	r3, [r7, #8]
 8000a98:	4a05      	ldr	r2, [pc, #20]	@ (8000ab0 <vApplicationGetIdleTaskMemory+0x2c>)
 8000a9a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	2280      	movs	r2, #128	@ 0x80
 8000aa0:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000aa2:	bf00      	nop
 8000aa4:	3714      	adds	r7, #20
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	bc80      	pop	{r7}
 8000aaa:	4770      	bx	lr
 8000aac:	200000a8 	.word	0x200000a8
 8000ab0:	20000148 	.word	0x20000148

08000ab4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ab4:	b5b0      	push	{r4, r5, r7, lr}
 8000ab6:	b08a      	sub	sp, #40	@ 0x28
 8000ab8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000aba:	f000 fc39 	bl	8001330 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000abe:	f000 f833 	bl	8000b28 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  osSemaphoreDef(SemDMA_LoRa);
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	623b      	str	r3, [r7, #32]
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	627b      	str	r3, [r7, #36]	@ 0x24
  SemDMA_LoRaHandle = osSemaphoreCreate(osSemaphore(SemDMA_LoRa), 1);
 8000aca:	f107 0320 	add.w	r3, r7, #32
 8000ace:	2101      	movs	r1, #1
 8000ad0:	4618      	mov	r0, r3
 8000ad2:	f002 fdc7 	bl	8003664 <osSemaphoreCreate>
 8000ad6:	4603      	mov	r3, r0
 8000ad8:	4a10      	ldr	r2, [pc, #64]	@ (8000b1c <main+0x68>)
 8000ada:	6013      	str	r3, [r2, #0]
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000adc:	f000 f9a8 	bl	8000e30 <MX_GPIO_Init>
  MX_TIM3_Init();
 8000ae0:	f000 f918 	bl	8000d14 <MX_TIM3_Init>
  MX_TIM2_Init();
 8000ae4:	f000 f89c 	bl	8000c20 <MX_TIM2_Init>
  MX_SPI1_Init();
 8000ae8:	f000 f864 	bl	8000bb4 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8000aec:	f000 f976 	bl	8000ddc <MX_USART1_UART_Init>
//  /* definition and creation of EngineTest */
//  osThreadDef(EngineTest, StartEngineTest, osPriorityNormal, 0, 150);
//  EngineTestHandle = osThreadCreate(osThread(EngineTest), NULL);

  /* definition and creation of LoRaRx */
  osThreadDef(LoRaRx, StartLoRaRx, osPriorityAboveNormal, 0, 300);
 8000af0:	4b0b      	ldr	r3, [pc, #44]	@ (8000b20 <main+0x6c>)
 8000af2:	1d3c      	adds	r4, r7, #4
 8000af4:	461d      	mov	r5, r3
 8000af6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000af8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000afa:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000afe:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  LoRaRxHandle = osThreadCreate(osThread(LoRaRx), NULL);
 8000b02:	1d3b      	adds	r3, r7, #4
 8000b04:	2100      	movs	r1, #0
 8000b06:	4618      	mov	r0, r3
 8000b08:	f002 fd60 	bl	80035cc <osThreadCreate>
 8000b0c:	4603      	mov	r3, r0
 8000b0e:	4a05      	ldr	r2, [pc, #20]	@ (8000b24 <main+0x70>)
 8000b10:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000b12:	f002 fd54 	bl	80035be <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000b16:	bf00      	nop
 8000b18:	e7fd      	b.n	8000b16 <main+0x62>
 8000b1a:	bf00      	nop
 8000b1c:	2000047c 	.word	0x2000047c
 8000b20:	080067d0 	.word	0x080067d0
 8000b24:	20000478 	.word	0x20000478

08000b28 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b090      	sub	sp, #64	@ 0x40
 8000b2c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b2e:	f107 0318 	add.w	r3, r7, #24
 8000b32:	2228      	movs	r2, #40	@ 0x28
 8000b34:	2100      	movs	r1, #0
 8000b36:	4618      	mov	r0, r3
 8000b38:	f005 fd54 	bl	80065e4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b3c:	1d3b      	adds	r3, r7, #4
 8000b3e:	2200      	movs	r2, #0
 8000b40:	601a      	str	r2, [r3, #0]
 8000b42:	605a      	str	r2, [r3, #4]
 8000b44:	609a      	str	r2, [r3, #8]
 8000b46:	60da      	str	r2, [r3, #12]
 8000b48:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000b4a:	2301      	movs	r3, #1
 8000b4c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000b4e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000b52:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000b54:	2300      	movs	r3, #0
 8000b56:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b58:	2301      	movs	r3, #1
 8000b5a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b5c:	2302      	movs	r3, #2
 8000b5e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000b60:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000b64:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000b66:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000b6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b6c:	f107 0318 	add.w	r3, r7, #24
 8000b70:	4618      	mov	r0, r3
 8000b72:	f000 ff25 	bl	80019c0 <HAL_RCC_OscConfig>
 8000b76:	4603      	mov	r3, r0
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d001      	beq.n	8000b80 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000b7c:	f000 fa1a 	bl	8000fb4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b80:	230f      	movs	r3, #15
 8000b82:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b84:	2302      	movs	r3, #2
 8000b86:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b88:	2300      	movs	r3, #0
 8000b8a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000b8c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000b90:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b92:	2300      	movs	r3, #0
 8000b94:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000b96:	1d3b      	adds	r3, r7, #4
 8000b98:	2102      	movs	r1, #2
 8000b9a:	4618      	mov	r0, r3
 8000b9c:	f001 f992 	bl	8001ec4 <HAL_RCC_ClockConfig>
 8000ba0:	4603      	mov	r3, r0
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d001      	beq.n	8000baa <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000ba6:	f000 fa05 	bl	8000fb4 <Error_Handler>
  }
}
 8000baa:	bf00      	nop
 8000bac:	3740      	adds	r7, #64	@ 0x40
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	bd80      	pop	{r7, pc}
	...

08000bb4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000bb8:	4b17      	ldr	r3, [pc, #92]	@ (8000c18 <MX_SPI1_Init+0x64>)
 8000bba:	4a18      	ldr	r2, [pc, #96]	@ (8000c1c <MX_SPI1_Init+0x68>)
 8000bbc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000bbe:	4b16      	ldr	r3, [pc, #88]	@ (8000c18 <MX_SPI1_Init+0x64>)
 8000bc0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000bc4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000bc6:	4b14      	ldr	r3, [pc, #80]	@ (8000c18 <MX_SPI1_Init+0x64>)
 8000bc8:	2200      	movs	r2, #0
 8000bca:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000bcc:	4b12      	ldr	r3, [pc, #72]	@ (8000c18 <MX_SPI1_Init+0x64>)
 8000bce:	2200      	movs	r2, #0
 8000bd0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000bd2:	4b11      	ldr	r3, [pc, #68]	@ (8000c18 <MX_SPI1_Init+0x64>)
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000bd8:	4b0f      	ldr	r3, [pc, #60]	@ (8000c18 <MX_SPI1_Init+0x64>)
 8000bda:	2200      	movs	r2, #0
 8000bdc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000bde:	4b0e      	ldr	r3, [pc, #56]	@ (8000c18 <MX_SPI1_Init+0x64>)
 8000be0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000be4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8000be6:	4b0c      	ldr	r3, [pc, #48]	@ (8000c18 <MX_SPI1_Init+0x64>)
 8000be8:	2238      	movs	r2, #56	@ 0x38
 8000bea:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000bec:	4b0a      	ldr	r3, [pc, #40]	@ (8000c18 <MX_SPI1_Init+0x64>)
 8000bee:	2200      	movs	r2, #0
 8000bf0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000bf2:	4b09      	ldr	r3, [pc, #36]	@ (8000c18 <MX_SPI1_Init+0x64>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000bf8:	4b07      	ldr	r3, [pc, #28]	@ (8000c18 <MX_SPI1_Init+0x64>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000bfe:	4b06      	ldr	r3, [pc, #24]	@ (8000c18 <MX_SPI1_Init+0x64>)
 8000c00:	220a      	movs	r2, #10
 8000c02:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000c04:	4804      	ldr	r0, [pc, #16]	@ (8000c18 <MX_SPI1_Init+0x64>)
 8000c06:	f001 faeb 	bl	80021e0 <HAL_SPI_Init>
 8000c0a:	4603      	mov	r3, r0
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d001      	beq.n	8000c14 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000c10:	f000 f9d0 	bl	8000fb4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000c14:	bf00      	nop
 8000c16:	bd80      	pop	{r7, pc}
 8000c18:	20000348 	.word	0x20000348
 8000c1c:	40013000 	.word	0x40013000

08000c20 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b08a      	sub	sp, #40	@ 0x28
 8000c24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c26:	f107 0320 	add.w	r3, r7, #32
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	601a      	str	r2, [r3, #0]
 8000c2e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000c30:	1d3b      	adds	r3, r7, #4
 8000c32:	2200      	movs	r2, #0
 8000c34:	601a      	str	r2, [r3, #0]
 8000c36:	605a      	str	r2, [r3, #4]
 8000c38:	609a      	str	r2, [r3, #8]
 8000c3a:	60da      	str	r2, [r3, #12]
 8000c3c:	611a      	str	r2, [r3, #16]
 8000c3e:	615a      	str	r2, [r3, #20]
 8000c40:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000c42:	4b33      	ldr	r3, [pc, #204]	@ (8000d10 <MX_TIM2_Init+0xf0>)
 8000c44:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000c48:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000c4a:	4b31      	ldr	r3, [pc, #196]	@ (8000d10 <MX_TIM2_Init+0xf0>)
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c50:	4b2f      	ldr	r3, [pc, #188]	@ (8000d10 <MX_TIM2_Init+0xf0>)
 8000c52:	2200      	movs	r2, #0
 8000c54:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 7199;
 8000c56:	4b2e      	ldr	r3, [pc, #184]	@ (8000d10 <MX_TIM2_Init+0xf0>)
 8000c58:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8000c5c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c5e:	4b2c      	ldr	r3, [pc, #176]	@ (8000d10 <MX_TIM2_Init+0xf0>)
 8000c60:	2200      	movs	r2, #0
 8000c62:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c64:	4b2a      	ldr	r3, [pc, #168]	@ (8000d10 <MX_TIM2_Init+0xf0>)
 8000c66:	2200      	movs	r2, #0
 8000c68:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000c6a:	4829      	ldr	r0, [pc, #164]	@ (8000d10 <MX_TIM2_Init+0xf0>)
 8000c6c:	f002 f84d 	bl	8002d0a <HAL_TIM_PWM_Init>
 8000c70:	4603      	mov	r3, r0
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d001      	beq.n	8000c7a <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8000c76:	f000 f99d 	bl	8000fb4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c7e:	2300      	movs	r3, #0
 8000c80:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000c82:	f107 0320 	add.w	r3, r7, #32
 8000c86:	4619      	mov	r1, r3
 8000c88:	4821      	ldr	r0, [pc, #132]	@ (8000d10 <MX_TIM2_Init+0xf0>)
 8000c8a:	f002 fb45 	bl	8003318 <HAL_TIMEx_MasterConfigSynchronization>
 8000c8e:	4603      	mov	r3, r0
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d001      	beq.n	8000c98 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8000c94:	f000 f98e 	bl	8000fb4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000c98:	2360      	movs	r3, #96	@ 0x60
 8000c9a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000ca8:	1d3b      	adds	r3, r7, #4
 8000caa:	2200      	movs	r2, #0
 8000cac:	4619      	mov	r1, r3
 8000cae:	4818      	ldr	r0, [pc, #96]	@ (8000d10 <MX_TIM2_Init+0xf0>)
 8000cb0:	f002 f87a 	bl	8002da8 <HAL_TIM_PWM_ConfigChannel>
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d001      	beq.n	8000cbe <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8000cba:	f000 f97b 	bl	8000fb4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000cbe:	1d3b      	adds	r3, r7, #4
 8000cc0:	2204      	movs	r2, #4
 8000cc2:	4619      	mov	r1, r3
 8000cc4:	4812      	ldr	r0, [pc, #72]	@ (8000d10 <MX_TIM2_Init+0xf0>)
 8000cc6:	f002 f86f 	bl	8002da8 <HAL_TIM_PWM_ConfigChannel>
 8000cca:	4603      	mov	r3, r0
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d001      	beq.n	8000cd4 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8000cd0:	f000 f970 	bl	8000fb4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000cd4:	1d3b      	adds	r3, r7, #4
 8000cd6:	2208      	movs	r2, #8
 8000cd8:	4619      	mov	r1, r3
 8000cda:	480d      	ldr	r0, [pc, #52]	@ (8000d10 <MX_TIM2_Init+0xf0>)
 8000cdc:	f002 f864 	bl	8002da8 <HAL_TIM_PWM_ConfigChannel>
 8000ce0:	4603      	mov	r3, r0
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d001      	beq.n	8000cea <MX_TIM2_Init+0xca>
  {
    Error_Handler();
 8000ce6:	f000 f965 	bl	8000fb4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000cea:	1d3b      	adds	r3, r7, #4
 8000cec:	220c      	movs	r2, #12
 8000cee:	4619      	mov	r1, r3
 8000cf0:	4807      	ldr	r0, [pc, #28]	@ (8000d10 <MX_TIM2_Init+0xf0>)
 8000cf2:	f002 f859 	bl	8002da8 <HAL_TIM_PWM_ConfigChannel>
 8000cf6:	4603      	mov	r3, r0
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d001      	beq.n	8000d00 <MX_TIM2_Init+0xe0>
  {
    Error_Handler();
 8000cfc:	f000 f95a 	bl	8000fb4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000d00:	4803      	ldr	r0, [pc, #12]	@ (8000d10 <MX_TIM2_Init+0xf0>)
 8000d02:	f000 fa1f 	bl	8001144 <HAL_TIM_MspPostInit>

}
 8000d06:	bf00      	nop
 8000d08:	3728      	adds	r7, #40	@ 0x28
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	bd80      	pop	{r7, pc}
 8000d0e:	bf00      	nop
 8000d10:	200003a0 	.word	0x200003a0

08000d14 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b08a      	sub	sp, #40	@ 0x28
 8000d18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d1a:	f107 0320 	add.w	r3, r7, #32
 8000d1e:	2200      	movs	r2, #0
 8000d20:	601a      	str	r2, [r3, #0]
 8000d22:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000d24:	1d3b      	adds	r3, r7, #4
 8000d26:	2200      	movs	r2, #0
 8000d28:	601a      	str	r2, [r3, #0]
 8000d2a:	605a      	str	r2, [r3, #4]
 8000d2c:	609a      	str	r2, [r3, #8]
 8000d2e:	60da      	str	r2, [r3, #12]
 8000d30:	611a      	str	r2, [r3, #16]
 8000d32:	615a      	str	r2, [r3, #20]
 8000d34:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000d36:	4b27      	ldr	r3, [pc, #156]	@ (8000dd4 <MX_TIM3_Init+0xc0>)
 8000d38:	4a27      	ldr	r2, [pc, #156]	@ (8000dd8 <MX_TIM3_Init+0xc4>)
 8000d3a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 21;
 8000d3c:	4b25      	ldr	r3, [pc, #148]	@ (8000dd4 <MX_TIM3_Init+0xc0>)
 8000d3e:	2215      	movs	r2, #21
 8000d40:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d42:	4b24      	ldr	r3, [pc, #144]	@ (8000dd4 <MX_TIM3_Init+0xc0>)
 8000d44:	2200      	movs	r2, #0
 8000d46:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000d48:	4b22      	ldr	r3, [pc, #136]	@ (8000dd4 <MX_TIM3_Init+0xc0>)
 8000d4a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000d4e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d50:	4b20      	ldr	r3, [pc, #128]	@ (8000dd4 <MX_TIM3_Init+0xc0>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d56:	4b1f      	ldr	r3, [pc, #124]	@ (8000dd4 <MX_TIM3_Init+0xc0>)
 8000d58:	2200      	movs	r2, #0
 8000d5a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000d5c:	481d      	ldr	r0, [pc, #116]	@ (8000dd4 <MX_TIM3_Init+0xc0>)
 8000d5e:	f001 ffd4 	bl	8002d0a <HAL_TIM_PWM_Init>
 8000d62:	4603      	mov	r3, r0
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d001      	beq.n	8000d6c <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8000d68:	f000 f924 	bl	8000fb4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d70:	2300      	movs	r3, #0
 8000d72:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000d74:	f107 0320 	add.w	r3, r7, #32
 8000d78:	4619      	mov	r1, r3
 8000d7a:	4816      	ldr	r0, [pc, #88]	@ (8000dd4 <MX_TIM3_Init+0xc0>)
 8000d7c:	f002 facc 	bl	8003318 <HAL_TIMEx_MasterConfigSynchronization>
 8000d80:	4603      	mov	r3, r0
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d001      	beq.n	8000d8a <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8000d86:	f000 f915 	bl	8000fb4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000d8a:	2360      	movs	r3, #96	@ 0x60
 8000d8c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000d8e:	2300      	movs	r3, #0
 8000d90:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000d92:	2300      	movs	r3, #0
 8000d94:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000d96:	2300      	movs	r3, #0
 8000d98:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000d9a:	1d3b      	adds	r3, r7, #4
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	4619      	mov	r1, r3
 8000da0:	480c      	ldr	r0, [pc, #48]	@ (8000dd4 <MX_TIM3_Init+0xc0>)
 8000da2:	f002 f801 	bl	8002da8 <HAL_TIM_PWM_ConfigChannel>
 8000da6:	4603      	mov	r3, r0
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d001      	beq.n	8000db0 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8000dac:	f000 f902 	bl	8000fb4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000db0:	1d3b      	adds	r3, r7, #4
 8000db2:	2204      	movs	r2, #4
 8000db4:	4619      	mov	r1, r3
 8000db6:	4807      	ldr	r0, [pc, #28]	@ (8000dd4 <MX_TIM3_Init+0xc0>)
 8000db8:	f001 fff6 	bl	8002da8 <HAL_TIM_PWM_ConfigChannel>
 8000dbc:	4603      	mov	r3, r0
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d001      	beq.n	8000dc6 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8000dc2:	f000 f8f7 	bl	8000fb4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000dc6:	4803      	ldr	r0, [pc, #12]	@ (8000dd4 <MX_TIM3_Init+0xc0>)
 8000dc8:	f000 f9bc 	bl	8001144 <HAL_TIM_MspPostInit>

}
 8000dcc:	bf00      	nop
 8000dce:	3728      	adds	r7, #40	@ 0x28
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	bd80      	pop	{r7, pc}
 8000dd4:	200003e8 	.word	0x200003e8
 8000dd8:	40000400 	.word	0x40000400

08000ddc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000de0:	4b11      	ldr	r3, [pc, #68]	@ (8000e28 <MX_USART1_UART_Init+0x4c>)
 8000de2:	4a12      	ldr	r2, [pc, #72]	@ (8000e2c <MX_USART1_UART_Init+0x50>)
 8000de4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000de6:	4b10      	ldr	r3, [pc, #64]	@ (8000e28 <MX_USART1_UART_Init+0x4c>)
 8000de8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000dec:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000dee:	4b0e      	ldr	r3, [pc, #56]	@ (8000e28 <MX_USART1_UART_Init+0x4c>)
 8000df0:	2200      	movs	r2, #0
 8000df2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000df4:	4b0c      	ldr	r3, [pc, #48]	@ (8000e28 <MX_USART1_UART_Init+0x4c>)
 8000df6:	2200      	movs	r2, #0
 8000df8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000dfa:	4b0b      	ldr	r3, [pc, #44]	@ (8000e28 <MX_USART1_UART_Init+0x4c>)
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000e00:	4b09      	ldr	r3, [pc, #36]	@ (8000e28 <MX_USART1_UART_Init+0x4c>)
 8000e02:	220c      	movs	r2, #12
 8000e04:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e06:	4b08      	ldr	r3, [pc, #32]	@ (8000e28 <MX_USART1_UART_Init+0x4c>)
 8000e08:	2200      	movs	r2, #0
 8000e0a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e0c:	4b06      	ldr	r3, [pc, #24]	@ (8000e28 <MX_USART1_UART_Init+0x4c>)
 8000e0e:	2200      	movs	r2, #0
 8000e10:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000e12:	4805      	ldr	r0, [pc, #20]	@ (8000e28 <MX_USART1_UART_Init+0x4c>)
 8000e14:	f002 fade 	bl	80033d4 <HAL_UART_Init>
 8000e18:	4603      	mov	r3, r0
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d001      	beq.n	8000e22 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000e1e:	f000 f8c9 	bl	8000fb4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000e22:	bf00      	nop
 8000e24:	bd80      	pop	{r7, pc}
 8000e26:	bf00      	nop
 8000e28:	20000430 	.word	0x20000430
 8000e2c:	40013800 	.word	0x40013800

08000e30 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b088      	sub	sp, #32
 8000e34:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e36:	f107 0310 	add.w	r3, r7, #16
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	601a      	str	r2, [r3, #0]
 8000e3e:	605a      	str	r2, [r3, #4]
 8000e40:	609a      	str	r2, [r3, #8]
 8000e42:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e44:	4b48      	ldr	r3, [pc, #288]	@ (8000f68 <MX_GPIO_Init+0x138>)
 8000e46:	699b      	ldr	r3, [r3, #24]
 8000e48:	4a47      	ldr	r2, [pc, #284]	@ (8000f68 <MX_GPIO_Init+0x138>)
 8000e4a:	f043 0310 	orr.w	r3, r3, #16
 8000e4e:	6193      	str	r3, [r2, #24]
 8000e50:	4b45      	ldr	r3, [pc, #276]	@ (8000f68 <MX_GPIO_Init+0x138>)
 8000e52:	699b      	ldr	r3, [r3, #24]
 8000e54:	f003 0310 	and.w	r3, r3, #16
 8000e58:	60fb      	str	r3, [r7, #12]
 8000e5a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e5c:	4b42      	ldr	r3, [pc, #264]	@ (8000f68 <MX_GPIO_Init+0x138>)
 8000e5e:	699b      	ldr	r3, [r3, #24]
 8000e60:	4a41      	ldr	r2, [pc, #260]	@ (8000f68 <MX_GPIO_Init+0x138>)
 8000e62:	f043 0320 	orr.w	r3, r3, #32
 8000e66:	6193      	str	r3, [r2, #24]
 8000e68:	4b3f      	ldr	r3, [pc, #252]	@ (8000f68 <MX_GPIO_Init+0x138>)
 8000e6a:	699b      	ldr	r3, [r3, #24]
 8000e6c:	f003 0320 	and.w	r3, r3, #32
 8000e70:	60bb      	str	r3, [r7, #8]
 8000e72:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e74:	4b3c      	ldr	r3, [pc, #240]	@ (8000f68 <MX_GPIO_Init+0x138>)
 8000e76:	699b      	ldr	r3, [r3, #24]
 8000e78:	4a3b      	ldr	r2, [pc, #236]	@ (8000f68 <MX_GPIO_Init+0x138>)
 8000e7a:	f043 0304 	orr.w	r3, r3, #4
 8000e7e:	6193      	str	r3, [r2, #24]
 8000e80:	4b39      	ldr	r3, [pc, #228]	@ (8000f68 <MX_GPIO_Init+0x138>)
 8000e82:	699b      	ldr	r3, [r3, #24]
 8000e84:	f003 0304 	and.w	r3, r3, #4
 8000e88:	607b      	str	r3, [r7, #4]
 8000e8a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e8c:	4b36      	ldr	r3, [pc, #216]	@ (8000f68 <MX_GPIO_Init+0x138>)
 8000e8e:	699b      	ldr	r3, [r3, #24]
 8000e90:	4a35      	ldr	r2, [pc, #212]	@ (8000f68 <MX_GPIO_Init+0x138>)
 8000e92:	f043 0308 	orr.w	r3, r3, #8
 8000e96:	6193      	str	r3, [r2, #24]
 8000e98:	4b33      	ldr	r3, [pc, #204]	@ (8000f68 <MX_GPIO_Init+0x138>)
 8000e9a:	699b      	ldr	r3, [r3, #24]
 8000e9c:	f003 0308 	and.w	r3, r3, #8
 8000ea0:	603b      	str	r3, [r7, #0]
 8000ea2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, M2_IN1_Pin|M1_IN1_Pin|M1_IN2_Pin, GPIO_PIN_RESET);
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 8000eaa:	4830      	ldr	r0, [pc, #192]	@ (8000f6c <MX_GPIO_Init+0x13c>)
 8000eac:	f000 fd58 	bl	8001960 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, M3_IN2_Pin|M3_IN1_Pin|M4_IN1_Pin|M4_IN2_Pin
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	f643 7144 	movw	r1, #16196	@ 0x3f44
 8000eb6:	482e      	ldr	r0, [pc, #184]	@ (8000f70 <MX_GPIO_Init+0x140>)
 8000eb8:	f000 fd52 	bl	8001960 <HAL_GPIO_WritePin>
                          |STBY_M3_M4_Pin|Reset_Pin|STBY_M1_M2_Pin|M2_IN2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_RESET);
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000ec2:	482c      	ldr	r0, [pc, #176]	@ (8000f74 <MX_GPIO_Init+0x144>)
 8000ec4:	f000 fd4c 	bl	8001960 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : M2_IN1_Pin M1_IN1_Pin M1_IN2_Pin */
  GPIO_InitStruct.Pin = M2_IN1_Pin|M1_IN1_Pin|M1_IN2_Pin;
 8000ec8:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8000ecc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ece:	2301      	movs	r3, #1
 8000ed0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ed6:	2302      	movs	r3, #2
 8000ed8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000eda:	f107 0310 	add.w	r3, r7, #16
 8000ede:	4619      	mov	r1, r3
 8000ee0:	4822      	ldr	r0, [pc, #136]	@ (8000f6c <MX_GPIO_Init+0x13c>)
 8000ee2:	f000 fbb9 	bl	8001658 <HAL_GPIO_Init>

  /*Configure GPIO pins : M3_IN2_Pin M3_IN1_Pin M4_IN1_Pin M4_IN2_Pin
                           STBY_M3_M4_Pin STBY_M1_M2_Pin M2_IN2_Pin */
  GPIO_InitStruct.Pin = M3_IN2_Pin|M3_IN1_Pin|M4_IN1_Pin|M4_IN2_Pin
 8000ee6:	f643 7304 	movw	r3, #16132	@ 0x3f04
 8000eea:	613b      	str	r3, [r7, #16]
                          |STBY_M3_M4_Pin|STBY_M1_M2_Pin|M2_IN2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eec:	2301      	movs	r3, #1
 8000eee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ef4:	2302      	movs	r3, #2
 8000ef6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ef8:	f107 0310 	add.w	r3, r7, #16
 8000efc:	4619      	mov	r1, r3
 8000efe:	481c      	ldr	r0, [pc, #112]	@ (8000f70 <MX_GPIO_Init+0x140>)
 8000f00:	f000 fbaa 	bl	8001658 <HAL_GPIO_Init>

  /*Configure GPIO pin : NSS_Pin */
  GPIO_InitStruct.Pin = NSS_Pin;
 8000f04:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000f08:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f0a:	2301      	movs	r3, #1
 8000f0c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f0e:	2301      	movs	r3, #1
 8000f10:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f12:	2302      	movs	r3, #2
 8000f14:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(NSS_GPIO_Port, &GPIO_InitStruct);
 8000f16:	f107 0310 	add.w	r3, r7, #16
 8000f1a:	4619      	mov	r1, r3
 8000f1c:	4815      	ldr	r0, [pc, #84]	@ (8000f74 <MX_GPIO_Init+0x144>)
 8000f1e:	f000 fb9b 	bl	8001658 <HAL_GPIO_Init>

  /*Configure GPIO pin : Reset_Pin */
  GPIO_InitStruct.Pin = Reset_Pin;
 8000f22:	2340      	movs	r3, #64	@ 0x40
 8000f24:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f26:	2301      	movs	r3, #1
 8000f28:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f2a:	2301      	movs	r3, #1
 8000f2c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f2e:	2302      	movs	r3, #2
 8000f30:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Reset_GPIO_Port, &GPIO_InitStruct);
 8000f32:	f107 0310 	add.w	r3, r7, #16
 8000f36:	4619      	mov	r1, r3
 8000f38:	480d      	ldr	r0, [pc, #52]	@ (8000f70 <MX_GPIO_Init+0x140>)
 8000f3a:	f000 fb8d 	bl	8001658 <HAL_GPIO_Init>

  /*Configure GPIO pin : DIO0_Pin */
  GPIO_InitStruct.Pin = DIO0_Pin;
 8000f3e:	2380      	movs	r3, #128	@ 0x80
 8000f40:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000f42:	4b0d      	ldr	r3, [pc, #52]	@ (8000f78 <MX_GPIO_Init+0x148>)
 8000f44:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000f46:	2302      	movs	r3, #2
 8000f48:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(DIO0_GPIO_Port, &GPIO_InitStruct);
 8000f4a:	f107 0310 	add.w	r3, r7, #16
 8000f4e:	4619      	mov	r1, r3
 8000f50:	4807      	ldr	r0, [pc, #28]	@ (8000f70 <MX_GPIO_Init+0x140>)
 8000f52:	f000 fb81 	bl	8001658 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8000f56:	2200      	movs	r2, #0
 8000f58:	2105      	movs	r1, #5
 8000f5a:	2017      	movs	r0, #23
 8000f5c:	f000 fb45 	bl	80015ea <HAL_NVIC_SetPriority>

/* USER CODE BEGIN MX_GPIO_Init_2 */
//  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
//  Включение прерывания закомментарил не вовремя вызывается прерывание
/* USER CODE END MX_GPIO_Init_2 */
}
 8000f60:	bf00      	nop
 8000f62:	3720      	adds	r7, #32
 8000f64:	46bd      	mov	sp, r7
 8000f66:	bd80      	pop	{r7, pc}
 8000f68:	40021000 	.word	0x40021000
 8000f6c:	40011000 	.word	0x40011000
 8000f70:	40010c00 	.word	0x40010c00
 8000f74:	40010800 	.word	0x40010800
 8000f78:	10110000 	.word	0x10110000

08000f7c <StartLoRaRx>:
* PB3	SPI1_SCK
* PA15	NSS
*/
/* USER CODE END Header_StartLoRaRx */
void StartLoRaRx(void const * argument)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b082      	sub	sp, #8
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartLoRaRx */
	SX1276Init();
 8000f84:	f005 fa5a 	bl	800643c <SX1276Init>
	InitRxContLoRa();
 8000f88:	f004 fd7e 	bl	8005a88 <InitRxContLoRa>
	StartRxContLoRa();
 8000f8c:	f004 fdb0 	bl	8005af0 <StartRxContLoRa>
	HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000f90:	2017      	movs	r0, #23
 8000f92:	f000 fb46 	bl	8001622 <HAL_NVIC_EnableIRQ>
  /* Infinite loop */
  for(;;)
  {		// Waits for semaphore from DMA
	  xSemaphoreTake(SemDMA_LoRaHandle,portMAX_DELAY);
 8000f96:	4b06      	ldr	r3, [pc, #24]	@ (8000fb0 <StartLoRaRx+0x34>)
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	f04f 31ff 	mov.w	r1, #4294967295
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	f002 ff90 	bl	8003ec4 <xQueueSemaphoreTake>

	  // generates an array of commands based on the received data
	  CalcRxCommands();
 8000fa4:	f7ff fcee 	bl	8000984 <CalcRxCommands>
	  StartRxContLoRa();
 8000fa8:	f004 fda2 	bl	8005af0 <StartRxContLoRa>
	  xSemaphoreTake(SemDMA_LoRaHandle,portMAX_DELAY);
 8000fac:	bf00      	nop
 8000fae:	e7f2      	b.n	8000f96 <StartLoRaRx+0x1a>
 8000fb0:	2000047c 	.word	0x2000047c

08000fb4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000fb8:	b672      	cpsid	i
}
 8000fba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000fbc:	bf00      	nop
 8000fbe:	e7fd      	b.n	8000fbc <Error_Handler+0x8>

08000fc0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b084      	sub	sp, #16
 8000fc4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000fc6:	4b18      	ldr	r3, [pc, #96]	@ (8001028 <HAL_MspInit+0x68>)
 8000fc8:	699b      	ldr	r3, [r3, #24]
 8000fca:	4a17      	ldr	r2, [pc, #92]	@ (8001028 <HAL_MspInit+0x68>)
 8000fcc:	f043 0301 	orr.w	r3, r3, #1
 8000fd0:	6193      	str	r3, [r2, #24]
 8000fd2:	4b15      	ldr	r3, [pc, #84]	@ (8001028 <HAL_MspInit+0x68>)
 8000fd4:	699b      	ldr	r3, [r3, #24]
 8000fd6:	f003 0301 	and.w	r3, r3, #1
 8000fda:	60bb      	str	r3, [r7, #8]
 8000fdc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fde:	4b12      	ldr	r3, [pc, #72]	@ (8001028 <HAL_MspInit+0x68>)
 8000fe0:	69db      	ldr	r3, [r3, #28]
 8000fe2:	4a11      	ldr	r2, [pc, #68]	@ (8001028 <HAL_MspInit+0x68>)
 8000fe4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000fe8:	61d3      	str	r3, [r2, #28]
 8000fea:	4b0f      	ldr	r3, [pc, #60]	@ (8001028 <HAL_MspInit+0x68>)
 8000fec:	69db      	ldr	r3, [r3, #28]
 8000fee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ff2:	607b      	str	r3, [r7, #4]
 8000ff4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	210f      	movs	r1, #15
 8000ffa:	f06f 0001 	mvn.w	r0, #1
 8000ffe:	f000 faf4 	bl	80015ea <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001002:	4b0a      	ldr	r3, [pc, #40]	@ (800102c <HAL_MspInit+0x6c>)
 8001004:	685b      	ldr	r3, [r3, #4]
 8001006:	60fb      	str	r3, [r7, #12]
 8001008:	68fb      	ldr	r3, [r7, #12]
 800100a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800100e:	60fb      	str	r3, [r7, #12]
 8001010:	68fb      	ldr	r3, [r7, #12]
 8001012:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001016:	60fb      	str	r3, [r7, #12]
 8001018:	4a04      	ldr	r2, [pc, #16]	@ (800102c <HAL_MspInit+0x6c>)
 800101a:	68fb      	ldr	r3, [r7, #12]
 800101c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800101e:	bf00      	nop
 8001020:	3710      	adds	r7, #16
 8001022:	46bd      	mov	sp, r7
 8001024:	bd80      	pop	{r7, pc}
 8001026:	bf00      	nop
 8001028:	40021000 	.word	0x40021000
 800102c:	40010000 	.word	0x40010000

08001030 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b08a      	sub	sp, #40	@ 0x28
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001038:	f107 0314 	add.w	r3, r7, #20
 800103c:	2200      	movs	r2, #0
 800103e:	601a      	str	r2, [r3, #0]
 8001040:	605a      	str	r2, [r3, #4]
 8001042:	609a      	str	r2, [r3, #8]
 8001044:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	4a22      	ldr	r2, [pc, #136]	@ (80010d4 <HAL_SPI_MspInit+0xa4>)
 800104c:	4293      	cmp	r3, r2
 800104e:	d13d      	bne.n	80010cc <HAL_SPI_MspInit+0x9c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001050:	4b21      	ldr	r3, [pc, #132]	@ (80010d8 <HAL_SPI_MspInit+0xa8>)
 8001052:	699b      	ldr	r3, [r3, #24]
 8001054:	4a20      	ldr	r2, [pc, #128]	@ (80010d8 <HAL_SPI_MspInit+0xa8>)
 8001056:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800105a:	6193      	str	r3, [r2, #24]
 800105c:	4b1e      	ldr	r3, [pc, #120]	@ (80010d8 <HAL_SPI_MspInit+0xa8>)
 800105e:	699b      	ldr	r3, [r3, #24]
 8001060:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001064:	613b      	str	r3, [r7, #16]
 8001066:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001068:	4b1b      	ldr	r3, [pc, #108]	@ (80010d8 <HAL_SPI_MspInit+0xa8>)
 800106a:	699b      	ldr	r3, [r3, #24]
 800106c:	4a1a      	ldr	r2, [pc, #104]	@ (80010d8 <HAL_SPI_MspInit+0xa8>)
 800106e:	f043 0308 	orr.w	r3, r3, #8
 8001072:	6193      	str	r3, [r2, #24]
 8001074:	4b18      	ldr	r3, [pc, #96]	@ (80010d8 <HAL_SPI_MspInit+0xa8>)
 8001076:	699b      	ldr	r3, [r3, #24]
 8001078:	f003 0308 	and.w	r3, r3, #8
 800107c:	60fb      	str	r3, [r7, #12]
 800107e:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 8001080:	2328      	movs	r3, #40	@ 0x28
 8001082:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001084:	2302      	movs	r3, #2
 8001086:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001088:	2303      	movs	r3, #3
 800108a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800108c:	f107 0314 	add.w	r3, r7, #20
 8001090:	4619      	mov	r1, r3
 8001092:	4812      	ldr	r0, [pc, #72]	@ (80010dc <HAL_SPI_MspInit+0xac>)
 8001094:	f000 fae0 	bl	8001658 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001098:	2310      	movs	r3, #16
 800109a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800109c:	2300      	movs	r3, #0
 800109e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010a0:	2300      	movs	r3, #0
 80010a2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010a4:	f107 0314 	add.w	r3, r7, #20
 80010a8:	4619      	mov	r1, r3
 80010aa:	480c      	ldr	r0, [pc, #48]	@ (80010dc <HAL_SPI_MspInit+0xac>)
 80010ac:	f000 fad4 	bl	8001658 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_SPI1_ENABLE();
 80010b0:	4b0b      	ldr	r3, [pc, #44]	@ (80010e0 <HAL_SPI_MspInit+0xb0>)
 80010b2:	685b      	ldr	r3, [r3, #4]
 80010b4:	627b      	str	r3, [r7, #36]	@ 0x24
 80010b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010b8:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 80010bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80010be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010c0:	f043 0301 	orr.w	r3, r3, #1
 80010c4:	627b      	str	r3, [r7, #36]	@ 0x24
 80010c6:	4a06      	ldr	r2, [pc, #24]	@ (80010e0 <HAL_SPI_MspInit+0xb0>)
 80010c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010ca:	6053      	str	r3, [r2, #4]

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 80010cc:	bf00      	nop
 80010ce:	3728      	adds	r7, #40	@ 0x28
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bd80      	pop	{r7, pc}
 80010d4:	40013000 	.word	0x40013000
 80010d8:	40021000 	.word	0x40021000
 80010dc:	40010c00 	.word	0x40010c00
 80010e0:	40010000 	.word	0x40010000

080010e4 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80010e4:	b480      	push	{r7}
 80010e6:	b085      	sub	sp, #20
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80010f4:	d10c      	bne.n	8001110 <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80010f6:	4b11      	ldr	r3, [pc, #68]	@ (800113c <HAL_TIM_PWM_MspInit+0x58>)
 80010f8:	69db      	ldr	r3, [r3, #28]
 80010fa:	4a10      	ldr	r2, [pc, #64]	@ (800113c <HAL_TIM_PWM_MspInit+0x58>)
 80010fc:	f043 0301 	orr.w	r3, r3, #1
 8001100:	61d3      	str	r3, [r2, #28]
 8001102:	4b0e      	ldr	r3, [pc, #56]	@ (800113c <HAL_TIM_PWM_MspInit+0x58>)
 8001104:	69db      	ldr	r3, [r3, #28]
 8001106:	f003 0301 	and.w	r3, r3, #1
 800110a:	60fb      	str	r3, [r7, #12]
 800110c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800110e:	e010      	b.n	8001132 <HAL_TIM_PWM_MspInit+0x4e>
  else if(htim_pwm->Instance==TIM3)
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	4a0a      	ldr	r2, [pc, #40]	@ (8001140 <HAL_TIM_PWM_MspInit+0x5c>)
 8001116:	4293      	cmp	r3, r2
 8001118:	d10b      	bne.n	8001132 <HAL_TIM_PWM_MspInit+0x4e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800111a:	4b08      	ldr	r3, [pc, #32]	@ (800113c <HAL_TIM_PWM_MspInit+0x58>)
 800111c:	69db      	ldr	r3, [r3, #28]
 800111e:	4a07      	ldr	r2, [pc, #28]	@ (800113c <HAL_TIM_PWM_MspInit+0x58>)
 8001120:	f043 0302 	orr.w	r3, r3, #2
 8001124:	61d3      	str	r3, [r2, #28]
 8001126:	4b05      	ldr	r3, [pc, #20]	@ (800113c <HAL_TIM_PWM_MspInit+0x58>)
 8001128:	69db      	ldr	r3, [r3, #28]
 800112a:	f003 0302 	and.w	r3, r3, #2
 800112e:	60bb      	str	r3, [r7, #8]
 8001130:	68bb      	ldr	r3, [r7, #8]
}
 8001132:	bf00      	nop
 8001134:	3714      	adds	r7, #20
 8001136:	46bd      	mov	sp, r7
 8001138:	bc80      	pop	{r7}
 800113a:	4770      	bx	lr
 800113c:	40021000 	.word	0x40021000
 8001140:	40000400 	.word	0x40000400

08001144 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b088      	sub	sp, #32
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800114c:	f107 0310 	add.w	r3, r7, #16
 8001150:	2200      	movs	r2, #0
 8001152:	601a      	str	r2, [r3, #0]
 8001154:	605a      	str	r2, [r3, #4]
 8001156:	609a      	str	r2, [r3, #8]
 8001158:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001162:	d118      	bne.n	8001196 <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001164:	4b1c      	ldr	r3, [pc, #112]	@ (80011d8 <HAL_TIM_MspPostInit+0x94>)
 8001166:	699b      	ldr	r3, [r3, #24]
 8001168:	4a1b      	ldr	r2, [pc, #108]	@ (80011d8 <HAL_TIM_MspPostInit+0x94>)
 800116a:	f043 0304 	orr.w	r3, r3, #4
 800116e:	6193      	str	r3, [r2, #24]
 8001170:	4b19      	ldr	r3, [pc, #100]	@ (80011d8 <HAL_TIM_MspPostInit+0x94>)
 8001172:	699b      	ldr	r3, [r3, #24]
 8001174:	f003 0304 	and.w	r3, r3, #4
 8001178:	60fb      	str	r3, [r7, #12]
 800117a:	68fb      	ldr	r3, [r7, #12]
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = M1_PWM_Pin|M2_PWM_Pin|M3_PWM_Pin|M4_PWM_Pin;
 800117c:	230f      	movs	r3, #15
 800117e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001180:	2302      	movs	r3, #2
 8001182:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001184:	2302      	movs	r3, #2
 8001186:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001188:	f107 0310 	add.w	r3, r7, #16
 800118c:	4619      	mov	r1, r3
 800118e:	4813      	ldr	r0, [pc, #76]	@ (80011dc <HAL_TIM_MspPostInit+0x98>)
 8001190:	f000 fa62 	bl	8001658 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001194:	e01c      	b.n	80011d0 <HAL_TIM_MspPostInit+0x8c>
  else if(htim->Instance==TIM3)
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	4a11      	ldr	r2, [pc, #68]	@ (80011e0 <HAL_TIM_MspPostInit+0x9c>)
 800119c:	4293      	cmp	r3, r2
 800119e:	d117      	bne.n	80011d0 <HAL_TIM_MspPostInit+0x8c>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011a0:	4b0d      	ldr	r3, [pc, #52]	@ (80011d8 <HAL_TIM_MspPostInit+0x94>)
 80011a2:	699b      	ldr	r3, [r3, #24]
 80011a4:	4a0c      	ldr	r2, [pc, #48]	@ (80011d8 <HAL_TIM_MspPostInit+0x94>)
 80011a6:	f043 0304 	orr.w	r3, r3, #4
 80011aa:	6193      	str	r3, [r2, #24]
 80011ac:	4b0a      	ldr	r3, [pc, #40]	@ (80011d8 <HAL_TIM_MspPostInit+0x94>)
 80011ae:	699b      	ldr	r3, [r3, #24]
 80011b0:	f003 0304 	and.w	r3, r3, #4
 80011b4:	60bb      	str	r3, [r7, #8]
 80011b6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = Servo1_Pin|Servo2_Pin;
 80011b8:	23c0      	movs	r3, #192	@ 0xc0
 80011ba:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011bc:	2302      	movs	r3, #2
 80011be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011c0:	2302      	movs	r3, #2
 80011c2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011c4:	f107 0310 	add.w	r3, r7, #16
 80011c8:	4619      	mov	r1, r3
 80011ca:	4804      	ldr	r0, [pc, #16]	@ (80011dc <HAL_TIM_MspPostInit+0x98>)
 80011cc:	f000 fa44 	bl	8001658 <HAL_GPIO_Init>
}
 80011d0:	bf00      	nop
 80011d2:	3720      	adds	r7, #32
 80011d4:	46bd      	mov	sp, r7
 80011d6:	bd80      	pop	{r7, pc}
 80011d8:	40021000 	.word	0x40021000
 80011dc:	40010800 	.word	0x40010800
 80011e0:	40000400 	.word	0x40000400

080011e4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b088      	sub	sp, #32
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011ec:	f107 0310 	add.w	r3, r7, #16
 80011f0:	2200      	movs	r2, #0
 80011f2:	601a      	str	r2, [r3, #0]
 80011f4:	605a      	str	r2, [r3, #4]
 80011f6:	609a      	str	r2, [r3, #8]
 80011f8:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	4a1c      	ldr	r2, [pc, #112]	@ (8001270 <HAL_UART_MspInit+0x8c>)
 8001200:	4293      	cmp	r3, r2
 8001202:	d131      	bne.n	8001268 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001204:	4b1b      	ldr	r3, [pc, #108]	@ (8001274 <HAL_UART_MspInit+0x90>)
 8001206:	699b      	ldr	r3, [r3, #24]
 8001208:	4a1a      	ldr	r2, [pc, #104]	@ (8001274 <HAL_UART_MspInit+0x90>)
 800120a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800120e:	6193      	str	r3, [r2, #24]
 8001210:	4b18      	ldr	r3, [pc, #96]	@ (8001274 <HAL_UART_MspInit+0x90>)
 8001212:	699b      	ldr	r3, [r3, #24]
 8001214:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001218:	60fb      	str	r3, [r7, #12]
 800121a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800121c:	4b15      	ldr	r3, [pc, #84]	@ (8001274 <HAL_UART_MspInit+0x90>)
 800121e:	699b      	ldr	r3, [r3, #24]
 8001220:	4a14      	ldr	r2, [pc, #80]	@ (8001274 <HAL_UART_MspInit+0x90>)
 8001222:	f043 0304 	orr.w	r3, r3, #4
 8001226:	6193      	str	r3, [r2, #24]
 8001228:	4b12      	ldr	r3, [pc, #72]	@ (8001274 <HAL_UART_MspInit+0x90>)
 800122a:	699b      	ldr	r3, [r3, #24]
 800122c:	f003 0304 	and.w	r3, r3, #4
 8001230:	60bb      	str	r3, [r7, #8]
 8001232:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001234:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001238:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800123a:	2302      	movs	r3, #2
 800123c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800123e:	2303      	movs	r3, #3
 8001240:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001242:	f107 0310 	add.w	r3, r7, #16
 8001246:	4619      	mov	r1, r3
 8001248:	480b      	ldr	r0, [pc, #44]	@ (8001278 <HAL_UART_MspInit+0x94>)
 800124a:	f000 fa05 	bl	8001658 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800124e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001252:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001254:	2300      	movs	r3, #0
 8001256:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001258:	2300      	movs	r3, #0
 800125a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800125c:	f107 0310 	add.w	r3, r7, #16
 8001260:	4619      	mov	r1, r3
 8001262:	4805      	ldr	r0, [pc, #20]	@ (8001278 <HAL_UART_MspInit+0x94>)
 8001264:	f000 f9f8 	bl	8001658 <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8001268:	bf00      	nop
 800126a:	3720      	adds	r7, #32
 800126c:	46bd      	mov	sp, r7
 800126e:	bd80      	pop	{r7, pc}
 8001270:	40013800 	.word	0x40013800
 8001274:	40021000 	.word	0x40021000
 8001278:	40010800 	.word	0x40010800

0800127c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800127c:	b480      	push	{r7}
 800127e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001280:	bf00      	nop
 8001282:	e7fd      	b.n	8001280 <NMI_Handler+0x4>

08001284 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001284:	b480      	push	{r7}
 8001286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001288:	bf00      	nop
 800128a:	e7fd      	b.n	8001288 <HardFault_Handler+0x4>

0800128c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001290:	bf00      	nop
 8001292:	e7fd      	b.n	8001290 <MemManage_Handler+0x4>

08001294 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001294:	b480      	push	{r7}
 8001296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001298:	bf00      	nop
 800129a:	e7fd      	b.n	8001298 <BusFault_Handler+0x4>

0800129c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800129c:	b480      	push	{r7}
 800129e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012a0:	bf00      	nop
 80012a2:	e7fd      	b.n	80012a0 <UsageFault_Handler+0x4>

080012a4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012a4:	b480      	push	{r7}
 80012a6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012a8:	bf00      	nop
 80012aa:	46bd      	mov	sp, r7
 80012ac:	bc80      	pop	{r7}
 80012ae:	4770      	bx	lr

080012b0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012b4:	f000 f882 	bl	80013bc <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80012b8:	f003 fde2 	bl	8004e80 <xTaskGetSchedulerState>
 80012bc:	4603      	mov	r3, r0
 80012be:	2b01      	cmp	r3, #1
 80012c0:	d001      	beq.n	80012c6 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80012c2:	f004 f971 	bl	80055a8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012c6:	bf00      	nop
 80012c8:	bd80      	pop	{r7, pc}

080012ca <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80012ca:	b580      	push	{r7, lr}
 80012cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DIO0_Pin);
 80012ce:	2080      	movs	r0, #128	@ 0x80
 80012d0:	f000 fb5e 	bl	8001990 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80012d4:	bf00      	nop
 80012d6:	bd80      	pop	{r7, pc}

080012d8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80012d8:	b480      	push	{r7}
 80012da:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80012dc:	bf00      	nop
 80012de:	46bd      	mov	sp, r7
 80012e0:	bc80      	pop	{r7}
 80012e2:	4770      	bx	lr

080012e4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80012e4:	f7ff fff8 	bl	80012d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80012e8:	480b      	ldr	r0, [pc, #44]	@ (8001318 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80012ea:	490c      	ldr	r1, [pc, #48]	@ (800131c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80012ec:	4a0c      	ldr	r2, [pc, #48]	@ (8001320 <LoopFillZerobss+0x16>)
  movs r3, #0
 80012ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012f0:	e002      	b.n	80012f8 <LoopCopyDataInit>

080012f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012f6:	3304      	adds	r3, #4

080012f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012fc:	d3f9      	bcc.n	80012f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012fe:	4a09      	ldr	r2, [pc, #36]	@ (8001324 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001300:	4c09      	ldr	r4, [pc, #36]	@ (8001328 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001302:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001304:	e001      	b.n	800130a <LoopFillZerobss>

08001306 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001306:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001308:	3204      	adds	r2, #4

0800130a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800130a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800130c:	d3fb      	bcc.n	8001306 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800130e:	f005 f9c7 	bl	80066a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001312:	f7ff fbcf 	bl	8000ab4 <main>
  bx lr
 8001316:	4770      	bx	lr
  ldr r0, =_sdata
 8001318:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800131c:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8001320:	08006828 	.word	0x08006828
  ldr r2, =_sbss
 8001324:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8001328:	2000190c 	.word	0x2000190c

0800132c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800132c:	e7fe      	b.n	800132c <ADC1_2_IRQHandler>
	...

08001330 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001334:	4b08      	ldr	r3, [pc, #32]	@ (8001358 <HAL_Init+0x28>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	4a07      	ldr	r2, [pc, #28]	@ (8001358 <HAL_Init+0x28>)
 800133a:	f043 0310 	orr.w	r3, r3, #16
 800133e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001340:	2003      	movs	r0, #3
 8001342:	f000 f947 	bl	80015d4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001346:	200f      	movs	r0, #15
 8001348:	f000 f808 	bl	800135c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800134c:	f7ff fe38 	bl	8000fc0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001350:	2300      	movs	r3, #0
}
 8001352:	4618      	mov	r0, r3
 8001354:	bd80      	pop	{r7, pc}
 8001356:	bf00      	nop
 8001358:	40022000 	.word	0x40022000

0800135c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b082      	sub	sp, #8
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001364:	4b12      	ldr	r3, [pc, #72]	@ (80013b0 <HAL_InitTick+0x54>)
 8001366:	681a      	ldr	r2, [r3, #0]
 8001368:	4b12      	ldr	r3, [pc, #72]	@ (80013b4 <HAL_InitTick+0x58>)
 800136a:	781b      	ldrb	r3, [r3, #0]
 800136c:	4619      	mov	r1, r3
 800136e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001372:	fbb3 f3f1 	udiv	r3, r3, r1
 8001376:	fbb2 f3f3 	udiv	r3, r2, r3
 800137a:	4618      	mov	r0, r3
 800137c:	f000 f95f 	bl	800163e <HAL_SYSTICK_Config>
 8001380:	4603      	mov	r3, r0
 8001382:	2b00      	cmp	r3, #0
 8001384:	d001      	beq.n	800138a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001386:	2301      	movs	r3, #1
 8001388:	e00e      	b.n	80013a8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	2b0f      	cmp	r3, #15
 800138e:	d80a      	bhi.n	80013a6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001390:	2200      	movs	r2, #0
 8001392:	6879      	ldr	r1, [r7, #4]
 8001394:	f04f 30ff 	mov.w	r0, #4294967295
 8001398:	f000 f927 	bl	80015ea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800139c:	4a06      	ldr	r2, [pc, #24]	@ (80013b8 <HAL_InitTick+0x5c>)
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80013a2:	2300      	movs	r3, #0
 80013a4:	e000      	b.n	80013a8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80013a6:	2301      	movs	r3, #1
}
 80013a8:	4618      	mov	r0, r3
 80013aa:	3708      	adds	r7, #8
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bd80      	pop	{r7, pc}
 80013b0:	20000000 	.word	0x20000000
 80013b4:	20000008 	.word	0x20000008
 80013b8:	20000004 	.word	0x20000004

080013bc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013bc:	b480      	push	{r7}
 80013be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80013c0:	4b05      	ldr	r3, [pc, #20]	@ (80013d8 <HAL_IncTick+0x1c>)
 80013c2:	781b      	ldrb	r3, [r3, #0]
 80013c4:	461a      	mov	r2, r3
 80013c6:	4b05      	ldr	r3, [pc, #20]	@ (80013dc <HAL_IncTick+0x20>)
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	4413      	add	r3, r2
 80013cc:	4a03      	ldr	r2, [pc, #12]	@ (80013dc <HAL_IncTick+0x20>)
 80013ce:	6013      	str	r3, [r2, #0]
}
 80013d0:	bf00      	nop
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bc80      	pop	{r7}
 80013d6:	4770      	bx	lr
 80013d8:	20000008 	.word	0x20000008
 80013dc:	20000480 	.word	0x20000480

080013e0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013e0:	b480      	push	{r7}
 80013e2:	af00      	add	r7, sp, #0
  return uwTick;
 80013e4:	4b02      	ldr	r3, [pc, #8]	@ (80013f0 <HAL_GetTick+0x10>)
 80013e6:	681b      	ldr	r3, [r3, #0]
}
 80013e8:	4618      	mov	r0, r3
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bc80      	pop	{r7}
 80013ee:	4770      	bx	lr
 80013f0:	20000480 	.word	0x20000480

080013f4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b084      	sub	sp, #16
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80013fc:	f7ff fff0 	bl	80013e0 <HAL_GetTick>
 8001400:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001406:	68fb      	ldr	r3, [r7, #12]
 8001408:	f1b3 3fff 	cmp.w	r3, #4294967295
 800140c:	d005      	beq.n	800141a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800140e:	4b0a      	ldr	r3, [pc, #40]	@ (8001438 <HAL_Delay+0x44>)
 8001410:	781b      	ldrb	r3, [r3, #0]
 8001412:	461a      	mov	r2, r3
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	4413      	add	r3, r2
 8001418:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800141a:	bf00      	nop
 800141c:	f7ff ffe0 	bl	80013e0 <HAL_GetTick>
 8001420:	4602      	mov	r2, r0
 8001422:	68bb      	ldr	r3, [r7, #8]
 8001424:	1ad3      	subs	r3, r2, r3
 8001426:	68fa      	ldr	r2, [r7, #12]
 8001428:	429a      	cmp	r2, r3
 800142a:	d8f7      	bhi.n	800141c <HAL_Delay+0x28>
  {
  }
}
 800142c:	bf00      	nop
 800142e:	bf00      	nop
 8001430:	3710      	adds	r7, #16
 8001432:	46bd      	mov	sp, r7
 8001434:	bd80      	pop	{r7, pc}
 8001436:	bf00      	nop
 8001438:	20000008 	.word	0x20000008

0800143c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800143c:	b480      	push	{r7}
 800143e:	b085      	sub	sp, #20
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	f003 0307 	and.w	r3, r3, #7
 800144a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800144c:	4b0c      	ldr	r3, [pc, #48]	@ (8001480 <__NVIC_SetPriorityGrouping+0x44>)
 800144e:	68db      	ldr	r3, [r3, #12]
 8001450:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001452:	68ba      	ldr	r2, [r7, #8]
 8001454:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001458:	4013      	ands	r3, r2
 800145a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001460:	68bb      	ldr	r3, [r7, #8]
 8001462:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001464:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001468:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800146c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800146e:	4a04      	ldr	r2, [pc, #16]	@ (8001480 <__NVIC_SetPriorityGrouping+0x44>)
 8001470:	68bb      	ldr	r3, [r7, #8]
 8001472:	60d3      	str	r3, [r2, #12]
}
 8001474:	bf00      	nop
 8001476:	3714      	adds	r7, #20
 8001478:	46bd      	mov	sp, r7
 800147a:	bc80      	pop	{r7}
 800147c:	4770      	bx	lr
 800147e:	bf00      	nop
 8001480:	e000ed00 	.word	0xe000ed00

08001484 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001484:	b480      	push	{r7}
 8001486:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001488:	4b04      	ldr	r3, [pc, #16]	@ (800149c <__NVIC_GetPriorityGrouping+0x18>)
 800148a:	68db      	ldr	r3, [r3, #12]
 800148c:	0a1b      	lsrs	r3, r3, #8
 800148e:	f003 0307 	and.w	r3, r3, #7
}
 8001492:	4618      	mov	r0, r3
 8001494:	46bd      	mov	sp, r7
 8001496:	bc80      	pop	{r7}
 8001498:	4770      	bx	lr
 800149a:	bf00      	nop
 800149c:	e000ed00 	.word	0xe000ed00

080014a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014a0:	b480      	push	{r7}
 80014a2:	b083      	sub	sp, #12
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	4603      	mov	r3, r0
 80014a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	db0b      	blt.n	80014ca <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80014b2:	79fb      	ldrb	r3, [r7, #7]
 80014b4:	f003 021f 	and.w	r2, r3, #31
 80014b8:	4906      	ldr	r1, [pc, #24]	@ (80014d4 <__NVIC_EnableIRQ+0x34>)
 80014ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014be:	095b      	lsrs	r3, r3, #5
 80014c0:	2001      	movs	r0, #1
 80014c2:	fa00 f202 	lsl.w	r2, r0, r2
 80014c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80014ca:	bf00      	nop
 80014cc:	370c      	adds	r7, #12
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bc80      	pop	{r7}
 80014d2:	4770      	bx	lr
 80014d4:	e000e100 	.word	0xe000e100

080014d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80014d8:	b480      	push	{r7}
 80014da:	b083      	sub	sp, #12
 80014dc:	af00      	add	r7, sp, #0
 80014de:	4603      	mov	r3, r0
 80014e0:	6039      	str	r1, [r7, #0]
 80014e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	db0a      	blt.n	8001502 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014ec:	683b      	ldr	r3, [r7, #0]
 80014ee:	b2da      	uxtb	r2, r3
 80014f0:	490c      	ldr	r1, [pc, #48]	@ (8001524 <__NVIC_SetPriority+0x4c>)
 80014f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014f6:	0112      	lsls	r2, r2, #4
 80014f8:	b2d2      	uxtb	r2, r2
 80014fa:	440b      	add	r3, r1
 80014fc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001500:	e00a      	b.n	8001518 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001502:	683b      	ldr	r3, [r7, #0]
 8001504:	b2da      	uxtb	r2, r3
 8001506:	4908      	ldr	r1, [pc, #32]	@ (8001528 <__NVIC_SetPriority+0x50>)
 8001508:	79fb      	ldrb	r3, [r7, #7]
 800150a:	f003 030f 	and.w	r3, r3, #15
 800150e:	3b04      	subs	r3, #4
 8001510:	0112      	lsls	r2, r2, #4
 8001512:	b2d2      	uxtb	r2, r2
 8001514:	440b      	add	r3, r1
 8001516:	761a      	strb	r2, [r3, #24]
}
 8001518:	bf00      	nop
 800151a:	370c      	adds	r7, #12
 800151c:	46bd      	mov	sp, r7
 800151e:	bc80      	pop	{r7}
 8001520:	4770      	bx	lr
 8001522:	bf00      	nop
 8001524:	e000e100 	.word	0xe000e100
 8001528:	e000ed00 	.word	0xe000ed00

0800152c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800152c:	b480      	push	{r7}
 800152e:	b089      	sub	sp, #36	@ 0x24
 8001530:	af00      	add	r7, sp, #0
 8001532:	60f8      	str	r0, [r7, #12]
 8001534:	60b9      	str	r1, [r7, #8]
 8001536:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	f003 0307 	and.w	r3, r3, #7
 800153e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001540:	69fb      	ldr	r3, [r7, #28]
 8001542:	f1c3 0307 	rsb	r3, r3, #7
 8001546:	2b04      	cmp	r3, #4
 8001548:	bf28      	it	cs
 800154a:	2304      	movcs	r3, #4
 800154c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800154e:	69fb      	ldr	r3, [r7, #28]
 8001550:	3304      	adds	r3, #4
 8001552:	2b06      	cmp	r3, #6
 8001554:	d902      	bls.n	800155c <NVIC_EncodePriority+0x30>
 8001556:	69fb      	ldr	r3, [r7, #28]
 8001558:	3b03      	subs	r3, #3
 800155a:	e000      	b.n	800155e <NVIC_EncodePriority+0x32>
 800155c:	2300      	movs	r3, #0
 800155e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001560:	f04f 32ff 	mov.w	r2, #4294967295
 8001564:	69bb      	ldr	r3, [r7, #24]
 8001566:	fa02 f303 	lsl.w	r3, r2, r3
 800156a:	43da      	mvns	r2, r3
 800156c:	68bb      	ldr	r3, [r7, #8]
 800156e:	401a      	ands	r2, r3
 8001570:	697b      	ldr	r3, [r7, #20]
 8001572:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001574:	f04f 31ff 	mov.w	r1, #4294967295
 8001578:	697b      	ldr	r3, [r7, #20]
 800157a:	fa01 f303 	lsl.w	r3, r1, r3
 800157e:	43d9      	mvns	r1, r3
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001584:	4313      	orrs	r3, r2
         );
}
 8001586:	4618      	mov	r0, r3
 8001588:	3724      	adds	r7, #36	@ 0x24
 800158a:	46bd      	mov	sp, r7
 800158c:	bc80      	pop	{r7}
 800158e:	4770      	bx	lr

08001590 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b082      	sub	sp, #8
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	3b01      	subs	r3, #1
 800159c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80015a0:	d301      	bcc.n	80015a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80015a2:	2301      	movs	r3, #1
 80015a4:	e00f      	b.n	80015c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80015a6:	4a0a      	ldr	r2, [pc, #40]	@ (80015d0 <SysTick_Config+0x40>)
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	3b01      	subs	r3, #1
 80015ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80015ae:	210f      	movs	r1, #15
 80015b0:	f04f 30ff 	mov.w	r0, #4294967295
 80015b4:	f7ff ff90 	bl	80014d8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80015b8:	4b05      	ldr	r3, [pc, #20]	@ (80015d0 <SysTick_Config+0x40>)
 80015ba:	2200      	movs	r2, #0
 80015bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80015be:	4b04      	ldr	r3, [pc, #16]	@ (80015d0 <SysTick_Config+0x40>)
 80015c0:	2207      	movs	r2, #7
 80015c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80015c4:	2300      	movs	r3, #0
}
 80015c6:	4618      	mov	r0, r3
 80015c8:	3708      	adds	r7, #8
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bd80      	pop	{r7, pc}
 80015ce:	bf00      	nop
 80015d0:	e000e010 	.word	0xe000e010

080015d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b082      	sub	sp, #8
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80015dc:	6878      	ldr	r0, [r7, #4]
 80015de:	f7ff ff2d 	bl	800143c <__NVIC_SetPriorityGrouping>
}
 80015e2:	bf00      	nop
 80015e4:	3708      	adds	r7, #8
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bd80      	pop	{r7, pc}

080015ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80015ea:	b580      	push	{r7, lr}
 80015ec:	b086      	sub	sp, #24
 80015ee:	af00      	add	r7, sp, #0
 80015f0:	4603      	mov	r3, r0
 80015f2:	60b9      	str	r1, [r7, #8]
 80015f4:	607a      	str	r2, [r7, #4]
 80015f6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80015f8:	2300      	movs	r3, #0
 80015fa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80015fc:	f7ff ff42 	bl	8001484 <__NVIC_GetPriorityGrouping>
 8001600:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001602:	687a      	ldr	r2, [r7, #4]
 8001604:	68b9      	ldr	r1, [r7, #8]
 8001606:	6978      	ldr	r0, [r7, #20]
 8001608:	f7ff ff90 	bl	800152c <NVIC_EncodePriority>
 800160c:	4602      	mov	r2, r0
 800160e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001612:	4611      	mov	r1, r2
 8001614:	4618      	mov	r0, r3
 8001616:	f7ff ff5f 	bl	80014d8 <__NVIC_SetPriority>
}
 800161a:	bf00      	nop
 800161c:	3718      	adds	r7, #24
 800161e:	46bd      	mov	sp, r7
 8001620:	bd80      	pop	{r7, pc}

08001622 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001622:	b580      	push	{r7, lr}
 8001624:	b082      	sub	sp, #8
 8001626:	af00      	add	r7, sp, #0
 8001628:	4603      	mov	r3, r0
 800162a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800162c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001630:	4618      	mov	r0, r3
 8001632:	f7ff ff35 	bl	80014a0 <__NVIC_EnableIRQ>
}
 8001636:	bf00      	nop
 8001638:	3708      	adds	r7, #8
 800163a:	46bd      	mov	sp, r7
 800163c:	bd80      	pop	{r7, pc}

0800163e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800163e:	b580      	push	{r7, lr}
 8001640:	b082      	sub	sp, #8
 8001642:	af00      	add	r7, sp, #0
 8001644:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001646:	6878      	ldr	r0, [r7, #4]
 8001648:	f7ff ffa2 	bl	8001590 <SysTick_Config>
 800164c:	4603      	mov	r3, r0
}
 800164e:	4618      	mov	r0, r3
 8001650:	3708      	adds	r7, #8
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}
	...

08001658 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001658:	b480      	push	{r7}
 800165a:	b08b      	sub	sp, #44	@ 0x2c
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
 8001660:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001662:	2300      	movs	r3, #0
 8001664:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001666:	2300      	movs	r3, #0
 8001668:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800166a:	e169      	b.n	8001940 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800166c:	2201      	movs	r2, #1
 800166e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001670:	fa02 f303 	lsl.w	r3, r2, r3
 8001674:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001676:	683b      	ldr	r3, [r7, #0]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	69fa      	ldr	r2, [r7, #28]
 800167c:	4013      	ands	r3, r2
 800167e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001680:	69ba      	ldr	r2, [r7, #24]
 8001682:	69fb      	ldr	r3, [r7, #28]
 8001684:	429a      	cmp	r2, r3
 8001686:	f040 8158 	bne.w	800193a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800168a:	683b      	ldr	r3, [r7, #0]
 800168c:	685b      	ldr	r3, [r3, #4]
 800168e:	4a9a      	ldr	r2, [pc, #616]	@ (80018f8 <HAL_GPIO_Init+0x2a0>)
 8001690:	4293      	cmp	r3, r2
 8001692:	d05e      	beq.n	8001752 <HAL_GPIO_Init+0xfa>
 8001694:	4a98      	ldr	r2, [pc, #608]	@ (80018f8 <HAL_GPIO_Init+0x2a0>)
 8001696:	4293      	cmp	r3, r2
 8001698:	d875      	bhi.n	8001786 <HAL_GPIO_Init+0x12e>
 800169a:	4a98      	ldr	r2, [pc, #608]	@ (80018fc <HAL_GPIO_Init+0x2a4>)
 800169c:	4293      	cmp	r3, r2
 800169e:	d058      	beq.n	8001752 <HAL_GPIO_Init+0xfa>
 80016a0:	4a96      	ldr	r2, [pc, #600]	@ (80018fc <HAL_GPIO_Init+0x2a4>)
 80016a2:	4293      	cmp	r3, r2
 80016a4:	d86f      	bhi.n	8001786 <HAL_GPIO_Init+0x12e>
 80016a6:	4a96      	ldr	r2, [pc, #600]	@ (8001900 <HAL_GPIO_Init+0x2a8>)
 80016a8:	4293      	cmp	r3, r2
 80016aa:	d052      	beq.n	8001752 <HAL_GPIO_Init+0xfa>
 80016ac:	4a94      	ldr	r2, [pc, #592]	@ (8001900 <HAL_GPIO_Init+0x2a8>)
 80016ae:	4293      	cmp	r3, r2
 80016b0:	d869      	bhi.n	8001786 <HAL_GPIO_Init+0x12e>
 80016b2:	4a94      	ldr	r2, [pc, #592]	@ (8001904 <HAL_GPIO_Init+0x2ac>)
 80016b4:	4293      	cmp	r3, r2
 80016b6:	d04c      	beq.n	8001752 <HAL_GPIO_Init+0xfa>
 80016b8:	4a92      	ldr	r2, [pc, #584]	@ (8001904 <HAL_GPIO_Init+0x2ac>)
 80016ba:	4293      	cmp	r3, r2
 80016bc:	d863      	bhi.n	8001786 <HAL_GPIO_Init+0x12e>
 80016be:	4a92      	ldr	r2, [pc, #584]	@ (8001908 <HAL_GPIO_Init+0x2b0>)
 80016c0:	4293      	cmp	r3, r2
 80016c2:	d046      	beq.n	8001752 <HAL_GPIO_Init+0xfa>
 80016c4:	4a90      	ldr	r2, [pc, #576]	@ (8001908 <HAL_GPIO_Init+0x2b0>)
 80016c6:	4293      	cmp	r3, r2
 80016c8:	d85d      	bhi.n	8001786 <HAL_GPIO_Init+0x12e>
 80016ca:	2b12      	cmp	r3, #18
 80016cc:	d82a      	bhi.n	8001724 <HAL_GPIO_Init+0xcc>
 80016ce:	2b12      	cmp	r3, #18
 80016d0:	d859      	bhi.n	8001786 <HAL_GPIO_Init+0x12e>
 80016d2:	a201      	add	r2, pc, #4	@ (adr r2, 80016d8 <HAL_GPIO_Init+0x80>)
 80016d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016d8:	08001753 	.word	0x08001753
 80016dc:	0800172d 	.word	0x0800172d
 80016e0:	0800173f 	.word	0x0800173f
 80016e4:	08001781 	.word	0x08001781
 80016e8:	08001787 	.word	0x08001787
 80016ec:	08001787 	.word	0x08001787
 80016f0:	08001787 	.word	0x08001787
 80016f4:	08001787 	.word	0x08001787
 80016f8:	08001787 	.word	0x08001787
 80016fc:	08001787 	.word	0x08001787
 8001700:	08001787 	.word	0x08001787
 8001704:	08001787 	.word	0x08001787
 8001708:	08001787 	.word	0x08001787
 800170c:	08001787 	.word	0x08001787
 8001710:	08001787 	.word	0x08001787
 8001714:	08001787 	.word	0x08001787
 8001718:	08001787 	.word	0x08001787
 800171c:	08001735 	.word	0x08001735
 8001720:	08001749 	.word	0x08001749
 8001724:	4a79      	ldr	r2, [pc, #484]	@ (800190c <HAL_GPIO_Init+0x2b4>)
 8001726:	4293      	cmp	r3, r2
 8001728:	d013      	beq.n	8001752 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800172a:	e02c      	b.n	8001786 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	68db      	ldr	r3, [r3, #12]
 8001730:	623b      	str	r3, [r7, #32]
          break;
 8001732:	e029      	b.n	8001788 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001734:	683b      	ldr	r3, [r7, #0]
 8001736:	68db      	ldr	r3, [r3, #12]
 8001738:	3304      	adds	r3, #4
 800173a:	623b      	str	r3, [r7, #32]
          break;
 800173c:	e024      	b.n	8001788 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800173e:	683b      	ldr	r3, [r7, #0]
 8001740:	68db      	ldr	r3, [r3, #12]
 8001742:	3308      	adds	r3, #8
 8001744:	623b      	str	r3, [r7, #32]
          break;
 8001746:	e01f      	b.n	8001788 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001748:	683b      	ldr	r3, [r7, #0]
 800174a:	68db      	ldr	r3, [r3, #12]
 800174c:	330c      	adds	r3, #12
 800174e:	623b      	str	r3, [r7, #32]
          break;
 8001750:	e01a      	b.n	8001788 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001752:	683b      	ldr	r3, [r7, #0]
 8001754:	689b      	ldr	r3, [r3, #8]
 8001756:	2b00      	cmp	r3, #0
 8001758:	d102      	bne.n	8001760 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800175a:	2304      	movs	r3, #4
 800175c:	623b      	str	r3, [r7, #32]
          break;
 800175e:	e013      	b.n	8001788 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001760:	683b      	ldr	r3, [r7, #0]
 8001762:	689b      	ldr	r3, [r3, #8]
 8001764:	2b01      	cmp	r3, #1
 8001766:	d105      	bne.n	8001774 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001768:	2308      	movs	r3, #8
 800176a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	69fa      	ldr	r2, [r7, #28]
 8001770:	611a      	str	r2, [r3, #16]
          break;
 8001772:	e009      	b.n	8001788 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001774:	2308      	movs	r3, #8
 8001776:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	69fa      	ldr	r2, [r7, #28]
 800177c:	615a      	str	r2, [r3, #20]
          break;
 800177e:	e003      	b.n	8001788 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001780:	2300      	movs	r3, #0
 8001782:	623b      	str	r3, [r7, #32]
          break;
 8001784:	e000      	b.n	8001788 <HAL_GPIO_Init+0x130>
          break;
 8001786:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001788:	69bb      	ldr	r3, [r7, #24]
 800178a:	2bff      	cmp	r3, #255	@ 0xff
 800178c:	d801      	bhi.n	8001792 <HAL_GPIO_Init+0x13a>
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	e001      	b.n	8001796 <HAL_GPIO_Init+0x13e>
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	3304      	adds	r3, #4
 8001796:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001798:	69bb      	ldr	r3, [r7, #24]
 800179a:	2bff      	cmp	r3, #255	@ 0xff
 800179c:	d802      	bhi.n	80017a4 <HAL_GPIO_Init+0x14c>
 800179e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017a0:	009b      	lsls	r3, r3, #2
 80017a2:	e002      	b.n	80017aa <HAL_GPIO_Init+0x152>
 80017a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017a6:	3b08      	subs	r3, #8
 80017a8:	009b      	lsls	r3, r3, #2
 80017aa:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80017ac:	697b      	ldr	r3, [r7, #20]
 80017ae:	681a      	ldr	r2, [r3, #0]
 80017b0:	210f      	movs	r1, #15
 80017b2:	693b      	ldr	r3, [r7, #16]
 80017b4:	fa01 f303 	lsl.w	r3, r1, r3
 80017b8:	43db      	mvns	r3, r3
 80017ba:	401a      	ands	r2, r3
 80017bc:	6a39      	ldr	r1, [r7, #32]
 80017be:	693b      	ldr	r3, [r7, #16]
 80017c0:	fa01 f303 	lsl.w	r3, r1, r3
 80017c4:	431a      	orrs	r2, r3
 80017c6:	697b      	ldr	r3, [r7, #20]
 80017c8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80017ca:	683b      	ldr	r3, [r7, #0]
 80017cc:	685b      	ldr	r3, [r3, #4]
 80017ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	f000 80b1 	beq.w	800193a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80017d8:	4b4d      	ldr	r3, [pc, #308]	@ (8001910 <HAL_GPIO_Init+0x2b8>)
 80017da:	699b      	ldr	r3, [r3, #24]
 80017dc:	4a4c      	ldr	r2, [pc, #304]	@ (8001910 <HAL_GPIO_Init+0x2b8>)
 80017de:	f043 0301 	orr.w	r3, r3, #1
 80017e2:	6193      	str	r3, [r2, #24]
 80017e4:	4b4a      	ldr	r3, [pc, #296]	@ (8001910 <HAL_GPIO_Init+0x2b8>)
 80017e6:	699b      	ldr	r3, [r3, #24]
 80017e8:	f003 0301 	and.w	r3, r3, #1
 80017ec:	60bb      	str	r3, [r7, #8]
 80017ee:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80017f0:	4a48      	ldr	r2, [pc, #288]	@ (8001914 <HAL_GPIO_Init+0x2bc>)
 80017f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017f4:	089b      	lsrs	r3, r3, #2
 80017f6:	3302      	adds	r3, #2
 80017f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017fc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80017fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001800:	f003 0303 	and.w	r3, r3, #3
 8001804:	009b      	lsls	r3, r3, #2
 8001806:	220f      	movs	r2, #15
 8001808:	fa02 f303 	lsl.w	r3, r2, r3
 800180c:	43db      	mvns	r3, r3
 800180e:	68fa      	ldr	r2, [r7, #12]
 8001810:	4013      	ands	r3, r2
 8001812:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	4a40      	ldr	r2, [pc, #256]	@ (8001918 <HAL_GPIO_Init+0x2c0>)
 8001818:	4293      	cmp	r3, r2
 800181a:	d013      	beq.n	8001844 <HAL_GPIO_Init+0x1ec>
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	4a3f      	ldr	r2, [pc, #252]	@ (800191c <HAL_GPIO_Init+0x2c4>)
 8001820:	4293      	cmp	r3, r2
 8001822:	d00d      	beq.n	8001840 <HAL_GPIO_Init+0x1e8>
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	4a3e      	ldr	r2, [pc, #248]	@ (8001920 <HAL_GPIO_Init+0x2c8>)
 8001828:	4293      	cmp	r3, r2
 800182a:	d007      	beq.n	800183c <HAL_GPIO_Init+0x1e4>
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	4a3d      	ldr	r2, [pc, #244]	@ (8001924 <HAL_GPIO_Init+0x2cc>)
 8001830:	4293      	cmp	r3, r2
 8001832:	d101      	bne.n	8001838 <HAL_GPIO_Init+0x1e0>
 8001834:	2303      	movs	r3, #3
 8001836:	e006      	b.n	8001846 <HAL_GPIO_Init+0x1ee>
 8001838:	2304      	movs	r3, #4
 800183a:	e004      	b.n	8001846 <HAL_GPIO_Init+0x1ee>
 800183c:	2302      	movs	r3, #2
 800183e:	e002      	b.n	8001846 <HAL_GPIO_Init+0x1ee>
 8001840:	2301      	movs	r3, #1
 8001842:	e000      	b.n	8001846 <HAL_GPIO_Init+0x1ee>
 8001844:	2300      	movs	r3, #0
 8001846:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001848:	f002 0203 	and.w	r2, r2, #3
 800184c:	0092      	lsls	r2, r2, #2
 800184e:	4093      	lsls	r3, r2
 8001850:	68fa      	ldr	r2, [r7, #12]
 8001852:	4313      	orrs	r3, r2
 8001854:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001856:	492f      	ldr	r1, [pc, #188]	@ (8001914 <HAL_GPIO_Init+0x2bc>)
 8001858:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800185a:	089b      	lsrs	r3, r3, #2
 800185c:	3302      	adds	r3, #2
 800185e:	68fa      	ldr	r2, [r7, #12]
 8001860:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001864:	683b      	ldr	r3, [r7, #0]
 8001866:	685b      	ldr	r3, [r3, #4]
 8001868:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800186c:	2b00      	cmp	r3, #0
 800186e:	d006      	beq.n	800187e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001870:	4b2d      	ldr	r3, [pc, #180]	@ (8001928 <HAL_GPIO_Init+0x2d0>)
 8001872:	689a      	ldr	r2, [r3, #8]
 8001874:	492c      	ldr	r1, [pc, #176]	@ (8001928 <HAL_GPIO_Init+0x2d0>)
 8001876:	69bb      	ldr	r3, [r7, #24]
 8001878:	4313      	orrs	r3, r2
 800187a:	608b      	str	r3, [r1, #8]
 800187c:	e006      	b.n	800188c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800187e:	4b2a      	ldr	r3, [pc, #168]	@ (8001928 <HAL_GPIO_Init+0x2d0>)
 8001880:	689a      	ldr	r2, [r3, #8]
 8001882:	69bb      	ldr	r3, [r7, #24]
 8001884:	43db      	mvns	r3, r3
 8001886:	4928      	ldr	r1, [pc, #160]	@ (8001928 <HAL_GPIO_Init+0x2d0>)
 8001888:	4013      	ands	r3, r2
 800188a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800188c:	683b      	ldr	r3, [r7, #0]
 800188e:	685b      	ldr	r3, [r3, #4]
 8001890:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001894:	2b00      	cmp	r3, #0
 8001896:	d006      	beq.n	80018a6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001898:	4b23      	ldr	r3, [pc, #140]	@ (8001928 <HAL_GPIO_Init+0x2d0>)
 800189a:	68da      	ldr	r2, [r3, #12]
 800189c:	4922      	ldr	r1, [pc, #136]	@ (8001928 <HAL_GPIO_Init+0x2d0>)
 800189e:	69bb      	ldr	r3, [r7, #24]
 80018a0:	4313      	orrs	r3, r2
 80018a2:	60cb      	str	r3, [r1, #12]
 80018a4:	e006      	b.n	80018b4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80018a6:	4b20      	ldr	r3, [pc, #128]	@ (8001928 <HAL_GPIO_Init+0x2d0>)
 80018a8:	68da      	ldr	r2, [r3, #12]
 80018aa:	69bb      	ldr	r3, [r7, #24]
 80018ac:	43db      	mvns	r3, r3
 80018ae:	491e      	ldr	r1, [pc, #120]	@ (8001928 <HAL_GPIO_Init+0x2d0>)
 80018b0:	4013      	ands	r3, r2
 80018b2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80018b4:	683b      	ldr	r3, [r7, #0]
 80018b6:	685b      	ldr	r3, [r3, #4]
 80018b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d006      	beq.n	80018ce <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80018c0:	4b19      	ldr	r3, [pc, #100]	@ (8001928 <HAL_GPIO_Init+0x2d0>)
 80018c2:	685a      	ldr	r2, [r3, #4]
 80018c4:	4918      	ldr	r1, [pc, #96]	@ (8001928 <HAL_GPIO_Init+0x2d0>)
 80018c6:	69bb      	ldr	r3, [r7, #24]
 80018c8:	4313      	orrs	r3, r2
 80018ca:	604b      	str	r3, [r1, #4]
 80018cc:	e006      	b.n	80018dc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80018ce:	4b16      	ldr	r3, [pc, #88]	@ (8001928 <HAL_GPIO_Init+0x2d0>)
 80018d0:	685a      	ldr	r2, [r3, #4]
 80018d2:	69bb      	ldr	r3, [r7, #24]
 80018d4:	43db      	mvns	r3, r3
 80018d6:	4914      	ldr	r1, [pc, #80]	@ (8001928 <HAL_GPIO_Init+0x2d0>)
 80018d8:	4013      	ands	r3, r2
 80018da:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80018dc:	683b      	ldr	r3, [r7, #0]
 80018de:	685b      	ldr	r3, [r3, #4]
 80018e0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d021      	beq.n	800192c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80018e8:	4b0f      	ldr	r3, [pc, #60]	@ (8001928 <HAL_GPIO_Init+0x2d0>)
 80018ea:	681a      	ldr	r2, [r3, #0]
 80018ec:	490e      	ldr	r1, [pc, #56]	@ (8001928 <HAL_GPIO_Init+0x2d0>)
 80018ee:	69bb      	ldr	r3, [r7, #24]
 80018f0:	4313      	orrs	r3, r2
 80018f2:	600b      	str	r3, [r1, #0]
 80018f4:	e021      	b.n	800193a <HAL_GPIO_Init+0x2e2>
 80018f6:	bf00      	nop
 80018f8:	10320000 	.word	0x10320000
 80018fc:	10310000 	.word	0x10310000
 8001900:	10220000 	.word	0x10220000
 8001904:	10210000 	.word	0x10210000
 8001908:	10120000 	.word	0x10120000
 800190c:	10110000 	.word	0x10110000
 8001910:	40021000 	.word	0x40021000
 8001914:	40010000 	.word	0x40010000
 8001918:	40010800 	.word	0x40010800
 800191c:	40010c00 	.word	0x40010c00
 8001920:	40011000 	.word	0x40011000
 8001924:	40011400 	.word	0x40011400
 8001928:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800192c:	4b0b      	ldr	r3, [pc, #44]	@ (800195c <HAL_GPIO_Init+0x304>)
 800192e:	681a      	ldr	r2, [r3, #0]
 8001930:	69bb      	ldr	r3, [r7, #24]
 8001932:	43db      	mvns	r3, r3
 8001934:	4909      	ldr	r1, [pc, #36]	@ (800195c <HAL_GPIO_Init+0x304>)
 8001936:	4013      	ands	r3, r2
 8001938:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800193a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800193c:	3301      	adds	r3, #1
 800193e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001940:	683b      	ldr	r3, [r7, #0]
 8001942:	681a      	ldr	r2, [r3, #0]
 8001944:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001946:	fa22 f303 	lsr.w	r3, r2, r3
 800194a:	2b00      	cmp	r3, #0
 800194c:	f47f ae8e 	bne.w	800166c <HAL_GPIO_Init+0x14>
  }
}
 8001950:	bf00      	nop
 8001952:	bf00      	nop
 8001954:	372c      	adds	r7, #44	@ 0x2c
 8001956:	46bd      	mov	sp, r7
 8001958:	bc80      	pop	{r7}
 800195a:	4770      	bx	lr
 800195c:	40010400 	.word	0x40010400

08001960 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001960:	b480      	push	{r7}
 8001962:	b083      	sub	sp, #12
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
 8001968:	460b      	mov	r3, r1
 800196a:	807b      	strh	r3, [r7, #2]
 800196c:	4613      	mov	r3, r2
 800196e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001970:	787b      	ldrb	r3, [r7, #1]
 8001972:	2b00      	cmp	r3, #0
 8001974:	d003      	beq.n	800197e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001976:	887a      	ldrh	r2, [r7, #2]
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800197c:	e003      	b.n	8001986 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800197e:	887b      	ldrh	r3, [r7, #2]
 8001980:	041a      	lsls	r2, r3, #16
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	611a      	str	r2, [r3, #16]
}
 8001986:	bf00      	nop
 8001988:	370c      	adds	r7, #12
 800198a:	46bd      	mov	sp, r7
 800198c:	bc80      	pop	{r7}
 800198e:	4770      	bx	lr

08001990 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b082      	sub	sp, #8
 8001994:	af00      	add	r7, sp, #0
 8001996:	4603      	mov	r3, r0
 8001998:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800199a:	4b08      	ldr	r3, [pc, #32]	@ (80019bc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800199c:	695a      	ldr	r2, [r3, #20]
 800199e:	88fb      	ldrh	r3, [r7, #6]
 80019a0:	4013      	ands	r3, r2
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d006      	beq.n	80019b4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80019a6:	4a05      	ldr	r2, [pc, #20]	@ (80019bc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80019a8:	88fb      	ldrh	r3, [r7, #6]
 80019aa:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80019ac:	88fb      	ldrh	r3, [r7, #6]
 80019ae:	4618      	mov	r0, r3
 80019b0:	f7fe ffbc 	bl	800092c <HAL_GPIO_EXTI_Callback>
  }
}
 80019b4:	bf00      	nop
 80019b6:	3708      	adds	r7, #8
 80019b8:	46bd      	mov	sp, r7
 80019ba:	bd80      	pop	{r7, pc}
 80019bc:	40010400 	.word	0x40010400

080019c0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b086      	sub	sp, #24
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d101      	bne.n	80019d2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80019ce:	2301      	movs	r3, #1
 80019d0:	e272      	b.n	8001eb8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f003 0301 	and.w	r3, r3, #1
 80019da:	2b00      	cmp	r3, #0
 80019dc:	f000 8087 	beq.w	8001aee <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80019e0:	4b92      	ldr	r3, [pc, #584]	@ (8001c2c <HAL_RCC_OscConfig+0x26c>)
 80019e2:	685b      	ldr	r3, [r3, #4]
 80019e4:	f003 030c 	and.w	r3, r3, #12
 80019e8:	2b04      	cmp	r3, #4
 80019ea:	d00c      	beq.n	8001a06 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80019ec:	4b8f      	ldr	r3, [pc, #572]	@ (8001c2c <HAL_RCC_OscConfig+0x26c>)
 80019ee:	685b      	ldr	r3, [r3, #4]
 80019f0:	f003 030c 	and.w	r3, r3, #12
 80019f4:	2b08      	cmp	r3, #8
 80019f6:	d112      	bne.n	8001a1e <HAL_RCC_OscConfig+0x5e>
 80019f8:	4b8c      	ldr	r3, [pc, #560]	@ (8001c2c <HAL_RCC_OscConfig+0x26c>)
 80019fa:	685b      	ldr	r3, [r3, #4]
 80019fc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a00:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001a04:	d10b      	bne.n	8001a1e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a06:	4b89      	ldr	r3, [pc, #548]	@ (8001c2c <HAL_RCC_OscConfig+0x26c>)
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d06c      	beq.n	8001aec <HAL_RCC_OscConfig+0x12c>
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	685b      	ldr	r3, [r3, #4]
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d168      	bne.n	8001aec <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001a1a:	2301      	movs	r3, #1
 8001a1c:	e24c      	b.n	8001eb8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	685b      	ldr	r3, [r3, #4]
 8001a22:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001a26:	d106      	bne.n	8001a36 <HAL_RCC_OscConfig+0x76>
 8001a28:	4b80      	ldr	r3, [pc, #512]	@ (8001c2c <HAL_RCC_OscConfig+0x26c>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	4a7f      	ldr	r2, [pc, #508]	@ (8001c2c <HAL_RCC_OscConfig+0x26c>)
 8001a2e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a32:	6013      	str	r3, [r2, #0]
 8001a34:	e02e      	b.n	8001a94 <HAL_RCC_OscConfig+0xd4>
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	685b      	ldr	r3, [r3, #4]
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d10c      	bne.n	8001a58 <HAL_RCC_OscConfig+0x98>
 8001a3e:	4b7b      	ldr	r3, [pc, #492]	@ (8001c2c <HAL_RCC_OscConfig+0x26c>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	4a7a      	ldr	r2, [pc, #488]	@ (8001c2c <HAL_RCC_OscConfig+0x26c>)
 8001a44:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001a48:	6013      	str	r3, [r2, #0]
 8001a4a:	4b78      	ldr	r3, [pc, #480]	@ (8001c2c <HAL_RCC_OscConfig+0x26c>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	4a77      	ldr	r2, [pc, #476]	@ (8001c2c <HAL_RCC_OscConfig+0x26c>)
 8001a50:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001a54:	6013      	str	r3, [r2, #0]
 8001a56:	e01d      	b.n	8001a94 <HAL_RCC_OscConfig+0xd4>
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	685b      	ldr	r3, [r3, #4]
 8001a5c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001a60:	d10c      	bne.n	8001a7c <HAL_RCC_OscConfig+0xbc>
 8001a62:	4b72      	ldr	r3, [pc, #456]	@ (8001c2c <HAL_RCC_OscConfig+0x26c>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	4a71      	ldr	r2, [pc, #452]	@ (8001c2c <HAL_RCC_OscConfig+0x26c>)
 8001a68:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001a6c:	6013      	str	r3, [r2, #0]
 8001a6e:	4b6f      	ldr	r3, [pc, #444]	@ (8001c2c <HAL_RCC_OscConfig+0x26c>)
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	4a6e      	ldr	r2, [pc, #440]	@ (8001c2c <HAL_RCC_OscConfig+0x26c>)
 8001a74:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a78:	6013      	str	r3, [r2, #0]
 8001a7a:	e00b      	b.n	8001a94 <HAL_RCC_OscConfig+0xd4>
 8001a7c:	4b6b      	ldr	r3, [pc, #428]	@ (8001c2c <HAL_RCC_OscConfig+0x26c>)
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	4a6a      	ldr	r2, [pc, #424]	@ (8001c2c <HAL_RCC_OscConfig+0x26c>)
 8001a82:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001a86:	6013      	str	r3, [r2, #0]
 8001a88:	4b68      	ldr	r3, [pc, #416]	@ (8001c2c <HAL_RCC_OscConfig+0x26c>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	4a67      	ldr	r2, [pc, #412]	@ (8001c2c <HAL_RCC_OscConfig+0x26c>)
 8001a8e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001a92:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	685b      	ldr	r3, [r3, #4]
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d013      	beq.n	8001ac4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a9c:	f7ff fca0 	bl	80013e0 <HAL_GetTick>
 8001aa0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001aa2:	e008      	b.n	8001ab6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001aa4:	f7ff fc9c 	bl	80013e0 <HAL_GetTick>
 8001aa8:	4602      	mov	r2, r0
 8001aaa:	693b      	ldr	r3, [r7, #16]
 8001aac:	1ad3      	subs	r3, r2, r3
 8001aae:	2b64      	cmp	r3, #100	@ 0x64
 8001ab0:	d901      	bls.n	8001ab6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001ab2:	2303      	movs	r3, #3
 8001ab4:	e200      	b.n	8001eb8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ab6:	4b5d      	ldr	r3, [pc, #372]	@ (8001c2c <HAL_RCC_OscConfig+0x26c>)
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d0f0      	beq.n	8001aa4 <HAL_RCC_OscConfig+0xe4>
 8001ac2:	e014      	b.n	8001aee <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ac4:	f7ff fc8c 	bl	80013e0 <HAL_GetTick>
 8001ac8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001aca:	e008      	b.n	8001ade <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001acc:	f7ff fc88 	bl	80013e0 <HAL_GetTick>
 8001ad0:	4602      	mov	r2, r0
 8001ad2:	693b      	ldr	r3, [r7, #16]
 8001ad4:	1ad3      	subs	r3, r2, r3
 8001ad6:	2b64      	cmp	r3, #100	@ 0x64
 8001ad8:	d901      	bls.n	8001ade <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001ada:	2303      	movs	r3, #3
 8001adc:	e1ec      	b.n	8001eb8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ade:	4b53      	ldr	r3, [pc, #332]	@ (8001c2c <HAL_RCC_OscConfig+0x26c>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d1f0      	bne.n	8001acc <HAL_RCC_OscConfig+0x10c>
 8001aea:	e000      	b.n	8001aee <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001aec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	f003 0302 	and.w	r3, r3, #2
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d063      	beq.n	8001bc2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001afa:	4b4c      	ldr	r3, [pc, #304]	@ (8001c2c <HAL_RCC_OscConfig+0x26c>)
 8001afc:	685b      	ldr	r3, [r3, #4]
 8001afe:	f003 030c 	and.w	r3, r3, #12
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d00b      	beq.n	8001b1e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001b06:	4b49      	ldr	r3, [pc, #292]	@ (8001c2c <HAL_RCC_OscConfig+0x26c>)
 8001b08:	685b      	ldr	r3, [r3, #4]
 8001b0a:	f003 030c 	and.w	r3, r3, #12
 8001b0e:	2b08      	cmp	r3, #8
 8001b10:	d11c      	bne.n	8001b4c <HAL_RCC_OscConfig+0x18c>
 8001b12:	4b46      	ldr	r3, [pc, #280]	@ (8001c2c <HAL_RCC_OscConfig+0x26c>)
 8001b14:	685b      	ldr	r3, [r3, #4]
 8001b16:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d116      	bne.n	8001b4c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b1e:	4b43      	ldr	r3, [pc, #268]	@ (8001c2c <HAL_RCC_OscConfig+0x26c>)
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	f003 0302 	and.w	r3, r3, #2
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d005      	beq.n	8001b36 <HAL_RCC_OscConfig+0x176>
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	691b      	ldr	r3, [r3, #16]
 8001b2e:	2b01      	cmp	r3, #1
 8001b30:	d001      	beq.n	8001b36 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001b32:	2301      	movs	r3, #1
 8001b34:	e1c0      	b.n	8001eb8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b36:	4b3d      	ldr	r3, [pc, #244]	@ (8001c2c <HAL_RCC_OscConfig+0x26c>)
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	695b      	ldr	r3, [r3, #20]
 8001b42:	00db      	lsls	r3, r3, #3
 8001b44:	4939      	ldr	r1, [pc, #228]	@ (8001c2c <HAL_RCC_OscConfig+0x26c>)
 8001b46:	4313      	orrs	r3, r2
 8001b48:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b4a:	e03a      	b.n	8001bc2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	691b      	ldr	r3, [r3, #16]
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d020      	beq.n	8001b96 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b54:	4b36      	ldr	r3, [pc, #216]	@ (8001c30 <HAL_RCC_OscConfig+0x270>)
 8001b56:	2201      	movs	r2, #1
 8001b58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b5a:	f7ff fc41 	bl	80013e0 <HAL_GetTick>
 8001b5e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b60:	e008      	b.n	8001b74 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b62:	f7ff fc3d 	bl	80013e0 <HAL_GetTick>
 8001b66:	4602      	mov	r2, r0
 8001b68:	693b      	ldr	r3, [r7, #16]
 8001b6a:	1ad3      	subs	r3, r2, r3
 8001b6c:	2b02      	cmp	r3, #2
 8001b6e:	d901      	bls.n	8001b74 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001b70:	2303      	movs	r3, #3
 8001b72:	e1a1      	b.n	8001eb8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b74:	4b2d      	ldr	r3, [pc, #180]	@ (8001c2c <HAL_RCC_OscConfig+0x26c>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	f003 0302 	and.w	r3, r3, #2
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d0f0      	beq.n	8001b62 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b80:	4b2a      	ldr	r3, [pc, #168]	@ (8001c2c <HAL_RCC_OscConfig+0x26c>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	695b      	ldr	r3, [r3, #20]
 8001b8c:	00db      	lsls	r3, r3, #3
 8001b8e:	4927      	ldr	r1, [pc, #156]	@ (8001c2c <HAL_RCC_OscConfig+0x26c>)
 8001b90:	4313      	orrs	r3, r2
 8001b92:	600b      	str	r3, [r1, #0]
 8001b94:	e015      	b.n	8001bc2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b96:	4b26      	ldr	r3, [pc, #152]	@ (8001c30 <HAL_RCC_OscConfig+0x270>)
 8001b98:	2200      	movs	r2, #0
 8001b9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b9c:	f7ff fc20 	bl	80013e0 <HAL_GetTick>
 8001ba0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ba2:	e008      	b.n	8001bb6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ba4:	f7ff fc1c 	bl	80013e0 <HAL_GetTick>
 8001ba8:	4602      	mov	r2, r0
 8001baa:	693b      	ldr	r3, [r7, #16]
 8001bac:	1ad3      	subs	r3, r2, r3
 8001bae:	2b02      	cmp	r3, #2
 8001bb0:	d901      	bls.n	8001bb6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001bb2:	2303      	movs	r3, #3
 8001bb4:	e180      	b.n	8001eb8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001bb6:	4b1d      	ldr	r3, [pc, #116]	@ (8001c2c <HAL_RCC_OscConfig+0x26c>)
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	f003 0302 	and.w	r3, r3, #2
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d1f0      	bne.n	8001ba4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	f003 0308 	and.w	r3, r3, #8
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d03a      	beq.n	8001c44 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	699b      	ldr	r3, [r3, #24]
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d019      	beq.n	8001c0a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001bd6:	4b17      	ldr	r3, [pc, #92]	@ (8001c34 <HAL_RCC_OscConfig+0x274>)
 8001bd8:	2201      	movs	r2, #1
 8001bda:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bdc:	f7ff fc00 	bl	80013e0 <HAL_GetTick>
 8001be0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001be2:	e008      	b.n	8001bf6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001be4:	f7ff fbfc 	bl	80013e0 <HAL_GetTick>
 8001be8:	4602      	mov	r2, r0
 8001bea:	693b      	ldr	r3, [r7, #16]
 8001bec:	1ad3      	subs	r3, r2, r3
 8001bee:	2b02      	cmp	r3, #2
 8001bf0:	d901      	bls.n	8001bf6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001bf2:	2303      	movs	r3, #3
 8001bf4:	e160      	b.n	8001eb8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001bf6:	4b0d      	ldr	r3, [pc, #52]	@ (8001c2c <HAL_RCC_OscConfig+0x26c>)
 8001bf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bfa:	f003 0302 	and.w	r3, r3, #2
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d0f0      	beq.n	8001be4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001c02:	2001      	movs	r0, #1
 8001c04:	f000 face 	bl	80021a4 <RCC_Delay>
 8001c08:	e01c      	b.n	8001c44 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c0a:	4b0a      	ldr	r3, [pc, #40]	@ (8001c34 <HAL_RCC_OscConfig+0x274>)
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c10:	f7ff fbe6 	bl	80013e0 <HAL_GetTick>
 8001c14:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c16:	e00f      	b.n	8001c38 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c18:	f7ff fbe2 	bl	80013e0 <HAL_GetTick>
 8001c1c:	4602      	mov	r2, r0
 8001c1e:	693b      	ldr	r3, [r7, #16]
 8001c20:	1ad3      	subs	r3, r2, r3
 8001c22:	2b02      	cmp	r3, #2
 8001c24:	d908      	bls.n	8001c38 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001c26:	2303      	movs	r3, #3
 8001c28:	e146      	b.n	8001eb8 <HAL_RCC_OscConfig+0x4f8>
 8001c2a:	bf00      	nop
 8001c2c:	40021000 	.word	0x40021000
 8001c30:	42420000 	.word	0x42420000
 8001c34:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c38:	4b92      	ldr	r3, [pc, #584]	@ (8001e84 <HAL_RCC_OscConfig+0x4c4>)
 8001c3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c3c:	f003 0302 	and.w	r3, r3, #2
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d1e9      	bne.n	8001c18 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	f003 0304 	and.w	r3, r3, #4
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	f000 80a6 	beq.w	8001d9e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c52:	2300      	movs	r3, #0
 8001c54:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c56:	4b8b      	ldr	r3, [pc, #556]	@ (8001e84 <HAL_RCC_OscConfig+0x4c4>)
 8001c58:	69db      	ldr	r3, [r3, #28]
 8001c5a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d10d      	bne.n	8001c7e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c62:	4b88      	ldr	r3, [pc, #544]	@ (8001e84 <HAL_RCC_OscConfig+0x4c4>)
 8001c64:	69db      	ldr	r3, [r3, #28]
 8001c66:	4a87      	ldr	r2, [pc, #540]	@ (8001e84 <HAL_RCC_OscConfig+0x4c4>)
 8001c68:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c6c:	61d3      	str	r3, [r2, #28]
 8001c6e:	4b85      	ldr	r3, [pc, #532]	@ (8001e84 <HAL_RCC_OscConfig+0x4c4>)
 8001c70:	69db      	ldr	r3, [r3, #28]
 8001c72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c76:	60bb      	str	r3, [r7, #8]
 8001c78:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c7e:	4b82      	ldr	r3, [pc, #520]	@ (8001e88 <HAL_RCC_OscConfig+0x4c8>)
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d118      	bne.n	8001cbc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001c8a:	4b7f      	ldr	r3, [pc, #508]	@ (8001e88 <HAL_RCC_OscConfig+0x4c8>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	4a7e      	ldr	r2, [pc, #504]	@ (8001e88 <HAL_RCC_OscConfig+0x4c8>)
 8001c90:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c94:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c96:	f7ff fba3 	bl	80013e0 <HAL_GetTick>
 8001c9a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c9c:	e008      	b.n	8001cb0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c9e:	f7ff fb9f 	bl	80013e0 <HAL_GetTick>
 8001ca2:	4602      	mov	r2, r0
 8001ca4:	693b      	ldr	r3, [r7, #16]
 8001ca6:	1ad3      	subs	r3, r2, r3
 8001ca8:	2b64      	cmp	r3, #100	@ 0x64
 8001caa:	d901      	bls.n	8001cb0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001cac:	2303      	movs	r3, #3
 8001cae:	e103      	b.n	8001eb8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cb0:	4b75      	ldr	r3, [pc, #468]	@ (8001e88 <HAL_RCC_OscConfig+0x4c8>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d0f0      	beq.n	8001c9e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	68db      	ldr	r3, [r3, #12]
 8001cc0:	2b01      	cmp	r3, #1
 8001cc2:	d106      	bne.n	8001cd2 <HAL_RCC_OscConfig+0x312>
 8001cc4:	4b6f      	ldr	r3, [pc, #444]	@ (8001e84 <HAL_RCC_OscConfig+0x4c4>)
 8001cc6:	6a1b      	ldr	r3, [r3, #32]
 8001cc8:	4a6e      	ldr	r2, [pc, #440]	@ (8001e84 <HAL_RCC_OscConfig+0x4c4>)
 8001cca:	f043 0301 	orr.w	r3, r3, #1
 8001cce:	6213      	str	r3, [r2, #32]
 8001cd0:	e02d      	b.n	8001d2e <HAL_RCC_OscConfig+0x36e>
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	68db      	ldr	r3, [r3, #12]
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d10c      	bne.n	8001cf4 <HAL_RCC_OscConfig+0x334>
 8001cda:	4b6a      	ldr	r3, [pc, #424]	@ (8001e84 <HAL_RCC_OscConfig+0x4c4>)
 8001cdc:	6a1b      	ldr	r3, [r3, #32]
 8001cde:	4a69      	ldr	r2, [pc, #420]	@ (8001e84 <HAL_RCC_OscConfig+0x4c4>)
 8001ce0:	f023 0301 	bic.w	r3, r3, #1
 8001ce4:	6213      	str	r3, [r2, #32]
 8001ce6:	4b67      	ldr	r3, [pc, #412]	@ (8001e84 <HAL_RCC_OscConfig+0x4c4>)
 8001ce8:	6a1b      	ldr	r3, [r3, #32]
 8001cea:	4a66      	ldr	r2, [pc, #408]	@ (8001e84 <HAL_RCC_OscConfig+0x4c4>)
 8001cec:	f023 0304 	bic.w	r3, r3, #4
 8001cf0:	6213      	str	r3, [r2, #32]
 8001cf2:	e01c      	b.n	8001d2e <HAL_RCC_OscConfig+0x36e>
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	68db      	ldr	r3, [r3, #12]
 8001cf8:	2b05      	cmp	r3, #5
 8001cfa:	d10c      	bne.n	8001d16 <HAL_RCC_OscConfig+0x356>
 8001cfc:	4b61      	ldr	r3, [pc, #388]	@ (8001e84 <HAL_RCC_OscConfig+0x4c4>)
 8001cfe:	6a1b      	ldr	r3, [r3, #32]
 8001d00:	4a60      	ldr	r2, [pc, #384]	@ (8001e84 <HAL_RCC_OscConfig+0x4c4>)
 8001d02:	f043 0304 	orr.w	r3, r3, #4
 8001d06:	6213      	str	r3, [r2, #32]
 8001d08:	4b5e      	ldr	r3, [pc, #376]	@ (8001e84 <HAL_RCC_OscConfig+0x4c4>)
 8001d0a:	6a1b      	ldr	r3, [r3, #32]
 8001d0c:	4a5d      	ldr	r2, [pc, #372]	@ (8001e84 <HAL_RCC_OscConfig+0x4c4>)
 8001d0e:	f043 0301 	orr.w	r3, r3, #1
 8001d12:	6213      	str	r3, [r2, #32]
 8001d14:	e00b      	b.n	8001d2e <HAL_RCC_OscConfig+0x36e>
 8001d16:	4b5b      	ldr	r3, [pc, #364]	@ (8001e84 <HAL_RCC_OscConfig+0x4c4>)
 8001d18:	6a1b      	ldr	r3, [r3, #32]
 8001d1a:	4a5a      	ldr	r2, [pc, #360]	@ (8001e84 <HAL_RCC_OscConfig+0x4c4>)
 8001d1c:	f023 0301 	bic.w	r3, r3, #1
 8001d20:	6213      	str	r3, [r2, #32]
 8001d22:	4b58      	ldr	r3, [pc, #352]	@ (8001e84 <HAL_RCC_OscConfig+0x4c4>)
 8001d24:	6a1b      	ldr	r3, [r3, #32]
 8001d26:	4a57      	ldr	r2, [pc, #348]	@ (8001e84 <HAL_RCC_OscConfig+0x4c4>)
 8001d28:	f023 0304 	bic.w	r3, r3, #4
 8001d2c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	68db      	ldr	r3, [r3, #12]
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d015      	beq.n	8001d62 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d36:	f7ff fb53 	bl	80013e0 <HAL_GetTick>
 8001d3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d3c:	e00a      	b.n	8001d54 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d3e:	f7ff fb4f 	bl	80013e0 <HAL_GetTick>
 8001d42:	4602      	mov	r2, r0
 8001d44:	693b      	ldr	r3, [r7, #16]
 8001d46:	1ad3      	subs	r3, r2, r3
 8001d48:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d4c:	4293      	cmp	r3, r2
 8001d4e:	d901      	bls.n	8001d54 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001d50:	2303      	movs	r3, #3
 8001d52:	e0b1      	b.n	8001eb8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d54:	4b4b      	ldr	r3, [pc, #300]	@ (8001e84 <HAL_RCC_OscConfig+0x4c4>)
 8001d56:	6a1b      	ldr	r3, [r3, #32]
 8001d58:	f003 0302 	and.w	r3, r3, #2
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d0ee      	beq.n	8001d3e <HAL_RCC_OscConfig+0x37e>
 8001d60:	e014      	b.n	8001d8c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d62:	f7ff fb3d 	bl	80013e0 <HAL_GetTick>
 8001d66:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d68:	e00a      	b.n	8001d80 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d6a:	f7ff fb39 	bl	80013e0 <HAL_GetTick>
 8001d6e:	4602      	mov	r2, r0
 8001d70:	693b      	ldr	r3, [r7, #16]
 8001d72:	1ad3      	subs	r3, r2, r3
 8001d74:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d78:	4293      	cmp	r3, r2
 8001d7a:	d901      	bls.n	8001d80 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001d7c:	2303      	movs	r3, #3
 8001d7e:	e09b      	b.n	8001eb8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d80:	4b40      	ldr	r3, [pc, #256]	@ (8001e84 <HAL_RCC_OscConfig+0x4c4>)
 8001d82:	6a1b      	ldr	r3, [r3, #32]
 8001d84:	f003 0302 	and.w	r3, r3, #2
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d1ee      	bne.n	8001d6a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001d8c:	7dfb      	ldrb	r3, [r7, #23]
 8001d8e:	2b01      	cmp	r3, #1
 8001d90:	d105      	bne.n	8001d9e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d92:	4b3c      	ldr	r3, [pc, #240]	@ (8001e84 <HAL_RCC_OscConfig+0x4c4>)
 8001d94:	69db      	ldr	r3, [r3, #28]
 8001d96:	4a3b      	ldr	r2, [pc, #236]	@ (8001e84 <HAL_RCC_OscConfig+0x4c4>)
 8001d98:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001d9c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	69db      	ldr	r3, [r3, #28]
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	f000 8087 	beq.w	8001eb6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001da8:	4b36      	ldr	r3, [pc, #216]	@ (8001e84 <HAL_RCC_OscConfig+0x4c4>)
 8001daa:	685b      	ldr	r3, [r3, #4]
 8001dac:	f003 030c 	and.w	r3, r3, #12
 8001db0:	2b08      	cmp	r3, #8
 8001db2:	d061      	beq.n	8001e78 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	69db      	ldr	r3, [r3, #28]
 8001db8:	2b02      	cmp	r3, #2
 8001dba:	d146      	bne.n	8001e4a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001dbc:	4b33      	ldr	r3, [pc, #204]	@ (8001e8c <HAL_RCC_OscConfig+0x4cc>)
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dc2:	f7ff fb0d 	bl	80013e0 <HAL_GetTick>
 8001dc6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001dc8:	e008      	b.n	8001ddc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001dca:	f7ff fb09 	bl	80013e0 <HAL_GetTick>
 8001dce:	4602      	mov	r2, r0
 8001dd0:	693b      	ldr	r3, [r7, #16]
 8001dd2:	1ad3      	subs	r3, r2, r3
 8001dd4:	2b02      	cmp	r3, #2
 8001dd6:	d901      	bls.n	8001ddc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001dd8:	2303      	movs	r3, #3
 8001dda:	e06d      	b.n	8001eb8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ddc:	4b29      	ldr	r3, [pc, #164]	@ (8001e84 <HAL_RCC_OscConfig+0x4c4>)
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d1f0      	bne.n	8001dca <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	6a1b      	ldr	r3, [r3, #32]
 8001dec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001df0:	d108      	bne.n	8001e04 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001df2:	4b24      	ldr	r3, [pc, #144]	@ (8001e84 <HAL_RCC_OscConfig+0x4c4>)
 8001df4:	685b      	ldr	r3, [r3, #4]
 8001df6:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	689b      	ldr	r3, [r3, #8]
 8001dfe:	4921      	ldr	r1, [pc, #132]	@ (8001e84 <HAL_RCC_OscConfig+0x4c4>)
 8001e00:	4313      	orrs	r3, r2
 8001e02:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001e04:	4b1f      	ldr	r3, [pc, #124]	@ (8001e84 <HAL_RCC_OscConfig+0x4c4>)
 8001e06:	685b      	ldr	r3, [r3, #4]
 8001e08:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	6a19      	ldr	r1, [r3, #32]
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e14:	430b      	orrs	r3, r1
 8001e16:	491b      	ldr	r1, [pc, #108]	@ (8001e84 <HAL_RCC_OscConfig+0x4c4>)
 8001e18:	4313      	orrs	r3, r2
 8001e1a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001e1c:	4b1b      	ldr	r3, [pc, #108]	@ (8001e8c <HAL_RCC_OscConfig+0x4cc>)
 8001e1e:	2201      	movs	r2, #1
 8001e20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e22:	f7ff fadd 	bl	80013e0 <HAL_GetTick>
 8001e26:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001e28:	e008      	b.n	8001e3c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e2a:	f7ff fad9 	bl	80013e0 <HAL_GetTick>
 8001e2e:	4602      	mov	r2, r0
 8001e30:	693b      	ldr	r3, [r7, #16]
 8001e32:	1ad3      	subs	r3, r2, r3
 8001e34:	2b02      	cmp	r3, #2
 8001e36:	d901      	bls.n	8001e3c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001e38:	2303      	movs	r3, #3
 8001e3a:	e03d      	b.n	8001eb8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001e3c:	4b11      	ldr	r3, [pc, #68]	@ (8001e84 <HAL_RCC_OscConfig+0x4c4>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d0f0      	beq.n	8001e2a <HAL_RCC_OscConfig+0x46a>
 8001e48:	e035      	b.n	8001eb6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e4a:	4b10      	ldr	r3, [pc, #64]	@ (8001e8c <HAL_RCC_OscConfig+0x4cc>)
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e50:	f7ff fac6 	bl	80013e0 <HAL_GetTick>
 8001e54:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e56:	e008      	b.n	8001e6a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e58:	f7ff fac2 	bl	80013e0 <HAL_GetTick>
 8001e5c:	4602      	mov	r2, r0
 8001e5e:	693b      	ldr	r3, [r7, #16]
 8001e60:	1ad3      	subs	r3, r2, r3
 8001e62:	2b02      	cmp	r3, #2
 8001e64:	d901      	bls.n	8001e6a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001e66:	2303      	movs	r3, #3
 8001e68:	e026      	b.n	8001eb8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e6a:	4b06      	ldr	r3, [pc, #24]	@ (8001e84 <HAL_RCC_OscConfig+0x4c4>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d1f0      	bne.n	8001e58 <HAL_RCC_OscConfig+0x498>
 8001e76:	e01e      	b.n	8001eb6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	69db      	ldr	r3, [r3, #28]
 8001e7c:	2b01      	cmp	r3, #1
 8001e7e:	d107      	bne.n	8001e90 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001e80:	2301      	movs	r3, #1
 8001e82:	e019      	b.n	8001eb8 <HAL_RCC_OscConfig+0x4f8>
 8001e84:	40021000 	.word	0x40021000
 8001e88:	40007000 	.word	0x40007000
 8001e8c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001e90:	4b0b      	ldr	r3, [pc, #44]	@ (8001ec0 <HAL_RCC_OscConfig+0x500>)
 8001e92:	685b      	ldr	r3, [r3, #4]
 8001e94:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	6a1b      	ldr	r3, [r3, #32]
 8001ea0:	429a      	cmp	r2, r3
 8001ea2:	d106      	bne.n	8001eb2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001eae:	429a      	cmp	r2, r3
 8001eb0:	d001      	beq.n	8001eb6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001eb2:	2301      	movs	r3, #1
 8001eb4:	e000      	b.n	8001eb8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001eb6:	2300      	movs	r3, #0
}
 8001eb8:	4618      	mov	r0, r3
 8001eba:	3718      	adds	r7, #24
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	bd80      	pop	{r7, pc}
 8001ec0:	40021000 	.word	0x40021000

08001ec4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b084      	sub	sp, #16
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
 8001ecc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d101      	bne.n	8001ed8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ed4:	2301      	movs	r3, #1
 8001ed6:	e0d0      	b.n	800207a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001ed8:	4b6a      	ldr	r3, [pc, #424]	@ (8002084 <HAL_RCC_ClockConfig+0x1c0>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f003 0307 	and.w	r3, r3, #7
 8001ee0:	683a      	ldr	r2, [r7, #0]
 8001ee2:	429a      	cmp	r2, r3
 8001ee4:	d910      	bls.n	8001f08 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ee6:	4b67      	ldr	r3, [pc, #412]	@ (8002084 <HAL_RCC_ClockConfig+0x1c0>)
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	f023 0207 	bic.w	r2, r3, #7
 8001eee:	4965      	ldr	r1, [pc, #404]	@ (8002084 <HAL_RCC_ClockConfig+0x1c0>)
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	4313      	orrs	r3, r2
 8001ef4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ef6:	4b63      	ldr	r3, [pc, #396]	@ (8002084 <HAL_RCC_ClockConfig+0x1c0>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f003 0307 	and.w	r3, r3, #7
 8001efe:	683a      	ldr	r2, [r7, #0]
 8001f00:	429a      	cmp	r2, r3
 8001f02:	d001      	beq.n	8001f08 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001f04:	2301      	movs	r3, #1
 8001f06:	e0b8      	b.n	800207a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	f003 0302 	and.w	r3, r3, #2
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d020      	beq.n	8001f56 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f003 0304 	and.w	r3, r3, #4
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d005      	beq.n	8001f2c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001f20:	4b59      	ldr	r3, [pc, #356]	@ (8002088 <HAL_RCC_ClockConfig+0x1c4>)
 8001f22:	685b      	ldr	r3, [r3, #4]
 8001f24:	4a58      	ldr	r2, [pc, #352]	@ (8002088 <HAL_RCC_ClockConfig+0x1c4>)
 8001f26:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001f2a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f003 0308 	and.w	r3, r3, #8
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d005      	beq.n	8001f44 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001f38:	4b53      	ldr	r3, [pc, #332]	@ (8002088 <HAL_RCC_ClockConfig+0x1c4>)
 8001f3a:	685b      	ldr	r3, [r3, #4]
 8001f3c:	4a52      	ldr	r2, [pc, #328]	@ (8002088 <HAL_RCC_ClockConfig+0x1c4>)
 8001f3e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001f42:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f44:	4b50      	ldr	r3, [pc, #320]	@ (8002088 <HAL_RCC_ClockConfig+0x1c4>)
 8001f46:	685b      	ldr	r3, [r3, #4]
 8001f48:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	689b      	ldr	r3, [r3, #8]
 8001f50:	494d      	ldr	r1, [pc, #308]	@ (8002088 <HAL_RCC_ClockConfig+0x1c4>)
 8001f52:	4313      	orrs	r3, r2
 8001f54:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f003 0301 	and.w	r3, r3, #1
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d040      	beq.n	8001fe4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	685b      	ldr	r3, [r3, #4]
 8001f66:	2b01      	cmp	r3, #1
 8001f68:	d107      	bne.n	8001f7a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f6a:	4b47      	ldr	r3, [pc, #284]	@ (8002088 <HAL_RCC_ClockConfig+0x1c4>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d115      	bne.n	8001fa2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f76:	2301      	movs	r3, #1
 8001f78:	e07f      	b.n	800207a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	685b      	ldr	r3, [r3, #4]
 8001f7e:	2b02      	cmp	r3, #2
 8001f80:	d107      	bne.n	8001f92 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f82:	4b41      	ldr	r3, [pc, #260]	@ (8002088 <HAL_RCC_ClockConfig+0x1c4>)
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d109      	bne.n	8001fa2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f8e:	2301      	movs	r3, #1
 8001f90:	e073      	b.n	800207a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f92:	4b3d      	ldr	r3, [pc, #244]	@ (8002088 <HAL_RCC_ClockConfig+0x1c4>)
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	f003 0302 	and.w	r3, r3, #2
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d101      	bne.n	8001fa2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f9e:	2301      	movs	r3, #1
 8001fa0:	e06b      	b.n	800207a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001fa2:	4b39      	ldr	r3, [pc, #228]	@ (8002088 <HAL_RCC_ClockConfig+0x1c4>)
 8001fa4:	685b      	ldr	r3, [r3, #4]
 8001fa6:	f023 0203 	bic.w	r2, r3, #3
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	685b      	ldr	r3, [r3, #4]
 8001fae:	4936      	ldr	r1, [pc, #216]	@ (8002088 <HAL_RCC_ClockConfig+0x1c4>)
 8001fb0:	4313      	orrs	r3, r2
 8001fb2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001fb4:	f7ff fa14 	bl	80013e0 <HAL_GetTick>
 8001fb8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001fba:	e00a      	b.n	8001fd2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fbc:	f7ff fa10 	bl	80013e0 <HAL_GetTick>
 8001fc0:	4602      	mov	r2, r0
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	1ad3      	subs	r3, r2, r3
 8001fc6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001fca:	4293      	cmp	r3, r2
 8001fcc:	d901      	bls.n	8001fd2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001fce:	2303      	movs	r3, #3
 8001fd0:	e053      	b.n	800207a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001fd2:	4b2d      	ldr	r3, [pc, #180]	@ (8002088 <HAL_RCC_ClockConfig+0x1c4>)
 8001fd4:	685b      	ldr	r3, [r3, #4]
 8001fd6:	f003 020c 	and.w	r2, r3, #12
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	685b      	ldr	r3, [r3, #4]
 8001fde:	009b      	lsls	r3, r3, #2
 8001fe0:	429a      	cmp	r2, r3
 8001fe2:	d1eb      	bne.n	8001fbc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001fe4:	4b27      	ldr	r3, [pc, #156]	@ (8002084 <HAL_RCC_ClockConfig+0x1c0>)
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	f003 0307 	and.w	r3, r3, #7
 8001fec:	683a      	ldr	r2, [r7, #0]
 8001fee:	429a      	cmp	r2, r3
 8001ff0:	d210      	bcs.n	8002014 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ff2:	4b24      	ldr	r3, [pc, #144]	@ (8002084 <HAL_RCC_ClockConfig+0x1c0>)
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	f023 0207 	bic.w	r2, r3, #7
 8001ffa:	4922      	ldr	r1, [pc, #136]	@ (8002084 <HAL_RCC_ClockConfig+0x1c0>)
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	4313      	orrs	r3, r2
 8002000:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002002:	4b20      	ldr	r3, [pc, #128]	@ (8002084 <HAL_RCC_ClockConfig+0x1c0>)
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f003 0307 	and.w	r3, r3, #7
 800200a:	683a      	ldr	r2, [r7, #0]
 800200c:	429a      	cmp	r2, r3
 800200e:	d001      	beq.n	8002014 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002010:	2301      	movs	r3, #1
 8002012:	e032      	b.n	800207a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	f003 0304 	and.w	r3, r3, #4
 800201c:	2b00      	cmp	r3, #0
 800201e:	d008      	beq.n	8002032 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002020:	4b19      	ldr	r3, [pc, #100]	@ (8002088 <HAL_RCC_ClockConfig+0x1c4>)
 8002022:	685b      	ldr	r3, [r3, #4]
 8002024:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	68db      	ldr	r3, [r3, #12]
 800202c:	4916      	ldr	r1, [pc, #88]	@ (8002088 <HAL_RCC_ClockConfig+0x1c4>)
 800202e:	4313      	orrs	r3, r2
 8002030:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f003 0308 	and.w	r3, r3, #8
 800203a:	2b00      	cmp	r3, #0
 800203c:	d009      	beq.n	8002052 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800203e:	4b12      	ldr	r3, [pc, #72]	@ (8002088 <HAL_RCC_ClockConfig+0x1c4>)
 8002040:	685b      	ldr	r3, [r3, #4]
 8002042:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	691b      	ldr	r3, [r3, #16]
 800204a:	00db      	lsls	r3, r3, #3
 800204c:	490e      	ldr	r1, [pc, #56]	@ (8002088 <HAL_RCC_ClockConfig+0x1c4>)
 800204e:	4313      	orrs	r3, r2
 8002050:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002052:	f000 f821 	bl	8002098 <HAL_RCC_GetSysClockFreq>
 8002056:	4602      	mov	r2, r0
 8002058:	4b0b      	ldr	r3, [pc, #44]	@ (8002088 <HAL_RCC_ClockConfig+0x1c4>)
 800205a:	685b      	ldr	r3, [r3, #4]
 800205c:	091b      	lsrs	r3, r3, #4
 800205e:	f003 030f 	and.w	r3, r3, #15
 8002062:	490a      	ldr	r1, [pc, #40]	@ (800208c <HAL_RCC_ClockConfig+0x1c8>)
 8002064:	5ccb      	ldrb	r3, [r1, r3]
 8002066:	fa22 f303 	lsr.w	r3, r2, r3
 800206a:	4a09      	ldr	r2, [pc, #36]	@ (8002090 <HAL_RCC_ClockConfig+0x1cc>)
 800206c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800206e:	4b09      	ldr	r3, [pc, #36]	@ (8002094 <HAL_RCC_ClockConfig+0x1d0>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	4618      	mov	r0, r3
 8002074:	f7ff f972 	bl	800135c <HAL_InitTick>

  return HAL_OK;
 8002078:	2300      	movs	r3, #0
}
 800207a:	4618      	mov	r0, r3
 800207c:	3710      	adds	r7, #16
 800207e:	46bd      	mov	sp, r7
 8002080:	bd80      	pop	{r7, pc}
 8002082:	bf00      	nop
 8002084:	40022000 	.word	0x40022000
 8002088:	40021000 	.word	0x40021000
 800208c:	080067f4 	.word	0x080067f4
 8002090:	20000000 	.word	0x20000000
 8002094:	20000004 	.word	0x20000004

08002098 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002098:	b480      	push	{r7}
 800209a:	b087      	sub	sp, #28
 800209c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800209e:	2300      	movs	r3, #0
 80020a0:	60fb      	str	r3, [r7, #12]
 80020a2:	2300      	movs	r3, #0
 80020a4:	60bb      	str	r3, [r7, #8]
 80020a6:	2300      	movs	r3, #0
 80020a8:	617b      	str	r3, [r7, #20]
 80020aa:	2300      	movs	r3, #0
 80020ac:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80020ae:	2300      	movs	r3, #0
 80020b0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80020b2:	4b1e      	ldr	r3, [pc, #120]	@ (800212c <HAL_RCC_GetSysClockFreq+0x94>)
 80020b4:	685b      	ldr	r3, [r3, #4]
 80020b6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	f003 030c 	and.w	r3, r3, #12
 80020be:	2b04      	cmp	r3, #4
 80020c0:	d002      	beq.n	80020c8 <HAL_RCC_GetSysClockFreq+0x30>
 80020c2:	2b08      	cmp	r3, #8
 80020c4:	d003      	beq.n	80020ce <HAL_RCC_GetSysClockFreq+0x36>
 80020c6:	e027      	b.n	8002118 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80020c8:	4b19      	ldr	r3, [pc, #100]	@ (8002130 <HAL_RCC_GetSysClockFreq+0x98>)
 80020ca:	613b      	str	r3, [r7, #16]
      break;
 80020cc:	e027      	b.n	800211e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	0c9b      	lsrs	r3, r3, #18
 80020d2:	f003 030f 	and.w	r3, r3, #15
 80020d6:	4a17      	ldr	r2, [pc, #92]	@ (8002134 <HAL_RCC_GetSysClockFreq+0x9c>)
 80020d8:	5cd3      	ldrb	r3, [r2, r3]
 80020da:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d010      	beq.n	8002108 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80020e6:	4b11      	ldr	r3, [pc, #68]	@ (800212c <HAL_RCC_GetSysClockFreq+0x94>)
 80020e8:	685b      	ldr	r3, [r3, #4]
 80020ea:	0c5b      	lsrs	r3, r3, #17
 80020ec:	f003 0301 	and.w	r3, r3, #1
 80020f0:	4a11      	ldr	r2, [pc, #68]	@ (8002138 <HAL_RCC_GetSysClockFreq+0xa0>)
 80020f2:	5cd3      	ldrb	r3, [r2, r3]
 80020f4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	4a0d      	ldr	r2, [pc, #52]	@ (8002130 <HAL_RCC_GetSysClockFreq+0x98>)
 80020fa:	fb03 f202 	mul.w	r2, r3, r2
 80020fe:	68bb      	ldr	r3, [r7, #8]
 8002100:	fbb2 f3f3 	udiv	r3, r2, r3
 8002104:	617b      	str	r3, [r7, #20]
 8002106:	e004      	b.n	8002112 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	4a0c      	ldr	r2, [pc, #48]	@ (800213c <HAL_RCC_GetSysClockFreq+0xa4>)
 800210c:	fb02 f303 	mul.w	r3, r2, r3
 8002110:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002112:	697b      	ldr	r3, [r7, #20]
 8002114:	613b      	str	r3, [r7, #16]
      break;
 8002116:	e002      	b.n	800211e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002118:	4b05      	ldr	r3, [pc, #20]	@ (8002130 <HAL_RCC_GetSysClockFreq+0x98>)
 800211a:	613b      	str	r3, [r7, #16]
      break;
 800211c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800211e:	693b      	ldr	r3, [r7, #16]
}
 8002120:	4618      	mov	r0, r3
 8002122:	371c      	adds	r7, #28
 8002124:	46bd      	mov	sp, r7
 8002126:	bc80      	pop	{r7}
 8002128:	4770      	bx	lr
 800212a:	bf00      	nop
 800212c:	40021000 	.word	0x40021000
 8002130:	007a1200 	.word	0x007a1200
 8002134:	0800680c 	.word	0x0800680c
 8002138:	0800681c 	.word	0x0800681c
 800213c:	003d0900 	.word	0x003d0900

08002140 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002140:	b480      	push	{r7}
 8002142:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002144:	4b02      	ldr	r3, [pc, #8]	@ (8002150 <HAL_RCC_GetHCLKFreq+0x10>)
 8002146:	681b      	ldr	r3, [r3, #0]
}
 8002148:	4618      	mov	r0, r3
 800214a:	46bd      	mov	sp, r7
 800214c:	bc80      	pop	{r7}
 800214e:	4770      	bx	lr
 8002150:	20000000 	.word	0x20000000

08002154 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002158:	f7ff fff2 	bl	8002140 <HAL_RCC_GetHCLKFreq>
 800215c:	4602      	mov	r2, r0
 800215e:	4b05      	ldr	r3, [pc, #20]	@ (8002174 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002160:	685b      	ldr	r3, [r3, #4]
 8002162:	0a1b      	lsrs	r3, r3, #8
 8002164:	f003 0307 	and.w	r3, r3, #7
 8002168:	4903      	ldr	r1, [pc, #12]	@ (8002178 <HAL_RCC_GetPCLK1Freq+0x24>)
 800216a:	5ccb      	ldrb	r3, [r1, r3]
 800216c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002170:	4618      	mov	r0, r3
 8002172:	bd80      	pop	{r7, pc}
 8002174:	40021000 	.word	0x40021000
 8002178:	08006804 	.word	0x08006804

0800217c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002180:	f7ff ffde 	bl	8002140 <HAL_RCC_GetHCLKFreq>
 8002184:	4602      	mov	r2, r0
 8002186:	4b05      	ldr	r3, [pc, #20]	@ (800219c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002188:	685b      	ldr	r3, [r3, #4]
 800218a:	0adb      	lsrs	r3, r3, #11
 800218c:	f003 0307 	and.w	r3, r3, #7
 8002190:	4903      	ldr	r1, [pc, #12]	@ (80021a0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002192:	5ccb      	ldrb	r3, [r1, r3]
 8002194:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002198:	4618      	mov	r0, r3
 800219a:	bd80      	pop	{r7, pc}
 800219c:	40021000 	.word	0x40021000
 80021a0:	08006804 	.word	0x08006804

080021a4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80021a4:	b480      	push	{r7}
 80021a6:	b085      	sub	sp, #20
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80021ac:	4b0a      	ldr	r3, [pc, #40]	@ (80021d8 <RCC_Delay+0x34>)
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	4a0a      	ldr	r2, [pc, #40]	@ (80021dc <RCC_Delay+0x38>)
 80021b2:	fba2 2303 	umull	r2, r3, r2, r3
 80021b6:	0a5b      	lsrs	r3, r3, #9
 80021b8:	687a      	ldr	r2, [r7, #4]
 80021ba:	fb02 f303 	mul.w	r3, r2, r3
 80021be:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80021c0:	bf00      	nop
  }
  while (Delay --);
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	1e5a      	subs	r2, r3, #1
 80021c6:	60fa      	str	r2, [r7, #12]
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d1f9      	bne.n	80021c0 <RCC_Delay+0x1c>
}
 80021cc:	bf00      	nop
 80021ce:	bf00      	nop
 80021d0:	3714      	adds	r7, #20
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bc80      	pop	{r7}
 80021d6:	4770      	bx	lr
 80021d8:	20000000 	.word	0x20000000
 80021dc:	10624dd3 	.word	0x10624dd3

080021e0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b082      	sub	sp, #8
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d101      	bne.n	80021f2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80021ee:	2301      	movs	r3, #1
 80021f0:	e076      	b.n	80022e0 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d108      	bne.n	800220c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	685b      	ldr	r3, [r3, #4]
 80021fe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002202:	d009      	beq.n	8002218 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	2200      	movs	r2, #0
 8002208:	61da      	str	r2, [r3, #28]
 800220a:	e005      	b.n	8002218 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	2200      	movs	r2, #0
 8002210:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	2200      	movs	r2, #0
 8002216:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	2200      	movs	r2, #0
 800221c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002224:	b2db      	uxtb	r3, r3
 8002226:	2b00      	cmp	r3, #0
 8002228:	d106      	bne.n	8002238 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	2200      	movs	r2, #0
 800222e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002232:	6878      	ldr	r0, [r7, #4]
 8002234:	f7fe fefc 	bl	8001030 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	2202      	movs	r2, #2
 800223c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	681a      	ldr	r2, [r3, #0]
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800224e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	685b      	ldr	r3, [r3, #4]
 8002254:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	689b      	ldr	r3, [r3, #8]
 800225c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002260:	431a      	orrs	r2, r3
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	68db      	ldr	r3, [r3, #12]
 8002266:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800226a:	431a      	orrs	r2, r3
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	691b      	ldr	r3, [r3, #16]
 8002270:	f003 0302 	and.w	r3, r3, #2
 8002274:	431a      	orrs	r2, r3
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	695b      	ldr	r3, [r3, #20]
 800227a:	f003 0301 	and.w	r3, r3, #1
 800227e:	431a      	orrs	r2, r3
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	699b      	ldr	r3, [r3, #24]
 8002284:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002288:	431a      	orrs	r2, r3
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	69db      	ldr	r3, [r3, #28]
 800228e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002292:	431a      	orrs	r2, r3
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	6a1b      	ldr	r3, [r3, #32]
 8002298:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800229c:	ea42 0103 	orr.w	r1, r2, r3
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022a4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	430a      	orrs	r2, r1
 80022ae:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	699b      	ldr	r3, [r3, #24]
 80022b4:	0c1a      	lsrs	r2, r3, #16
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f002 0204 	and.w	r2, r2, #4
 80022be:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	69da      	ldr	r2, [r3, #28]
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80022ce:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	2200      	movs	r2, #0
 80022d4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	2201      	movs	r2, #1
 80022da:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80022de:	2300      	movs	r3, #0
}
 80022e0:	4618      	mov	r0, r3
 80022e2:	3708      	adds	r7, #8
 80022e4:	46bd      	mov	sp, r7
 80022e6:	bd80      	pop	{r7, pc}

080022e8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b088      	sub	sp, #32
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	60f8      	str	r0, [r7, #12]
 80022f0:	60b9      	str	r1, [r7, #8]
 80022f2:	603b      	str	r3, [r7, #0]
 80022f4:	4613      	mov	r3, r2
 80022f6:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80022f8:	f7ff f872 	bl	80013e0 <HAL_GetTick>
 80022fc:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80022fe:	88fb      	ldrh	r3, [r7, #6]
 8002300:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002308:	b2db      	uxtb	r3, r3
 800230a:	2b01      	cmp	r3, #1
 800230c:	d001      	beq.n	8002312 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800230e:	2302      	movs	r3, #2
 8002310:	e12a      	b.n	8002568 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8002312:	68bb      	ldr	r3, [r7, #8]
 8002314:	2b00      	cmp	r3, #0
 8002316:	d002      	beq.n	800231e <HAL_SPI_Transmit+0x36>
 8002318:	88fb      	ldrh	r3, [r7, #6]
 800231a:	2b00      	cmp	r3, #0
 800231c:	d101      	bne.n	8002322 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800231e:	2301      	movs	r3, #1
 8002320:	e122      	b.n	8002568 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002328:	2b01      	cmp	r3, #1
 800232a:	d101      	bne.n	8002330 <HAL_SPI_Transmit+0x48>
 800232c:	2302      	movs	r3, #2
 800232e:	e11b      	b.n	8002568 <HAL_SPI_Transmit+0x280>
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	2201      	movs	r2, #1
 8002334:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	2203      	movs	r2, #3
 800233c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	2200      	movs	r2, #0
 8002344:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	68ba      	ldr	r2, [r7, #8]
 800234a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	88fa      	ldrh	r2, [r7, #6]
 8002350:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	88fa      	ldrh	r2, [r7, #6]
 8002356:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	2200      	movs	r2, #0
 800235c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	2200      	movs	r2, #0
 8002362:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	2200      	movs	r2, #0
 8002368:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	2200      	movs	r2, #0
 800236e:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	2200      	movs	r2, #0
 8002374:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	689b      	ldr	r3, [r3, #8]
 800237a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800237e:	d10f      	bne.n	80023a0 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	681a      	ldr	r2, [r3, #0]
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800238e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	681a      	ldr	r2, [r3, #0]
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800239e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80023aa:	2b40      	cmp	r3, #64	@ 0x40
 80023ac:	d007      	beq.n	80023be <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	681a      	ldr	r2, [r3, #0]
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80023bc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	68db      	ldr	r3, [r3, #12]
 80023c2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80023c6:	d152      	bne.n	800246e <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	685b      	ldr	r3, [r3, #4]
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d002      	beq.n	80023d6 <HAL_SPI_Transmit+0xee>
 80023d0:	8b7b      	ldrh	r3, [r7, #26]
 80023d2:	2b01      	cmp	r3, #1
 80023d4:	d145      	bne.n	8002462 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023da:	881a      	ldrh	r2, [r3, #0]
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023e6:	1c9a      	adds	r2, r3, #2
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80023f0:	b29b      	uxth	r3, r3
 80023f2:	3b01      	subs	r3, #1
 80023f4:	b29a      	uxth	r2, r3
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80023fa:	e032      	b.n	8002462 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	689b      	ldr	r3, [r3, #8]
 8002402:	f003 0302 	and.w	r3, r3, #2
 8002406:	2b02      	cmp	r3, #2
 8002408:	d112      	bne.n	8002430 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800240e:	881a      	ldrh	r2, [r3, #0]
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800241a:	1c9a      	adds	r2, r3, #2
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002424:	b29b      	uxth	r3, r3
 8002426:	3b01      	subs	r3, #1
 8002428:	b29a      	uxth	r2, r3
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	86da      	strh	r2, [r3, #54]	@ 0x36
 800242e:	e018      	b.n	8002462 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002430:	f7fe ffd6 	bl	80013e0 <HAL_GetTick>
 8002434:	4602      	mov	r2, r0
 8002436:	69fb      	ldr	r3, [r7, #28]
 8002438:	1ad3      	subs	r3, r2, r3
 800243a:	683a      	ldr	r2, [r7, #0]
 800243c:	429a      	cmp	r2, r3
 800243e:	d803      	bhi.n	8002448 <HAL_SPI_Transmit+0x160>
 8002440:	683b      	ldr	r3, [r7, #0]
 8002442:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002446:	d102      	bne.n	800244e <HAL_SPI_Transmit+0x166>
 8002448:	683b      	ldr	r3, [r7, #0]
 800244a:	2b00      	cmp	r3, #0
 800244c:	d109      	bne.n	8002462 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	2201      	movs	r2, #1
 8002452:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	2200      	movs	r2, #0
 800245a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800245e:	2303      	movs	r3, #3
 8002460:	e082      	b.n	8002568 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002466:	b29b      	uxth	r3, r3
 8002468:	2b00      	cmp	r3, #0
 800246a:	d1c7      	bne.n	80023fc <HAL_SPI_Transmit+0x114>
 800246c:	e053      	b.n	8002516 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	685b      	ldr	r3, [r3, #4]
 8002472:	2b00      	cmp	r3, #0
 8002474:	d002      	beq.n	800247c <HAL_SPI_Transmit+0x194>
 8002476:	8b7b      	ldrh	r3, [r7, #26]
 8002478:	2b01      	cmp	r3, #1
 800247a:	d147      	bne.n	800250c <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	330c      	adds	r3, #12
 8002486:	7812      	ldrb	r2, [r2, #0]
 8002488:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800248e:	1c5a      	adds	r2, r3, #1
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002498:	b29b      	uxth	r3, r3
 800249a:	3b01      	subs	r3, #1
 800249c:	b29a      	uxth	r2, r3
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80024a2:	e033      	b.n	800250c <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	689b      	ldr	r3, [r3, #8]
 80024aa:	f003 0302 	and.w	r3, r3, #2
 80024ae:	2b02      	cmp	r3, #2
 80024b0:	d113      	bne.n	80024da <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	330c      	adds	r3, #12
 80024bc:	7812      	ldrb	r2, [r2, #0]
 80024be:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024c4:	1c5a      	adds	r2, r3, #1
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80024ce:	b29b      	uxth	r3, r3
 80024d0:	3b01      	subs	r3, #1
 80024d2:	b29a      	uxth	r2, r3
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	86da      	strh	r2, [r3, #54]	@ 0x36
 80024d8:	e018      	b.n	800250c <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80024da:	f7fe ff81 	bl	80013e0 <HAL_GetTick>
 80024de:	4602      	mov	r2, r0
 80024e0:	69fb      	ldr	r3, [r7, #28]
 80024e2:	1ad3      	subs	r3, r2, r3
 80024e4:	683a      	ldr	r2, [r7, #0]
 80024e6:	429a      	cmp	r2, r3
 80024e8:	d803      	bhi.n	80024f2 <HAL_SPI_Transmit+0x20a>
 80024ea:	683b      	ldr	r3, [r7, #0]
 80024ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024f0:	d102      	bne.n	80024f8 <HAL_SPI_Transmit+0x210>
 80024f2:	683b      	ldr	r3, [r7, #0]
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d109      	bne.n	800250c <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	2201      	movs	r2, #1
 80024fc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	2200      	movs	r2, #0
 8002504:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002508:	2303      	movs	r3, #3
 800250a:	e02d      	b.n	8002568 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002510:	b29b      	uxth	r3, r3
 8002512:	2b00      	cmp	r3, #0
 8002514:	d1c6      	bne.n	80024a4 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002516:	69fa      	ldr	r2, [r7, #28]
 8002518:	6839      	ldr	r1, [r7, #0]
 800251a:	68f8      	ldr	r0, [r7, #12]
 800251c:	f000 fbc4 	bl	8002ca8 <SPI_EndRxTxTransaction>
 8002520:	4603      	mov	r3, r0
 8002522:	2b00      	cmp	r3, #0
 8002524:	d002      	beq.n	800252c <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	2220      	movs	r2, #32
 800252a:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	689b      	ldr	r3, [r3, #8]
 8002530:	2b00      	cmp	r3, #0
 8002532:	d10a      	bne.n	800254a <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002534:	2300      	movs	r3, #0
 8002536:	617b      	str	r3, [r7, #20]
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	68db      	ldr	r3, [r3, #12]
 800253e:	617b      	str	r3, [r7, #20]
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	689b      	ldr	r3, [r3, #8]
 8002546:	617b      	str	r3, [r7, #20]
 8002548:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	2201      	movs	r2, #1
 800254e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	2200      	movs	r2, #0
 8002556:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800255e:	2b00      	cmp	r3, #0
 8002560:	d001      	beq.n	8002566 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8002562:	2301      	movs	r3, #1
 8002564:	e000      	b.n	8002568 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8002566:	2300      	movs	r3, #0
  }
}
 8002568:	4618      	mov	r0, r3
 800256a:	3720      	adds	r7, #32
 800256c:	46bd      	mov	sp, r7
 800256e:	bd80      	pop	{r7, pc}

08002570 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	b088      	sub	sp, #32
 8002574:	af02      	add	r7, sp, #8
 8002576:	60f8      	str	r0, [r7, #12]
 8002578:	60b9      	str	r1, [r7, #8]
 800257a:	603b      	str	r3, [r7, #0]
 800257c:	4613      	mov	r3, r2
 800257e:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002586:	b2db      	uxtb	r3, r3
 8002588:	2b01      	cmp	r3, #1
 800258a:	d001      	beq.n	8002590 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800258c:	2302      	movs	r3, #2
 800258e:	e104      	b.n	800279a <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	685b      	ldr	r3, [r3, #4]
 8002594:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002598:	d112      	bne.n	80025c0 <HAL_SPI_Receive+0x50>
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	689b      	ldr	r3, [r3, #8]
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d10e      	bne.n	80025c0 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	2204      	movs	r2, #4
 80025a6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80025aa:	88fa      	ldrh	r2, [r7, #6]
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	9300      	str	r3, [sp, #0]
 80025b0:	4613      	mov	r3, r2
 80025b2:	68ba      	ldr	r2, [r7, #8]
 80025b4:	68b9      	ldr	r1, [r7, #8]
 80025b6:	68f8      	ldr	r0, [r7, #12]
 80025b8:	f000 f8f3 	bl	80027a2 <HAL_SPI_TransmitReceive>
 80025bc:	4603      	mov	r3, r0
 80025be:	e0ec      	b.n	800279a <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80025c0:	f7fe ff0e 	bl	80013e0 <HAL_GetTick>
 80025c4:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 80025c6:	68bb      	ldr	r3, [r7, #8]
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d002      	beq.n	80025d2 <HAL_SPI_Receive+0x62>
 80025cc:	88fb      	ldrh	r3, [r7, #6]
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d101      	bne.n	80025d6 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 80025d2:	2301      	movs	r3, #1
 80025d4:	e0e1      	b.n	800279a <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80025dc:	2b01      	cmp	r3, #1
 80025de:	d101      	bne.n	80025e4 <HAL_SPI_Receive+0x74>
 80025e0:	2302      	movs	r3, #2
 80025e2:	e0da      	b.n	800279a <HAL_SPI_Receive+0x22a>
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	2201      	movs	r2, #1
 80025e8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	2204      	movs	r2, #4
 80025f0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	2200      	movs	r2, #0
 80025f8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	68ba      	ldr	r2, [r7, #8]
 80025fe:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	88fa      	ldrh	r2, [r7, #6]
 8002604:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	88fa      	ldrh	r2, [r7, #6]
 800260a:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	2200      	movs	r2, #0
 8002610:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	2200      	movs	r2, #0
 8002616:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	2200      	movs	r2, #0
 800261c:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	2200      	movs	r2, #0
 8002622:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	2200      	movs	r2, #0
 8002628:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	689b      	ldr	r3, [r3, #8]
 800262e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002632:	d10f      	bne.n	8002654 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	681a      	ldr	r2, [r3, #0]
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002642:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	681a      	ldr	r2, [r3, #0]
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002652:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800265e:	2b40      	cmp	r3, #64	@ 0x40
 8002660:	d007      	beq.n	8002672 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	681a      	ldr	r2, [r3, #0]
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002670:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	68db      	ldr	r3, [r3, #12]
 8002676:	2b00      	cmp	r3, #0
 8002678:	d170      	bne.n	800275c <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800267a:	e035      	b.n	80026e8 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	689b      	ldr	r3, [r3, #8]
 8002682:	f003 0301 	and.w	r3, r3, #1
 8002686:	2b01      	cmp	r3, #1
 8002688:	d115      	bne.n	80026b6 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f103 020c 	add.w	r2, r3, #12
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002696:	7812      	ldrb	r2, [r2, #0]
 8002698:	b2d2      	uxtb	r2, r2
 800269a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026a0:	1c5a      	adds	r2, r3, #1
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80026aa:	b29b      	uxth	r3, r3
 80026ac:	3b01      	subs	r3, #1
 80026ae:	b29a      	uxth	r2, r3
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80026b4:	e018      	b.n	80026e8 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80026b6:	f7fe fe93 	bl	80013e0 <HAL_GetTick>
 80026ba:	4602      	mov	r2, r0
 80026bc:	697b      	ldr	r3, [r7, #20]
 80026be:	1ad3      	subs	r3, r2, r3
 80026c0:	683a      	ldr	r2, [r7, #0]
 80026c2:	429a      	cmp	r2, r3
 80026c4:	d803      	bhi.n	80026ce <HAL_SPI_Receive+0x15e>
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026cc:	d102      	bne.n	80026d4 <HAL_SPI_Receive+0x164>
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d109      	bne.n	80026e8 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	2201      	movs	r2, #1
 80026d8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	2200      	movs	r2, #0
 80026e0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80026e4:	2303      	movs	r3, #3
 80026e6:	e058      	b.n	800279a <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80026ec:	b29b      	uxth	r3, r3
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d1c4      	bne.n	800267c <HAL_SPI_Receive+0x10c>
 80026f2:	e038      	b.n	8002766 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	689b      	ldr	r3, [r3, #8]
 80026fa:	f003 0301 	and.w	r3, r3, #1
 80026fe:	2b01      	cmp	r3, #1
 8002700:	d113      	bne.n	800272a <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	68da      	ldr	r2, [r3, #12]
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800270c:	b292      	uxth	r2, r2
 800270e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002714:	1c9a      	adds	r2, r3, #2
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800271e:	b29b      	uxth	r3, r3
 8002720:	3b01      	subs	r3, #1
 8002722:	b29a      	uxth	r2, r3
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002728:	e018      	b.n	800275c <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800272a:	f7fe fe59 	bl	80013e0 <HAL_GetTick>
 800272e:	4602      	mov	r2, r0
 8002730:	697b      	ldr	r3, [r7, #20]
 8002732:	1ad3      	subs	r3, r2, r3
 8002734:	683a      	ldr	r2, [r7, #0]
 8002736:	429a      	cmp	r2, r3
 8002738:	d803      	bhi.n	8002742 <HAL_SPI_Receive+0x1d2>
 800273a:	683b      	ldr	r3, [r7, #0]
 800273c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002740:	d102      	bne.n	8002748 <HAL_SPI_Receive+0x1d8>
 8002742:	683b      	ldr	r3, [r7, #0]
 8002744:	2b00      	cmp	r3, #0
 8002746:	d109      	bne.n	800275c <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	2201      	movs	r2, #1
 800274c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	2200      	movs	r2, #0
 8002754:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002758:	2303      	movs	r3, #3
 800275a:	e01e      	b.n	800279a <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002760:	b29b      	uxth	r3, r3
 8002762:	2b00      	cmp	r3, #0
 8002764:	d1c6      	bne.n	80026f4 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002766:	697a      	ldr	r2, [r7, #20]
 8002768:	6839      	ldr	r1, [r7, #0]
 800276a:	68f8      	ldr	r0, [r7, #12]
 800276c:	f000 fa4a 	bl	8002c04 <SPI_EndRxTransaction>
 8002770:	4603      	mov	r3, r0
 8002772:	2b00      	cmp	r3, #0
 8002774:	d002      	beq.n	800277c <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	2220      	movs	r2, #32
 800277a:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	2201      	movs	r2, #1
 8002780:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	2200      	movs	r2, #0
 8002788:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002790:	2b00      	cmp	r3, #0
 8002792:	d001      	beq.n	8002798 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8002794:	2301      	movs	r3, #1
 8002796:	e000      	b.n	800279a <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8002798:	2300      	movs	r3, #0
  }
}
 800279a:	4618      	mov	r0, r3
 800279c:	3718      	adds	r7, #24
 800279e:	46bd      	mov	sp, r7
 80027a0:	bd80      	pop	{r7, pc}

080027a2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80027a2:	b580      	push	{r7, lr}
 80027a4:	b08a      	sub	sp, #40	@ 0x28
 80027a6:	af00      	add	r7, sp, #0
 80027a8:	60f8      	str	r0, [r7, #12]
 80027aa:	60b9      	str	r1, [r7, #8]
 80027ac:	607a      	str	r2, [r7, #4]
 80027ae:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80027b0:	2301      	movs	r3, #1
 80027b2:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80027b4:	f7fe fe14 	bl	80013e0 <HAL_GetTick>
 80027b8:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80027c0:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	685b      	ldr	r3, [r3, #4]
 80027c6:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80027c8:	887b      	ldrh	r3, [r7, #2]
 80027ca:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80027cc:	7ffb      	ldrb	r3, [r7, #31]
 80027ce:	2b01      	cmp	r3, #1
 80027d0:	d00c      	beq.n	80027ec <HAL_SPI_TransmitReceive+0x4a>
 80027d2:	69bb      	ldr	r3, [r7, #24]
 80027d4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80027d8:	d106      	bne.n	80027e8 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	689b      	ldr	r3, [r3, #8]
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d102      	bne.n	80027e8 <HAL_SPI_TransmitReceive+0x46>
 80027e2:	7ffb      	ldrb	r3, [r7, #31]
 80027e4:	2b04      	cmp	r3, #4
 80027e6:	d001      	beq.n	80027ec <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80027e8:	2302      	movs	r3, #2
 80027ea:	e17f      	b.n	8002aec <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80027ec:	68bb      	ldr	r3, [r7, #8]
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d005      	beq.n	80027fe <HAL_SPI_TransmitReceive+0x5c>
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d002      	beq.n	80027fe <HAL_SPI_TransmitReceive+0x5c>
 80027f8:	887b      	ldrh	r3, [r7, #2]
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d101      	bne.n	8002802 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 80027fe:	2301      	movs	r3, #1
 8002800:	e174      	b.n	8002aec <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002808:	2b01      	cmp	r3, #1
 800280a:	d101      	bne.n	8002810 <HAL_SPI_TransmitReceive+0x6e>
 800280c:	2302      	movs	r3, #2
 800280e:	e16d      	b.n	8002aec <HAL_SPI_TransmitReceive+0x34a>
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	2201      	movs	r2, #1
 8002814:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800281e:	b2db      	uxtb	r3, r3
 8002820:	2b04      	cmp	r3, #4
 8002822:	d003      	beq.n	800282c <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	2205      	movs	r2, #5
 8002828:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	2200      	movs	r2, #0
 8002830:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	687a      	ldr	r2, [r7, #4]
 8002836:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	887a      	ldrh	r2, [r7, #2]
 800283c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	887a      	ldrh	r2, [r7, #2]
 8002842:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	68ba      	ldr	r2, [r7, #8]
 8002848:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	887a      	ldrh	r2, [r7, #2]
 800284e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	887a      	ldrh	r2, [r7, #2]
 8002854:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	2200      	movs	r2, #0
 800285a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	2200      	movs	r2, #0
 8002860:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800286c:	2b40      	cmp	r3, #64	@ 0x40
 800286e:	d007      	beq.n	8002880 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	681a      	ldr	r2, [r3, #0]
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800287e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	68db      	ldr	r3, [r3, #12]
 8002884:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002888:	d17e      	bne.n	8002988 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	685b      	ldr	r3, [r3, #4]
 800288e:	2b00      	cmp	r3, #0
 8002890:	d002      	beq.n	8002898 <HAL_SPI_TransmitReceive+0xf6>
 8002892:	8afb      	ldrh	r3, [r7, #22]
 8002894:	2b01      	cmp	r3, #1
 8002896:	d16c      	bne.n	8002972 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800289c:	881a      	ldrh	r2, [r3, #0]
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028a8:	1c9a      	adds	r2, r3, #2
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80028b2:	b29b      	uxth	r3, r3
 80028b4:	3b01      	subs	r3, #1
 80028b6:	b29a      	uxth	r2, r3
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80028bc:	e059      	b.n	8002972 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	689b      	ldr	r3, [r3, #8]
 80028c4:	f003 0302 	and.w	r3, r3, #2
 80028c8:	2b02      	cmp	r3, #2
 80028ca:	d11b      	bne.n	8002904 <HAL_SPI_TransmitReceive+0x162>
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80028d0:	b29b      	uxth	r3, r3
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d016      	beq.n	8002904 <HAL_SPI_TransmitReceive+0x162>
 80028d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028d8:	2b01      	cmp	r3, #1
 80028da:	d113      	bne.n	8002904 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028e0:	881a      	ldrh	r2, [r3, #0]
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ec:	1c9a      	adds	r2, r3, #2
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80028f6:	b29b      	uxth	r3, r3
 80028f8:	3b01      	subs	r3, #1
 80028fa:	b29a      	uxth	r2, r3
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002900:	2300      	movs	r3, #0
 8002902:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	689b      	ldr	r3, [r3, #8]
 800290a:	f003 0301 	and.w	r3, r3, #1
 800290e:	2b01      	cmp	r3, #1
 8002910:	d119      	bne.n	8002946 <HAL_SPI_TransmitReceive+0x1a4>
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002916:	b29b      	uxth	r3, r3
 8002918:	2b00      	cmp	r3, #0
 800291a:	d014      	beq.n	8002946 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	68da      	ldr	r2, [r3, #12]
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002926:	b292      	uxth	r2, r2
 8002928:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800292e:	1c9a      	adds	r2, r3, #2
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002938:	b29b      	uxth	r3, r3
 800293a:	3b01      	subs	r3, #1
 800293c:	b29a      	uxth	r2, r3
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002942:	2301      	movs	r3, #1
 8002944:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002946:	f7fe fd4b 	bl	80013e0 <HAL_GetTick>
 800294a:	4602      	mov	r2, r0
 800294c:	6a3b      	ldr	r3, [r7, #32]
 800294e:	1ad3      	subs	r3, r2, r3
 8002950:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002952:	429a      	cmp	r2, r3
 8002954:	d80d      	bhi.n	8002972 <HAL_SPI_TransmitReceive+0x1d0>
 8002956:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002958:	f1b3 3fff 	cmp.w	r3, #4294967295
 800295c:	d009      	beq.n	8002972 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	2201      	movs	r2, #1
 8002962:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	2200      	movs	r2, #0
 800296a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800296e:	2303      	movs	r3, #3
 8002970:	e0bc      	b.n	8002aec <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002976:	b29b      	uxth	r3, r3
 8002978:	2b00      	cmp	r3, #0
 800297a:	d1a0      	bne.n	80028be <HAL_SPI_TransmitReceive+0x11c>
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002980:	b29b      	uxth	r3, r3
 8002982:	2b00      	cmp	r3, #0
 8002984:	d19b      	bne.n	80028be <HAL_SPI_TransmitReceive+0x11c>
 8002986:	e082      	b.n	8002a8e <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	685b      	ldr	r3, [r3, #4]
 800298c:	2b00      	cmp	r3, #0
 800298e:	d002      	beq.n	8002996 <HAL_SPI_TransmitReceive+0x1f4>
 8002990:	8afb      	ldrh	r3, [r7, #22]
 8002992:	2b01      	cmp	r3, #1
 8002994:	d171      	bne.n	8002a7a <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	330c      	adds	r3, #12
 80029a0:	7812      	ldrb	r2, [r2, #0]
 80029a2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029a8:	1c5a      	adds	r2, r3, #1
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80029b2:	b29b      	uxth	r3, r3
 80029b4:	3b01      	subs	r3, #1
 80029b6:	b29a      	uxth	r2, r3
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80029bc:	e05d      	b.n	8002a7a <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	689b      	ldr	r3, [r3, #8]
 80029c4:	f003 0302 	and.w	r3, r3, #2
 80029c8:	2b02      	cmp	r3, #2
 80029ca:	d11c      	bne.n	8002a06 <HAL_SPI_TransmitReceive+0x264>
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80029d0:	b29b      	uxth	r3, r3
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d017      	beq.n	8002a06 <HAL_SPI_TransmitReceive+0x264>
 80029d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029d8:	2b01      	cmp	r3, #1
 80029da:	d114      	bne.n	8002a06 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	330c      	adds	r3, #12
 80029e6:	7812      	ldrb	r2, [r2, #0]
 80029e8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029ee:	1c5a      	adds	r2, r3, #1
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80029f8:	b29b      	uxth	r3, r3
 80029fa:	3b01      	subs	r3, #1
 80029fc:	b29a      	uxth	r2, r3
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002a02:	2300      	movs	r3, #0
 8002a04:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	689b      	ldr	r3, [r3, #8]
 8002a0c:	f003 0301 	and.w	r3, r3, #1
 8002a10:	2b01      	cmp	r3, #1
 8002a12:	d119      	bne.n	8002a48 <HAL_SPI_TransmitReceive+0x2a6>
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002a18:	b29b      	uxth	r3, r3
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d014      	beq.n	8002a48 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	68da      	ldr	r2, [r3, #12]
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a28:	b2d2      	uxtb	r2, r2
 8002a2a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a30:	1c5a      	adds	r2, r3, #1
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002a3a:	b29b      	uxth	r3, r3
 8002a3c:	3b01      	subs	r3, #1
 8002a3e:	b29a      	uxth	r2, r3
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002a44:	2301      	movs	r3, #1
 8002a46:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002a48:	f7fe fcca 	bl	80013e0 <HAL_GetTick>
 8002a4c:	4602      	mov	r2, r0
 8002a4e:	6a3b      	ldr	r3, [r7, #32]
 8002a50:	1ad3      	subs	r3, r2, r3
 8002a52:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002a54:	429a      	cmp	r2, r3
 8002a56:	d803      	bhi.n	8002a60 <HAL_SPI_TransmitReceive+0x2be>
 8002a58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a5e:	d102      	bne.n	8002a66 <HAL_SPI_TransmitReceive+0x2c4>
 8002a60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d109      	bne.n	8002a7a <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	2201      	movs	r2, #1
 8002a6a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	2200      	movs	r2, #0
 8002a72:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8002a76:	2303      	movs	r3, #3
 8002a78:	e038      	b.n	8002aec <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002a7e:	b29b      	uxth	r3, r3
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d19c      	bne.n	80029be <HAL_SPI_TransmitReceive+0x21c>
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002a88:	b29b      	uxth	r3, r3
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d197      	bne.n	80029be <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002a8e:	6a3a      	ldr	r2, [r7, #32]
 8002a90:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002a92:	68f8      	ldr	r0, [r7, #12]
 8002a94:	f000 f908 	bl	8002ca8 <SPI_EndRxTxTransaction>
 8002a98:	4603      	mov	r3, r0
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d008      	beq.n	8002ab0 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	2220      	movs	r2, #32
 8002aa2:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8002aac:	2301      	movs	r3, #1
 8002aae:	e01d      	b.n	8002aec <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	689b      	ldr	r3, [r3, #8]
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d10a      	bne.n	8002ace <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002ab8:	2300      	movs	r3, #0
 8002aba:	613b      	str	r3, [r7, #16]
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	68db      	ldr	r3, [r3, #12]
 8002ac2:	613b      	str	r3, [r7, #16]
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	689b      	ldr	r3, [r3, #8]
 8002aca:	613b      	str	r3, [r7, #16]
 8002acc:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	2201      	movs	r2, #1
 8002ad2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	2200      	movs	r2, #0
 8002ada:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d001      	beq.n	8002aea <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8002ae6:	2301      	movs	r3, #1
 8002ae8:	e000      	b.n	8002aec <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8002aea:	2300      	movs	r3, #0
  }
}
 8002aec:	4618      	mov	r0, r3
 8002aee:	3728      	adds	r7, #40	@ 0x28
 8002af0:	46bd      	mov	sp, r7
 8002af2:	bd80      	pop	{r7, pc}

08002af4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b088      	sub	sp, #32
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	60f8      	str	r0, [r7, #12]
 8002afc:	60b9      	str	r1, [r7, #8]
 8002afe:	603b      	str	r3, [r7, #0]
 8002b00:	4613      	mov	r3, r2
 8002b02:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002b04:	f7fe fc6c 	bl	80013e0 <HAL_GetTick>
 8002b08:	4602      	mov	r2, r0
 8002b0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b0c:	1a9b      	subs	r3, r3, r2
 8002b0e:	683a      	ldr	r2, [r7, #0]
 8002b10:	4413      	add	r3, r2
 8002b12:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002b14:	f7fe fc64 	bl	80013e0 <HAL_GetTick>
 8002b18:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002b1a:	4b39      	ldr	r3, [pc, #228]	@ (8002c00 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	015b      	lsls	r3, r3, #5
 8002b20:	0d1b      	lsrs	r3, r3, #20
 8002b22:	69fa      	ldr	r2, [r7, #28]
 8002b24:	fb02 f303 	mul.w	r3, r2, r3
 8002b28:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002b2a:	e054      	b.n	8002bd6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b32:	d050      	beq.n	8002bd6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002b34:	f7fe fc54 	bl	80013e0 <HAL_GetTick>
 8002b38:	4602      	mov	r2, r0
 8002b3a:	69bb      	ldr	r3, [r7, #24]
 8002b3c:	1ad3      	subs	r3, r2, r3
 8002b3e:	69fa      	ldr	r2, [r7, #28]
 8002b40:	429a      	cmp	r2, r3
 8002b42:	d902      	bls.n	8002b4a <SPI_WaitFlagStateUntilTimeout+0x56>
 8002b44:	69fb      	ldr	r3, [r7, #28]
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d13d      	bne.n	8002bc6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	685a      	ldr	r2, [r3, #4]
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8002b58:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	685b      	ldr	r3, [r3, #4]
 8002b5e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002b62:	d111      	bne.n	8002b88 <SPI_WaitFlagStateUntilTimeout+0x94>
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	689b      	ldr	r3, [r3, #8]
 8002b68:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002b6c:	d004      	beq.n	8002b78 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	689b      	ldr	r3, [r3, #8]
 8002b72:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002b76:	d107      	bne.n	8002b88 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	681a      	ldr	r2, [r3, #0]
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002b86:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b8c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002b90:	d10f      	bne.n	8002bb2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	681a      	ldr	r2, [r3, #0]
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002ba0:	601a      	str	r2, [r3, #0]
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	681a      	ldr	r2, [r3, #0]
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002bb0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	2201      	movs	r2, #1
 8002bb6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8002bc2:	2303      	movs	r3, #3
 8002bc4:	e017      	b.n	8002bf6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002bc6:	697b      	ldr	r3, [r7, #20]
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d101      	bne.n	8002bd0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8002bcc:	2300      	movs	r3, #0
 8002bce:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002bd0:	697b      	ldr	r3, [r7, #20]
 8002bd2:	3b01      	subs	r3, #1
 8002bd4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	689a      	ldr	r2, [r3, #8]
 8002bdc:	68bb      	ldr	r3, [r7, #8]
 8002bde:	4013      	ands	r3, r2
 8002be0:	68ba      	ldr	r2, [r7, #8]
 8002be2:	429a      	cmp	r2, r3
 8002be4:	bf0c      	ite	eq
 8002be6:	2301      	moveq	r3, #1
 8002be8:	2300      	movne	r3, #0
 8002bea:	b2db      	uxtb	r3, r3
 8002bec:	461a      	mov	r2, r3
 8002bee:	79fb      	ldrb	r3, [r7, #7]
 8002bf0:	429a      	cmp	r2, r3
 8002bf2:	d19b      	bne.n	8002b2c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002bf4:	2300      	movs	r3, #0
}
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	3720      	adds	r7, #32
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bd80      	pop	{r7, pc}
 8002bfe:	bf00      	nop
 8002c00:	20000000 	.word	0x20000000

08002c04 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b086      	sub	sp, #24
 8002c08:	af02      	add	r7, sp, #8
 8002c0a:	60f8      	str	r0, [r7, #12]
 8002c0c:	60b9      	str	r1, [r7, #8]
 8002c0e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	685b      	ldr	r3, [r3, #4]
 8002c14:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002c18:	d111      	bne.n	8002c3e <SPI_EndRxTransaction+0x3a>
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	689b      	ldr	r3, [r3, #8]
 8002c1e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002c22:	d004      	beq.n	8002c2e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	689b      	ldr	r3, [r3, #8]
 8002c28:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002c2c:	d107      	bne.n	8002c3e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	681a      	ldr	r2, [r3, #0]
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002c3c:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	685b      	ldr	r3, [r3, #4]
 8002c42:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002c46:	d117      	bne.n	8002c78 <SPI_EndRxTransaction+0x74>
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	689b      	ldr	r3, [r3, #8]
 8002c4c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002c50:	d112      	bne.n	8002c78 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	9300      	str	r3, [sp, #0]
 8002c56:	68bb      	ldr	r3, [r7, #8]
 8002c58:	2200      	movs	r2, #0
 8002c5a:	2101      	movs	r1, #1
 8002c5c:	68f8      	ldr	r0, [r7, #12]
 8002c5e:	f7ff ff49 	bl	8002af4 <SPI_WaitFlagStateUntilTimeout>
 8002c62:	4603      	mov	r3, r0
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d01a      	beq.n	8002c9e <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c6c:	f043 0220 	orr.w	r2, r3, #32
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8002c74:	2303      	movs	r3, #3
 8002c76:	e013      	b.n	8002ca0 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	9300      	str	r3, [sp, #0]
 8002c7c:	68bb      	ldr	r3, [r7, #8]
 8002c7e:	2200      	movs	r2, #0
 8002c80:	2180      	movs	r1, #128	@ 0x80
 8002c82:	68f8      	ldr	r0, [r7, #12]
 8002c84:	f7ff ff36 	bl	8002af4 <SPI_WaitFlagStateUntilTimeout>
 8002c88:	4603      	mov	r3, r0
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d007      	beq.n	8002c9e <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c92:	f043 0220 	orr.w	r2, r3, #32
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8002c9a:	2303      	movs	r3, #3
 8002c9c:	e000      	b.n	8002ca0 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8002c9e:	2300      	movs	r3, #0
}
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	3710      	adds	r7, #16
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	bd80      	pop	{r7, pc}

08002ca8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b086      	sub	sp, #24
 8002cac:	af02      	add	r7, sp, #8
 8002cae:	60f8      	str	r0, [r7, #12]
 8002cb0:	60b9      	str	r1, [r7, #8]
 8002cb2:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	9300      	str	r3, [sp, #0]
 8002cb8:	68bb      	ldr	r3, [r7, #8]
 8002cba:	2201      	movs	r2, #1
 8002cbc:	2102      	movs	r1, #2
 8002cbe:	68f8      	ldr	r0, [r7, #12]
 8002cc0:	f7ff ff18 	bl	8002af4 <SPI_WaitFlagStateUntilTimeout>
 8002cc4:	4603      	mov	r3, r0
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d007      	beq.n	8002cda <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cce:	f043 0220 	orr.w	r2, r3, #32
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8002cd6:	2303      	movs	r3, #3
 8002cd8:	e013      	b.n	8002d02 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	9300      	str	r3, [sp, #0]
 8002cde:	68bb      	ldr	r3, [r7, #8]
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	2180      	movs	r1, #128	@ 0x80
 8002ce4:	68f8      	ldr	r0, [r7, #12]
 8002ce6:	f7ff ff05 	bl	8002af4 <SPI_WaitFlagStateUntilTimeout>
 8002cea:	4603      	mov	r3, r0
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d007      	beq.n	8002d00 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cf4:	f043 0220 	orr.w	r2, r3, #32
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8002cfc:	2303      	movs	r3, #3
 8002cfe:	e000      	b.n	8002d02 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8002d00:	2300      	movs	r3, #0
}
 8002d02:	4618      	mov	r0, r3
 8002d04:	3710      	adds	r7, #16
 8002d06:	46bd      	mov	sp, r7
 8002d08:	bd80      	pop	{r7, pc}

08002d0a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002d0a:	b580      	push	{r7, lr}
 8002d0c:	b082      	sub	sp, #8
 8002d0e:	af00      	add	r7, sp, #0
 8002d10:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d101      	bne.n	8002d1c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002d18:	2301      	movs	r3, #1
 8002d1a:	e041      	b.n	8002da0 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d22:	b2db      	uxtb	r3, r3
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d106      	bne.n	8002d36 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002d30:	6878      	ldr	r0, [r7, #4]
 8002d32:	f7fe f9d7 	bl	80010e4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	2202      	movs	r2, #2
 8002d3a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681a      	ldr	r2, [r3, #0]
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	3304      	adds	r3, #4
 8002d46:	4619      	mov	r1, r3
 8002d48:	4610      	mov	r0, r2
 8002d4a:	f000 f8ef 	bl	8002f2c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	2201      	movs	r2, #1
 8002d52:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	2201      	movs	r2, #1
 8002d5a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	2201      	movs	r2, #1
 8002d62:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	2201      	movs	r2, #1
 8002d6a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	2201      	movs	r2, #1
 8002d72:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	2201      	movs	r2, #1
 8002d7a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	2201      	movs	r2, #1
 8002d82:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	2201      	movs	r2, #1
 8002d8a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	2201      	movs	r2, #1
 8002d92:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	2201      	movs	r2, #1
 8002d9a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002d9e:	2300      	movs	r3, #0
}
 8002da0:	4618      	mov	r0, r3
 8002da2:	3708      	adds	r7, #8
 8002da4:	46bd      	mov	sp, r7
 8002da6:	bd80      	pop	{r7, pc}

08002da8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b086      	sub	sp, #24
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	60f8      	str	r0, [r7, #12]
 8002db0:	60b9      	str	r1, [r7, #8]
 8002db2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002db4:	2300      	movs	r3, #0
 8002db6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002dbe:	2b01      	cmp	r3, #1
 8002dc0:	d101      	bne.n	8002dc6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002dc2:	2302      	movs	r3, #2
 8002dc4:	e0ae      	b.n	8002f24 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	2201      	movs	r2, #1
 8002dca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	2b0c      	cmp	r3, #12
 8002dd2:	f200 809f 	bhi.w	8002f14 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8002dd6:	a201      	add	r2, pc, #4	@ (adr r2, 8002ddc <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002dd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ddc:	08002e11 	.word	0x08002e11
 8002de0:	08002f15 	.word	0x08002f15
 8002de4:	08002f15 	.word	0x08002f15
 8002de8:	08002f15 	.word	0x08002f15
 8002dec:	08002e51 	.word	0x08002e51
 8002df0:	08002f15 	.word	0x08002f15
 8002df4:	08002f15 	.word	0x08002f15
 8002df8:	08002f15 	.word	0x08002f15
 8002dfc:	08002e93 	.word	0x08002e93
 8002e00:	08002f15 	.word	0x08002f15
 8002e04:	08002f15 	.word	0x08002f15
 8002e08:	08002f15 	.word	0x08002f15
 8002e0c:	08002ed3 	.word	0x08002ed3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	68b9      	ldr	r1, [r7, #8]
 8002e16:	4618      	mov	r0, r3
 8002e18:	f000 f8f6 	bl	8003008 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	699a      	ldr	r2, [r3, #24]
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f042 0208 	orr.w	r2, r2, #8
 8002e2a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	699a      	ldr	r2, [r3, #24]
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f022 0204 	bic.w	r2, r2, #4
 8002e3a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	6999      	ldr	r1, [r3, #24]
 8002e42:	68bb      	ldr	r3, [r7, #8]
 8002e44:	691a      	ldr	r2, [r3, #16]
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	430a      	orrs	r2, r1
 8002e4c:	619a      	str	r2, [r3, #24]
      break;
 8002e4e:	e064      	b.n	8002f1a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	68b9      	ldr	r1, [r7, #8]
 8002e56:	4618      	mov	r0, r3
 8002e58:	f000 f93c 	bl	80030d4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	699a      	ldr	r2, [r3, #24]
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002e6a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	699a      	ldr	r2, [r3, #24]
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002e7a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	6999      	ldr	r1, [r3, #24]
 8002e82:	68bb      	ldr	r3, [r7, #8]
 8002e84:	691b      	ldr	r3, [r3, #16]
 8002e86:	021a      	lsls	r2, r3, #8
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	430a      	orrs	r2, r1
 8002e8e:	619a      	str	r2, [r3, #24]
      break;
 8002e90:	e043      	b.n	8002f1a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	68b9      	ldr	r1, [r7, #8]
 8002e98:	4618      	mov	r0, r3
 8002e9a:	f000 f985 	bl	80031a8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	69da      	ldr	r2, [r3, #28]
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f042 0208 	orr.w	r2, r2, #8
 8002eac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	69da      	ldr	r2, [r3, #28]
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f022 0204 	bic.w	r2, r2, #4
 8002ebc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	69d9      	ldr	r1, [r3, #28]
 8002ec4:	68bb      	ldr	r3, [r7, #8]
 8002ec6:	691a      	ldr	r2, [r3, #16]
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	430a      	orrs	r2, r1
 8002ece:	61da      	str	r2, [r3, #28]
      break;
 8002ed0:	e023      	b.n	8002f1a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	68b9      	ldr	r1, [r7, #8]
 8002ed8:	4618      	mov	r0, r3
 8002eda:	f000 f9cf 	bl	800327c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	69da      	ldr	r2, [r3, #28]
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002eec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	69da      	ldr	r2, [r3, #28]
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002efc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	69d9      	ldr	r1, [r3, #28]
 8002f04:	68bb      	ldr	r3, [r7, #8]
 8002f06:	691b      	ldr	r3, [r3, #16]
 8002f08:	021a      	lsls	r2, r3, #8
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	430a      	orrs	r2, r1
 8002f10:	61da      	str	r2, [r3, #28]
      break;
 8002f12:	e002      	b.n	8002f1a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8002f14:	2301      	movs	r3, #1
 8002f16:	75fb      	strb	r3, [r7, #23]
      break;
 8002f18:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002f22:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f24:	4618      	mov	r0, r3
 8002f26:	3718      	adds	r7, #24
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	bd80      	pop	{r7, pc}

08002f2c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002f2c:	b480      	push	{r7}
 8002f2e:	b085      	sub	sp, #20
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
 8002f34:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	4a2f      	ldr	r2, [pc, #188]	@ (8002ffc <TIM_Base_SetConfig+0xd0>)
 8002f40:	4293      	cmp	r3, r2
 8002f42:	d00b      	beq.n	8002f5c <TIM_Base_SetConfig+0x30>
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002f4a:	d007      	beq.n	8002f5c <TIM_Base_SetConfig+0x30>
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	4a2c      	ldr	r2, [pc, #176]	@ (8003000 <TIM_Base_SetConfig+0xd4>)
 8002f50:	4293      	cmp	r3, r2
 8002f52:	d003      	beq.n	8002f5c <TIM_Base_SetConfig+0x30>
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	4a2b      	ldr	r2, [pc, #172]	@ (8003004 <TIM_Base_SetConfig+0xd8>)
 8002f58:	4293      	cmp	r3, r2
 8002f5a:	d108      	bne.n	8002f6e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002f62:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002f64:	683b      	ldr	r3, [r7, #0]
 8002f66:	685b      	ldr	r3, [r3, #4]
 8002f68:	68fa      	ldr	r2, [r7, #12]
 8002f6a:	4313      	orrs	r3, r2
 8002f6c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	4a22      	ldr	r2, [pc, #136]	@ (8002ffc <TIM_Base_SetConfig+0xd0>)
 8002f72:	4293      	cmp	r3, r2
 8002f74:	d00b      	beq.n	8002f8e <TIM_Base_SetConfig+0x62>
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002f7c:	d007      	beq.n	8002f8e <TIM_Base_SetConfig+0x62>
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	4a1f      	ldr	r2, [pc, #124]	@ (8003000 <TIM_Base_SetConfig+0xd4>)
 8002f82:	4293      	cmp	r3, r2
 8002f84:	d003      	beq.n	8002f8e <TIM_Base_SetConfig+0x62>
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	4a1e      	ldr	r2, [pc, #120]	@ (8003004 <TIM_Base_SetConfig+0xd8>)
 8002f8a:	4293      	cmp	r3, r2
 8002f8c:	d108      	bne.n	8002fa0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002f94:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002f96:	683b      	ldr	r3, [r7, #0]
 8002f98:	68db      	ldr	r3, [r3, #12]
 8002f9a:	68fa      	ldr	r2, [r7, #12]
 8002f9c:	4313      	orrs	r3, r2
 8002f9e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002fa6:	683b      	ldr	r3, [r7, #0]
 8002fa8:	695b      	ldr	r3, [r3, #20]
 8002faa:	4313      	orrs	r3, r2
 8002fac:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	68fa      	ldr	r2, [r7, #12]
 8002fb2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002fb4:	683b      	ldr	r3, [r7, #0]
 8002fb6:	689a      	ldr	r2, [r3, #8]
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002fbc:	683b      	ldr	r3, [r7, #0]
 8002fbe:	681a      	ldr	r2, [r3, #0]
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	4a0d      	ldr	r2, [pc, #52]	@ (8002ffc <TIM_Base_SetConfig+0xd0>)
 8002fc8:	4293      	cmp	r3, r2
 8002fca:	d103      	bne.n	8002fd4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002fcc:	683b      	ldr	r3, [r7, #0]
 8002fce:	691a      	ldr	r2, [r3, #16]
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	2201      	movs	r2, #1
 8002fd8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	691b      	ldr	r3, [r3, #16]
 8002fde:	f003 0301 	and.w	r3, r3, #1
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d005      	beq.n	8002ff2 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	691b      	ldr	r3, [r3, #16]
 8002fea:	f023 0201 	bic.w	r2, r3, #1
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	611a      	str	r2, [r3, #16]
  }
}
 8002ff2:	bf00      	nop
 8002ff4:	3714      	adds	r7, #20
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	bc80      	pop	{r7}
 8002ffa:	4770      	bx	lr
 8002ffc:	40012c00 	.word	0x40012c00
 8003000:	40000400 	.word	0x40000400
 8003004:	40000800 	.word	0x40000800

08003008 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003008:	b480      	push	{r7}
 800300a:	b087      	sub	sp, #28
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
 8003010:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	6a1b      	ldr	r3, [r3, #32]
 8003016:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	6a1b      	ldr	r3, [r3, #32]
 800301c:	f023 0201 	bic.w	r2, r3, #1
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	685b      	ldr	r3, [r3, #4]
 8003028:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	699b      	ldr	r3, [r3, #24]
 800302e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003036:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	f023 0303 	bic.w	r3, r3, #3
 800303e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003040:	683b      	ldr	r3, [r7, #0]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	68fa      	ldr	r2, [r7, #12]
 8003046:	4313      	orrs	r3, r2
 8003048:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800304a:	697b      	ldr	r3, [r7, #20]
 800304c:	f023 0302 	bic.w	r3, r3, #2
 8003050:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003052:	683b      	ldr	r3, [r7, #0]
 8003054:	689b      	ldr	r3, [r3, #8]
 8003056:	697a      	ldr	r2, [r7, #20]
 8003058:	4313      	orrs	r3, r2
 800305a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	4a1c      	ldr	r2, [pc, #112]	@ (80030d0 <TIM_OC1_SetConfig+0xc8>)
 8003060:	4293      	cmp	r3, r2
 8003062:	d10c      	bne.n	800307e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003064:	697b      	ldr	r3, [r7, #20]
 8003066:	f023 0308 	bic.w	r3, r3, #8
 800306a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800306c:	683b      	ldr	r3, [r7, #0]
 800306e:	68db      	ldr	r3, [r3, #12]
 8003070:	697a      	ldr	r2, [r7, #20]
 8003072:	4313      	orrs	r3, r2
 8003074:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003076:	697b      	ldr	r3, [r7, #20]
 8003078:	f023 0304 	bic.w	r3, r3, #4
 800307c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	4a13      	ldr	r2, [pc, #76]	@ (80030d0 <TIM_OC1_SetConfig+0xc8>)
 8003082:	4293      	cmp	r3, r2
 8003084:	d111      	bne.n	80030aa <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003086:	693b      	ldr	r3, [r7, #16]
 8003088:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800308c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800308e:	693b      	ldr	r3, [r7, #16]
 8003090:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003094:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003096:	683b      	ldr	r3, [r7, #0]
 8003098:	695b      	ldr	r3, [r3, #20]
 800309a:	693a      	ldr	r2, [r7, #16]
 800309c:	4313      	orrs	r3, r2
 800309e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80030a0:	683b      	ldr	r3, [r7, #0]
 80030a2:	699b      	ldr	r3, [r3, #24]
 80030a4:	693a      	ldr	r2, [r7, #16]
 80030a6:	4313      	orrs	r3, r2
 80030a8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	693a      	ldr	r2, [r7, #16]
 80030ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	68fa      	ldr	r2, [r7, #12]
 80030b4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	685a      	ldr	r2, [r3, #4]
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	697a      	ldr	r2, [r7, #20]
 80030c2:	621a      	str	r2, [r3, #32]
}
 80030c4:	bf00      	nop
 80030c6:	371c      	adds	r7, #28
 80030c8:	46bd      	mov	sp, r7
 80030ca:	bc80      	pop	{r7}
 80030cc:	4770      	bx	lr
 80030ce:	bf00      	nop
 80030d0:	40012c00 	.word	0x40012c00

080030d4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80030d4:	b480      	push	{r7}
 80030d6:	b087      	sub	sp, #28
 80030d8:	af00      	add	r7, sp, #0
 80030da:	6078      	str	r0, [r7, #4]
 80030dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	6a1b      	ldr	r3, [r3, #32]
 80030e2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6a1b      	ldr	r3, [r3, #32]
 80030e8:	f023 0210 	bic.w	r2, r3, #16
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	685b      	ldr	r3, [r3, #4]
 80030f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	699b      	ldr	r3, [r3, #24]
 80030fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003102:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800310a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800310c:	683b      	ldr	r3, [r7, #0]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	021b      	lsls	r3, r3, #8
 8003112:	68fa      	ldr	r2, [r7, #12]
 8003114:	4313      	orrs	r3, r2
 8003116:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003118:	697b      	ldr	r3, [r7, #20]
 800311a:	f023 0320 	bic.w	r3, r3, #32
 800311e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003120:	683b      	ldr	r3, [r7, #0]
 8003122:	689b      	ldr	r3, [r3, #8]
 8003124:	011b      	lsls	r3, r3, #4
 8003126:	697a      	ldr	r2, [r7, #20]
 8003128:	4313      	orrs	r3, r2
 800312a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	4a1d      	ldr	r2, [pc, #116]	@ (80031a4 <TIM_OC2_SetConfig+0xd0>)
 8003130:	4293      	cmp	r3, r2
 8003132:	d10d      	bne.n	8003150 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003134:	697b      	ldr	r3, [r7, #20]
 8003136:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800313a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800313c:	683b      	ldr	r3, [r7, #0]
 800313e:	68db      	ldr	r3, [r3, #12]
 8003140:	011b      	lsls	r3, r3, #4
 8003142:	697a      	ldr	r2, [r7, #20]
 8003144:	4313      	orrs	r3, r2
 8003146:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003148:	697b      	ldr	r3, [r7, #20]
 800314a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800314e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	4a14      	ldr	r2, [pc, #80]	@ (80031a4 <TIM_OC2_SetConfig+0xd0>)
 8003154:	4293      	cmp	r3, r2
 8003156:	d113      	bne.n	8003180 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003158:	693b      	ldr	r3, [r7, #16]
 800315a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800315e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003160:	693b      	ldr	r3, [r7, #16]
 8003162:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003166:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003168:	683b      	ldr	r3, [r7, #0]
 800316a:	695b      	ldr	r3, [r3, #20]
 800316c:	009b      	lsls	r3, r3, #2
 800316e:	693a      	ldr	r2, [r7, #16]
 8003170:	4313      	orrs	r3, r2
 8003172:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003174:	683b      	ldr	r3, [r7, #0]
 8003176:	699b      	ldr	r3, [r3, #24]
 8003178:	009b      	lsls	r3, r3, #2
 800317a:	693a      	ldr	r2, [r7, #16]
 800317c:	4313      	orrs	r3, r2
 800317e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	693a      	ldr	r2, [r7, #16]
 8003184:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	68fa      	ldr	r2, [r7, #12]
 800318a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800318c:	683b      	ldr	r3, [r7, #0]
 800318e:	685a      	ldr	r2, [r3, #4]
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	697a      	ldr	r2, [r7, #20]
 8003198:	621a      	str	r2, [r3, #32]
}
 800319a:	bf00      	nop
 800319c:	371c      	adds	r7, #28
 800319e:	46bd      	mov	sp, r7
 80031a0:	bc80      	pop	{r7}
 80031a2:	4770      	bx	lr
 80031a4:	40012c00 	.word	0x40012c00

080031a8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80031a8:	b480      	push	{r7}
 80031aa:	b087      	sub	sp, #28
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
 80031b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	6a1b      	ldr	r3, [r3, #32]
 80031b6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	6a1b      	ldr	r3, [r3, #32]
 80031bc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	685b      	ldr	r3, [r3, #4]
 80031c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	69db      	ldr	r3, [r3, #28]
 80031ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80031d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	f023 0303 	bic.w	r3, r3, #3
 80031de:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80031e0:	683b      	ldr	r3, [r7, #0]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	68fa      	ldr	r2, [r7, #12]
 80031e6:	4313      	orrs	r3, r2
 80031e8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80031ea:	697b      	ldr	r3, [r7, #20]
 80031ec:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80031f0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80031f2:	683b      	ldr	r3, [r7, #0]
 80031f4:	689b      	ldr	r3, [r3, #8]
 80031f6:	021b      	lsls	r3, r3, #8
 80031f8:	697a      	ldr	r2, [r7, #20]
 80031fa:	4313      	orrs	r3, r2
 80031fc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	4a1d      	ldr	r2, [pc, #116]	@ (8003278 <TIM_OC3_SetConfig+0xd0>)
 8003202:	4293      	cmp	r3, r2
 8003204:	d10d      	bne.n	8003222 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003206:	697b      	ldr	r3, [r7, #20]
 8003208:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800320c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800320e:	683b      	ldr	r3, [r7, #0]
 8003210:	68db      	ldr	r3, [r3, #12]
 8003212:	021b      	lsls	r3, r3, #8
 8003214:	697a      	ldr	r2, [r7, #20]
 8003216:	4313      	orrs	r3, r2
 8003218:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800321a:	697b      	ldr	r3, [r7, #20]
 800321c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003220:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	4a14      	ldr	r2, [pc, #80]	@ (8003278 <TIM_OC3_SetConfig+0xd0>)
 8003226:	4293      	cmp	r3, r2
 8003228:	d113      	bne.n	8003252 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800322a:	693b      	ldr	r3, [r7, #16]
 800322c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003230:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003232:	693b      	ldr	r3, [r7, #16]
 8003234:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003238:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	695b      	ldr	r3, [r3, #20]
 800323e:	011b      	lsls	r3, r3, #4
 8003240:	693a      	ldr	r2, [r7, #16]
 8003242:	4313      	orrs	r3, r2
 8003244:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003246:	683b      	ldr	r3, [r7, #0]
 8003248:	699b      	ldr	r3, [r3, #24]
 800324a:	011b      	lsls	r3, r3, #4
 800324c:	693a      	ldr	r2, [r7, #16]
 800324e:	4313      	orrs	r3, r2
 8003250:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	693a      	ldr	r2, [r7, #16]
 8003256:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	68fa      	ldr	r2, [r7, #12]
 800325c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800325e:	683b      	ldr	r3, [r7, #0]
 8003260:	685a      	ldr	r2, [r3, #4]
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	697a      	ldr	r2, [r7, #20]
 800326a:	621a      	str	r2, [r3, #32]
}
 800326c:	bf00      	nop
 800326e:	371c      	adds	r7, #28
 8003270:	46bd      	mov	sp, r7
 8003272:	bc80      	pop	{r7}
 8003274:	4770      	bx	lr
 8003276:	bf00      	nop
 8003278:	40012c00 	.word	0x40012c00

0800327c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800327c:	b480      	push	{r7}
 800327e:	b087      	sub	sp, #28
 8003280:	af00      	add	r7, sp, #0
 8003282:	6078      	str	r0, [r7, #4]
 8003284:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	6a1b      	ldr	r3, [r3, #32]
 800328a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6a1b      	ldr	r3, [r3, #32]
 8003290:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	685b      	ldr	r3, [r3, #4]
 800329c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	69db      	ldr	r3, [r3, #28]
 80032a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80032aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80032b2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80032b4:	683b      	ldr	r3, [r7, #0]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	021b      	lsls	r3, r3, #8
 80032ba:	68fa      	ldr	r2, [r7, #12]
 80032bc:	4313      	orrs	r3, r2
 80032be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80032c0:	693b      	ldr	r3, [r7, #16]
 80032c2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80032c6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	689b      	ldr	r3, [r3, #8]
 80032cc:	031b      	lsls	r3, r3, #12
 80032ce:	693a      	ldr	r2, [r7, #16]
 80032d0:	4313      	orrs	r3, r2
 80032d2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	4a0f      	ldr	r2, [pc, #60]	@ (8003314 <TIM_OC4_SetConfig+0x98>)
 80032d8:	4293      	cmp	r3, r2
 80032da:	d109      	bne.n	80032f0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80032dc:	697b      	ldr	r3, [r7, #20]
 80032de:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80032e2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80032e4:	683b      	ldr	r3, [r7, #0]
 80032e6:	695b      	ldr	r3, [r3, #20]
 80032e8:	019b      	lsls	r3, r3, #6
 80032ea:	697a      	ldr	r2, [r7, #20]
 80032ec:	4313      	orrs	r3, r2
 80032ee:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	697a      	ldr	r2, [r7, #20]
 80032f4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	68fa      	ldr	r2, [r7, #12]
 80032fa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	685a      	ldr	r2, [r3, #4]
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	693a      	ldr	r2, [r7, #16]
 8003308:	621a      	str	r2, [r3, #32]
}
 800330a:	bf00      	nop
 800330c:	371c      	adds	r7, #28
 800330e:	46bd      	mov	sp, r7
 8003310:	bc80      	pop	{r7}
 8003312:	4770      	bx	lr
 8003314:	40012c00 	.word	0x40012c00

08003318 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003318:	b480      	push	{r7}
 800331a:	b085      	sub	sp, #20
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
 8003320:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003328:	2b01      	cmp	r3, #1
 800332a:	d101      	bne.n	8003330 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800332c:	2302      	movs	r3, #2
 800332e:	e046      	b.n	80033be <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	2201      	movs	r2, #1
 8003334:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2202      	movs	r2, #2
 800333c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	685b      	ldr	r3, [r3, #4]
 8003346:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	689b      	ldr	r3, [r3, #8]
 800334e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003356:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003358:	683b      	ldr	r3, [r7, #0]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	68fa      	ldr	r2, [r7, #12]
 800335e:	4313      	orrs	r3, r2
 8003360:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	68fa      	ldr	r2, [r7, #12]
 8003368:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	4a16      	ldr	r2, [pc, #88]	@ (80033c8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003370:	4293      	cmp	r3, r2
 8003372:	d00e      	beq.n	8003392 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800337c:	d009      	beq.n	8003392 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	4a12      	ldr	r2, [pc, #72]	@ (80033cc <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003384:	4293      	cmp	r3, r2
 8003386:	d004      	beq.n	8003392 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	4a10      	ldr	r2, [pc, #64]	@ (80033d0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800338e:	4293      	cmp	r3, r2
 8003390:	d10c      	bne.n	80033ac <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003392:	68bb      	ldr	r3, [r7, #8]
 8003394:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003398:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800339a:	683b      	ldr	r3, [r7, #0]
 800339c:	685b      	ldr	r3, [r3, #4]
 800339e:	68ba      	ldr	r2, [r7, #8]
 80033a0:	4313      	orrs	r3, r2
 80033a2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	68ba      	ldr	r2, [r7, #8]
 80033aa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	2201      	movs	r2, #1
 80033b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2200      	movs	r2, #0
 80033b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80033bc:	2300      	movs	r3, #0
}
 80033be:	4618      	mov	r0, r3
 80033c0:	3714      	adds	r7, #20
 80033c2:	46bd      	mov	sp, r7
 80033c4:	bc80      	pop	{r7}
 80033c6:	4770      	bx	lr
 80033c8:	40012c00 	.word	0x40012c00
 80033cc:	40000400 	.word	0x40000400
 80033d0:	40000800 	.word	0x40000800

080033d4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	b082      	sub	sp, #8
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d101      	bne.n	80033e6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80033e2:	2301      	movs	r3, #1
 80033e4:	e042      	b.n	800346c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80033ec:	b2db      	uxtb	r3, r3
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d106      	bne.n	8003400 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	2200      	movs	r2, #0
 80033f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80033fa:	6878      	ldr	r0, [r7, #4]
 80033fc:	f7fd fef2 	bl	80011e4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	2224      	movs	r2, #36	@ 0x24
 8003404:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	68da      	ldr	r2, [r3, #12]
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003416:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003418:	6878      	ldr	r0, [r7, #4]
 800341a:	f000 f82b 	bl	8003474 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	691a      	ldr	r2, [r3, #16]
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800342c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	695a      	ldr	r2, [r3, #20]
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800343c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	68da      	ldr	r2, [r3, #12]
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800344c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	2200      	movs	r2, #0
 8003452:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	2220      	movs	r2, #32
 8003458:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2220      	movs	r2, #32
 8003460:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	2200      	movs	r2, #0
 8003468:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800346a:	2300      	movs	r3, #0
}
 800346c:	4618      	mov	r0, r3
 800346e:	3708      	adds	r7, #8
 8003470:	46bd      	mov	sp, r7
 8003472:	bd80      	pop	{r7, pc}

08003474 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003474:	b580      	push	{r7, lr}
 8003476:	b084      	sub	sp, #16
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	691b      	ldr	r3, [r3, #16]
 8003482:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	68da      	ldr	r2, [r3, #12]
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	430a      	orrs	r2, r1
 8003490:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	689a      	ldr	r2, [r3, #8]
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	691b      	ldr	r3, [r3, #16]
 800349a:	431a      	orrs	r2, r3
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	695b      	ldr	r3, [r3, #20]
 80034a0:	4313      	orrs	r3, r2
 80034a2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	68db      	ldr	r3, [r3, #12]
 80034aa:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80034ae:	f023 030c 	bic.w	r3, r3, #12
 80034b2:	687a      	ldr	r2, [r7, #4]
 80034b4:	6812      	ldr	r2, [r2, #0]
 80034b6:	68b9      	ldr	r1, [r7, #8]
 80034b8:	430b      	orrs	r3, r1
 80034ba:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	695b      	ldr	r3, [r3, #20]
 80034c2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	699a      	ldr	r2, [r3, #24]
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	430a      	orrs	r2, r1
 80034d0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	4a2c      	ldr	r2, [pc, #176]	@ (8003588 <UART_SetConfig+0x114>)
 80034d8:	4293      	cmp	r3, r2
 80034da:	d103      	bne.n	80034e4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80034dc:	f7fe fe4e 	bl	800217c <HAL_RCC_GetPCLK2Freq>
 80034e0:	60f8      	str	r0, [r7, #12]
 80034e2:	e002      	b.n	80034ea <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80034e4:	f7fe fe36 	bl	8002154 <HAL_RCC_GetPCLK1Freq>
 80034e8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80034ea:	68fa      	ldr	r2, [r7, #12]
 80034ec:	4613      	mov	r3, r2
 80034ee:	009b      	lsls	r3, r3, #2
 80034f0:	4413      	add	r3, r2
 80034f2:	009a      	lsls	r2, r3, #2
 80034f4:	441a      	add	r2, r3
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	685b      	ldr	r3, [r3, #4]
 80034fa:	009b      	lsls	r3, r3, #2
 80034fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003500:	4a22      	ldr	r2, [pc, #136]	@ (800358c <UART_SetConfig+0x118>)
 8003502:	fba2 2303 	umull	r2, r3, r2, r3
 8003506:	095b      	lsrs	r3, r3, #5
 8003508:	0119      	lsls	r1, r3, #4
 800350a:	68fa      	ldr	r2, [r7, #12]
 800350c:	4613      	mov	r3, r2
 800350e:	009b      	lsls	r3, r3, #2
 8003510:	4413      	add	r3, r2
 8003512:	009a      	lsls	r2, r3, #2
 8003514:	441a      	add	r2, r3
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	685b      	ldr	r3, [r3, #4]
 800351a:	009b      	lsls	r3, r3, #2
 800351c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003520:	4b1a      	ldr	r3, [pc, #104]	@ (800358c <UART_SetConfig+0x118>)
 8003522:	fba3 0302 	umull	r0, r3, r3, r2
 8003526:	095b      	lsrs	r3, r3, #5
 8003528:	2064      	movs	r0, #100	@ 0x64
 800352a:	fb00 f303 	mul.w	r3, r0, r3
 800352e:	1ad3      	subs	r3, r2, r3
 8003530:	011b      	lsls	r3, r3, #4
 8003532:	3332      	adds	r3, #50	@ 0x32
 8003534:	4a15      	ldr	r2, [pc, #84]	@ (800358c <UART_SetConfig+0x118>)
 8003536:	fba2 2303 	umull	r2, r3, r2, r3
 800353a:	095b      	lsrs	r3, r3, #5
 800353c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003540:	4419      	add	r1, r3
 8003542:	68fa      	ldr	r2, [r7, #12]
 8003544:	4613      	mov	r3, r2
 8003546:	009b      	lsls	r3, r3, #2
 8003548:	4413      	add	r3, r2
 800354a:	009a      	lsls	r2, r3, #2
 800354c:	441a      	add	r2, r3
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	685b      	ldr	r3, [r3, #4]
 8003552:	009b      	lsls	r3, r3, #2
 8003554:	fbb2 f2f3 	udiv	r2, r2, r3
 8003558:	4b0c      	ldr	r3, [pc, #48]	@ (800358c <UART_SetConfig+0x118>)
 800355a:	fba3 0302 	umull	r0, r3, r3, r2
 800355e:	095b      	lsrs	r3, r3, #5
 8003560:	2064      	movs	r0, #100	@ 0x64
 8003562:	fb00 f303 	mul.w	r3, r0, r3
 8003566:	1ad3      	subs	r3, r2, r3
 8003568:	011b      	lsls	r3, r3, #4
 800356a:	3332      	adds	r3, #50	@ 0x32
 800356c:	4a07      	ldr	r2, [pc, #28]	@ (800358c <UART_SetConfig+0x118>)
 800356e:	fba2 2303 	umull	r2, r3, r2, r3
 8003572:	095b      	lsrs	r3, r3, #5
 8003574:	f003 020f 	and.w	r2, r3, #15
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	440a      	add	r2, r1
 800357e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003580:	bf00      	nop
 8003582:	3710      	adds	r7, #16
 8003584:	46bd      	mov	sp, r7
 8003586:	bd80      	pop	{r7, pc}
 8003588:	40013800 	.word	0x40013800
 800358c:	51eb851f 	.word	0x51eb851f

08003590 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8003590:	b480      	push	{r7}
 8003592:	b085      	sub	sp, #20
 8003594:	af00      	add	r7, sp, #0
 8003596:	4603      	mov	r3, r0
 8003598:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800359a:	2300      	movs	r3, #0
 800359c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800359e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80035a2:	2b84      	cmp	r3, #132	@ 0x84
 80035a4:	d005      	beq.n	80035b2 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80035a6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	4413      	add	r3, r2
 80035ae:	3303      	adds	r3, #3
 80035b0:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80035b2:	68fb      	ldr	r3, [r7, #12]
}
 80035b4:	4618      	mov	r0, r3
 80035b6:	3714      	adds	r7, #20
 80035b8:	46bd      	mov	sp, r7
 80035ba:	bc80      	pop	{r7}
 80035bc:	4770      	bx	lr

080035be <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80035be:	b580      	push	{r7, lr}
 80035c0:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80035c2:	f001 f83f 	bl	8004644 <vTaskStartScheduler>
  
  return osOK;
 80035c6:	2300      	movs	r3, #0
}
 80035c8:	4618      	mov	r0, r3
 80035ca:	bd80      	pop	{r7, pc}

080035cc <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80035cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80035ce:	b089      	sub	sp, #36	@ 0x24
 80035d0:	af04      	add	r7, sp, #16
 80035d2:	6078      	str	r0, [r7, #4]
 80035d4:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	695b      	ldr	r3, [r3, #20]
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d020      	beq.n	8003620 <osThreadCreate+0x54>
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	699b      	ldr	r3, [r3, #24]
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d01c      	beq.n	8003620 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	685c      	ldr	r4, [r3, #4]
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	691e      	ldr	r6, [r3, #16]
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80035f8:	4618      	mov	r0, r3
 80035fa:	f7ff ffc9 	bl	8003590 <makeFreeRtosPriority>
 80035fe:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	695b      	ldr	r3, [r3, #20]
 8003604:	687a      	ldr	r2, [r7, #4]
 8003606:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003608:	9202      	str	r2, [sp, #8]
 800360a:	9301      	str	r3, [sp, #4]
 800360c:	9100      	str	r1, [sp, #0]
 800360e:	683b      	ldr	r3, [r7, #0]
 8003610:	4632      	mov	r2, r6
 8003612:	4629      	mov	r1, r5
 8003614:	4620      	mov	r0, r4
 8003616:	f000 fe66 	bl	80042e6 <xTaskCreateStatic>
 800361a:	4603      	mov	r3, r0
 800361c:	60fb      	str	r3, [r7, #12]
 800361e:	e01c      	b.n	800365a <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	685c      	ldr	r4, [r3, #4]
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800362c:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003634:	4618      	mov	r0, r3
 8003636:	f7ff ffab 	bl	8003590 <makeFreeRtosPriority>
 800363a:	4602      	mov	r2, r0
 800363c:	f107 030c 	add.w	r3, r7, #12
 8003640:	9301      	str	r3, [sp, #4]
 8003642:	9200      	str	r2, [sp, #0]
 8003644:	683b      	ldr	r3, [r7, #0]
 8003646:	4632      	mov	r2, r6
 8003648:	4629      	mov	r1, r5
 800364a:	4620      	mov	r0, r4
 800364c:	f000 feab 	bl	80043a6 <xTaskCreate>
 8003650:	4603      	mov	r3, r0
 8003652:	2b01      	cmp	r3, #1
 8003654:	d001      	beq.n	800365a <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8003656:	2300      	movs	r3, #0
 8003658:	e000      	b.n	800365c <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800365a:	68fb      	ldr	r3, [r7, #12]
}
 800365c:	4618      	mov	r0, r3
 800365e:	3714      	adds	r7, #20
 8003660:	46bd      	mov	sp, r7
 8003662:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003664 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8003664:	b580      	push	{r7, lr}
 8003666:	b086      	sub	sp, #24
 8003668:	af02      	add	r7, sp, #8
 800366a:	6078      	str	r0, [r7, #4]
 800366c:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	685b      	ldr	r3, [r3, #4]
 8003672:	2b00      	cmp	r3, #0
 8003674:	d016      	beq.n	80036a4 <osSemaphoreCreate+0x40>
    if (count == 1) {
 8003676:	683b      	ldr	r3, [r7, #0]
 8003678:	2b01      	cmp	r3, #1
 800367a:	d10a      	bne.n	8003692 <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	685b      	ldr	r3, [r3, #4]
 8003680:	2203      	movs	r2, #3
 8003682:	9200      	str	r2, [sp, #0]
 8003684:	2200      	movs	r2, #0
 8003686:	2100      	movs	r1, #0
 8003688:	2001      	movs	r0, #1
 800368a:	f000 f943 	bl	8003914 <xQueueGenericCreateStatic>
 800368e:	4603      	mov	r3, r0
 8003690:	e023      	b.n	80036da <osSemaphoreCreate+0x76>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
 8003692:	6838      	ldr	r0, [r7, #0]
 8003694:	6839      	ldr	r1, [r7, #0]
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	685b      	ldr	r3, [r3, #4]
 800369a:	461a      	mov	r2, r3
 800369c:	f000 fa11 	bl	8003ac2 <xQueueCreateCountingSemaphoreStatic>
 80036a0:	4603      	mov	r3, r0
 80036a2:	e01a      	b.n	80036da <osSemaphoreCreate+0x76>
      return NULL;
#endif
    }
  }
  else {
    if (count == 1) {
 80036a4:	683b      	ldr	r3, [r7, #0]
 80036a6:	2b01      	cmp	r3, #1
 80036a8:	d110      	bne.n	80036cc <osSemaphoreCreate+0x68>
      vSemaphoreCreateBinary(sema);
 80036aa:	2203      	movs	r2, #3
 80036ac:	2100      	movs	r1, #0
 80036ae:	2001      	movs	r0, #1
 80036b0:	f000 f9ad 	bl	8003a0e <xQueueGenericCreate>
 80036b4:	60f8      	str	r0, [r7, #12]
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d005      	beq.n	80036c8 <osSemaphoreCreate+0x64>
 80036bc:	2300      	movs	r3, #0
 80036be:	2200      	movs	r2, #0
 80036c0:	2100      	movs	r1, #0
 80036c2:	68f8      	ldr	r0, [r7, #12]
 80036c4:	f000 fa6c 	bl	8003ba0 <xQueueGenericSend>
      return sema;
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	e006      	b.n	80036da <osSemaphoreCreate+0x76>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
 80036cc:	683b      	ldr	r3, [r7, #0]
 80036ce:	683a      	ldr	r2, [r7, #0]
 80036d0:	4611      	mov	r1, r2
 80036d2:	4618      	mov	r0, r3
 80036d4:	f000 fa2e 	bl	8003b34 <xQueueCreateCountingSemaphore>
 80036d8:	4603      	mov	r3, r0
#else
    return NULL;
#endif
  }
#endif
}
 80036da:	4618      	mov	r0, r3
 80036dc:	3710      	adds	r7, #16
 80036de:	46bd      	mov	sp, r7
 80036e0:	bd80      	pop	{r7, pc}

080036e2 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80036e2:	b480      	push	{r7}
 80036e4:	b083      	sub	sp, #12
 80036e6:	af00      	add	r7, sp, #0
 80036e8:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	f103 0208 	add.w	r2, r3, #8
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	f04f 32ff 	mov.w	r2, #4294967295
 80036fa:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	f103 0208 	add.w	r2, r3, #8
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	f103 0208 	add.w	r2, r3, #8
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	2200      	movs	r2, #0
 8003714:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003716:	bf00      	nop
 8003718:	370c      	adds	r7, #12
 800371a:	46bd      	mov	sp, r7
 800371c:	bc80      	pop	{r7}
 800371e:	4770      	bx	lr

08003720 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003720:	b480      	push	{r7}
 8003722:	b083      	sub	sp, #12
 8003724:	af00      	add	r7, sp, #0
 8003726:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2200      	movs	r2, #0
 800372c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800372e:	bf00      	nop
 8003730:	370c      	adds	r7, #12
 8003732:	46bd      	mov	sp, r7
 8003734:	bc80      	pop	{r7}
 8003736:	4770      	bx	lr

08003738 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003738:	b480      	push	{r7}
 800373a:	b085      	sub	sp, #20
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]
 8003740:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	685b      	ldr	r3, [r3, #4]
 8003746:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003748:	683b      	ldr	r3, [r7, #0]
 800374a:	68fa      	ldr	r2, [r7, #12]
 800374c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	689a      	ldr	r2, [r3, #8]
 8003752:	683b      	ldr	r3, [r7, #0]
 8003754:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	689b      	ldr	r3, [r3, #8]
 800375a:	683a      	ldr	r2, [r7, #0]
 800375c:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	683a      	ldr	r2, [r7, #0]
 8003762:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003764:	683b      	ldr	r3, [r7, #0]
 8003766:	687a      	ldr	r2, [r7, #4]
 8003768:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	1c5a      	adds	r2, r3, #1
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	601a      	str	r2, [r3, #0]
}
 8003774:	bf00      	nop
 8003776:	3714      	adds	r7, #20
 8003778:	46bd      	mov	sp, r7
 800377a:	bc80      	pop	{r7}
 800377c:	4770      	bx	lr

0800377e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800377e:	b480      	push	{r7}
 8003780:	b085      	sub	sp, #20
 8003782:	af00      	add	r7, sp, #0
 8003784:	6078      	str	r0, [r7, #4]
 8003786:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003788:	683b      	ldr	r3, [r7, #0]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800378e:	68bb      	ldr	r3, [r7, #8]
 8003790:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003794:	d103      	bne.n	800379e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	691b      	ldr	r3, [r3, #16]
 800379a:	60fb      	str	r3, [r7, #12]
 800379c:	e00c      	b.n	80037b8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	3308      	adds	r3, #8
 80037a2:	60fb      	str	r3, [r7, #12]
 80037a4:	e002      	b.n	80037ac <vListInsert+0x2e>
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	685b      	ldr	r3, [r3, #4]
 80037aa:	60fb      	str	r3, [r7, #12]
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	685b      	ldr	r3, [r3, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	68ba      	ldr	r2, [r7, #8]
 80037b4:	429a      	cmp	r2, r3
 80037b6:	d2f6      	bcs.n	80037a6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	685a      	ldr	r2, [r3, #4]
 80037bc:	683b      	ldr	r3, [r7, #0]
 80037be:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	685b      	ldr	r3, [r3, #4]
 80037c4:	683a      	ldr	r2, [r7, #0]
 80037c6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80037c8:	683b      	ldr	r3, [r7, #0]
 80037ca:	68fa      	ldr	r2, [r7, #12]
 80037cc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	683a      	ldr	r2, [r7, #0]
 80037d2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80037d4:	683b      	ldr	r3, [r7, #0]
 80037d6:	687a      	ldr	r2, [r7, #4]
 80037d8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	1c5a      	adds	r2, r3, #1
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	601a      	str	r2, [r3, #0]
}
 80037e4:	bf00      	nop
 80037e6:	3714      	adds	r7, #20
 80037e8:	46bd      	mov	sp, r7
 80037ea:	bc80      	pop	{r7}
 80037ec:	4770      	bx	lr

080037ee <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80037ee:	b480      	push	{r7}
 80037f0:	b085      	sub	sp, #20
 80037f2:	af00      	add	r7, sp, #0
 80037f4:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	691b      	ldr	r3, [r3, #16]
 80037fa:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	685b      	ldr	r3, [r3, #4]
 8003800:	687a      	ldr	r2, [r7, #4]
 8003802:	6892      	ldr	r2, [r2, #8]
 8003804:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	689b      	ldr	r3, [r3, #8]
 800380a:	687a      	ldr	r2, [r7, #4]
 800380c:	6852      	ldr	r2, [r2, #4]
 800380e:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	685b      	ldr	r3, [r3, #4]
 8003814:	687a      	ldr	r2, [r7, #4]
 8003816:	429a      	cmp	r2, r3
 8003818:	d103      	bne.n	8003822 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	689a      	ldr	r2, [r3, #8]
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	2200      	movs	r2, #0
 8003826:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	1e5a      	subs	r2, r3, #1
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	681b      	ldr	r3, [r3, #0]
}
 8003836:	4618      	mov	r0, r3
 8003838:	3714      	adds	r7, #20
 800383a:	46bd      	mov	sp, r7
 800383c:	bc80      	pop	{r7}
 800383e:	4770      	bx	lr

08003840 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b084      	sub	sp, #16
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
 8003848:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	2b00      	cmp	r3, #0
 8003852:	d10b      	bne.n	800386c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003854:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003858:	f383 8811 	msr	BASEPRI, r3
 800385c:	f3bf 8f6f 	isb	sy
 8003860:	f3bf 8f4f 	dsb	sy
 8003864:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8003866:	bf00      	nop
 8003868:	bf00      	nop
 800386a:	e7fd      	b.n	8003868 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800386c:	f001 fe1e 	bl	80054ac <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	681a      	ldr	r2, [r3, #0]
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003878:	68f9      	ldr	r1, [r7, #12]
 800387a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800387c:	fb01 f303 	mul.w	r3, r1, r3
 8003880:	441a      	add	r2, r3
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	2200      	movs	r2, #0
 800388a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	681a      	ldr	r2, [r3, #0]
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	681a      	ldr	r2, [r3, #0]
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800389c:	3b01      	subs	r3, #1
 800389e:	68f9      	ldr	r1, [r7, #12]
 80038a0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80038a2:	fb01 f303 	mul.w	r3, r1, r3
 80038a6:	441a      	add	r2, r3
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	22ff      	movs	r2, #255	@ 0xff
 80038b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	22ff      	movs	r2, #255	@ 0xff
 80038b8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80038bc:	683b      	ldr	r3, [r7, #0]
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d114      	bne.n	80038ec <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	691b      	ldr	r3, [r3, #16]
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d01a      	beq.n	8003900 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	3310      	adds	r3, #16
 80038ce:	4618      	mov	r0, r3
 80038d0:	f001 f910 	bl	8004af4 <xTaskRemoveFromEventList>
 80038d4:	4603      	mov	r3, r0
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d012      	beq.n	8003900 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80038da:	4b0d      	ldr	r3, [pc, #52]	@ (8003910 <xQueueGenericReset+0xd0>)
 80038dc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80038e0:	601a      	str	r2, [r3, #0]
 80038e2:	f3bf 8f4f 	dsb	sy
 80038e6:	f3bf 8f6f 	isb	sy
 80038ea:	e009      	b.n	8003900 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	3310      	adds	r3, #16
 80038f0:	4618      	mov	r0, r3
 80038f2:	f7ff fef6 	bl	80036e2 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	3324      	adds	r3, #36	@ 0x24
 80038fa:	4618      	mov	r0, r3
 80038fc:	f7ff fef1 	bl	80036e2 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003900:	f001 fe04 	bl	800550c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003904:	2301      	movs	r3, #1
}
 8003906:	4618      	mov	r0, r3
 8003908:	3710      	adds	r7, #16
 800390a:	46bd      	mov	sp, r7
 800390c:	bd80      	pop	{r7, pc}
 800390e:	bf00      	nop
 8003910:	e000ed04 	.word	0xe000ed04

08003914 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8003914:	b580      	push	{r7, lr}
 8003916:	b08e      	sub	sp, #56	@ 0x38
 8003918:	af02      	add	r7, sp, #8
 800391a:	60f8      	str	r0, [r7, #12]
 800391c:	60b9      	str	r1, [r7, #8]
 800391e:	607a      	str	r2, [r7, #4]
 8003920:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	2b00      	cmp	r3, #0
 8003926:	d10b      	bne.n	8003940 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8003928:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800392c:	f383 8811 	msr	BASEPRI, r3
 8003930:	f3bf 8f6f 	isb	sy
 8003934:	f3bf 8f4f 	dsb	sy
 8003938:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800393a:	bf00      	nop
 800393c:	bf00      	nop
 800393e:	e7fd      	b.n	800393c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003940:	683b      	ldr	r3, [r7, #0]
 8003942:	2b00      	cmp	r3, #0
 8003944:	d10b      	bne.n	800395e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8003946:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800394a:	f383 8811 	msr	BASEPRI, r3
 800394e:	f3bf 8f6f 	isb	sy
 8003952:	f3bf 8f4f 	dsb	sy
 8003956:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003958:	bf00      	nop
 800395a:	bf00      	nop
 800395c:	e7fd      	b.n	800395a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	2b00      	cmp	r3, #0
 8003962:	d002      	beq.n	800396a <xQueueGenericCreateStatic+0x56>
 8003964:	68bb      	ldr	r3, [r7, #8]
 8003966:	2b00      	cmp	r3, #0
 8003968:	d001      	beq.n	800396e <xQueueGenericCreateStatic+0x5a>
 800396a:	2301      	movs	r3, #1
 800396c:	e000      	b.n	8003970 <xQueueGenericCreateStatic+0x5c>
 800396e:	2300      	movs	r3, #0
 8003970:	2b00      	cmp	r3, #0
 8003972:	d10b      	bne.n	800398c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8003974:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003978:	f383 8811 	msr	BASEPRI, r3
 800397c:	f3bf 8f6f 	isb	sy
 8003980:	f3bf 8f4f 	dsb	sy
 8003984:	623b      	str	r3, [r7, #32]
}
 8003986:	bf00      	nop
 8003988:	bf00      	nop
 800398a:	e7fd      	b.n	8003988 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2b00      	cmp	r3, #0
 8003990:	d102      	bne.n	8003998 <xQueueGenericCreateStatic+0x84>
 8003992:	68bb      	ldr	r3, [r7, #8]
 8003994:	2b00      	cmp	r3, #0
 8003996:	d101      	bne.n	800399c <xQueueGenericCreateStatic+0x88>
 8003998:	2301      	movs	r3, #1
 800399a:	e000      	b.n	800399e <xQueueGenericCreateStatic+0x8a>
 800399c:	2300      	movs	r3, #0
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d10b      	bne.n	80039ba <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80039a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80039a6:	f383 8811 	msr	BASEPRI, r3
 80039aa:	f3bf 8f6f 	isb	sy
 80039ae:	f3bf 8f4f 	dsb	sy
 80039b2:	61fb      	str	r3, [r7, #28]
}
 80039b4:	bf00      	nop
 80039b6:	bf00      	nop
 80039b8:	e7fd      	b.n	80039b6 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80039ba:	2348      	movs	r3, #72	@ 0x48
 80039bc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80039be:	697b      	ldr	r3, [r7, #20]
 80039c0:	2b48      	cmp	r3, #72	@ 0x48
 80039c2:	d00b      	beq.n	80039dc <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80039c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80039c8:	f383 8811 	msr	BASEPRI, r3
 80039cc:	f3bf 8f6f 	isb	sy
 80039d0:	f3bf 8f4f 	dsb	sy
 80039d4:	61bb      	str	r3, [r7, #24]
}
 80039d6:	bf00      	nop
 80039d8:	bf00      	nop
 80039da:	e7fd      	b.n	80039d8 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80039dc:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80039de:	683b      	ldr	r3, [r7, #0]
 80039e0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80039e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d00d      	beq.n	8003a04 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80039e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039ea:	2201      	movs	r2, #1
 80039ec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80039f0:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80039f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039f6:	9300      	str	r3, [sp, #0]
 80039f8:	4613      	mov	r3, r2
 80039fa:	687a      	ldr	r2, [r7, #4]
 80039fc:	68b9      	ldr	r1, [r7, #8]
 80039fe:	68f8      	ldr	r0, [r7, #12]
 8003a00:	f000 f840 	bl	8003a84 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003a04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8003a06:	4618      	mov	r0, r3
 8003a08:	3730      	adds	r7, #48	@ 0x30
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	bd80      	pop	{r7, pc}

08003a0e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8003a0e:	b580      	push	{r7, lr}
 8003a10:	b08a      	sub	sp, #40	@ 0x28
 8003a12:	af02      	add	r7, sp, #8
 8003a14:	60f8      	str	r0, [r7, #12]
 8003a16:	60b9      	str	r1, [r7, #8]
 8003a18:	4613      	mov	r3, r2
 8003a1a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d10b      	bne.n	8003a3a <xQueueGenericCreate+0x2c>
	__asm volatile
 8003a22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a26:	f383 8811 	msr	BASEPRI, r3
 8003a2a:	f3bf 8f6f 	isb	sy
 8003a2e:	f3bf 8f4f 	dsb	sy
 8003a32:	613b      	str	r3, [r7, #16]
}
 8003a34:	bf00      	nop
 8003a36:	bf00      	nop
 8003a38:	e7fd      	b.n	8003a36 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	68ba      	ldr	r2, [r7, #8]
 8003a3e:	fb02 f303 	mul.w	r3, r2, r3
 8003a42:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8003a44:	69fb      	ldr	r3, [r7, #28]
 8003a46:	3348      	adds	r3, #72	@ 0x48
 8003a48:	4618      	mov	r0, r3
 8003a4a:	f001 fe31 	bl	80056b0 <pvPortMalloc>
 8003a4e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8003a50:	69bb      	ldr	r3, [r7, #24]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d011      	beq.n	8003a7a <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8003a56:	69bb      	ldr	r3, [r7, #24]
 8003a58:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003a5a:	697b      	ldr	r3, [r7, #20]
 8003a5c:	3348      	adds	r3, #72	@ 0x48
 8003a5e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8003a60:	69bb      	ldr	r3, [r7, #24]
 8003a62:	2200      	movs	r2, #0
 8003a64:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003a68:	79fa      	ldrb	r2, [r7, #7]
 8003a6a:	69bb      	ldr	r3, [r7, #24]
 8003a6c:	9300      	str	r3, [sp, #0]
 8003a6e:	4613      	mov	r3, r2
 8003a70:	697a      	ldr	r2, [r7, #20]
 8003a72:	68b9      	ldr	r1, [r7, #8]
 8003a74:	68f8      	ldr	r0, [r7, #12]
 8003a76:	f000 f805 	bl	8003a84 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003a7a:	69bb      	ldr	r3, [r7, #24]
	}
 8003a7c:	4618      	mov	r0, r3
 8003a7e:	3720      	adds	r7, #32
 8003a80:	46bd      	mov	sp, r7
 8003a82:	bd80      	pop	{r7, pc}

08003a84 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8003a84:	b580      	push	{r7, lr}
 8003a86:	b084      	sub	sp, #16
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	60f8      	str	r0, [r7, #12]
 8003a8c:	60b9      	str	r1, [r7, #8]
 8003a8e:	607a      	str	r2, [r7, #4]
 8003a90:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003a92:	68bb      	ldr	r3, [r7, #8]
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d103      	bne.n	8003aa0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003a98:	69bb      	ldr	r3, [r7, #24]
 8003a9a:	69ba      	ldr	r2, [r7, #24]
 8003a9c:	601a      	str	r2, [r3, #0]
 8003a9e:	e002      	b.n	8003aa6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003aa0:	69bb      	ldr	r3, [r7, #24]
 8003aa2:	687a      	ldr	r2, [r7, #4]
 8003aa4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8003aa6:	69bb      	ldr	r3, [r7, #24]
 8003aa8:	68fa      	ldr	r2, [r7, #12]
 8003aaa:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003aac:	69bb      	ldr	r3, [r7, #24]
 8003aae:	68ba      	ldr	r2, [r7, #8]
 8003ab0:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003ab2:	2101      	movs	r1, #1
 8003ab4:	69b8      	ldr	r0, [r7, #24]
 8003ab6:	f7ff fec3 	bl	8003840 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8003aba:	bf00      	nop
 8003abc:	3710      	adds	r7, #16
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	bd80      	pop	{r7, pc}

08003ac2 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8003ac2:	b580      	push	{r7, lr}
 8003ac4:	b08a      	sub	sp, #40	@ 0x28
 8003ac6:	af02      	add	r7, sp, #8
 8003ac8:	60f8      	str	r0, [r7, #12]
 8003aca:	60b9      	str	r1, [r7, #8]
 8003acc:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d10b      	bne.n	8003aec <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 8003ad4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ad8:	f383 8811 	msr	BASEPRI, r3
 8003adc:	f3bf 8f6f 	isb	sy
 8003ae0:	f3bf 8f4f 	dsb	sy
 8003ae4:	61bb      	str	r3, [r7, #24]
}
 8003ae6:	bf00      	nop
 8003ae8:	bf00      	nop
 8003aea:	e7fd      	b.n	8003ae8 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8003aec:	68ba      	ldr	r2, [r7, #8]
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	429a      	cmp	r2, r3
 8003af2:	d90b      	bls.n	8003b0c <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 8003af4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003af8:	f383 8811 	msr	BASEPRI, r3
 8003afc:	f3bf 8f6f 	isb	sy
 8003b00:	f3bf 8f4f 	dsb	sy
 8003b04:	617b      	str	r3, [r7, #20]
}
 8003b06:	bf00      	nop
 8003b08:	bf00      	nop
 8003b0a:	e7fd      	b.n	8003b08 <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8003b0c:	2302      	movs	r3, #2
 8003b0e:	9300      	str	r3, [sp, #0]
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2200      	movs	r2, #0
 8003b14:	2100      	movs	r1, #0
 8003b16:	68f8      	ldr	r0, [r7, #12]
 8003b18:	f7ff fefc 	bl	8003914 <xQueueGenericCreateStatic>
 8003b1c:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8003b1e:	69fb      	ldr	r3, [r7, #28]
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d002      	beq.n	8003b2a <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8003b24:	69fb      	ldr	r3, [r7, #28]
 8003b26:	68ba      	ldr	r2, [r7, #8]
 8003b28:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8003b2a:	69fb      	ldr	r3, [r7, #28]
	}
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	3720      	adds	r7, #32
 8003b30:	46bd      	mov	sp, r7
 8003b32:	bd80      	pop	{r7, pc}

08003b34 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8003b34:	b580      	push	{r7, lr}
 8003b36:	b086      	sub	sp, #24
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	6078      	str	r0, [r7, #4]
 8003b3c:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d10b      	bne.n	8003b5c <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 8003b44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b48:	f383 8811 	msr	BASEPRI, r3
 8003b4c:	f3bf 8f6f 	isb	sy
 8003b50:	f3bf 8f4f 	dsb	sy
 8003b54:	613b      	str	r3, [r7, #16]
}
 8003b56:	bf00      	nop
 8003b58:	bf00      	nop
 8003b5a:	e7fd      	b.n	8003b58 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8003b5c:	683a      	ldr	r2, [r7, #0]
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	429a      	cmp	r2, r3
 8003b62:	d90b      	bls.n	8003b7c <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 8003b64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b68:	f383 8811 	msr	BASEPRI, r3
 8003b6c:	f3bf 8f6f 	isb	sy
 8003b70:	f3bf 8f4f 	dsb	sy
 8003b74:	60fb      	str	r3, [r7, #12]
}
 8003b76:	bf00      	nop
 8003b78:	bf00      	nop
 8003b7a:	e7fd      	b.n	8003b78 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8003b7c:	2202      	movs	r2, #2
 8003b7e:	2100      	movs	r1, #0
 8003b80:	6878      	ldr	r0, [r7, #4]
 8003b82:	f7ff ff44 	bl	8003a0e <xQueueGenericCreate>
 8003b86:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8003b88:	697b      	ldr	r3, [r7, #20]
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d002      	beq.n	8003b94 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8003b8e:	697b      	ldr	r3, [r7, #20]
 8003b90:	683a      	ldr	r2, [r7, #0]
 8003b92:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8003b94:	697b      	ldr	r3, [r7, #20]
	}
 8003b96:	4618      	mov	r0, r3
 8003b98:	3718      	adds	r7, #24
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	bd80      	pop	{r7, pc}
	...

08003ba0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	b08e      	sub	sp, #56	@ 0x38
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	60f8      	str	r0, [r7, #12]
 8003ba8:	60b9      	str	r1, [r7, #8]
 8003baa:	607a      	str	r2, [r7, #4]
 8003bac:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003bae:	2300      	movs	r3, #0
 8003bb0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8003bb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d10b      	bne.n	8003bd4 <xQueueGenericSend+0x34>
	__asm volatile
 8003bbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003bc0:	f383 8811 	msr	BASEPRI, r3
 8003bc4:	f3bf 8f6f 	isb	sy
 8003bc8:	f3bf 8f4f 	dsb	sy
 8003bcc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003bce:	bf00      	nop
 8003bd0:	bf00      	nop
 8003bd2:	e7fd      	b.n	8003bd0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003bd4:	68bb      	ldr	r3, [r7, #8]
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d103      	bne.n	8003be2 <xQueueGenericSend+0x42>
 8003bda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d101      	bne.n	8003be6 <xQueueGenericSend+0x46>
 8003be2:	2301      	movs	r3, #1
 8003be4:	e000      	b.n	8003be8 <xQueueGenericSend+0x48>
 8003be6:	2300      	movs	r3, #0
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d10b      	bne.n	8003c04 <xQueueGenericSend+0x64>
	__asm volatile
 8003bec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003bf0:	f383 8811 	msr	BASEPRI, r3
 8003bf4:	f3bf 8f6f 	isb	sy
 8003bf8:	f3bf 8f4f 	dsb	sy
 8003bfc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003bfe:	bf00      	nop
 8003c00:	bf00      	nop
 8003c02:	e7fd      	b.n	8003c00 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003c04:	683b      	ldr	r3, [r7, #0]
 8003c06:	2b02      	cmp	r3, #2
 8003c08:	d103      	bne.n	8003c12 <xQueueGenericSend+0x72>
 8003c0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c0e:	2b01      	cmp	r3, #1
 8003c10:	d101      	bne.n	8003c16 <xQueueGenericSend+0x76>
 8003c12:	2301      	movs	r3, #1
 8003c14:	e000      	b.n	8003c18 <xQueueGenericSend+0x78>
 8003c16:	2300      	movs	r3, #0
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d10b      	bne.n	8003c34 <xQueueGenericSend+0x94>
	__asm volatile
 8003c1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c20:	f383 8811 	msr	BASEPRI, r3
 8003c24:	f3bf 8f6f 	isb	sy
 8003c28:	f3bf 8f4f 	dsb	sy
 8003c2c:	623b      	str	r3, [r7, #32]
}
 8003c2e:	bf00      	nop
 8003c30:	bf00      	nop
 8003c32:	e7fd      	b.n	8003c30 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003c34:	f001 f924 	bl	8004e80 <xTaskGetSchedulerState>
 8003c38:	4603      	mov	r3, r0
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d102      	bne.n	8003c44 <xQueueGenericSend+0xa4>
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d101      	bne.n	8003c48 <xQueueGenericSend+0xa8>
 8003c44:	2301      	movs	r3, #1
 8003c46:	e000      	b.n	8003c4a <xQueueGenericSend+0xaa>
 8003c48:	2300      	movs	r3, #0
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d10b      	bne.n	8003c66 <xQueueGenericSend+0xc6>
	__asm volatile
 8003c4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c52:	f383 8811 	msr	BASEPRI, r3
 8003c56:	f3bf 8f6f 	isb	sy
 8003c5a:	f3bf 8f4f 	dsb	sy
 8003c5e:	61fb      	str	r3, [r7, #28]
}
 8003c60:	bf00      	nop
 8003c62:	bf00      	nop
 8003c64:	e7fd      	b.n	8003c62 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003c66:	f001 fc21 	bl	80054ac <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003c6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c6c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003c6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c72:	429a      	cmp	r2, r3
 8003c74:	d302      	bcc.n	8003c7c <xQueueGenericSend+0xdc>
 8003c76:	683b      	ldr	r3, [r7, #0]
 8003c78:	2b02      	cmp	r3, #2
 8003c7a:	d129      	bne.n	8003cd0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003c7c:	683a      	ldr	r2, [r7, #0]
 8003c7e:	68b9      	ldr	r1, [r7, #8]
 8003c80:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003c82:	f000 fa46 	bl	8004112 <prvCopyDataToQueue>
 8003c86:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003c88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d010      	beq.n	8003cb2 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003c90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c92:	3324      	adds	r3, #36	@ 0x24
 8003c94:	4618      	mov	r0, r3
 8003c96:	f000 ff2d 	bl	8004af4 <xTaskRemoveFromEventList>
 8003c9a:	4603      	mov	r3, r0
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d013      	beq.n	8003cc8 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003ca0:	4b3f      	ldr	r3, [pc, #252]	@ (8003da0 <xQueueGenericSend+0x200>)
 8003ca2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003ca6:	601a      	str	r2, [r3, #0]
 8003ca8:	f3bf 8f4f 	dsb	sy
 8003cac:	f3bf 8f6f 	isb	sy
 8003cb0:	e00a      	b.n	8003cc8 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8003cb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d007      	beq.n	8003cc8 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003cb8:	4b39      	ldr	r3, [pc, #228]	@ (8003da0 <xQueueGenericSend+0x200>)
 8003cba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003cbe:	601a      	str	r2, [r3, #0]
 8003cc0:	f3bf 8f4f 	dsb	sy
 8003cc4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003cc8:	f001 fc20 	bl	800550c <vPortExitCritical>
				return pdPASS;
 8003ccc:	2301      	movs	r3, #1
 8003cce:	e063      	b.n	8003d98 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d103      	bne.n	8003cde <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003cd6:	f001 fc19 	bl	800550c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003cda:	2300      	movs	r3, #0
 8003cdc:	e05c      	b.n	8003d98 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003cde:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d106      	bne.n	8003cf2 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003ce4:	f107 0314 	add.w	r3, r7, #20
 8003ce8:	4618      	mov	r0, r3
 8003cea:	f000 ff67 	bl	8004bbc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003cee:	2301      	movs	r3, #1
 8003cf0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003cf2:	f001 fc0b 	bl	800550c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003cf6:	f000 fd0f 	bl	8004718 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003cfa:	f001 fbd7 	bl	80054ac <vPortEnterCritical>
 8003cfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d00:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003d04:	b25b      	sxtb	r3, r3
 8003d06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d0a:	d103      	bne.n	8003d14 <xQueueGenericSend+0x174>
 8003d0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d0e:	2200      	movs	r2, #0
 8003d10:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003d14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d16:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003d1a:	b25b      	sxtb	r3, r3
 8003d1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d20:	d103      	bne.n	8003d2a <xQueueGenericSend+0x18a>
 8003d22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d24:	2200      	movs	r2, #0
 8003d26:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003d2a:	f001 fbef 	bl	800550c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003d2e:	1d3a      	adds	r2, r7, #4
 8003d30:	f107 0314 	add.w	r3, r7, #20
 8003d34:	4611      	mov	r1, r2
 8003d36:	4618      	mov	r0, r3
 8003d38:	f000 ff56 	bl	8004be8 <xTaskCheckForTimeOut>
 8003d3c:	4603      	mov	r3, r0
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d124      	bne.n	8003d8c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003d42:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003d44:	f000 fab7 	bl	80042b6 <prvIsQueueFull>
 8003d48:	4603      	mov	r3, r0
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d018      	beq.n	8003d80 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003d4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d50:	3310      	adds	r3, #16
 8003d52:	687a      	ldr	r2, [r7, #4]
 8003d54:	4611      	mov	r1, r2
 8003d56:	4618      	mov	r0, r3
 8003d58:	f000 fea6 	bl	8004aa8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003d5c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003d5e:	f000 fa42 	bl	80041e6 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8003d62:	f000 fce7 	bl	8004734 <xTaskResumeAll>
 8003d66:	4603      	mov	r3, r0
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	f47f af7c 	bne.w	8003c66 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8003d6e:	4b0c      	ldr	r3, [pc, #48]	@ (8003da0 <xQueueGenericSend+0x200>)
 8003d70:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003d74:	601a      	str	r2, [r3, #0]
 8003d76:	f3bf 8f4f 	dsb	sy
 8003d7a:	f3bf 8f6f 	isb	sy
 8003d7e:	e772      	b.n	8003c66 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003d80:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003d82:	f000 fa30 	bl	80041e6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003d86:	f000 fcd5 	bl	8004734 <xTaskResumeAll>
 8003d8a:	e76c      	b.n	8003c66 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003d8c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003d8e:	f000 fa2a 	bl	80041e6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003d92:	f000 fccf 	bl	8004734 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8003d96:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8003d98:	4618      	mov	r0, r3
 8003d9a:	3738      	adds	r7, #56	@ 0x38
 8003d9c:	46bd      	mov	sp, r7
 8003d9e:	bd80      	pop	{r7, pc}
 8003da0:	e000ed04 	.word	0xe000ed04

08003da4 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8003da4:	b580      	push	{r7, lr}
 8003da6:	b08e      	sub	sp, #56	@ 0x38
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	6078      	str	r0, [r7, #4]
 8003dac:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8003db2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d10b      	bne.n	8003dd0 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8003db8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003dbc:	f383 8811 	msr	BASEPRI, r3
 8003dc0:	f3bf 8f6f 	isb	sy
 8003dc4:	f3bf 8f4f 	dsb	sy
 8003dc8:	623b      	str	r3, [r7, #32]
}
 8003dca:	bf00      	nop
 8003dcc:	bf00      	nop
 8003dce:	e7fd      	b.n	8003dcc <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8003dd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d00b      	beq.n	8003df0 <xQueueGiveFromISR+0x4c>
	__asm volatile
 8003dd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ddc:	f383 8811 	msr	BASEPRI, r3
 8003de0:	f3bf 8f6f 	isb	sy
 8003de4:	f3bf 8f4f 	dsb	sy
 8003de8:	61fb      	str	r3, [r7, #28]
}
 8003dea:	bf00      	nop
 8003dec:	bf00      	nop
 8003dee:	e7fd      	b.n	8003dec <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8003df0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d103      	bne.n	8003e00 <xQueueGiveFromISR+0x5c>
 8003df8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dfa:	689b      	ldr	r3, [r3, #8]
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d101      	bne.n	8003e04 <xQueueGiveFromISR+0x60>
 8003e00:	2301      	movs	r3, #1
 8003e02:	e000      	b.n	8003e06 <xQueueGiveFromISR+0x62>
 8003e04:	2300      	movs	r3, #0
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d10b      	bne.n	8003e22 <xQueueGiveFromISR+0x7e>
	__asm volatile
 8003e0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e0e:	f383 8811 	msr	BASEPRI, r3
 8003e12:	f3bf 8f6f 	isb	sy
 8003e16:	f3bf 8f4f 	dsb	sy
 8003e1a:	61bb      	str	r3, [r7, #24]
}
 8003e1c:	bf00      	nop
 8003e1e:	bf00      	nop
 8003e20:	e7fd      	b.n	8003e1e <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003e22:	f001 fc05 	bl	8005630 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8003e26:	f3ef 8211 	mrs	r2, BASEPRI
 8003e2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e2e:	f383 8811 	msr	BASEPRI, r3
 8003e32:	f3bf 8f6f 	isb	sy
 8003e36:	f3bf 8f4f 	dsb	sy
 8003e3a:	617a      	str	r2, [r7, #20]
 8003e3c:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8003e3e:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003e40:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003e42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e46:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8003e48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e4c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003e4e:	429a      	cmp	r2, r3
 8003e50:	d22b      	bcs.n	8003eaa <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8003e52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e54:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003e58:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003e5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e5e:	1c5a      	adds	r2, r3, #1
 8003e60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e62:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8003e64:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8003e68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e6c:	d112      	bne.n	8003e94 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003e6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d016      	beq.n	8003ea4 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003e76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e78:	3324      	adds	r3, #36	@ 0x24
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	f000 fe3a 	bl	8004af4 <xTaskRemoveFromEventList>
 8003e80:	4603      	mov	r3, r0
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d00e      	beq.n	8003ea4 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8003e86:	683b      	ldr	r3, [r7, #0]
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d00b      	beq.n	8003ea4 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003e8c:	683b      	ldr	r3, [r7, #0]
 8003e8e:	2201      	movs	r2, #1
 8003e90:	601a      	str	r2, [r3, #0]
 8003e92:	e007      	b.n	8003ea4 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003e94:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003e98:	3301      	adds	r3, #1
 8003e9a:	b2db      	uxtb	r3, r3
 8003e9c:	b25a      	sxtb	r2, r3
 8003e9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ea0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8003ea4:	2301      	movs	r3, #1
 8003ea6:	637b      	str	r3, [r7, #52]	@ 0x34
 8003ea8:	e001      	b.n	8003eae <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8003eaa:	2300      	movs	r3, #0
 8003eac:	637b      	str	r3, [r7, #52]	@ 0x34
 8003eae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003eb0:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8003eb8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003eba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8003ebc:	4618      	mov	r0, r3
 8003ebe:	3738      	adds	r7, #56	@ 0x38
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	bd80      	pop	{r7, pc}

08003ec4 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8003ec4:	b580      	push	{r7, lr}
 8003ec6:	b08e      	sub	sp, #56	@ 0x38
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	6078      	str	r0, [r7, #4]
 8003ecc:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8003ece:	2300      	movs	r3, #0
 8003ed0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8003ed6:	2300      	movs	r3, #0
 8003ed8:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003eda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d10b      	bne.n	8003ef8 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8003ee0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ee4:	f383 8811 	msr	BASEPRI, r3
 8003ee8:	f3bf 8f6f 	isb	sy
 8003eec:	f3bf 8f4f 	dsb	sy
 8003ef0:	623b      	str	r3, [r7, #32]
}
 8003ef2:	bf00      	nop
 8003ef4:	bf00      	nop
 8003ef6:	e7fd      	b.n	8003ef4 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8003ef8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003efa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d00b      	beq.n	8003f18 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8003f00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f04:	f383 8811 	msr	BASEPRI, r3
 8003f08:	f3bf 8f6f 	isb	sy
 8003f0c:	f3bf 8f4f 	dsb	sy
 8003f10:	61fb      	str	r3, [r7, #28]
}
 8003f12:	bf00      	nop
 8003f14:	bf00      	nop
 8003f16:	e7fd      	b.n	8003f14 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003f18:	f000 ffb2 	bl	8004e80 <xTaskGetSchedulerState>
 8003f1c:	4603      	mov	r3, r0
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d102      	bne.n	8003f28 <xQueueSemaphoreTake+0x64>
 8003f22:	683b      	ldr	r3, [r7, #0]
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d101      	bne.n	8003f2c <xQueueSemaphoreTake+0x68>
 8003f28:	2301      	movs	r3, #1
 8003f2a:	e000      	b.n	8003f2e <xQueueSemaphoreTake+0x6a>
 8003f2c:	2300      	movs	r3, #0
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d10b      	bne.n	8003f4a <xQueueSemaphoreTake+0x86>
	__asm volatile
 8003f32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f36:	f383 8811 	msr	BASEPRI, r3
 8003f3a:	f3bf 8f6f 	isb	sy
 8003f3e:	f3bf 8f4f 	dsb	sy
 8003f42:	61bb      	str	r3, [r7, #24]
}
 8003f44:	bf00      	nop
 8003f46:	bf00      	nop
 8003f48:	e7fd      	b.n	8003f46 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003f4a:	f001 faaf 	bl	80054ac <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8003f4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f52:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8003f54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d024      	beq.n	8003fa4 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8003f5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f5c:	1e5a      	subs	r2, r3, #1
 8003f5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f60:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003f62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d104      	bne.n	8003f74 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8003f6a:	f001 f935 	bl	80051d8 <pvTaskIncrementMutexHeldCount>
 8003f6e:	4602      	mov	r2, r0
 8003f70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f72:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003f74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f76:	691b      	ldr	r3, [r3, #16]
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d00f      	beq.n	8003f9c <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003f7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f7e:	3310      	adds	r3, #16
 8003f80:	4618      	mov	r0, r3
 8003f82:	f000 fdb7 	bl	8004af4 <xTaskRemoveFromEventList>
 8003f86:	4603      	mov	r3, r0
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d007      	beq.n	8003f9c <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003f8c:	4b54      	ldr	r3, [pc, #336]	@ (80040e0 <xQueueSemaphoreTake+0x21c>)
 8003f8e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003f92:	601a      	str	r2, [r3, #0]
 8003f94:	f3bf 8f4f 	dsb	sy
 8003f98:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003f9c:	f001 fab6 	bl	800550c <vPortExitCritical>
				return pdPASS;
 8003fa0:	2301      	movs	r3, #1
 8003fa2:	e098      	b.n	80040d6 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003fa4:	683b      	ldr	r3, [r7, #0]
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d112      	bne.n	8003fd0 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8003faa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d00b      	beq.n	8003fc8 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8003fb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fb4:	f383 8811 	msr	BASEPRI, r3
 8003fb8:	f3bf 8f6f 	isb	sy
 8003fbc:	f3bf 8f4f 	dsb	sy
 8003fc0:	617b      	str	r3, [r7, #20]
}
 8003fc2:	bf00      	nop
 8003fc4:	bf00      	nop
 8003fc6:	e7fd      	b.n	8003fc4 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8003fc8:	f001 faa0 	bl	800550c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003fcc:	2300      	movs	r3, #0
 8003fce:	e082      	b.n	80040d6 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003fd0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d106      	bne.n	8003fe4 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003fd6:	f107 030c 	add.w	r3, r7, #12
 8003fda:	4618      	mov	r0, r3
 8003fdc:	f000 fdee 	bl	8004bbc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003fe0:	2301      	movs	r3, #1
 8003fe2:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003fe4:	f001 fa92 	bl	800550c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003fe8:	f000 fb96 	bl	8004718 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003fec:	f001 fa5e 	bl	80054ac <vPortEnterCritical>
 8003ff0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ff2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003ff6:	b25b      	sxtb	r3, r3
 8003ff8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ffc:	d103      	bne.n	8004006 <xQueueSemaphoreTake+0x142>
 8003ffe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004000:	2200      	movs	r2, #0
 8004002:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004006:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004008:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800400c:	b25b      	sxtb	r3, r3
 800400e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004012:	d103      	bne.n	800401c <xQueueSemaphoreTake+0x158>
 8004014:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004016:	2200      	movs	r2, #0
 8004018:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800401c:	f001 fa76 	bl	800550c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004020:	463a      	mov	r2, r7
 8004022:	f107 030c 	add.w	r3, r7, #12
 8004026:	4611      	mov	r1, r2
 8004028:	4618      	mov	r0, r3
 800402a:	f000 fddd 	bl	8004be8 <xTaskCheckForTimeOut>
 800402e:	4603      	mov	r3, r0
 8004030:	2b00      	cmp	r3, #0
 8004032:	d132      	bne.n	800409a <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004034:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004036:	f000 f928 	bl	800428a <prvIsQueueEmpty>
 800403a:	4603      	mov	r3, r0
 800403c:	2b00      	cmp	r3, #0
 800403e:	d026      	beq.n	800408e <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004040:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	2b00      	cmp	r3, #0
 8004046:	d109      	bne.n	800405c <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8004048:	f001 fa30 	bl	80054ac <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800404c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800404e:	689b      	ldr	r3, [r3, #8]
 8004050:	4618      	mov	r0, r3
 8004052:	f000 ff33 	bl	8004ebc <xTaskPriorityInherit>
 8004056:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8004058:	f001 fa58 	bl	800550c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800405c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800405e:	3324      	adds	r3, #36	@ 0x24
 8004060:	683a      	ldr	r2, [r7, #0]
 8004062:	4611      	mov	r1, r2
 8004064:	4618      	mov	r0, r3
 8004066:	f000 fd1f 	bl	8004aa8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800406a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800406c:	f000 f8bb 	bl	80041e6 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004070:	f000 fb60 	bl	8004734 <xTaskResumeAll>
 8004074:	4603      	mov	r3, r0
 8004076:	2b00      	cmp	r3, #0
 8004078:	f47f af67 	bne.w	8003f4a <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800407c:	4b18      	ldr	r3, [pc, #96]	@ (80040e0 <xQueueSemaphoreTake+0x21c>)
 800407e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004082:	601a      	str	r2, [r3, #0]
 8004084:	f3bf 8f4f 	dsb	sy
 8004088:	f3bf 8f6f 	isb	sy
 800408c:	e75d      	b.n	8003f4a <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800408e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004090:	f000 f8a9 	bl	80041e6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004094:	f000 fb4e 	bl	8004734 <xTaskResumeAll>
 8004098:	e757      	b.n	8003f4a <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800409a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800409c:	f000 f8a3 	bl	80041e6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80040a0:	f000 fb48 	bl	8004734 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80040a4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80040a6:	f000 f8f0 	bl	800428a <prvIsQueueEmpty>
 80040aa:	4603      	mov	r3, r0
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	f43f af4c 	beq.w	8003f4a <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80040b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d00d      	beq.n	80040d4 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 80040b8:	f001 f9f8 	bl	80054ac <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80040bc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80040be:	f000 f811 	bl	80040e4 <prvGetDisinheritPriorityAfterTimeout>
 80040c2:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80040c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040c6:	689b      	ldr	r3, [r3, #8]
 80040c8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80040ca:	4618      	mov	r0, r3
 80040cc:	f000 fff4 	bl	80050b8 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80040d0:	f001 fa1c 	bl	800550c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80040d4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80040d6:	4618      	mov	r0, r3
 80040d8:	3738      	adds	r7, #56	@ 0x38
 80040da:	46bd      	mov	sp, r7
 80040dc:	bd80      	pop	{r7, pc}
 80040de:	bf00      	nop
 80040e0:	e000ed04 	.word	0xe000ed04

080040e4 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80040e4:	b480      	push	{r7}
 80040e6:	b085      	sub	sp, #20
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d006      	beq.n	8004102 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f1c3 0305 	rsb	r3, r3, #5
 80040fe:	60fb      	str	r3, [r7, #12]
 8004100:	e001      	b.n	8004106 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8004102:	2300      	movs	r3, #0
 8004104:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8004106:	68fb      	ldr	r3, [r7, #12]
	}
 8004108:	4618      	mov	r0, r3
 800410a:	3714      	adds	r7, #20
 800410c:	46bd      	mov	sp, r7
 800410e:	bc80      	pop	{r7}
 8004110:	4770      	bx	lr

08004112 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004112:	b580      	push	{r7, lr}
 8004114:	b086      	sub	sp, #24
 8004116:	af00      	add	r7, sp, #0
 8004118:	60f8      	str	r0, [r7, #12]
 800411a:	60b9      	str	r1, [r7, #8]
 800411c:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800411e:	2300      	movs	r3, #0
 8004120:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004126:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800412c:	2b00      	cmp	r3, #0
 800412e:	d10d      	bne.n	800414c <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	2b00      	cmp	r3, #0
 8004136:	d14d      	bne.n	80041d4 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	689b      	ldr	r3, [r3, #8]
 800413c:	4618      	mov	r0, r3
 800413e:	f000 ff33 	bl	8004fa8 <xTaskPriorityDisinherit>
 8004142:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	2200      	movs	r2, #0
 8004148:	609a      	str	r2, [r3, #8]
 800414a:	e043      	b.n	80041d4 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	2b00      	cmp	r3, #0
 8004150:	d119      	bne.n	8004186 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	6858      	ldr	r0, [r3, #4]
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800415a:	461a      	mov	r2, r3
 800415c:	68b9      	ldr	r1, [r7, #8]
 800415e:	f002 fac5 	bl	80066ec <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	685a      	ldr	r2, [r3, #4]
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800416a:	441a      	add	r2, r3
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	685a      	ldr	r2, [r3, #4]
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	689b      	ldr	r3, [r3, #8]
 8004178:	429a      	cmp	r2, r3
 800417a:	d32b      	bcc.n	80041d4 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	681a      	ldr	r2, [r3, #0]
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	605a      	str	r2, [r3, #4]
 8004184:	e026      	b.n	80041d4 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	68d8      	ldr	r0, [r3, #12]
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800418e:	461a      	mov	r2, r3
 8004190:	68b9      	ldr	r1, [r7, #8]
 8004192:	f002 faab 	bl	80066ec <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	68da      	ldr	r2, [r3, #12]
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800419e:	425b      	negs	r3, r3
 80041a0:	441a      	add	r2, r3
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	68da      	ldr	r2, [r3, #12]
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	429a      	cmp	r2, r3
 80041b0:	d207      	bcs.n	80041c2 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	689a      	ldr	r2, [r3, #8]
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041ba:	425b      	negs	r3, r3
 80041bc:	441a      	add	r2, r3
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	2b02      	cmp	r3, #2
 80041c6:	d105      	bne.n	80041d4 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80041c8:	693b      	ldr	r3, [r7, #16]
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d002      	beq.n	80041d4 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80041ce:	693b      	ldr	r3, [r7, #16]
 80041d0:	3b01      	subs	r3, #1
 80041d2:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80041d4:	693b      	ldr	r3, [r7, #16]
 80041d6:	1c5a      	adds	r2, r3, #1
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80041dc:	697b      	ldr	r3, [r7, #20]
}
 80041de:	4618      	mov	r0, r3
 80041e0:	3718      	adds	r7, #24
 80041e2:	46bd      	mov	sp, r7
 80041e4:	bd80      	pop	{r7, pc}

080041e6 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80041e6:	b580      	push	{r7, lr}
 80041e8:	b084      	sub	sp, #16
 80041ea:	af00      	add	r7, sp, #0
 80041ec:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80041ee:	f001 f95d 	bl	80054ac <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80041f8:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80041fa:	e011      	b.n	8004220 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004200:	2b00      	cmp	r3, #0
 8004202:	d012      	beq.n	800422a <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	3324      	adds	r3, #36	@ 0x24
 8004208:	4618      	mov	r0, r3
 800420a:	f000 fc73 	bl	8004af4 <xTaskRemoveFromEventList>
 800420e:	4603      	mov	r3, r0
 8004210:	2b00      	cmp	r3, #0
 8004212:	d001      	beq.n	8004218 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004214:	f000 fd4c 	bl	8004cb0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004218:	7bfb      	ldrb	r3, [r7, #15]
 800421a:	3b01      	subs	r3, #1
 800421c:	b2db      	uxtb	r3, r3
 800421e:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004220:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004224:	2b00      	cmp	r3, #0
 8004226:	dce9      	bgt.n	80041fc <prvUnlockQueue+0x16>
 8004228:	e000      	b.n	800422c <prvUnlockQueue+0x46>
					break;
 800422a:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	22ff      	movs	r2, #255	@ 0xff
 8004230:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8004234:	f001 f96a 	bl	800550c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004238:	f001 f938 	bl	80054ac <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004242:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004244:	e011      	b.n	800426a <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	691b      	ldr	r3, [r3, #16]
 800424a:	2b00      	cmp	r3, #0
 800424c:	d012      	beq.n	8004274 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	3310      	adds	r3, #16
 8004252:	4618      	mov	r0, r3
 8004254:	f000 fc4e 	bl	8004af4 <xTaskRemoveFromEventList>
 8004258:	4603      	mov	r3, r0
 800425a:	2b00      	cmp	r3, #0
 800425c:	d001      	beq.n	8004262 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800425e:	f000 fd27 	bl	8004cb0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004262:	7bbb      	ldrb	r3, [r7, #14]
 8004264:	3b01      	subs	r3, #1
 8004266:	b2db      	uxtb	r3, r3
 8004268:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800426a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800426e:	2b00      	cmp	r3, #0
 8004270:	dce9      	bgt.n	8004246 <prvUnlockQueue+0x60>
 8004272:	e000      	b.n	8004276 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004274:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	22ff      	movs	r2, #255	@ 0xff
 800427a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800427e:	f001 f945 	bl	800550c <vPortExitCritical>
}
 8004282:	bf00      	nop
 8004284:	3710      	adds	r7, #16
 8004286:	46bd      	mov	sp, r7
 8004288:	bd80      	pop	{r7, pc}

0800428a <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800428a:	b580      	push	{r7, lr}
 800428c:	b084      	sub	sp, #16
 800428e:	af00      	add	r7, sp, #0
 8004290:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004292:	f001 f90b 	bl	80054ac <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800429a:	2b00      	cmp	r3, #0
 800429c:	d102      	bne.n	80042a4 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800429e:	2301      	movs	r3, #1
 80042a0:	60fb      	str	r3, [r7, #12]
 80042a2:	e001      	b.n	80042a8 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80042a4:	2300      	movs	r3, #0
 80042a6:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80042a8:	f001 f930 	bl	800550c <vPortExitCritical>

	return xReturn;
 80042ac:	68fb      	ldr	r3, [r7, #12]
}
 80042ae:	4618      	mov	r0, r3
 80042b0:	3710      	adds	r7, #16
 80042b2:	46bd      	mov	sp, r7
 80042b4:	bd80      	pop	{r7, pc}

080042b6 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80042b6:	b580      	push	{r7, lr}
 80042b8:	b084      	sub	sp, #16
 80042ba:	af00      	add	r7, sp, #0
 80042bc:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80042be:	f001 f8f5 	bl	80054ac <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042ca:	429a      	cmp	r2, r3
 80042cc:	d102      	bne.n	80042d4 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80042ce:	2301      	movs	r3, #1
 80042d0:	60fb      	str	r3, [r7, #12]
 80042d2:	e001      	b.n	80042d8 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80042d4:	2300      	movs	r3, #0
 80042d6:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80042d8:	f001 f918 	bl	800550c <vPortExitCritical>

	return xReturn;
 80042dc:	68fb      	ldr	r3, [r7, #12]
}
 80042de:	4618      	mov	r0, r3
 80042e0:	3710      	adds	r7, #16
 80042e2:	46bd      	mov	sp, r7
 80042e4:	bd80      	pop	{r7, pc}

080042e6 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80042e6:	b580      	push	{r7, lr}
 80042e8:	b08e      	sub	sp, #56	@ 0x38
 80042ea:	af04      	add	r7, sp, #16
 80042ec:	60f8      	str	r0, [r7, #12]
 80042ee:	60b9      	str	r1, [r7, #8]
 80042f0:	607a      	str	r2, [r7, #4]
 80042f2:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80042f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d10b      	bne.n	8004312 <xTaskCreateStatic+0x2c>
	__asm volatile
 80042fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042fe:	f383 8811 	msr	BASEPRI, r3
 8004302:	f3bf 8f6f 	isb	sy
 8004306:	f3bf 8f4f 	dsb	sy
 800430a:	623b      	str	r3, [r7, #32]
}
 800430c:	bf00      	nop
 800430e:	bf00      	nop
 8004310:	e7fd      	b.n	800430e <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004312:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004314:	2b00      	cmp	r3, #0
 8004316:	d10b      	bne.n	8004330 <xTaskCreateStatic+0x4a>
	__asm volatile
 8004318:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800431c:	f383 8811 	msr	BASEPRI, r3
 8004320:	f3bf 8f6f 	isb	sy
 8004324:	f3bf 8f4f 	dsb	sy
 8004328:	61fb      	str	r3, [r7, #28]
}
 800432a:	bf00      	nop
 800432c:	bf00      	nop
 800432e:	e7fd      	b.n	800432c <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004330:	23a0      	movs	r3, #160	@ 0xa0
 8004332:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004334:	693b      	ldr	r3, [r7, #16]
 8004336:	2ba0      	cmp	r3, #160	@ 0xa0
 8004338:	d00b      	beq.n	8004352 <xTaskCreateStatic+0x6c>
	__asm volatile
 800433a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800433e:	f383 8811 	msr	BASEPRI, r3
 8004342:	f3bf 8f6f 	isb	sy
 8004346:	f3bf 8f4f 	dsb	sy
 800434a:	61bb      	str	r3, [r7, #24]
}
 800434c:	bf00      	nop
 800434e:	bf00      	nop
 8004350:	e7fd      	b.n	800434e <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004352:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004354:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004356:	2b00      	cmp	r3, #0
 8004358:	d01e      	beq.n	8004398 <xTaskCreateStatic+0xb2>
 800435a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800435c:	2b00      	cmp	r3, #0
 800435e:	d01b      	beq.n	8004398 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004360:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004362:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004364:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004366:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004368:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800436a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800436c:	2202      	movs	r2, #2
 800436e:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004372:	2300      	movs	r3, #0
 8004374:	9303      	str	r3, [sp, #12]
 8004376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004378:	9302      	str	r3, [sp, #8]
 800437a:	f107 0314 	add.w	r3, r7, #20
 800437e:	9301      	str	r3, [sp, #4]
 8004380:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004382:	9300      	str	r3, [sp, #0]
 8004384:	683b      	ldr	r3, [r7, #0]
 8004386:	687a      	ldr	r2, [r7, #4]
 8004388:	68b9      	ldr	r1, [r7, #8]
 800438a:	68f8      	ldr	r0, [r7, #12]
 800438c:	f000 f850 	bl	8004430 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004390:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004392:	f000 f8ed 	bl	8004570 <prvAddNewTaskToReadyList>
 8004396:	e001      	b.n	800439c <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8004398:	2300      	movs	r3, #0
 800439a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800439c:	697b      	ldr	r3, [r7, #20]
	}
 800439e:	4618      	mov	r0, r3
 80043a0:	3728      	adds	r7, #40	@ 0x28
 80043a2:	46bd      	mov	sp, r7
 80043a4:	bd80      	pop	{r7, pc}

080043a6 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80043a6:	b580      	push	{r7, lr}
 80043a8:	b08c      	sub	sp, #48	@ 0x30
 80043aa:	af04      	add	r7, sp, #16
 80043ac:	60f8      	str	r0, [r7, #12]
 80043ae:	60b9      	str	r1, [r7, #8]
 80043b0:	603b      	str	r3, [r7, #0]
 80043b2:	4613      	mov	r3, r2
 80043b4:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80043b6:	88fb      	ldrh	r3, [r7, #6]
 80043b8:	009b      	lsls	r3, r3, #2
 80043ba:	4618      	mov	r0, r3
 80043bc:	f001 f978 	bl	80056b0 <pvPortMalloc>
 80043c0:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80043c2:	697b      	ldr	r3, [r7, #20]
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d00e      	beq.n	80043e6 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80043c8:	20a0      	movs	r0, #160	@ 0xa0
 80043ca:	f001 f971 	bl	80056b0 <pvPortMalloc>
 80043ce:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80043d0:	69fb      	ldr	r3, [r7, #28]
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d003      	beq.n	80043de <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80043d6:	69fb      	ldr	r3, [r7, #28]
 80043d8:	697a      	ldr	r2, [r7, #20]
 80043da:	631a      	str	r2, [r3, #48]	@ 0x30
 80043dc:	e005      	b.n	80043ea <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80043de:	6978      	ldr	r0, [r7, #20]
 80043e0:	f001 fa34 	bl	800584c <vPortFree>
 80043e4:	e001      	b.n	80043ea <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80043e6:	2300      	movs	r3, #0
 80043e8:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80043ea:	69fb      	ldr	r3, [r7, #28]
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d017      	beq.n	8004420 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80043f0:	69fb      	ldr	r3, [r7, #28]
 80043f2:	2200      	movs	r2, #0
 80043f4:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80043f8:	88fa      	ldrh	r2, [r7, #6]
 80043fa:	2300      	movs	r3, #0
 80043fc:	9303      	str	r3, [sp, #12]
 80043fe:	69fb      	ldr	r3, [r7, #28]
 8004400:	9302      	str	r3, [sp, #8]
 8004402:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004404:	9301      	str	r3, [sp, #4]
 8004406:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004408:	9300      	str	r3, [sp, #0]
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	68b9      	ldr	r1, [r7, #8]
 800440e:	68f8      	ldr	r0, [r7, #12]
 8004410:	f000 f80e 	bl	8004430 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004414:	69f8      	ldr	r0, [r7, #28]
 8004416:	f000 f8ab 	bl	8004570 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800441a:	2301      	movs	r3, #1
 800441c:	61bb      	str	r3, [r7, #24]
 800441e:	e002      	b.n	8004426 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004420:	f04f 33ff 	mov.w	r3, #4294967295
 8004424:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004426:	69bb      	ldr	r3, [r7, #24]
	}
 8004428:	4618      	mov	r0, r3
 800442a:	3720      	adds	r7, #32
 800442c:	46bd      	mov	sp, r7
 800442e:	bd80      	pop	{r7, pc}

08004430 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004430:	b580      	push	{r7, lr}
 8004432:	b088      	sub	sp, #32
 8004434:	af00      	add	r7, sp, #0
 8004436:	60f8      	str	r0, [r7, #12]
 8004438:	60b9      	str	r1, [r7, #8]
 800443a:	607a      	str	r2, [r7, #4]
 800443c:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800443e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004440:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004448:	3b01      	subs	r3, #1
 800444a:	009b      	lsls	r3, r3, #2
 800444c:	4413      	add	r3, r2
 800444e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004450:	69bb      	ldr	r3, [r7, #24]
 8004452:	f023 0307 	bic.w	r3, r3, #7
 8004456:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004458:	69bb      	ldr	r3, [r7, #24]
 800445a:	f003 0307 	and.w	r3, r3, #7
 800445e:	2b00      	cmp	r3, #0
 8004460:	d00b      	beq.n	800447a <prvInitialiseNewTask+0x4a>
	__asm volatile
 8004462:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004466:	f383 8811 	msr	BASEPRI, r3
 800446a:	f3bf 8f6f 	isb	sy
 800446e:	f3bf 8f4f 	dsb	sy
 8004472:	617b      	str	r3, [r7, #20]
}
 8004474:	bf00      	nop
 8004476:	bf00      	nop
 8004478:	e7fd      	b.n	8004476 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800447a:	68bb      	ldr	r3, [r7, #8]
 800447c:	2b00      	cmp	r3, #0
 800447e:	d01f      	beq.n	80044c0 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004480:	2300      	movs	r3, #0
 8004482:	61fb      	str	r3, [r7, #28]
 8004484:	e012      	b.n	80044ac <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004486:	68ba      	ldr	r2, [r7, #8]
 8004488:	69fb      	ldr	r3, [r7, #28]
 800448a:	4413      	add	r3, r2
 800448c:	7819      	ldrb	r1, [r3, #0]
 800448e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004490:	69fb      	ldr	r3, [r7, #28]
 8004492:	4413      	add	r3, r2
 8004494:	3334      	adds	r3, #52	@ 0x34
 8004496:	460a      	mov	r2, r1
 8004498:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800449a:	68ba      	ldr	r2, [r7, #8]
 800449c:	69fb      	ldr	r3, [r7, #28]
 800449e:	4413      	add	r3, r2
 80044a0:	781b      	ldrb	r3, [r3, #0]
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d006      	beq.n	80044b4 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80044a6:	69fb      	ldr	r3, [r7, #28]
 80044a8:	3301      	adds	r3, #1
 80044aa:	61fb      	str	r3, [r7, #28]
 80044ac:	69fb      	ldr	r3, [r7, #28]
 80044ae:	2b0f      	cmp	r3, #15
 80044b0:	d9e9      	bls.n	8004486 <prvInitialiseNewTask+0x56>
 80044b2:	e000      	b.n	80044b6 <prvInitialiseNewTask+0x86>
			{
				break;
 80044b4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80044b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044b8:	2200      	movs	r2, #0
 80044ba:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80044be:	e003      	b.n	80044c8 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80044c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044c2:	2200      	movs	r2, #0
 80044c4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80044c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044ca:	2b04      	cmp	r3, #4
 80044cc:	d901      	bls.n	80044d2 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80044ce:	2304      	movs	r3, #4
 80044d0:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80044d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044d4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80044d6:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80044d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044da:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80044dc:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80044de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044e0:	2200      	movs	r2, #0
 80044e2:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80044e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044e6:	3304      	adds	r3, #4
 80044e8:	4618      	mov	r0, r3
 80044ea:	f7ff f919 	bl	8003720 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80044ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044f0:	3318      	adds	r3, #24
 80044f2:	4618      	mov	r0, r3
 80044f4:	f7ff f914 	bl	8003720 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80044f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80044fc:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80044fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004500:	f1c3 0205 	rsb	r2, r3, #5
 8004504:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004506:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004508:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800450a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800450c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800450e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004510:	2200      	movs	r2, #0
 8004512:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004516:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004518:	2200      	movs	r2, #0
 800451a:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800451e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004520:	334c      	adds	r3, #76	@ 0x4c
 8004522:	224c      	movs	r2, #76	@ 0x4c
 8004524:	2100      	movs	r1, #0
 8004526:	4618      	mov	r0, r3
 8004528:	f002 f85c 	bl	80065e4 <memset>
 800452c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800452e:	4a0d      	ldr	r2, [pc, #52]	@ (8004564 <prvInitialiseNewTask+0x134>)
 8004530:	651a      	str	r2, [r3, #80]	@ 0x50
 8004532:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004534:	4a0c      	ldr	r2, [pc, #48]	@ (8004568 <prvInitialiseNewTask+0x138>)
 8004536:	655a      	str	r2, [r3, #84]	@ 0x54
 8004538:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800453a:	4a0c      	ldr	r2, [pc, #48]	@ (800456c <prvInitialiseNewTask+0x13c>)
 800453c:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800453e:	683a      	ldr	r2, [r7, #0]
 8004540:	68f9      	ldr	r1, [r7, #12]
 8004542:	69b8      	ldr	r0, [r7, #24]
 8004544:	f000 fec2 	bl	80052cc <pxPortInitialiseStack>
 8004548:	4602      	mov	r2, r0
 800454a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800454c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800454e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004550:	2b00      	cmp	r3, #0
 8004552:	d002      	beq.n	800455a <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004554:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004556:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004558:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800455a:	bf00      	nop
 800455c:	3720      	adds	r7, #32
 800455e:	46bd      	mov	sp, r7
 8004560:	bd80      	pop	{r7, pc}
 8004562:	bf00      	nop
 8004564:	200017cc 	.word	0x200017cc
 8004568:	20001834 	.word	0x20001834
 800456c:	2000189c 	.word	0x2000189c

08004570 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004570:	b580      	push	{r7, lr}
 8004572:	b082      	sub	sp, #8
 8004574:	af00      	add	r7, sp, #0
 8004576:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004578:	f000 ff98 	bl	80054ac <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800457c:	4b2a      	ldr	r3, [pc, #168]	@ (8004628 <prvAddNewTaskToReadyList+0xb8>)
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	3301      	adds	r3, #1
 8004582:	4a29      	ldr	r2, [pc, #164]	@ (8004628 <prvAddNewTaskToReadyList+0xb8>)
 8004584:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004586:	4b29      	ldr	r3, [pc, #164]	@ (800462c <prvAddNewTaskToReadyList+0xbc>)
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	2b00      	cmp	r3, #0
 800458c:	d109      	bne.n	80045a2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800458e:	4a27      	ldr	r2, [pc, #156]	@ (800462c <prvAddNewTaskToReadyList+0xbc>)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004594:	4b24      	ldr	r3, [pc, #144]	@ (8004628 <prvAddNewTaskToReadyList+0xb8>)
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	2b01      	cmp	r3, #1
 800459a:	d110      	bne.n	80045be <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800459c:	f000 fbac 	bl	8004cf8 <prvInitialiseTaskLists>
 80045a0:	e00d      	b.n	80045be <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80045a2:	4b23      	ldr	r3, [pc, #140]	@ (8004630 <prvAddNewTaskToReadyList+0xc0>)
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d109      	bne.n	80045be <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80045aa:	4b20      	ldr	r3, [pc, #128]	@ (800462c <prvAddNewTaskToReadyList+0xbc>)
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045b4:	429a      	cmp	r2, r3
 80045b6:	d802      	bhi.n	80045be <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80045b8:	4a1c      	ldr	r2, [pc, #112]	@ (800462c <prvAddNewTaskToReadyList+0xbc>)
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80045be:	4b1d      	ldr	r3, [pc, #116]	@ (8004634 <prvAddNewTaskToReadyList+0xc4>)
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	3301      	adds	r3, #1
 80045c4:	4a1b      	ldr	r2, [pc, #108]	@ (8004634 <prvAddNewTaskToReadyList+0xc4>)
 80045c6:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045cc:	2201      	movs	r2, #1
 80045ce:	409a      	lsls	r2, r3
 80045d0:	4b19      	ldr	r3, [pc, #100]	@ (8004638 <prvAddNewTaskToReadyList+0xc8>)
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	4313      	orrs	r3, r2
 80045d6:	4a18      	ldr	r2, [pc, #96]	@ (8004638 <prvAddNewTaskToReadyList+0xc8>)
 80045d8:	6013      	str	r3, [r2, #0]
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80045de:	4613      	mov	r3, r2
 80045e0:	009b      	lsls	r3, r3, #2
 80045e2:	4413      	add	r3, r2
 80045e4:	009b      	lsls	r3, r3, #2
 80045e6:	4a15      	ldr	r2, [pc, #84]	@ (800463c <prvAddNewTaskToReadyList+0xcc>)
 80045e8:	441a      	add	r2, r3
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	3304      	adds	r3, #4
 80045ee:	4619      	mov	r1, r3
 80045f0:	4610      	mov	r0, r2
 80045f2:	f7ff f8a1 	bl	8003738 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80045f6:	f000 ff89 	bl	800550c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80045fa:	4b0d      	ldr	r3, [pc, #52]	@ (8004630 <prvAddNewTaskToReadyList+0xc0>)
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d00e      	beq.n	8004620 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004602:	4b0a      	ldr	r3, [pc, #40]	@ (800462c <prvAddNewTaskToReadyList+0xbc>)
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800460c:	429a      	cmp	r2, r3
 800460e:	d207      	bcs.n	8004620 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004610:	4b0b      	ldr	r3, [pc, #44]	@ (8004640 <prvAddNewTaskToReadyList+0xd0>)
 8004612:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004616:	601a      	str	r2, [r3, #0]
 8004618:	f3bf 8f4f 	dsb	sy
 800461c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004620:	bf00      	nop
 8004622:	3708      	adds	r7, #8
 8004624:	46bd      	mov	sp, r7
 8004626:	bd80      	pop	{r7, pc}
 8004628:	2000055c 	.word	0x2000055c
 800462c:	20000484 	.word	0x20000484
 8004630:	20000568 	.word	0x20000568
 8004634:	20000578 	.word	0x20000578
 8004638:	20000564 	.word	0x20000564
 800463c:	20000488 	.word	0x20000488
 8004640:	e000ed04 	.word	0xe000ed04

08004644 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004644:	b580      	push	{r7, lr}
 8004646:	b08a      	sub	sp, #40	@ 0x28
 8004648:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800464a:	2300      	movs	r3, #0
 800464c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800464e:	2300      	movs	r3, #0
 8004650:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004652:	463a      	mov	r2, r7
 8004654:	1d39      	adds	r1, r7, #4
 8004656:	f107 0308 	add.w	r3, r7, #8
 800465a:	4618      	mov	r0, r3
 800465c:	f7fc fa12 	bl	8000a84 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004660:	6839      	ldr	r1, [r7, #0]
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	68ba      	ldr	r2, [r7, #8]
 8004666:	9202      	str	r2, [sp, #8]
 8004668:	9301      	str	r3, [sp, #4]
 800466a:	2300      	movs	r3, #0
 800466c:	9300      	str	r3, [sp, #0]
 800466e:	2300      	movs	r3, #0
 8004670:	460a      	mov	r2, r1
 8004672:	4921      	ldr	r1, [pc, #132]	@ (80046f8 <vTaskStartScheduler+0xb4>)
 8004674:	4821      	ldr	r0, [pc, #132]	@ (80046fc <vTaskStartScheduler+0xb8>)
 8004676:	f7ff fe36 	bl	80042e6 <xTaskCreateStatic>
 800467a:	4603      	mov	r3, r0
 800467c:	4a20      	ldr	r2, [pc, #128]	@ (8004700 <vTaskStartScheduler+0xbc>)
 800467e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004680:	4b1f      	ldr	r3, [pc, #124]	@ (8004700 <vTaskStartScheduler+0xbc>)
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	2b00      	cmp	r3, #0
 8004686:	d002      	beq.n	800468e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004688:	2301      	movs	r3, #1
 800468a:	617b      	str	r3, [r7, #20]
 800468c:	e001      	b.n	8004692 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800468e:	2300      	movs	r3, #0
 8004690:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004692:	697b      	ldr	r3, [r7, #20]
 8004694:	2b01      	cmp	r3, #1
 8004696:	d11b      	bne.n	80046d0 <vTaskStartScheduler+0x8c>
	__asm volatile
 8004698:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800469c:	f383 8811 	msr	BASEPRI, r3
 80046a0:	f3bf 8f6f 	isb	sy
 80046a4:	f3bf 8f4f 	dsb	sy
 80046a8:	613b      	str	r3, [r7, #16]
}
 80046aa:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80046ac:	4b15      	ldr	r3, [pc, #84]	@ (8004704 <vTaskStartScheduler+0xc0>)
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	334c      	adds	r3, #76	@ 0x4c
 80046b2:	4a15      	ldr	r2, [pc, #84]	@ (8004708 <vTaskStartScheduler+0xc4>)
 80046b4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80046b6:	4b15      	ldr	r3, [pc, #84]	@ (800470c <vTaskStartScheduler+0xc8>)
 80046b8:	f04f 32ff 	mov.w	r2, #4294967295
 80046bc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80046be:	4b14      	ldr	r3, [pc, #80]	@ (8004710 <vTaskStartScheduler+0xcc>)
 80046c0:	2201      	movs	r2, #1
 80046c2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80046c4:	4b13      	ldr	r3, [pc, #76]	@ (8004714 <vTaskStartScheduler+0xd0>)
 80046c6:	2200      	movs	r2, #0
 80046c8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80046ca:	f000 fe7d 	bl	80053c8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80046ce:	e00f      	b.n	80046f0 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80046d0:	697b      	ldr	r3, [r7, #20]
 80046d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046d6:	d10b      	bne.n	80046f0 <vTaskStartScheduler+0xac>
	__asm volatile
 80046d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046dc:	f383 8811 	msr	BASEPRI, r3
 80046e0:	f3bf 8f6f 	isb	sy
 80046e4:	f3bf 8f4f 	dsb	sy
 80046e8:	60fb      	str	r3, [r7, #12]
}
 80046ea:	bf00      	nop
 80046ec:	bf00      	nop
 80046ee:	e7fd      	b.n	80046ec <vTaskStartScheduler+0xa8>
}
 80046f0:	bf00      	nop
 80046f2:	3718      	adds	r7, #24
 80046f4:	46bd      	mov	sp, r7
 80046f6:	bd80      	pop	{r7, pc}
 80046f8:	080067ec 	.word	0x080067ec
 80046fc:	08004cc9 	.word	0x08004cc9
 8004700:	20000580 	.word	0x20000580
 8004704:	20000484 	.word	0x20000484
 8004708:	20000030 	.word	0x20000030
 800470c:	2000057c 	.word	0x2000057c
 8004710:	20000568 	.word	0x20000568
 8004714:	20000560 	.word	0x20000560

08004718 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004718:	b480      	push	{r7}
 800471a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800471c:	4b04      	ldr	r3, [pc, #16]	@ (8004730 <vTaskSuspendAll+0x18>)
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	3301      	adds	r3, #1
 8004722:	4a03      	ldr	r2, [pc, #12]	@ (8004730 <vTaskSuspendAll+0x18>)
 8004724:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8004726:	bf00      	nop
 8004728:	46bd      	mov	sp, r7
 800472a:	bc80      	pop	{r7}
 800472c:	4770      	bx	lr
 800472e:	bf00      	nop
 8004730:	20000584 	.word	0x20000584

08004734 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004734:	b580      	push	{r7, lr}
 8004736:	b084      	sub	sp, #16
 8004738:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800473a:	2300      	movs	r3, #0
 800473c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800473e:	2300      	movs	r3, #0
 8004740:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004742:	4b42      	ldr	r3, [pc, #264]	@ (800484c <xTaskResumeAll+0x118>)
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	2b00      	cmp	r3, #0
 8004748:	d10b      	bne.n	8004762 <xTaskResumeAll+0x2e>
	__asm volatile
 800474a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800474e:	f383 8811 	msr	BASEPRI, r3
 8004752:	f3bf 8f6f 	isb	sy
 8004756:	f3bf 8f4f 	dsb	sy
 800475a:	603b      	str	r3, [r7, #0]
}
 800475c:	bf00      	nop
 800475e:	bf00      	nop
 8004760:	e7fd      	b.n	800475e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004762:	f000 fea3 	bl	80054ac <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004766:	4b39      	ldr	r3, [pc, #228]	@ (800484c <xTaskResumeAll+0x118>)
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	3b01      	subs	r3, #1
 800476c:	4a37      	ldr	r2, [pc, #220]	@ (800484c <xTaskResumeAll+0x118>)
 800476e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004770:	4b36      	ldr	r3, [pc, #216]	@ (800484c <xTaskResumeAll+0x118>)
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	2b00      	cmp	r3, #0
 8004776:	d161      	bne.n	800483c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004778:	4b35      	ldr	r3, [pc, #212]	@ (8004850 <xTaskResumeAll+0x11c>)
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	2b00      	cmp	r3, #0
 800477e:	d05d      	beq.n	800483c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004780:	e02e      	b.n	80047e0 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004782:	4b34      	ldr	r3, [pc, #208]	@ (8004854 <xTaskResumeAll+0x120>)
 8004784:	68db      	ldr	r3, [r3, #12]
 8004786:	68db      	ldr	r3, [r3, #12]
 8004788:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	3318      	adds	r3, #24
 800478e:	4618      	mov	r0, r3
 8004790:	f7ff f82d 	bl	80037ee <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	3304      	adds	r3, #4
 8004798:	4618      	mov	r0, r3
 800479a:	f7ff f828 	bl	80037ee <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047a2:	2201      	movs	r2, #1
 80047a4:	409a      	lsls	r2, r3
 80047a6:	4b2c      	ldr	r3, [pc, #176]	@ (8004858 <xTaskResumeAll+0x124>)
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	4313      	orrs	r3, r2
 80047ac:	4a2a      	ldr	r2, [pc, #168]	@ (8004858 <xTaskResumeAll+0x124>)
 80047ae:	6013      	str	r3, [r2, #0]
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80047b4:	4613      	mov	r3, r2
 80047b6:	009b      	lsls	r3, r3, #2
 80047b8:	4413      	add	r3, r2
 80047ba:	009b      	lsls	r3, r3, #2
 80047bc:	4a27      	ldr	r2, [pc, #156]	@ (800485c <xTaskResumeAll+0x128>)
 80047be:	441a      	add	r2, r3
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	3304      	adds	r3, #4
 80047c4:	4619      	mov	r1, r3
 80047c6:	4610      	mov	r0, r2
 80047c8:	f7fe ffb6 	bl	8003738 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80047d0:	4b23      	ldr	r3, [pc, #140]	@ (8004860 <xTaskResumeAll+0x12c>)
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047d6:	429a      	cmp	r2, r3
 80047d8:	d302      	bcc.n	80047e0 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80047da:	4b22      	ldr	r3, [pc, #136]	@ (8004864 <xTaskResumeAll+0x130>)
 80047dc:	2201      	movs	r2, #1
 80047de:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80047e0:	4b1c      	ldr	r3, [pc, #112]	@ (8004854 <xTaskResumeAll+0x120>)
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d1cc      	bne.n	8004782 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d001      	beq.n	80047f2 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80047ee:	f000 fb27 	bl	8004e40 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80047f2:	4b1d      	ldr	r3, [pc, #116]	@ (8004868 <xTaskResumeAll+0x134>)
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d010      	beq.n	8004820 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80047fe:	f000 f837 	bl	8004870 <xTaskIncrementTick>
 8004802:	4603      	mov	r3, r0
 8004804:	2b00      	cmp	r3, #0
 8004806:	d002      	beq.n	800480e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8004808:	4b16      	ldr	r3, [pc, #88]	@ (8004864 <xTaskResumeAll+0x130>)
 800480a:	2201      	movs	r2, #1
 800480c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	3b01      	subs	r3, #1
 8004812:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2b00      	cmp	r3, #0
 8004818:	d1f1      	bne.n	80047fe <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800481a:	4b13      	ldr	r3, [pc, #76]	@ (8004868 <xTaskResumeAll+0x134>)
 800481c:	2200      	movs	r2, #0
 800481e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004820:	4b10      	ldr	r3, [pc, #64]	@ (8004864 <xTaskResumeAll+0x130>)
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	2b00      	cmp	r3, #0
 8004826:	d009      	beq.n	800483c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004828:	2301      	movs	r3, #1
 800482a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800482c:	4b0f      	ldr	r3, [pc, #60]	@ (800486c <xTaskResumeAll+0x138>)
 800482e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004832:	601a      	str	r2, [r3, #0]
 8004834:	f3bf 8f4f 	dsb	sy
 8004838:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800483c:	f000 fe66 	bl	800550c <vPortExitCritical>

	return xAlreadyYielded;
 8004840:	68bb      	ldr	r3, [r7, #8]
}
 8004842:	4618      	mov	r0, r3
 8004844:	3710      	adds	r7, #16
 8004846:	46bd      	mov	sp, r7
 8004848:	bd80      	pop	{r7, pc}
 800484a:	bf00      	nop
 800484c:	20000584 	.word	0x20000584
 8004850:	2000055c 	.word	0x2000055c
 8004854:	2000051c 	.word	0x2000051c
 8004858:	20000564 	.word	0x20000564
 800485c:	20000488 	.word	0x20000488
 8004860:	20000484 	.word	0x20000484
 8004864:	20000570 	.word	0x20000570
 8004868:	2000056c 	.word	0x2000056c
 800486c:	e000ed04 	.word	0xe000ed04

08004870 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004870:	b580      	push	{r7, lr}
 8004872:	b086      	sub	sp, #24
 8004874:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004876:	2300      	movs	r3, #0
 8004878:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800487a:	4b4f      	ldr	r3, [pc, #316]	@ (80049b8 <xTaskIncrementTick+0x148>)
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	2b00      	cmp	r3, #0
 8004880:	f040 808f 	bne.w	80049a2 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004884:	4b4d      	ldr	r3, [pc, #308]	@ (80049bc <xTaskIncrementTick+0x14c>)
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	3301      	adds	r3, #1
 800488a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800488c:	4a4b      	ldr	r2, [pc, #300]	@ (80049bc <xTaskIncrementTick+0x14c>)
 800488e:	693b      	ldr	r3, [r7, #16]
 8004890:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004892:	693b      	ldr	r3, [r7, #16]
 8004894:	2b00      	cmp	r3, #0
 8004896:	d121      	bne.n	80048dc <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8004898:	4b49      	ldr	r3, [pc, #292]	@ (80049c0 <xTaskIncrementTick+0x150>)
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d00b      	beq.n	80048ba <xTaskIncrementTick+0x4a>
	__asm volatile
 80048a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048a6:	f383 8811 	msr	BASEPRI, r3
 80048aa:	f3bf 8f6f 	isb	sy
 80048ae:	f3bf 8f4f 	dsb	sy
 80048b2:	603b      	str	r3, [r7, #0]
}
 80048b4:	bf00      	nop
 80048b6:	bf00      	nop
 80048b8:	e7fd      	b.n	80048b6 <xTaskIncrementTick+0x46>
 80048ba:	4b41      	ldr	r3, [pc, #260]	@ (80049c0 <xTaskIncrementTick+0x150>)
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	60fb      	str	r3, [r7, #12]
 80048c0:	4b40      	ldr	r3, [pc, #256]	@ (80049c4 <xTaskIncrementTick+0x154>)
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	4a3e      	ldr	r2, [pc, #248]	@ (80049c0 <xTaskIncrementTick+0x150>)
 80048c6:	6013      	str	r3, [r2, #0]
 80048c8:	4a3e      	ldr	r2, [pc, #248]	@ (80049c4 <xTaskIncrementTick+0x154>)
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	6013      	str	r3, [r2, #0]
 80048ce:	4b3e      	ldr	r3, [pc, #248]	@ (80049c8 <xTaskIncrementTick+0x158>)
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	3301      	adds	r3, #1
 80048d4:	4a3c      	ldr	r2, [pc, #240]	@ (80049c8 <xTaskIncrementTick+0x158>)
 80048d6:	6013      	str	r3, [r2, #0]
 80048d8:	f000 fab2 	bl	8004e40 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80048dc:	4b3b      	ldr	r3, [pc, #236]	@ (80049cc <xTaskIncrementTick+0x15c>)
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	693a      	ldr	r2, [r7, #16]
 80048e2:	429a      	cmp	r2, r3
 80048e4:	d348      	bcc.n	8004978 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80048e6:	4b36      	ldr	r3, [pc, #216]	@ (80049c0 <xTaskIncrementTick+0x150>)
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d104      	bne.n	80048fa <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80048f0:	4b36      	ldr	r3, [pc, #216]	@ (80049cc <xTaskIncrementTick+0x15c>)
 80048f2:	f04f 32ff 	mov.w	r2, #4294967295
 80048f6:	601a      	str	r2, [r3, #0]
					break;
 80048f8:	e03e      	b.n	8004978 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80048fa:	4b31      	ldr	r3, [pc, #196]	@ (80049c0 <xTaskIncrementTick+0x150>)
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	68db      	ldr	r3, [r3, #12]
 8004900:	68db      	ldr	r3, [r3, #12]
 8004902:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004904:	68bb      	ldr	r3, [r7, #8]
 8004906:	685b      	ldr	r3, [r3, #4]
 8004908:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800490a:	693a      	ldr	r2, [r7, #16]
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	429a      	cmp	r2, r3
 8004910:	d203      	bcs.n	800491a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004912:	4a2e      	ldr	r2, [pc, #184]	@ (80049cc <xTaskIncrementTick+0x15c>)
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004918:	e02e      	b.n	8004978 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800491a:	68bb      	ldr	r3, [r7, #8]
 800491c:	3304      	adds	r3, #4
 800491e:	4618      	mov	r0, r3
 8004920:	f7fe ff65 	bl	80037ee <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004924:	68bb      	ldr	r3, [r7, #8]
 8004926:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004928:	2b00      	cmp	r3, #0
 800492a:	d004      	beq.n	8004936 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800492c:	68bb      	ldr	r3, [r7, #8]
 800492e:	3318      	adds	r3, #24
 8004930:	4618      	mov	r0, r3
 8004932:	f7fe ff5c 	bl	80037ee <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004936:	68bb      	ldr	r3, [r7, #8]
 8004938:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800493a:	2201      	movs	r2, #1
 800493c:	409a      	lsls	r2, r3
 800493e:	4b24      	ldr	r3, [pc, #144]	@ (80049d0 <xTaskIncrementTick+0x160>)
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	4313      	orrs	r3, r2
 8004944:	4a22      	ldr	r2, [pc, #136]	@ (80049d0 <xTaskIncrementTick+0x160>)
 8004946:	6013      	str	r3, [r2, #0]
 8004948:	68bb      	ldr	r3, [r7, #8]
 800494a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800494c:	4613      	mov	r3, r2
 800494e:	009b      	lsls	r3, r3, #2
 8004950:	4413      	add	r3, r2
 8004952:	009b      	lsls	r3, r3, #2
 8004954:	4a1f      	ldr	r2, [pc, #124]	@ (80049d4 <xTaskIncrementTick+0x164>)
 8004956:	441a      	add	r2, r3
 8004958:	68bb      	ldr	r3, [r7, #8]
 800495a:	3304      	adds	r3, #4
 800495c:	4619      	mov	r1, r3
 800495e:	4610      	mov	r0, r2
 8004960:	f7fe feea 	bl	8003738 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004964:	68bb      	ldr	r3, [r7, #8]
 8004966:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004968:	4b1b      	ldr	r3, [pc, #108]	@ (80049d8 <xTaskIncrementTick+0x168>)
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800496e:	429a      	cmp	r2, r3
 8004970:	d3b9      	bcc.n	80048e6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8004972:	2301      	movs	r3, #1
 8004974:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004976:	e7b6      	b.n	80048e6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004978:	4b17      	ldr	r3, [pc, #92]	@ (80049d8 <xTaskIncrementTick+0x168>)
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800497e:	4915      	ldr	r1, [pc, #84]	@ (80049d4 <xTaskIncrementTick+0x164>)
 8004980:	4613      	mov	r3, r2
 8004982:	009b      	lsls	r3, r3, #2
 8004984:	4413      	add	r3, r2
 8004986:	009b      	lsls	r3, r3, #2
 8004988:	440b      	add	r3, r1
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	2b01      	cmp	r3, #1
 800498e:	d901      	bls.n	8004994 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8004990:	2301      	movs	r3, #1
 8004992:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8004994:	4b11      	ldr	r3, [pc, #68]	@ (80049dc <xTaskIncrementTick+0x16c>)
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	2b00      	cmp	r3, #0
 800499a:	d007      	beq.n	80049ac <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800499c:	2301      	movs	r3, #1
 800499e:	617b      	str	r3, [r7, #20]
 80049a0:	e004      	b.n	80049ac <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80049a2:	4b0f      	ldr	r3, [pc, #60]	@ (80049e0 <xTaskIncrementTick+0x170>)
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	3301      	adds	r3, #1
 80049a8:	4a0d      	ldr	r2, [pc, #52]	@ (80049e0 <xTaskIncrementTick+0x170>)
 80049aa:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80049ac:	697b      	ldr	r3, [r7, #20]
}
 80049ae:	4618      	mov	r0, r3
 80049b0:	3718      	adds	r7, #24
 80049b2:	46bd      	mov	sp, r7
 80049b4:	bd80      	pop	{r7, pc}
 80049b6:	bf00      	nop
 80049b8:	20000584 	.word	0x20000584
 80049bc:	20000560 	.word	0x20000560
 80049c0:	20000514 	.word	0x20000514
 80049c4:	20000518 	.word	0x20000518
 80049c8:	20000574 	.word	0x20000574
 80049cc:	2000057c 	.word	0x2000057c
 80049d0:	20000564 	.word	0x20000564
 80049d4:	20000488 	.word	0x20000488
 80049d8:	20000484 	.word	0x20000484
 80049dc:	20000570 	.word	0x20000570
 80049e0:	2000056c 	.word	0x2000056c

080049e4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80049e4:	b480      	push	{r7}
 80049e6:	b087      	sub	sp, #28
 80049e8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80049ea:	4b29      	ldr	r3, [pc, #164]	@ (8004a90 <vTaskSwitchContext+0xac>)
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d003      	beq.n	80049fa <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80049f2:	4b28      	ldr	r3, [pc, #160]	@ (8004a94 <vTaskSwitchContext+0xb0>)
 80049f4:	2201      	movs	r2, #1
 80049f6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80049f8:	e045      	b.n	8004a86 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 80049fa:	4b26      	ldr	r3, [pc, #152]	@ (8004a94 <vTaskSwitchContext+0xb0>)
 80049fc:	2200      	movs	r2, #0
 80049fe:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004a00:	4b25      	ldr	r3, [pc, #148]	@ (8004a98 <vTaskSwitchContext+0xb4>)
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	fab3 f383 	clz	r3, r3
 8004a0c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8004a0e:	7afb      	ldrb	r3, [r7, #11]
 8004a10:	f1c3 031f 	rsb	r3, r3, #31
 8004a14:	617b      	str	r3, [r7, #20]
 8004a16:	4921      	ldr	r1, [pc, #132]	@ (8004a9c <vTaskSwitchContext+0xb8>)
 8004a18:	697a      	ldr	r2, [r7, #20]
 8004a1a:	4613      	mov	r3, r2
 8004a1c:	009b      	lsls	r3, r3, #2
 8004a1e:	4413      	add	r3, r2
 8004a20:	009b      	lsls	r3, r3, #2
 8004a22:	440b      	add	r3, r1
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d10b      	bne.n	8004a42 <vTaskSwitchContext+0x5e>
	__asm volatile
 8004a2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a2e:	f383 8811 	msr	BASEPRI, r3
 8004a32:	f3bf 8f6f 	isb	sy
 8004a36:	f3bf 8f4f 	dsb	sy
 8004a3a:	607b      	str	r3, [r7, #4]
}
 8004a3c:	bf00      	nop
 8004a3e:	bf00      	nop
 8004a40:	e7fd      	b.n	8004a3e <vTaskSwitchContext+0x5a>
 8004a42:	697a      	ldr	r2, [r7, #20]
 8004a44:	4613      	mov	r3, r2
 8004a46:	009b      	lsls	r3, r3, #2
 8004a48:	4413      	add	r3, r2
 8004a4a:	009b      	lsls	r3, r3, #2
 8004a4c:	4a13      	ldr	r2, [pc, #76]	@ (8004a9c <vTaskSwitchContext+0xb8>)
 8004a4e:	4413      	add	r3, r2
 8004a50:	613b      	str	r3, [r7, #16]
 8004a52:	693b      	ldr	r3, [r7, #16]
 8004a54:	685b      	ldr	r3, [r3, #4]
 8004a56:	685a      	ldr	r2, [r3, #4]
 8004a58:	693b      	ldr	r3, [r7, #16]
 8004a5a:	605a      	str	r2, [r3, #4]
 8004a5c:	693b      	ldr	r3, [r7, #16]
 8004a5e:	685a      	ldr	r2, [r3, #4]
 8004a60:	693b      	ldr	r3, [r7, #16]
 8004a62:	3308      	adds	r3, #8
 8004a64:	429a      	cmp	r2, r3
 8004a66:	d104      	bne.n	8004a72 <vTaskSwitchContext+0x8e>
 8004a68:	693b      	ldr	r3, [r7, #16]
 8004a6a:	685b      	ldr	r3, [r3, #4]
 8004a6c:	685a      	ldr	r2, [r3, #4]
 8004a6e:	693b      	ldr	r3, [r7, #16]
 8004a70:	605a      	str	r2, [r3, #4]
 8004a72:	693b      	ldr	r3, [r7, #16]
 8004a74:	685b      	ldr	r3, [r3, #4]
 8004a76:	68db      	ldr	r3, [r3, #12]
 8004a78:	4a09      	ldr	r2, [pc, #36]	@ (8004aa0 <vTaskSwitchContext+0xbc>)
 8004a7a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004a7c:	4b08      	ldr	r3, [pc, #32]	@ (8004aa0 <vTaskSwitchContext+0xbc>)
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	334c      	adds	r3, #76	@ 0x4c
 8004a82:	4a08      	ldr	r2, [pc, #32]	@ (8004aa4 <vTaskSwitchContext+0xc0>)
 8004a84:	6013      	str	r3, [r2, #0]
}
 8004a86:	bf00      	nop
 8004a88:	371c      	adds	r7, #28
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	bc80      	pop	{r7}
 8004a8e:	4770      	bx	lr
 8004a90:	20000584 	.word	0x20000584
 8004a94:	20000570 	.word	0x20000570
 8004a98:	20000564 	.word	0x20000564
 8004a9c:	20000488 	.word	0x20000488
 8004aa0:	20000484 	.word	0x20000484
 8004aa4:	20000030 	.word	0x20000030

08004aa8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8004aa8:	b580      	push	{r7, lr}
 8004aaa:	b084      	sub	sp, #16
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	6078      	str	r0, [r7, #4]
 8004ab0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d10b      	bne.n	8004ad0 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8004ab8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004abc:	f383 8811 	msr	BASEPRI, r3
 8004ac0:	f3bf 8f6f 	isb	sy
 8004ac4:	f3bf 8f4f 	dsb	sy
 8004ac8:	60fb      	str	r3, [r7, #12]
}
 8004aca:	bf00      	nop
 8004acc:	bf00      	nop
 8004ace:	e7fd      	b.n	8004acc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004ad0:	4b07      	ldr	r3, [pc, #28]	@ (8004af0 <vTaskPlaceOnEventList+0x48>)
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	3318      	adds	r3, #24
 8004ad6:	4619      	mov	r1, r3
 8004ad8:	6878      	ldr	r0, [r7, #4]
 8004ada:	f7fe fe50 	bl	800377e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004ade:	2101      	movs	r1, #1
 8004ae0:	6838      	ldr	r0, [r7, #0]
 8004ae2:	f000 fb8d 	bl	8005200 <prvAddCurrentTaskToDelayedList>
}
 8004ae6:	bf00      	nop
 8004ae8:	3710      	adds	r7, #16
 8004aea:	46bd      	mov	sp, r7
 8004aec:	bd80      	pop	{r7, pc}
 8004aee:	bf00      	nop
 8004af0:	20000484 	.word	0x20000484

08004af4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004af4:	b580      	push	{r7, lr}
 8004af6:	b086      	sub	sp, #24
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	68db      	ldr	r3, [r3, #12]
 8004b00:	68db      	ldr	r3, [r3, #12]
 8004b02:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8004b04:	693b      	ldr	r3, [r7, #16]
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d10b      	bne.n	8004b22 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8004b0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b0e:	f383 8811 	msr	BASEPRI, r3
 8004b12:	f3bf 8f6f 	isb	sy
 8004b16:	f3bf 8f4f 	dsb	sy
 8004b1a:	60fb      	str	r3, [r7, #12]
}
 8004b1c:	bf00      	nop
 8004b1e:	bf00      	nop
 8004b20:	e7fd      	b.n	8004b1e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8004b22:	693b      	ldr	r3, [r7, #16]
 8004b24:	3318      	adds	r3, #24
 8004b26:	4618      	mov	r0, r3
 8004b28:	f7fe fe61 	bl	80037ee <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004b2c:	4b1d      	ldr	r3, [pc, #116]	@ (8004ba4 <xTaskRemoveFromEventList+0xb0>)
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d11c      	bne.n	8004b6e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004b34:	693b      	ldr	r3, [r7, #16]
 8004b36:	3304      	adds	r3, #4
 8004b38:	4618      	mov	r0, r3
 8004b3a:	f7fe fe58 	bl	80037ee <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8004b3e:	693b      	ldr	r3, [r7, #16]
 8004b40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b42:	2201      	movs	r2, #1
 8004b44:	409a      	lsls	r2, r3
 8004b46:	4b18      	ldr	r3, [pc, #96]	@ (8004ba8 <xTaskRemoveFromEventList+0xb4>)
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	4313      	orrs	r3, r2
 8004b4c:	4a16      	ldr	r2, [pc, #88]	@ (8004ba8 <xTaskRemoveFromEventList+0xb4>)
 8004b4e:	6013      	str	r3, [r2, #0]
 8004b50:	693b      	ldr	r3, [r7, #16]
 8004b52:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b54:	4613      	mov	r3, r2
 8004b56:	009b      	lsls	r3, r3, #2
 8004b58:	4413      	add	r3, r2
 8004b5a:	009b      	lsls	r3, r3, #2
 8004b5c:	4a13      	ldr	r2, [pc, #76]	@ (8004bac <xTaskRemoveFromEventList+0xb8>)
 8004b5e:	441a      	add	r2, r3
 8004b60:	693b      	ldr	r3, [r7, #16]
 8004b62:	3304      	adds	r3, #4
 8004b64:	4619      	mov	r1, r3
 8004b66:	4610      	mov	r0, r2
 8004b68:	f7fe fde6 	bl	8003738 <vListInsertEnd>
 8004b6c:	e005      	b.n	8004b7a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004b6e:	693b      	ldr	r3, [r7, #16]
 8004b70:	3318      	adds	r3, #24
 8004b72:	4619      	mov	r1, r3
 8004b74:	480e      	ldr	r0, [pc, #56]	@ (8004bb0 <xTaskRemoveFromEventList+0xbc>)
 8004b76:	f7fe fddf 	bl	8003738 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004b7a:	693b      	ldr	r3, [r7, #16]
 8004b7c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b7e:	4b0d      	ldr	r3, [pc, #52]	@ (8004bb4 <xTaskRemoveFromEventList+0xc0>)
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b84:	429a      	cmp	r2, r3
 8004b86:	d905      	bls.n	8004b94 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004b88:	2301      	movs	r3, #1
 8004b8a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004b8c:	4b0a      	ldr	r3, [pc, #40]	@ (8004bb8 <xTaskRemoveFromEventList+0xc4>)
 8004b8e:	2201      	movs	r2, #1
 8004b90:	601a      	str	r2, [r3, #0]
 8004b92:	e001      	b.n	8004b98 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8004b94:	2300      	movs	r3, #0
 8004b96:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8004b98:	697b      	ldr	r3, [r7, #20]
}
 8004b9a:	4618      	mov	r0, r3
 8004b9c:	3718      	adds	r7, #24
 8004b9e:	46bd      	mov	sp, r7
 8004ba0:	bd80      	pop	{r7, pc}
 8004ba2:	bf00      	nop
 8004ba4:	20000584 	.word	0x20000584
 8004ba8:	20000564 	.word	0x20000564
 8004bac:	20000488 	.word	0x20000488
 8004bb0:	2000051c 	.word	0x2000051c
 8004bb4:	20000484 	.word	0x20000484
 8004bb8:	20000570 	.word	0x20000570

08004bbc <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004bbc:	b480      	push	{r7}
 8004bbe:	b083      	sub	sp, #12
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004bc4:	4b06      	ldr	r3, [pc, #24]	@ (8004be0 <vTaskInternalSetTimeOutState+0x24>)
 8004bc6:	681a      	ldr	r2, [r3, #0]
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004bcc:	4b05      	ldr	r3, [pc, #20]	@ (8004be4 <vTaskInternalSetTimeOutState+0x28>)
 8004bce:	681a      	ldr	r2, [r3, #0]
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	605a      	str	r2, [r3, #4]
}
 8004bd4:	bf00      	nop
 8004bd6:	370c      	adds	r7, #12
 8004bd8:	46bd      	mov	sp, r7
 8004bda:	bc80      	pop	{r7}
 8004bdc:	4770      	bx	lr
 8004bde:	bf00      	nop
 8004be0:	20000574 	.word	0x20000574
 8004be4:	20000560 	.word	0x20000560

08004be8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004be8:	b580      	push	{r7, lr}
 8004bea:	b088      	sub	sp, #32
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	6078      	str	r0, [r7, #4]
 8004bf0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d10b      	bne.n	8004c10 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8004bf8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bfc:	f383 8811 	msr	BASEPRI, r3
 8004c00:	f3bf 8f6f 	isb	sy
 8004c04:	f3bf 8f4f 	dsb	sy
 8004c08:	613b      	str	r3, [r7, #16]
}
 8004c0a:	bf00      	nop
 8004c0c:	bf00      	nop
 8004c0e:	e7fd      	b.n	8004c0c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8004c10:	683b      	ldr	r3, [r7, #0]
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d10b      	bne.n	8004c2e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8004c16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c1a:	f383 8811 	msr	BASEPRI, r3
 8004c1e:	f3bf 8f6f 	isb	sy
 8004c22:	f3bf 8f4f 	dsb	sy
 8004c26:	60fb      	str	r3, [r7, #12]
}
 8004c28:	bf00      	nop
 8004c2a:	bf00      	nop
 8004c2c:	e7fd      	b.n	8004c2a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8004c2e:	f000 fc3d 	bl	80054ac <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8004c32:	4b1d      	ldr	r3, [pc, #116]	@ (8004ca8 <xTaskCheckForTimeOut+0xc0>)
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	685b      	ldr	r3, [r3, #4]
 8004c3c:	69ba      	ldr	r2, [r7, #24]
 8004c3e:	1ad3      	subs	r3, r2, r3
 8004c40:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8004c42:	683b      	ldr	r3, [r7, #0]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c4a:	d102      	bne.n	8004c52 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004c4c:	2300      	movs	r3, #0
 8004c4e:	61fb      	str	r3, [r7, #28]
 8004c50:	e023      	b.n	8004c9a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681a      	ldr	r2, [r3, #0]
 8004c56:	4b15      	ldr	r3, [pc, #84]	@ (8004cac <xTaskCheckForTimeOut+0xc4>)
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	429a      	cmp	r2, r3
 8004c5c:	d007      	beq.n	8004c6e <xTaskCheckForTimeOut+0x86>
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	685b      	ldr	r3, [r3, #4]
 8004c62:	69ba      	ldr	r2, [r7, #24]
 8004c64:	429a      	cmp	r2, r3
 8004c66:	d302      	bcc.n	8004c6e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004c68:	2301      	movs	r3, #1
 8004c6a:	61fb      	str	r3, [r7, #28]
 8004c6c:	e015      	b.n	8004c9a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004c6e:	683b      	ldr	r3, [r7, #0]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	697a      	ldr	r2, [r7, #20]
 8004c74:	429a      	cmp	r2, r3
 8004c76:	d20b      	bcs.n	8004c90 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004c78:	683b      	ldr	r3, [r7, #0]
 8004c7a:	681a      	ldr	r2, [r3, #0]
 8004c7c:	697b      	ldr	r3, [r7, #20]
 8004c7e:	1ad2      	subs	r2, r2, r3
 8004c80:	683b      	ldr	r3, [r7, #0]
 8004c82:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8004c84:	6878      	ldr	r0, [r7, #4]
 8004c86:	f7ff ff99 	bl	8004bbc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004c8a:	2300      	movs	r3, #0
 8004c8c:	61fb      	str	r3, [r7, #28]
 8004c8e:	e004      	b.n	8004c9a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8004c90:	683b      	ldr	r3, [r7, #0]
 8004c92:	2200      	movs	r2, #0
 8004c94:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8004c96:	2301      	movs	r3, #1
 8004c98:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8004c9a:	f000 fc37 	bl	800550c <vPortExitCritical>

	return xReturn;
 8004c9e:	69fb      	ldr	r3, [r7, #28]
}
 8004ca0:	4618      	mov	r0, r3
 8004ca2:	3720      	adds	r7, #32
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	bd80      	pop	{r7, pc}
 8004ca8:	20000560 	.word	0x20000560
 8004cac:	20000574 	.word	0x20000574

08004cb0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004cb0:	b480      	push	{r7}
 8004cb2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8004cb4:	4b03      	ldr	r3, [pc, #12]	@ (8004cc4 <vTaskMissedYield+0x14>)
 8004cb6:	2201      	movs	r2, #1
 8004cb8:	601a      	str	r2, [r3, #0]
}
 8004cba:	bf00      	nop
 8004cbc:	46bd      	mov	sp, r7
 8004cbe:	bc80      	pop	{r7}
 8004cc0:	4770      	bx	lr
 8004cc2:	bf00      	nop
 8004cc4:	20000570 	.word	0x20000570

08004cc8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004cc8:	b580      	push	{r7, lr}
 8004cca:	b082      	sub	sp, #8
 8004ccc:	af00      	add	r7, sp, #0
 8004cce:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004cd0:	f000 f852 	bl	8004d78 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004cd4:	4b06      	ldr	r3, [pc, #24]	@ (8004cf0 <prvIdleTask+0x28>)
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	2b01      	cmp	r3, #1
 8004cda:	d9f9      	bls.n	8004cd0 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004cdc:	4b05      	ldr	r3, [pc, #20]	@ (8004cf4 <prvIdleTask+0x2c>)
 8004cde:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004ce2:	601a      	str	r2, [r3, #0]
 8004ce4:	f3bf 8f4f 	dsb	sy
 8004ce8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004cec:	e7f0      	b.n	8004cd0 <prvIdleTask+0x8>
 8004cee:	bf00      	nop
 8004cf0:	20000488 	.word	0x20000488
 8004cf4:	e000ed04 	.word	0xe000ed04

08004cf8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004cf8:	b580      	push	{r7, lr}
 8004cfa:	b082      	sub	sp, #8
 8004cfc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004cfe:	2300      	movs	r3, #0
 8004d00:	607b      	str	r3, [r7, #4]
 8004d02:	e00c      	b.n	8004d1e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004d04:	687a      	ldr	r2, [r7, #4]
 8004d06:	4613      	mov	r3, r2
 8004d08:	009b      	lsls	r3, r3, #2
 8004d0a:	4413      	add	r3, r2
 8004d0c:	009b      	lsls	r3, r3, #2
 8004d0e:	4a12      	ldr	r2, [pc, #72]	@ (8004d58 <prvInitialiseTaskLists+0x60>)
 8004d10:	4413      	add	r3, r2
 8004d12:	4618      	mov	r0, r3
 8004d14:	f7fe fce5 	bl	80036e2 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	3301      	adds	r3, #1
 8004d1c:	607b      	str	r3, [r7, #4]
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	2b04      	cmp	r3, #4
 8004d22:	d9ef      	bls.n	8004d04 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004d24:	480d      	ldr	r0, [pc, #52]	@ (8004d5c <prvInitialiseTaskLists+0x64>)
 8004d26:	f7fe fcdc 	bl	80036e2 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004d2a:	480d      	ldr	r0, [pc, #52]	@ (8004d60 <prvInitialiseTaskLists+0x68>)
 8004d2c:	f7fe fcd9 	bl	80036e2 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004d30:	480c      	ldr	r0, [pc, #48]	@ (8004d64 <prvInitialiseTaskLists+0x6c>)
 8004d32:	f7fe fcd6 	bl	80036e2 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004d36:	480c      	ldr	r0, [pc, #48]	@ (8004d68 <prvInitialiseTaskLists+0x70>)
 8004d38:	f7fe fcd3 	bl	80036e2 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004d3c:	480b      	ldr	r0, [pc, #44]	@ (8004d6c <prvInitialiseTaskLists+0x74>)
 8004d3e:	f7fe fcd0 	bl	80036e2 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004d42:	4b0b      	ldr	r3, [pc, #44]	@ (8004d70 <prvInitialiseTaskLists+0x78>)
 8004d44:	4a05      	ldr	r2, [pc, #20]	@ (8004d5c <prvInitialiseTaskLists+0x64>)
 8004d46:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004d48:	4b0a      	ldr	r3, [pc, #40]	@ (8004d74 <prvInitialiseTaskLists+0x7c>)
 8004d4a:	4a05      	ldr	r2, [pc, #20]	@ (8004d60 <prvInitialiseTaskLists+0x68>)
 8004d4c:	601a      	str	r2, [r3, #0]
}
 8004d4e:	bf00      	nop
 8004d50:	3708      	adds	r7, #8
 8004d52:	46bd      	mov	sp, r7
 8004d54:	bd80      	pop	{r7, pc}
 8004d56:	bf00      	nop
 8004d58:	20000488 	.word	0x20000488
 8004d5c:	200004ec 	.word	0x200004ec
 8004d60:	20000500 	.word	0x20000500
 8004d64:	2000051c 	.word	0x2000051c
 8004d68:	20000530 	.word	0x20000530
 8004d6c:	20000548 	.word	0x20000548
 8004d70:	20000514 	.word	0x20000514
 8004d74:	20000518 	.word	0x20000518

08004d78 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	b082      	sub	sp, #8
 8004d7c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004d7e:	e019      	b.n	8004db4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004d80:	f000 fb94 	bl	80054ac <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004d84:	4b10      	ldr	r3, [pc, #64]	@ (8004dc8 <prvCheckTasksWaitingTermination+0x50>)
 8004d86:	68db      	ldr	r3, [r3, #12]
 8004d88:	68db      	ldr	r3, [r3, #12]
 8004d8a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	3304      	adds	r3, #4
 8004d90:	4618      	mov	r0, r3
 8004d92:	f7fe fd2c 	bl	80037ee <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004d96:	4b0d      	ldr	r3, [pc, #52]	@ (8004dcc <prvCheckTasksWaitingTermination+0x54>)
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	3b01      	subs	r3, #1
 8004d9c:	4a0b      	ldr	r2, [pc, #44]	@ (8004dcc <prvCheckTasksWaitingTermination+0x54>)
 8004d9e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004da0:	4b0b      	ldr	r3, [pc, #44]	@ (8004dd0 <prvCheckTasksWaitingTermination+0x58>)
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	3b01      	subs	r3, #1
 8004da6:	4a0a      	ldr	r2, [pc, #40]	@ (8004dd0 <prvCheckTasksWaitingTermination+0x58>)
 8004da8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004daa:	f000 fbaf 	bl	800550c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004dae:	6878      	ldr	r0, [r7, #4]
 8004db0:	f000 f810 	bl	8004dd4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004db4:	4b06      	ldr	r3, [pc, #24]	@ (8004dd0 <prvCheckTasksWaitingTermination+0x58>)
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d1e1      	bne.n	8004d80 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004dbc:	bf00      	nop
 8004dbe:	bf00      	nop
 8004dc0:	3708      	adds	r7, #8
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	bd80      	pop	{r7, pc}
 8004dc6:	bf00      	nop
 8004dc8:	20000530 	.word	0x20000530
 8004dcc:	2000055c 	.word	0x2000055c
 8004dd0:	20000544 	.word	0x20000544

08004dd4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004dd4:	b580      	push	{r7, lr}
 8004dd6:	b084      	sub	sp, #16
 8004dd8:	af00      	add	r7, sp, #0
 8004dda:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	334c      	adds	r3, #76	@ 0x4c
 8004de0:	4618      	mov	r0, r3
 8004de2:	f001 fc07 	bl	80065f4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d108      	bne.n	8004e02 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004df4:	4618      	mov	r0, r3
 8004df6:	f000 fd29 	bl	800584c <vPortFree>
				vPortFree( pxTCB );
 8004dfa:	6878      	ldr	r0, [r7, #4]
 8004dfc:	f000 fd26 	bl	800584c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004e00:	e019      	b.n	8004e36 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8004e08:	2b01      	cmp	r3, #1
 8004e0a:	d103      	bne.n	8004e14 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8004e0c:	6878      	ldr	r0, [r7, #4]
 8004e0e:	f000 fd1d 	bl	800584c <vPortFree>
	}
 8004e12:	e010      	b.n	8004e36 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8004e1a:	2b02      	cmp	r3, #2
 8004e1c:	d00b      	beq.n	8004e36 <prvDeleteTCB+0x62>
	__asm volatile
 8004e1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e22:	f383 8811 	msr	BASEPRI, r3
 8004e26:	f3bf 8f6f 	isb	sy
 8004e2a:	f3bf 8f4f 	dsb	sy
 8004e2e:	60fb      	str	r3, [r7, #12]
}
 8004e30:	bf00      	nop
 8004e32:	bf00      	nop
 8004e34:	e7fd      	b.n	8004e32 <prvDeleteTCB+0x5e>
	}
 8004e36:	bf00      	nop
 8004e38:	3710      	adds	r7, #16
 8004e3a:	46bd      	mov	sp, r7
 8004e3c:	bd80      	pop	{r7, pc}
	...

08004e40 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004e40:	b480      	push	{r7}
 8004e42:	b083      	sub	sp, #12
 8004e44:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004e46:	4b0c      	ldr	r3, [pc, #48]	@ (8004e78 <prvResetNextTaskUnblockTime+0x38>)
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d104      	bne.n	8004e5a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004e50:	4b0a      	ldr	r3, [pc, #40]	@ (8004e7c <prvResetNextTaskUnblockTime+0x3c>)
 8004e52:	f04f 32ff 	mov.w	r2, #4294967295
 8004e56:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004e58:	e008      	b.n	8004e6c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004e5a:	4b07      	ldr	r3, [pc, #28]	@ (8004e78 <prvResetNextTaskUnblockTime+0x38>)
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	68db      	ldr	r3, [r3, #12]
 8004e60:	68db      	ldr	r3, [r3, #12]
 8004e62:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	685b      	ldr	r3, [r3, #4]
 8004e68:	4a04      	ldr	r2, [pc, #16]	@ (8004e7c <prvResetNextTaskUnblockTime+0x3c>)
 8004e6a:	6013      	str	r3, [r2, #0]
}
 8004e6c:	bf00      	nop
 8004e6e:	370c      	adds	r7, #12
 8004e70:	46bd      	mov	sp, r7
 8004e72:	bc80      	pop	{r7}
 8004e74:	4770      	bx	lr
 8004e76:	bf00      	nop
 8004e78:	20000514 	.word	0x20000514
 8004e7c:	2000057c 	.word	0x2000057c

08004e80 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004e80:	b480      	push	{r7}
 8004e82:	b083      	sub	sp, #12
 8004e84:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004e86:	4b0b      	ldr	r3, [pc, #44]	@ (8004eb4 <xTaskGetSchedulerState+0x34>)
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d102      	bne.n	8004e94 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004e8e:	2301      	movs	r3, #1
 8004e90:	607b      	str	r3, [r7, #4]
 8004e92:	e008      	b.n	8004ea6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004e94:	4b08      	ldr	r3, [pc, #32]	@ (8004eb8 <xTaskGetSchedulerState+0x38>)
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d102      	bne.n	8004ea2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004e9c:	2302      	movs	r3, #2
 8004e9e:	607b      	str	r3, [r7, #4]
 8004ea0:	e001      	b.n	8004ea6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004ea2:	2300      	movs	r3, #0
 8004ea4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004ea6:	687b      	ldr	r3, [r7, #4]
	}
 8004ea8:	4618      	mov	r0, r3
 8004eaa:	370c      	adds	r7, #12
 8004eac:	46bd      	mov	sp, r7
 8004eae:	bc80      	pop	{r7}
 8004eb0:	4770      	bx	lr
 8004eb2:	bf00      	nop
 8004eb4:	20000568 	.word	0x20000568
 8004eb8:	20000584 	.word	0x20000584

08004ebc <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8004ebc:	b580      	push	{r7, lr}
 8004ebe:	b084      	sub	sp, #16
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8004ec8:	2300      	movs	r3, #0
 8004eca:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d05e      	beq.n	8004f90 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8004ed2:	68bb      	ldr	r3, [r7, #8]
 8004ed4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ed6:	4b31      	ldr	r3, [pc, #196]	@ (8004f9c <xTaskPriorityInherit+0xe0>)
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004edc:	429a      	cmp	r2, r3
 8004ede:	d24e      	bcs.n	8004f7e <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8004ee0:	68bb      	ldr	r3, [r7, #8]
 8004ee2:	699b      	ldr	r3, [r3, #24]
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	db06      	blt.n	8004ef6 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004ee8:	4b2c      	ldr	r3, [pc, #176]	@ (8004f9c <xTaskPriorityInherit+0xe0>)
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004eee:	f1c3 0205 	rsb	r2, r3, #5
 8004ef2:	68bb      	ldr	r3, [r7, #8]
 8004ef4:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8004ef6:	68bb      	ldr	r3, [r7, #8]
 8004ef8:	6959      	ldr	r1, [r3, #20]
 8004efa:	68bb      	ldr	r3, [r7, #8]
 8004efc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004efe:	4613      	mov	r3, r2
 8004f00:	009b      	lsls	r3, r3, #2
 8004f02:	4413      	add	r3, r2
 8004f04:	009b      	lsls	r3, r3, #2
 8004f06:	4a26      	ldr	r2, [pc, #152]	@ (8004fa0 <xTaskPriorityInherit+0xe4>)
 8004f08:	4413      	add	r3, r2
 8004f0a:	4299      	cmp	r1, r3
 8004f0c:	d12f      	bne.n	8004f6e <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004f0e:	68bb      	ldr	r3, [r7, #8]
 8004f10:	3304      	adds	r3, #4
 8004f12:	4618      	mov	r0, r3
 8004f14:	f7fe fc6b 	bl	80037ee <uxListRemove>
 8004f18:	4603      	mov	r3, r0
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d10a      	bne.n	8004f34 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8004f1e:	68bb      	ldr	r3, [r7, #8]
 8004f20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f22:	2201      	movs	r2, #1
 8004f24:	fa02 f303 	lsl.w	r3, r2, r3
 8004f28:	43da      	mvns	r2, r3
 8004f2a:	4b1e      	ldr	r3, [pc, #120]	@ (8004fa4 <xTaskPriorityInherit+0xe8>)
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	4013      	ands	r3, r2
 8004f30:	4a1c      	ldr	r2, [pc, #112]	@ (8004fa4 <xTaskPriorityInherit+0xe8>)
 8004f32:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8004f34:	4b19      	ldr	r3, [pc, #100]	@ (8004f9c <xTaskPriorityInherit+0xe0>)
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f3a:	68bb      	ldr	r3, [r7, #8]
 8004f3c:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8004f3e:	68bb      	ldr	r3, [r7, #8]
 8004f40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f42:	2201      	movs	r2, #1
 8004f44:	409a      	lsls	r2, r3
 8004f46:	4b17      	ldr	r3, [pc, #92]	@ (8004fa4 <xTaskPriorityInherit+0xe8>)
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	4313      	orrs	r3, r2
 8004f4c:	4a15      	ldr	r2, [pc, #84]	@ (8004fa4 <xTaskPriorityInherit+0xe8>)
 8004f4e:	6013      	str	r3, [r2, #0]
 8004f50:	68bb      	ldr	r3, [r7, #8]
 8004f52:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f54:	4613      	mov	r3, r2
 8004f56:	009b      	lsls	r3, r3, #2
 8004f58:	4413      	add	r3, r2
 8004f5a:	009b      	lsls	r3, r3, #2
 8004f5c:	4a10      	ldr	r2, [pc, #64]	@ (8004fa0 <xTaskPriorityInherit+0xe4>)
 8004f5e:	441a      	add	r2, r3
 8004f60:	68bb      	ldr	r3, [r7, #8]
 8004f62:	3304      	adds	r3, #4
 8004f64:	4619      	mov	r1, r3
 8004f66:	4610      	mov	r0, r2
 8004f68:	f7fe fbe6 	bl	8003738 <vListInsertEnd>
 8004f6c:	e004      	b.n	8004f78 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8004f6e:	4b0b      	ldr	r3, [pc, #44]	@ (8004f9c <xTaskPriorityInherit+0xe0>)
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f74:	68bb      	ldr	r3, [r7, #8]
 8004f76:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8004f78:	2301      	movs	r3, #1
 8004f7a:	60fb      	str	r3, [r7, #12]
 8004f7c:	e008      	b.n	8004f90 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8004f7e:	68bb      	ldr	r3, [r7, #8]
 8004f80:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004f82:	4b06      	ldr	r3, [pc, #24]	@ (8004f9c <xTaskPriorityInherit+0xe0>)
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f88:	429a      	cmp	r2, r3
 8004f8a:	d201      	bcs.n	8004f90 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8004f8c:	2301      	movs	r3, #1
 8004f8e:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004f90:	68fb      	ldr	r3, [r7, #12]
	}
 8004f92:	4618      	mov	r0, r3
 8004f94:	3710      	adds	r7, #16
 8004f96:	46bd      	mov	sp, r7
 8004f98:	bd80      	pop	{r7, pc}
 8004f9a:	bf00      	nop
 8004f9c:	20000484 	.word	0x20000484
 8004fa0:	20000488 	.word	0x20000488
 8004fa4:	20000564 	.word	0x20000564

08004fa8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004fa8:	b580      	push	{r7, lr}
 8004faa:	b086      	sub	sp, #24
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004fb4:	2300      	movs	r3, #0
 8004fb6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d070      	beq.n	80050a0 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8004fbe:	4b3b      	ldr	r3, [pc, #236]	@ (80050ac <xTaskPriorityDisinherit+0x104>)
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	693a      	ldr	r2, [r7, #16]
 8004fc4:	429a      	cmp	r2, r3
 8004fc6:	d00b      	beq.n	8004fe0 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8004fc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fcc:	f383 8811 	msr	BASEPRI, r3
 8004fd0:	f3bf 8f6f 	isb	sy
 8004fd4:	f3bf 8f4f 	dsb	sy
 8004fd8:	60fb      	str	r3, [r7, #12]
}
 8004fda:	bf00      	nop
 8004fdc:	bf00      	nop
 8004fde:	e7fd      	b.n	8004fdc <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8004fe0:	693b      	ldr	r3, [r7, #16]
 8004fe2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d10b      	bne.n	8005000 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8004fe8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fec:	f383 8811 	msr	BASEPRI, r3
 8004ff0:	f3bf 8f6f 	isb	sy
 8004ff4:	f3bf 8f4f 	dsb	sy
 8004ff8:	60bb      	str	r3, [r7, #8]
}
 8004ffa:	bf00      	nop
 8004ffc:	bf00      	nop
 8004ffe:	e7fd      	b.n	8004ffc <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8005000:	693b      	ldr	r3, [r7, #16]
 8005002:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005004:	1e5a      	subs	r2, r3, #1
 8005006:	693b      	ldr	r3, [r7, #16]
 8005008:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800500a:	693b      	ldr	r3, [r7, #16]
 800500c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800500e:	693b      	ldr	r3, [r7, #16]
 8005010:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005012:	429a      	cmp	r2, r3
 8005014:	d044      	beq.n	80050a0 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005016:	693b      	ldr	r3, [r7, #16]
 8005018:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800501a:	2b00      	cmp	r3, #0
 800501c:	d140      	bne.n	80050a0 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800501e:	693b      	ldr	r3, [r7, #16]
 8005020:	3304      	adds	r3, #4
 8005022:	4618      	mov	r0, r3
 8005024:	f7fe fbe3 	bl	80037ee <uxListRemove>
 8005028:	4603      	mov	r3, r0
 800502a:	2b00      	cmp	r3, #0
 800502c:	d115      	bne.n	800505a <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800502e:	693b      	ldr	r3, [r7, #16]
 8005030:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005032:	491f      	ldr	r1, [pc, #124]	@ (80050b0 <xTaskPriorityDisinherit+0x108>)
 8005034:	4613      	mov	r3, r2
 8005036:	009b      	lsls	r3, r3, #2
 8005038:	4413      	add	r3, r2
 800503a:	009b      	lsls	r3, r3, #2
 800503c:	440b      	add	r3, r1
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	2b00      	cmp	r3, #0
 8005042:	d10a      	bne.n	800505a <xTaskPriorityDisinherit+0xb2>
 8005044:	693b      	ldr	r3, [r7, #16]
 8005046:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005048:	2201      	movs	r2, #1
 800504a:	fa02 f303 	lsl.w	r3, r2, r3
 800504e:	43da      	mvns	r2, r3
 8005050:	4b18      	ldr	r3, [pc, #96]	@ (80050b4 <xTaskPriorityDisinherit+0x10c>)
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	4013      	ands	r3, r2
 8005056:	4a17      	ldr	r2, [pc, #92]	@ (80050b4 <xTaskPriorityDisinherit+0x10c>)
 8005058:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800505a:	693b      	ldr	r3, [r7, #16]
 800505c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800505e:	693b      	ldr	r3, [r7, #16]
 8005060:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005062:	693b      	ldr	r3, [r7, #16]
 8005064:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005066:	f1c3 0205 	rsb	r2, r3, #5
 800506a:	693b      	ldr	r3, [r7, #16]
 800506c:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800506e:	693b      	ldr	r3, [r7, #16]
 8005070:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005072:	2201      	movs	r2, #1
 8005074:	409a      	lsls	r2, r3
 8005076:	4b0f      	ldr	r3, [pc, #60]	@ (80050b4 <xTaskPriorityDisinherit+0x10c>)
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	4313      	orrs	r3, r2
 800507c:	4a0d      	ldr	r2, [pc, #52]	@ (80050b4 <xTaskPriorityDisinherit+0x10c>)
 800507e:	6013      	str	r3, [r2, #0]
 8005080:	693b      	ldr	r3, [r7, #16]
 8005082:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005084:	4613      	mov	r3, r2
 8005086:	009b      	lsls	r3, r3, #2
 8005088:	4413      	add	r3, r2
 800508a:	009b      	lsls	r3, r3, #2
 800508c:	4a08      	ldr	r2, [pc, #32]	@ (80050b0 <xTaskPriorityDisinherit+0x108>)
 800508e:	441a      	add	r2, r3
 8005090:	693b      	ldr	r3, [r7, #16]
 8005092:	3304      	adds	r3, #4
 8005094:	4619      	mov	r1, r3
 8005096:	4610      	mov	r0, r2
 8005098:	f7fe fb4e 	bl	8003738 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800509c:	2301      	movs	r3, #1
 800509e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80050a0:	697b      	ldr	r3, [r7, #20]
	}
 80050a2:	4618      	mov	r0, r3
 80050a4:	3718      	adds	r7, #24
 80050a6:	46bd      	mov	sp, r7
 80050a8:	bd80      	pop	{r7, pc}
 80050aa:	bf00      	nop
 80050ac:	20000484 	.word	0x20000484
 80050b0:	20000488 	.word	0x20000488
 80050b4:	20000564 	.word	0x20000564

080050b8 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80050b8:	b580      	push	{r7, lr}
 80050ba:	b088      	sub	sp, #32
 80050bc:	af00      	add	r7, sp, #0
 80050be:	6078      	str	r0, [r7, #4]
 80050c0:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80050c6:	2301      	movs	r3, #1
 80050c8:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d079      	beq.n	80051c4 <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80050d0:	69bb      	ldr	r3, [r7, #24]
 80050d2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d10b      	bne.n	80050f0 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 80050d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050dc:	f383 8811 	msr	BASEPRI, r3
 80050e0:	f3bf 8f6f 	isb	sy
 80050e4:	f3bf 8f4f 	dsb	sy
 80050e8:	60fb      	str	r3, [r7, #12]
}
 80050ea:	bf00      	nop
 80050ec:	bf00      	nop
 80050ee:	e7fd      	b.n	80050ec <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80050f0:	69bb      	ldr	r3, [r7, #24]
 80050f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050f4:	683a      	ldr	r2, [r7, #0]
 80050f6:	429a      	cmp	r2, r3
 80050f8:	d902      	bls.n	8005100 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80050fa:	683b      	ldr	r3, [r7, #0]
 80050fc:	61fb      	str	r3, [r7, #28]
 80050fe:	e002      	b.n	8005106 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8005100:	69bb      	ldr	r3, [r7, #24]
 8005102:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005104:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8005106:	69bb      	ldr	r3, [r7, #24]
 8005108:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800510a:	69fa      	ldr	r2, [r7, #28]
 800510c:	429a      	cmp	r2, r3
 800510e:	d059      	beq.n	80051c4 <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8005110:	69bb      	ldr	r3, [r7, #24]
 8005112:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005114:	697a      	ldr	r2, [r7, #20]
 8005116:	429a      	cmp	r2, r3
 8005118:	d154      	bne.n	80051c4 <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800511a:	4b2c      	ldr	r3, [pc, #176]	@ (80051cc <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	69ba      	ldr	r2, [r7, #24]
 8005120:	429a      	cmp	r2, r3
 8005122:	d10b      	bne.n	800513c <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8005124:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005128:	f383 8811 	msr	BASEPRI, r3
 800512c:	f3bf 8f6f 	isb	sy
 8005130:	f3bf 8f4f 	dsb	sy
 8005134:	60bb      	str	r3, [r7, #8]
}
 8005136:	bf00      	nop
 8005138:	bf00      	nop
 800513a:	e7fd      	b.n	8005138 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800513c:	69bb      	ldr	r3, [r7, #24]
 800513e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005140:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8005142:	69bb      	ldr	r3, [r7, #24]
 8005144:	69fa      	ldr	r2, [r7, #28]
 8005146:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005148:	69bb      	ldr	r3, [r7, #24]
 800514a:	699b      	ldr	r3, [r3, #24]
 800514c:	2b00      	cmp	r3, #0
 800514e:	db04      	blt.n	800515a <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005150:	69fb      	ldr	r3, [r7, #28]
 8005152:	f1c3 0205 	rsb	r2, r3, #5
 8005156:	69bb      	ldr	r3, [r7, #24]
 8005158:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800515a:	69bb      	ldr	r3, [r7, #24]
 800515c:	6959      	ldr	r1, [r3, #20]
 800515e:	693a      	ldr	r2, [r7, #16]
 8005160:	4613      	mov	r3, r2
 8005162:	009b      	lsls	r3, r3, #2
 8005164:	4413      	add	r3, r2
 8005166:	009b      	lsls	r3, r3, #2
 8005168:	4a19      	ldr	r2, [pc, #100]	@ (80051d0 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800516a:	4413      	add	r3, r2
 800516c:	4299      	cmp	r1, r3
 800516e:	d129      	bne.n	80051c4 <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005170:	69bb      	ldr	r3, [r7, #24]
 8005172:	3304      	adds	r3, #4
 8005174:	4618      	mov	r0, r3
 8005176:	f7fe fb3a 	bl	80037ee <uxListRemove>
 800517a:	4603      	mov	r3, r0
 800517c:	2b00      	cmp	r3, #0
 800517e:	d10a      	bne.n	8005196 <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8005180:	69bb      	ldr	r3, [r7, #24]
 8005182:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005184:	2201      	movs	r2, #1
 8005186:	fa02 f303 	lsl.w	r3, r2, r3
 800518a:	43da      	mvns	r2, r3
 800518c:	4b11      	ldr	r3, [pc, #68]	@ (80051d4 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	4013      	ands	r3, r2
 8005192:	4a10      	ldr	r2, [pc, #64]	@ (80051d4 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8005194:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8005196:	69bb      	ldr	r3, [r7, #24]
 8005198:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800519a:	2201      	movs	r2, #1
 800519c:	409a      	lsls	r2, r3
 800519e:	4b0d      	ldr	r3, [pc, #52]	@ (80051d4 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	4313      	orrs	r3, r2
 80051a4:	4a0b      	ldr	r2, [pc, #44]	@ (80051d4 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80051a6:	6013      	str	r3, [r2, #0]
 80051a8:	69bb      	ldr	r3, [r7, #24]
 80051aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80051ac:	4613      	mov	r3, r2
 80051ae:	009b      	lsls	r3, r3, #2
 80051b0:	4413      	add	r3, r2
 80051b2:	009b      	lsls	r3, r3, #2
 80051b4:	4a06      	ldr	r2, [pc, #24]	@ (80051d0 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80051b6:	441a      	add	r2, r3
 80051b8:	69bb      	ldr	r3, [r7, #24]
 80051ba:	3304      	adds	r3, #4
 80051bc:	4619      	mov	r1, r3
 80051be:	4610      	mov	r0, r2
 80051c0:	f7fe faba 	bl	8003738 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80051c4:	bf00      	nop
 80051c6:	3720      	adds	r7, #32
 80051c8:	46bd      	mov	sp, r7
 80051ca:	bd80      	pop	{r7, pc}
 80051cc:	20000484 	.word	0x20000484
 80051d0:	20000488 	.word	0x20000488
 80051d4:	20000564 	.word	0x20000564

080051d8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80051d8:	b480      	push	{r7}
 80051da:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80051dc:	4b07      	ldr	r3, [pc, #28]	@ (80051fc <pvTaskIncrementMutexHeldCount+0x24>)
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d004      	beq.n	80051ee <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80051e4:	4b05      	ldr	r3, [pc, #20]	@ (80051fc <pvTaskIncrementMutexHeldCount+0x24>)
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80051ea:	3201      	adds	r2, #1
 80051ec:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 80051ee:	4b03      	ldr	r3, [pc, #12]	@ (80051fc <pvTaskIncrementMutexHeldCount+0x24>)
 80051f0:	681b      	ldr	r3, [r3, #0]
	}
 80051f2:	4618      	mov	r0, r3
 80051f4:	46bd      	mov	sp, r7
 80051f6:	bc80      	pop	{r7}
 80051f8:	4770      	bx	lr
 80051fa:	bf00      	nop
 80051fc:	20000484 	.word	0x20000484

08005200 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005200:	b580      	push	{r7, lr}
 8005202:	b084      	sub	sp, #16
 8005204:	af00      	add	r7, sp, #0
 8005206:	6078      	str	r0, [r7, #4]
 8005208:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800520a:	4b29      	ldr	r3, [pc, #164]	@ (80052b0 <prvAddCurrentTaskToDelayedList+0xb0>)
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005210:	4b28      	ldr	r3, [pc, #160]	@ (80052b4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	3304      	adds	r3, #4
 8005216:	4618      	mov	r0, r3
 8005218:	f7fe fae9 	bl	80037ee <uxListRemove>
 800521c:	4603      	mov	r3, r0
 800521e:	2b00      	cmp	r3, #0
 8005220:	d10b      	bne.n	800523a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8005222:	4b24      	ldr	r3, [pc, #144]	@ (80052b4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005228:	2201      	movs	r2, #1
 800522a:	fa02 f303 	lsl.w	r3, r2, r3
 800522e:	43da      	mvns	r2, r3
 8005230:	4b21      	ldr	r3, [pc, #132]	@ (80052b8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	4013      	ands	r3, r2
 8005236:	4a20      	ldr	r2, [pc, #128]	@ (80052b8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005238:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005240:	d10a      	bne.n	8005258 <prvAddCurrentTaskToDelayedList+0x58>
 8005242:	683b      	ldr	r3, [r7, #0]
 8005244:	2b00      	cmp	r3, #0
 8005246:	d007      	beq.n	8005258 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005248:	4b1a      	ldr	r3, [pc, #104]	@ (80052b4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	3304      	adds	r3, #4
 800524e:	4619      	mov	r1, r3
 8005250:	481a      	ldr	r0, [pc, #104]	@ (80052bc <prvAddCurrentTaskToDelayedList+0xbc>)
 8005252:	f7fe fa71 	bl	8003738 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005256:	e026      	b.n	80052a6 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005258:	68fa      	ldr	r2, [r7, #12]
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	4413      	add	r3, r2
 800525e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005260:	4b14      	ldr	r3, [pc, #80]	@ (80052b4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	68ba      	ldr	r2, [r7, #8]
 8005266:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005268:	68ba      	ldr	r2, [r7, #8]
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	429a      	cmp	r2, r3
 800526e:	d209      	bcs.n	8005284 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005270:	4b13      	ldr	r3, [pc, #76]	@ (80052c0 <prvAddCurrentTaskToDelayedList+0xc0>)
 8005272:	681a      	ldr	r2, [r3, #0]
 8005274:	4b0f      	ldr	r3, [pc, #60]	@ (80052b4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	3304      	adds	r3, #4
 800527a:	4619      	mov	r1, r3
 800527c:	4610      	mov	r0, r2
 800527e:	f7fe fa7e 	bl	800377e <vListInsert>
}
 8005282:	e010      	b.n	80052a6 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005284:	4b0f      	ldr	r3, [pc, #60]	@ (80052c4 <prvAddCurrentTaskToDelayedList+0xc4>)
 8005286:	681a      	ldr	r2, [r3, #0]
 8005288:	4b0a      	ldr	r3, [pc, #40]	@ (80052b4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	3304      	adds	r3, #4
 800528e:	4619      	mov	r1, r3
 8005290:	4610      	mov	r0, r2
 8005292:	f7fe fa74 	bl	800377e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005296:	4b0c      	ldr	r3, [pc, #48]	@ (80052c8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	68ba      	ldr	r2, [r7, #8]
 800529c:	429a      	cmp	r2, r3
 800529e:	d202      	bcs.n	80052a6 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80052a0:	4a09      	ldr	r2, [pc, #36]	@ (80052c8 <prvAddCurrentTaskToDelayedList+0xc8>)
 80052a2:	68bb      	ldr	r3, [r7, #8]
 80052a4:	6013      	str	r3, [r2, #0]
}
 80052a6:	bf00      	nop
 80052a8:	3710      	adds	r7, #16
 80052aa:	46bd      	mov	sp, r7
 80052ac:	bd80      	pop	{r7, pc}
 80052ae:	bf00      	nop
 80052b0:	20000560 	.word	0x20000560
 80052b4:	20000484 	.word	0x20000484
 80052b8:	20000564 	.word	0x20000564
 80052bc:	20000548 	.word	0x20000548
 80052c0:	20000518 	.word	0x20000518
 80052c4:	20000514 	.word	0x20000514
 80052c8:	2000057c 	.word	0x2000057c

080052cc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80052cc:	b480      	push	{r7}
 80052ce:	b085      	sub	sp, #20
 80052d0:	af00      	add	r7, sp, #0
 80052d2:	60f8      	str	r0, [r7, #12]
 80052d4:	60b9      	str	r1, [r7, #8]
 80052d6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	3b04      	subs	r3, #4
 80052dc:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80052e4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	3b04      	subs	r3, #4
 80052ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80052ec:	68bb      	ldr	r3, [r7, #8]
 80052ee:	f023 0201 	bic.w	r2, r3, #1
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	3b04      	subs	r3, #4
 80052fa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80052fc:	4a08      	ldr	r2, [pc, #32]	@ (8005320 <pxPortInitialiseStack+0x54>)
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	3b14      	subs	r3, #20
 8005306:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005308:	687a      	ldr	r2, [r7, #4]
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	3b20      	subs	r3, #32
 8005312:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005314:	68fb      	ldr	r3, [r7, #12]
}
 8005316:	4618      	mov	r0, r3
 8005318:	3714      	adds	r7, #20
 800531a:	46bd      	mov	sp, r7
 800531c:	bc80      	pop	{r7}
 800531e:	4770      	bx	lr
 8005320:	08005325 	.word	0x08005325

08005324 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005324:	b480      	push	{r7}
 8005326:	b085      	sub	sp, #20
 8005328:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800532a:	2300      	movs	r3, #0
 800532c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800532e:	4b12      	ldr	r3, [pc, #72]	@ (8005378 <prvTaskExitError+0x54>)
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005336:	d00b      	beq.n	8005350 <prvTaskExitError+0x2c>
	__asm volatile
 8005338:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800533c:	f383 8811 	msr	BASEPRI, r3
 8005340:	f3bf 8f6f 	isb	sy
 8005344:	f3bf 8f4f 	dsb	sy
 8005348:	60fb      	str	r3, [r7, #12]
}
 800534a:	bf00      	nop
 800534c:	bf00      	nop
 800534e:	e7fd      	b.n	800534c <prvTaskExitError+0x28>
	__asm volatile
 8005350:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005354:	f383 8811 	msr	BASEPRI, r3
 8005358:	f3bf 8f6f 	isb	sy
 800535c:	f3bf 8f4f 	dsb	sy
 8005360:	60bb      	str	r3, [r7, #8]
}
 8005362:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005364:	bf00      	nop
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	2b00      	cmp	r3, #0
 800536a:	d0fc      	beq.n	8005366 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800536c:	bf00      	nop
 800536e:	bf00      	nop
 8005370:	3714      	adds	r7, #20
 8005372:	46bd      	mov	sp, r7
 8005374:	bc80      	pop	{r7}
 8005376:	4770      	bx	lr
 8005378:	2000000c 	.word	0x2000000c
 800537c:	00000000 	.word	0x00000000

08005380 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005380:	4b07      	ldr	r3, [pc, #28]	@ (80053a0 <pxCurrentTCBConst2>)
 8005382:	6819      	ldr	r1, [r3, #0]
 8005384:	6808      	ldr	r0, [r1, #0]
 8005386:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800538a:	f380 8809 	msr	PSP, r0
 800538e:	f3bf 8f6f 	isb	sy
 8005392:	f04f 0000 	mov.w	r0, #0
 8005396:	f380 8811 	msr	BASEPRI, r0
 800539a:	f04e 0e0d 	orr.w	lr, lr, #13
 800539e:	4770      	bx	lr

080053a0 <pxCurrentTCBConst2>:
 80053a0:	20000484 	.word	0x20000484
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80053a4:	bf00      	nop
 80053a6:	bf00      	nop

080053a8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 80053a8:	4806      	ldr	r0, [pc, #24]	@ (80053c4 <prvPortStartFirstTask+0x1c>)
 80053aa:	6800      	ldr	r0, [r0, #0]
 80053ac:	6800      	ldr	r0, [r0, #0]
 80053ae:	f380 8808 	msr	MSP, r0
 80053b2:	b662      	cpsie	i
 80053b4:	b661      	cpsie	f
 80053b6:	f3bf 8f4f 	dsb	sy
 80053ba:	f3bf 8f6f 	isb	sy
 80053be:	df00      	svc	0
 80053c0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80053c2:	bf00      	nop
 80053c4:	e000ed08 	.word	0xe000ed08

080053c8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80053c8:	b580      	push	{r7, lr}
 80053ca:	b084      	sub	sp, #16
 80053cc:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80053ce:	4b32      	ldr	r3, [pc, #200]	@ (8005498 <xPortStartScheduler+0xd0>)
 80053d0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	781b      	ldrb	r3, [r3, #0]
 80053d6:	b2db      	uxtb	r3, r3
 80053d8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	22ff      	movs	r2, #255	@ 0xff
 80053de:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	781b      	ldrb	r3, [r3, #0]
 80053e4:	b2db      	uxtb	r3, r3
 80053e6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80053e8:	78fb      	ldrb	r3, [r7, #3]
 80053ea:	b2db      	uxtb	r3, r3
 80053ec:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80053f0:	b2da      	uxtb	r2, r3
 80053f2:	4b2a      	ldr	r3, [pc, #168]	@ (800549c <xPortStartScheduler+0xd4>)
 80053f4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80053f6:	4b2a      	ldr	r3, [pc, #168]	@ (80054a0 <xPortStartScheduler+0xd8>)
 80053f8:	2207      	movs	r2, #7
 80053fa:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80053fc:	e009      	b.n	8005412 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80053fe:	4b28      	ldr	r3, [pc, #160]	@ (80054a0 <xPortStartScheduler+0xd8>)
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	3b01      	subs	r3, #1
 8005404:	4a26      	ldr	r2, [pc, #152]	@ (80054a0 <xPortStartScheduler+0xd8>)
 8005406:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005408:	78fb      	ldrb	r3, [r7, #3]
 800540a:	b2db      	uxtb	r3, r3
 800540c:	005b      	lsls	r3, r3, #1
 800540e:	b2db      	uxtb	r3, r3
 8005410:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005412:	78fb      	ldrb	r3, [r7, #3]
 8005414:	b2db      	uxtb	r3, r3
 8005416:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800541a:	2b80      	cmp	r3, #128	@ 0x80
 800541c:	d0ef      	beq.n	80053fe <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800541e:	4b20      	ldr	r3, [pc, #128]	@ (80054a0 <xPortStartScheduler+0xd8>)
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f1c3 0307 	rsb	r3, r3, #7
 8005426:	2b04      	cmp	r3, #4
 8005428:	d00b      	beq.n	8005442 <xPortStartScheduler+0x7a>
	__asm volatile
 800542a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800542e:	f383 8811 	msr	BASEPRI, r3
 8005432:	f3bf 8f6f 	isb	sy
 8005436:	f3bf 8f4f 	dsb	sy
 800543a:	60bb      	str	r3, [r7, #8]
}
 800543c:	bf00      	nop
 800543e:	bf00      	nop
 8005440:	e7fd      	b.n	800543e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005442:	4b17      	ldr	r3, [pc, #92]	@ (80054a0 <xPortStartScheduler+0xd8>)
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	021b      	lsls	r3, r3, #8
 8005448:	4a15      	ldr	r2, [pc, #84]	@ (80054a0 <xPortStartScheduler+0xd8>)
 800544a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800544c:	4b14      	ldr	r3, [pc, #80]	@ (80054a0 <xPortStartScheduler+0xd8>)
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005454:	4a12      	ldr	r2, [pc, #72]	@ (80054a0 <xPortStartScheduler+0xd8>)
 8005456:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	b2da      	uxtb	r2, r3
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005460:	4b10      	ldr	r3, [pc, #64]	@ (80054a4 <xPortStartScheduler+0xdc>)
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	4a0f      	ldr	r2, [pc, #60]	@ (80054a4 <xPortStartScheduler+0xdc>)
 8005466:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800546a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800546c:	4b0d      	ldr	r3, [pc, #52]	@ (80054a4 <xPortStartScheduler+0xdc>)
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	4a0c      	ldr	r2, [pc, #48]	@ (80054a4 <xPortStartScheduler+0xdc>)
 8005472:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8005476:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005478:	f000 f8b8 	bl	80055ec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800547c:	4b0a      	ldr	r3, [pc, #40]	@ (80054a8 <xPortStartScheduler+0xe0>)
 800547e:	2200      	movs	r2, #0
 8005480:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005482:	f7ff ff91 	bl	80053a8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005486:	f7ff faad 	bl	80049e4 <vTaskSwitchContext>
	prvTaskExitError();
 800548a:	f7ff ff4b 	bl	8005324 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800548e:	2300      	movs	r3, #0
}
 8005490:	4618      	mov	r0, r3
 8005492:	3710      	adds	r7, #16
 8005494:	46bd      	mov	sp, r7
 8005496:	bd80      	pop	{r7, pc}
 8005498:	e000e400 	.word	0xe000e400
 800549c:	20000588 	.word	0x20000588
 80054a0:	2000058c 	.word	0x2000058c
 80054a4:	e000ed20 	.word	0xe000ed20
 80054a8:	2000000c 	.word	0x2000000c

080054ac <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80054ac:	b480      	push	{r7}
 80054ae:	b083      	sub	sp, #12
 80054b0:	af00      	add	r7, sp, #0
	__asm volatile
 80054b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054b6:	f383 8811 	msr	BASEPRI, r3
 80054ba:	f3bf 8f6f 	isb	sy
 80054be:	f3bf 8f4f 	dsb	sy
 80054c2:	607b      	str	r3, [r7, #4]
}
 80054c4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80054c6:	4b0f      	ldr	r3, [pc, #60]	@ (8005504 <vPortEnterCritical+0x58>)
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	3301      	adds	r3, #1
 80054cc:	4a0d      	ldr	r2, [pc, #52]	@ (8005504 <vPortEnterCritical+0x58>)
 80054ce:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80054d0:	4b0c      	ldr	r3, [pc, #48]	@ (8005504 <vPortEnterCritical+0x58>)
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	2b01      	cmp	r3, #1
 80054d6:	d110      	bne.n	80054fa <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80054d8:	4b0b      	ldr	r3, [pc, #44]	@ (8005508 <vPortEnterCritical+0x5c>)
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	b2db      	uxtb	r3, r3
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d00b      	beq.n	80054fa <vPortEnterCritical+0x4e>
	__asm volatile
 80054e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054e6:	f383 8811 	msr	BASEPRI, r3
 80054ea:	f3bf 8f6f 	isb	sy
 80054ee:	f3bf 8f4f 	dsb	sy
 80054f2:	603b      	str	r3, [r7, #0]
}
 80054f4:	bf00      	nop
 80054f6:	bf00      	nop
 80054f8:	e7fd      	b.n	80054f6 <vPortEnterCritical+0x4a>
	}
}
 80054fa:	bf00      	nop
 80054fc:	370c      	adds	r7, #12
 80054fe:	46bd      	mov	sp, r7
 8005500:	bc80      	pop	{r7}
 8005502:	4770      	bx	lr
 8005504:	2000000c 	.word	0x2000000c
 8005508:	e000ed04 	.word	0xe000ed04

0800550c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800550c:	b480      	push	{r7}
 800550e:	b083      	sub	sp, #12
 8005510:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005512:	4b12      	ldr	r3, [pc, #72]	@ (800555c <vPortExitCritical+0x50>)
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	2b00      	cmp	r3, #0
 8005518:	d10b      	bne.n	8005532 <vPortExitCritical+0x26>
	__asm volatile
 800551a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800551e:	f383 8811 	msr	BASEPRI, r3
 8005522:	f3bf 8f6f 	isb	sy
 8005526:	f3bf 8f4f 	dsb	sy
 800552a:	607b      	str	r3, [r7, #4]
}
 800552c:	bf00      	nop
 800552e:	bf00      	nop
 8005530:	e7fd      	b.n	800552e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005532:	4b0a      	ldr	r3, [pc, #40]	@ (800555c <vPortExitCritical+0x50>)
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	3b01      	subs	r3, #1
 8005538:	4a08      	ldr	r2, [pc, #32]	@ (800555c <vPortExitCritical+0x50>)
 800553a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800553c:	4b07      	ldr	r3, [pc, #28]	@ (800555c <vPortExitCritical+0x50>)
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	2b00      	cmp	r3, #0
 8005542:	d105      	bne.n	8005550 <vPortExitCritical+0x44>
 8005544:	2300      	movs	r3, #0
 8005546:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005548:	683b      	ldr	r3, [r7, #0]
 800554a:	f383 8811 	msr	BASEPRI, r3
}
 800554e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005550:	bf00      	nop
 8005552:	370c      	adds	r7, #12
 8005554:	46bd      	mov	sp, r7
 8005556:	bc80      	pop	{r7}
 8005558:	4770      	bx	lr
 800555a:	bf00      	nop
 800555c:	2000000c 	.word	0x2000000c

08005560 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005560:	f3ef 8009 	mrs	r0, PSP
 8005564:	f3bf 8f6f 	isb	sy
 8005568:	4b0d      	ldr	r3, [pc, #52]	@ (80055a0 <pxCurrentTCBConst>)
 800556a:	681a      	ldr	r2, [r3, #0]
 800556c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005570:	6010      	str	r0, [r2, #0]
 8005572:	e92d 4008 	stmdb	sp!, {r3, lr}
 8005576:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800557a:	f380 8811 	msr	BASEPRI, r0
 800557e:	f7ff fa31 	bl	80049e4 <vTaskSwitchContext>
 8005582:	f04f 0000 	mov.w	r0, #0
 8005586:	f380 8811 	msr	BASEPRI, r0
 800558a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800558e:	6819      	ldr	r1, [r3, #0]
 8005590:	6808      	ldr	r0, [r1, #0]
 8005592:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005596:	f380 8809 	msr	PSP, r0
 800559a:	f3bf 8f6f 	isb	sy
 800559e:	4770      	bx	lr

080055a0 <pxCurrentTCBConst>:
 80055a0:	20000484 	.word	0x20000484
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80055a4:	bf00      	nop
 80055a6:	bf00      	nop

080055a8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80055a8:	b580      	push	{r7, lr}
 80055aa:	b082      	sub	sp, #8
 80055ac:	af00      	add	r7, sp, #0
	__asm volatile
 80055ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055b2:	f383 8811 	msr	BASEPRI, r3
 80055b6:	f3bf 8f6f 	isb	sy
 80055ba:	f3bf 8f4f 	dsb	sy
 80055be:	607b      	str	r3, [r7, #4]
}
 80055c0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80055c2:	f7ff f955 	bl	8004870 <xTaskIncrementTick>
 80055c6:	4603      	mov	r3, r0
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d003      	beq.n	80055d4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80055cc:	4b06      	ldr	r3, [pc, #24]	@ (80055e8 <xPortSysTickHandler+0x40>)
 80055ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80055d2:	601a      	str	r2, [r3, #0]
 80055d4:	2300      	movs	r3, #0
 80055d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80055d8:	683b      	ldr	r3, [r7, #0]
 80055da:	f383 8811 	msr	BASEPRI, r3
}
 80055de:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80055e0:	bf00      	nop
 80055e2:	3708      	adds	r7, #8
 80055e4:	46bd      	mov	sp, r7
 80055e6:	bd80      	pop	{r7, pc}
 80055e8:	e000ed04 	.word	0xe000ed04

080055ec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80055ec:	b480      	push	{r7}
 80055ee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80055f0:	4b0a      	ldr	r3, [pc, #40]	@ (800561c <vPortSetupTimerInterrupt+0x30>)
 80055f2:	2200      	movs	r2, #0
 80055f4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80055f6:	4b0a      	ldr	r3, [pc, #40]	@ (8005620 <vPortSetupTimerInterrupt+0x34>)
 80055f8:	2200      	movs	r2, #0
 80055fa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80055fc:	4b09      	ldr	r3, [pc, #36]	@ (8005624 <vPortSetupTimerInterrupt+0x38>)
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	4a09      	ldr	r2, [pc, #36]	@ (8005628 <vPortSetupTimerInterrupt+0x3c>)
 8005602:	fba2 2303 	umull	r2, r3, r2, r3
 8005606:	099b      	lsrs	r3, r3, #6
 8005608:	4a08      	ldr	r2, [pc, #32]	@ (800562c <vPortSetupTimerInterrupt+0x40>)
 800560a:	3b01      	subs	r3, #1
 800560c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800560e:	4b03      	ldr	r3, [pc, #12]	@ (800561c <vPortSetupTimerInterrupt+0x30>)
 8005610:	2207      	movs	r2, #7
 8005612:	601a      	str	r2, [r3, #0]
}
 8005614:	bf00      	nop
 8005616:	46bd      	mov	sp, r7
 8005618:	bc80      	pop	{r7}
 800561a:	4770      	bx	lr
 800561c:	e000e010 	.word	0xe000e010
 8005620:	e000e018 	.word	0xe000e018
 8005624:	20000000 	.word	0x20000000
 8005628:	10624dd3 	.word	0x10624dd3
 800562c:	e000e014 	.word	0xe000e014

08005630 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8005630:	b480      	push	{r7}
 8005632:	b085      	sub	sp, #20
 8005634:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8005636:	f3ef 8305 	mrs	r3, IPSR
 800563a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	2b0f      	cmp	r3, #15
 8005640:	d915      	bls.n	800566e <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8005642:	4a17      	ldr	r2, [pc, #92]	@ (80056a0 <vPortValidateInterruptPriority+0x70>)
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	4413      	add	r3, r2
 8005648:	781b      	ldrb	r3, [r3, #0]
 800564a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800564c:	4b15      	ldr	r3, [pc, #84]	@ (80056a4 <vPortValidateInterruptPriority+0x74>)
 800564e:	781b      	ldrb	r3, [r3, #0]
 8005650:	7afa      	ldrb	r2, [r7, #11]
 8005652:	429a      	cmp	r2, r3
 8005654:	d20b      	bcs.n	800566e <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8005656:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800565a:	f383 8811 	msr	BASEPRI, r3
 800565e:	f3bf 8f6f 	isb	sy
 8005662:	f3bf 8f4f 	dsb	sy
 8005666:	607b      	str	r3, [r7, #4]
}
 8005668:	bf00      	nop
 800566a:	bf00      	nop
 800566c:	e7fd      	b.n	800566a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800566e:	4b0e      	ldr	r3, [pc, #56]	@ (80056a8 <vPortValidateInterruptPriority+0x78>)
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005676:	4b0d      	ldr	r3, [pc, #52]	@ (80056ac <vPortValidateInterruptPriority+0x7c>)
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	429a      	cmp	r2, r3
 800567c:	d90b      	bls.n	8005696 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800567e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005682:	f383 8811 	msr	BASEPRI, r3
 8005686:	f3bf 8f6f 	isb	sy
 800568a:	f3bf 8f4f 	dsb	sy
 800568e:	603b      	str	r3, [r7, #0]
}
 8005690:	bf00      	nop
 8005692:	bf00      	nop
 8005694:	e7fd      	b.n	8005692 <vPortValidateInterruptPriority+0x62>
	}
 8005696:	bf00      	nop
 8005698:	3714      	adds	r7, #20
 800569a:	46bd      	mov	sp, r7
 800569c:	bc80      	pop	{r7}
 800569e:	4770      	bx	lr
 80056a0:	e000e3f0 	.word	0xe000e3f0
 80056a4:	20000588 	.word	0x20000588
 80056a8:	e000ed0c 	.word	0xe000ed0c
 80056ac:	2000058c 	.word	0x2000058c

080056b0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80056b0:	b580      	push	{r7, lr}
 80056b2:	b08a      	sub	sp, #40	@ 0x28
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80056b8:	2300      	movs	r3, #0
 80056ba:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80056bc:	f7ff f82c 	bl	8004718 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80056c0:	4b5c      	ldr	r3, [pc, #368]	@ (8005834 <pvPortMalloc+0x184>)
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d101      	bne.n	80056cc <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80056c8:	f000 f924 	bl	8005914 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80056cc:	4b5a      	ldr	r3, [pc, #360]	@ (8005838 <pvPortMalloc+0x188>)
 80056ce:	681a      	ldr	r2, [r3, #0]
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	4013      	ands	r3, r2
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	f040 8095 	bne.w	8005804 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d01e      	beq.n	800571e <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80056e0:	2208      	movs	r2, #8
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	4413      	add	r3, r2
 80056e6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	f003 0307 	and.w	r3, r3, #7
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d015      	beq.n	800571e <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	f023 0307 	bic.w	r3, r3, #7
 80056f8:	3308      	adds	r3, #8
 80056fa:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	f003 0307 	and.w	r3, r3, #7
 8005702:	2b00      	cmp	r3, #0
 8005704:	d00b      	beq.n	800571e <pvPortMalloc+0x6e>
	__asm volatile
 8005706:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800570a:	f383 8811 	msr	BASEPRI, r3
 800570e:	f3bf 8f6f 	isb	sy
 8005712:	f3bf 8f4f 	dsb	sy
 8005716:	617b      	str	r3, [r7, #20]
}
 8005718:	bf00      	nop
 800571a:	bf00      	nop
 800571c:	e7fd      	b.n	800571a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	2b00      	cmp	r3, #0
 8005722:	d06f      	beq.n	8005804 <pvPortMalloc+0x154>
 8005724:	4b45      	ldr	r3, [pc, #276]	@ (800583c <pvPortMalloc+0x18c>)
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	687a      	ldr	r2, [r7, #4]
 800572a:	429a      	cmp	r2, r3
 800572c:	d86a      	bhi.n	8005804 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800572e:	4b44      	ldr	r3, [pc, #272]	@ (8005840 <pvPortMalloc+0x190>)
 8005730:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005732:	4b43      	ldr	r3, [pc, #268]	@ (8005840 <pvPortMalloc+0x190>)
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005738:	e004      	b.n	8005744 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800573a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800573c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800573e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005744:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005746:	685b      	ldr	r3, [r3, #4]
 8005748:	687a      	ldr	r2, [r7, #4]
 800574a:	429a      	cmp	r2, r3
 800574c:	d903      	bls.n	8005756 <pvPortMalloc+0xa6>
 800574e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	2b00      	cmp	r3, #0
 8005754:	d1f1      	bne.n	800573a <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005756:	4b37      	ldr	r3, [pc, #220]	@ (8005834 <pvPortMalloc+0x184>)
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800575c:	429a      	cmp	r2, r3
 800575e:	d051      	beq.n	8005804 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005760:	6a3b      	ldr	r3, [r7, #32]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	2208      	movs	r2, #8
 8005766:	4413      	add	r3, r2
 8005768:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800576a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800576c:	681a      	ldr	r2, [r3, #0]
 800576e:	6a3b      	ldr	r3, [r7, #32]
 8005770:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005772:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005774:	685a      	ldr	r2, [r3, #4]
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	1ad2      	subs	r2, r2, r3
 800577a:	2308      	movs	r3, #8
 800577c:	005b      	lsls	r3, r3, #1
 800577e:	429a      	cmp	r2, r3
 8005780:	d920      	bls.n	80057c4 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005782:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	4413      	add	r3, r2
 8005788:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800578a:	69bb      	ldr	r3, [r7, #24]
 800578c:	f003 0307 	and.w	r3, r3, #7
 8005790:	2b00      	cmp	r3, #0
 8005792:	d00b      	beq.n	80057ac <pvPortMalloc+0xfc>
	__asm volatile
 8005794:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005798:	f383 8811 	msr	BASEPRI, r3
 800579c:	f3bf 8f6f 	isb	sy
 80057a0:	f3bf 8f4f 	dsb	sy
 80057a4:	613b      	str	r3, [r7, #16]
}
 80057a6:	bf00      	nop
 80057a8:	bf00      	nop
 80057aa:	e7fd      	b.n	80057a8 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80057ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057ae:	685a      	ldr	r2, [r3, #4]
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	1ad2      	subs	r2, r2, r3
 80057b4:	69bb      	ldr	r3, [r7, #24]
 80057b6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80057b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057ba:	687a      	ldr	r2, [r7, #4]
 80057bc:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80057be:	69b8      	ldr	r0, [r7, #24]
 80057c0:	f000 f90a 	bl	80059d8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80057c4:	4b1d      	ldr	r3, [pc, #116]	@ (800583c <pvPortMalloc+0x18c>)
 80057c6:	681a      	ldr	r2, [r3, #0]
 80057c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057ca:	685b      	ldr	r3, [r3, #4]
 80057cc:	1ad3      	subs	r3, r2, r3
 80057ce:	4a1b      	ldr	r2, [pc, #108]	@ (800583c <pvPortMalloc+0x18c>)
 80057d0:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80057d2:	4b1a      	ldr	r3, [pc, #104]	@ (800583c <pvPortMalloc+0x18c>)
 80057d4:	681a      	ldr	r2, [r3, #0]
 80057d6:	4b1b      	ldr	r3, [pc, #108]	@ (8005844 <pvPortMalloc+0x194>)
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	429a      	cmp	r2, r3
 80057dc:	d203      	bcs.n	80057e6 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80057de:	4b17      	ldr	r3, [pc, #92]	@ (800583c <pvPortMalloc+0x18c>)
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	4a18      	ldr	r2, [pc, #96]	@ (8005844 <pvPortMalloc+0x194>)
 80057e4:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80057e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057e8:	685a      	ldr	r2, [r3, #4]
 80057ea:	4b13      	ldr	r3, [pc, #76]	@ (8005838 <pvPortMalloc+0x188>)
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	431a      	orrs	r2, r3
 80057f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057f2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80057f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057f6:	2200      	movs	r2, #0
 80057f8:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80057fa:	4b13      	ldr	r3, [pc, #76]	@ (8005848 <pvPortMalloc+0x198>)
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	3301      	adds	r3, #1
 8005800:	4a11      	ldr	r2, [pc, #68]	@ (8005848 <pvPortMalloc+0x198>)
 8005802:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005804:	f7fe ff96 	bl	8004734 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005808:	69fb      	ldr	r3, [r7, #28]
 800580a:	f003 0307 	and.w	r3, r3, #7
 800580e:	2b00      	cmp	r3, #0
 8005810:	d00b      	beq.n	800582a <pvPortMalloc+0x17a>
	__asm volatile
 8005812:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005816:	f383 8811 	msr	BASEPRI, r3
 800581a:	f3bf 8f6f 	isb	sy
 800581e:	f3bf 8f4f 	dsb	sy
 8005822:	60fb      	str	r3, [r7, #12]
}
 8005824:	bf00      	nop
 8005826:	bf00      	nop
 8005828:	e7fd      	b.n	8005826 <pvPortMalloc+0x176>
	return pvReturn;
 800582a:	69fb      	ldr	r3, [r7, #28]
}
 800582c:	4618      	mov	r0, r3
 800582e:	3728      	adds	r7, #40	@ 0x28
 8005830:	46bd      	mov	sp, r7
 8005832:	bd80      	pop	{r7, pc}
 8005834:	2000172c 	.word	0x2000172c
 8005838:	20001740 	.word	0x20001740
 800583c:	20001730 	.word	0x20001730
 8005840:	20001724 	.word	0x20001724
 8005844:	20001734 	.word	0x20001734
 8005848:	20001738 	.word	0x20001738

0800584c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800584c:	b580      	push	{r7, lr}
 800584e:	b086      	sub	sp, #24
 8005850:	af00      	add	r7, sp, #0
 8005852:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	2b00      	cmp	r3, #0
 800585c:	d04f      	beq.n	80058fe <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800585e:	2308      	movs	r3, #8
 8005860:	425b      	negs	r3, r3
 8005862:	697a      	ldr	r2, [r7, #20]
 8005864:	4413      	add	r3, r2
 8005866:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005868:	697b      	ldr	r3, [r7, #20]
 800586a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800586c:	693b      	ldr	r3, [r7, #16]
 800586e:	685a      	ldr	r2, [r3, #4]
 8005870:	4b25      	ldr	r3, [pc, #148]	@ (8005908 <vPortFree+0xbc>)
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	4013      	ands	r3, r2
 8005876:	2b00      	cmp	r3, #0
 8005878:	d10b      	bne.n	8005892 <vPortFree+0x46>
	__asm volatile
 800587a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800587e:	f383 8811 	msr	BASEPRI, r3
 8005882:	f3bf 8f6f 	isb	sy
 8005886:	f3bf 8f4f 	dsb	sy
 800588a:	60fb      	str	r3, [r7, #12]
}
 800588c:	bf00      	nop
 800588e:	bf00      	nop
 8005890:	e7fd      	b.n	800588e <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005892:	693b      	ldr	r3, [r7, #16]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	2b00      	cmp	r3, #0
 8005898:	d00b      	beq.n	80058b2 <vPortFree+0x66>
	__asm volatile
 800589a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800589e:	f383 8811 	msr	BASEPRI, r3
 80058a2:	f3bf 8f6f 	isb	sy
 80058a6:	f3bf 8f4f 	dsb	sy
 80058aa:	60bb      	str	r3, [r7, #8]
}
 80058ac:	bf00      	nop
 80058ae:	bf00      	nop
 80058b0:	e7fd      	b.n	80058ae <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80058b2:	693b      	ldr	r3, [r7, #16]
 80058b4:	685a      	ldr	r2, [r3, #4]
 80058b6:	4b14      	ldr	r3, [pc, #80]	@ (8005908 <vPortFree+0xbc>)
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	4013      	ands	r3, r2
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d01e      	beq.n	80058fe <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80058c0:	693b      	ldr	r3, [r7, #16]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d11a      	bne.n	80058fe <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80058c8:	693b      	ldr	r3, [r7, #16]
 80058ca:	685a      	ldr	r2, [r3, #4]
 80058cc:	4b0e      	ldr	r3, [pc, #56]	@ (8005908 <vPortFree+0xbc>)
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	43db      	mvns	r3, r3
 80058d2:	401a      	ands	r2, r3
 80058d4:	693b      	ldr	r3, [r7, #16]
 80058d6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80058d8:	f7fe ff1e 	bl	8004718 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80058dc:	693b      	ldr	r3, [r7, #16]
 80058de:	685a      	ldr	r2, [r3, #4]
 80058e0:	4b0a      	ldr	r3, [pc, #40]	@ (800590c <vPortFree+0xc0>)
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	4413      	add	r3, r2
 80058e6:	4a09      	ldr	r2, [pc, #36]	@ (800590c <vPortFree+0xc0>)
 80058e8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80058ea:	6938      	ldr	r0, [r7, #16]
 80058ec:	f000 f874 	bl	80059d8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80058f0:	4b07      	ldr	r3, [pc, #28]	@ (8005910 <vPortFree+0xc4>)
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	3301      	adds	r3, #1
 80058f6:	4a06      	ldr	r2, [pc, #24]	@ (8005910 <vPortFree+0xc4>)
 80058f8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80058fa:	f7fe ff1b 	bl	8004734 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80058fe:	bf00      	nop
 8005900:	3718      	adds	r7, #24
 8005902:	46bd      	mov	sp, r7
 8005904:	bd80      	pop	{r7, pc}
 8005906:	bf00      	nop
 8005908:	20001740 	.word	0x20001740
 800590c:	20001730 	.word	0x20001730
 8005910:	2000173c 	.word	0x2000173c

08005914 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005914:	b480      	push	{r7}
 8005916:	b085      	sub	sp, #20
 8005918:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800591a:	f241 1394 	movw	r3, #4500	@ 0x1194
 800591e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005920:	4b27      	ldr	r3, [pc, #156]	@ (80059c0 <prvHeapInit+0xac>)
 8005922:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	f003 0307 	and.w	r3, r3, #7
 800592a:	2b00      	cmp	r3, #0
 800592c:	d00c      	beq.n	8005948 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	3307      	adds	r3, #7
 8005932:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	f023 0307 	bic.w	r3, r3, #7
 800593a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800593c:	68ba      	ldr	r2, [r7, #8]
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	1ad3      	subs	r3, r2, r3
 8005942:	4a1f      	ldr	r2, [pc, #124]	@ (80059c0 <prvHeapInit+0xac>)
 8005944:	4413      	add	r3, r2
 8005946:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800594c:	4a1d      	ldr	r2, [pc, #116]	@ (80059c4 <prvHeapInit+0xb0>)
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005952:	4b1c      	ldr	r3, [pc, #112]	@ (80059c4 <prvHeapInit+0xb0>)
 8005954:	2200      	movs	r2, #0
 8005956:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	68ba      	ldr	r2, [r7, #8]
 800595c:	4413      	add	r3, r2
 800595e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005960:	2208      	movs	r2, #8
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	1a9b      	subs	r3, r3, r2
 8005966:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	f023 0307 	bic.w	r3, r3, #7
 800596e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	4a15      	ldr	r2, [pc, #84]	@ (80059c8 <prvHeapInit+0xb4>)
 8005974:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005976:	4b14      	ldr	r3, [pc, #80]	@ (80059c8 <prvHeapInit+0xb4>)
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	2200      	movs	r2, #0
 800597c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800597e:	4b12      	ldr	r3, [pc, #72]	@ (80059c8 <prvHeapInit+0xb4>)
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	2200      	movs	r2, #0
 8005984:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800598a:	683b      	ldr	r3, [r7, #0]
 800598c:	68fa      	ldr	r2, [r7, #12]
 800598e:	1ad2      	subs	r2, r2, r3
 8005990:	683b      	ldr	r3, [r7, #0]
 8005992:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005994:	4b0c      	ldr	r3, [pc, #48]	@ (80059c8 <prvHeapInit+0xb4>)
 8005996:	681a      	ldr	r2, [r3, #0]
 8005998:	683b      	ldr	r3, [r7, #0]
 800599a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800599c:	683b      	ldr	r3, [r7, #0]
 800599e:	685b      	ldr	r3, [r3, #4]
 80059a0:	4a0a      	ldr	r2, [pc, #40]	@ (80059cc <prvHeapInit+0xb8>)
 80059a2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80059a4:	683b      	ldr	r3, [r7, #0]
 80059a6:	685b      	ldr	r3, [r3, #4]
 80059a8:	4a09      	ldr	r2, [pc, #36]	@ (80059d0 <prvHeapInit+0xbc>)
 80059aa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80059ac:	4b09      	ldr	r3, [pc, #36]	@ (80059d4 <prvHeapInit+0xc0>)
 80059ae:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80059b2:	601a      	str	r2, [r3, #0]
}
 80059b4:	bf00      	nop
 80059b6:	3714      	adds	r7, #20
 80059b8:	46bd      	mov	sp, r7
 80059ba:	bc80      	pop	{r7}
 80059bc:	4770      	bx	lr
 80059be:	bf00      	nop
 80059c0:	20000590 	.word	0x20000590
 80059c4:	20001724 	.word	0x20001724
 80059c8:	2000172c 	.word	0x2000172c
 80059cc:	20001734 	.word	0x20001734
 80059d0:	20001730 	.word	0x20001730
 80059d4:	20001740 	.word	0x20001740

080059d8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80059d8:	b480      	push	{r7}
 80059da:	b085      	sub	sp, #20
 80059dc:	af00      	add	r7, sp, #0
 80059de:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80059e0:	4b27      	ldr	r3, [pc, #156]	@ (8005a80 <prvInsertBlockIntoFreeList+0xa8>)
 80059e2:	60fb      	str	r3, [r7, #12]
 80059e4:	e002      	b.n	80059ec <prvInsertBlockIntoFreeList+0x14>
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	60fb      	str	r3, [r7, #12]
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	687a      	ldr	r2, [r7, #4]
 80059f2:	429a      	cmp	r2, r3
 80059f4:	d8f7      	bhi.n	80059e6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	685b      	ldr	r3, [r3, #4]
 80059fe:	68ba      	ldr	r2, [r7, #8]
 8005a00:	4413      	add	r3, r2
 8005a02:	687a      	ldr	r2, [r7, #4]
 8005a04:	429a      	cmp	r2, r3
 8005a06:	d108      	bne.n	8005a1a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	685a      	ldr	r2, [r3, #4]
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	685b      	ldr	r3, [r3, #4]
 8005a10:	441a      	add	r2, r3
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	685b      	ldr	r3, [r3, #4]
 8005a22:	68ba      	ldr	r2, [r7, #8]
 8005a24:	441a      	add	r2, r3
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	429a      	cmp	r2, r3
 8005a2c:	d118      	bne.n	8005a60 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	681a      	ldr	r2, [r3, #0]
 8005a32:	4b14      	ldr	r3, [pc, #80]	@ (8005a84 <prvInsertBlockIntoFreeList+0xac>)
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	429a      	cmp	r2, r3
 8005a38:	d00d      	beq.n	8005a56 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	685a      	ldr	r2, [r3, #4]
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	685b      	ldr	r3, [r3, #4]
 8005a44:	441a      	add	r2, r3
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	681a      	ldr	r2, [r3, #0]
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	601a      	str	r2, [r3, #0]
 8005a54:	e008      	b.n	8005a68 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005a56:	4b0b      	ldr	r3, [pc, #44]	@ (8005a84 <prvInsertBlockIntoFreeList+0xac>)
 8005a58:	681a      	ldr	r2, [r3, #0]
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	601a      	str	r2, [r3, #0]
 8005a5e:	e003      	b.n	8005a68 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	681a      	ldr	r2, [r3, #0]
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005a68:	68fa      	ldr	r2, [r7, #12]
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	429a      	cmp	r2, r3
 8005a6e:	d002      	beq.n	8005a76 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	687a      	ldr	r2, [r7, #4]
 8005a74:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005a76:	bf00      	nop
 8005a78:	3714      	adds	r7, #20
 8005a7a:	46bd      	mov	sp, r7
 8005a7c:	bc80      	pop	{r7}
 8005a7e:	4770      	bx	lr
 8005a80:	20001724 	.word	0x20001724
 8005a84:	2000172c 	.word	0x2000172c

08005a88 <InitRxContLoRa>:
    // optimize the power consumption by switching off the transmitter as soon as the packet has been sent
    SX1276LoRaSetOpMode( RFLR_OPMODE_STANDBY );

}

void InitRxContLoRa(){
 8005a88:	b580      	push	{r7, lr}
 8005a8a:	af00      	add	r7, sp, #0
	SX1276LoRaSetOpMode( RFLR_OPMODE_STANDBY );
 8005a8c:	2001      	movs	r0, #1
 8005a8e:	f000 fd65 	bl	800655c <SX1276LoRaSetOpMode>

	SX1276LR->RegIrqFlagsMask = RFLR_IRQFLAGS_RXTIMEOUT |
 8005a92:	4b16      	ldr	r3, [pc, #88]	@ (8005aec <InitRxContLoRa+0x64>)
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	229f      	movs	r2, #159	@ 0x9f
 8005a98:	745a      	strb	r2, [r3, #17]
	                            RFLR_IRQFLAGS_VALIDHEADER |
	                            RFLR_IRQFLAGS_TXDONE |
	                            RFLR_IRQFLAGS_CADDONE |
	                            RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL |
	                            RFLR_IRQFLAGS_CADDETECTED;
	SX1276Write( REG_LR_IRQFLAGSMASK, SX1276LR->RegIrqFlagsMask );
 8005a9a:	4b14      	ldr	r3, [pc, #80]	@ (8005aec <InitRxContLoRa+0x64>)
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	7c5b      	ldrb	r3, [r3, #17]
 8005aa0:	4619      	mov	r1, r3
 8005aa2:	2011      	movs	r0, #17
 8005aa4:	f000 f8e2 	bl	8005c6c <SX1276Write>
	SX1276LR->RegHopPeriod = 255;
 8005aa8:	4b10      	ldr	r3, [pc, #64]	@ (8005aec <InitRxContLoRa+0x64>)
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	22ff      	movs	r2, #255	@ 0xff
 8005aae:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
	SX1276Write( REG_LR_HOPPERIOD, SX1276LR->RegHopPeriod );
 8005ab2:	4b0e      	ldr	r3, [pc, #56]	@ (8005aec <InitRxContLoRa+0x64>)
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005aba:	4619      	mov	r1, r3
 8005abc:	2024      	movs	r0, #36	@ 0x24
 8005abe:	f000 f8d5 	bl	8005c6c <SX1276Write>

	                                 // RxDone                    RxTimeout                   FhssChangeChannel           CadDone
	SX1276LR->RegDioMapping1 = RFLR_DIOMAPPING1_DIO0_00 | RFLR_DIOMAPPING1_DIO1_00 | RFLR_DIOMAPPING1_DIO2_00 | RFLR_DIOMAPPING1_DIO3_00;
 8005ac2:	4b0a      	ldr	r3, [pc, #40]	@ (8005aec <InitRxContLoRa+0x64>)
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	2200      	movs	r2, #0
 8005ac8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
	                                // CadDetected               ModeReady
	SX1276LR->RegDioMapping2 = RFLR_DIOMAPPING2_DIO4_00 | RFLR_DIOMAPPING2_DIO5_00;
 8005acc:	4b07      	ldr	r3, [pc, #28]	@ (8005aec <InitRxContLoRa+0x64>)
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	2200      	movs	r2, #0
 8005ad2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
	SX1276WriteBuffer( REG_LR_DIOMAPPING1, &SX1276LR->RegDioMapping1, 2 );
 8005ad6:	4b05      	ldr	r3, [pc, #20]	@ (8005aec <InitRxContLoRa+0x64>)
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	333d      	adds	r3, #61	@ 0x3d
 8005adc:	2202      	movs	r2, #2
 8005ade:	4619      	mov	r1, r3
 8005ae0:	2040      	movs	r0, #64	@ 0x40
 8005ae2:	f000 f8d5 	bl	8005c90 <SX1276WriteBuffer>
//	SX1276Write( REG_LR_FIFOADDRPTR, SX1276LR->RegFifoAddrPtr );
//	SX1276LoRaSetOpMode( RFLR_OPMODE_RECEIVER );
////#else
////	SX1276LoRaSetOpMode( RFLR_OPMODE_RECEIVER_SINGLE  );
////#endif
}
 8005ae6:	bf00      	nop
 8005ae8:	bd80      	pop	{r7, pc}
 8005aea:	bf00      	nop
 8005aec:	20001750 	.word	0x20001750

08005af0 <StartRxContLoRa>:
// старт передачи LoRa
void StartRxContLoRa(){
 8005af0:	b580      	push	{r7, lr}
 8005af2:	af00      	add	r7, sp, #0
	// Rx continuous mode
	SX1276LR->RegFifoRxBaseAddr = FIFOAdrComArr1;
 8005af4:	4b0e      	ldr	r3, [pc, #56]	@ (8005b30 <StartRxContLoRa+0x40>)
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	2200      	movs	r2, #0
 8005afa:	73da      	strb	r2, [r3, #15]
	SX1276Write( REG_LR_FIFORXBASEADDR,SX1276LR->RegFifoRxBaseAddr );
 8005afc:	4b0c      	ldr	r3, [pc, #48]	@ (8005b30 <StartRxContLoRa+0x40>)
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	7bdb      	ldrb	r3, [r3, #15]
 8005b02:	4619      	mov	r1, r3
 8005b04:	200f      	movs	r0, #15
 8005b06:	f000 f8b1 	bl	8005c6c <SX1276Write>
	// Pointer of the current address for SPI (from which it will be read) to the same place.
	SX1276LR->RegFifoAddrPtr = SX1276LR->RegFifoRxBaseAddr;
 8005b0a:	4b09      	ldr	r3, [pc, #36]	@ (8005b30 <StartRxContLoRa+0x40>)
 8005b0c:	681a      	ldr	r2, [r3, #0]
 8005b0e:	4b08      	ldr	r3, [pc, #32]	@ (8005b30 <StartRxContLoRa+0x40>)
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	7bd2      	ldrb	r2, [r2, #15]
 8005b14:	735a      	strb	r2, [r3, #13]
	SX1276Write( REG_LR_FIFOADDRPTR, SX1276LR->RegFifoAddrPtr );
 8005b16:	4b06      	ldr	r3, [pc, #24]	@ (8005b30 <StartRxContLoRa+0x40>)
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	7b5b      	ldrb	r3, [r3, #13]
 8005b1c:	4619      	mov	r1, r3
 8005b1e:	200d      	movs	r0, #13
 8005b20:	f000 f8a4 	bl	8005c6c <SX1276Write>
	SX1276LoRaSetOpMode( RFLR_OPMODE_RECEIVER );
 8005b24:	2005      	movs	r0, #5
 8005b26:	f000 fd19 	bl	800655c <SX1276LoRaSetOpMode>
//	SX1276LoRaSetOpMode( RFLR_OPMODE_RECEIVER_SINGLE  );
}
 8005b2a:	bf00      	nop
 8005b2c:	bd80      	pop	{r7, pc}
 8005b2e:	bf00      	nop
 8005b30:	20001750 	.word	0x20001750

08005b34 <RxContLoRaCmpl>:

//Start by interrupt DIO0==1 RxDone (when parcel reception is finished)
uint32_t RxContLoRaCmpl(uint8_t *Arr,SPI_HandleTypeDef *hspi){
 8005b34:	b580      	push	{r7, lr}
 8005b36:	b082      	sub	sp, #8
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	6078      	str	r0, [r7, #4]
 8005b3c:	6039      	str	r1, [r7, #0]
	// Data is always written regardless of whether I have time to read it or not
	// if not transferred to STANDBY

	// switch off the reception mode to standby mode
	SX1276LoRaSetOpMode(RFLR_OPMODE_STANDBY);
 8005b3e:	2001      	movs	r0, #1
 8005b40:	f000 fd0c 	bl	800655c <SX1276LoRaSetOpMode>

	SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_RXDONE  );
 8005b44:	2140      	movs	r1, #64	@ 0x40
 8005b46:	2012      	movs	r0, #18
 8005b48:	f000 f890 	bl	8005c6c <SX1276Write>
	SX1276Read( REG_LR_IRQFLAGS, &SX1276LR->RegIrqFlags );
 8005b4c:	4b23      	ldr	r3, [pc, #140]	@ (8005bdc <RxContLoRaCmpl+0xa8>)
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	3312      	adds	r3, #18
 8005b52:	4619      	mov	r1, r3
 8005b54:	2012      	movs	r0, #18
 8005b56:	f000 f8ef 	bl	8005d38 <SX1276Read>
	if( ( SX1276LR->RegIrqFlags & RFLR_IRQFLAGS_PAYLOADCRCERROR ) == RFLR_IRQFLAGS_PAYLOADCRCERROR ){
 8005b5a:	4b20      	ldr	r3, [pc, #128]	@ (8005bdc <RxContLoRaCmpl+0xa8>)
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	7c9b      	ldrb	r3, [r3, #18]
 8005b60:	f003 0320 	and.w	r3, r3, #32
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d008      	beq.n	8005b7a <RxContLoRaCmpl+0x46>
//		PayLoadCRCError++; // corrupted CRC
		SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_PAYLOADCRCERROR  );
 8005b68:	2120      	movs	r1, #32
 8005b6a:	2012      	movs	r0, #18
 8005b6c:	f000 f87e 	bl	8005c6c <SX1276Write>
		SX1276LoRaSetOpMode( RFLR_OPMODE_RECEIVER );
 8005b70:	2005      	movs	r0, #5
 8005b72:	f000 fcf3 	bl	800655c <SX1276LoRaSetOpMode>
		//If the package is corrupted do nothing
		return HAL_ERROR;
 8005b76:	2301      	movs	r3, #1
 8005b78:	e02b      	b.n	8005bd2 <RxContLoRaCmpl+0x9e>
	}
//	NumSuccessPack++;
//	SX1276Read( REG_LR_PKTSNRVALUE, &SX1276LR->RegPktSnrValue );
//	SX1276Read( REG_LR_PKTRSSIVALUE, &SX1276LR->RegPktRssiValue );
	//???
	SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_PAYLOADCRCERROR  );
 8005b7a:	2120      	movs	r1, #32
 8005b7c:	2012      	movs	r0, #18
 8005b7e:	f000 f875 	bl	8005c6c <SX1276Write>

	SX1276Read( REG_LR_FIFORXCURRENTADDR, &SX1276LR->RegFifoRxCurrentAddr );
 8005b82:	4b16      	ldr	r3, [pc, #88]	@ (8005bdc <RxContLoRaCmpl+0xa8>)
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	3310      	adds	r3, #16
 8005b88:	4619      	mov	r1, r3
 8005b8a:	2010      	movs	r0, #16
 8005b8c:	f000 f8d4 	bl	8005d38 <SX1276Read>
	SX1276Read( REG_LR_NBRXBYTES, &SX1276LR->RegNbRxBytes );
 8005b90:	4b12      	ldr	r3, [pc, #72]	@ (8005bdc <RxContLoRaCmpl+0xa8>)
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	3313      	adds	r3, #19
 8005b96:	4619      	mov	r1, r3
 8005b98:	2013      	movs	r0, #19
 8005b9a:	f000 f8cd 	bl	8005d38 <SX1276Read>
	SX1276LR->RegFifoAddrPtr = SX1276LR->RegFifoRxCurrentAddr;
 8005b9e:	4b0f      	ldr	r3, [pc, #60]	@ (8005bdc <RxContLoRaCmpl+0xa8>)
 8005ba0:	681a      	ldr	r2, [r3, #0]
 8005ba2:	4b0e      	ldr	r3, [pc, #56]	@ (8005bdc <RxContLoRaCmpl+0xa8>)
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	7c12      	ldrb	r2, [r2, #16]
 8005ba8:	735a      	strb	r2, [r3, #13]
	SX1276Write( REG_LR_FIFOADDRPTR, SX1276LR->RegFifoAddrPtr );
 8005baa:	4b0c      	ldr	r3, [pc, #48]	@ (8005bdc <RxContLoRaCmpl+0xa8>)
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	7b5b      	ldrb	r3, [r3, #13]
 8005bb0:	4619      	mov	r1, r3
 8005bb2:	200d      	movs	r0, #13
 8005bb4:	f000 f85a 	bl	8005c6c <SX1276Write>
//	RxParamCalc();
//	// check the packet data, and save the best
//	// data at which the CRC was corrupted
//	CheckParam();
//#else
	if(SX1276LR->RegNbRxBytes > NumberCommands - 1  ){
 8005bb8:	4b08      	ldr	r3, [pc, #32]	@ (8005bdc <RxContLoRaCmpl+0xa8>)
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	7cdb      	ldrb	r3, [r3, #19]
 8005bbe:	2b0a      	cmp	r3, #10
 8005bc0:	d906      	bls.n	8005bd0 <RxContLoRaCmpl+0x9c>
		SX1276ReadBuffer(REG_LR_FIFO, Arr,NumberCommands);
 8005bc2:	220b      	movs	r2, #11
 8005bc4:	6879      	ldr	r1, [r7, #4]
 8005bc6:	2000      	movs	r0, #0
 8005bc8:	f000 f88c 	bl	8005ce4 <SX1276ReadBuffer>
	}

//#endif
	// maybe we need to return pointers to the right position?
//	SX1276LoRaSetOpMode( RFLR_OPMODE_RECEIVER );
	return HAL_OK;
 8005bcc:	2300      	movs	r3, #0
 8005bce:	e000      	b.n	8005bd2 <RxContLoRaCmpl+0x9e>
		return HAL_ERROR;
 8005bd0:	2301      	movs	r3, #1
}
 8005bd2:	4618      	mov	r0, r3
 8005bd4:	3708      	adds	r7, #8
 8005bd6:	46bd      	mov	sp, r7
 8005bd8:	bd80      	pop	{r7, pc}
 8005bda:	bf00      	nop
 8005bdc:	20001750 	.word	0x20001750

08005be0 <SpiInOut>:
extern SPI_HandleTypeDef hspi1;
#endif


uint8_t SpiInOut(uint8_t *outData, uint8_t size )
{
 8005be0:	b580      	push	{r7, lr}
 8005be2:	b082      	sub	sp, #8
 8005be4:	af00      	add	r7, sp, #0
 8005be6:	6078      	str	r0, [r7, #4]
 8005be8:	460b      	mov	r3, r1
 8005bea:	70fb      	strb	r3, [r7, #3]
    /* Send SPIy data */
    //SPI_I2S_SendData( SPI_INTERFACE, outData );
#ifndef G03108
	HAL_SPI_Transmit(&hspi1, outData, (uint16_t)size, 2000);
 8005bec:	78fb      	ldrb	r3, [r7, #3]
 8005bee:	b29a      	uxth	r2, r3
 8005bf0:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8005bf4:	6879      	ldr	r1, [r7, #4]
 8005bf6:	4804      	ldr	r0, [pc, #16]	@ (8005c08 <SpiInOut+0x28>)
 8005bf8:	f7fc fb76 	bl	80022e8 <HAL_SPI_Transmit>
#else
	HAL_SPI_Transmit(&hspi1, outData, (uint16_t)size, 2000);
#endif
	//while( SPI_I2S_GetFlagStatus( SPI_INTERFACE, SPI_I2S_FLAG_RXNE ) == RESET );
    //return SPI_I2S_ReceiveData( SPI_INTERFACE );
	return 0;
 8005bfc:	2300      	movs	r3, #0
}
 8005bfe:	4618      	mov	r0, r3
 8005c00:	3708      	adds	r7, #8
 8005c02:	46bd      	mov	sp, r7
 8005c04:	bd80      	pop	{r7, pc}
 8005c06:	bf00      	nop
 8005c08:	20000348 	.word	0x20000348

08005c0c <SpiReceive>:

uint8_t SpiReceive(uint8_t *outData, uint8_t size){
 8005c0c:	b580      	push	{r7, lr}
 8005c0e:	b082      	sub	sp, #8
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	6078      	str	r0, [r7, #4]
 8005c14:	460b      	mov	r3, r1
 8005c16:	70fb      	strb	r3, [r7, #3]

#ifndef G03108
	HAL_SPI_Receive(&hspi1, outData, (uint16_t)size,2000);
 8005c18:	78fb      	ldrb	r3, [r7, #3]
 8005c1a:	b29a      	uxth	r2, r3
 8005c1c:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8005c20:	6879      	ldr	r1, [r7, #4]
 8005c22:	4804      	ldr	r0, [pc, #16]	@ (8005c34 <SpiReceive+0x28>)
 8005c24:	f7fc fca4 	bl	8002570 <HAL_SPI_Receive>
#else
	HAL_SPI_Receive(&hspi1, outData, (uint16_t)size,2000);
#endif
	return 0;
 8005c28:	2300      	movs	r3, #0
}
 8005c2a:	4618      	mov	r0, r3
 8005c2c:	3708      	adds	r7, #8
 8005c2e:	46bd      	mov	sp, r7
 8005c30:	bd80      	pop	{r7, pc}
 8005c32:	bf00      	nop
 8005c34:	20000348 	.word	0x20000348

08005c38 <SX1276SetReset>:
 *      Author: dima
 */
#include "sx1276-Hal.h"

void SX1276SetReset( uint8_t state ) //OK
{
 8005c38:	b580      	push	{r7, lr}
 8005c3a:	b082      	sub	sp, #8
 8005c3c:	af00      	add	r7, sp, #0
 8005c3e:	4603      	mov	r3, r0
 8005c40:	71fb      	strb	r3, [r7, #7]

    if( state == RADIO_RESET_ON )
 8005c42:	79fb      	ldrb	r3, [r7, #7]
 8005c44:	2b01      	cmp	r3, #1
 8005c46:	d105      	bne.n	8005c54 <SX1276SetReset+0x1c>
    {
        HAL_GPIO_WritePin( Reset_GPIO_Port, Reset_Pin, GPIO_PIN_RESET );
 8005c48:	2200      	movs	r2, #0
 8005c4a:	2140      	movs	r1, #64	@ 0x40
 8005c4c:	4806      	ldr	r0, [pc, #24]	@ (8005c68 <SX1276SetReset+0x30>)
 8005c4e:	f7fb fe87 	bl	8001960 <HAL_GPIO_WritePin>
    }
    else
    {
        HAL_GPIO_WritePin( Reset_GPIO_Port, Reset_Pin, GPIO_PIN_SET );
    }
}
 8005c52:	e004      	b.n	8005c5e <SX1276SetReset+0x26>
        HAL_GPIO_WritePin( Reset_GPIO_Port, Reset_Pin, GPIO_PIN_SET );
 8005c54:	2201      	movs	r2, #1
 8005c56:	2140      	movs	r1, #64	@ 0x40
 8005c58:	4803      	ldr	r0, [pc, #12]	@ (8005c68 <SX1276SetReset+0x30>)
 8005c5a:	f7fb fe81 	bl	8001960 <HAL_GPIO_WritePin>
}
 8005c5e:	bf00      	nop
 8005c60:	3708      	adds	r7, #8
 8005c62:	46bd      	mov	sp, r7
 8005c64:	bd80      	pop	{r7, pc}
 8005c66:	bf00      	nop
 8005c68:	40010c00 	.word	0x40010c00

08005c6c <SX1276Write>:

void SX1276Write( uint8_t addr, uint8_t data )
{
 8005c6c:	b580      	push	{r7, lr}
 8005c6e:	b082      	sub	sp, #8
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	4603      	mov	r3, r0
 8005c74:	460a      	mov	r2, r1
 8005c76:	71fb      	strb	r3, [r7, #7]
 8005c78:	4613      	mov	r3, r2
 8005c7a:	71bb      	strb	r3, [r7, #6]
    SX1276WriteBuffer( addr, &data, 1 );
 8005c7c:	1db9      	adds	r1, r7, #6
 8005c7e:	79fb      	ldrb	r3, [r7, #7]
 8005c80:	2201      	movs	r2, #1
 8005c82:	4618      	mov	r0, r3
 8005c84:	f000 f804 	bl	8005c90 <SX1276WriteBuffer>
}
 8005c88:	bf00      	nop
 8005c8a:	3708      	adds	r7, #8
 8005c8c:	46bd      	mov	sp, r7
 8005c8e:	bd80      	pop	{r7, pc}

08005c90 <SX1276WriteBuffer>:

void SX1276WriteBuffer( uint8_t addr, uint8_t *buffer, uint8_t size )
{
 8005c90:	b580      	push	{r7, lr}
 8005c92:	b084      	sub	sp, #16
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	4603      	mov	r3, r0
 8005c98:	6039      	str	r1, [r7, #0]
 8005c9a:	71fb      	strb	r3, [r7, #7]
 8005c9c:	4613      	mov	r3, r2
 8005c9e:	71bb      	strb	r3, [r7, #6]
    //NSS = 0;
    HAL_GPIO_WritePin( NSS_GPIO_Port, NSS_Pin, GPIO_PIN_RESET );
 8005ca0:	2200      	movs	r2, #0
 8005ca2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005ca6:	480e      	ldr	r0, [pc, #56]	@ (8005ce0 <SX1276WriteBuffer+0x50>)
 8005ca8:	f7fb fe5a 	bl	8001960 <HAL_GPIO_WritePin>
    // rewritten using HAL_SPI_Transmit
    uint8_t adr = addr | 0x80;
 8005cac:	79fb      	ldrb	r3, [r7, #7]
 8005cae:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005cb2:	b2db      	uxtb	r3, r3
 8005cb4:	73fb      	strb	r3, [r7, #15]
    SpiInOut( &adr , 1);
 8005cb6:	f107 030f 	add.w	r3, r7, #15
 8005cba:	2101      	movs	r1, #1
 8005cbc:	4618      	mov	r0, r3
 8005cbe:	f7ff ff8f 	bl	8005be0 <SpiInOut>

    SpiInOut(buffer,size);
 8005cc2:	79bb      	ldrb	r3, [r7, #6]
 8005cc4:	4619      	mov	r1, r3
 8005cc6:	6838      	ldr	r0, [r7, #0]
 8005cc8:	f7ff ff8a 	bl	8005be0 <SpiInOut>

    //NSS = 1;
    HAL_GPIO_WritePin( NSS_GPIO_Port, NSS_Pin, GPIO_PIN_SET);
 8005ccc:	2201      	movs	r2, #1
 8005cce:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005cd2:	4803      	ldr	r0, [pc, #12]	@ (8005ce0 <SX1276WriteBuffer+0x50>)
 8005cd4:	f7fb fe44 	bl	8001960 <HAL_GPIO_WritePin>
}
 8005cd8:	bf00      	nop
 8005cda:	3710      	adds	r7, #16
 8005cdc:	46bd      	mov	sp, r7
 8005cde:	bd80      	pop	{r7, pc}
 8005ce0:	40010800 	.word	0x40010800

08005ce4 <SX1276ReadBuffer>:

void SX1276ReadBuffer( uint8_t addr, uint8_t *buffer, uint8_t size )
{
 8005ce4:	b580      	push	{r7, lr}
 8005ce6:	b084      	sub	sp, #16
 8005ce8:	af00      	add	r7, sp, #0
 8005cea:	4603      	mov	r3, r0
 8005cec:	6039      	str	r1, [r7, #0]
 8005cee:	71fb      	strb	r3, [r7, #7]
 8005cf0:	4613      	mov	r3, r2
 8005cf2:	71bb      	strb	r3, [r7, #6]
    //NSS = 0;
    HAL_GPIO_WritePin( NSS_GPIO_Port, NSS_Pin, GPIO_PIN_RESET );
 8005cf4:	2200      	movs	r2, #0
 8005cf6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005cfa:	480e      	ldr	r0, [pc, #56]	@ (8005d34 <SX1276ReadBuffer+0x50>)
 8005cfc:	f7fb fe30 	bl	8001960 <HAL_GPIO_WritePin>

    uint8_t adr = addr & 0x7F;
 8005d00:	79fb      	ldrb	r3, [r7, #7]
 8005d02:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005d06:	b2db      	uxtb	r3, r3
 8005d08:	73fb      	strb	r3, [r7, #15]
    SpiInOut( &adr, 1 );
 8005d0a:	f107 030f 	add.w	r3, r7, #15
 8005d0e:	2101      	movs	r1, #1
 8005d10:	4618      	mov	r0, r3
 8005d12:	f7ff ff65 	bl	8005be0 <SpiInOut>
    //This one is written, maybe it makes sense to change both to Hal transmitRecieve?
    SpiReceive(buffer, size);
 8005d16:	79bb      	ldrb	r3, [r7, #6]
 8005d18:	4619      	mov	r1, r3
 8005d1a:	6838      	ldr	r0, [r7, #0]
 8005d1c:	f7ff ff76 	bl	8005c0c <SpiReceive>

    //NSS = 1;
    HAL_GPIO_WritePin( NSS_GPIO_Port, NSS_Pin, GPIO_PIN_SET);
 8005d20:	2201      	movs	r2, #1
 8005d22:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005d26:	4803      	ldr	r0, [pc, #12]	@ (8005d34 <SX1276ReadBuffer+0x50>)
 8005d28:	f7fb fe1a 	bl	8001960 <HAL_GPIO_WritePin>
}
 8005d2c:	bf00      	nop
 8005d2e:	3710      	adds	r7, #16
 8005d30:	46bd      	mov	sp, r7
 8005d32:	bd80      	pop	{r7, pc}
 8005d34:	40010800 	.word	0x40010800

08005d38 <SX1276Read>:

void SX1276Read( uint8_t addr, uint8_t *data )
{
 8005d38:	b580      	push	{r7, lr}
 8005d3a:	b082      	sub	sp, #8
 8005d3c:	af00      	add	r7, sp, #0
 8005d3e:	4603      	mov	r3, r0
 8005d40:	6039      	str	r1, [r7, #0]
 8005d42:	71fb      	strb	r3, [r7, #7]
    SX1276ReadBuffer( addr, data, 1 );
 8005d44:	79fb      	ldrb	r3, [r7, #7]
 8005d46:	2201      	movs	r2, #1
 8005d48:	6839      	ldr	r1, [r7, #0]
 8005d4a:	4618      	mov	r0, r3
 8005d4c:	f7ff ffca 	bl	8005ce4 <SX1276ReadBuffer>
}
 8005d50:	bf00      	nop
 8005d52:	3708      	adds	r7, #8
 8005d54:	46bd      	mov	sp, r7
 8005d56:	bd80      	pop	{r7, pc}

08005d58 <SX1276LoRaSetRFFrequency>:
 */
#define XTAL_FREQ                                   32000000
#define FREQ_STEP                                   61.03515625

void SX1276LoRaSetRFFrequency( uint32_t freq )
{
 8005d58:	b580      	push	{r7, lr}
 8005d5a:	b082      	sub	sp, #8
 8005d5c:	af00      	add	r7, sp, #0
 8005d5e:	6078      	str	r0, [r7, #4]
    LoRaSettings.RFFrequency = freq;
 8005d60:	4a19      	ldr	r2, [pc, #100]	@ (8005dc8 <SX1276LoRaSetRFFrequency+0x70>)
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	6013      	str	r3, [r2, #0]

    freq = ( uint32_t )( ( double )freq / ( double )FREQ_STEP );
 8005d66:	6878      	ldr	r0, [r7, #4]
 8005d68:	f7fa fb34 	bl	80003d4 <__aeabi_ui2d>
 8005d6c:	a314      	add	r3, pc, #80	@ (adr r3, 8005dc0 <SX1276LoRaSetRFFrequency+0x68>)
 8005d6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d72:	f7fa fcd3 	bl	800071c <__aeabi_ddiv>
 8005d76:	4602      	mov	r2, r0
 8005d78:	460b      	mov	r3, r1
 8005d7a:	4610      	mov	r0, r2
 8005d7c:	4619      	mov	r1, r3
 8005d7e:	f7fa fdb5 	bl	80008ec <__aeabi_d2uiz>
 8005d82:	4603      	mov	r3, r0
 8005d84:	607b      	str	r3, [r7, #4]
    SX1276LR->RegFrfMsb = ( uint8_t )( ( freq >> 16 ) & 0xFF );
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	0c1a      	lsrs	r2, r3, #16
 8005d8a:	4b10      	ldr	r3, [pc, #64]	@ (8005dcc <SX1276LoRaSetRFFrequency+0x74>)
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	b2d2      	uxtb	r2, r2
 8005d90:	719a      	strb	r2, [r3, #6]
    SX1276LR->RegFrfMid = ( uint8_t )( ( freq >> 8 ) & 0xFF );
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	0a1a      	lsrs	r2, r3, #8
 8005d96:	4b0d      	ldr	r3, [pc, #52]	@ (8005dcc <SX1276LoRaSetRFFrequency+0x74>)
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	b2d2      	uxtb	r2, r2
 8005d9c:	71da      	strb	r2, [r3, #7]
    SX1276LR->RegFrfLsb = ( uint8_t )( freq & 0xFF );
 8005d9e:	4b0b      	ldr	r3, [pc, #44]	@ (8005dcc <SX1276LoRaSetRFFrequency+0x74>)
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	687a      	ldr	r2, [r7, #4]
 8005da4:	b2d2      	uxtb	r2, r2
 8005da6:	721a      	strb	r2, [r3, #8]
    SX1276WriteBuffer( REG_LR_FRFMSB, &SX1276LR->RegFrfMsb, 3 );
 8005da8:	4b08      	ldr	r3, [pc, #32]	@ (8005dcc <SX1276LoRaSetRFFrequency+0x74>)
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	3306      	adds	r3, #6
 8005dae:	2203      	movs	r2, #3
 8005db0:	4619      	mov	r1, r3
 8005db2:	2006      	movs	r0, #6
 8005db4:	f7ff ff6c 	bl	8005c90 <SX1276WriteBuffer>
}
 8005db8:	bf00      	nop
 8005dba:	3708      	adds	r7, #8
 8005dbc:	46bd      	mov	sp, r7
 8005dbe:	bd80      	pop	{r7, pc}
 8005dc0:	00000000 	.word	0x00000000
 8005dc4:	404e8480 	.word	0x404e8480
 8005dc8:	20000010 	.word	0x20000010
 8005dcc:	20001750 	.word	0x20001750

08005dd0 <SX1276LoRaSetSpreadingFactor>:

void SX1276LoRaSetSpreadingFactor( uint8_t factor )
{
 8005dd0:	b580      	push	{r7, lr}
 8005dd2:	b082      	sub	sp, #8
 8005dd4:	af00      	add	r7, sp, #0
 8005dd6:	4603      	mov	r3, r0
 8005dd8:	71fb      	strb	r3, [r7, #7]

    if( factor > 12 )
 8005dda:	79fb      	ldrb	r3, [r7, #7]
 8005ddc:	2b0c      	cmp	r3, #12
 8005dde:	d902      	bls.n	8005de6 <SX1276LoRaSetSpreadingFactor+0x16>
    {
        factor = 12;
 8005de0:	230c      	movs	r3, #12
 8005de2:	71fb      	strb	r3, [r7, #7]
 8005de4:	e004      	b.n	8005df0 <SX1276LoRaSetSpreadingFactor+0x20>
    }
    else if( factor < 6 )
 8005de6:	79fb      	ldrb	r3, [r7, #7]
 8005de8:	2b05      	cmp	r3, #5
 8005dea:	d801      	bhi.n	8005df0 <SX1276LoRaSetSpreadingFactor+0x20>
    {
        factor = 6;
 8005dec:	2306      	movs	r3, #6
 8005dee:	71fb      	strb	r3, [r7, #7]
    }

    if( factor == 6 )
 8005df0:	79fb      	ldrb	r3, [r7, #7]
 8005df2:	2b06      	cmp	r3, #6
 8005df4:	d103      	bne.n	8005dfe <SX1276LoRaSetSpreadingFactor+0x2e>
    {
        SX1276LoRaSetNbTrigPeaks( 5 );
 8005df6:	2005      	movs	r0, #5
 8005df8:	f000 f82e 	bl	8005e58 <SX1276LoRaSetNbTrigPeaks>
 8005dfc:	e002      	b.n	8005e04 <SX1276LoRaSetSpreadingFactor+0x34>
    }
    else
    {
        SX1276LoRaSetNbTrigPeaks( 3 );
 8005dfe:	2003      	movs	r0, #3
 8005e00:	f000 f82a 	bl	8005e58 <SX1276LoRaSetNbTrigPeaks>
    }

    SX1276Read( REG_LR_MODEMCONFIG2, &SX1276LR->RegModemConfig2 );
 8005e04:	4b12      	ldr	r3, [pc, #72]	@ (8005e50 <SX1276LoRaSetSpreadingFactor+0x80>)
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	331e      	adds	r3, #30
 8005e0a:	4619      	mov	r1, r3
 8005e0c:	201e      	movs	r0, #30
 8005e0e:	f7ff ff93 	bl	8005d38 <SX1276Read>
    SX1276LR->RegModemConfig2 = ( SX1276LR->RegModemConfig2 & RFLR_MODEMCONFIG2_SF_MASK ) | ( factor << 4 );
 8005e12:	4b0f      	ldr	r3, [pc, #60]	@ (8005e50 <SX1276LoRaSetSpreadingFactor+0x80>)
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	7f9b      	ldrb	r3, [r3, #30]
 8005e18:	b25b      	sxtb	r3, r3
 8005e1a:	f003 030f 	and.w	r3, r3, #15
 8005e1e:	b25a      	sxtb	r2, r3
 8005e20:	79fb      	ldrb	r3, [r7, #7]
 8005e22:	011b      	lsls	r3, r3, #4
 8005e24:	b25b      	sxtb	r3, r3
 8005e26:	4313      	orrs	r3, r2
 8005e28:	b25a      	sxtb	r2, r3
 8005e2a:	4b09      	ldr	r3, [pc, #36]	@ (8005e50 <SX1276LoRaSetSpreadingFactor+0x80>)
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	b2d2      	uxtb	r2, r2
 8005e30:	779a      	strb	r2, [r3, #30]
    SX1276Write( REG_LR_MODEMCONFIG2, SX1276LR->RegModemConfig2 );
 8005e32:	4b07      	ldr	r3, [pc, #28]	@ (8005e50 <SX1276LoRaSetSpreadingFactor+0x80>)
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	7f9b      	ldrb	r3, [r3, #30]
 8005e38:	4619      	mov	r1, r3
 8005e3a:	201e      	movs	r0, #30
 8005e3c:	f7ff ff16 	bl	8005c6c <SX1276Write>
    LoRaSettings.SpreadingFactor = factor;
 8005e40:	4a04      	ldr	r2, [pc, #16]	@ (8005e54 <SX1276LoRaSetSpreadingFactor+0x84>)
 8005e42:	79fb      	ldrb	r3, [r7, #7]
 8005e44:	7193      	strb	r3, [r2, #6]
}
 8005e46:	bf00      	nop
 8005e48:	3708      	adds	r7, #8
 8005e4a:	46bd      	mov	sp, r7
 8005e4c:	bd80      	pop	{r7, pc}
 8005e4e:	bf00      	nop
 8005e50:	20001750 	.word	0x20001750
 8005e54:	20000010 	.word	0x20000010

08005e58 <SX1276LoRaSetNbTrigPeaks>:

void SX1276LoRaSetNbTrigPeaks( uint8_t value )
{
 8005e58:	b580      	push	{r7, lr}
 8005e5a:	b082      	sub	sp, #8
 8005e5c:	af00      	add	r7, sp, #0
 8005e5e:	4603      	mov	r3, r0
 8005e60:	71fb      	strb	r3, [r7, #7]
    SX1276Read( 0x31, &SX1276LR->RegDetectOptimize );
 8005e62:	4b12      	ldr	r3, [pc, #72]	@ (8005eac <SX1276LoRaSetNbTrigPeaks+0x54>)
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	3330      	adds	r3, #48	@ 0x30
 8005e68:	4619      	mov	r1, r3
 8005e6a:	2031      	movs	r0, #49	@ 0x31
 8005e6c:	f7ff ff64 	bl	8005d38 <SX1276Read>
    SX1276LR->RegDetectOptimize = ( SX1276LR->RegDetectOptimize & 0xF8 ) | value;
 8005e70:	4b0e      	ldr	r3, [pc, #56]	@ (8005eac <SX1276LoRaSetNbTrigPeaks+0x54>)
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8005e78:	b25b      	sxtb	r3, r3
 8005e7a:	f023 0307 	bic.w	r3, r3, #7
 8005e7e:	b25a      	sxtb	r2, r3
 8005e80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e84:	4313      	orrs	r3, r2
 8005e86:	b25a      	sxtb	r2, r3
 8005e88:	4b08      	ldr	r3, [pc, #32]	@ (8005eac <SX1276LoRaSetNbTrigPeaks+0x54>)
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	b2d2      	uxtb	r2, r2
 8005e8e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    SX1276Write( 0x31, SX1276LR->RegDetectOptimize );
 8005e92:	4b06      	ldr	r3, [pc, #24]	@ (8005eac <SX1276LoRaSetNbTrigPeaks+0x54>)
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8005e9a:	4619      	mov	r1, r3
 8005e9c:	2031      	movs	r0, #49	@ 0x31
 8005e9e:	f7ff fee5 	bl	8005c6c <SX1276Write>
}
 8005ea2:	bf00      	nop
 8005ea4:	3708      	adds	r7, #8
 8005ea6:	46bd      	mov	sp, r7
 8005ea8:	bd80      	pop	{r7, pc}
 8005eaa:	bf00      	nop
 8005eac:	20001750 	.word	0x20001750

08005eb0 <SX1276LoRaSetErrorCoding>:

void SX1276LoRaSetErrorCoding( uint8_t value )
{
 8005eb0:	b580      	push	{r7, lr}
 8005eb2:	b082      	sub	sp, #8
 8005eb4:	af00      	add	r7, sp, #0
 8005eb6:	4603      	mov	r3, r0
 8005eb8:	71fb      	strb	r3, [r7, #7]
    SX1276Read( REG_LR_MODEMCONFIG1, &SX1276LR->RegModemConfig1 );
 8005eba:	4b12      	ldr	r3, [pc, #72]	@ (8005f04 <SX1276LoRaSetErrorCoding+0x54>)
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	331d      	adds	r3, #29
 8005ec0:	4619      	mov	r1, r3
 8005ec2:	201d      	movs	r0, #29
 8005ec4:	f7ff ff38 	bl	8005d38 <SX1276Read>
    SX1276LR->RegModemConfig1 = ( SX1276LR->RegModemConfig1 & RFLR_MODEMCONFIG1_CODINGRATE_MASK ) | ( value << 1 );
 8005ec8:	4b0e      	ldr	r3, [pc, #56]	@ (8005f04 <SX1276LoRaSetErrorCoding+0x54>)
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	7f5b      	ldrb	r3, [r3, #29]
 8005ece:	b25b      	sxtb	r3, r3
 8005ed0:	f023 030e 	bic.w	r3, r3, #14
 8005ed4:	b25a      	sxtb	r2, r3
 8005ed6:	79fb      	ldrb	r3, [r7, #7]
 8005ed8:	005b      	lsls	r3, r3, #1
 8005eda:	b25b      	sxtb	r3, r3
 8005edc:	4313      	orrs	r3, r2
 8005ede:	b25a      	sxtb	r2, r3
 8005ee0:	4b08      	ldr	r3, [pc, #32]	@ (8005f04 <SX1276LoRaSetErrorCoding+0x54>)
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	b2d2      	uxtb	r2, r2
 8005ee6:	775a      	strb	r2, [r3, #29]
    SX1276Write( REG_LR_MODEMCONFIG1, SX1276LR->RegModemConfig1 );
 8005ee8:	4b06      	ldr	r3, [pc, #24]	@ (8005f04 <SX1276LoRaSetErrorCoding+0x54>)
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	7f5b      	ldrb	r3, [r3, #29]
 8005eee:	4619      	mov	r1, r3
 8005ef0:	201d      	movs	r0, #29
 8005ef2:	f7ff febb 	bl	8005c6c <SX1276Write>
    LoRaSettings.ErrorCoding = value;
 8005ef6:	4a04      	ldr	r2, [pc, #16]	@ (8005f08 <SX1276LoRaSetErrorCoding+0x58>)
 8005ef8:	79fb      	ldrb	r3, [r7, #7]
 8005efa:	71d3      	strb	r3, [r2, #7]
}
 8005efc:	bf00      	nop
 8005efe:	3708      	adds	r7, #8
 8005f00:	46bd      	mov	sp, r7
 8005f02:	bd80      	pop	{r7, pc}
 8005f04:	20001750 	.word	0x20001750
 8005f08:	20000010 	.word	0x20000010

08005f0c <SX1276LoRaSetPacketCrcOn>:

void SX1276LoRaSetPacketCrcOn( bool enable )
{
 8005f0c:	b580      	push	{r7, lr}
 8005f0e:	b082      	sub	sp, #8
 8005f10:	af00      	add	r7, sp, #0
 8005f12:	4603      	mov	r3, r0
 8005f14:	71fb      	strb	r3, [r7, #7]
    SX1276Read( REG_LR_MODEMCONFIG2, &SX1276LR->RegModemConfig2 );
 8005f16:	4b12      	ldr	r3, [pc, #72]	@ (8005f60 <SX1276LoRaSetPacketCrcOn+0x54>)
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	331e      	adds	r3, #30
 8005f1c:	4619      	mov	r1, r3
 8005f1e:	201e      	movs	r0, #30
 8005f20:	f7ff ff0a 	bl	8005d38 <SX1276Read>
    SX1276LR->RegModemConfig2 = ( SX1276LR->RegModemConfig2 & RFLR_MODEMCONFIG2_RXPAYLOADCRC_MASK ) | ( enable << 2 );
 8005f24:	4b0e      	ldr	r3, [pc, #56]	@ (8005f60 <SX1276LoRaSetPacketCrcOn+0x54>)
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	7f9b      	ldrb	r3, [r3, #30]
 8005f2a:	b25b      	sxtb	r3, r3
 8005f2c:	f023 0304 	bic.w	r3, r3, #4
 8005f30:	b25a      	sxtb	r2, r3
 8005f32:	79fb      	ldrb	r3, [r7, #7]
 8005f34:	009b      	lsls	r3, r3, #2
 8005f36:	b25b      	sxtb	r3, r3
 8005f38:	4313      	orrs	r3, r2
 8005f3a:	b25a      	sxtb	r2, r3
 8005f3c:	4b08      	ldr	r3, [pc, #32]	@ (8005f60 <SX1276LoRaSetPacketCrcOn+0x54>)
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	b2d2      	uxtb	r2, r2
 8005f42:	779a      	strb	r2, [r3, #30]
    SX1276Write( REG_LR_MODEMCONFIG2, SX1276LR->RegModemConfig2 );
 8005f44:	4b06      	ldr	r3, [pc, #24]	@ (8005f60 <SX1276LoRaSetPacketCrcOn+0x54>)
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	7f9b      	ldrb	r3, [r3, #30]
 8005f4a:	4619      	mov	r1, r3
 8005f4c:	201e      	movs	r0, #30
 8005f4e:	f7ff fe8d 	bl	8005c6c <SX1276Write>
    LoRaSettings.CrcOn = enable;
 8005f52:	4a04      	ldr	r2, [pc, #16]	@ (8005f64 <SX1276LoRaSetPacketCrcOn+0x58>)
 8005f54:	79fb      	ldrb	r3, [r7, #7]
 8005f56:	7213      	strb	r3, [r2, #8]
}
 8005f58:	bf00      	nop
 8005f5a:	3708      	adds	r7, #8
 8005f5c:	46bd      	mov	sp, r7
 8005f5e:	bd80      	pop	{r7, pc}
 8005f60:	20001750 	.word	0x20001750
 8005f64:	20000010 	.word	0x20000010

08005f68 <SX1276LoRaSetSignalBandwidth>:

void SX1276LoRaSetSignalBandwidth( uint8_t bw )
{
 8005f68:	b580      	push	{r7, lr}
 8005f6a:	b082      	sub	sp, #8
 8005f6c:	af00      	add	r7, sp, #0
 8005f6e:	4603      	mov	r3, r0
 8005f70:	71fb      	strb	r3, [r7, #7]
    SX1276Read( REG_LR_MODEMCONFIG1, &SX1276LR->RegModemConfig1 );
 8005f72:	4b12      	ldr	r3, [pc, #72]	@ (8005fbc <SX1276LoRaSetSignalBandwidth+0x54>)
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	331d      	adds	r3, #29
 8005f78:	4619      	mov	r1, r3
 8005f7a:	201d      	movs	r0, #29
 8005f7c:	f7ff fedc 	bl	8005d38 <SX1276Read>
    SX1276LR->RegModemConfig1 = ( SX1276LR->RegModemConfig1 & RFLR_MODEMCONFIG1_BW_MASK ) | ( bw << 4 );
 8005f80:	4b0e      	ldr	r3, [pc, #56]	@ (8005fbc <SX1276LoRaSetSignalBandwidth+0x54>)
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	7f5b      	ldrb	r3, [r3, #29]
 8005f86:	b25b      	sxtb	r3, r3
 8005f88:	f003 030f 	and.w	r3, r3, #15
 8005f8c:	b25a      	sxtb	r2, r3
 8005f8e:	79fb      	ldrb	r3, [r7, #7]
 8005f90:	011b      	lsls	r3, r3, #4
 8005f92:	b25b      	sxtb	r3, r3
 8005f94:	4313      	orrs	r3, r2
 8005f96:	b25a      	sxtb	r2, r3
 8005f98:	4b08      	ldr	r3, [pc, #32]	@ (8005fbc <SX1276LoRaSetSignalBandwidth+0x54>)
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	b2d2      	uxtb	r2, r2
 8005f9e:	775a      	strb	r2, [r3, #29]
    SX1276Write( REG_LR_MODEMCONFIG1, SX1276LR->RegModemConfig1 );
 8005fa0:	4b06      	ldr	r3, [pc, #24]	@ (8005fbc <SX1276LoRaSetSignalBandwidth+0x54>)
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	7f5b      	ldrb	r3, [r3, #29]
 8005fa6:	4619      	mov	r1, r3
 8005fa8:	201d      	movs	r0, #29
 8005faa:	f7ff fe5f 	bl	8005c6c <SX1276Write>
    LoRaSettings.SignalBw = bw;
 8005fae:	4a04      	ldr	r2, [pc, #16]	@ (8005fc0 <SX1276LoRaSetSignalBandwidth+0x58>)
 8005fb0:	79fb      	ldrb	r3, [r7, #7]
 8005fb2:	7153      	strb	r3, [r2, #5]
}
 8005fb4:	bf00      	nop
 8005fb6:	3708      	adds	r7, #8
 8005fb8:	46bd      	mov	sp, r7
 8005fba:	bd80      	pop	{r7, pc}
 8005fbc:	20001750 	.word	0x20001750
 8005fc0:	20000010 	.word	0x20000010

08005fc4 <SX1276LoRaSetImplicitHeaderOn>:

void SX1276LoRaSetImplicitHeaderOn( bool enable )
{
 8005fc4:	b580      	push	{r7, lr}
 8005fc6:	b082      	sub	sp, #8
 8005fc8:	af00      	add	r7, sp, #0
 8005fca:	4603      	mov	r3, r0
 8005fcc:	71fb      	strb	r3, [r7, #7]
    SX1276Read( REG_LR_MODEMCONFIG1, &SX1276LR->RegModemConfig1 );
 8005fce:	4b12      	ldr	r3, [pc, #72]	@ (8006018 <SX1276LoRaSetImplicitHeaderOn+0x54>)
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	331d      	adds	r3, #29
 8005fd4:	4619      	mov	r1, r3
 8005fd6:	201d      	movs	r0, #29
 8005fd8:	f7ff feae 	bl	8005d38 <SX1276Read>
    SX1276LR->RegModemConfig1 = ( SX1276LR->RegModemConfig1 & RFLR_MODEMCONFIG1_IMPLICITHEADER_MASK ) | ( enable );
 8005fdc:	4b0e      	ldr	r3, [pc, #56]	@ (8006018 <SX1276LoRaSetImplicitHeaderOn+0x54>)
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	7f5b      	ldrb	r3, [r3, #29]
 8005fe2:	b25b      	sxtb	r3, r3
 8005fe4:	f023 0301 	bic.w	r3, r3, #1
 8005fe8:	b25a      	sxtb	r2, r3
 8005fea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005fee:	4313      	orrs	r3, r2
 8005ff0:	b25a      	sxtb	r2, r3
 8005ff2:	4b09      	ldr	r3, [pc, #36]	@ (8006018 <SX1276LoRaSetImplicitHeaderOn+0x54>)
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	b2d2      	uxtb	r2, r2
 8005ff8:	775a      	strb	r2, [r3, #29]
    SX1276Write( REG_LR_MODEMCONFIG1, SX1276LR->RegModemConfig1 );
 8005ffa:	4b07      	ldr	r3, [pc, #28]	@ (8006018 <SX1276LoRaSetImplicitHeaderOn+0x54>)
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	7f5b      	ldrb	r3, [r3, #29]
 8006000:	4619      	mov	r1, r3
 8006002:	201d      	movs	r0, #29
 8006004:	f7ff fe32 	bl	8005c6c <SX1276Write>
    LoRaSettings.ImplicitHeaderOn = enable;
 8006008:	4a04      	ldr	r2, [pc, #16]	@ (800601c <SX1276LoRaSetImplicitHeaderOn+0x58>)
 800600a:	79fb      	ldrb	r3, [r7, #7]
 800600c:	7253      	strb	r3, [r2, #9]
}
 800600e:	bf00      	nop
 8006010:	3708      	adds	r7, #8
 8006012:	46bd      	mov	sp, r7
 8006014:	bd80      	pop	{r7, pc}
 8006016:	bf00      	nop
 8006018:	20001750 	.word	0x20001750
 800601c:	20000010 	.word	0x20000010

08006020 <SX1276LoRaSetSymbTimeout>:

void SX1276LoRaSetSymbTimeout( uint16_t value )
{
 8006020:	b580      	push	{r7, lr}
 8006022:	b082      	sub	sp, #8
 8006024:	af00      	add	r7, sp, #0
 8006026:	4603      	mov	r3, r0
 8006028:	80fb      	strh	r3, [r7, #6]
    SX1276ReadBuffer( REG_LR_MODEMCONFIG2, &SX1276LR->RegModemConfig2, 2 );
 800602a:	4b16      	ldr	r3, [pc, #88]	@ (8006084 <SX1276LoRaSetSymbTimeout+0x64>)
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	331e      	adds	r3, #30
 8006030:	2202      	movs	r2, #2
 8006032:	4619      	mov	r1, r3
 8006034:	201e      	movs	r0, #30
 8006036:	f7ff fe55 	bl	8005ce4 <SX1276ReadBuffer>

    SX1276LR->RegModemConfig2 = ( SX1276LR->RegModemConfig2 & RFLR_MODEMCONFIG2_SYMBTIMEOUTMSB_MASK ) | ( ( value >> 8 ) & ~RFLR_MODEMCONFIG2_SYMBTIMEOUTMSB_MASK );
 800603a:	4b12      	ldr	r3, [pc, #72]	@ (8006084 <SX1276LoRaSetSymbTimeout+0x64>)
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	7f9b      	ldrb	r3, [r3, #30]
 8006040:	b25b      	sxtb	r3, r3
 8006042:	f023 0303 	bic.w	r3, r3, #3
 8006046:	b25a      	sxtb	r2, r3
 8006048:	88fb      	ldrh	r3, [r7, #6]
 800604a:	0a1b      	lsrs	r3, r3, #8
 800604c:	b29b      	uxth	r3, r3
 800604e:	b25b      	sxtb	r3, r3
 8006050:	f003 0303 	and.w	r3, r3, #3
 8006054:	b25b      	sxtb	r3, r3
 8006056:	4313      	orrs	r3, r2
 8006058:	b25a      	sxtb	r2, r3
 800605a:	4b0a      	ldr	r3, [pc, #40]	@ (8006084 <SX1276LoRaSetSymbTimeout+0x64>)
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	b2d2      	uxtb	r2, r2
 8006060:	779a      	strb	r2, [r3, #30]
    SX1276LR->RegSymbTimeoutLsb = value & 0xFF;
 8006062:	4b08      	ldr	r3, [pc, #32]	@ (8006084 <SX1276LoRaSetSymbTimeout+0x64>)
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	88fa      	ldrh	r2, [r7, #6]
 8006068:	b2d2      	uxtb	r2, r2
 800606a:	77da      	strb	r2, [r3, #31]
    SX1276WriteBuffer( REG_LR_MODEMCONFIG2, &SX1276LR->RegModemConfig2, 2 );
 800606c:	4b05      	ldr	r3, [pc, #20]	@ (8006084 <SX1276LoRaSetSymbTimeout+0x64>)
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	331e      	adds	r3, #30
 8006072:	2202      	movs	r2, #2
 8006074:	4619      	mov	r1, r3
 8006076:	201e      	movs	r0, #30
 8006078:	f7ff fe0a 	bl	8005c90 <SX1276WriteBuffer>
}
 800607c:	bf00      	nop
 800607e:	3708      	adds	r7, #8
 8006080:	46bd      	mov	sp, r7
 8006082:	bd80      	pop	{r7, pc}
 8006084:	20001750 	.word	0x20001750

08006088 <SX1276LoRaSetPayloadLength>:

void SX1276LoRaSetPayloadLength( uint8_t value )
{
 8006088:	b580      	push	{r7, lr}
 800608a:	b082      	sub	sp, #8
 800608c:	af00      	add	r7, sp, #0
 800608e:	4603      	mov	r3, r0
 8006090:	71fb      	strb	r3, [r7, #7]
    SX1276LR->RegPayloadLength = value;
 8006092:	4b0a      	ldr	r3, [pc, #40]	@ (80060bc <SX1276LoRaSetPayloadLength+0x34>)
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	79fa      	ldrb	r2, [r7, #7]
 8006098:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
    SX1276Write( REG_LR_PAYLOADLENGTH, SX1276LR->RegPayloadLength );
 800609c:	4b07      	ldr	r3, [pc, #28]	@ (80060bc <SX1276LoRaSetPayloadLength+0x34>)
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 80060a4:	4619      	mov	r1, r3
 80060a6:	2022      	movs	r0, #34	@ 0x22
 80060a8:	f7ff fde0 	bl	8005c6c <SX1276Write>
    LoRaSettings.PayloadLength = value;
 80060ac:	4a04      	ldr	r2, [pc, #16]	@ (80060c0 <SX1276LoRaSetPayloadLength+0x38>)
 80060ae:	79fb      	ldrb	r3, [r7, #7]
 80060b0:	7613      	strb	r3, [r2, #24]
}
 80060b2:	bf00      	nop
 80060b4:	3708      	adds	r7, #8
 80060b6:	46bd      	mov	sp, r7
 80060b8:	bd80      	pop	{r7, pc}
 80060ba:	bf00      	nop
 80060bc:	20001750 	.word	0x20001750
 80060c0:	20000010 	.word	0x20000010

080060c4 <SX1276LoRaSetLowDatarateOptimize>:

void SX1276LoRaSetLowDatarateOptimize( bool enable )
{
 80060c4:	b580      	push	{r7, lr}
 80060c6:	b082      	sub	sp, #8
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	4603      	mov	r3, r0
 80060cc:	71fb      	strb	r3, [r7, #7]
    SX1276Read( REG_LR_MODEMCONFIG3, &SX1276LR->RegModemConfig3 );
 80060ce:	4b12      	ldr	r3, [pc, #72]	@ (8006118 <SX1276LoRaSetLowDatarateOptimize+0x54>)
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	3326      	adds	r3, #38	@ 0x26
 80060d4:	4619      	mov	r1, r3
 80060d6:	2026      	movs	r0, #38	@ 0x26
 80060d8:	f7ff fe2e 	bl	8005d38 <SX1276Read>
    SX1276LR->RegModemConfig3 = ( SX1276LR->RegModemConfig3 & RFLR_MODEMCONFIG3_LOWDATARATEOPTIMIZE_MASK ) | ( enable << 3 );
 80060dc:	4b0e      	ldr	r3, [pc, #56]	@ (8006118 <SX1276LoRaSetLowDatarateOptimize+0x54>)
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 80060e4:	b25b      	sxtb	r3, r3
 80060e6:	f023 0308 	bic.w	r3, r3, #8
 80060ea:	b25a      	sxtb	r2, r3
 80060ec:	79fb      	ldrb	r3, [r7, #7]
 80060ee:	00db      	lsls	r3, r3, #3
 80060f0:	b25b      	sxtb	r3, r3
 80060f2:	4313      	orrs	r3, r2
 80060f4:	b25a      	sxtb	r2, r3
 80060f6:	4b08      	ldr	r3, [pc, #32]	@ (8006118 <SX1276LoRaSetLowDatarateOptimize+0x54>)
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	b2d2      	uxtb	r2, r2
 80060fc:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
    SX1276Write( REG_LR_MODEMCONFIG3, SX1276LR->RegModemConfig3 );
 8006100:	4b05      	ldr	r3, [pc, #20]	@ (8006118 <SX1276LoRaSetLowDatarateOptimize+0x54>)
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8006108:	4619      	mov	r1, r3
 800610a:	2026      	movs	r0, #38	@ 0x26
 800610c:	f7ff fdae 	bl	8005c6c <SX1276Write>
}
 8006110:	bf00      	nop
 8006112:	3708      	adds	r7, #8
 8006114:	46bd      	mov	sp, r7
 8006116:	bd80      	pop	{r7, pc}
 8006118:	20001750 	.word	0x20001750

0800611c <SX1276LoRaSetPAOutput>:

void SX1276LoRaSetPAOutput( uint8_t outputPin )
{
 800611c:	b580      	push	{r7, lr}
 800611e:	b082      	sub	sp, #8
 8006120:	af00      	add	r7, sp, #0
 8006122:	4603      	mov	r3, r0
 8006124:	71fb      	strb	r3, [r7, #7]
    SX1276Read( REG_LR_PACONFIG, &SX1276LR->RegPaConfig );
 8006126:	4b10      	ldr	r3, [pc, #64]	@ (8006168 <SX1276LoRaSetPAOutput+0x4c>)
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	3309      	adds	r3, #9
 800612c:	4619      	mov	r1, r3
 800612e:	2009      	movs	r0, #9
 8006130:	f7ff fe02 	bl	8005d38 <SX1276Read>
    SX1276LR->RegPaConfig = (SX1276LR->RegPaConfig & RFLR_PACONFIG_PASELECT_MASK ) | outputPin;
 8006134:	4b0c      	ldr	r3, [pc, #48]	@ (8006168 <SX1276LoRaSetPAOutput+0x4c>)
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	7a5b      	ldrb	r3, [r3, #9]
 800613a:	b25b      	sxtb	r3, r3
 800613c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006140:	b25a      	sxtb	r2, r3
 8006142:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006146:	4313      	orrs	r3, r2
 8006148:	b25a      	sxtb	r2, r3
 800614a:	4b07      	ldr	r3, [pc, #28]	@ (8006168 <SX1276LoRaSetPAOutput+0x4c>)
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	b2d2      	uxtb	r2, r2
 8006150:	725a      	strb	r2, [r3, #9]
    SX1276Write( REG_LR_PACONFIG, SX1276LR->RegPaConfig );
 8006152:	4b05      	ldr	r3, [pc, #20]	@ (8006168 <SX1276LoRaSetPAOutput+0x4c>)
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	7a5b      	ldrb	r3, [r3, #9]
 8006158:	4619      	mov	r1, r3
 800615a:	2009      	movs	r0, #9
 800615c:	f7ff fd86 	bl	8005c6c <SX1276Write>
}
 8006160:	bf00      	nop
 8006162:	3708      	adds	r7, #8
 8006164:	46bd      	mov	sp, r7
 8006166:	bd80      	pop	{r7, pc}
 8006168:	20001750 	.word	0x20001750

0800616c <SX1276LoRaSetPa20dBm>:

void SX1276LoRaSetPa20dBm( bool enale )
{
 800616c:	b580      	push	{r7, lr}
 800616e:	b082      	sub	sp, #8
 8006170:	af00      	add	r7, sp, #0
 8006172:	4603      	mov	r3, r0
 8006174:	71fb      	strb	r3, [r7, #7]
    SX1276Read( REG_LR_PADAC, &SX1276LR->RegPaDac );
 8006176:	4b17      	ldr	r3, [pc, #92]	@ (80061d4 <SX1276LoRaSetPa20dBm+0x68>)
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	3349      	adds	r3, #73	@ 0x49
 800617c:	4619      	mov	r1, r3
 800617e:	204d      	movs	r0, #77	@ 0x4d
 8006180:	f7ff fdda 	bl	8005d38 <SX1276Read>
    SX1276Read( REG_LR_PACONFIG, &SX1276LR->RegPaConfig );
 8006184:	4b13      	ldr	r3, [pc, #76]	@ (80061d4 <SX1276LoRaSetPa20dBm+0x68>)
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	3309      	adds	r3, #9
 800618a:	4619      	mov	r1, r3
 800618c:	2009      	movs	r0, #9
 800618e:	f7ff fdd3 	bl	8005d38 <SX1276Read>

    if( ( SX1276LR->RegPaConfig & RFLR_PACONFIG_PASELECT_PABOOST ) == RFLR_PACONFIG_PASELECT_PABOOST )
 8006192:	4b10      	ldr	r3, [pc, #64]	@ (80061d4 <SX1276LoRaSetPa20dBm+0x68>)
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	7a5b      	ldrb	r3, [r3, #9]
 8006198:	b25b      	sxtb	r3, r3
 800619a:	2b00      	cmp	r3, #0
 800619c:	da08      	bge.n	80061b0 <SX1276LoRaSetPa20dBm+0x44>
    {
        if( enale == true )
 800619e:	79fb      	ldrb	r3, [r7, #7]
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d00a      	beq.n	80061ba <SX1276LoRaSetPa20dBm+0x4e>
        {
            SX1276LR->RegPaDac = 0x87;
 80061a4:	4b0b      	ldr	r3, [pc, #44]	@ (80061d4 <SX1276LoRaSetPa20dBm+0x68>)
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	2287      	movs	r2, #135	@ 0x87
 80061aa:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49
 80061ae:	e004      	b.n	80061ba <SX1276LoRaSetPa20dBm+0x4e>
        }
    }
    else
    {
        SX1276LR->RegPaDac = 0x84;
 80061b0:	4b08      	ldr	r3, [pc, #32]	@ (80061d4 <SX1276LoRaSetPa20dBm+0x68>)
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	2284      	movs	r2, #132	@ 0x84
 80061b6:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49
    }
    SX1276Write( REG_LR_PADAC, SX1276LR->RegPaDac );
 80061ba:	4b06      	ldr	r3, [pc, #24]	@ (80061d4 <SX1276LoRaSetPa20dBm+0x68>)
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 80061c2:	4619      	mov	r1, r3
 80061c4:	204d      	movs	r0, #77	@ 0x4d
 80061c6:	f7ff fd51 	bl	8005c6c <SX1276Write>
}
 80061ca:	bf00      	nop
 80061cc:	3708      	adds	r7, #8
 80061ce:	46bd      	mov	sp, r7
 80061d0:	bd80      	pop	{r7, pc}
 80061d2:	bf00      	nop
 80061d4:	20001750 	.word	0x20001750

080061d8 <SX1276LoRaSetRFPower>:

void SX1276LoRaSetRFPower( int8_t power )
{
 80061d8:	b580      	push	{r7, lr}
 80061da:	b082      	sub	sp, #8
 80061dc:	af00      	add	r7, sp, #0
 80061de:	4603      	mov	r3, r0
 80061e0:	71fb      	strb	r3, [r7, #7]
    SX1276Read( REG_LR_PACONFIG, &SX1276LR->RegPaConfig );
 80061e2:	4b54      	ldr	r3, [pc, #336]	@ (8006334 <SX1276LoRaSetRFPower+0x15c>)
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	3309      	adds	r3, #9
 80061e8:	4619      	mov	r1, r3
 80061ea:	2009      	movs	r0, #9
 80061ec:	f7ff fda4 	bl	8005d38 <SX1276Read>
    SX1276Read( REG_LR_PADAC, &SX1276LR->RegPaDac );
 80061f0:	4b50      	ldr	r3, [pc, #320]	@ (8006334 <SX1276LoRaSetRFPower+0x15c>)
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	3349      	adds	r3, #73	@ 0x49
 80061f6:	4619      	mov	r1, r3
 80061f8:	204d      	movs	r0, #77	@ 0x4d
 80061fa:	f7ff fd9d 	bl	8005d38 <SX1276Read>

    if( ( SX1276LR->RegPaConfig & RFLR_PACONFIG_PASELECT_PABOOST ) == RFLR_PACONFIG_PASELECT_PABOOST )
 80061fe:	4b4d      	ldr	r3, [pc, #308]	@ (8006334 <SX1276LoRaSetRFPower+0x15c>)
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	7a5b      	ldrb	r3, [r3, #9]
 8006204:	b25b      	sxtb	r3, r3
 8006206:	2b00      	cmp	r3, #0
 8006208:	da5b      	bge.n	80062c2 <SX1276LoRaSetRFPower+0xea>
    {
        if( ( SX1276LR->RegPaDac & 0x87 ) == 0x87 )
 800620a:	4b4a      	ldr	r3, [pc, #296]	@ (8006334 <SX1276LoRaSetRFPower+0x15c>)
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 8006212:	f003 0387 	and.w	r3, r3, #135	@ 0x87
 8006216:	2b87      	cmp	r3, #135	@ 0x87
 8006218:	d129      	bne.n	800626e <SX1276LoRaSetRFPower+0x96>
        {
            if( power < 5 )
 800621a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800621e:	2b04      	cmp	r3, #4
 8006220:	dc01      	bgt.n	8006226 <SX1276LoRaSetRFPower+0x4e>
            {
                power = 5;
 8006222:	2305      	movs	r3, #5
 8006224:	71fb      	strb	r3, [r7, #7]
            }
            if( power > 20 )
 8006226:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800622a:	2b14      	cmp	r3, #20
 800622c:	dd01      	ble.n	8006232 <SX1276LoRaSetRFPower+0x5a>
            {
                power = 20;
 800622e:	2314      	movs	r3, #20
 8006230:	71fb      	strb	r3, [r7, #7]
            }
            SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_MAX_POWER_MASK ) | 0x70;
 8006232:	4b40      	ldr	r3, [pc, #256]	@ (8006334 <SX1276LoRaSetRFPower+0x15c>)
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	7a5a      	ldrb	r2, [r3, #9]
 8006238:	4b3e      	ldr	r3, [pc, #248]	@ (8006334 <SX1276LoRaSetRFPower+0x15c>)
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	f042 0270 	orr.w	r2, r2, #112	@ 0x70
 8006240:	b2d2      	uxtb	r2, r2
 8006242:	725a      	strb	r2, [r3, #9]
            SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power - 5 ) & 0x0F );
 8006244:	4b3b      	ldr	r3, [pc, #236]	@ (8006334 <SX1276LoRaSetRFPower+0x15c>)
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	7a5b      	ldrb	r3, [r3, #9]
 800624a:	b25b      	sxtb	r3, r3
 800624c:	f023 030f 	bic.w	r3, r3, #15
 8006250:	b25a      	sxtb	r2, r3
 8006252:	79fb      	ldrb	r3, [r7, #7]
 8006254:	3b05      	subs	r3, #5
 8006256:	b2db      	uxtb	r3, r3
 8006258:	b25b      	sxtb	r3, r3
 800625a:	f003 030f 	and.w	r3, r3, #15
 800625e:	b25b      	sxtb	r3, r3
 8006260:	4313      	orrs	r3, r2
 8006262:	b25a      	sxtb	r2, r3
 8006264:	4b33      	ldr	r3, [pc, #204]	@ (8006334 <SX1276LoRaSetRFPower+0x15c>)
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	b2d2      	uxtb	r2, r2
 800626a:	725a      	strb	r2, [r3, #9]
 800626c:	e053      	b.n	8006316 <SX1276LoRaSetRFPower+0x13e>
        }
        else
        {
            if( power < 2 )
 800626e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006272:	2b01      	cmp	r3, #1
 8006274:	dc01      	bgt.n	800627a <SX1276LoRaSetRFPower+0xa2>
            {
                power = 2;
 8006276:	2302      	movs	r3, #2
 8006278:	71fb      	strb	r3, [r7, #7]
            }
            if( power > 17 )
 800627a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800627e:	2b11      	cmp	r3, #17
 8006280:	dd01      	ble.n	8006286 <SX1276LoRaSetRFPower+0xae>
            {
                power = 17;
 8006282:	2311      	movs	r3, #17
 8006284:	71fb      	strb	r3, [r7, #7]
            }
            SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_MAX_POWER_MASK ) | 0x70;
 8006286:	4b2b      	ldr	r3, [pc, #172]	@ (8006334 <SX1276LoRaSetRFPower+0x15c>)
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	7a5a      	ldrb	r2, [r3, #9]
 800628c:	4b29      	ldr	r3, [pc, #164]	@ (8006334 <SX1276LoRaSetRFPower+0x15c>)
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	f042 0270 	orr.w	r2, r2, #112	@ 0x70
 8006294:	b2d2      	uxtb	r2, r2
 8006296:	725a      	strb	r2, [r3, #9]
            SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power - 2 ) & 0x0F );
 8006298:	4b26      	ldr	r3, [pc, #152]	@ (8006334 <SX1276LoRaSetRFPower+0x15c>)
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	7a5b      	ldrb	r3, [r3, #9]
 800629e:	b25b      	sxtb	r3, r3
 80062a0:	f023 030f 	bic.w	r3, r3, #15
 80062a4:	b25a      	sxtb	r2, r3
 80062a6:	79fb      	ldrb	r3, [r7, #7]
 80062a8:	3b02      	subs	r3, #2
 80062aa:	b2db      	uxtb	r3, r3
 80062ac:	b25b      	sxtb	r3, r3
 80062ae:	f003 030f 	and.w	r3, r3, #15
 80062b2:	b25b      	sxtb	r3, r3
 80062b4:	4313      	orrs	r3, r2
 80062b6:	b25a      	sxtb	r2, r3
 80062b8:	4b1e      	ldr	r3, [pc, #120]	@ (8006334 <SX1276LoRaSetRFPower+0x15c>)
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	b2d2      	uxtb	r2, r2
 80062be:	725a      	strb	r2, [r3, #9]
 80062c0:	e029      	b.n	8006316 <SX1276LoRaSetRFPower+0x13e>
        }
    }
    else
    {
        if( power < -1 )
 80062c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80062c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062ca:	da01      	bge.n	80062d0 <SX1276LoRaSetRFPower+0xf8>
        {
            power = -1;
 80062cc:	23ff      	movs	r3, #255	@ 0xff
 80062ce:	71fb      	strb	r3, [r7, #7]
        }
        if( power > 14 )
 80062d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80062d4:	2b0e      	cmp	r3, #14
 80062d6:	dd01      	ble.n	80062dc <SX1276LoRaSetRFPower+0x104>
        {
            power = 14;
 80062d8:	230e      	movs	r3, #14
 80062da:	71fb      	strb	r3, [r7, #7]
        }
        SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_MAX_POWER_MASK ) | 0x70;
 80062dc:	4b15      	ldr	r3, [pc, #84]	@ (8006334 <SX1276LoRaSetRFPower+0x15c>)
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	7a5a      	ldrb	r2, [r3, #9]
 80062e2:	4b14      	ldr	r3, [pc, #80]	@ (8006334 <SX1276LoRaSetRFPower+0x15c>)
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	f042 0270 	orr.w	r2, r2, #112	@ 0x70
 80062ea:	b2d2      	uxtb	r2, r2
 80062ec:	725a      	strb	r2, [r3, #9]
        SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power + 1 ) & 0x0F );
 80062ee:	4b11      	ldr	r3, [pc, #68]	@ (8006334 <SX1276LoRaSetRFPower+0x15c>)
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	7a5b      	ldrb	r3, [r3, #9]
 80062f4:	b25b      	sxtb	r3, r3
 80062f6:	f023 030f 	bic.w	r3, r3, #15
 80062fa:	b25a      	sxtb	r2, r3
 80062fc:	79fb      	ldrb	r3, [r7, #7]
 80062fe:	3301      	adds	r3, #1
 8006300:	b2db      	uxtb	r3, r3
 8006302:	b25b      	sxtb	r3, r3
 8006304:	f003 030f 	and.w	r3, r3, #15
 8006308:	b25b      	sxtb	r3, r3
 800630a:	4313      	orrs	r3, r2
 800630c:	b25a      	sxtb	r2, r3
 800630e:	4b09      	ldr	r3, [pc, #36]	@ (8006334 <SX1276LoRaSetRFPower+0x15c>)
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	b2d2      	uxtb	r2, r2
 8006314:	725a      	strb	r2, [r3, #9]
    }
    SX1276Write( REG_LR_PACONFIG, SX1276LR->RegPaConfig );
 8006316:	4b07      	ldr	r3, [pc, #28]	@ (8006334 <SX1276LoRaSetRFPower+0x15c>)
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	7a5b      	ldrb	r3, [r3, #9]
 800631c:	4619      	mov	r1, r3
 800631e:	2009      	movs	r0, #9
 8006320:	f7ff fca4 	bl	8005c6c <SX1276Write>
    LoRaSettings.Power = power;
 8006324:	4a04      	ldr	r2, [pc, #16]	@ (8006338 <SX1276LoRaSetRFPower+0x160>)
 8006326:	79fb      	ldrb	r3, [r7, #7]
 8006328:	7113      	strb	r3, [r2, #4]
}
 800632a:	bf00      	nop
 800632c:	3708      	adds	r7, #8
 800632e:	46bd      	mov	sp, r7
 8006330:	bd80      	pop	{r7, pc}
 8006332:	bf00      	nop
 8006334:	20001750 	.word	0x20001750
 8006338:	20000010 	.word	0x20000010

0800633c <SX1276LoRaInit>:
 * PacketTimeout Stores the Rx window time value for packet reception
 */
//static uint32_t PacketTimeout;

void SX1276LoRaInit( void )
{
 800633c:	b580      	push	{r7, lr}
 800633e:	af00      	add	r7, sp, #0
    RFLRState = RFLR_STATE_IDLE;
 8006340:	4b32      	ldr	r3, [pc, #200]	@ (800640c <SX1276LoRaInit+0xd0>)
 8006342:	2200      	movs	r2, #0
 8006344:	701a      	strb	r2, [r3, #0]
//    SX1276LR->RegOpMode = RFLR_OPMODE_SLEEP;


    SX1276LoRaSetDefaults( );
 8006346:	f000 f86b 	bl	8006420 <SX1276LoRaSetDefaults>

    SX1276ReadBuffer( REG_LR_OPMODE, SX1276Regs + 1, 0x70 - 1 );
 800634a:	4b31      	ldr	r3, [pc, #196]	@ (8006410 <SX1276LoRaInit+0xd4>)
 800634c:	226f      	movs	r2, #111	@ 0x6f
 800634e:	4619      	mov	r1, r3
 8006350:	2001      	movs	r0, #1
 8006352:	f7ff fcc7 	bl	8005ce4 <SX1276ReadBuffer>

    SX1276LR->RegLna = RFLR_LNA_GAIN_G1;
 8006356:	4b2f      	ldr	r3, [pc, #188]	@ (8006414 <SX1276LoRaInit+0xd8>)
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	2220      	movs	r2, #32
 800635c:	731a      	strb	r2, [r3, #12]
//    RegLna=0b100000 = Maximum amplifier gain
    SX1276WriteBuffer( REG_LR_OPMODE, SX1276Regs + 1, 0x70 - 1 );
 800635e:	4b2c      	ldr	r3, [pc, #176]	@ (8006410 <SX1276LoRaInit+0xd4>)
 8006360:	226f      	movs	r2, #111	@ 0x6f
 8006362:	4619      	mov	r1, r3
 8006364:	2001      	movs	r0, #1
 8006366:	f7ff fc93 	bl	8005c90 <SX1276WriteBuffer>

    // set the RF settings
    SX1276LoRaSetRFFrequency( LoRaSettings.RFFrequency );
 800636a:	4b2b      	ldr	r3, [pc, #172]	@ (8006418 <SX1276LoRaInit+0xdc>)
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	4618      	mov	r0, r3
 8006370:	f7ff fcf2 	bl	8005d58 <SX1276LoRaSetRFFrequency>

    // SF6 only operates in implicit header mode.
    SX1276LoRaSetSpreadingFactor( LoRaSettings.SpreadingFactor );
 8006374:	4b28      	ldr	r3, [pc, #160]	@ (8006418 <SX1276LoRaInit+0xdc>)
 8006376:	799b      	ldrb	r3, [r3, #6]
 8006378:	4618      	mov	r0, r3
 800637a:	f7ff fd29 	bl	8005dd0 <SX1276LoRaSetSpreadingFactor>
    SX1276LoRaSetErrorCoding( LoRaSettings.ErrorCoding );
 800637e:	4b26      	ldr	r3, [pc, #152]	@ (8006418 <SX1276LoRaInit+0xdc>)
 8006380:	79db      	ldrb	r3, [r3, #7]
 8006382:	4618      	mov	r0, r3
 8006384:	f7ff fd94 	bl	8005eb0 <SX1276LoRaSetErrorCoding>
    SX1276LoRaSetPacketCrcOn( LoRaSettings.CrcOn );
 8006388:	4b23      	ldr	r3, [pc, #140]	@ (8006418 <SX1276LoRaInit+0xdc>)
 800638a:	7a1b      	ldrb	r3, [r3, #8]
 800638c:	4618      	mov	r0, r3
 800638e:	f7ff fdbd 	bl	8005f0c <SX1276LoRaSetPacketCrcOn>
    SX1276LoRaSetSignalBandwidth( LoRaSettings.SignalBw );
 8006392:	4b21      	ldr	r3, [pc, #132]	@ (8006418 <SX1276LoRaInit+0xdc>)
 8006394:	795b      	ldrb	r3, [r3, #5]
 8006396:	4618      	mov	r0, r3
 8006398:	f7ff fde6 	bl	8005f68 <SX1276LoRaSetSignalBandwidth>

    SX1276LoRaSetImplicitHeaderOn( LoRaSettings.ImplicitHeaderOn );
 800639c:	4b1e      	ldr	r3, [pc, #120]	@ (8006418 <SX1276LoRaInit+0xdc>)
 800639e:	7a5b      	ldrb	r3, [r3, #9]
 80063a0:	4618      	mov	r0, r3
 80063a2:	f7ff fe0f 	bl	8005fc4 <SX1276LoRaSetImplicitHeaderOn>
    SX1276LoRaSetSymbTimeout( 0x3FF );
 80063a6:	f240 30ff 	movw	r0, #1023	@ 0x3ff
 80063aa:	f7ff fe39 	bl	8006020 <SX1276LoRaSetSymbTimeout>
    SX1276LoRaSetPayloadLength( LoRaSettings.PayloadLength );
 80063ae:	4b1a      	ldr	r3, [pc, #104]	@ (8006418 <SX1276LoRaInit+0xdc>)
 80063b0:	7e1b      	ldrb	r3, [r3, #24]
 80063b2:	4618      	mov	r0, r3
 80063b4:	f7ff fe68 	bl	8006088 <SX1276LoRaSetPayloadLength>
    SX1276LoRaSetLowDatarateOptimize( true );
 80063b8:	2001      	movs	r0, #1
 80063ba:	f7ff fe83 	bl	80060c4 <SX1276LoRaSetLowDatarateOptimize>

    if( LoRaSettings.RFFrequency > 860000000 )
 80063be:	4b16      	ldr	r3, [pc, #88]	@ (8006418 <SX1276LoRaInit+0xdc>)
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	4a16      	ldr	r2, [pc, #88]	@ (800641c <SX1276LoRaInit+0xe0>)
 80063c4:	4293      	cmp	r3, r2
 80063c6:	d90f      	bls.n	80063e8 <SX1276LoRaInit+0xac>
    {
        SX1276LoRaSetPAOutput( RFLR_PACONFIG_PASELECT_RFO );
 80063c8:	2000      	movs	r0, #0
 80063ca:	f7ff fea7 	bl	800611c <SX1276LoRaSetPAOutput>
        SX1276LoRaSetPa20dBm( false );
 80063ce:	2000      	movs	r0, #0
 80063d0:	f7ff fecc 	bl	800616c <SX1276LoRaSetPa20dBm>
        LoRaSettings.Power = 14;
 80063d4:	4b10      	ldr	r3, [pc, #64]	@ (8006418 <SX1276LoRaInit+0xdc>)
 80063d6:	220e      	movs	r2, #14
 80063d8:	711a      	strb	r2, [r3, #4]
        SX1276LoRaSetRFPower( LoRaSettings.Power );
 80063da:	4b0f      	ldr	r3, [pc, #60]	@ (8006418 <SX1276LoRaInit+0xdc>)
 80063dc:	f993 3004 	ldrsb.w	r3, [r3, #4]
 80063e0:	4618      	mov	r0, r3
 80063e2:	f7ff fef9 	bl	80061d8 <SX1276LoRaSetRFPower>
 80063e6:	e00b      	b.n	8006400 <SX1276LoRaInit+0xc4>

#ifdef MoskitoV02
        SX1276LoRaSetPAOutput(RFLR_PACONFIG_PASELECT_RFO);
#endif
#ifdef Ra_02_AI_Thinker
        SX1276LoRaSetPAOutput( RFLR_PACONFIG_PASELECT_PABOOST );
 80063e8:	2080      	movs	r0, #128	@ 0x80
 80063ea:	f7ff fe97 	bl	800611c <SX1276LoRaSetPAOutput>
#ifdef MoskitoV01
        SX1276LoRaSetPAOutput( RFLR_PACONFIG_PASELECT_PABOOST );
#endif
        //true Power limited to +20dBm
//       SX1276LoRaSetPa20dBm( true );
        SX1276LoRaSetPa20dBm( false );
 80063ee:	2000      	movs	r0, #0
 80063f0:	f7ff febc 	bl	800616c <SX1276LoRaSetPa20dBm>
//        LoRaSettings.Power = 5;
//        LoRaSettings.Power = 17;
        SX1276LoRaSetRFPower( LoRaSettings.Power );
 80063f4:	4b08      	ldr	r3, [pc, #32]	@ (8006418 <SX1276LoRaInit+0xdc>)
 80063f6:	f993 3004 	ldrsb.w	r3, [r3, #4]
 80063fa:	4618      	mov	r0, r3
 80063fc:	f7ff feec 	bl	80061d8 <SX1276LoRaSetRFPower>
    }
    SX1276LoRaSetOpMode( RFLR_OPMODE_STANDBY );
 8006400:	2001      	movs	r0, #1
 8006402:	f000 f8ab 	bl	800655c <SX1276LoRaSetOpMode>
}
 8006406:	bf00      	nop
 8006408:	bd80      	pop	{r7, pc}
 800640a:	bf00      	nop
 800640c:	20001754 	.word	0x20001754
 8006410:	20001759 	.word	0x20001759
 8006414:	20001750 	.word	0x20001750
 8006418:	20000010 	.word	0x20000010
 800641c:	33428f00 	.word	0x33428f00

08006420 <SX1276LoRaSetDefaults>:

void SX1276LoRaSetDefaults( void )
{
 8006420:	b580      	push	{r7, lr}
 8006422:	af00      	add	r7, sp, #0
    // REMARK: See SX1276 datasheet for modified default values.
	SX1276Read( REG_LR_VERSION, &SX1276LR->RegVersion ); //old version
 8006424:	4b04      	ldr	r3, [pc, #16]	@ (8006438 <SX1276LoRaSetDefaults+0x18>)
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	333f      	adds	r3, #63	@ 0x3f
 800642a:	4619      	mov	r1, r3
 800642c:	2042      	movs	r0, #66	@ 0x42
 800642e:	f7ff fc83 	bl	8005d38 <SX1276Read>
//    SX1276Read( REG_LR_VERSION, SX1276LR->RegVersion );
}
 8006432:	bf00      	nop
 8006434:	bd80      	pop	{r7, pc}
 8006436:	bf00      	nop
 8006438:	20001750 	.word	0x20001750

0800643c <SX1276Init>:

static bool LoRaOn = false;
static bool LoRaOnState = false;

void SX1276Init( void )
{
 800643c:	b580      	push	{r7, lr}
 800643e:	af00      	add	r7, sp, #0
    // Initialize FSK and LoRa registers structure

    SX1276LR = ( tSX1276LR* )SX1276Regs;
 8006440:	4b08      	ldr	r3, [pc, #32]	@ (8006464 <SX1276Init+0x28>)
 8006442:	4a09      	ldr	r2, [pc, #36]	@ (8006468 <SX1276Init+0x2c>)
 8006444:	601a      	str	r2, [r3, #0]

    SX1276Reset( );
 8006446:	f000 f813 	bl	8006470 <SX1276Reset>

    LoRaOn = true;
 800644a:	4b08      	ldr	r3, [pc, #32]	@ (800646c <SX1276Init+0x30>)
 800644c:	2201      	movs	r2, #1
 800644e:	701a      	strb	r2, [r3, #0]
    SX1276SetLoRaOn( LoRaOn );
 8006450:	4b06      	ldr	r3, [pc, #24]	@ (800646c <SX1276Init+0x30>)
 8006452:	781b      	ldrb	r3, [r3, #0]
 8006454:	4618      	mov	r0, r3
 8006456:	f000 f81b 	bl	8006490 <SX1276SetLoRaOn>
    // Initialize LoRa modem
    SX1276LoRaInit( );
 800645a:	f7ff ff6f 	bl	800633c <SX1276LoRaInit>
//    HAL_Delay(200);
}
 800645e:	bf00      	nop
 8006460:	bd80      	pop	{r7, pc}
 8006462:	bf00      	nop
 8006464:	20001750 	.word	0x20001750
 8006468:	20001758 	.word	0x20001758
 800646c:	200017c8 	.word	0x200017c8

08006470 <SX1276Reset>:

void SX1276Reset( void )
{
 8006470:	b580      	push	{r7, lr}
 8006472:	af00      	add	r7, sp, #0
    SX1276SetReset( RADIO_RESET_ON );
 8006474:	2001      	movs	r0, #1
 8006476:	f7ff fbdf 	bl	8005c38 <SX1276SetReset>

    HAL_Delay(100);
 800647a:	2064      	movs	r0, #100	@ 0x64
 800647c:	f7fa ffba 	bl	80013f4 <HAL_Delay>

    SX1276SetReset( RADIO_RESET_OFF );
 8006480:	2000      	movs	r0, #0
 8006482:	f7ff fbd9 	bl	8005c38 <SX1276SetReset>

    HAL_Delay(100);
 8006486:	2064      	movs	r0, #100	@ 0x64
 8006488:	f7fa ffb4 	bl	80013f4 <HAL_Delay>
}
 800648c:	bf00      	nop
 800648e:	bd80      	pop	{r7, pc}

08006490 <SX1276SetLoRaOn>:

void SX1276SetLoRaOn( bool enable )
{
 8006490:	b580      	push	{r7, lr}
 8006492:	b082      	sub	sp, #8
 8006494:	af00      	add	r7, sp, #0
 8006496:	4603      	mov	r3, r0
 8006498:	71fb      	strb	r3, [r7, #7]
//    if( LoRaOnState == enable )
//    {
//        return;
//    }
    LoRaOnState = enable;
 800649a:	4a2c      	ldr	r2, [pc, #176]	@ (800654c <SX1276SetLoRaOn+0xbc>)
 800649c:	79fb      	ldrb	r3, [r7, #7]
 800649e:	7013      	strb	r3, [r2, #0]
    LoRaOn = enable;
 80064a0:	4a2b      	ldr	r2, [pc, #172]	@ (8006550 <SX1276SetLoRaOn+0xc0>)
 80064a2:	79fb      	ldrb	r3, [r7, #7]
 80064a4:	7013      	strb	r3, [r2, #0]

    if( LoRaOn == true )
 80064a6:	4b2a      	ldr	r3, [pc, #168]	@ (8006550 <SX1276SetLoRaOn+0xc0>)
 80064a8:	781b      	ldrb	r3, [r3, #0]
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d02e      	beq.n	800650c <SX1276SetLoRaOn+0x7c>
    {
        SX1276LoRaSetOpMode( RFLR_OPMODE_SLEEP );
 80064ae:	2000      	movs	r0, #0
 80064b0:	f000 f854 	bl	800655c <SX1276LoRaSetOpMode>

        SX1276LR->RegOpMode = ( SX1276LR->RegOpMode & RFLR_OPMODE_LONGRANGEMODE_MASK ) | RFLR_OPMODE_LONGRANGEMODE_ON;
 80064b4:	4b27      	ldr	r3, [pc, #156]	@ (8006554 <SX1276SetLoRaOn+0xc4>)
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	785a      	ldrb	r2, [r3, #1]
 80064ba:	4b26      	ldr	r3, [pc, #152]	@ (8006554 <SX1276SetLoRaOn+0xc4>)
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80064c2:	b2d2      	uxtb	r2, r2
 80064c4:	705a      	strb	r2, [r3, #1]
        //RegOpMode = 0b10000000  (LoRa mode and sleep)
        SX1276Write( REG_LR_OPMODE, SX1276LR->RegOpMode );
 80064c6:	4b23      	ldr	r3, [pc, #140]	@ (8006554 <SX1276SetLoRaOn+0xc4>)
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	785b      	ldrb	r3, [r3, #1]
 80064cc:	4619      	mov	r1, r3
 80064ce:	2001      	movs	r0, #1
 80064d0:	f7ff fbcc 	bl	8005c6c <SX1276Write>
        //RegOpmode =0b10000001 (LoRa mode and waiting)
        SX1276LoRaSetOpMode( RFLR_OPMODE_STANDBY );
 80064d4:	2001      	movs	r0, #1
 80064d6:	f000 f841 	bl	800655c <SX1276LoRaSetOpMode>
                                        // RxDone               RxTimeout                   FhssChangeChannel           CadDone
        SX1276LR->RegDioMapping1 = RFLR_DIOMAPPING1_DIO0_00 | RFLR_DIOMAPPING1_DIO1_00 | RFLR_DIOMAPPING1_DIO2_00 | RFLR_DIOMAPPING1_DIO3_00;
 80064da:	4b1e      	ldr	r3, [pc, #120]	@ (8006554 <SX1276SetLoRaOn+0xc4>)
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	2200      	movs	r2, #0
 80064e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
                                        // CadDetected          ModeReady
        SX1276LR->RegDioMapping2 = RFLR_DIOMAPPING2_DIO4_00 | RFLR_DIOMAPPING2_DIO5_00;
 80064e4:	4b1b      	ldr	r3, [pc, #108]	@ (8006554 <SX1276SetLoRaOn+0xc4>)
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	2200      	movs	r2, #0
 80064ea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
//        RegDioMapping1 и 2 = 0b0
        SX1276WriteBuffer( REG_LR_DIOMAPPING1, &SX1276LR->RegDioMapping1, 2 );
 80064ee:	4b19      	ldr	r3, [pc, #100]	@ (8006554 <SX1276SetLoRaOn+0xc4>)
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	333d      	adds	r3, #61	@ 0x3d
 80064f4:	2202      	movs	r2, #2
 80064f6:	4619      	mov	r1, r3
 80064f8:	2040      	movs	r0, #64	@ 0x40
 80064fa:	f7ff fbc9 	bl	8005c90 <SX1276WriteBuffer>
// 		here everything is read from memory LoRa but at the same time garbage is written there.
        SX1276ReadBuffer( REG_LR_OPMODE, SX1276Regs + 1, 0x70 - 1 );
 80064fe:	4b16      	ldr	r3, [pc, #88]	@ (8006558 <SX1276SetLoRaOn+0xc8>)
 8006500:	226f      	movs	r2, #111	@ 0x6f
 8006502:	4619      	mov	r1, r3
 8006504:	2001      	movs	r0, #1
 8006506:	f7ff fbed 	bl	8005ce4 <SX1276ReadBuffer>

        SX1276LoRaSetOpMode( RFLR_OPMODE_STANDBY );

        SX1276ReadBuffer( REG_OPMODE, SX1276Regs + 1, 0x70 - 1 );
    }
}
 800650a:	e01b      	b.n	8006544 <SX1276SetLoRaOn+0xb4>
        SX1276LoRaSetOpMode( RFLR_OPMODE_SLEEP );
 800650c:	2000      	movs	r0, #0
 800650e:	f000 f825 	bl	800655c <SX1276LoRaSetOpMode>
        SX1276LR->RegOpMode = ( SX1276LR->RegOpMode & RFLR_OPMODE_LONGRANGEMODE_MASK ) | RFLR_OPMODE_LONGRANGEMODE_OFF;
 8006512:	4b10      	ldr	r3, [pc, #64]	@ (8006554 <SX1276SetLoRaOn+0xc4>)
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	785a      	ldrb	r2, [r3, #1]
 8006518:	4b0e      	ldr	r3, [pc, #56]	@ (8006554 <SX1276SetLoRaOn+0xc4>)
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006520:	b2d2      	uxtb	r2, r2
 8006522:	705a      	strb	r2, [r3, #1]
        SX1276Write( REG_LR_OPMODE, SX1276LR->RegOpMode );
 8006524:	4b0b      	ldr	r3, [pc, #44]	@ (8006554 <SX1276SetLoRaOn+0xc4>)
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	785b      	ldrb	r3, [r3, #1]
 800652a:	4619      	mov	r1, r3
 800652c:	2001      	movs	r0, #1
 800652e:	f7ff fb9d 	bl	8005c6c <SX1276Write>
        SX1276LoRaSetOpMode( RFLR_OPMODE_STANDBY );
 8006532:	2001      	movs	r0, #1
 8006534:	f000 f812 	bl	800655c <SX1276LoRaSetOpMode>
        SX1276ReadBuffer( REG_OPMODE, SX1276Regs + 1, 0x70 - 1 );
 8006538:	4b07      	ldr	r3, [pc, #28]	@ (8006558 <SX1276SetLoRaOn+0xc8>)
 800653a:	226f      	movs	r2, #111	@ 0x6f
 800653c:	4619      	mov	r1, r3
 800653e:	2001      	movs	r0, #1
 8006540:	f7ff fbd0 	bl	8005ce4 <SX1276ReadBuffer>
}
 8006544:	bf00      	nop
 8006546:	3708      	adds	r7, #8
 8006548:	46bd      	mov	sp, r7
 800654a:	bd80      	pop	{r7, pc}
 800654c:	200017c9 	.word	0x200017c9
 8006550:	200017c8 	.word	0x200017c8
 8006554:	20001750 	.word	0x20001750
 8006558:	20001759 	.word	0x20001759

0800655c <SX1276LoRaSetOpMode>:

void SX1276LoRaSetOpMode( uint8_t opMode )
{
 800655c:	b580      	push	{r7, lr}
 800655e:	b084      	sub	sp, #16
 8006560:	af00      	add	r7, sp, #0
 8006562:	4603      	mov	r3, r0
 8006564:	71fb      	strb	r3, [r7, #7]
    static uint8_t opModePrev = RFLR_OPMODE_STANDBY;
    static bool antennaSwitchTxOnPrev = true;
    bool antennaSwitchTxOn = false;
 8006566:	2300      	movs	r3, #0
 8006568:	73fb      	strb	r3, [r7, #15]

    opModePrev = SX1276LR->RegOpMode & ~RFLR_OPMODE_MASK;
 800656a:	4b1b      	ldr	r3, [pc, #108]	@ (80065d8 <SX1276LoRaSetOpMode+0x7c>)
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	785b      	ldrb	r3, [r3, #1]
 8006570:	f003 0307 	and.w	r3, r3, #7
 8006574:	b2da      	uxtb	r2, r3
 8006576:	4b19      	ldr	r3, [pc, #100]	@ (80065dc <SX1276LoRaSetOpMode+0x80>)
 8006578:	701a      	strb	r2, [r3, #0]

    if( opMode != opModePrev )
 800657a:	4b18      	ldr	r3, [pc, #96]	@ (80065dc <SX1276LoRaSetOpMode+0x80>)
 800657c:	781b      	ldrb	r3, [r3, #0]
 800657e:	79fa      	ldrb	r2, [r7, #7]
 8006580:	429a      	cmp	r2, r3
 8006582:	d00f      	beq.n	80065a4 <SX1276LoRaSetOpMode+0x48>
    {
        if( opMode == RFLR_OPMODE_TRANSMITTER )
 8006584:	79fb      	ldrb	r3, [r7, #7]
 8006586:	2b03      	cmp	r3, #3
 8006588:	d102      	bne.n	8006590 <SX1276LoRaSetOpMode+0x34>
        {
            antennaSwitchTxOn = true;
 800658a:	2301      	movs	r3, #1
 800658c:	73fb      	strb	r3, [r7, #15]
 800658e:	e001      	b.n	8006594 <SX1276LoRaSetOpMode+0x38>
        }
        else
        {
            antennaSwitchTxOn = false;
 8006590:	2300      	movs	r3, #0
 8006592:	73fb      	strb	r3, [r7, #15]
        }
        if( antennaSwitchTxOn != antennaSwitchTxOnPrev )
 8006594:	4b12      	ldr	r3, [pc, #72]	@ (80065e0 <SX1276LoRaSetOpMode+0x84>)
 8006596:	781b      	ldrb	r3, [r3, #0]
 8006598:	7bfa      	ldrb	r2, [r7, #15]
 800659a:	429a      	cmp	r2, r3
 800659c:	d002      	beq.n	80065a4 <SX1276LoRaSetOpMode+0x48>
        {
            antennaSwitchTxOnPrev = antennaSwitchTxOn;
 800659e:	4a10      	ldr	r2, [pc, #64]	@ (80065e0 <SX1276LoRaSetOpMode+0x84>)
 80065a0:	7bfb      	ldrb	r3, [r7, #15]
 80065a2:	7013      	strb	r3, [r2, #0]
            RXTX( antennaSwitchTxOn ); // Antenna switch control
			#endif

        }
    }
    SX1276LR->RegOpMode = ( SX1276LR->RegOpMode & RFLR_OPMODE_MASK ) | opMode;
 80065a4:	4b0c      	ldr	r3, [pc, #48]	@ (80065d8 <SX1276LoRaSetOpMode+0x7c>)
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	785b      	ldrb	r3, [r3, #1]
 80065aa:	b25b      	sxtb	r3, r3
 80065ac:	f023 0307 	bic.w	r3, r3, #7
 80065b0:	b25a      	sxtb	r2, r3
 80065b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80065b6:	4313      	orrs	r3, r2
 80065b8:	b25a      	sxtb	r2, r3
 80065ba:	4b07      	ldr	r3, [pc, #28]	@ (80065d8 <SX1276LoRaSetOpMode+0x7c>)
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	b2d2      	uxtb	r2, r2
 80065c0:	705a      	strb	r2, [r3, #1]

    SX1276Write( REG_LR_OPMODE, SX1276LR->RegOpMode );
 80065c2:	4b05      	ldr	r3, [pc, #20]	@ (80065d8 <SX1276LoRaSetOpMode+0x7c>)
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	785b      	ldrb	r3, [r3, #1]
 80065c8:	4619      	mov	r1, r3
 80065ca:	2001      	movs	r0, #1
 80065cc:	f7ff fb4e 	bl	8005c6c <SX1276Write>
}
 80065d0:	bf00      	nop
 80065d2:	3710      	adds	r7, #16
 80065d4:	46bd      	mov	sp, r7
 80065d6:	bd80      	pop	{r7, pc}
 80065d8:	20001750 	.word	0x20001750
 80065dc:	2000002c 	.word	0x2000002c
 80065e0:	2000002d 	.word	0x2000002d

080065e4 <memset>:
 80065e4:	4603      	mov	r3, r0
 80065e6:	4402      	add	r2, r0
 80065e8:	4293      	cmp	r3, r2
 80065ea:	d100      	bne.n	80065ee <memset+0xa>
 80065ec:	4770      	bx	lr
 80065ee:	f803 1b01 	strb.w	r1, [r3], #1
 80065f2:	e7f9      	b.n	80065e8 <memset+0x4>

080065f4 <_reclaim_reent>:
 80065f4:	4b29      	ldr	r3, [pc, #164]	@ (800669c <_reclaim_reent+0xa8>)
 80065f6:	b570      	push	{r4, r5, r6, lr}
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	4604      	mov	r4, r0
 80065fc:	4283      	cmp	r3, r0
 80065fe:	d04b      	beq.n	8006698 <_reclaim_reent+0xa4>
 8006600:	69c3      	ldr	r3, [r0, #28]
 8006602:	b1ab      	cbz	r3, 8006630 <_reclaim_reent+0x3c>
 8006604:	68db      	ldr	r3, [r3, #12]
 8006606:	b16b      	cbz	r3, 8006624 <_reclaim_reent+0x30>
 8006608:	2500      	movs	r5, #0
 800660a:	69e3      	ldr	r3, [r4, #28]
 800660c:	68db      	ldr	r3, [r3, #12]
 800660e:	5959      	ldr	r1, [r3, r5]
 8006610:	2900      	cmp	r1, #0
 8006612:	d13b      	bne.n	800668c <_reclaim_reent+0x98>
 8006614:	3504      	adds	r5, #4
 8006616:	2d80      	cmp	r5, #128	@ 0x80
 8006618:	d1f7      	bne.n	800660a <_reclaim_reent+0x16>
 800661a:	69e3      	ldr	r3, [r4, #28]
 800661c:	4620      	mov	r0, r4
 800661e:	68d9      	ldr	r1, [r3, #12]
 8006620:	f000 f872 	bl	8006708 <_free_r>
 8006624:	69e3      	ldr	r3, [r4, #28]
 8006626:	6819      	ldr	r1, [r3, #0]
 8006628:	b111      	cbz	r1, 8006630 <_reclaim_reent+0x3c>
 800662a:	4620      	mov	r0, r4
 800662c:	f000 f86c 	bl	8006708 <_free_r>
 8006630:	6961      	ldr	r1, [r4, #20]
 8006632:	b111      	cbz	r1, 800663a <_reclaim_reent+0x46>
 8006634:	4620      	mov	r0, r4
 8006636:	f000 f867 	bl	8006708 <_free_r>
 800663a:	69e1      	ldr	r1, [r4, #28]
 800663c:	b111      	cbz	r1, 8006644 <_reclaim_reent+0x50>
 800663e:	4620      	mov	r0, r4
 8006640:	f000 f862 	bl	8006708 <_free_r>
 8006644:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8006646:	b111      	cbz	r1, 800664e <_reclaim_reent+0x5a>
 8006648:	4620      	mov	r0, r4
 800664a:	f000 f85d 	bl	8006708 <_free_r>
 800664e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006650:	b111      	cbz	r1, 8006658 <_reclaim_reent+0x64>
 8006652:	4620      	mov	r0, r4
 8006654:	f000 f858 	bl	8006708 <_free_r>
 8006658:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800665a:	b111      	cbz	r1, 8006662 <_reclaim_reent+0x6e>
 800665c:	4620      	mov	r0, r4
 800665e:	f000 f853 	bl	8006708 <_free_r>
 8006662:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8006664:	b111      	cbz	r1, 800666c <_reclaim_reent+0x78>
 8006666:	4620      	mov	r0, r4
 8006668:	f000 f84e 	bl	8006708 <_free_r>
 800666c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800666e:	b111      	cbz	r1, 8006676 <_reclaim_reent+0x82>
 8006670:	4620      	mov	r0, r4
 8006672:	f000 f849 	bl	8006708 <_free_r>
 8006676:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8006678:	b111      	cbz	r1, 8006680 <_reclaim_reent+0x8c>
 800667a:	4620      	mov	r0, r4
 800667c:	f000 f844 	bl	8006708 <_free_r>
 8006680:	6a23      	ldr	r3, [r4, #32]
 8006682:	b14b      	cbz	r3, 8006698 <_reclaim_reent+0xa4>
 8006684:	4620      	mov	r0, r4
 8006686:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800668a:	4718      	bx	r3
 800668c:	680e      	ldr	r6, [r1, #0]
 800668e:	4620      	mov	r0, r4
 8006690:	f000 f83a 	bl	8006708 <_free_r>
 8006694:	4631      	mov	r1, r6
 8006696:	e7bb      	b.n	8006610 <_reclaim_reent+0x1c>
 8006698:	bd70      	pop	{r4, r5, r6, pc}
 800669a:	bf00      	nop
 800669c:	20000030 	.word	0x20000030

080066a0 <__libc_init_array>:
 80066a0:	b570      	push	{r4, r5, r6, lr}
 80066a2:	2600      	movs	r6, #0
 80066a4:	4d0c      	ldr	r5, [pc, #48]	@ (80066d8 <__libc_init_array+0x38>)
 80066a6:	4c0d      	ldr	r4, [pc, #52]	@ (80066dc <__libc_init_array+0x3c>)
 80066a8:	1b64      	subs	r4, r4, r5
 80066aa:	10a4      	asrs	r4, r4, #2
 80066ac:	42a6      	cmp	r6, r4
 80066ae:	d109      	bne.n	80066c4 <__libc_init_array+0x24>
 80066b0:	f000 f87e 	bl	80067b0 <_init>
 80066b4:	2600      	movs	r6, #0
 80066b6:	4d0a      	ldr	r5, [pc, #40]	@ (80066e0 <__libc_init_array+0x40>)
 80066b8:	4c0a      	ldr	r4, [pc, #40]	@ (80066e4 <__libc_init_array+0x44>)
 80066ba:	1b64      	subs	r4, r4, r5
 80066bc:	10a4      	asrs	r4, r4, #2
 80066be:	42a6      	cmp	r6, r4
 80066c0:	d105      	bne.n	80066ce <__libc_init_array+0x2e>
 80066c2:	bd70      	pop	{r4, r5, r6, pc}
 80066c4:	f855 3b04 	ldr.w	r3, [r5], #4
 80066c8:	4798      	blx	r3
 80066ca:	3601      	adds	r6, #1
 80066cc:	e7ee      	b.n	80066ac <__libc_init_array+0xc>
 80066ce:	f855 3b04 	ldr.w	r3, [r5], #4
 80066d2:	4798      	blx	r3
 80066d4:	3601      	adds	r6, #1
 80066d6:	e7f2      	b.n	80066be <__libc_init_array+0x1e>
 80066d8:	08006820 	.word	0x08006820
 80066dc:	08006820 	.word	0x08006820
 80066e0:	08006820 	.word	0x08006820
 80066e4:	08006824 	.word	0x08006824

080066e8 <__retarget_lock_acquire_recursive>:
 80066e8:	4770      	bx	lr

080066ea <__retarget_lock_release_recursive>:
 80066ea:	4770      	bx	lr

080066ec <memcpy>:
 80066ec:	440a      	add	r2, r1
 80066ee:	4291      	cmp	r1, r2
 80066f0:	f100 33ff 	add.w	r3, r0, #4294967295
 80066f4:	d100      	bne.n	80066f8 <memcpy+0xc>
 80066f6:	4770      	bx	lr
 80066f8:	b510      	push	{r4, lr}
 80066fa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80066fe:	4291      	cmp	r1, r2
 8006700:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006704:	d1f9      	bne.n	80066fa <memcpy+0xe>
 8006706:	bd10      	pop	{r4, pc}

08006708 <_free_r>:
 8006708:	b538      	push	{r3, r4, r5, lr}
 800670a:	4605      	mov	r5, r0
 800670c:	2900      	cmp	r1, #0
 800670e:	d040      	beq.n	8006792 <_free_r+0x8a>
 8006710:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006714:	1f0c      	subs	r4, r1, #4
 8006716:	2b00      	cmp	r3, #0
 8006718:	bfb8      	it	lt
 800671a:	18e4      	addlt	r4, r4, r3
 800671c:	f000 f83c 	bl	8006798 <__malloc_lock>
 8006720:	4a1c      	ldr	r2, [pc, #112]	@ (8006794 <_free_r+0x8c>)
 8006722:	6813      	ldr	r3, [r2, #0]
 8006724:	b933      	cbnz	r3, 8006734 <_free_r+0x2c>
 8006726:	6063      	str	r3, [r4, #4]
 8006728:	6014      	str	r4, [r2, #0]
 800672a:	4628      	mov	r0, r5
 800672c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006730:	f000 b838 	b.w	80067a4 <__malloc_unlock>
 8006734:	42a3      	cmp	r3, r4
 8006736:	d908      	bls.n	800674a <_free_r+0x42>
 8006738:	6820      	ldr	r0, [r4, #0]
 800673a:	1821      	adds	r1, r4, r0
 800673c:	428b      	cmp	r3, r1
 800673e:	bf01      	itttt	eq
 8006740:	6819      	ldreq	r1, [r3, #0]
 8006742:	685b      	ldreq	r3, [r3, #4]
 8006744:	1809      	addeq	r1, r1, r0
 8006746:	6021      	streq	r1, [r4, #0]
 8006748:	e7ed      	b.n	8006726 <_free_r+0x1e>
 800674a:	461a      	mov	r2, r3
 800674c:	685b      	ldr	r3, [r3, #4]
 800674e:	b10b      	cbz	r3, 8006754 <_free_r+0x4c>
 8006750:	42a3      	cmp	r3, r4
 8006752:	d9fa      	bls.n	800674a <_free_r+0x42>
 8006754:	6811      	ldr	r1, [r2, #0]
 8006756:	1850      	adds	r0, r2, r1
 8006758:	42a0      	cmp	r0, r4
 800675a:	d10b      	bne.n	8006774 <_free_r+0x6c>
 800675c:	6820      	ldr	r0, [r4, #0]
 800675e:	4401      	add	r1, r0
 8006760:	1850      	adds	r0, r2, r1
 8006762:	4283      	cmp	r3, r0
 8006764:	6011      	str	r1, [r2, #0]
 8006766:	d1e0      	bne.n	800672a <_free_r+0x22>
 8006768:	6818      	ldr	r0, [r3, #0]
 800676a:	685b      	ldr	r3, [r3, #4]
 800676c:	4408      	add	r0, r1
 800676e:	6010      	str	r0, [r2, #0]
 8006770:	6053      	str	r3, [r2, #4]
 8006772:	e7da      	b.n	800672a <_free_r+0x22>
 8006774:	d902      	bls.n	800677c <_free_r+0x74>
 8006776:	230c      	movs	r3, #12
 8006778:	602b      	str	r3, [r5, #0]
 800677a:	e7d6      	b.n	800672a <_free_r+0x22>
 800677c:	6820      	ldr	r0, [r4, #0]
 800677e:	1821      	adds	r1, r4, r0
 8006780:	428b      	cmp	r3, r1
 8006782:	bf01      	itttt	eq
 8006784:	6819      	ldreq	r1, [r3, #0]
 8006786:	685b      	ldreq	r3, [r3, #4]
 8006788:	1809      	addeq	r1, r1, r0
 800678a:	6021      	streq	r1, [r4, #0]
 800678c:	6063      	str	r3, [r4, #4]
 800678e:	6054      	str	r4, [r2, #4]
 8006790:	e7cb      	b.n	800672a <_free_r+0x22>
 8006792:	bd38      	pop	{r3, r4, r5, pc}
 8006794:	20001908 	.word	0x20001908

08006798 <__malloc_lock>:
 8006798:	4801      	ldr	r0, [pc, #4]	@ (80067a0 <__malloc_lock+0x8>)
 800679a:	f7ff bfa5 	b.w	80066e8 <__retarget_lock_acquire_recursive>
 800679e:	bf00      	nop
 80067a0:	20001904 	.word	0x20001904

080067a4 <__malloc_unlock>:
 80067a4:	4801      	ldr	r0, [pc, #4]	@ (80067ac <__malloc_unlock+0x8>)
 80067a6:	f7ff bfa0 	b.w	80066ea <__retarget_lock_release_recursive>
 80067aa:	bf00      	nop
 80067ac:	20001904 	.word	0x20001904

080067b0 <_init>:
 80067b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067b2:	bf00      	nop
 80067b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80067b6:	bc08      	pop	{r3}
 80067b8:	469e      	mov	lr, r3
 80067ba:	4770      	bx	lr

080067bc <_fini>:
 80067bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067be:	bf00      	nop
 80067c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80067c2:	bc08      	pop	{r3}
 80067c4:	469e      	mov	lr, r3
 80067c6:	4770      	bx	lr
