# cocotb support

[Cocotb](https://github.com/potentialventures/cocotb) is a *COroutine based COsimulation TestBench environment for verifying VHDL/Verilog RTL* using Python.

`make COCOTB_REDUCED_LOG_FMT=1` for reduced log lines

`make TOPLEVEL=full_adder MODULE=test_full_adder` for changing the test