
*** Running vivado
    with args -log blk_ram_mem.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source blk_ram_mem.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source blk_ram_mem.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 308.922 ; gain = 80.797
INFO: [Synth 8-638] synthesizing module 'blk_ram_mem' [c:/Users/dodec/Desktop/UPM/Cuarto/DSED/DSED-Group12/proyecto_DSED/proyecto_DSED.srcs/sources_1/ip/blk_ram_mem/synth/blk_ram_mem.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'blk_ram_mem' (11#1) [c:/Users/dodec/Desktop/UPM/Cuarto/DSED/DSED-Group12/proyecto_DSED/proyecto_DSED.srcs/sources_1/ip/blk_ram_mem/synth/blk_ram_mem.vhd:71]
Finished RTL Elaboration : Time (s): cpu = 00:02:55 ; elapsed = 00:03:01 . Memory (MB): peak = 529.121 ; gain = 300.996
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:56 ; elapsed = 00:03:02 . Memory (MB): peak = 529.121 ; gain = 300.996
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 701.074 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:03:14 ; elapsed = 00:03:22 . Memory (MB): peak = 701.074 ; gain = 472.949
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:14 ; elapsed = 00:03:22 . Memory (MB): peak = 701.074 ; gain = 472.949
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:14 ; elapsed = 00:03:22 . Memory (MB): peak = 701.074 ; gain = 472.949
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:17 ; elapsed = 00:03:25 . Memory (MB): peak = 701.074 ; gain = 472.949
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:18 ; elapsed = 00:03:26 . Memory (MB): peak = 701.074 ; gain = 472.949
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:36 ; elapsed = 00:03:44 . Memory (MB): peak = 701.074 ; gain = 472.949
Finished Timing Optimization : Time (s): cpu = 00:03:36 ; elapsed = 00:03:44 . Memory (MB): peak = 701.074 ; gain = 472.949
Finished Technology Mapping : Time (s): cpu = 00:03:36 ; elapsed = 00:03:45 . Memory (MB): peak = 701.074 ; gain = 472.949
Finished IO Insertion : Time (s): cpu = 00:03:37 ; elapsed = 00:03:46 . Memory (MB): peak = 701.074 ; gain = 472.949
Finished Renaming Generated Instances : Time (s): cpu = 00:03:37 ; elapsed = 00:03:46 . Memory (MB): peak = 701.074 ; gain = 472.949
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:38 ; elapsed = 00:03:46 . Memory (MB): peak = 701.074 ; gain = 472.949
Finished Renaming Generated Ports : Time (s): cpu = 00:03:38 ; elapsed = 00:03:46 . Memory (MB): peak = 701.074 ; gain = 472.949
Finished Handling Custom Attributes : Time (s): cpu = 00:03:38 ; elapsed = 00:03:46 . Memory (MB): peak = 701.074 ; gain = 472.949
Finished Renaming Generated Nets : Time (s): cpu = 00:03:38 ; elapsed = 00:03:46 . Memory (MB): peak = 701.074 ; gain = 472.949

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |LUT3       |     3|
|2     |LUT4       |    11|
|3     |LUT6       |    16|
|4     |MUXF7      |     8|
|5     |RAMB36E1   |    64|
|6     |RAMB36E1_1 |    64|
|7     |FDRE       |     6|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:03:38 ; elapsed = 00:03:46 . Memory (MB): peak = 701.074 ; gain = 472.949
synth_design: Time (s): cpu = 00:03:42 ; elapsed = 00:03:51 . Memory (MB): peak = 701.074 ; gain = 473.574
