# ğŸ’« Memory Management

## âœ¨ Logical vs. Physical Address

#### ğŸ“Œ Logical address (=virtual address)

- í”„ë¡œì„¸ìŠ¤ë§ˆë‹¤ ë…ë¦½ì ìœ¼ë¡œ ê°€ì§€ëŠ” ì£¼ì†Œ ê³µê°„
- ê° í”„ë¡œì„¸ìŠ¤ë§ˆë‹¤ 0ë²ˆì§€ë¶€í„° ì‹œì‘
- CPUê°€ ë³´ëŠ” ì£¼ì†ŒëŠ” logical addressì„

#### ğŸ“Œ Physical address

- ë©”ëª¨ë¦¬ì— ì‹¤ì œ ì˜¬ë¼ê°€ëŠ” ìœ„ì¹˜



- **ì£¼ì†Œ ë°”ì¸ë”©** : ì£¼ì†Œë¥¼ ê²°ì •í•˜ëŠ” ê²ƒ

â€‹       Symbolic Address â†’ Logical Address â†’ Physical address



## âœ¨ ì£¼ì†Œ ë°”ì¸ë”© (Address Binding)

#### ğŸ“Œ Compile time binding

- ë¬¼ë¦¬ì  ë©”ëª¨ë¦¬ ì£¼ì†Œ(physical address)ê°€ ì»´íŒŒì¼ ì‹œ ì•Œë ¤ì§

- ì‹œì‘ ìœ„ì¹˜ ë³€ê²½ì‹œ ì¬ì»´íŒŒì¼

- ì»´íŒŒì¼ëŸ¬ëŠ” ì ˆëŒ€ ì½”ë“œ (absolute code) ìƒì„±

  

#### ğŸ“Œ Load time binding

- Loaderì˜ ì±…ì„í•˜ì— ë¬¼ë¦¬ì  ë©”ëª¨ë¦¬ ì£¼ì†Œ ë¶€ì—¬

- ì»´íŒŒì¼ëŸ¬ê°€ ì¬ë°°ì¹˜ê°€ëŠ¥ì½”ë“œ(relocatable code)ë¥¼ ìƒì„±í•œ ê²½ìš° ê°€ëŠ¥

  

#### ğŸ“Œ Execution time binding (= Run time binding)

- ìˆ˜í–‰ì´ ì‹œì‘ëœ ì´í›„ì—ë„ í”„ë¡œì„¸ìŠ¤ì˜ ë©”ëª¨ë¦¬ ìƒ ìœ„ì¹˜ë¥¼ ì˜®ê¸¸ ìˆ˜ ìˆìŒ
- CPUê°€ ì£¼ì†Œë¥¼ ì°¸ì¡°í•  ë•Œë§ˆë‹¤ bindingì„ ì ê²€ (address mapping table)
- í•˜ë“œì›¨ì–´ì ì¸ ì§€ì›ì´ í•„ìš”
  (ex. base and limit registers, MMU).

![image-20220904185259481](assets/image-20220904185259481.png)



#### ğŸ“Œ Memeory-Management Unit (MMU)

- **MMU (Memory-Management Unit)**
  - logical address ë¥¼ physical addressë¡œ ë§¤í•‘í•´ ì£¼ëŠ” Hardware device
-  MMU scheme
  - ì‚¬ìš©ì í”„ë¡œì„¸ìŠ¤ê°€ CPUì—ì„œ ìˆ˜í–‰ë˜ë©° ìƒì„±í•´ë‚´ëŠ” ëª¨ë“  ì£¼ì†Œê°’ì— ëŒ€í•´ base register (=relocation register)ì˜ ê°’ì„ ë”í•œë‹¤
- user program
  - logical addresss ë§Œì„ ë‹¤ë£¬ë‹¤
  - ì‹¤ì œ physical addressë¥¼ ë³¼ ìˆ˜ ì—†ìœ¼ë©° ì•Œ í•„ìš”ê°€ ì—†ë‹¤



- Dynamic Relocation

![image-20220904191905626](assets/image-20220904191905626.png)



#### ğŸ“ŒHardware Support for Address Translation

![image-20220904192435101](assets/image-20220904192435101.png)

 - ìš´ì˜ì²´ì œ ë° ì‚¬ìš©ì í”„ë¡œì„¸ìŠ¤ ê°„ì˜ ë©”ëª¨ë¦¬ ë³´í˜¸ë¥¼ ìœ„í•´ ì‚¬ìš©í•˜ëŠ” ë ˆì§€ìŠ¤í„°
   - **Relocation register** : ì ‘ê·¼í•  ìˆ˜ ìˆëŠ” ë¬¼ë¦¬ì  ë©”ëª¨ë¦¬ ì£¼ì†Œì˜ ìµœì†Œê°’ (=base register)
   - **Limit register** : ë…¼ë¦¬ì  ì£¼ì†Œì˜ ë²”ìœ„



## âœ¨Dynamic Loading

- í”„ë¡œì„¸ìŠ¤ ì „ì²´ë¥¼ ë©”ëª¨ë¦¬ì— ë¯¸ë¦¬ ë‹¤ ì˜¬ë¦¬ëŠ” ê²ƒì´ ì•„ë‹ˆë¼ í•´ë‹¹ ë£¨í‹´ì´ ë¶ˆë ¤ì§ˆ ë•Œ ë©”ëª¨ë¦¬ì— load í•˜ëŠ” ê²ƒ
- memory utilizationì˜ í–¥ìƒ
- ê°€ë”ì‹ ì‚¬ìš©ë˜ëŠ” ë§ì€ ì–‘ì˜ ì½”ë“œì˜ ê²½ìš° ìœ ìš©
  ì˜ˆ ) ì˜¤ë¥˜ ì²˜ë¦¬ ë£¨í‹´
- ìš´ì˜ì²´ì œì˜ íŠ¹ë³„í•œ ì§€ì› ì—†ì´ í”„ë¡œê·¸ë¨ ìì²´ì—ì„œ êµ¬í˜„ ê°€ëŠ¥ (OSëŠ” ë¼ì´ë¸ŒëŸ¬ë¦¬ë¥¼ í†µí•´ ì§€ì› ê°€ëŠ¥)
  â†’ **Overlay ì™€ì˜ ì°¨ì´ì **
- Loading : ë©”ëª¨ë¦¬ë¡œ ì˜¬ë¦¬ëŠ” ê²ƒ



## âœ¨ Overlay

- ë©”ëª¨ë¦¬ì— í”„ë¡œì„¸ìŠ¤ì˜ ë¶€ë¶„ ì¤‘ ì‹¤ì œ í•„ìš”í•œ ì •ë³´ë§Œì„ ì˜¬ë¦¼
- í”„ë¡œì„¸ìŠ¤ì˜ í¬ê¸°ê°€ ë©”ëª¨ë¦¬ë³´ë‹¤ í´ ë•Œ ìœ ìš©
- ìš´ì˜ì²´ì œì˜ ì§€ì›ì—†ì´ ì‚¬ìš©ìì— ì˜í•´ êµ¬í˜„ â†’ **Dynamic Loadingê³¼ì˜ ì°¨ì´ì **
- ì‘ì€ ê³µê°„ì˜ ë©”ëª¨ë¦¬ë¥¼ ì‚¬ìš©í•˜ë˜ ì´ˆì°½ê¸° ì‹œìŠ¤í…œì—ì„œ ìˆ˜ì‘ì—…ìœ¼ë¡œ í”„ë¡œê·¸ë˜ë¨¸ê°€ êµ¬í˜„
  - "Manual Overlay"
  - í”„ë¡œê·¸ë˜ë°ì´ ë§¤ìš° ë³µì¡



## âœ¨ Swapping

- **Swapping**

  - í”„ë¡œì„¸ìŠ¤ë¥¼ ì¼ì‹œì ìœ¼ë¡œ ë©”ëª¨ë¦¬ì—ì„œ backing storeë¡œ ì«“ì•„ë‚´ëŠ” ê²ƒ

- **Backing store (=swap area)**

  - í•˜ë“œë””ìŠ¤í¬ì—ì„œ ì«“ê²¨ë‚˜ì„œ ê°€ëŠ” ê³µê°„

  - ë””ìŠ¤í¬
    - ë§ì€ ì‚¬ìš©ìì˜ í”„ë¡œì„¸ìŠ¤ ì´ë¯¸ì§€ë¥¼ ë‹´ì„ ë§Œí¼ ì¶©ë¶„íˆ ë¹ ë¥´ê³  í° ì €ì¥ ê³µê°„

- **Swap in / Swap out**

  - ì¼ë°˜ì ìœ¼ë¡œ ì¤‘ê¸° ìŠ¤ì¼€ì¤„ëŸ¬ (swapper)ì— ì˜í•´ **swap out** ì‹œí‚¬ í”„ë¡œì„¸ìŠ¤ ì„ ì •
  - pirority-based CPU scheduling algorith
    - priority ê°€ ë‚®ì€ í”„ë¡œì„¸ìŠ¤ë¥¼ swapped out ì‹œí‚´
    - priorityê°€ ë†’ì€ í”„ë¡œì„¸ìŠ¤ë¥¼ ë©”ëª¨ë¦¬ì— ì˜¬ë ¤ ë†“ìŒ
  - Compile time í˜¹ì€ load time binding ì—ì„œëŠ” ì›ë˜ ë©”ëª¨ë¦¬ ìœ„ì¹˜ë¡œ **swap in** í•´ì•¼ í•¨
  - Execution time bindingì—ì„œëŠ” ì¶”í›„ ë¹ˆ ë©”ëª¨ë¦¬ ì˜ì—­ ì•„ë¬´ ê³³ì—ë‚˜ ì˜¬ë¦´ ìˆ˜ ìˆìŒ
  - swap timeì€ ëŒ€ë¶€ë¶„ transfer time (swapë˜ëŠ” ì–‘ì— ë¹„ë¡€í•˜ëŠ” ì‹œê°„)ì„

![image-20220904211717058](assets/image-20220904211717058.png)



## âœ¨ Dynamic Linking

- Linkingì„ ì‹¤í–‰ ì‹œê°„ (execution time) ê¹Œì§€ ë¯¸ë£¨ëŠ” ê¸°ë²•
- **Static linking**
  - ë¼ì´ë¸ŒëŸ¬ë¦¬ê°€ í”„ë¡œê·¸ë¨ì˜ ì‹¤í–‰ íŒŒì¼ ì½”ë“œì— í¬í•¨ë¨
  - ì‹¤í–‰ íŒŒì¼ì˜ í¬ê¸°ê°€ ì»¤ì§
  - ë™ì¼í•œ ë¼ì´ë¸ŒëŸ¬ë¦¬ë¥¼ ê°ê°ì˜ í”„ë¡œì„¸ìŠ¤ê°€ ë©”ëª¨ë¦¬ì— ì˜¬ë¦¬ë¯€ë¡œ ë©”ëª¨ë¦¬ ë‚­ë¹„
    (ex. printf í•¨ìˆ˜ì˜ ë¼ì´ë¸ŒëŸ¬ë¦¬ ì½”ë“œ)
- **Dynamic linking**
  - ë¼ì´ë¸ŒëŸ¬ë¦¬ê°€ ì‹¤í–‰ì‹œ ì—°ê²°(link) ë¨
  - ë¼ì´ë¸ŒëŸ¬ë¦¬ í˜¸ì¶œ ë¶€ë¶„ì— ë¼ì´ë¸ŒëŸ¬ë¦¬ ë£¨í‹´ì˜ ìœ„ì¹˜ë¥¼ ì°¾ê¸° ìœ„í•œ stubì´ë¼ëŠ” ì‘ì€ ì½”ë“œë¥¼ ë‘ 
  - ë¼ì´ë¸ŒëŸ¬ë¦¬ê°€ ì´ë¯¸ ë©”ëª¨ë¦¬ì— ìˆìœ¼ë©´ ê·¸ ë£¨í‹´ì˜ ì£¼ì†Œë¡œ ê°€ê³  ì—†ìœ¼ë©´ ë””ìŠ¤í¬ì—ì„œ ì½ì–´ì˜´
  - ìš´ì˜ì²´ì œì˜ ë„ì›€ì´ í•„ìš”



## âœ¨ Allocation of Physical Memory

- ë©”ëª¨ë¦¬ëŠ” ì¼ë°˜ì ìœ¼ë¡œ ë‘ ì˜ì—­ìœ¼ë¡œ ë‚˜ë‰˜ì–´ ì‚¬ìš©

  - **OS ìƒì£¼ ì˜ì—­**
    - interrupt vectorì™€ í•¨ê»˜ ë‚®ì€ ì£¼ì†Œ ì˜ì—­ ì‚¬ìš©
  - **ì‚¬ìš©ì í”„ë¡œì„¸ìŠ¤ ì˜ì—­**
    - ë†’ì€ ì£¼ì†Œ ì˜ì—­ ì‚¬ìš©

- ì‚¬ìš©ì í”„ë¡œì„¸ìŠ¤ ì˜ì—­ì˜ í• ë‹¹ ë°©ë²•

  - **Contiguous allocation**
    : ê°ê°ì˜ í”„ë¡œì„¸ìŠ¤ê°€ ë©”ëª¨ë¦¬ì˜ ì—°ì†ì ì¸ ê³µê°„ì— ì ì¬ë˜ë„ë¡ í•˜ëŠ” ê²ƒ

    - Fixed partition allocation
    - Variable partition allocation

  - **Noncontiguous allocation**
    : í•˜ë‚˜ì˜ í”„ë¡œì„¸ìŠ¤ê°€ ë©”ëª¨ë¦¬ì˜ ì—¬ëŸ¬ ì˜ì—­ì— ë¶„ì‚°ë˜ì–´ ì˜¬ë¼ê°ˆ ìˆ˜ ìˆìŒ

    - Paging
    - Segmentation
    - Paged Segmentation

    

### ğŸ“Œ Contiguous Allocation

#### - ê³ ì •ë¶„í• (Fixed partition) ë°©ì‹

- ë¬¼ë¦¬ì  ë©”ëª¨ë¦¬ë¥¼ ëª‡ ê°œì˜ ì˜êµ¬ì  ë¶„í• (partition)ë¡œ ë‚˜ëˆ”
- ë¶„í• ì˜ í¬ê¸°ê°€ ëª¨ë‘ ë™ì¼í•œ ë°©ì‹ê³¼ ì„œë¡œ ë‹¤ë¥¸ ë°©ì‹ì´ ì¡´ì¬
- ë¶„í• ë‹¹ í•˜ë‚˜ì˜ í”„ë¡œê·¸ë¨ ì ì¬
- ìœµí†µì„±ì´ ì—†ìŒ
  - ë™ì‹œì— ë©”ëª¨ë¦¬ì— load ë˜ëŠ” í”„ë¡œê·¸ë¨ì˜ ìˆ˜ê°€ ê³ ì •ë¨
  - ìµœëŒ€ ìˆ˜í–‰ ê°€ëŠ¥ í”„ë¡œê·¸ë¨ ì ì¬
- Internal fragmentation ë°œìƒ (external fragmentationë„ ë°œìƒ)

#### - ê°€ë³€ë¶„í• (Variable partition) ë°©ì‹

- í”„ë¡œê·¸ë¨ì˜ í¬ê¸°ë¥¼ ê³ ë ¤í•´ì„œ í• ë‹¹
- ë¶„í• ì˜ í¬ê¸°, ê°œìˆ˜ê°€ ë™ì ìœ¼ë¡œ ë³€í•¨
- ê¸°ìˆ ì  ê´€ë¦¬ ê¸°ë²• í•„ìš”
- External fragmentation ë°œìƒ

![image-20220904230347895](assets/image-20220904230347895.png)

#### - Hole

- ê°€ìš© ë©”ëª¨ë¦¬ ê³µê°„
- ë‹¤ì–‘í•œ í¬ê¸°ì˜ hole ë“¤ì´ ë©”ëª¨ë¦¬ ì—¬ëŸ¬ ê³³ì— í©ì–´ì ¸ ìˆìŒ
- í”„ë¡œì„¸ìŠ¤ê°€ ë„ì°©í•˜ë©´ ìˆ˜ìš©ê°€ëŠ¥í•œ holeì„ í• ë‹¹
- ìš´ì˜ì²´ì œëŠ” ë‹¤ìŒì˜ ì •ë³´ë¥¼ ìœ ì§€

â€‹	a) í• ë‹¹ ê³µê°„ 	b) ê°€ìš© ê³µê°„ (hole)

![image-20220904230552722](assets/image-20220904230552722.png)



#### ğŸ’¡ Dynamic Storage-Allocation Problem

â€‹	: ê°€ë³€ ë¶„í•  ë°©ì‹ì—ì„œ size nì¸ ìš”ì²­ì„ ë§Œì¡±í•˜ëŠ” ê°€ì¥ ì ì ˆí•œ holeì„ ì°¾ëŠ” ë¬¸ì œ

- **First-fit**
  - Sizeê°€ n ì´ìƒì¸ ê²ƒ ì¤‘ ìµœì´ˆë¡œ ì°¾ì•„ì§€ëŠ” holeì— í• ë‹¹
- **Best-fit**
  - Sizeê°€ n ì´ìƒì¸ ê°€ì¥ ì‘ì€ holeì„ ì°¾ì•„ì„œ í• ë‹¹
  - Holeë“¤ì˜ ë¦¬ìŠ¤íŠ¸ê°€ í¬ê¸°ìˆœìœ¼ë¡œ ì •ë ¬ë˜ì§€ ì•Šì€ ê²½ìš° ëª¨ë“  holeì˜ ë¦¬ìŠ¤íŠ¸ë¥¼ íƒìƒ‰í•´ì•¼í•¨
  - ë§ì€ ìˆ˜ì˜ ì•„ì£¼ ì‘ì€ holeë“¤ì´ ìƒì„±ë¨
- **Worst-fit**
  - ê°€ì¥ í° holeì— í• ë‹¹
  - ì—­ì‹œ ëª¨ë“  ë¦¬ìŠ¤íŠ¸ë¥¼ íƒìƒ‰í•´ì•¼ í•¨
  - ìƒëŒ€ì ìœ¼ë¡œ ì•„ì£¼ í° hole ë“¤ì´ ìƒì„±ë¨
- First-fitê³¼ best-fitì´ worst-fit ë³´ë‹¤ ì†ë„ì™€ ê³µê°„ ì´ìš©ë¥  ì¸¡ë©´ì—ì„œ íš¨ê³¼ì ì¸ ê²ƒìœ¼ë¡œ ì•Œë ¤ì§ (ì‹¤í—˜ì  ê²°ê³¼)



#### ğŸ’¡ compaction

- extenal fragmentation ë¬¸ì œë¥¼ í•´ê²°í•˜ëŠ” í•œ ê°€ì§€ ë°©ë²•
- ì‚¬ìš© ì¤‘ì¸ ë©”ëª¨ë¦¬ ì˜ì—­ì„ í•œêµ°ë°ë¡œ ëª°ê³  hole ë“¤ì„ ë‹¤ë¥¸ í•œ ê³³ìœ¼ë¡œ ëª°ì•„ í° blockì„ ë§Œë“œëŠ” ê²ƒ
- ë§¤ìš° ë¹„ìš©ì´ ë§ì´ ë“œëŠ” ë°©ë²•ì„
- ìµœì†Œí•œì˜ ë©”ëª¨ë¦¬ ì´ë™ìœ¼ë¡œ compaction í•˜ëŠ” ë°©ë²• (ë§¤ìš° ë³µì¡í•œ ë¬¸ì œ)
- Compactionì€ í”„ë¡œì„¸ìŠ¤ì˜ ì£¼ì†Œê°€ ì‹¤í–‰ ì‹œê°„ì— ë™ì ìœ¼ë¡œ ì¬ë°°ì¹˜ ê°€ëŠ¥í•œ ê²½ìš°ì—ë§Œ ìˆ˜í–‰ë  ìˆ˜ ìˆë‹¤
- Run-time-binding ê²½ìš°ì—ë§Œ ê°€ëŠ¥



### ğŸ“Œ Noncontiguous Allocation

#### ğŸ’¡ Paging

- **Paging**
  - Processì˜ virtual memory ë¥¼ ë™ì¼í•œ ì‚¬ì´ì¦ˆì˜ page ë‹¨ìœ„ë¡œ ë‚˜ëˆ”
  - Virtual memoryì˜ ë‚´ìš©ì´ page ë‹¨ìœ„ë¡œ noncontiguousí•˜ê²Œ ì €ì¥ë¨
  - ì¼ë¶€ëŠ” backing storageì—, ì¼ë¶€ëŠ” physical memoryì— ì €ì¥
- **Basic Method**
  - physical memeoryë¥¼ ë™ì¼í•œ í¬ê¸°ì˜ frameìœ¼ë¡œ ë‚˜ëˆ”
  - logical memoryë¥¼ ë™ì¼ í¬ê¸°ì˜ pageë¡œ ë‚˜ëˆ” (frameê³¼ ê°™ì€ í¬ê¸°)
  - ëª¨ë“  ê°€ìš© frame ë“¤ì„ ê´€ë¦¬
  - page tableì„ ì‚¬ìš©í•˜ì—¬ logical addressë¥¼ physical addressë¡œ ë³€í™˜
  - External fragmentation ë°œìƒ ì•ˆí•¨
  - Internal fragmentation ë°œìƒ ê°€ëŠ¥
  
  

![image-20220905231851024](assets/image-20220905231851024.png)

![image-20220905233744808](assets/image-20220905233744808.png)



#### ğŸ’¡ Implementation of Page Table

- Page tableì€ main memoryì— ìƒì£¼
- **Page-table base register (PTBR)**ê°€ page table ì„ ê°€ë¦¬í‚´
- **Page-table length register (PTLR)**ê°€ í…Œì´ë¸” í¬ê¸°ë¥¼ ë³´ê´€
- ëª¨ë“  ë©”ëª¨ë¦¬ ì ‘ê·¼ ì—°ì‚°ì—ëŠ” **2ë²ˆì˜ memory access** í•„ìš”
- **page table** ì ‘ê·¼ 1ë²ˆ, ì‹¤ì œ **data/instruction** ì ‘ê·¼ 1ë²ˆ
- ì†ë„ í–¥ìƒì„ ìœ„í•´
  **associative register** í˜¹ì€ **translation look-aside buffer (TLB)** ë¼ ë¶ˆë¦¬ëŠ” ê³ ì†ì˜ lookup hardware cache ì‚¬ìš©



#### ğŸ’¡ Paging Hardware with TLB

![image-20220906000016279](assets/image-20220906000016279.png)

- ì£¼ì†Œ ë³€í™˜ì„ ìœ„í•œ ìºì‹œ ë©”ëª¨ë¦¬



#### ğŸ’¡ Associative Register

- **Associative registers** (TLB): parallel searchê°€ ê°€ëŠ¥
  - TLBì—ëŠ” page table ì¤‘ ì¼ë¶€ë§Œ ì¡´ì¬
- Address translation
  - page table ì¤‘ ì¼ë¶€ê°€ associative register ì— ë³´ê´€ë˜ì–´ ìˆìŒ
  - ë§Œì•½ í•´ë‹¹ page # ê°€ associative registerì— ìˆëŠ” ê²½ìš° ê³§ë°”ë¡œ frame #ì„ ì–»ìŒ
  - ê·¸ë ‡ì§€ ì•Šì€ ê²½ìš° main memoryì— ìˆëŠ” page table ë¡œë¶€í„° frame #ì„ ì–»ìŒ
  - TLBëŠ” context switch ë•Œ flush (remove old entries)



#### ğŸ’¡ Effective Access Time

- Associative register lookup time = É›
- memory cycle time = 1
- **Hit ratio** = É‘
  - associative register ì—ì„œ ì°¾ì•„ì§€ëŠ” ë¹„ìœ¨
- Effictive Access Time (EAT)

![image-20220906000926243](assets/image-20220906000926243.png)



#### ğŸ’¡ Two-Level Page Table

![image-20220906001149985](assets/image-20220906001149985.png)

- í˜„ëŒ€ì˜ ì»´í“¨í„°ëŠ” address spaceê°€ ë§¤ìš° í° í”„ë¡œê·¸ë¨ ì§€ì›

  - 32 bit address ì‚¬ìš©ì‹œ : 2Â³Â² (4G) ì˜ ì£¼ì†Œ ê³µê°„
    - page sizeê°€ 4Kì‹œ 1Mê°œì˜ page table entry í•„ìš”
    - ê° page entryê°€ 4Bì‹œ í”„ë¡œì„¸ìŠ¤ë‹¹ 4Mì˜ page table í•„ìš”
    - ê·¸ëŸ¬ë‚˜, ëŒ€ë¶€ë¶„ì˜ í”„ë¡œê·¸ë¨ì€ 4Gì˜ ì£¼ì†Œ ê³µê°„ ì¤‘ ì§€ê·¹íˆ ì¼ë¶€ë¶„ë§Œ ì‚¬ìš©í•˜ë¯€ë¡œ page table ê³µê°„ì´ ì‹¬í•˜ê²Œ ë‚­ë¹„ë¨

  â†’  page table ìì²´ë¥¼ pageë¡œ êµ¬ì„±

  â†’ ì‚¬ìš©ë˜ì§€ ì•ŠëŠ” ì£¼ì†Œ ê³µê°„ì— ëŒ€í•œ outer page tableì— ì—”íŠ¸ë¦¬ ê°’ì€ NULL
       (ëŒ€ì‘í•˜ëŠ” inner page tableì´ ì—†ìŒ)



#### ğŸ’¡ Two-Level Paging Example

- logical address (on 32-bit machine with 4K page size)ì˜ êµ¬ì„±
  - 20 bit ì˜ page number
  - 12 bit ì˜ page offset
- page table ìì²´ê°€ pageë¡œ êµ¬ì„±ë˜ê¸° ë•Œë¬¸ì— page numberëŠ” ë‹¤ìŒê³¼ ê°™ì´ ë‚˜ë‰œë‹¤ (ê° page table entryê°€ 4B)
  - 10-bitì˜ page number.
  - 10-bitì˜ page offset.
- ë”°ë¼ì„œ, logical addressëŠ” ë‹¤ìŒê³¼ ê°™ë‹¤
  ![image-20220906003238173](assets/image-20220906003238173.png)
- Pâ‚ì€ outer page tableì˜ index ì´ê³ 
- Pâ‚‚ëŠ” outer page tableì˜ pageì—ì„œì˜ ë³€ìœ„(displacement)



#### ğŸ’¡ Address-Translation Scheme

- 2ë‹¨ê³„ í˜ì´ì§•ì—ì„œì˜ Address-translation scheme

![image-20220906003056890](assets/image-20220906003056890.png)



#### ğŸ’¡ Multilevel Paging and Performance

- Address spaceê°€ ë” ì»¤ì§€ë©´ ë‹¤ë‹¨ê³„ í˜ì´ì§€ í…Œì´ë¸” í•„ìš”

- ê° ë‹¨ê³„ì˜ í˜ì´ì§€ í…Œì´ë¸”ì´ ë©”ëª¨ë¦¬ì— ì¡´ì¬í•˜ë¯€ë¡œ logical addressì˜ physical address ë³€í™˜ì— ë” ë§ì€ ë©”ëª¨ë¦¬ ì ‘ê·¼ í•„ìš”

- ìºì‰¬ ë©”ëª¨ë¦¬ë¥¼ í†µí•´ ë©”ëª¨ë¦¬ ì ‘ê·¼ ì‹œê°„ì„ ì¤„ì¼ ìˆ˜ ìˆìŒ

- 4ë‹¨ê³„ í˜ì´ì§€ í…Œì´ë¸”ì„ ì‚¬ìš©í•˜ëŠ” ê²½ìš°

  - ë©”ëª¨ë¦¬ ì ‘ê·¼ ì‹œê°„ì´ 100ns, ìºì‰¬ ë©”ëª¨ë¦¬ ì ‘ê·¼ ì‹œê°„ì´ 20nsì´ê³  
  - ìºì‰¬ ì ì¤‘ë¥ ì´ 98%ì¸ ê²½ìš°
    effective memory access time = 0.98 x 120 + 0.02 x 520 = 128 nanoseconds.

  ê²°ê³¼ì ìœ¼ë¡œ ë©”ëª¨ë¦¬ ì ‘ê·¼ ì‹œê°„ì„ 28%ë§Œ down ì‹œí‚´



#### ğŸ’¡ Valid (v) / Invalid (i) Bit in a Page Table

![image-20220906162608105](assets/image-20220906162608105.png)



#### ğŸ’¡ Memory Protection

- Page tableì˜ ê° entry ë§ˆë‹¤ ì•„ë˜ì˜ bitë¥¼ ë‘”ë‹¤

  - **Protection bit**

    - pageì— ëŒ€í•œ ì ‘ê·¼ ê¶Œí•œ (read/write/read-only)
    - ì–´ë–¤ ì—°ì‚°ì— ê´€í•œ ì ‘ê·¼ ê¶Œí•œ

  - **Valid-invalid bit**

    - "valid"ëŠ” í•´ë‹¹ ì£¼ì†Œì˜ frameì— ê·¸ í”„ë¡œì„¸ìŠ¤ë¥¼ êµ¬ì„±í•˜ëŠ” ìœ íš¨í•œ ë‚´ìš©ì´ ìˆìŒì„ ëœ»í•¨ (ì ‘ê·¼ í—ˆìš©)
    - "invalid"ëŠ” í•´ë‹¹ ì£¼ì†Œì˜ frameì— ìœ íš¨í•œ ë‚´ìš©ì´ ì—†ìŒ*ì„ ëœ»í•¨ (ì ‘ê·¼ ë¶ˆí—ˆ)

    

    *****

    '*' i) í”„ë¡œì„¸ìŠ¤ê°€ ê·¸ ì£¼ì†Œ ë¶€ë¶„ì„ ì‚¬ìš©í•˜ì§€ ì•ŠëŠ” ê²½ìš°
         ii) í•´ë‹¹ í˜ì´ì§€ê°€ ë©”ëª¨ë¦¬ì— ì˜¬ë¼ì™€ ìˆì§€ ì•Šê³  swap areaì— ìˆëŠ” ê²½ìš°



#### ğŸ’¡ Inverted Page Table

- page tableì´ ë§¤ìš° í° ì´ìœ 
  - ëª¨ë“  process ë³„ë¡œ ê·¸ logical addressì— ëŒ€ì‘í•˜ëŠ” ëª¨ë“  pageì— ëŒ€í•´ page table entryê°€ ì¡´ì¬
  - ëŒ€ì‘í•˜ëŠ” pageê°€ ë©”ëª¨ë¦¬ì— ìˆë“  ì•„ë‹ˆë“  ê°„ì— page tableì—ëŠ” entryë¡œ ì¡´ì¬
- Inverted page table
  - Page frame í•˜ë‚˜ë‹¹ page tableì— í•˜ë‚˜ì˜ entryë¥¼ ë‘” ê²ƒ (system-wide)
  - ê° page table entryëŠ”  ê°ê°ì˜ ë¬¼ë¦¬ì  ë©”ëª¨ë¦¬ì˜ page frameì´ ë‹´ê³  ìˆëŠ” ë‚´ìš© í‘œì‹œ
    (process-id, processì˜ logical address)
  - ë‹¨ì 
    - í…Œì´ë¸” ì „ì²´ë¥¼ íƒìƒ‰í•´ì•¼ í•¨
  - ì¡°ì¹˜
    - associative register ì‚¬ìš© (expensive)

![image-20220906171932696](assets/image-20220906171932696.png)



#### ğŸ’¡ Shared Page

- **Shared code**
  - **Re-entrant Code (=Pure code)**
  - read-only ë¡œ í•˜ì—¬ í”„ë¡œì„¸ìŠ¤ ê°„ì— í•˜ë‚˜ì˜ codeë§Œ ë©”ëª¨ë¦¬ì— ì˜¬ë¦¼
    (ex. text editors, compilers, window systems).
  - Shared codeëŠ” ëª¨ë“  í”„ë¡œì„¸ìŠ¤ì˜ logical address spaceì—ì„œ ë™ì¼í•œ ìœ„ì¹˜ì— ìˆì–´ì•¼ í•¨
- **Private code and data**
  - ê° í”„ë¡œì„¸ìŠ¤ë“¤ì€ ë…ìì ìœ¼ë¡œ ë©”ëª¨ë¦¬ì— ì˜¬ë¦¼
  - Private dataëŠ” logical address spaceì˜ ì•„ë¬´ ê³³ì— ì™€ë„ ë¬´ë°©

![image-20220906174401917](assets/image-20220906174401917.png)



#### ğŸ’¡ Segmentation

- í”„ë¡œê·¸ë¨ì€ ì˜ë¯¸ ë‹¨ìœ„ì¸ ì—¬ëŸ¬ ê°œì˜ segmentë¡œ êµ¬ì„±

  - ì‘ê²ŒëŠ” í”„ë¡œê·¸ë¨ì„ êµ¬ì„±í•˜ëŠ” í•¨ìˆ˜ í•˜ë‚˜í•˜ë‚˜ë¥¼ ì„¸ê·¸ë¨¼íŠ¸ë¡œ ì •ì˜
  - í¬ê²ŒëŠ” í”„ë¡œê·¸ë¨ ì „ì²´ë¥¼ í•˜ë‚˜ì˜ ì„¸ê·¸ë¨¼íŠ¸ë¡œ ì •ì˜ ê°€ëŠ¥
  - ì¼ë°˜ì ìœ¼ë¡œëŠ” code, data, stack ë¶€ë¶„ì´ í•˜ë‚˜ì”©ì˜ ì„¸ê·¸ë¨¼íŠ¸ë¡œ ì •ì˜ë¨

- SegmentëŠ” ë‹¤ìŒê³¼ ê°™ì€ *logical unit* ë“¤ì„

  ```
  main(),
  function,
  global variables,
  stack,
  symbol table, arrays
  ```



#### ğŸ’¡ Segmentation Architecture

- Logical address ëŠ” ë‹¤ìŒì˜ ë‘ ê°€ì§€ë¡œ êµ¬ì„± `< segment-number, offset >`
- **Segment table**
  - each table entry has:
    - base - starting physical address of the segment
    - limit - length of the segment (segmentì˜ ê¸¸ì´)
- **Segment-table base register (STBR)**
  - ë¬¼ë¦¬ì  ë©”ëª¨ë¦¬ì—ì„œì˜ segment tableì˜ ìœ„ì¹˜

- **Segment-table lenth register (STLR)**
  - í”„ë¡œê·¸ë¨ì´ ì‚¬ìš©í•˜ëŠ” segmentì˜ ìˆ˜
    `segment number s is legal if s < STLR`



#### ğŸ’¡ Segmentation Hardware

![image-20220906175316520](assets/image-20220906175316520.png)



#### ğŸ’¡Segmentation Architecture (Cont.)

- **Protection**

  - ê° ì„¸ê·¸ë¨¼íŠ¸ ë³„ë¡œ protection bitê°€ ìˆìŒ
  - Each entry:
    - Valid bit = 0 â†’ illegal segment
    - Read/Write/Execution ê¶Œí•œ bit

- **Sharing**

  - shared segment
  - same segment number

  *** segmentëŠ” ì˜ë¯¸ ë‹¨ìœ„ì´ê¸° ë•Œë¬¸ì— ê³µìœ (sharing)ì™€ ë³´ì•ˆ(protection)ì— ìˆì–´ pagingë³´ë‹¤ í›¨ì”¬ íš¨ê³¼ì ì´ë‹¤.

- **Allocation**

  - first fit / best fit
  - external fragmentation ë°œìƒ

  *** segment ì˜ ê¸¸ì´ê°€ ë™ì¼í•˜ì§€ ì•Šìœ¼ë¯€ë¡œ ê°€ë³€ë¶„í•  ë°©ì‹ì—ì„œì™€ ë™ì¼í•œ ë¬¸ì œì ë“¤ì´ ë°œìƒ

#### ğŸ’¡ Sharing of Segment

![image-20220906194313180](assets/image-20220906194313180.png)



#### ğŸ’¡ Segmentation with Paging

- pure segmentation ê³¼ì˜ ì°¨ì´ì 
  - segment-table entryê°€ segmentì˜ base address ë¥¼ ê°€ì§€ê³  ìˆëŠ” ê²ƒì´ ì•„ë‹ˆë¼ segmentë¥¼ êµ¬ì„±í•˜ëŠ” page tableì˜ base address ë¥¼ ê°€ì§€ê³  ìˆìŒ

![image-20220906195403414](assets/image-20220906195403414.png)







