INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.ip_user_files/bd/Convolution_Controller/ip/Convolution_Controller_processing_system7_0_0/sim/Convolution_Controller_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Convolution_Controller_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.ip_user_files/bd/Convolution_Controller/ip/Convolution_Controller_Convolution_Controll_0_0/src/BRAM/ip/BRAM_blk_mem_gen_0_0/sim/BRAM_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.ip_user_files/bd/Convolution_Controller/ipshared/a479/src/BRAM/sim/BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.ip_user_files/bd/Convolution_Controller/ipshared/a479/src/BRAM/hdl/BRAM_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.ip_user_files/bd/Convolution_Controller/ipshared/a479/src/bram_coupler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_coupler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.ip_user_files/bd/Convolution_Controller/ipshared/a479/AXI_Convolution_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Convolution_Controller
INFO: [VRFC 10-2458] undeclared symbol cSum_ready, assumed default net type wire [C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.ip_user_files/bd/Convolution_Controller/ipshared/a479/AXI_Convolution_Controller.v:117]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.ip_user_files/bd/Convolution_Controller/ipshared/a479/AXI_Convolution_Controller.v:149]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.ip_user_files/bd/Convolution_Controller/ipshared/a479/AXI_Convolution_Controller.v:150]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.ip_user_files/bd/Convolution_Controller/ip/Convolution_Controller_Convolution_Controll_0_0/sim/Convolution_Controller_Convolution_Controll_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Convolution_Controller_Convolution_Controll_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.ip_user_files/bd/Convolution_Controller/ip/Convolution_Controller_xbar_1/sim/Convolution_Controller_xbar_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Convolution_Controller_xbar_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.ip_user_files/bd/Convolution_Controller/ip/Convolution_Controller_xbar_0/sim/Convolution_Controller_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Convolution_Controller_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.ip_user_files/bd/Convolution_Controller/ip/Convolution_Controller_auto_pc_0/sim/Convolution_Controller_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Convolution_Controller_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.ip_user_files/bd/Convolution_Controller/ip/Convolution_Controller_auto_us_0/sim/Convolution_Controller_auto_us_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Convolution_Controller_auto_us_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.ip_user_files/bd/Convolution_Controller/ip/Convolution_Controller_auto_us_1/sim/Convolution_Controller_auto_us_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Convolution_Controller_auto_us_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.ip_user_files/bd/Convolution_Controller/ip/Convolution_Controller_auto_pc_1/sim/Convolution_Controller_auto_pc_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Convolution_Controller_auto_pc_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.ip_user_files/bd/Convolution_Controller/sim/Convolution_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Convolution_Controller
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Convolution_Controller' [C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.ip_user_files/bd/Convolution_Controller/sim/Convolution_Controller.v:13]
INFO: [VRFC 10-311] analyzing module Convolution_Controller_axi_mem_intercon_0
INFO: [VRFC 10-311] analyzing module Convolution_Controller_ps7_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_1MYSWF5
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_LXGO7B
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_ADAJYJ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1N78R0N
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_LVAG69
INFO: [VRFC 10-311] analyzing module s01_couplers_imp_1H0AGNF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.srcs/sources_1/bd/Convolution_Controller/hdl/Convolution_Controller_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Convolution_Controller_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/FPGA_Files/Sources/Multiplier/fixedmultiplyCompute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixedmultiplyCompute
INFO: [VRFC 10-2458] undeclared symbol multiplicand_sign, assumed default net type wire [C:/GitHub/ReconHardware/FPGA_Files/Sources/Multiplier/fixedmultiplyCompute.v:30]
INFO: [VRFC 10-2458] undeclared symbol multiplier_sign, assumed default net type wire [C:/GitHub/ReconHardware/FPGA_Files/Sources/Multiplier/fixedmultiplyCompute.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/FPGA_Files/Sources/General/matrixAccelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixAccelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/FPGA_Files/Sources/Multiplier/multiplyComputePynq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplyComputePynq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/FPGA_Files/Sources/Adder/param_int_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module param_int_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/FPGA_Files/Sources/General/Convolution_Top_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPE_Wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.ip_user_files/bd/Convolution_Controller/ip/Convolution_Controller_axi_dma_0_0/sim/Convolution_Controller_axi_dma_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Convolution_Controller_axi_dma_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/ConvolutionAccel_s.ip_user_files/bd/Convolution_Controller/ip/Convolution_Controller_rst_ps7_0_100M_0/sim/Convolution_Controller_rst_ps7_0_100M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Convolution_Controller_rst_ps7_0_100M_0'
