
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.117163                       # Number of seconds simulated
sim_ticks                                117163096008                       # Number of ticks simulated
final_tick                               1168509076000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 110686                       # Simulator instruction rate (inst/s)
host_op_rate                                   139590                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5913797                       # Simulator tick rate (ticks/s)
host_mem_usage                               16889688                       # Number of bytes of host memory used
host_seconds                                 19811.82                       # Real time elapsed on the host
sim_insts                                  2192897580                       # Number of instructions simulated
sim_ops                                    2765529244                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       651008                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1085952                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1740544                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1132544                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1132544                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         5086                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         8484                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 13598                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8848                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8848                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        16387                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      5556425                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14202                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      9268721                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                14855736                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        16387                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14202                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              30590                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           9666388                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                9666388                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           9666388                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        16387                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      5556425                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14202                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      9268721                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               24522124                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               140651977                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23679097                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19399390                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2008780                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9640635                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         9356004                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2422943                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92243                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    105084898                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             127102562                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23679097                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11778947                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27537357                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6015747                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3529966                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12294604                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1570160                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    140141893                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.109815                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.534561                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       112604536     80.35%     80.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2223757      1.59%     81.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3771769      2.69%     84.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2194145      1.57%     86.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1718440      1.23%     87.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1514992      1.08%     88.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          928215      0.66%     89.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2324492      1.66%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12861547      9.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    140141893                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.168352                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.903667                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       104420802                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4703971                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26956202                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        71447                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3989463                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3882044                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          211                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     153218893                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1197                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3989463                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       104948142                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         599113                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3203860                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26483174                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       918134                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     152179361                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents         93564                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       529605                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    214849447                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    707985749                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    707985749                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171990357                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        42859072                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34228                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17141                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2671261                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14140186                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7225103                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        69992                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1642106                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         147183417                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34229                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        138154379                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        88161                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     21935003                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     48666030                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           53                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    140141893                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.985818                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.547027                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83768526     59.77%     59.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21639959     15.44%     75.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11647713      8.31%     83.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8656033      6.18%     89.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8440790      6.02%     95.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3120703      2.23%     97.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2372246      1.69%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       316640      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       179283      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    140141893                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         123243     28.07%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        164105     37.37%     65.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       151740     34.56%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    116608910     84.40%     84.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1870361      1.35%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17087      0.01%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12457736      9.02%     94.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7200285      5.21%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     138154379                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.982243                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             439088                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003178                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    416977894                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    169152883                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135204378                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138593467                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       281318                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2964379                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          234                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       118080                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3989463                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         401541                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        53415                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    147217646                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       763592                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14140186                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7225103                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17141                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         43228                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          234                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1154557                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1068677                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2223234                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136001695                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12145546                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2152678                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19345630                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19246126                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7200084                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.966938                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135204439                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135204378                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79939653                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221460106                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.961269                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.360966                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123264152                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23953761                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34176                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2025712                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    136152430                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.905339                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.714066                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     86299743     63.38%     63.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24027328     17.65%     81.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9395813      6.90%     87.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4941983      3.63%     91.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4207308      3.09%     94.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2025591      1.49%     96.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       950008      0.70%     96.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1475234      1.08%     97.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2829422      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    136152430                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123264152                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18282827                       # Number of memory references committed
system.switch_cpus0.commit.loads             11175804                       # Number of loads committed
system.switch_cpus0.commit.membars              17088                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17884103                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110969711                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2549483                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2829422                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280540921                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          298426968                       # The number of ROB writes
system.switch_cpus0.timesIdled                  23569                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 510084                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123264152                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.406520                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.406520                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.710975                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.710975                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       611585708                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      188772569                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      143032905                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34176                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               140651977                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21886976                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18045758                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1945685                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8812042                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8380094                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2290237                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        85927                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    106395910                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             120269229                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21886976                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10670331                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             25120100                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5786904                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3057419                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12344228                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1610115                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    138382247                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.066813                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.487271                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       113262147     81.85%     81.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1306676      0.94%     82.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1852934      1.34%     84.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2417891      1.75%     85.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2715545      1.96%     87.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2025361      1.46%     89.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1168320      0.84%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1704154      1.23%     91.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11929219      8.62%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    138382247                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.155611                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.855084                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       105218190                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4629420                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24667857                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        58201                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3808578                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3493400                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          244                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     145067992                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1301                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3808578                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       105952892                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1044642                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2269584                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23994213                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1312331                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     144107770                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          912                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        264230                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       542665                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          669                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    200962393                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    673242059                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    673242059                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    163992087                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        36970306                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37916                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21906                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3966526                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13676825                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7112282                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       117825                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1549757                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         140076985                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37879                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        130971343                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        25449                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     20333417                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     48128443                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5859                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    138382247                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.946446                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.506226                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     82978850     59.96%     59.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22305509     16.12%     76.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12350330      8.92%     85.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7980545      5.77%     90.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7325877      5.29%     96.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2920884      2.11%     98.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1769816      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       506773      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       243663      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    138382247                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          62966     22.76%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     22.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         92142     33.31%     56.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       121509     43.93%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    109955594     83.95%     83.95% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2003886      1.53%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16010      0.01%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11937564      9.11%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7058289      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     130971343                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.931173                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             276617                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002112                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    400626999                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    160448610                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    128488029                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     131247960                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       321169                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2854531                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          117                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          329                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       175219                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           46                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3808578                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         785990                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       107646                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    140114864                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1338147                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13676825                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7112282                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21869                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         82100                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          329                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1140313                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1105874                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2246187                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    129217468                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11775258                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1753875                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            18832194                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18100726                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7056936                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.918704                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             128488326                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            128488029                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         75267782                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        204489963                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.913517                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.368076                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     96043400                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    118041238                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22082115                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32020                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1977539                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    134573669                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.877150                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.684090                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     86729595     64.45%     64.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23002710     17.09%     81.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9033406      6.71%     88.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4650524      3.46%     91.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4055527      3.01%     94.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1948578      1.45%     96.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1688817      1.25%     97.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       793852      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2670660      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    134573669                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     96043400                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     118041238                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17759357                       # Number of memory references committed
system.switch_cpus1.commit.loads             10822294                       # Number of loads committed
system.switch_cpus1.commit.membars              16010                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16929406                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        106398659                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2408562                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2670660                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           272026362                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          284055317                       # The number of ROB writes
system.switch_cpus1.timesIdled                  45181                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2269730                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           96043400                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            118041238                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     96043400                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.464463                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.464463                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.682844                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.682844                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       582250455                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      178270386                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      135927180                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32020                       # number of misc regfile writes
system.l2.replacements                          13599                       # number of replacements
system.l2.tagsinuse                      16383.984401                       # Cycle average of tags in use
system.l2.total_refs                           832476                       # Total number of references to valid blocks.
system.l2.sampled_refs                          29983                       # Sample count of references to valid blocks.
system.l2.avg_refs                          27.764933                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           541.715385                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     13.303274                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2311.361428                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.228345                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   3951.854091                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3453.181563                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           6100.340315                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.033064                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000812                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.141074                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000746                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.241202                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.210765                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.372335                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        27896                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        42039                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   69935                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            32247                       # number of Writeback hits
system.l2.Writeback_hits::total                 32247                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        27896                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        42039                       # number of demand (read+write) hits
system.l2.demand_hits::total                    69935                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        27896                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        42039                       # number of overall hits
system.l2.overall_hits::total                   69935                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         5086                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         8479                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 13593                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   5                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         5086                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         8484                       # number of demand (read+write) misses
system.l2.demand_misses::total                  13598                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         5086                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         8484                       # number of overall misses
system.l2.overall_misses::total                 13598                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2587537                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1059868147                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2222801                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1692586785                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2757265270                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       998696                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        998696                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2587537                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1059868147                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2222801                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1693585481                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2758263966                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2587537                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1059868147                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2222801                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1693585481                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2758263966                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        32982                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        50518                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               83528                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        32247                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             32247                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 5                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        32982                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        50523                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                83533                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        32982                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        50523                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               83533                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.154205                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.167841                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.162736                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.154205                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.167924                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.162786                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.154205                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.167924                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.162786                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 172502.466667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 208389.332875                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 170984.692308                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 199621.038448                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 202844.498639                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 199739.200000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 199739.200000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 172502.466667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 208389.332875                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 170984.692308                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 199621.108086                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 202843.356817                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 172502.466667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 208389.332875                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 170984.692308                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 199621.108086                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 202843.356817                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8848                       # number of writebacks
system.l2.writebacks::total                      8848                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         5086                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         8479                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            13593                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              5                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         5086                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         8484                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             13598                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         5086                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         8484                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            13598                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1714356                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    763620039                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1466182                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1198405141                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1965205718                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       707372                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       707372                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1714356                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    763620039                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1466182                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1199112513                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1965913090                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1714356                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    763620039                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1466182                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1199112513                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1965913090                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.154205                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.167841                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.162736                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.154205                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.167924                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.162786                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.154205                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.167924                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.162786                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 114290.400000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 150141.572749                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 112783.230769                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 141338.028187                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 144574.833959                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 141474.400000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 141474.400000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 114290.400000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 150141.572749                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 112783.230769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 141338.108557                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 144573.693926                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 114290.400000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 150141.572749                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 112783.230769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 141338.108557                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 144573.693926                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               460.997295                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012302241                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2195883.386117                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.997295                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          446                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024034                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.714744                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.738778                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12294589                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12294589                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12294589                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12294589                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12294589                       # number of overall hits
system.cpu0.icache.overall_hits::total       12294589                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2869537                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2869537                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2869537                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2869537                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2869537                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2869537                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12294604                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12294604                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12294604                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12294604                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12294604                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12294604                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 191302.466667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 191302.466667                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 191302.466667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 191302.466667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 191302.466667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 191302.466667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2712237                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2712237                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2712237                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2712237                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2712237                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2712237                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 180815.800000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 180815.800000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 180815.800000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 180815.800000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 180815.800000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 180815.800000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 32982                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               162339982                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 33238                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4884.168181                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.416464                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.583536                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.903971                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.096029                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9059378                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9059378                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7072849                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7072849                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17115                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17115                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17088                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17088                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16132227                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16132227                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16132227                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16132227                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        84255                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        84255                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        84255                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         84255                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        84255                       # number of overall misses
system.cpu0.dcache.overall_misses::total        84255                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   8102370730                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   8102370730                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   8102370730                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   8102370730                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   8102370730                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   8102370730                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9143633                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9143633                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17115                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17115                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16216482                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16216482                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16216482                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16216482                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009215                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009215                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005196                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005196                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005196                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005196                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 96164.865349                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 96164.865349                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 96164.865349                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 96164.865349                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 96164.865349                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 96164.865349                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9239                       # number of writebacks
system.cpu0.dcache.writebacks::total             9239                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        51273                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        51273                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        51273                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        51273                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        51273                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        51273                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        32982                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        32982                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        32982                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        32982                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        32982                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        32982                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2925125807                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2925125807                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2925125807                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2925125807                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2925125807                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2925125807                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003607                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003607                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002034                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002034                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002034                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002034                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 88688.551543                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 88688.551543                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 88688.551543                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 88688.551543                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 88688.551543                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 88688.551543                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996169                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1009206007                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2034689.530242                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996169                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020827                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12344212                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12344212                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12344212                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12344212                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12344212                       # number of overall hits
system.cpu1.icache.overall_hits::total       12344212                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2914976                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2914976                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2914976                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2914976                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2914976                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2914976                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12344228                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12344228                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12344228                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12344228                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12344228                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12344228                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst       182186                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total       182186                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst       182186                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total       182186                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst       182186                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total       182186                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2331201                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2331201                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2331201                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2331201                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2331201                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2331201                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 179323.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 179323.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 179323.153846                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 179323.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 179323.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 179323.153846                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 50523                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               171189232                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 50779                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3371.260403                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.281877                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.718123                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911257                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088743                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8767322                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8767322                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6901221                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6901221                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16871                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16871                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16010                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16010                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15668543                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15668543                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15668543                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15668543                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       145214                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       145214                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2831                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2831                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       148045                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        148045                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       148045                       # number of overall misses
system.cpu1.dcache.overall_misses::total       148045                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  15698384464                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  15698384464                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    439081668                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    439081668                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  16137466132                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  16137466132                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  16137466132                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  16137466132                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8912536                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8912536                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6904052                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6904052                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16871                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16871                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16010                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16010                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15816588                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15816588                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15816588                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15816588                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.016293                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.016293                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000410                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000410                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009360                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009360                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009360                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009360                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 108105.172118                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 108105.172118                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 155097.728011                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 155097.728011                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 109003.790280                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 109003.790280                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 109003.790280                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 109003.790280                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       620783                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 77597.875000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        23008                       # number of writebacks
system.cpu1.dcache.writebacks::total            23008                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        94696                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        94696                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2826                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2826                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        97522                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        97522                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        97522                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        97522                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        50518                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        50518                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            5                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        50523                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        50523                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        50523                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        50523                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4517309783                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4517309783                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1040196                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1040196                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4518349979                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4518349979                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4518349979                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4518349979                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005668                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005668                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003194                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003194                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003194                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003194                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 89419.806465                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 89419.806465                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 208039.200000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 208039.200000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 89431.545613                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 89431.545613                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 89431.545613                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 89431.545613                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
