<?xml version="1.0" encoding="UTF-8" ?>
<SynplifyOutput>
	<result>Success</result>
	<design>mult_rd</design>
	<target_verilog>F:\MPFS_Projects\MPFS_ICICLE\synthesis\mult_rd.vm</target_verilog>
</SynplifyOutput>
