$date
	Wed Aug 27 09:23:54 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! S $end
$var wire 1 " Cout $end
$var reg 1 # A $end
$var reg 1 $ B $end
$scope module DUT $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var reg 1 " Cout $end
$var reg 1 ! S $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x$
x#
x"
x!
$end
#5
0"
0!
0$
0#
#10
1!
1$
#15
0$
1#
#20
1"
0!
1$
#25
