# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 11
attribute \src "dut.sv:23.1-59.10"
attribute \cells_not_processed 1
module \nested_struct
  wire width 62 $0\out_data[61:0]
  wire width 62 $0\processed_data
  wire width 8 $auto$expression.cpp:565:import_operation$1
  wire width 16 $auto$expression.cpp:565:import_operation$7
  wire $auto$rtlil.cc:3006:And$6
  wire width 4 $auto$rtlil.cc:3007:Or$10
  wire width 32 $auto$rtlil.cc:3008:Xor$4
  attribute \src "dut.sv:26.18-26.21"
  wire input 3 \clk
  attribute \src "dut.sv:24.38-24.45"
  wire width 62 input 1 \in_data
  attribute \src "dut.sv:25.38-25.46"
  wire width 62 output 2 \out_data
  attribute \src "dut.sv:33.21-33.35"
  attribute \wiretype "\\main_pkg::nested_struct_t"
  wire width 62 \processed_data
  attribute \src "dut.sv:27.18-27.21"
  wire input 4 \rst
  cell $and $auto$expression.cpp:502:import_operation$5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 1'x
    connect \B \in_data [0]
    connect \Y $auto$rtlil.cc:3006:And$6
  end
  cell $or $auto$expression.cpp:506:import_operation$9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \in_data [4:1]
    connect \B 4'1010
    connect \Y $auto$rtlil.cc:3007:Or$10
  end
  cell $xor $auto$expression.cpp:510:import_operation$3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A 32'x
    connect \B 32'11011110101011011011111011101111
    connect \Y $auto$rtlil.cc:3008:Xor$4
  end
  cell $add $auto$expression.cpp:579:import_operation$2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A 8'x
    connect \B 8'00000001
    connect \Y $auto$expression.cpp:565:import_operation$1
  end
  cell $add $auto$expression.cpp:579:import_operation$8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A \in_data [20:5]
    connect \B 16'0000000001100100
    connect \Y $auto$expression.cpp:565:import_operation$7
  end
  attribute \always_ff 1
  attribute \src "dut.sv:36.5-42.8"
  process $proc$dut.sv:36$1
    assign $0\out_data[61:0] \out_data
    attribute \src "dut.sv:32.9-36.12"
    switch \rst
      attribute \src "dut.sv:32.13-32.16"
      case 1'1
        assign $0\out_data[61:0] 62'00000000000000000000000000000000000000000000000000000000000000
      attribute \src "dut.sv:34.13-34.17"
      case 
        assign $0\out_data[61:0] \processed_data
    end
    sync posedge \clk
      update \out_data $0\out_data[61:0]
  end
  attribute \src "dut.sv:45.5-57.8"
  process $proc$dut.sv:45$1
    assign $0\processed_data \processed_data
    assign $0\processed_data \in_data
    assign $0\processed_data [61:54] $auto$expression.cpp:565:import_operation$1
    assign $0\processed_data [53:22] $auto$rtlil.cc:3008:Xor$4
    assign $0\processed_data [21] $auto$rtlil.cc:3006:And$6
    assign $0\processed_data [20:5] $auto$expression.cpp:565:import_operation$7
    assign $0\processed_data [4:1] $auto$rtlil.cc:3007:Or$10
    assign $0\processed_data [0] 1'x
    sync always
      update \processed_data $0\processed_data
  end
end
