

================================================================
== Vitis HLS Report for 'consumer_Pipeline_VITIS_LOOP_15_1'
================================================================
* Date:           Fri Jan  9 14:22:47 2026

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        build_Infeasi_Res_S2.xcv80-lsva4737-2MHP-e-S
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.665 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_15_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %dualInfeasRay_SVfifo_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%muxLogicCE_to_n_read = muxlogic"   --->   Operation 7 'muxlogic' 'muxLogicCE_to_n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%n_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %n" [./basic_helper.hpp:13->./Compute_Primal_Infeasibility.hpp:71->Infeasi_Res_S2.cpp:95]   --->   Operation 8 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i31 0"   --->   Operation 9 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i31 %i"   --->   Operation 10 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.40ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln15 = br void %for.inc.i" [./basic_helper.hpp:15->./Compute_Primal_Infeasibility.hpp:71->Infeasi_Res_S2.cpp:95]   --->   Operation 12 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_i_load = muxlogic i31 %i"   --->   Operation 13 'muxlogic' 'MuxLogicAddr_to_i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_load = load i31 %i" [./basic_helper.hpp:15->./Compute_Primal_Infeasibility.hpp:71->Infeasi_Res_S2.cpp:95]   --->   Operation 14 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i31 %i_load" [./basic_helper.hpp:15->./Compute_Primal_Infeasibility.hpp:71->Infeasi_Res_S2.cpp:95]   --->   Operation 15 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.66ns)   --->   "%icmp_ln15 = icmp_slt  i32 %zext_ln15, i32 %n_read" [./basic_helper.hpp:15->./Compute_Primal_Infeasibility.hpp:71->Infeasi_Res_S2.cpp:95]   --->   Operation 16 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %consumer.exit.exitStub, void %for.inc.split.i" [./basic_helper.hpp:15->./Compute_Primal_Infeasibility.hpp:71->Infeasi_Res_S2.cpp:95]   --->   Operation 17 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.86ns)   --->   "%add_ln15 = add i31 %i_load, i31 1" [./basic_helper.hpp:15->./Compute_Primal_Infeasibility.hpp:71->Infeasi_Res_S2.cpp:95]   --->   Operation 18 'add' 'add_ln15' <Predicate = (icmp_ln15)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln15 = muxlogic i31 %add_ln15"   --->   Operation 19 'muxlogic' 'muxLogicData_to_store_ln15' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln15 = muxlogic i31 %i"   --->   Operation 20 'muxlogic' 'muxLogicAddr_to_store_ln15' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.40ns)   --->   "%store_ln15 = store i31 %add_ln15, i31 %i" [./basic_helper.hpp:15->./Compute_Primal_Infeasibility.hpp:71->Infeasi_Res_S2.cpp:95]   --->   Operation 21 'store' 'store_ln15' <Predicate = (icmp_ln15)> <Delay = 0.40>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 27 'ret' 'ret_ln0' <Predicate = (!icmp_ln15)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.75>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln16 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [./basic_helper.hpp:16->./Compute_Primal_Infeasibility.hpp:71->Infeasi_Res_S2.cpp:95]   --->   Operation 22 'specpipeline' 'specpipeline_ln16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [./basic_helper.hpp:15->./Compute_Primal_Infeasibility.hpp:71->Infeasi_Res_S2.cpp:95]   --->   Operation 23 'specloopname' 'specloopname_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%muxLogicCE_to_p_0 = muxlogic"   --->   Operation 24 'muxlogic' 'muxLogicCE_to_p_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.75ns)   --->   "%p_0 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %dualInfeasRay_SVfifo_i" [./basic_helper.hpp:17->./Compute_Primal_Infeasibility.hpp:71->Infeasi_Res_S2.cpp:95]   --->   Operation 25 'read' 'p_0' <Predicate = true> <Delay = 0.75> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.91> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln15 = br void %for.inc.i" [./basic_helper.hpp:15->./Compute_Primal_Infeasibility.hpp:71->Infeasi_Res_S2.cpp:95]   --->   Operation 26 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.333ns, clock uncertainty: 0.900ns.

 <State 1>: 1.665ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'i' [9]  (0.400 ns)
	'load' operation 31 bit ('i_load', ./basic_helper.hpp:15->./Compute_Primal_Infeasibility.hpp:71->Infeasi_Res_S2.cpp:95) on local variable 'i' [13]  (0.000 ns)
	'add' operation 31 bit ('add_ln15', ./basic_helper.hpp:15->./Compute_Primal_Infeasibility.hpp:71->Infeasi_Res_S2.cpp:95) [18]  (0.865 ns)
	'muxlogic' operation 0 bit ('muxLogicData_to_store_ln15') [23]  (0.000 ns)
	'store' operation 0 bit ('store_ln15', ./basic_helper.hpp:15->./Compute_Primal_Infeasibility.hpp:71->Infeasi_Res_S2.cpp:95) of variable 'add_ln15', ./basic_helper.hpp:15->./Compute_Primal_Infeasibility.hpp:71->Infeasi_Res_S2.cpp:95 on local variable 'i' [25]  (0.400 ns)

 <State 2>: 0.753ns
The critical path consists of the following:
	'muxlogic' operation 512 bit ('muxLogicCE_to_p_0') [21]  (0.000 ns)
	fifo read operation ('p_0', ./basic_helper.hpp:17->./Compute_Primal_Infeasibility.hpp:71->Infeasi_Res_S2.cpp:95) on port 'dualInfeasRay_SVfifo_i' (./basic_helper.hpp:17->./Compute_Primal_Infeasibility.hpp:71->Infeasi_Res_S2.cpp:95) [22]  (0.753 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
