// Seed: 895972372
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  assign module_1.id_19 = 0;
  inout wire id_1;
  wire id_3;
  ;
endmodule
module module_1 (
    output uwire id_0,
    input tri id_1,
    input wire id_2,
    input tri0 id_3,
    output tri1 id_4,
    input tri id_5,
    input wire id_6,
    output tri1 id_7,
    output supply1 id_8,
    output tri0 id_9,
    input wor id_10,
    input wire id_11,
    input wand id_12,
    input tri0 id_13,
    input wand id_14,
    output tri0 id_15,
    input tri0 id_16,
    output logic id_17,
    input wand id_18,
    output tri id_19
    , id_21 = -1
);
  assign id_0 = id_5;
  module_0 modCall_1 (
      id_21,
      id_21
  );
  always id_17 = id_2;
  assign id_19 = 1;
endmodule
