
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+4052 (git sha1 a58571d0, clang 6.0.0-1ubuntu2 -fPIC -Os)


-- Executing script file `design_aiger.ys' --

1. Executing RTLIL frontend.
Input filename: design_nomem.il

2. Executing FLATTEN pass (flatten design).
Deleting now unused module vscale_src_b_mux.
Deleting now unused module vscale_src_a_mux.
Deleting now unused module vscale_regfile.
Deleting now unused module vscale_pipeline.
Deleting now unused module vscale_mul_div.
Deleting now unused module vscale_imm_gen.
Deleting now unused module vscale_hasti_bridge.
Deleting now unused module vscale_ctrl.
Deleting now unused module vscale_csr_file.
Deleting now unused module vscale_core.
Deleting now unused module vscale_alu.
Deleting now unused module vscale_PC_mux.
<suppressed ~13 debug messages>

3. Executing SETUNDEF pass (replace undef values with defined constants).

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module vscale_sim_top.
<suppressed ~799 debug messages>

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vscale_sim_top'.
<suppressed ~1335 debug messages>
Removed a total of 445 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vscale_sim_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\core_gen_block[0].vscale.\pipeline.$ternary$mvscale_top_c1_nonmem.v:14902$732: \core_gen_block[0].vscale.pipeline.inst_DX [19] -> 1'1
      Replacing known input bits on port B of cell $flatten\core_gen_block[0].vscale.\pipeline.$ternary$mvscale_top_c1_nonmem.v:14901$731: \core_gen_block[0].vscale.pipeline.inst_DX [18] -> 1'1
      Replacing known input bits on port B of cell $flatten\core_gen_block[0].vscale.\pipeline.$ternary$mvscale_top_c1_nonmem.v:14900$730: \core_gen_block[0].vscale.pipeline.inst_DX [17] -> 1'1
      Replacing known input bits on port B of cell $flatten\core_gen_block[0].vscale.\pipeline.$ternary$mvscale_top_c1_nonmem.v:14899$729: \core_gen_block[0].vscale.pipeline.inst_DX [16] -> 1'1
      Replacing known input bits on port B of cell $flatten\core_gen_block[0].vscale.\pipeline.$ternary$mvscale_top_c1_nonmem.v:14898$728: \core_gen_block[0].vscale.pipeline.inst_DX [15] -> 1'1
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16201$1744.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16202$1745.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16203$1746.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16204$1747.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16205$1748.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16206$1749.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16207$1750.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16208$1751.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16209$1752.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16210$1753.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16211$1754.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16212$1755.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16213$1756.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16214$1757.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16215$1758.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16216$1759.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16217$1760.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16218$1761.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16219$1762.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16220$1763.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16221$1764.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16222$1765.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16223$1766.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16224$1767.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16225$1768.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16226$1769.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16227$1770.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16228$1771.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16229$1772.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16230$1773.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16231$1774.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16232$1775.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16233$1776.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16233$1776.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16234$1777.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16234$1777.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16235$1778.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16235$1778.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16236$1779.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16236$1779.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16237$1780.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16237$1780.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16238$1781.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16238$1781.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16239$1782.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16239$1782.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16240$1783.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16240$1783.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16241$1784.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16241$1784.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16242$1785.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16242$1785.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16243$1786.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16243$1786.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16244$1787.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16244$1787.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16245$1788.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16245$1788.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16246$1789.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16246$1789.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16247$1790.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16247$1790.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16248$1791.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16248$1791.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16249$1792.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16249$1792.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16250$1793.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16250$1793.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16251$1794.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16251$1794.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16252$1795.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16252$1795.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16253$1796.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16253$1796.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16254$1797.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16254$1797.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16255$1798.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16255$1798.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16256$1799.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16256$1799.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16257$1800.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16257$1800.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16258$1801.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16258$1801.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16259$1802.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16259$1802.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16260$1803.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16260$1803.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16261$1804.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16261$1804.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16262$1805.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16262$1805.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16263$1806.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16263$1806.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16264$1807.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16264$1807.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16265$1808.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16265$1808.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16266$1809.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16266$1809.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16267$1810.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16267$1810.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16268$1811.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16268$1811.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16269$1812.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16269$1812.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16270$1813.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16270$1813.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16271$1814.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16271$1814.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16272$1815.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16272$1815.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16273$1816.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16273$1816.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16274$1817.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16274$1817.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16275$1818.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16275$1818.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16276$1819.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16276$1819.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16277$1820.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16277$1820.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16278$1821.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16278$1821.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16279$1822.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16279$1822.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16280$1823.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16280$1823.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16281$1824.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16281$1824.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16282$1825.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16282$1825.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16283$1826.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16283$1826.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16284$1827.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16284$1827.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16285$1828.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16285$1828.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16286$1829.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16286$1829.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16287$1830.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16287$1830.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16288$1831.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16288$1831.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16289$1832.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16289$1832.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16290$1833.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16290$1833.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16291$1834.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16291$1834.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16292$1835.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16292$1835.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16293$1836.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16293$1836.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16294$1837.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16294$1837.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16295$1838.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16295$1838.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16296$1839.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16296$1839.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16361$1904.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16361$1904.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16362$1905.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16362$1905.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16363$1906.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16363$1906.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16364$1907.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16364$1907.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16365$1908.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16365$1908.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16366$1909.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16366$1909.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16367$1910.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16367$1910.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16368$1911.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16368$1911.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16369$1912.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16369$1912.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16370$1913.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16370$1913.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16371$1914.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16371$1914.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16372$1915.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16372$1915.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16373$1916.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16373$1916.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16374$1917.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16374$1917.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16375$1918.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16375$1918.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16376$1919.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16376$1919.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16377$1920.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16377$1920.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16378$1921.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16378$1921.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16379$1922.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16379$1922.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16380$1923.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16380$1923.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16381$1924.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16381$1924.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16382$1925.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16382$1925.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16383$1926.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16383$1926.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16384$1927.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16384$1927.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16385$1928.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16385$1928.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16386$1929.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16386$1929.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16387$1930.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16387$1930.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16388$1931.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16388$1931.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16389$1932.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16389$1932.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16390$1933.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16390$1933.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16391$1934.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16391$1934.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16392$1935.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16392$1935.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16393$1936.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16393$1936.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16394$1937.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16394$1937.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16395$1938.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16395$1938.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16396$1939.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16396$1939.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16397$1940.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16397$1940.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16398$1941.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16398$1941.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16399$1942.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16399$1942.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16400$1943.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16400$1943.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16401$1944.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16401$1944.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16402$1945.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16402$1945.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16403$1946.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16403$1946.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16404$1947.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16404$1947.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16405$1948.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16405$1948.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16406$1949.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16406$1949.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16407$1950.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16407$1950.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16408$1951.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16408$1951.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16409$1952.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16409$1952.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16410$1953.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16410$1953.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16411$1954.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16411$1954.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16412$1955.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16412$1955.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16413$1956.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16413$1956.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16414$1957.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16414$1957.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16415$1958.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16415$1958.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16416$1959.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16416$1959.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16417$1960.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16417$1960.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16418$1961.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16418$1961.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16419$1962.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16419$1962.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16420$1963.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16420$1963.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16421$1964.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16421$1964.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16422$1965.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16422$1965.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16423$1966.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16423$1966.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16424$1967.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16424$1967.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16425$1968.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16425$1968.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16426$1969.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16426$1969.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16427$1970.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16427$1970.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16428$1971.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16428$1971.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16429$1972.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16429$1972.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16430$1973.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16430$1973.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16431$1974.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16431$1974.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16432$1975.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16432$1975.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16433$1976.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16433$1976.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16434$1977.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16434$1977.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16435$1978.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16435$1978.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16436$1979.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16436$1979.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16437$1980.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16437$1980.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16438$1981.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16438$1981.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16439$1982.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16439$1982.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16440$1983.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16440$1983.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16441$1984.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16441$1984.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16442$1985.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16442$1985.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16443$1986.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16443$1986.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16444$1987.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16444$1987.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16445$1988.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16445$1988.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16446$1989.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16446$1989.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16447$1990.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16447$1990.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16448$1991.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16448$1991.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16449$1992.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16449$1992.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16450$1993.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16450$1993.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16451$1994.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16451$1994.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16452$1995.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16452$1995.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16453$1996.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16453$1996.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16454$1997.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16454$1997.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16455$1998.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16455$1998.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16456$1999.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16456$1999.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16457$2000.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16457$2000.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16458$2001.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16458$2001.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16459$2002.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16459$2002.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16460$2003.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16460$2003.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16461$2004.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16461$2004.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16462$2005.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16462$2005.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16463$2006.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16463$2006.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16464$2007.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16464$2007.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16465$2008.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16465$2008.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16466$2009.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16466$2009.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16467$2010.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16467$2010.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16468$2011.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16468$2011.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16469$2012.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16469$2012.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16470$2013.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16470$2013.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16471$2014.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16471$2014.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16472$2015.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16472$2015.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16473$2016.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16473$2016.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16474$2017.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16474$2017.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16475$2018.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16475$2018.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16476$2019.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16476$2019.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16477$2020.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16477$2020.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16478$2021.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16478$2021.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16479$2022.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16479$2022.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16480$2023.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16480$2023.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16481$2024.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16481$2024.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16482$2025.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16482$2025.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16483$2026.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16483$2026.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16484$2027.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16484$2027.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16485$2028.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16485$2028.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16486$2029.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16486$2029.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16487$2030.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16487$2030.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16488$2031.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16488$2031.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16489$2032.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16489$2032.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16490$2033.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16490$2033.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16491$2034.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16491$2034.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16492$2035.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16492$2035.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16493$2036.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16493$2036.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16494$2037.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16494$2037.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16495$2038.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16495$2038.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16496$2039.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16496$2039.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16497$2040.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16497$2040.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16498$2041.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16498$2041.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16499$2042.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16499$2042.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16500$2043.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16500$2043.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16501$2044.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16501$2044.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16502$2045.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16502$2045.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16503$2046.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16503$2046.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16504$2047.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16504$2047.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16505$2048.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16505$2048.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16506$2049.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16506$2049.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16507$2050.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16507$2050.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16508$2051.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16508$2051.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16509$2052.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16509$2052.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16510$2053.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16510$2053.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16511$2054.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16511$2054.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16512$2055.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16512$2055.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16513$2056.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16513$2056.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16514$2057.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16514$2057.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16515$2058.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16515$2058.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16516$2059.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16516$2059.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16517$2060.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16517$2060.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16518$2061.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16518$2061.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16519$2062.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16519$2062.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16520$2063.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16520$2063.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16521$2064.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16521$2064.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16522$2065.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16522$2065.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16523$2066.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16523$2066.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16524$2067.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16524$2067.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16525$2068.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16525$2068.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16526$2069.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16526$2069.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16527$2070.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16527$2070.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16528$2071.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16528$2071.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16529$2072.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16529$2072.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16530$2073.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16530$2073.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16531$2074.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16531$2074.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16532$2075.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16532$2075.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16533$2076.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16533$2076.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16534$2077.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16534$2077.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16535$2078.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16535$2078.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16536$2079.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16536$2079.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16537$2080.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16537$2080.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16538$2081.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16538$2081.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16539$2082.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16539$2082.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16540$2083.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16540$2083.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16541$2084.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16541$2084.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16542$2085.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16542$2085.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16543$2086.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16543$2086.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16544$2087.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16544$2087.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16545$2088.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16545$2088.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16546$2089.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16546$2089.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16547$2090.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16547$2090.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16548$2091.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16548$2091.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16549$2092.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16549$2092.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16550$2093.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16550$2093.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16551$2094.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16551$2094.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16552$2095.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16552$2095.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16553$2096.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16553$2096.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16554$2097.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16554$2097.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16555$2098.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16555$2098.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16556$2099.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16556$2099.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16557$2100.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16557$2100.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16558$2101.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16558$2101.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16559$2102.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16559$2102.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16560$2103.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16560$2103.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16561$2104.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16561$2104.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16562$2105.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16562$2105.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16563$2106.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16563$2106.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16564$2107.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16564$2107.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16565$2108.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16565$2108.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16566$2109.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16566$2109.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16567$2110.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16567$2110.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16568$2111.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16568$2111.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16569$2112.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16569$2112.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16570$2113.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16570$2113.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16571$2114.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16571$2114.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16572$2115.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16572$2115.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16573$2116.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16573$2116.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16574$2117.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16574$2117.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16575$2118.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16575$2118.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16576$2119.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16576$2119.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16577$2120.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16577$2120.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16578$2121.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16578$2121.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16579$2122.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16579$2122.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16580$2123.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16580$2123.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16581$2124.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16581$2124.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16582$2125.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16582$2125.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16583$2126.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16583$2126.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16584$2127.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16584$2127.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16585$2128.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16585$2128.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16586$2129.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16586$2129.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16587$2130.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16587$2130.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16588$2131.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16588$2131.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16589$2132.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16589$2132.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16590$2133.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16590$2133.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16591$2134.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16591$2134.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16592$2135.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16592$2135.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16593$2136.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16593$2136.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16594$2137.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16594$2137.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16595$2138.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16595$2138.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16596$2139.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16596$2139.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16597$2140.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16597$2140.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16598$2141.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16598$2141.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16599$2142.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16599$2142.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16600$2143.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16600$2143.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16601$2144.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16601$2144.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16602$2145.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16602$2145.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16603$2146.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16603$2146.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16604$2147.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16604$2147.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16605$2148.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16605$2148.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16606$2149.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16606$2149.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16607$2150.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16607$2150.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16608$2151.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16608$2151.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16609$2152.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16609$2152.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16610$2153.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16610$2153.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16611$2154.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16611$2154.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16612$2155.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16612$2155.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16613$2156.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16613$2156.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16614$2157.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16614$2157.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16615$2158.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16615$2158.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16616$2159.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16616$2159.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16617$2160.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16617$2160.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16618$2161.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16618$2161.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16619$2162.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16619$2162.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16620$2163.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16620$2163.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16621$2164.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16621$2164.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16622$2165.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16622$2165.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16623$2166.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16623$2166.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16624$2167.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16624$2167.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16625$2168.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16625$2168.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16626$2169.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16626$2169.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16627$2170.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16627$2170.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16628$2171.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16628$2171.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16629$2172.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16629$2172.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16630$2173.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16630$2173.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16631$2174.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16631$2174.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16632$2175.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16632$2175.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16633$2176.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16633$2176.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16634$2177.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16634$2177.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16635$2178.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16635$2178.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16636$2179.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16636$2179.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16637$2180.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16637$2180.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16638$2181.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16638$2181.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16639$2182.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16639$2182.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16640$2183.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16640$2183.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16641$2184.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16641$2184.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16642$2185.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16642$2185.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16643$2186.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16643$2186.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16644$2187.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16644$2187.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16645$2188.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16645$2188.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16646$2189.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16646$2189.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16647$2190.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16647$2190.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16648$2191.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16648$2191.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16649$2192.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16649$2192.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16650$2193.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16650$2193.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16651$2194.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16651$2194.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16652$2195.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16652$2195.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16653$2196.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16653$2196.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16654$2197.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16654$2197.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16655$2198.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16655$2198.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16656$2199.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16656$2199.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16657$2200.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16657$2200.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16658$2201.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16658$2201.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16659$2202.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16659$2202.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16660$2203.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16660$2203.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16661$2204.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16661$2204.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16662$2205.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16662$2205.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16663$2206.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16663$2206.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16664$2207.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16664$2207.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16665$2208.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16665$2208.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16666$2209.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16666$2209.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16667$2210.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16667$2210.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16668$2211.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16668$2211.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16669$2212.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16669$2212.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16670$2213.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16670$2213.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16671$2214.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16671$2214.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16672$2215.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16672$2215.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16673$2216.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16673$2216.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16674$2217.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16674$2217.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16675$2218.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16675$2218.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16676$2219.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16676$2219.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16677$2220.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16677$2220.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16678$2221.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16678$2221.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16679$2222.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16679$2222.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16680$2223.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16680$2223.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16681$2224.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16681$2224.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16682$2225.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16682$2225.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16683$2226.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16683$2226.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16684$2227.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16684$2227.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16685$2228.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16685$2228.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16686$2229.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16686$2229.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16687$2230.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16687$2230.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16688$2231.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16688$2231.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16689$2232.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16689$2232.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16690$2233.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16690$2233.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16691$2234.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16691$2234.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16692$2235.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16692$2235.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16693$2236.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16693$2236.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16694$2237.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16694$2237.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16695$2238.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16695$2238.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16696$2239.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16696$2239.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16697$2240.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16697$2240.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16698$2241.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16698$2241.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16699$2242.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16699$2242.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16700$2243.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16700$2243.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16701$2244.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16701$2244.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16702$2245.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16702$2245.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16703$2246.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16703$2246.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16704$2247.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16704$2247.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16705$2248.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16705$2248.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16706$2249.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16706$2249.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16707$2250.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16707$2250.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16708$2251.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16708$2251.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16709$2252.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16709$2252.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16710$2253.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16710$2253.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16711$2254.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16711$2254.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16712$2255.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16712$2255.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16713$2256.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16713$2256.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16714$2257.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16714$2257.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16715$2258.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16715$2258.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16716$2259.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16716$2259.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16717$2260.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16717$2260.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16718$2261.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16718$2261.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16719$2262.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16719$2262.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16720$2263.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16720$2263.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16721$2264.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16721$2264.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16722$2265.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16722$2265.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16723$2266.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16723$2266.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16724$2267.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16724$2267.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16725$2268.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16725$2268.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16726$2269.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16726$2269.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16727$2270.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16727$2270.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16728$2271.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16728$2271.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16729$2272.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16729$2272.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16730$2273.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16730$2273.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16731$2274.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16731$2274.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16732$2275.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16732$2275.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16733$2276.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16733$2276.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16734$2277.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16734$2277.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16735$2278.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16735$2278.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16736$2279.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16736$2279.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16737$2280.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16737$2280.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16738$2281.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16738$2281.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16739$2282.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16739$2282.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16740$2283.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16740$2283.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16741$2284.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16741$2284.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16742$2285.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16742$2285.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16743$2286.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16743$2286.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16744$2287.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16744$2287.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16745$2288.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16746$2289.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16747$2290.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16748$2291.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16749$2292.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16750$2293.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16751$2294.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16752$2295.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16753$2296.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16754$2297.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16755$2298.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16756$2299.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16757$2300.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16758$2301.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16759$2302.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16760$2303.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16761$2304.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16762$2305.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16763$2306.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16764$2307.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16765$2308.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16766$2309.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16767$2310.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16768$2311.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16769$2312.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16770$2313.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16771$2314.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16772$2315.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16773$2316.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16774$2317.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16775$2318.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16776$2319.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16777$2320.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16778$2321.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16779$2322.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16780$2323.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16781$2324.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16782$2325.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16783$2326.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16784$2327.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16785$2328.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16786$2329.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16787$2330.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16788$2331.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16789$2332.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16790$2333.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16791$2334.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16792$2335.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16793$2336.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16794$2337.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16795$2338.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16796$2339.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16797$2340.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16798$2341.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16799$2342.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16800$2343.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16801$2344.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16802$2345.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16803$2346.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16804$2347.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16805$2348.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16806$2349.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16807$2350.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16808$2351.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16809$2352.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16809$2352.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16810$2353.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16810$2353.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16811$2354.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16811$2354.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16812$2355.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16812$2355.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16813$2356.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16813$2356.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16814$2357.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16814$2357.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16815$2358.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16815$2358.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16816$2359.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16816$2359.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16817$2360.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16817$2360.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16818$2361.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16818$2361.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16819$2362.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16819$2362.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16820$2363.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16820$2363.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16821$2364.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16821$2364.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16822$2365.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16822$2365.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16823$2366.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16823$2366.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16824$2367.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16824$2367.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16825$2368.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16825$2368.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16826$2369.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16826$2369.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16827$2370.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16827$2370.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16828$2371.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16828$2371.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16829$2372.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16829$2372.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16830$2373.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16830$2373.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16831$2374.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16831$2374.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16832$2375.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16832$2375.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16833$2376.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16833$2376.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16834$2377.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16834$2377.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16835$2378.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16835$2378.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16836$2379.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16836$2379.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16837$2380.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16837$2380.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16838$2381.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16838$2381.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16839$2382.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16839$2382.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16840$2383.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16840$2383.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16841$2384.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16841$2384.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16842$2385.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16842$2385.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16843$2386.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16843$2386.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16844$2387.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16844$2387.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16845$2388.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16845$2388.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16846$2389.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16846$2389.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16847$2390.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16847$2390.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16848$2391.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16848$2391.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16849$2392.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16849$2392.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16850$2393.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16850$2393.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16851$2394.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16851$2394.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16852$2395.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16852$2395.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16853$2396.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16853$2396.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16854$2397.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16854$2397.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16855$2398.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16855$2398.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16856$2399.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16856$2399.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16857$2400.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16857$2400.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16858$2401.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16858$2401.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16859$2402.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16859$2402.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16860$2403.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16860$2403.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16861$2404.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16861$2404.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16862$2405.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16862$2405.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16863$2406.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16863$2406.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16864$2407.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16864$2407.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16865$2408.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16865$2408.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16866$2409.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16866$2409.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16867$2410.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16867$2410.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16868$2411.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16868$2411.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16869$2412.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16869$2412.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16870$2413.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16870$2413.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16871$2414.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16871$2414.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16872$2415.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16872$2415.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16873$2416.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16873$2416.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16874$2417.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16874$2417.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16875$2418.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16875$2418.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16876$2419.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16876$2419.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16877$2420.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16877$2420.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16878$2421.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16878$2421.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16879$2422.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16879$2422.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16880$2423.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16880$2423.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16881$2424.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16881$2424.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16882$2425.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16882$2425.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16883$2426.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16883$2426.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16884$2427.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16884$2427.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16885$2428.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16885$2428.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16886$2429.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16886$2429.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16887$2430.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16887$2430.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16888$2431.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16888$2431.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16889$2432.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16889$2432.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16890$2433.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16890$2433.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16891$2434.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16891$2434.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16892$2435.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16892$2435.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16893$2436.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16893$2436.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16894$2437.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16894$2437.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16895$2438.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16895$2438.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16896$2439.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16896$2439.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16897$2440.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16897$2440.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16898$2441.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16898$2441.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16899$2442.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16899$2442.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16900$2443.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16900$2443.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16901$2444.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16901$2444.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16902$2445.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16902$2445.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16903$2446.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16903$2446.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16904$2447.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16904$2447.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16905$2448.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16905$2448.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16906$2449.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16906$2449.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16907$2450.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16907$2450.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16908$2451.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16908$2451.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16909$2452.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16909$2452.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16910$2453.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16910$2453.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16911$2454.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16911$2454.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16912$2455.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16912$2455.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16913$2456.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16913$2456.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16914$2457.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16914$2457.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16915$2458.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16915$2458.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16916$2459.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16916$2459.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16917$2460.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16917$2460.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16918$2461.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16918$2461.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16919$2462.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16919$2462.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16920$2463.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16920$2463.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16921$2464.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16921$2464.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16922$2465.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16922$2465.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16923$2466.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16923$2466.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16924$2467.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16924$2467.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16925$2468.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16925$2468.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16926$2469.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16926$2469.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16927$2470.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16927$2470.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16928$2471.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16928$2471.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16929$2472.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16929$2472.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16930$2473.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16930$2473.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16931$2474.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16931$2474.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16932$2475.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16932$2475.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16933$2476.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16933$2476.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16934$2477.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16934$2477.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16935$2478.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16935$2478.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16936$2479.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16936$2479.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16937$2480.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16937$2480.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16938$2481.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16938$2481.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16939$2482.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16939$2482.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16940$2483.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16940$2483.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16941$2484.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16941$2484.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16942$2485.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16942$2485.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16943$2486.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16943$2486.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16944$2487.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16944$2487.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16945$2488.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16945$2488.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16946$2489.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16946$2489.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16947$2490.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16947$2490.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16948$2491.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16948$2491.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16949$2492.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16949$2492.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16950$2493.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16950$2493.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16951$2494.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16951$2494.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16952$2495.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16952$2495.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16953$2496.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16953$2496.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16954$2497.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16954$2497.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16955$2498.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16955$2498.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16956$2499.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16956$2499.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16957$2500.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16957$2500.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16958$2501.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16958$2501.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16959$2502.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16959$2502.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16960$2503.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16960$2503.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16961$2504.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16961$2504.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16962$2505.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16962$2505.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16963$2506.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16963$2506.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16964$2507.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16964$2507.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16965$2508.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16965$2508.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16966$2509.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16966$2509.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16967$2510.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16967$2510.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16968$2511.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16968$2511.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16969$2512.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16969$2512.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16970$2513.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16970$2513.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16971$2514.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16971$2514.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16972$2515.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16972$2515.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16973$2516.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16973$2516.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16974$2517.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16974$2517.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16975$2518.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16975$2518.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16976$2519.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16976$2519.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16977$2520.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16977$2520.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16978$2521.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16978$2521.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16979$2522.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16979$2522.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16980$2523.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16980$2523.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16981$2524.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16981$2524.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16982$2525.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16982$2525.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16983$2526.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16983$2526.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16984$2527.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16984$2527.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16985$2528.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16985$2528.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16986$2529.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16986$2529.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16987$2530.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16987$2530.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16988$2531.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16988$2531.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16989$2532.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16989$2532.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16990$2533.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16990$2533.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16991$2534.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16991$2534.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16992$2535.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16992$2535.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16993$2536.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16993$2536.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16994$2537.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16994$2537.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16995$2538.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16995$2538.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16996$2539.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16996$2539.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16997$2540.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16997$2540.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16998$2541.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16998$2541.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16999$2542.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:16999$2542.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17000$2543.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17000$2543.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17001$2544.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17002$2545.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17003$2546.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17004$2547.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17005$2548.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17006$2549.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17007$2550.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17008$2551.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17009$2552.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17010$2553.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17011$2554.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17012$2555.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17013$2556.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17014$2557.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17015$2558.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17016$2559.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17017$2560.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17018$2561.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17019$2562.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17020$2563.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17021$2564.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17022$2565.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17023$2566.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17024$2567.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17025$2568.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17026$2569.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17027$2570.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17028$2571.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17029$2572.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17030$2573.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17031$2574.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17032$2575.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17033$2576.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17034$2577.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17035$2578.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17036$2579.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17037$2580.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17038$2581.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17039$2582.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17040$2583.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17041$2584.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17042$2585.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17043$2586.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17044$2587.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17045$2588.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17046$2589.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17047$2590.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17048$2591.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17049$2592.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17050$2593.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17051$2594.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17052$2595.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17053$2596.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17054$2597.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17055$2598.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17056$2599.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17057$2600.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17058$2601.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17059$2602.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17060$2603.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17061$2604.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17062$2605.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17063$2606.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17064$2607.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17065$2608.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17065$2608.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17066$2609.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17066$2609.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17067$2610.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17067$2610.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17068$2611.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17068$2611.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17069$2612.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17069$2612.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17070$2613.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17070$2613.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17071$2614.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17071$2614.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17072$2615.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17072$2615.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17073$2616.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17073$2616.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17074$2617.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17074$2617.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17075$2618.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17075$2618.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17076$2619.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17076$2619.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17077$2620.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17077$2620.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17078$2621.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17078$2621.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17079$2622.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17079$2622.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17080$2623.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17080$2623.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17081$2624.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17081$2624.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17082$2625.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17082$2625.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17083$2626.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17083$2626.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17084$2627.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17084$2627.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17085$2628.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17085$2628.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17086$2629.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17086$2629.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17087$2630.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17087$2630.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17088$2631.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17088$2631.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17089$2632.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17089$2632.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17090$2633.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17090$2633.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17091$2634.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17091$2634.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17092$2635.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17092$2635.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17093$2636.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17093$2636.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17094$2637.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17094$2637.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17095$2638.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17095$2638.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17096$2639.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17096$2639.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17097$2640.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17097$2640.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17098$2641.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17098$2641.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17099$2642.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17099$2642.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17100$2643.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17100$2643.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17101$2644.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17101$2644.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17102$2645.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17102$2645.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17103$2646.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17103$2646.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17104$2647.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17104$2647.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17105$2648.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17105$2648.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17106$2649.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17106$2649.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17107$2650.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17107$2650.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17108$2651.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17108$2651.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17109$2652.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17109$2652.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17110$2653.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17110$2653.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17111$2654.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17111$2654.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17112$2655.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17112$2655.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17113$2656.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17113$2656.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17114$2657.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17114$2657.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17115$2658.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17115$2658.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17116$2659.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17116$2659.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17117$2660.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17117$2660.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17118$2661.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17118$2661.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17119$2662.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17119$2662.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17120$2663.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17120$2663.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17121$2664.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17121$2664.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17122$2665.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17122$2665.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17123$2666.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17123$2666.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17124$2667.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17124$2667.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17125$2668.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17125$2668.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17126$2669.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17126$2669.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17127$2670.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17127$2670.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17128$2671.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17128$2671.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17129$2672.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17130$2673.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17131$2674.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17132$2675.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17133$2676.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17134$2677.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17135$2678.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17136$2679.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17137$2680.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17138$2681.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17139$2682.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17140$2683.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17141$2684.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17142$2685.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17143$2686.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17144$2687.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17145$2688.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17146$2689.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17147$2690.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17148$2691.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17149$2692.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17150$2693.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17151$2694.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17152$2695.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17153$2696.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17154$2697.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17155$2698.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17156$2699.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17157$2700.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17158$2701.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17159$2702.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17160$2703.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17161$2704.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17162$2705.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17163$2706.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17164$2707.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17165$2708.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17166$2709.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17167$2710.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17168$2711.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17169$2712.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17170$2713.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17171$2714.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17172$2715.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17173$2716.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17174$2717.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17175$2718.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17176$2719.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17177$2720.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17178$2721.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17179$2722.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17180$2723.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17181$2724.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17182$2725.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17183$2726.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17184$2727.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17185$2728.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17186$2729.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17187$2730.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17188$2731.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17189$2732.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17190$2733.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17191$2734.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17192$2735.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17193$2736.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17194$2737.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17195$2738.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17196$2739.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17197$2740.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17198$2741.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17199$2742.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17200$2743.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17201$2744.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17202$2745.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17203$2746.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17204$2747.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17205$2748.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17206$2749.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17207$2750.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17208$2751.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17209$2752.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17210$2753.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17211$2754.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17212$2755.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17213$2756.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17214$2757.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17215$2758.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17216$2759.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17217$2760.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17218$2761.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17219$2762.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17220$2763.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17221$2764.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17222$2765.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17223$2766.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17224$2767.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17257$2800.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17258$2801.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17259$2802.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17260$2803.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17261$2804.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17262$2805.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17263$2806.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17264$2807.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17265$2808.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17266$2809.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17267$2810.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17268$2811.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17269$2812.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17270$2813.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17271$2814.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17272$2815.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17273$2816.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17274$2817.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17275$2818.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17276$2819.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17277$2820.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17278$2821.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17279$2822.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17280$2823.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17281$2824.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17282$2825.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17283$2826.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17284$2827.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17285$2828.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17286$2829.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17287$2830.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17288$2831.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17289$2832.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17289$2832.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17290$2833.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17290$2833.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17291$2834.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17291$2834.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17292$2835.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17292$2835.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17293$2836.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17293$2836.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17294$2837.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17294$2837.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17295$2838.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17295$2838.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17296$2839.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17296$2839.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17297$2840.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17297$2840.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17298$2841.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17298$2841.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17299$2842.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17299$2842.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17300$2843.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17300$2843.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17301$2844.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17301$2844.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17302$2845.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17302$2845.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17303$2846.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17303$2846.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17304$2847.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17304$2847.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17305$2848.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17305$2848.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17306$2849.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17306$2849.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17307$2850.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17307$2850.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17308$2851.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17308$2851.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17309$2852.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17309$2852.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17310$2853.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17310$2853.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17311$2854.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17311$2854.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17312$2855.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17312$2855.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17313$2856.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17313$2856.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17314$2857.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17314$2857.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17315$2858.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17315$2858.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17316$2859.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17316$2859.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17317$2860.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17317$2860.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17318$2861.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17318$2861.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17319$2862.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17319$2862.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17320$2863.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17320$2863.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17321$2864.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17321$2864.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17322$2865.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17322$2865.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17323$2866.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17323$2866.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17324$2867.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17324$2867.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17325$2868.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17325$2868.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17326$2869.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17326$2869.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17327$2870.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17327$2870.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17328$2871.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17328$2871.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17329$2872.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17329$2872.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17330$2873.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17330$2873.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17331$2874.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17331$2874.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17332$2875.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17332$2875.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17333$2876.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17333$2876.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17334$2877.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17334$2877.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17335$2878.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17335$2878.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17336$2879.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17336$2879.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17337$2880.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17337$2880.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17338$2881.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17338$2881.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17339$2882.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17339$2882.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17340$2883.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17340$2883.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17341$2884.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17341$2884.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17342$2885.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17342$2885.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17343$2886.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17343$2886.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17344$2887.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17344$2887.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17345$2888.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17345$2888.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17346$2889.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17346$2889.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17347$2890.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17347$2890.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17348$2891.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17348$2891.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17349$2892.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17349$2892.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17350$2893.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17350$2893.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17351$2894.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17351$2894.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17352$2895.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17352$2895.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17353$2896.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17353$2896.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17354$2897.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17354$2897.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17355$2898.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17355$2898.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17356$2899.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17356$2899.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17357$2900.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17357$2900.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17358$2901.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17358$2901.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17359$2902.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17359$2902.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17360$2903.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17360$2903.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17361$2904.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17361$2904.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17362$2905.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17362$2905.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17363$2906.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17363$2906.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17364$2907.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17364$2907.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17365$2908.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17365$2908.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17366$2909.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17366$2909.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17367$2910.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17367$2910.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17368$2911.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17368$2911.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17369$2912.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17369$2912.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17370$2913.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17370$2913.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17371$2914.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17371$2914.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17372$2915.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17372$2915.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17373$2916.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17373$2916.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17374$2917.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17374$2917.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17375$2918.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17375$2918.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17376$2919.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17376$2919.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17377$2920.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17377$2920.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17378$2921.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17378$2921.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17379$2922.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17379$2922.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17380$2923.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17380$2923.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17381$2924.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17381$2924.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17382$2925.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17382$2925.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17383$2926.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17383$2926.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17384$2927.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17384$2927.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17385$2928.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17385$2928.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17386$2929.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17386$2929.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17387$2930.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17387$2930.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17388$2931.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17388$2931.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17389$2932.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17389$2932.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17390$2933.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17390$2933.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17391$2934.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17391$2934.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17392$2935.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17392$2935.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17393$2936.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17393$2936.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17394$2937.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17394$2937.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17395$2938.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17395$2938.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17396$2939.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17396$2939.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17397$2940.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17397$2940.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17398$2941.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17398$2941.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17399$2942.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17399$2942.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17400$2943.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17400$2943.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17401$2944.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17401$2944.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17402$2945.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17402$2945.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17403$2946.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17403$2946.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17404$2947.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17404$2947.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17405$2948.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17405$2948.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17406$2949.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17406$2949.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17407$2950.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17407$2950.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17408$2951.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17408$2951.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17409$2952.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17409$2952.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17410$2953.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17410$2953.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17411$2954.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17411$2954.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17412$2955.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17412$2955.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17413$2956.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17413$2956.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17414$2957.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17414$2957.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17415$2958.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17415$2958.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17416$2959.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17416$2959.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17417$2960.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17417$2960.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17418$2961.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17418$2961.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17419$2962.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17419$2962.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17420$2963.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17420$2963.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17421$2964.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17421$2964.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17422$2965.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17422$2965.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17423$2966.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17423$2966.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17424$2967.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17424$2967.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17425$2968.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17425$2968.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17426$2969.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17426$2969.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17427$2970.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17427$2970.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17428$2971.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17428$2971.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17429$2972.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17429$2972.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17430$2973.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17430$2973.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17431$2974.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17431$2974.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17432$2975.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17432$2975.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17433$2976.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17433$2976.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17434$2977.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17434$2977.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17435$2978.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17435$2978.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17436$2979.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17436$2979.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17437$2980.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17437$2980.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17438$2981.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17438$2981.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17439$2982.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17439$2982.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17440$2983.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17440$2983.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17441$2984.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17441$2984.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17442$2985.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17442$2985.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17443$2986.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17443$2986.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17444$2987.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17444$2987.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17445$2988.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17445$2988.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17446$2989.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17446$2989.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17447$2990.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17447$2990.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17448$2991.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17448$2991.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17449$2992.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17449$2992.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17450$2993.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17450$2993.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17451$2994.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17451$2994.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17452$2995.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17452$2995.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17453$2996.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17453$2996.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17454$2997.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17454$2997.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17455$2998.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17455$2998.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17456$2999.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17456$2999.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17457$3000.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17457$3000.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17458$3001.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17458$3001.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17459$3002.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17459$3002.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17460$3003.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17460$3003.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17461$3004.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17461$3004.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17462$3005.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17462$3005.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17463$3006.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17463$3006.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17464$3007.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17464$3007.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17465$3008.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17465$3008.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17466$3009.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17466$3009.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17467$3010.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17467$3010.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17468$3011.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17468$3011.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17469$3012.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17469$3012.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17470$3013.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17470$3013.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17471$3014.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17471$3014.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17472$3015.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17472$3015.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17473$3016.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17473$3016.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17474$3017.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17474$3017.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17475$3018.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17475$3018.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17476$3019.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17476$3019.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17477$3020.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17477$3020.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17478$3021.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17478$3021.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17479$3022.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17479$3022.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17480$3023.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17480$3023.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17481$3024.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17481$3024.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17482$3025.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17482$3025.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17483$3026.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17483$3026.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17484$3027.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17484$3027.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17485$3028.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17485$3028.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17486$3029.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17486$3029.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17487$3030.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17487$3030.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17488$3031.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17488$3031.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17489$3032.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17489$3032.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17490$3033.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17490$3033.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17491$3034.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17491$3034.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17492$3035.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17492$3035.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17493$3036.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17493$3036.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17494$3037.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17494$3037.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17495$3038.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17495$3038.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17496$3039.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17496$3039.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17497$3040.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17497$3040.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17498$3041.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17498$3041.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17499$3042.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17499$3042.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17500$3043.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17500$3043.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17501$3044.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17501$3044.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17502$3045.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17502$3045.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17503$3046.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17503$3046.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17504$3047.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17504$3047.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17505$3048.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17505$3048.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17506$3049.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17506$3049.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17507$3050.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17507$3050.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17508$3051.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17508$3051.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17509$3052.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17509$3052.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17510$3053.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17510$3053.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17511$3054.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17511$3054.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17512$3055.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17512$3055.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17513$3056.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17513$3056.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17514$3057.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17514$3057.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17515$3058.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17515$3058.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17516$3059.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17516$3059.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17517$3060.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17517$3060.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17518$3061.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17518$3061.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17519$3062.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17519$3062.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17520$3063.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17520$3063.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17521$3064.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17521$3064.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17522$3065.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17522$3065.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17523$3066.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17523$3066.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17524$3067.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17524$3067.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17525$3068.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17525$3068.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17526$3069.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17526$3069.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17527$3070.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17527$3070.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17528$3071.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17528$3071.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17529$3072.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17529$3072.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17530$3073.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17530$3073.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17531$3074.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17531$3074.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17532$3075.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17532$3075.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17533$3076.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17533$3076.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17534$3077.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17534$3077.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17535$3078.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17535$3078.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17536$3079.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17536$3079.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17537$3080.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17537$3080.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17538$3081.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17538$3081.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17539$3082.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17539$3082.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17540$3083.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17540$3083.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17541$3084.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17541$3084.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17542$3085.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17542$3085.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17543$3086.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17543$3086.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17544$3087.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17544$3087.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17545$3088.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17545$3088.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17546$3089.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17546$3089.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17547$3090.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17547$3090.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17548$3091.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17548$3091.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17549$3092.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17549$3092.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17550$3093.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17550$3093.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17551$3094.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17551$3094.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17552$3095.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17552$3095.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17553$3096.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17553$3096.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17554$3097.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17554$3097.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17555$3098.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17555$3098.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17556$3099.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17556$3099.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17557$3100.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17557$3100.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17558$3101.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17558$3101.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17559$3102.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17559$3102.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17560$3103.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17560$3103.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17561$3104.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17561$3104.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17562$3105.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17562$3105.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17563$3106.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17563$3106.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17564$3107.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17564$3107.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17565$3108.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17565$3108.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17566$3109.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17566$3109.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17567$3110.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17567$3110.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17568$3111.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17568$3111.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17569$3112.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17569$3112.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17570$3113.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17570$3113.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17571$3114.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17571$3114.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17572$3115.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17572$3115.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17573$3116.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17573$3116.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17574$3117.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17574$3117.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17575$3118.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17575$3118.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17576$3119.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17576$3119.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17577$3120.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17577$3120.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17578$3121.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17578$3121.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17579$3122.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17579$3122.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17580$3123.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17580$3123.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17581$3124.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17581$3124.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17582$3125.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17582$3125.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17583$3126.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17583$3126.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17584$3127.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17584$3127.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17585$3128.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17585$3128.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17586$3129.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17586$3129.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17587$3130.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17587$3130.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17588$3131.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17588$3131.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17589$3132.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17589$3132.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17590$3133.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17590$3133.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17591$3134.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17591$3134.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17592$3135.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17592$3135.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17593$3136.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17593$3136.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17594$3137.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17594$3137.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17595$3138.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17595$3138.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17596$3139.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17596$3139.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17597$3140.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17597$3140.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17598$3141.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17598$3141.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17599$3142.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17599$3142.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17600$3143.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17600$3143.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17601$3144.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17601$3144.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17602$3145.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17602$3145.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17603$3146.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17603$3146.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17604$3147.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17604$3147.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17605$3148.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17605$3148.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17606$3149.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17606$3149.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17607$3150.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17607$3150.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17608$3151.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17608$3151.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17609$3152.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17609$3152.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17610$3153.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17610$3153.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17611$3154.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17611$3154.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17612$3155.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17612$3155.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17613$3156.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17613$3156.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17614$3157.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17614$3157.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17615$3158.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17615$3158.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17616$3159.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17616$3159.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17617$3160.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17617$3160.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17618$3161.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17618$3161.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17619$3162.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17619$3162.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17620$3163.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17620$3163.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17621$3164.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17621$3164.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17622$3165.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17622$3165.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17623$3166.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17623$3166.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17624$3167.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17624$3167.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17625$3168.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17625$3168.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17626$3169.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17626$3169.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17627$3170.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17627$3170.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17628$3171.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17628$3171.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17629$3172.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17629$3172.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17630$3173.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17630$3173.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17631$3174.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17631$3174.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17632$3175.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17632$3175.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17633$3176.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17633$3176.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17634$3177.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17634$3177.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17635$3178.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17635$3178.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17636$3179.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17636$3179.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17637$3180.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17637$3180.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17638$3181.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17638$3181.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17639$3182.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17639$3182.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17640$3183.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17640$3183.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17641$3184.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17641$3184.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17642$3185.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17642$3185.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17643$3186.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17643$3186.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17644$3187.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17644$3187.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17645$3188.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17645$3188.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17646$3189.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17646$3189.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17647$3190.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17647$3190.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17648$3191.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17648$3191.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17649$3192.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17649$3192.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17650$3193.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17650$3193.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17651$3194.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17651$3194.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17652$3195.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17652$3195.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17653$3196.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17653$3196.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17654$3197.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17654$3197.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17655$3198.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17655$3198.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17656$3199.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17656$3199.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17657$3200.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17657$3200.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17658$3201.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17658$3201.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17659$3202.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17659$3202.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17660$3203.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17660$3203.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17661$3204.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17661$3204.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17662$3205.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17662$3205.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17663$3206.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17663$3206.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17664$3207.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17664$3207.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17665$3208.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17665$3208.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17666$3209.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17666$3209.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17667$3210.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17667$3210.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17668$3211.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17668$3211.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17669$3212.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17669$3212.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17670$3213.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17670$3213.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17671$3214.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17671$3214.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17672$3215.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17672$3215.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17673$3216.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17673$3216.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17674$3217.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17674$3217.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17675$3218.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17675$3218.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17676$3219.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17676$3219.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17677$3220.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17677$3220.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17678$3221.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17678$3221.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17679$3222.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17679$3222.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17680$3223.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17680$3223.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17681$3224.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17681$3224.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17682$3225.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17682$3225.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17683$3226.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17683$3226.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17684$3227.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17684$3227.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17685$3228.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17685$3228.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17686$3229.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17686$3229.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17687$3230.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17687$3230.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17688$3231.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17688$3231.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17689$3232.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17689$3232.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17690$3233.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17690$3233.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17691$3234.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17691$3234.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17692$3235.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17692$3235.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17693$3236.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17693$3236.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17694$3237.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17694$3237.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17695$3238.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17695$3238.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17696$3239.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17696$3239.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17697$3240.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17697$3240.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17698$3241.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17698$3241.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17699$3242.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17699$3242.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17700$3243.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17700$3243.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17701$3244.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17701$3244.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17702$3245.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17702$3245.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17703$3246.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17703$3246.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17704$3247.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17704$3247.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17705$3248.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17705$3248.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17706$3249.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17706$3249.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17707$3250.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17707$3250.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17708$3251.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17708$3251.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17709$3252.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17709$3252.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17710$3253.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17710$3253.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17711$3254.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17711$3254.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17712$3255.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17712$3255.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17713$3256.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17713$3256.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17714$3257.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17714$3257.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17715$3258.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17715$3258.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17716$3259.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17716$3259.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17717$3260.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17717$3260.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17718$3261.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17718$3261.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17719$3262.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17719$3262.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17720$3263.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17720$3263.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17721$3264.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17721$3264.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17722$3265.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17722$3265.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17723$3266.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17723$3266.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17724$3267.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17724$3267.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17725$3268.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17725$3268.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17726$3269.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17726$3269.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17727$3270.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17727$3270.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17728$3271.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17728$3271.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17729$3272.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17729$3272.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17730$3273.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17730$3273.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17731$3274.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17731$3274.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17732$3275.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17732$3275.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17733$3276.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17733$3276.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17734$3277.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17734$3277.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17735$3278.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17735$3278.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17736$3279.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17736$3279.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17737$3280.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17738$3281.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17739$3282.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17740$3283.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17741$3284.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17742$3285.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17743$3286.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17744$3287.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17745$3288.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17746$3289.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17747$3290.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17748$3291.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17749$3292.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17750$3293.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17751$3294.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17752$3295.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17753$3296.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17754$3297.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17755$3298.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17756$3299.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17757$3300.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17758$3301.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17759$3302.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17760$3303.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17761$3304.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17762$3305.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17763$3306.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17764$3307.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17765$3308.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17766$3309.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17767$3310.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17768$3311.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17769$3312.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17770$3313.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17771$3314.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17772$3315.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17773$3316.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17774$3317.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17775$3318.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17776$3319.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17777$3320.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17778$3321.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17779$3322.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17780$3323.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17781$3324.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17782$3325.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17783$3326.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17784$3327.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17785$3328.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17786$3329.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17787$3330.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17788$3331.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17789$3332.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17790$3333.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17791$3334.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17792$3335.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17793$3336.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17794$3337.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17795$3338.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17796$3339.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17797$3340.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17798$3341.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17799$3342.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17800$3343.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17801$3344.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17801$3344.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17802$3345.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17802$3345.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17803$3346.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17803$3346.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17804$3347.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17804$3347.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17805$3348.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17805$3348.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17806$3349.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17806$3349.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17807$3350.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17807$3350.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17808$3351.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17808$3351.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17809$3352.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17809$3352.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17810$3353.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17810$3353.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17811$3354.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17811$3354.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17812$3355.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17812$3355.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17813$3356.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17813$3356.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17814$3357.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17814$3357.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17815$3358.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17815$3358.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17816$3359.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17816$3359.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17817$3360.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17817$3360.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17818$3361.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17818$3361.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17819$3362.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17819$3362.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17820$3363.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17820$3363.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17821$3364.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17821$3364.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17822$3365.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17822$3365.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17823$3366.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17823$3366.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17824$3367.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17824$3367.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17825$3368.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17825$3368.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17826$3369.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17826$3369.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17827$3370.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17827$3370.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17828$3371.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17828$3371.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17829$3372.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17829$3372.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17830$3373.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17830$3373.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17831$3374.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17831$3374.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17832$3375.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17832$3375.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17833$3376.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17833$3376.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17834$3377.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17834$3377.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17835$3378.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17835$3378.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17836$3379.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17836$3379.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17837$3380.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17837$3380.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17838$3381.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17838$3381.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17839$3382.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17839$3382.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17840$3383.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17840$3383.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17841$3384.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17841$3384.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17842$3385.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17842$3385.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17843$3386.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17843$3386.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17844$3387.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17844$3387.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17845$3388.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17845$3388.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17846$3389.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17846$3389.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17847$3390.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17847$3390.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17848$3391.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17848$3391.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17849$3392.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17849$3392.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17850$3393.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17850$3393.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17851$3394.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17851$3394.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17852$3395.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17852$3395.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17853$3396.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17853$3396.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17854$3397.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17854$3397.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17855$3398.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17855$3398.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17856$3399.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17856$3399.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17857$3400.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17857$3400.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17858$3401.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17858$3401.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17859$3402.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17859$3402.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17860$3403.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17860$3403.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17861$3404.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17861$3404.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17862$3405.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17862$3405.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17863$3406.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17863$3406.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17864$3407.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17864$3407.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17865$3408.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17865$3408.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17866$3409.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17866$3409.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17867$3410.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17867$3410.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17868$3411.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17868$3411.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17869$3412.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17869$3412.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17870$3413.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17870$3413.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17871$3414.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17871$3414.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17872$3415.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17872$3415.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17873$3416.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17873$3416.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17874$3417.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17874$3417.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17875$3418.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17875$3418.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17876$3419.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17876$3419.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17877$3420.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17877$3420.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17878$3421.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17878$3421.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17879$3422.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17879$3422.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17880$3423.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17880$3423.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17881$3424.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17881$3424.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17882$3425.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17882$3425.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17883$3426.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17883$3426.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17884$3427.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17884$3427.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17885$3428.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17885$3428.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17886$3429.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17886$3429.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17887$3430.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17887$3430.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17888$3431.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17888$3431.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17889$3432.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17889$3432.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17890$3433.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17890$3433.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17891$3434.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17891$3434.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17892$3435.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17892$3435.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17893$3436.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17893$3436.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17894$3437.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17894$3437.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17895$3438.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17895$3438.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17896$3439.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17896$3439.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17897$3440.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17897$3440.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17898$3441.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17898$3441.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17899$3442.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17899$3442.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17900$3443.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17900$3443.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17901$3444.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17901$3444.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17902$3445.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17902$3445.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17903$3446.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17903$3446.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17904$3447.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17904$3447.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17905$3448.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17905$3448.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17906$3449.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17906$3449.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17907$3450.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17907$3450.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17908$3451.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17908$3451.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17909$3452.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17909$3452.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17910$3453.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17910$3453.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17911$3454.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17911$3454.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17912$3455.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17912$3455.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17913$3456.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17913$3456.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17914$3457.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17914$3457.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17915$3458.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17915$3458.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17916$3459.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17916$3459.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17917$3460.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17917$3460.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17918$3461.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17918$3461.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17919$3462.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17919$3462.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17920$3463.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17920$3463.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17921$3464.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17921$3464.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17922$3465.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17922$3465.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17923$3466.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17923$3466.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17924$3467.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17924$3467.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17925$3468.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17925$3468.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17926$3469.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17926$3469.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17927$3470.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17927$3470.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17928$3471.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17928$3471.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17929$3472.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17929$3472.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17930$3473.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17930$3473.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17931$3474.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17931$3474.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17932$3475.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17932$3475.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17933$3476.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17933$3476.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17934$3477.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17934$3477.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17935$3478.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17935$3478.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17936$3479.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17936$3479.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17937$3480.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17937$3480.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17938$3481.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17938$3481.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17939$3482.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17939$3482.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17940$3483.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17940$3483.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17941$3484.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17941$3484.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17942$3485.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17942$3485.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17943$3486.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17943$3486.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17944$3487.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17944$3487.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17945$3488.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17945$3488.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17946$3489.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17946$3489.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17947$3490.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17947$3490.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17948$3491.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17948$3491.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17949$3492.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17949$3492.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17950$3493.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17950$3493.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17951$3494.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17951$3494.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17952$3495.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17952$3495.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17953$3496.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17953$3496.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17954$3497.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17954$3497.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17955$3498.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17955$3498.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17956$3499.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17956$3499.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17957$3500.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17957$3500.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17958$3501.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17958$3501.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17959$3502.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17959$3502.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17960$3503.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17960$3503.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17961$3504.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17961$3504.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17962$3505.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17962$3505.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17963$3506.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17963$3506.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17964$3507.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17964$3507.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17965$3508.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17965$3508.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17966$3509.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17966$3509.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17967$3510.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17967$3510.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17968$3511.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17968$3511.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17969$3512.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17969$3512.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17970$3513.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17970$3513.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17971$3514.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17971$3514.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17972$3515.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17972$3515.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17973$3516.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17973$3516.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17974$3517.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17974$3517.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17975$3518.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17975$3518.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17976$3519.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17976$3519.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17977$3520.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17977$3520.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17978$3521.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17978$3521.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17979$3522.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17979$3522.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17980$3523.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17980$3523.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17981$3524.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17981$3524.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17982$3525.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17982$3525.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17983$3526.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17983$3526.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17984$3527.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17984$3527.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17985$3528.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17985$3528.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17986$3529.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17986$3529.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17987$3530.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17987$3530.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17988$3531.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17988$3531.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17989$3532.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17989$3532.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17990$3533.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17990$3533.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17991$3534.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17991$3534.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17992$3535.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17992$3535.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17993$3536.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17994$3537.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17995$3538.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17996$3539.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17997$3540.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17998$3541.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:17999$3542.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18000$3543.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18001$3544.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18002$3545.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18003$3546.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18004$3547.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18005$3548.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18006$3549.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18007$3550.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18008$3551.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18009$3552.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18010$3553.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18011$3554.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18012$3555.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18013$3556.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18014$3557.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18015$3558.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18016$3559.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18017$3560.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18018$3561.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18019$3562.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18020$3563.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18021$3564.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18022$3565.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18023$3566.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18024$3567.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18025$3568.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18026$3569.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18027$3570.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18028$3571.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18029$3572.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18030$3573.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18031$3574.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18032$3575.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18033$3576.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18034$3577.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18035$3578.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18036$3579.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18037$3580.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18038$3581.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18039$3582.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18040$3583.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18041$3584.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18042$3585.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18043$3586.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18044$3587.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18045$3588.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18046$3589.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18047$3590.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18048$3591.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18049$3592.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18050$3593.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18051$3594.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18052$3595.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18053$3596.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18054$3597.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18055$3598.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18056$3599.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18057$3600.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18057$3600.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18058$3601.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18058$3601.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18059$3602.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18059$3602.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18060$3603.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18060$3603.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18061$3604.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18061$3604.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18062$3605.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18062$3605.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18063$3606.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18063$3606.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18064$3607.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18064$3607.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18065$3608.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18065$3608.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18066$3609.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18066$3609.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18067$3610.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18067$3610.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18068$3611.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18068$3611.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18069$3612.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18069$3612.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18070$3613.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18070$3613.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18071$3614.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18071$3614.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18072$3615.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18072$3615.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18073$3616.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18073$3616.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18074$3617.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18074$3617.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18075$3618.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18075$3618.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18076$3619.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18076$3619.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18077$3620.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18077$3620.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18078$3621.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18078$3621.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18079$3622.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18079$3622.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18080$3623.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18080$3623.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18081$3624.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18081$3624.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18082$3625.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18082$3625.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18083$3626.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18083$3626.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18084$3627.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18084$3627.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18085$3628.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18085$3628.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18086$3629.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18086$3629.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18087$3630.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18087$3630.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18088$3631.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18088$3631.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18089$3632.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18089$3632.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18090$3633.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18090$3633.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18091$3634.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18091$3634.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18092$3635.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18092$3635.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18093$3636.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18093$3636.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18094$3637.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18094$3637.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18095$3638.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18095$3638.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18096$3639.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18096$3639.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18097$3640.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18097$3640.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18098$3641.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18098$3641.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18099$3642.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18099$3642.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18100$3643.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18100$3643.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18101$3644.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18101$3644.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18102$3645.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18102$3645.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18103$3646.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18103$3646.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18104$3647.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18104$3647.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18105$3648.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18105$3648.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18106$3649.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18106$3649.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18107$3650.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18107$3650.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18108$3651.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18108$3651.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18109$3652.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18109$3652.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18110$3653.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18110$3653.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18111$3654.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18111$3654.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18112$3655.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18112$3655.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18113$3656.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18113$3656.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18114$3657.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18114$3657.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18115$3658.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18115$3658.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18116$3659.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18116$3659.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18117$3660.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18117$3660.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18118$3661.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18118$3661.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18119$3662.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18119$3662.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18120$3663.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18120$3663.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18121$3664.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18122$3665.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18123$3666.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18124$3667.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18125$3668.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18126$3669.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18127$3670.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18128$3671.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18129$3672.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18130$3673.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18131$3674.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18132$3675.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18133$3676.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18134$3677.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18135$3678.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18136$3679.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18137$3680.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18138$3681.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18139$3682.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18140$3683.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18141$3684.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18142$3685.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18143$3686.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18144$3687.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18145$3688.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18146$3689.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18147$3690.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18148$3691.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18149$3692.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18150$3693.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18151$3694.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18152$3695.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18153$3696.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18154$3697.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18155$3698.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18156$3699.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18157$3700.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18158$3701.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18159$3702.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18160$3703.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18161$3704.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18162$3705.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18163$3706.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18164$3707.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18165$3708.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18166$3709.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18167$3710.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18168$3711.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18169$3712.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18170$3713.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18171$3714.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18172$3715.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18173$3716.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18174$3717.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18175$3718.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18176$3719.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18177$3720.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18178$3721.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18179$3722.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18180$3723.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18181$3724.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18182$3725.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18183$3726.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18184$3727.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18185$3728.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18186$3729.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18187$3730.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18188$3731.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18189$3732.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18190$3733.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18191$3734.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18192$3735.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18193$3736.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18194$3737.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18195$3738.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18196$3739.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18197$3740.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18198$3741.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18199$3742.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18200$3743.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18201$3744.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18202$3745.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18203$3746.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18204$3747.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18205$3748.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18206$3749.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18207$3750.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18208$3751.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18209$3752.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18210$3753.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18211$3754.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18212$3755.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18213$3756.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18214$3757.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18215$3758.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\regfile.$ternary$mvscale_top_c1_nonmem.v:18216$3759.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\csr.$ternary$mvscale_top_c1_nonmem.v:5432$10379.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.$ternary$mvscale_top_c1_nonmem.v:15057$887.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.$ternary$mvscale_top_c1_nonmem.v:15057$887.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.$ternary$mvscale_top_c1_nonmem.v:15056$886.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.$ternary$mvscale_top_c1_nonmem.v:15056$886.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.$ternary$mvscale_top_c1_nonmem.v:15055$885.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.$ternary$mvscale_top_c1_nonmem.v:15055$885.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.$ternary$mvscale_top_c1_nonmem.v:15054$884.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.$ternary$mvscale_top_c1_nonmem.v:15054$884.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.$ternary$mvscale_top_c1_nonmem.v:15053$883.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.$ternary$mvscale_top_c1_nonmem.v:15053$883.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.$ternary$mvscale_top_c1_nonmem.v:15052$882.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.$ternary$mvscale_top_c1_nonmem.v:15052$882.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.$ternary$mvscale_top_c1_nonmem.v:15051$881.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.$ternary$mvscale_top_c1_nonmem.v:15051$881.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.$ternary$mvscale_top_c1_nonmem.v:15050$880.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.$ternary$mvscale_top_c1_nonmem.v:15050$880.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.$ternary$mvscale_top_c1_nonmem.v:15049$879.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.$ternary$mvscale_top_c1_nonmem.v:15049$879.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.$ternary$mvscale_top_c1_nonmem.v:15048$878.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.$ternary$mvscale_top_c1_nonmem.v:15048$878.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.$ternary$mvscale_top_c1_nonmem.v:15047$877.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.$ternary$mvscale_top_c1_nonmem.v:15047$877.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.$ternary$mvscale_top_c1_nonmem.v:15046$876.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.$ternary$mvscale_top_c1_nonmem.v:15046$876.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.$ternary$mvscale_top_c1_nonmem.v:15045$875.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.$ternary$mvscale_top_c1_nonmem.v:15045$875.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.$ternary$mvscale_top_c1_nonmem.v:15044$874.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.$ternary$mvscale_top_c1_nonmem.v:15044$874.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.$ternary$mvscale_top_c1_nonmem.v:15043$873.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.$ternary$mvscale_top_c1_nonmem.v:15043$873.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.$ternary$mvscale_top_c1_nonmem.v:15042$872.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.$ternary$mvscale_top_c1_nonmem.v:15042$872.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.$ternary$mvscale_top_c1_nonmem.v:15041$871.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.$ternary$mvscale_top_c1_nonmem.v:15041$871.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.$ternary$mvscale_top_c1_nonmem.v:15040$870.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.$ternary$mvscale_top_c1_nonmem.v:15040$870.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.$ternary$mvscale_top_c1_nonmem.v:15039$869.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.$ternary$mvscale_top_c1_nonmem.v:15039$869.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.$ternary$mvscale_top_c1_nonmem.v:15038$868.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.$ternary$mvscale_top_c1_nonmem.v:15038$868.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.$ternary$mvscale_top_c1_nonmem.v:15037$867.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.$ternary$mvscale_top_c1_nonmem.v:15037$867.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.$ternary$mvscale_top_c1_nonmem.v:15036$866.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.$ternary$mvscale_top_c1_nonmem.v:15036$866.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.$ternary$mvscale_top_c1_nonmem.v:15035$865.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.$ternary$mvscale_top_c1_nonmem.v:15035$865.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.$ternary$mvscale_top_c1_nonmem.v:15034$864.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.$ternary$mvscale_top_c1_nonmem.v:15034$864.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.$ternary$mvscale_top_c1_nonmem.v:15033$863.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.$ternary$mvscale_top_c1_nonmem.v:15033$863.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.$ternary$mvscale_top_c1_nonmem.v:15032$862.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.$ternary$mvscale_top_c1_nonmem.v:15032$862.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.$ternary$mvscale_top_c1_nonmem.v:15031$861.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.$ternary$mvscale_top_c1_nonmem.v:15031$861.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.$ternary$mvscale_top_c1_nonmem.v:15030$860.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.$ternary$mvscale_top_c1_nonmem.v:15030$860.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.$ternary$mvscale_top_c1_nonmem.v:15029$859.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.$ternary$mvscale_top_c1_nonmem.v:15029$859.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.$ternary$mvscale_top_c1_nonmem.v:15028$858.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.$ternary$mvscale_top_c1_nonmem.v:15028$858.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.$ternary$mvscale_top_c1_nonmem.v:15027$857.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.$ternary$mvscale_top_c1_nonmem.v:15027$857.
    dead port 1/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.$ternary$mvscale_top_c1_nonmem.v:15026$856.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.$ternary$mvscale_top_c1_nonmem.v:15026$856.
Removed 3393 multiplexer ports.
<suppressed ~1737 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vscale_sim_top.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vscale_sim_top'.
<suppressed ~264 debug messages>
Removed a total of 88 cells.

4.6. Executing OPT_SHARE pass.

4.7. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:764:run$25762 ($dffe) from module vscale_sim_top (D = \core_gen_block[0].vscale.pipeline._0090_ [2], Q = \core_gen_block[0].vscale.pipeline.PC_IF [2], rval = 1'1).
Adding SRST signal on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:764:run$25763 ($dffe) from module vscale_sim_top (D = \core_gen_block[0].vscale.pipeline._0090_ [3], Q = \core_gen_block[0].vscale.pipeline.PC_IF [3], rval = 1'0).
Adding SRST signal on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:764:run$25764 ($dffe) from module vscale_sim_top (D = \core_gen_block[0].vscale.pipeline._0090_ [4], Q = \core_gen_block[0].vscale.pipeline.PC_IF [4], rval = 1'0).

4.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vscale_sim_top..
Removed 1417 unused cells and 336 unused wires.
<suppressed ~1570 debug messages>

4.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module vscale_sim_top.
<suppressed ~2608 debug messages>

4.10. Rerunning OPT passes. (Maybe there is more to do..)

4.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vscale_sim_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1314 debug messages>

4.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vscale_sim_top.
Performed a total of 0 changes.

4.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vscale_sim_top'.
<suppressed ~555 debug messages>
Removed a total of 185 cells.

4.14. Executing OPT_SHARE pass.

4.15. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\core_gen_block[0].vscale.\pipeline.\ctrl.$auto$opt_dff.cc:764:run$25398 ($sdffe) from module vscale_sim_top.
Setting constant 1-bit at position 0 on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:764:run$25806 ($sdffe) from module vscale_sim_top.

4.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vscale_sim_top..
Removed 1456 unused cells and 458 unused wires.
<suppressed ~1757 debug messages>

4.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module vscale_sim_top.
<suppressed ~2508 debug messages>

4.18. Rerunning OPT passes. (Maybe there is more to do..)

4.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vscale_sim_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\csr.$ternary$mvscale_top_c1_nonmem.v:5452$10399.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\csr.$ternary$mvscale_top_c1_nonmem.v:5453$10400.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\csr.$ternary$mvscale_top_c1_nonmem.v:5454$10401.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\csr.$ternary$mvscale_top_c1_nonmem.v:5455$10402.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\csr.$ternary$mvscale_top_c1_nonmem.v:5456$10403.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\csr.$ternary$mvscale_top_c1_nonmem.v:5457$10404.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\csr.$ternary$mvscale_top_c1_nonmem.v:5458$10405.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\csr.$ternary$mvscale_top_c1_nonmem.v:5459$10406.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\csr.$ternary$mvscale_top_c1_nonmem.v:5460$10407.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\csr.$ternary$mvscale_top_c1_nonmem.v:5461$10408.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\csr.$ternary$mvscale_top_c1_nonmem.v:5462$10409.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\csr.$ternary$mvscale_top_c1_nonmem.v:5463$10410.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\csr.$ternary$mvscale_top_c1_nonmem.v:5464$10411.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\csr.$ternary$mvscale_top_c1_nonmem.v:5465$10412.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\csr.$ternary$mvscale_top_c1_nonmem.v:5466$10413.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\csr.$ternary$mvscale_top_c1_nonmem.v:5467$10414.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\csr.$ternary$mvscale_top_c1_nonmem.v:5468$10415.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\csr.$ternary$mvscale_top_c1_nonmem.v:5469$10416.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\csr.$ternary$mvscale_top_c1_nonmem.v:5470$10417.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\csr.$ternary$mvscale_top_c1_nonmem.v:5471$10418.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\csr.$ternary$mvscale_top_c1_nonmem.v:5472$10419.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\csr.$ternary$mvscale_top_c1_nonmem.v:5473$10420.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\csr.$ternary$mvscale_top_c1_nonmem.v:5474$10421.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\csr.$ternary$mvscale_top_c1_nonmem.v:5475$10422.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\csr.$ternary$mvscale_top_c1_nonmem.v:5476$10423.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\csr.$ternary$mvscale_top_c1_nonmem.v:5477$10424.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\csr.$ternary$mvscale_top_c1_nonmem.v:5478$10425.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\csr.$ternary$mvscale_top_c1_nonmem.v:5479$10426.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\csr.$ternary$mvscale_top_c1_nonmem.v:5480$10427.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\csr.$ternary$mvscale_top_c1_nonmem.v:5481$10428.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\csr.$ternary$mvscale_top_c1_nonmem.v:5482$10429.
    dead port 2/2 on $mux $flatten\core_gen_block[0].vscale.\pipeline.\csr.$ternary$mvscale_top_c1_nonmem.v:5483$10430.
Removed 32 multiplexer ports.
<suppressed ~712 debug messages>

4.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vscale_sim_top.
Performed a total of 0 changes.

4.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vscale_sim_top'.
<suppressed ~153 debug messages>
Removed a total of 51 cells.

4.22. Executing OPT_SHARE pass.

4.23. Executing OPT_DFF pass (perform DFF optimizations).
Handling never-active EN on $flatten\core_gen_block[0].vscale.\pipeline.\md.$auto$opt_dff.cc:764:run$25465 ($dffe) from module vscale_sim_top (removing D path).
Setting constant 1-bit at position 0 on $flatten\core_gen_block[0].vscale.\pipeline.\md.$auto$opt_dff.cc:764:run$25465 ($dffe) from module vscale_sim_top.
Handling never-active EN on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$25223 ($sdffe) from module vscale_sim_top (connecting SRST instead).
Setting constant 0-bit at position 0 on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$25223 ($sdffe) from module vscale_sim_top.
Handling never-active EN on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$25221 ($sdffe) from module vscale_sim_top (connecting SRST instead).
Setting constant 0-bit at position 0 on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$25221 ($sdffe) from module vscale_sim_top.
Handling never-active EN on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$25219 ($sdffe) from module vscale_sim_top (connecting SRST instead).
Setting constant 0-bit at position 0 on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$25219 ($sdffe) from module vscale_sim_top.
Handling never-active EN on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$25217 ($sdffe) from module vscale_sim_top (connecting SRST instead).
Setting constant 0-bit at position 0 on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$25217 ($sdffe) from module vscale_sim_top.
Handling never-active EN on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$25215 ($sdffe) from module vscale_sim_top (connecting SRST instead).
Setting constant 0-bit at position 0 on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$25215 ($sdffe) from module vscale_sim_top.
Handling never-active EN on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$25213 ($sdffe) from module vscale_sim_top (connecting SRST instead).
Setting constant 0-bit at position 0 on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$25213 ($sdffe) from module vscale_sim_top.
Handling never-active EN on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$25211 ($sdffe) from module vscale_sim_top (connecting SRST instead).
Setting constant 0-bit at position 0 on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$25211 ($sdffe) from module vscale_sim_top.
Handling never-active EN on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$25209 ($sdffe) from module vscale_sim_top (connecting SRST instead).
Setting constant 0-bit at position 0 on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$25209 ($sdffe) from module vscale_sim_top.
Handling never-active EN on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$25207 ($sdffe) from module vscale_sim_top (connecting SRST instead).
Setting constant 0-bit at position 0 on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$25207 ($sdffe) from module vscale_sim_top.
Handling never-active EN on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$25205 ($sdffe) from module vscale_sim_top (connecting SRST instead).
Setting constant 0-bit at position 0 on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$25205 ($sdffe) from module vscale_sim_top.
Handling never-active EN on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$25203 ($sdffe) from module vscale_sim_top (connecting SRST instead).
Setting constant 0-bit at position 0 on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$25203 ($sdffe) from module vscale_sim_top.
Handling never-active EN on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$25201 ($sdffe) from module vscale_sim_top (connecting SRST instead).
Setting constant 0-bit at position 0 on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$25201 ($sdffe) from module vscale_sim_top.
Handling never-active EN on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$25199 ($sdffe) from module vscale_sim_top (connecting SRST instead).
Setting constant 0-bit at position 0 on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$25199 ($sdffe) from module vscale_sim_top.
Handling never-active EN on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$25197 ($sdffe) from module vscale_sim_top (connecting SRST instead).
Setting constant 0-bit at position 0 on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$25197 ($sdffe) from module vscale_sim_top.
Handling never-active EN on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$25195 ($sdffe) from module vscale_sim_top (connecting SRST instead).
Setting constant 0-bit at position 0 on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$25195 ($sdffe) from module vscale_sim_top.
Handling never-active EN on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$25193 ($sdffe) from module vscale_sim_top (connecting SRST instead).
Setting constant 0-bit at position 0 on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$25193 ($sdffe) from module vscale_sim_top.
Handling never-active EN on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$25191 ($sdffe) from module vscale_sim_top (connecting SRST instead).
Setting constant 0-bit at position 0 on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$25191 ($sdffe) from module vscale_sim_top.
Handling never-active EN on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$25189 ($sdffe) from module vscale_sim_top (connecting SRST instead).
Setting constant 0-bit at position 0 on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$25189 ($sdffe) from module vscale_sim_top.
Handling never-active EN on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$25187 ($sdffe) from module vscale_sim_top (connecting SRST instead).
Setting constant 0-bit at position 0 on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$25187 ($sdffe) from module vscale_sim_top.
Handling never-active EN on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$25185 ($sdffe) from module vscale_sim_top (connecting SRST instead).
Setting constant 0-bit at position 0 on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$25185 ($sdffe) from module vscale_sim_top.
Handling never-active EN on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$25183 ($sdffe) from module vscale_sim_top (connecting SRST instead).
Setting constant 0-bit at position 0 on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$25183 ($sdffe) from module vscale_sim_top.
Handling never-active EN on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$25181 ($sdffe) from module vscale_sim_top (connecting SRST instead).
Setting constant 0-bit at position 0 on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$25181 ($sdffe) from module vscale_sim_top.
Handling never-active EN on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$25179 ($sdffe) from module vscale_sim_top (connecting SRST instead).
Setting constant 0-bit at position 0 on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$25179 ($sdffe) from module vscale_sim_top.
Handling never-active EN on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$25177 ($sdffe) from module vscale_sim_top (connecting SRST instead).
Setting constant 1-bit at position 0 on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$25177 ($sdffe) from module vscale_sim_top.
Handling never-active EN on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$25175 ($sdffe) from module vscale_sim_top (connecting SRST instead).
Setting constant 0-bit at position 0 on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$25175 ($sdffe) from module vscale_sim_top.
Handling never-active EN on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$25173 ($sdffe) from module vscale_sim_top (connecting SRST instead).
Setting constant 0-bit at position 0 on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$25173 ($sdffe) from module vscale_sim_top.
Handling never-active EN on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$25171 ($sdffe) from module vscale_sim_top (connecting SRST instead).
Setting constant 0-bit at position 0 on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$25171 ($sdffe) from module vscale_sim_top.
Handling never-active EN on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$25169 ($sdffe) from module vscale_sim_top (connecting SRST instead).
Setting constant 0-bit at position 0 on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$25169 ($sdffe) from module vscale_sim_top.
Handling never-active EN on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$25167 ($sdffe) from module vscale_sim_top (connecting SRST instead).
Setting constant 0-bit at position 0 on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$25167 ($sdffe) from module vscale_sim_top.
Handling never-active EN on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$25165 ($sdffe) from module vscale_sim_top (connecting SRST instead).
Setting constant 0-bit at position 0 on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$25165 ($sdffe) from module vscale_sim_top.
Handling never-active EN on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$24830 ($dffe) from module vscale_sim_top (removing D path).
Setting constant 1-bit at position 0 on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$24830 ($dffe) from module vscale_sim_top.
Handling never-active EN on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$24829 ($dffe) from module vscale_sim_top (removing D path).
Setting constant 1-bit at position 0 on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$24829 ($dffe) from module vscale_sim_top.
Handling never-active EN on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$24828 ($dffe) from module vscale_sim_top (removing D path).
Setting constant 1-bit at position 0 on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$24828 ($dffe) from module vscale_sim_top.
Handling never-active EN on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$24827 ($dffe) from module vscale_sim_top (removing D path).
Setting constant 1-bit at position 0 on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$24827 ($dffe) from module vscale_sim_top.
Handling never-active EN on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$24826 ($dffe) from module vscale_sim_top (removing D path).
Setting constant 1-bit at position 0 on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$24826 ($dffe) from module vscale_sim_top.
Handling never-active EN on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$24825 ($dffe) from module vscale_sim_top (removing D path).
Setting constant 1-bit at position 0 on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$24825 ($dffe) from module vscale_sim_top.
Handling never-active EN on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$24824 ($dffe) from module vscale_sim_top (removing D path).
Setting constant 1-bit at position 0 on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$24824 ($dffe) from module vscale_sim_top.
Handling never-active EN on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$24823 ($dffe) from module vscale_sim_top (removing D path).
Setting constant 1-bit at position 0 on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$24823 ($dffe) from module vscale_sim_top.
Handling never-active EN on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$24822 ($dffe) from module vscale_sim_top (removing D path).
Setting constant 1-bit at position 0 on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$24822 ($dffe) from module vscale_sim_top.
Handling never-active EN on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$24821 ($dffe) from module vscale_sim_top (removing D path).
Setting constant 1-bit at position 0 on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$24821 ($dffe) from module vscale_sim_top.
Handling never-active EN on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$24820 ($dffe) from module vscale_sim_top (removing D path).
Setting constant 1-bit at position 0 on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$24820 ($dffe) from module vscale_sim_top.
Handling never-active EN on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$24819 ($dffe) from module vscale_sim_top (removing D path).
Setting constant 1-bit at position 0 on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$24819 ($dffe) from module vscale_sim_top.
Handling never-active EN on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$24818 ($dffe) from module vscale_sim_top (removing D path).
Setting constant 1-bit at position 0 on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$24818 ($dffe) from module vscale_sim_top.
Handling never-active EN on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$24817 ($dffe) from module vscale_sim_top (removing D path).
Setting constant 1-bit at position 0 on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$24817 ($dffe) from module vscale_sim_top.
Handling never-active EN on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$24816 ($dffe) from module vscale_sim_top (removing D path).
Setting constant 1-bit at position 0 on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$24816 ($dffe) from module vscale_sim_top.
Handling never-active EN on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$24815 ($dffe) from module vscale_sim_top (removing D path).
Setting constant 1-bit at position 0 on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$24815 ($dffe) from module vscale_sim_top.
Handling never-active EN on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$24814 ($dffe) from module vscale_sim_top (removing D path).
Setting constant 1-bit at position 0 on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$24814 ($dffe) from module vscale_sim_top.
Handling never-active EN on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$24813 ($dffe) from module vscale_sim_top (removing D path).
Setting constant 1-bit at position 0 on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$24813 ($dffe) from module vscale_sim_top.
Handling never-active EN on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$24812 ($dffe) from module vscale_sim_top (removing D path).
Setting constant 1-bit at position 0 on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$24812 ($dffe) from module vscale_sim_top.
Handling never-active EN on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$24811 ($dffe) from module vscale_sim_top (removing D path).
Setting constant 1-bit at position 0 on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$24811 ($dffe) from module vscale_sim_top.
Handling never-active EN on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$24810 ($dffe) from module vscale_sim_top (removing D path).
Setting constant 1-bit at position 0 on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$24810 ($dffe) from module vscale_sim_top.
Handling never-active EN on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$24809 ($dffe) from module vscale_sim_top (removing D path).
Setting constant 1-bit at position 0 on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$24809 ($dffe) from module vscale_sim_top.
Handling never-active EN on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$24808 ($dffe) from module vscale_sim_top (removing D path).
Setting constant 1-bit at position 0 on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$24808 ($dffe) from module vscale_sim_top.
Handling never-active EN on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$24807 ($dffe) from module vscale_sim_top (removing D path).
Setting constant 1-bit at position 0 on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$24807 ($dffe) from module vscale_sim_top.
Handling never-active EN on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$24806 ($dffe) from module vscale_sim_top (removing D path).
Setting constant 1-bit at position 0 on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$24806 ($dffe) from module vscale_sim_top.
Handling never-active EN on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$24805 ($dffe) from module vscale_sim_top (removing D path).
Setting constant 1-bit at position 0 on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$24805 ($dffe) from module vscale_sim_top.
Handling never-active EN on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$24804 ($dffe) from module vscale_sim_top (removing D path).
Setting constant 1-bit at position 0 on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$24804 ($dffe) from module vscale_sim_top.
Handling never-active EN on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$24803 ($dffe) from module vscale_sim_top (removing D path).
Setting constant 1-bit at position 0 on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$24803 ($dffe) from module vscale_sim_top.
Handling never-active EN on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$24802 ($dffe) from module vscale_sim_top (removing D path).
Setting constant 1-bit at position 0 on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$24802 ($dffe) from module vscale_sim_top.
Handling never-active EN on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$24801 ($dffe) from module vscale_sim_top (removing D path).
Setting constant 1-bit at position 0 on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$24801 ($dffe) from module vscale_sim_top.
Handling never-active EN on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$24800 ($dffe) from module vscale_sim_top (removing D path).
Setting constant 1-bit at position 0 on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$24800 ($dffe) from module vscale_sim_top.
Handling never-active EN on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$24799 ($dffe) from module vscale_sim_top (removing D path).
Setting constant 1-bit at position 0 on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$24799 ($dffe) from module vscale_sim_top.

4.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vscale_sim_top..
Removed 4039 unused cells and 1281 unused wires.
<suppressed ~4740 debug messages>

4.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module vscale_sim_top.
<suppressed ~512 debug messages>

4.26. Rerunning OPT passes. (Maybe there is more to do..)

4.27. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vscale_sim_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~129 debug messages>

4.28. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vscale_sim_top.
Performed a total of 0 changes.

4.29. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vscale_sim_top'.
Removed a total of 0 cells.

4.30. Executing OPT_SHARE pass.

4.31. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\core_gen_block[0].vscale.\pipeline.\ctrl.$auto$opt_dff.cc:764:run$25388 ($sdffe) from module vscale_sim_top.

4.32. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vscale_sim_top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

4.33. Executing OPT_EXPR pass (perform const folding).
Optimizing module vscale_sim_top.
<suppressed ~155 debug messages>

4.34. Rerunning OPT passes. (Maybe there is more to do..)

4.35. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vscale_sim_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~66 debug messages>

4.36. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vscale_sim_top.
Performed a total of 0 changes.

4.37. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vscale_sim_top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

4.38. Executing OPT_SHARE pass.

4.39. Executing OPT_DFF pass (perform DFF optimizations).
Handling never-active EN on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$25157 ($sdffe) from module vscale_sim_top (connecting SRST instead).
Setting constant 1-bit at position 0 on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$25157 ($sdffe) from module vscale_sim_top.
Handling never-active EN on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$25155 ($sdffe) from module vscale_sim_top (connecting SRST instead).
Setting constant 1-bit at position 0 on $flatten\core_gen_block[0].vscale.\pipeline.\csr.$auto$opt_dff.cc:764:run$25155 ($sdffe) from module vscale_sim_top.

4.40. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vscale_sim_top..
Removed 109 unused cells and 80 unused wires.
<suppressed ~149 debug messages>

4.41. Executing OPT_EXPR pass (perform const folding).
Optimizing module vscale_sim_top.
<suppressed ~19 debug messages>

4.42. Rerunning OPT passes. (Maybe there is more to do..)

4.43. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vscale_sim_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~59 debug messages>

4.44. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vscale_sim_top.
Performed a total of 0 changes.

4.45. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vscale_sim_top'.
Removed a total of 0 cells.

4.46. Executing OPT_SHARE pass.

4.47. Executing OPT_DFF pass (perform DFF optimizations).
Removing always-active EN on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:764:run$25924 ($sdffe) from module vscale_sim_top.
Adding SRST signal on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:764:run$25924 ($sdffe) from module vscale_sim_top (D = \core_gen_block[0].vscale.pipeline.PC_IF [31], Q = \core_gen_block[0].vscale.pipeline.PC_DX [31], rval = 1'0).
Removing always-active EN on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:764:run$25922 ($sdffe) from module vscale_sim_top.
Adding SRST signal on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:764:run$25922 ($sdffe) from module vscale_sim_top (D = \core_gen_block[0].vscale.pipeline.PC_IF [30], Q = \core_gen_block[0].vscale.pipeline.PC_DX [30], rval = 1'0).
Removing always-active EN on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:764:run$25920 ($sdffe) from module vscale_sim_top.
Adding SRST signal on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:764:run$25920 ($sdffe) from module vscale_sim_top (D = \core_gen_block[0].vscale.pipeline.PC_IF [29], Q = \core_gen_block[0].vscale.pipeline.PC_DX [29], rval = 1'0).
Removing always-active EN on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:764:run$25918 ($sdffe) from module vscale_sim_top.
Adding SRST signal on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:764:run$25918 ($sdffe) from module vscale_sim_top (D = \core_gen_block[0].vscale.pipeline.PC_IF [28], Q = \core_gen_block[0].vscale.pipeline.PC_DX [28], rval = 1'0).
Removing always-active EN on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:764:run$25916 ($sdffe) from module vscale_sim_top.
Adding SRST signal on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:764:run$25916 ($sdffe) from module vscale_sim_top (D = \core_gen_block[0].vscale.pipeline.PC_IF [27], Q = \core_gen_block[0].vscale.pipeline.PC_DX [27], rval = 1'0).
Removing always-active EN on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:764:run$25914 ($sdffe) from module vscale_sim_top.
Adding SRST signal on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:764:run$25914 ($sdffe) from module vscale_sim_top (D = \core_gen_block[0].vscale.pipeline.PC_IF [26], Q = \core_gen_block[0].vscale.pipeline.PC_DX [26], rval = 1'0).
Removing always-active EN on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:764:run$25912 ($sdffe) from module vscale_sim_top.
Adding SRST signal on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:764:run$25912 ($sdffe) from module vscale_sim_top (D = \core_gen_block[0].vscale.pipeline.PC_IF [25], Q = \core_gen_block[0].vscale.pipeline.PC_DX [25], rval = 1'0).
Removing always-active EN on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:764:run$25910 ($sdffe) from module vscale_sim_top.
Adding SRST signal on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:764:run$25910 ($sdffe) from module vscale_sim_top (D = \core_gen_block[0].vscale.pipeline.PC_IF [24], Q = \core_gen_block[0].vscale.pipeline.PC_DX [24], rval = 1'0).
Removing always-active EN on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:764:run$25908 ($sdffe) from module vscale_sim_top.
Adding SRST signal on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:764:run$25908 ($sdffe) from module vscale_sim_top (D = \core_gen_block[0].vscale.pipeline.PC_IF [23], Q = \core_gen_block[0].vscale.pipeline.PC_DX [23], rval = 1'0).
Removing always-active EN on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:764:run$25906 ($sdffe) from module vscale_sim_top.
Adding SRST signal on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:764:run$25906 ($sdffe) from module vscale_sim_top (D = \core_gen_block[0].vscale.pipeline.PC_IF [22], Q = \core_gen_block[0].vscale.pipeline.PC_DX [22], rval = 1'0).
Removing always-active EN on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:764:run$25904 ($sdffe) from module vscale_sim_top.
Adding SRST signal on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:764:run$25904 ($sdffe) from module vscale_sim_top (D = \core_gen_block[0].vscale.pipeline.PC_IF [21], Q = \core_gen_block[0].vscale.pipeline.PC_DX [21], rval = 1'0).
Removing always-active EN on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:764:run$25902 ($sdffe) from module vscale_sim_top.
Adding SRST signal on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:764:run$25902 ($sdffe) from module vscale_sim_top (D = \core_gen_block[0].vscale.pipeline.PC_IF [20], Q = \core_gen_block[0].vscale.pipeline.PC_DX [20], rval = 1'0).
Removing always-active EN on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:764:run$25900 ($sdffe) from module vscale_sim_top.
Adding SRST signal on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:764:run$25900 ($sdffe) from module vscale_sim_top (D = \core_gen_block[0].vscale.pipeline.PC_IF [19], Q = \core_gen_block[0].vscale.pipeline.PC_DX [19], rval = 1'0).
Removing always-active EN on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:764:run$25898 ($sdffe) from module vscale_sim_top.
Adding SRST signal on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:764:run$25898 ($sdffe) from module vscale_sim_top (D = \core_gen_block[0].vscale.pipeline.PC_IF [18], Q = \core_gen_block[0].vscale.pipeline.PC_DX [18], rval = 1'0).
Removing always-active EN on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:764:run$25896 ($sdffe) from module vscale_sim_top.
Adding SRST signal on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:764:run$25896 ($sdffe) from module vscale_sim_top (D = \core_gen_block[0].vscale.pipeline.PC_IF [17], Q = \core_gen_block[0].vscale.pipeline.PC_DX [17], rval = 1'0).
Removing always-active EN on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:764:run$25894 ($sdffe) from module vscale_sim_top.
Adding SRST signal on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:764:run$25894 ($sdffe) from module vscale_sim_top (D = \core_gen_block[0].vscale.pipeline.PC_IF [16], Q = \core_gen_block[0].vscale.pipeline.PC_DX [16], rval = 1'0).
Removing always-active EN on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:764:run$25892 ($sdffe) from module vscale_sim_top.
Adding SRST signal on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:764:run$25892 ($sdffe) from module vscale_sim_top (D = \core_gen_block[0].vscale.pipeline.PC_IF [15], Q = \core_gen_block[0].vscale.pipeline.PC_DX [15], rval = 1'0).
Removing always-active EN on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:764:run$25890 ($sdffe) from module vscale_sim_top.
Adding SRST signal on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:764:run$25890 ($sdffe) from module vscale_sim_top (D = \core_gen_block[0].vscale.pipeline.PC_IF [14], Q = \core_gen_block[0].vscale.pipeline.PC_DX [14], rval = 1'0).
Removing always-active EN on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:764:run$25888 ($sdffe) from module vscale_sim_top.
Adding SRST signal on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:764:run$25888 ($sdffe) from module vscale_sim_top (D = \core_gen_block[0].vscale.pipeline.PC_IF [13], Q = \core_gen_block[0].vscale.pipeline.PC_DX [13], rval = 1'0).
Removing always-active EN on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:764:run$25886 ($sdffe) from module vscale_sim_top.
Adding SRST signal on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:764:run$25886 ($sdffe) from module vscale_sim_top (D = \core_gen_block[0].vscale.pipeline.PC_IF [12], Q = \core_gen_block[0].vscale.pipeline.PC_DX [12], rval = 1'0).
Removing always-active EN on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:764:run$25884 ($sdffe) from module vscale_sim_top.
Adding SRST signal on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:764:run$25884 ($sdffe) from module vscale_sim_top (D = \core_gen_block[0].vscale.pipeline.PC_IF [11], Q = \core_gen_block[0].vscale.pipeline.PC_DX [11], rval = 1'0).
Removing always-active EN on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:764:run$25882 ($sdffe) from module vscale_sim_top.
Adding SRST signal on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:764:run$25882 ($sdffe) from module vscale_sim_top (D = \core_gen_block[0].vscale.pipeline.PC_IF [10], Q = \core_gen_block[0].vscale.pipeline.PC_DX [10], rval = 1'0).
Removing always-active EN on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:764:run$25880 ($sdffe) from module vscale_sim_top.
Adding SRST signal on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:764:run$25880 ($sdffe) from module vscale_sim_top (D = \core_gen_block[0].vscale.pipeline.PC_IF [9], Q = \core_gen_block[0].vscale.pipeline.PC_DX [9], rval = 1'0).
Removing always-active EN on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:764:run$25878 ($sdffe) from module vscale_sim_top.
Adding SRST signal on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:764:run$25878 ($sdffe) from module vscale_sim_top (D = \core_gen_block[0].vscale.pipeline.PC_IF [8], Q = \core_gen_block[0].vscale.pipeline.PC_DX [8], rval = 1'0).
Removing always-active EN on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:764:run$25876 ($sdffe) from module vscale_sim_top.
Adding SRST signal on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:764:run$25876 ($sdffe) from module vscale_sim_top (D = \core_gen_block[0].vscale.pipeline.PC_IF [7], Q = \core_gen_block[0].vscale.pipeline.PC_DX [7], rval = 1'0).
Removing always-active EN on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:764:run$25874 ($sdffe) from module vscale_sim_top.
Removing always-active EN on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:764:run$25872 ($sdffe) from module vscale_sim_top.
Removing always-active EN on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:764:run$25870 ($sdffe) from module vscale_sim_top.
Removing always-active EN on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:764:run$25868 ($sdffe) from module vscale_sim_top.
Removing always-active EN on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:764:run$25866 ($sdffe) from module vscale_sim_top.
Adding SRST signal on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:764:run$25866 ($sdffe) from module vscale_sim_top (D = \core_gen_block[0].vscale.pipeline.PC_IF [2], Q = \core_gen_block[0].vscale.pipeline.PC_DX [2], rval = 1'0).
Removing always-active EN on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:764:run$25864 ($sdffe) from module vscale_sim_top.
Adding SRST signal on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:764:run$25864 ($sdffe) from module vscale_sim_top (D = \core_gen_block[0].vscale.pipeline.PC_IF [1], Q = \core_gen_block[0].vscale.pipeline.PC_DX [1], rval = 1'0).
Removing always-active EN on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:764:run$25862 ($sdffe) from module vscale_sim_top.
Adding SRST signal on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:764:run$25862 ($sdffe) from module vscale_sim_top (D = \core_gen_block[0].vscale.pipeline.PC_IF [0], Q = \core_gen_block[0].vscale.pipeline.PC_DX [0], rval = 1'0).
Removing always-active EN on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:702:run$25662 ($sdffce) from module vscale_sim_top.
Removing always-active EN on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:702:run$25660 ($sdffce) from module vscale_sim_top.
Removing always-active EN on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:702:run$25658 ($sdffce) from module vscale_sim_top.
Removing always-active EN on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:702:run$25656 ($sdffce) from module vscale_sim_top.
Removing always-active EN on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:702:run$25654 ($sdffce) from module vscale_sim_top.
Removing always-active EN on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:702:run$25652 ($sdffce) from module vscale_sim_top.
Removing always-active EN on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:702:run$25650 ($sdffce) from module vscale_sim_top.
Removing always-active EN on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:702:run$25648 ($sdffce) from module vscale_sim_top.
Removing always-active EN on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:702:run$25646 ($sdffce) from module vscale_sim_top.
Removing always-active EN on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:702:run$25644 ($sdffce) from module vscale_sim_top.
Removing always-active EN on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:702:run$25642 ($sdffce) from module vscale_sim_top.
Removing always-active EN on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:702:run$25640 ($sdffce) from module vscale_sim_top.
Removing always-active EN on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:702:run$25638 ($sdffce) from module vscale_sim_top.
Removing always-active EN on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:702:run$25636 ($sdffce) from module vscale_sim_top.
Removing always-active EN on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:702:run$25634 ($sdffce) from module vscale_sim_top.
Removing always-active EN on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:702:run$25632 ($sdffce) from module vscale_sim_top.
Removing always-active EN on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:702:run$25630 ($sdffce) from module vscale_sim_top.
Removing always-active EN on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:702:run$25628 ($sdffce) from module vscale_sim_top.
Removing always-active EN on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:702:run$25626 ($sdffce) from module vscale_sim_top.
Removing always-active EN on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:702:run$25624 ($sdffce) from module vscale_sim_top.
Removing always-active EN on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:702:run$25622 ($sdffce) from module vscale_sim_top.
Removing always-active EN on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:702:run$25620 ($sdffce) from module vscale_sim_top.
Removing always-active EN on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:702:run$25618 ($sdffce) from module vscale_sim_top.
Removing always-active EN on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:702:run$25616 ($sdffce) from module vscale_sim_top.
Removing always-active EN on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:702:run$25614 ($sdffce) from module vscale_sim_top.
Removing always-active EN on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:702:run$25612 ($sdffce) from module vscale_sim_top.
Removing always-active EN on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:702:run$25610 ($sdffce) from module vscale_sim_top.
Removing always-active EN on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:702:run$25608 ($sdffce) from module vscale_sim_top.
Removing always-active EN on $flatten\core_gen_block[0].vscale.\pipeline.$auto$opt_dff.cc:702:run$25606 ($sdffce) from module vscale_sim_top.
Removing always-active EN on $auto$opt_dff.cc:702:run$27343 ($sdffce) from module vscale_sim_top.
Removing always-active EN on $auto$opt_dff.cc:702:run$27342 ($sdffce) from module vscale_sim_top.
Removing always-active EN on $auto$opt_dff.cc:702:run$27341 ($sdffce) from module vscale_sim_top.
Adding SRST signal on $auto$opt_dff.cc:702:run$27341 ($sdffce) from module vscale_sim_top (D = \core_gen_block[0].vscale.pipeline.PCmux._083_ [2], Q = \core_gen_block[0].vscale.pipeline.PC_IF [2], rval = 1'1).

4.48. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vscale_sim_top..
Removed 29 unused cells and 0 unused wires.
<suppressed ~29 debug messages>

4.49. Executing OPT_EXPR pass (perform const folding).
Optimizing module vscale_sim_top.
<suppressed ~29 debug messages>

4.50. Rerunning OPT passes. (Maybe there is more to do..)

4.51. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vscale_sim_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~30 debug messages>

4.52. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vscale_sim_top.
Performed a total of 0 changes.

4.53. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vscale_sim_top'.
<suppressed ~81 debug messages>
Removed a total of 27 cells.

4.54. Executing OPT_SHARE pass.

4.55. Executing OPT_DFF pass (perform DFF optimizations).

4.56. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vscale_sim_top..
Removed 0 unused cells and 27 unused wires.
<suppressed ~1 debug messages>

4.57. Executing OPT_EXPR pass (perform const folding).
Optimizing module vscale_sim_top.

4.58. Rerunning OPT passes. (Maybe there is more to do..)

4.59. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vscale_sim_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~30 debug messages>

4.60. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vscale_sim_top.
Performed a total of 0 changes.

4.61. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vscale_sim_top'.
Removed a total of 0 cells.

4.62. Executing OPT_SHARE pass.

4.63. Executing OPT_DFF pass (perform DFF optimizations).

4.64. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vscale_sim_top..

4.65. Executing OPT_EXPR pass (perform const folding).
Optimizing module vscale_sim_top.

4.66. Finished OPT passes. (There is nothing left to do.)

5. Executing TECHMAP pass (map to technology primitives).

5.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

5.2. Continuing TECHMAP pass.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=30:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=30:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$add:A_SIGNED=0:A_WIDTH=30:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=30:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:A_SIGNED=0:A_WIDTH=30:B_SIGNED=0:B_WIDTH=1:Y_WIDTH=30:394426c56d1a028ba8fdd5469b163e04011def47.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $dff.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$44a13d10af618e7fbe7b9aad2f6151ffcee1e2fa\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000011110 for cells of type $lcu.
No more expansions possible.
<suppressed ~796 debug messages>

6. Executing OPT pass (performing simple optimizations).

6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module vscale_sim_top.
<suppressed ~652 debug messages>

6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vscale_sim_top'.
<suppressed ~504 debug messages>
Removed a total of 168 cells.

6.3. Executing OPT_DFF pass (perform DFF optimizations).
Handling D = Q on $auto$simplemap.cc:559:simplemap_adffe_sdffe_sdffce$27537 ($_SDFFCE_PN0P_) from module vscale_sim_top (conecting SRST instead).
Setting constant 0-bit at position 0 on $auto$simplemap.cc:559:simplemap_adffe_sdffe_sdffce$27537 ($_SDFFCE_PN0P_) from module vscale_sim_top.
Handling D = Q on $auto$simplemap.cc:559:simplemap_adffe_sdffe_sdffce$27538 ($_SDFFCE_PN0P_) from module vscale_sim_top (conecting SRST instead).
Setting constant 0-bit at position 0 on $auto$simplemap.cc:559:simplemap_adffe_sdffe_sdffce$27538 ($_SDFFCE_PN0P_) from module vscale_sim_top.

6.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vscale_sim_top..
Removed 77 unused cells and 202 unused wires.
<suppressed ~78 debug messages>

6.5. Rerunning OPT passes. (Removed registers in this run.)

6.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module vscale_sim_top.
<suppressed ~2 debug messages>

6.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vscale_sim_top'.
Removed a total of 0 cells.

6.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$27667 ($_DFFE_PP_) from module vscale_sim_top (D = $procmux$20006.B_AND_S [1], Q = \head_ptr [1], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$27666 ($_DFFE_PP_) from module vscale_sim_top (D = $procmux$20006.B_AND_S [2], Q = \head_ptr [0], rval = 1'0).

6.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vscale_sim_top..
Removed 2 unused cells and 1 unused wires.
<suppressed ~3 debug messages>

6.10. Rerunning OPT passes. (Removed registers in this run.)

6.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module vscale_sim_top.

6.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vscale_sim_top'.
Removed a total of 0 cells.

6.13. Executing OPT_DFF pass (perform DFF optimizations).

6.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vscale_sim_top..

6.15. Finished fast OPT passes.

7. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

8. Executing ABC pass (technology mapping using ABC).

8.1. Extracting gate netlist of module `\vscale_sim_top' to `<abc-temp-dir>/input.blif'..
Extracted 1722 gates and 2172 wires to a netlist network with 448 inputs and 248 outputs.

8.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 5 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

8.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:     3279
ABC RESULTS:               BUF cells:        1
ABC RESULTS:               NOT cells:     2577
ABC RESULTS:        internal signals:     1476
ABC RESULTS:           input signals:      448
ABC RESULTS:          output signals:      248
Removing temp directory.

9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vscale_sim_top..
Removed 18 unused cells and 945 unused wires.
<suppressed ~55 debug messages>

10. Printing statistics.

=== vscale_sim_top ===

   Number of wires:               7684
   Number of wire bits:          19647
   Number of public wires:        1711
   Number of public wire bits:   13674
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               6121
     $_AND_                       3279
     $_DFF_P_                      241
     $_NOT_                       2577
     $anyseq                        12
     $assert                         4
     $assume                         8

11. Executing AIGER backend.

End of script. Logfile hash: 6361289c64, CPU: user 6.95s system 0.13s, MEM: 170.64 MB peak
Yosys 0.9+4052 (git sha1 a58571d0, clang 6.0.0-1ubuntu2 -fPIC -Os)
Time spent: 27% 13x opt_merge (1 sec), 25% 13x opt_expr (1 sec), ...
