0.6
2018.2
Jun 14 2018
20:41:02
H:/EECS_443/UART_Controller/UART_Controller.sim/sim_1/synth/timing/xsim/uart_tx_test_time_synth.v,1557350342,verilog,,,,clock_divider;color_detector;glbl;top_level;uart_rx;uart_tx,,,,,,,,
H:/EECS_443/UART_Controller/UART_Controller.srcs/sources_1/imports/sources_1/imports/library_files/math_real-body.vhdl,1557262634,vhdl,,,,,,,,,,,,
H:/EECS_443/UART_Controller/UART_Controller.srcs/sources_1/imports/sources_1/imports/library_files/math_real.vhdl,1557262634,vhdl,H:/EECS_443/UART_Controller/UART_Controller.srcs/sources_1/imports/sources_1/imports/library_files/math_real-body.vhdl,,,math_real,,,,,,,,
H:/EECS_443/UART_Controller/UART_Controller.srcs/sources_1/new/reciever_test.vhd,1557347733,vhdl,,,,reciever_test,,,,,,,,
