// Seed: 3594125995
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_7, id_8;
endmodule
program module_1 (
    input  tri  id_0,
    output wand id_1,
    input  wand id_2
);
  supply0 id_4;
  assign {1, id_4, 1} = 1;
  module_0(
      id_4, id_4, id_4, id_4, id_4, id_4
  );
  logic [7:0] id_5;
  wire id_6;
  uwire id_7 = 1 !== (id_5[1]) == 1 >> 1;
endprogram
