<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file path="main_clk_gen_sim/main_clk_gen.vo" type="VERILOG" />
 <topLevel name="main_clk_gen" />
 <deviceFamily name="cyclonev" />
</simPackage>
