-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity cnn_core_pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    layer6_out_din : OUT STD_LOGIC_VECTOR (111 downto 0);
    layer6_out_num_data_valid : IN STD_LOGIC_VECTOR (8 downto 0);
    layer6_out_fifo_cap : IN STD_LOGIC_VECTOR (8 downto 0);
    layer6_out_full_n : IN STD_LOGIC;
    layer6_out_write : OUT STD_LOGIC;
    layer5_out_dout : IN STD_LOGIC_VECTOR (111 downto 0);
    layer5_out_num_data_valid : IN STD_LOGIC_VECTOR (9 downto 0);
    layer5_out_fifo_cap : IN STD_LOGIC_VECTOR (9 downto 0);
    layer5_out_empty_n : IN STD_LOGIC;
    layer5_out_read : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC );
end;


architecture behav of cnn_core_pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv9_150 : STD_LOGIC_VECTOR (8 downto 0) := "101010000";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_54 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010100";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_6F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101111";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal internal_ap_ready : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal and_ln55_1_reg_612 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln109_fu_172_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal icmp_ln109_reg_608 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_9 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_8 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal pX : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal sX : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pY : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal layer5_out_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal layer6_out_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal and_ln55_1_fu_228_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_ap_ready : STD_LOGIC;
    signal call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_p_read : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_p_read1 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_p_read2 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_p_read3 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_p_read4 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_p_read5 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_p_read6 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2_o : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2_o_ap_vld : STD_LOGIC;
    signal call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_9_ap_vld : STD_LOGIC;
    signal call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1_o : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1_o_ap_vld : STD_LOGIC;
    signal call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_8 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_8_ap_vld : STD_LOGIC;
    signal call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_o : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_o_ap_vld : STD_LOGIC;
    signal call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7_ap_vld : STD_LOGIC;
    signal call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_3_o : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_3_o_ap_vld : STD_LOGIC;
    signal call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6_ap_vld : STD_LOGIC;
    signal call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_2_o : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_2_o_ap_vld : STD_LOGIC;
    signal call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5_ap_vld : STD_LOGIC;
    signal call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1_o : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1_o_ap_vld : STD_LOGIC;
    signal call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4_ap_vld : STD_LOGIC;
    signal call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_ap_vld : STD_LOGIC;
    signal call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3_ap_vld : STD_LOGIC;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal add_ln76_fu_234_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln76_fu_240_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln91_fu_260_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln80_fu_296_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal indvar_flatten_fu_108 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal add_ln109_fu_178_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_indvar_flatten_load : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal tmp_fu_198_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln55_1_fu_216_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln55_fu_206_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln55_fu_222_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln55_fu_188_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln91_fu_252_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln80_fu_284_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln80_fu_290_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln66_fu_394_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln66_fu_400_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln66_1_fu_422_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln66_1_fu_428_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln66_2_fu_450_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln66_2_fu_456_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln66_3_fu_478_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln66_3_fu_484_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln66_4_fu_506_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln66_4_fu_512_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln66_5_fu_534_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln66_5_fu_540_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln66_6_fu_562_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln66_6_fu_568_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal res_pack_6_fu_574_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_pack_5_fu_546_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_pack_4_fu_518_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_pack_3_fu_490_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_pack_2_fu_462_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_pack_1_fu_434_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_pack_fu_406_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_idle_pp0_1to1 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_263 : BOOLEAN;
    signal ap_condition_292 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component cnn_core_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s IS
    port (
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (15 downto 0);
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2_i : IN STD_LOGIC_VECTOR (15 downto 0);
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2_o : OUT STD_LOGIC_VECTOR (15 downto 0);
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2_o_ap_vld : OUT STD_LOGIC;
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_9_ap_vld : OUT STD_LOGIC;
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1_i : IN STD_LOGIC_VECTOR (15 downto 0);
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1_o : OUT STD_LOGIC_VECTOR (15 downto 0);
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1_o_ap_vld : OUT STD_LOGIC;
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_8_ap_vld : OUT STD_LOGIC;
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_i : IN STD_LOGIC_VECTOR (15 downto 0);
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_o : OUT STD_LOGIC_VECTOR (15 downto 0);
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_o_ap_vld : OUT STD_LOGIC;
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7_ap_vld : OUT STD_LOGIC;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_3_i : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_3_o : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_3_o_ap_vld : OUT STD_LOGIC;
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6_ap_vld : OUT STD_LOGIC;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_2_i : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_2_o : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_2_o_ap_vld : OUT STD_LOGIC;
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5_ap_vld : OUT STD_LOGIC;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1_i : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1_o : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1_o_ap_vld : OUT STD_LOGIC;
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4_ap_vld : OUT STD_LOGIC;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_i : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_ap_vld : OUT STD_LOGIC;
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3_ap_vld : OUT STD_LOGIC );
    end component;


    component cnn_core_flow_control_loop_pipe IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;



begin
    call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125 : component cnn_core_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s
    port map (
        ap_ready => call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_ap_ready,
        p_read => call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_p_read,
        p_read1 => call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_p_read1,
        p_read2 => call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_p_read2,
        p_read3 => call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_p_read3,
        p_read4 => call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_p_read4,
        p_read5 => call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_p_read5,
        p_read6 => call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_p_read6,
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2_i => void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2,
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2_o => call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2_o,
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2_o_ap_vld => call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2_o_ap_vld,
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_9 => call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_9,
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_9_ap_vld => call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_9_ap_vld,
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1_i => void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1,
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1_o => call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1_o,
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1_o_ap_vld => call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1_o_ap_vld,
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_8 => call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_8,
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_8_ap_vld => call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_8_ap_vld,
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_i => void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel,
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_o => call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_o,
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_o_ap_vld => call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_o_ap_vld,
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7 => call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7,
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7_ap_vld => call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7_ap_vld,
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_3_i => p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_3,
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_3_o => call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_3_o,
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_3_o_ap_vld => call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_3_o_ap_vld,
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6 => call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6,
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6_ap_vld => call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6_ap_vld,
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_2_i => p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_2,
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_2_o => call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_2_o,
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_2_o_ap_vld => call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_2_o_ap_vld,
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5 => call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5,
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5_ap_vld => call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5_ap_vld,
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1_i => p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1,
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1_o => call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1_o,
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1_o_ap_vld => call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1_o_ap_vld,
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4 => call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4,
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4_ap_vld => call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4_ap_vld,
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_i => p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap,
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o => call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o,
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_ap_vld => call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_ap_vld,
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3 => call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3,
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3_ap_vld => call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3_ap_vld);

    flow_control_loop_pipe_U : component cnn_core_flow_control_loop_pipe
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => real_start,
        ap_ready => internal_ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int,
        ap_continue => ap_continue);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((real_start = ap_const_logic_1) and (internal_ap_ready = ap_const_logic_0))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    indvar_flatten_fu_108_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_263)) then
                if ((icmp_ln109_fu_172_p2 = ap_const_lv1_0)) then 
                    indvar_flatten_fu_108 <= add_ln109_fu_178_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_108 <= ap_const_lv9_0;
                end if;
            end if; 
        end if;
    end process;

    pX_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_292)) then
                if ((icmp_ln76_fu_240_p2 = ap_const_lv1_1)) then 
                    pX <= ap_const_lv32_0;
                elsif ((icmp_ln76_fu_240_p2 = ap_const_lv1_0)) then 
                    pX <= add_ln76_fu_234_p2;
                end if;
            end if; 
        end if;
    end process;

    sX_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_292)) then
                if ((icmp_ln76_fu_240_p2 = ap_const_lv1_1)) then 
                    sX <= ap_const_lv32_0;
                elsif ((icmp_ln76_fu_240_p2 = ap_const_lv1_0)) then 
                    sX <= add_ln91_fu_260_p2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                and_ln55_1_reg_612 <= and_ln55_1_fu_228_p2;
                icmp_ln109_reg_608 <= icmp_ln109_fu_172_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln109_fu_172_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln76_fu_240_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                pY <= select_ln80_fu_296_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln109_reg_608 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_ap_vld = ap_const_logic_1))) then
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap <= call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln109_reg_608 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1_o_ap_vld = ap_const_logic_1))) then
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1 <= call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln109_reg_608 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_2_o_ap_vld = ap_const_logic_1))) then
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_2 <= call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_2_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln109_reg_608 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_3_o_ap_vld = ap_const_logic_1))) then
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_3 <= call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_3_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln109_reg_608 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_o_ap_vld = ap_const_logic_1))) then
                void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel <= call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln109_reg_608 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1_o_ap_vld = ap_const_logic_1))) then
                void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1 <= call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln109_reg_608 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2_o_ap_vld = ap_const_logic_1))) then
                void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2 <= call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln109_reg_608 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3_ap_vld = ap_const_logic_1))) then
                void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3 <= call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln109_reg_608 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4_ap_vld = ap_const_logic_1))) then
                void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4 <= call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln109_reg_608 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5_ap_vld = ap_const_logic_1))) then
                void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5 <= call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln109_reg_608 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6_ap_vld = ap_const_logic_1))) then
                void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6 <= call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln109_reg_608 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7_ap_vld = ap_const_logic_1))) then
                void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7 <= call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln109_reg_608 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_8_ap_vld = ap_const_logic_1))) then
                void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_8 <= call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_8;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln109_reg_608 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_9_ap_vld = ap_const_logic_1))) then
                void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_9 <= call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_9;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_condition_exit_pp0_iter0_stage0, ap_block_pp0_stage1_subdone, ap_idle_pp0_1to1, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to1 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    add_ln109_fu_178_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten_load) + unsigned(ap_const_lv9_1));
    add_ln76_fu_234_p2 <= std_logic_vector(unsigned(pX) + unsigned(ap_const_lv32_1));
    add_ln80_fu_284_p2 <= std_logic_vector(unsigned(pY) + unsigned(ap_const_lv32_1));
    add_ln91_fu_260_p2 <= std_logic_vector(unsigned(sX) + unsigned(select_ln91_fu_252_p3));
    and_ln55_1_fu_228_p2 <= (icmp_ln55_fu_188_p2 and and_ln55_fu_222_p2);
    and_ln55_fu_222_p2 <= (xor_ln55_fu_206_p2 and icmp_ln55_1_fu_216_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_block_state1_pp0_stage0_iter0, ap_block_state3_pp0_stage0_iter1)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage0_iter1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_block_state1_pp0_stage0_iter0, ap_block_state3_pp0_stage0_iter1)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage0_iter1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_block_state1_pp0_stage0_iter0, ap_block_state3_pp0_stage0_iter1)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage0_iter1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_done_reg, ap_block_state2_pp0_stage1_iter0)
    begin
                ap_block_pp0_stage1_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage1_iter0)));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_done_reg, ap_block_state2_pp0_stage1_iter0)
    begin
                ap_block_pp0_stage1_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage1_iter0)));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_block_state2_pp0_stage1_iter0_assign_proc : process(layer5_out_empty_n, icmp_ln109_reg_608)
    begin
                ap_block_state2_pp0_stage1_iter0 <= ((icmp_ln109_reg_608 = ap_const_lv1_0) and (layer5_out_empty_n = ap_const_logic_0));
    end process;


    ap_block_state3_pp0_stage0_iter1_assign_proc : process(layer6_out_full_n, and_ln55_1_reg_612)
    begin
                ap_block_state3_pp0_stage0_iter1 <= ((ap_const_lv1_1 = and_ln55_1_reg_612) and (layer6_out_full_n = ap_const_logic_0));
    end process;


    ap_condition_263_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_263 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_292_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln109_fu_172_p2, ap_block_pp0_stage0_11001)
    begin
                ap_condition_292 <= ((icmp_ln109_fu_172_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln109_fu_172_p2)
    begin
        if (((icmp_ln109_fu_172_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_done_reg, ap_block_pp0_stage0_subdone, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to1_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_0)) then 
            ap_idle_pp0_1to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= internal_ap_ready;

    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, indvar_flatten_fu_108, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten_load <= ap_const_lv9_0;
        else 
            ap_sig_allocacmp_indvar_flatten_load <= indvar_flatten_fu_108;
        end if; 
    end process;

    call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_p_read <= layer5_out_dout(16 - 1 downto 0);
    call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_p_read1 <= layer5_out_dout(31 downto 16);
    call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_p_read2 <= layer5_out_dout(47 downto 32);
    call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_p_read3 <= layer5_out_dout(63 downto 48);
    call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_p_read4 <= layer5_out_dout(79 downto 64);
    call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_p_read5 <= layer5_out_dout(95 downto 80);
    call_ln52_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_125_p_read6 <= layer5_out_dout(111 downto 96);
    icmp_ln109_fu_172_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten_load = ap_const_lv9_150) else "0";
    icmp_ln55_1_fu_216_p2 <= "1" when (signed(pX) > signed(ap_const_lv32_0)) else "0";
    icmp_ln55_fu_188_p2 <= "1" when (sX = ap_const_lv32_1) else "0";
    icmp_ln66_1_fu_422_p2 <= "1" when (signed(void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_8) < signed(void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1)) else "0";
    icmp_ln66_2_fu_450_p2 <= "1" when (signed(void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7) < signed(void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel)) else "0";
    icmp_ln66_3_fu_478_p2 <= "1" when (signed(void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6) < signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_3)) else "0";
    icmp_ln66_4_fu_506_p2 <= "1" when (signed(void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5) < signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_2)) else "0";
    icmp_ln66_5_fu_534_p2 <= "1" when (signed(void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4) < signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1)) else "0";
    icmp_ln66_6_fu_562_p2 <= "1" when (signed(void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3) < signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap)) else "0";
    icmp_ln66_fu_394_p2 <= "1" when (signed(void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_9) < signed(void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2)) else "0";
    icmp_ln76_fu_240_p2 <= "1" when (add_ln76_fu_234_p2 = ap_const_lv32_54) else "0";
    icmp_ln80_fu_290_p2 <= "1" when (add_ln80_fu_284_p2 = ap_const_lv32_4) else "0";

    layer5_out_blk_n_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, layer5_out_empty_n, icmp_ln109_reg_608, ap_block_pp0_stage1)
    begin
        if (((icmp_ln109_reg_608 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            layer5_out_blk_n <= layer5_out_empty_n;
        else 
            layer5_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    layer5_out_read_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, icmp_ln109_reg_608, ap_block_pp0_stage1_11001)
    begin
        if (((icmp_ln109_reg_608 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            layer5_out_read <= ap_const_logic_1;
        else 
            layer5_out_read <= ap_const_logic_0;
        end if; 
    end process;


    layer6_out_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, layer6_out_full_n, and_ln55_1_reg_612, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_lv1_1 = and_ln55_1_reg_612) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer6_out_blk_n <= layer6_out_full_n;
        else 
            layer6_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    layer6_out_din <= ((((((res_pack_6_fu_574_p3 & res_pack_5_fu_546_p3) & res_pack_4_fu_518_p3) & res_pack_3_fu_490_p3) & res_pack_2_fu_462_p3) & res_pack_1_fu_434_p3) & res_pack_fu_406_p3);

    layer6_out_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, and_ln55_1_reg_612, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln55_1_reg_612) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer6_out_write <= ap_const_logic_1;
        else 
            layer6_out_write <= ap_const_logic_0;
        end if; 
    end process;


    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_full_n = ap_const_logic_0) and (start_once_reg = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    res_pack_1_fu_434_p3 <= 
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_8 when (xor_ln66_1_fu_428_p2(0) = '1') else 
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1;
    res_pack_2_fu_462_p3 <= 
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7 when (xor_ln66_2_fu_456_p2(0) = '1') else 
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel;
    res_pack_3_fu_490_p3 <= 
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6 when (xor_ln66_3_fu_484_p2(0) = '1') else 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_3;
    res_pack_4_fu_518_p3 <= 
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5 when (xor_ln66_4_fu_512_p2(0) = '1') else 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_2;
    res_pack_5_fu_546_p3 <= 
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4 when (xor_ln66_5_fu_540_p2(0) = '1') else 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1;
    res_pack_6_fu_574_p3 <= 
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3 when (xor_ln66_6_fu_568_p2(0) = '1') else 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap;
    res_pack_fu_406_p3 <= 
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_9 when (xor_ln66_fu_400_p2(0) = '1') else 
        void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2;
    select_ln80_fu_296_p3 <= 
        ap_const_lv32_0 when (icmp_ln80_fu_290_p2(0) = '1') else 
        add_ln80_fu_284_p2;
    select_ln91_fu_252_p3 <= 
        ap_const_lv32_FFFFFFFF when (icmp_ln55_fu_188_p2(0) = '1') else 
        ap_const_lv32_1;
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((real_start = ap_const_logic_1) and (start_once_reg = ap_const_logic_0))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    tmp_fu_198_p3 <= pY(31 downto 31);
    xor_ln55_fu_206_p2 <= (tmp_fu_198_p3 xor ap_const_lv1_1);
    xor_ln66_1_fu_428_p2 <= (icmp_ln66_1_fu_422_p2 xor ap_const_lv1_1);
    xor_ln66_2_fu_456_p2 <= (icmp_ln66_2_fu_450_p2 xor ap_const_lv1_1);
    xor_ln66_3_fu_484_p2 <= (icmp_ln66_3_fu_478_p2 xor ap_const_lv1_1);
    xor_ln66_4_fu_512_p2 <= (icmp_ln66_4_fu_506_p2 xor ap_const_lv1_1);
    xor_ln66_5_fu_540_p2 <= (icmp_ln66_5_fu_534_p2 xor ap_const_lv1_1);
    xor_ln66_6_fu_568_p2 <= (icmp_ln66_6_fu_562_p2 xor ap_const_lv1_1);
    xor_ln66_fu_400_p2 <= (icmp_ln66_fu_394_p2 xor ap_const_lv1_1);
end behav;
