// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module mapchip_png_dataflow_in_loop_height_loop (
        ap_clk,
        ap_rst,
        mapchip_draw_xsize,
        id,
        mapchip_maxheight,
        ystart_pos,
        mapchip_maxwidth,
        xstart_pos,
        y,
        srcin,
        m_axi_src_AWVALID,
        m_axi_src_AWREADY,
        m_axi_src_AWADDR,
        m_axi_src_AWID,
        m_axi_src_AWLEN,
        m_axi_src_AWSIZE,
        m_axi_src_AWBURST,
        m_axi_src_AWLOCK,
        m_axi_src_AWCACHE,
        m_axi_src_AWPROT,
        m_axi_src_AWQOS,
        m_axi_src_AWREGION,
        m_axi_src_AWUSER,
        m_axi_src_WVALID,
        m_axi_src_WREADY,
        m_axi_src_WDATA,
        m_axi_src_WSTRB,
        m_axi_src_WLAST,
        m_axi_src_WID,
        m_axi_src_WUSER,
        m_axi_src_ARVALID,
        m_axi_src_ARREADY,
        m_axi_src_ARADDR,
        m_axi_src_ARID,
        m_axi_src_ARLEN,
        m_axi_src_ARSIZE,
        m_axi_src_ARBURST,
        m_axi_src_ARLOCK,
        m_axi_src_ARCACHE,
        m_axi_src_ARPROT,
        m_axi_src_ARQOS,
        m_axi_src_ARREGION,
        m_axi_src_ARUSER,
        m_axi_src_RVALID,
        m_axi_src_RREADY,
        m_axi_src_RDATA,
        m_axi_src_RLAST,
        m_axi_src_RID,
        m_axi_src_RUSER,
        m_axi_src_RRESP,
        m_axi_src_BVALID,
        m_axi_src_BREADY,
        m_axi_src_BRESP,
        m_axi_src_BID,
        m_axi_src_BUSER,
        frame_size,
        dstin,
        m_axi_dst_AWVALID,
        m_axi_dst_AWREADY,
        m_axi_dst_AWADDR,
        m_axi_dst_AWID,
        m_axi_dst_AWLEN,
        m_axi_dst_AWSIZE,
        m_axi_dst_AWBURST,
        m_axi_dst_AWLOCK,
        m_axi_dst_AWCACHE,
        m_axi_dst_AWPROT,
        m_axi_dst_AWQOS,
        m_axi_dst_AWREGION,
        m_axi_dst_AWUSER,
        m_axi_dst_WVALID,
        m_axi_dst_WREADY,
        m_axi_dst_WDATA,
        m_axi_dst_WSTRB,
        m_axi_dst_WLAST,
        m_axi_dst_WID,
        m_axi_dst_WUSER,
        m_axi_dst_ARVALID,
        m_axi_dst_ARREADY,
        m_axi_dst_ARADDR,
        m_axi_dst_ARID,
        m_axi_dst_ARLEN,
        m_axi_dst_ARSIZE,
        m_axi_dst_ARBURST,
        m_axi_dst_ARLOCK,
        m_axi_dst_ARCACHE,
        m_axi_dst_ARPROT,
        m_axi_dst_ARQOS,
        m_axi_dst_ARREGION,
        m_axi_dst_ARUSER,
        m_axi_dst_RVALID,
        m_axi_dst_RREADY,
        m_axi_dst_RDATA,
        m_axi_dst_RLAST,
        m_axi_dst_RID,
        m_axi_dst_RUSER,
        m_axi_dst_RRESP,
        m_axi_dst_BVALID,
        m_axi_dst_BREADY,
        m_axi_dst_BRESP,
        m_axi_dst_BID,
        m_axi_dst_BUSER,
        alpha,
        dstout,
        mapchip_draw_xsize_ap_vld,
        id_ap_vld,
        mapchip_maxheight_ap_vld,
        ystart_pos_ap_vld,
        mapchip_maxwidth_ap_vld,
        xstart_pos_ap_vld,
        y_ap_vld,
        srcin_ap_vld,
        frame_size_ap_vld,
        dstin_ap_vld,
        alpha_ap_vld,
        dstout_ap_vld,
        ap_start,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


input   ap_clk;
input   ap_rst;
input  [31:0] mapchip_draw_xsize;
input  [31:0] id;
input  [31:0] mapchip_maxheight;
input  [31:0] ystart_pos;
input  [31:0] mapchip_maxwidth;
input  [31:0] xstart_pos;
input  [31:0] y;
input  [63:0] srcin;
output   m_axi_src_AWVALID;
input   m_axi_src_AWREADY;
output  [63:0] m_axi_src_AWADDR;
output  [0:0] m_axi_src_AWID;
output  [31:0] m_axi_src_AWLEN;
output  [2:0] m_axi_src_AWSIZE;
output  [1:0] m_axi_src_AWBURST;
output  [1:0] m_axi_src_AWLOCK;
output  [3:0] m_axi_src_AWCACHE;
output  [2:0] m_axi_src_AWPROT;
output  [3:0] m_axi_src_AWQOS;
output  [3:0] m_axi_src_AWREGION;
output  [0:0] m_axi_src_AWUSER;
output   m_axi_src_WVALID;
input   m_axi_src_WREADY;
output  [31:0] m_axi_src_WDATA;
output  [3:0] m_axi_src_WSTRB;
output   m_axi_src_WLAST;
output  [0:0] m_axi_src_WID;
output  [0:0] m_axi_src_WUSER;
output   m_axi_src_ARVALID;
input   m_axi_src_ARREADY;
output  [63:0] m_axi_src_ARADDR;
output  [0:0] m_axi_src_ARID;
output  [31:0] m_axi_src_ARLEN;
output  [2:0] m_axi_src_ARSIZE;
output  [1:0] m_axi_src_ARBURST;
output  [1:0] m_axi_src_ARLOCK;
output  [3:0] m_axi_src_ARCACHE;
output  [2:0] m_axi_src_ARPROT;
output  [3:0] m_axi_src_ARQOS;
output  [3:0] m_axi_src_ARREGION;
output  [0:0] m_axi_src_ARUSER;
input   m_axi_src_RVALID;
output   m_axi_src_RREADY;
input  [31:0] m_axi_src_RDATA;
input   m_axi_src_RLAST;
input  [0:0] m_axi_src_RID;
input  [0:0] m_axi_src_RUSER;
input  [1:0] m_axi_src_RRESP;
input   m_axi_src_BVALID;
output   m_axi_src_BREADY;
input  [1:0] m_axi_src_BRESP;
input  [0:0] m_axi_src_BID;
input  [0:0] m_axi_src_BUSER;
input  [31:0] frame_size;
input  [63:0] dstin;
output   m_axi_dst_AWVALID;
input   m_axi_dst_AWREADY;
output  [63:0] m_axi_dst_AWADDR;
output  [0:0] m_axi_dst_AWID;
output  [31:0] m_axi_dst_AWLEN;
output  [2:0] m_axi_dst_AWSIZE;
output  [1:0] m_axi_dst_AWBURST;
output  [1:0] m_axi_dst_AWLOCK;
output  [3:0] m_axi_dst_AWCACHE;
output  [2:0] m_axi_dst_AWPROT;
output  [3:0] m_axi_dst_AWQOS;
output  [3:0] m_axi_dst_AWREGION;
output  [0:0] m_axi_dst_AWUSER;
output   m_axi_dst_WVALID;
input   m_axi_dst_WREADY;
output  [31:0] m_axi_dst_WDATA;
output  [3:0] m_axi_dst_WSTRB;
output   m_axi_dst_WLAST;
output  [0:0] m_axi_dst_WID;
output  [0:0] m_axi_dst_WUSER;
output   m_axi_dst_ARVALID;
input   m_axi_dst_ARREADY;
output  [63:0] m_axi_dst_ARADDR;
output  [0:0] m_axi_dst_ARID;
output  [31:0] m_axi_dst_ARLEN;
output  [2:0] m_axi_dst_ARSIZE;
output  [1:0] m_axi_dst_ARBURST;
output  [1:0] m_axi_dst_ARLOCK;
output  [3:0] m_axi_dst_ARCACHE;
output  [2:0] m_axi_dst_ARPROT;
output  [3:0] m_axi_dst_ARQOS;
output  [3:0] m_axi_dst_ARREGION;
output  [0:0] m_axi_dst_ARUSER;
input   m_axi_dst_RVALID;
output   m_axi_dst_RREADY;
input  [31:0] m_axi_dst_RDATA;
input   m_axi_dst_RLAST;
input  [0:0] m_axi_dst_RID;
input  [0:0] m_axi_dst_RUSER;
input  [1:0] m_axi_dst_RRESP;
input   m_axi_dst_BVALID;
output   m_axi_dst_BREADY;
input  [1:0] m_axi_dst_BRESP;
input  [0:0] m_axi_dst_BID;
input  [0:0] m_axi_dst_BUSER;
input  [7:0] alpha;
input  [63:0] dstout;
input   mapchip_draw_xsize_ap_vld;
input   id_ap_vld;
input   mapchip_maxheight_ap_vld;
input   ystart_pos_ap_vld;
input   mapchip_maxwidth_ap_vld;
input   xstart_pos_ap_vld;
input   y_ap_vld;
input   srcin_ap_vld;
input   frame_size_ap_vld;
input   dstin_ap_vld;
input   alpha_ap_vld;
input   dstout_ap_vld;
input   ap_start;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire   [31:0] src_V_i_q0;
wire   [31:0] src_V_t_q0;
wire   [23:0] dst_V_i_q0;
wire   [23:0] dst_V_t_q0;
wire    dataflow_in_loop_height_loop_entry6_U0_ap_start;
wire    dataflow_in_loop_height_loop_entry6_U0_ap_done;
wire    dataflow_in_loop_height_loop_entry6_U0_ap_continue;
wire    dataflow_in_loop_height_loop_entry6_U0_ap_idle;
wire    dataflow_in_loop_height_loop_entry6_U0_ap_ready;
wire   [31:0] dataflow_in_loop_height_loop_entry6_U0_mapchip_draw_xsize_out_din;
wire    dataflow_in_loop_height_loop_entry6_U0_mapchip_draw_xsize_out_write;
wire   [31:0] dataflow_in_loop_height_loop_entry6_U0_mapchip_draw_xsize_out1_din;
wire    dataflow_in_loop_height_loop_entry6_U0_mapchip_draw_xsize_out1_write;
wire   [31:0] dataflow_in_loop_height_loop_entry6_U0_id_out_din;
wire    dataflow_in_loop_height_loop_entry6_U0_id_out_write;
wire   [31:0] dataflow_in_loop_height_loop_entry6_U0_mapchip_maxheight_out_din;
wire    dataflow_in_loop_height_loop_entry6_U0_mapchip_maxheight_out_write;
wire   [31:0] dataflow_in_loop_height_loop_entry6_U0_ystart_pos_out_din;
wire    dataflow_in_loop_height_loop_entry6_U0_ystart_pos_out_write;
wire   [31:0] dataflow_in_loop_height_loop_entry6_U0_mapchip_maxwidth_out_din;
wire    dataflow_in_loop_height_loop_entry6_U0_mapchip_maxwidth_out_write;
wire   [31:0] dataflow_in_loop_height_loop_entry6_U0_xstart_pos_out_din;
wire    dataflow_in_loop_height_loop_entry6_U0_xstart_pos_out_write;
wire   [31:0] dataflow_in_loop_height_loop_entry6_U0_y_out_din;
wire    dataflow_in_loop_height_loop_entry6_U0_y_out_write;
wire   [31:0] dataflow_in_loop_height_loop_entry6_U0_y_out2_din;
wire    dataflow_in_loop_height_loop_entry6_U0_y_out2_write;
wire   [63:0] dataflow_in_loop_height_loop_entry6_U0_srcin_out_din;
wire    dataflow_in_loop_height_loop_entry6_U0_srcin_out_write;
wire   [31:0] dataflow_in_loop_height_loop_entry6_U0_frame_size_out_din;
wire    dataflow_in_loop_height_loop_entry6_U0_frame_size_out_write;
wire   [31:0] dataflow_in_loop_height_loop_entry6_U0_frame_size_out3_din;
wire    dataflow_in_loop_height_loop_entry6_U0_frame_size_out3_write;
wire   [63:0] dataflow_in_loop_height_loop_entry6_U0_dstin_out_din;
wire    dataflow_in_loop_height_loop_entry6_U0_dstin_out_write;
wire   [7:0] dataflow_in_loop_height_loop_entry6_U0_alpha_out_din;
wire    dataflow_in_loop_height_loop_entry6_U0_alpha_out_write;
wire   [63:0] dataflow_in_loop_height_loop_entry6_U0_dstout_out_din;
wire    dataflow_in_loop_height_loop_entry6_U0_dstout_out_write;
wire    src_loop_proc_U0_ap_start;
wire    src_loop_proc_U0_ap_done;
wire    src_loop_proc_U0_ap_continue;
wire    src_loop_proc_U0_ap_idle;
wire    src_loop_proc_U0_ap_ready;
wire    src_loop_proc_U0_mapchip_draw_xsize_read;
wire    src_loop_proc_U0_id_read;
wire    src_loop_proc_U0_mapchip_maxheight_read;
wire    src_loop_proc_U0_ystart_pos_read;
wire    src_loop_proc_U0_mapchip_maxwidth_read;
wire    src_loop_proc_U0_xstart_pos_read;
wire    src_loop_proc_U0_y_read;
wire    src_loop_proc_U0_srcin_read;
wire    src_loop_proc_U0_m_axi_src_AWVALID;
wire   [63:0] src_loop_proc_U0_m_axi_src_AWADDR;
wire   [0:0] src_loop_proc_U0_m_axi_src_AWID;
wire   [31:0] src_loop_proc_U0_m_axi_src_AWLEN;
wire   [2:0] src_loop_proc_U0_m_axi_src_AWSIZE;
wire   [1:0] src_loop_proc_U0_m_axi_src_AWBURST;
wire   [1:0] src_loop_proc_U0_m_axi_src_AWLOCK;
wire   [3:0] src_loop_proc_U0_m_axi_src_AWCACHE;
wire   [2:0] src_loop_proc_U0_m_axi_src_AWPROT;
wire   [3:0] src_loop_proc_U0_m_axi_src_AWQOS;
wire   [3:0] src_loop_proc_U0_m_axi_src_AWREGION;
wire   [0:0] src_loop_proc_U0_m_axi_src_AWUSER;
wire    src_loop_proc_U0_m_axi_src_WVALID;
wire   [31:0] src_loop_proc_U0_m_axi_src_WDATA;
wire   [3:0] src_loop_proc_U0_m_axi_src_WSTRB;
wire    src_loop_proc_U0_m_axi_src_WLAST;
wire   [0:0] src_loop_proc_U0_m_axi_src_WID;
wire   [0:0] src_loop_proc_U0_m_axi_src_WUSER;
wire    src_loop_proc_U0_m_axi_src_ARVALID;
wire   [63:0] src_loop_proc_U0_m_axi_src_ARADDR;
wire   [0:0] src_loop_proc_U0_m_axi_src_ARID;
wire   [31:0] src_loop_proc_U0_m_axi_src_ARLEN;
wire   [2:0] src_loop_proc_U0_m_axi_src_ARSIZE;
wire   [1:0] src_loop_proc_U0_m_axi_src_ARBURST;
wire   [1:0] src_loop_proc_U0_m_axi_src_ARLOCK;
wire   [3:0] src_loop_proc_U0_m_axi_src_ARCACHE;
wire   [2:0] src_loop_proc_U0_m_axi_src_ARPROT;
wire   [3:0] src_loop_proc_U0_m_axi_src_ARQOS;
wire   [3:0] src_loop_proc_U0_m_axi_src_ARREGION;
wire   [0:0] src_loop_proc_U0_m_axi_src_ARUSER;
wire    src_loop_proc_U0_m_axi_src_RREADY;
wire    src_loop_proc_U0_m_axi_src_BREADY;
wire   [9:0] src_loop_proc_U0_src_V1_address0;
wire    src_loop_proc_U0_src_V1_ce0;
wire    src_loop_proc_U0_src_V1_we0;
wire   [31:0] src_loop_proc_U0_src_V1_d0;
wire   [31:0] src_loop_proc_U0_mapchip_draw_xsize_out_din;
wire    src_loop_proc_U0_mapchip_draw_xsize_out_write;
wire   [31:0] src_loop_proc_U0_y_out_din;
wire    src_loop_proc_U0_y_out_write;
wire    ap_channel_done_src_V;
wire    src_loop_proc_U0_src_V1_full_n;
wire    dstin_loop_proc_U0_ap_start;
wire    dstin_loop_proc_U0_ap_done;
wire    dstin_loop_proc_U0_ap_continue;
wire    dstin_loop_proc_U0_ap_idle;
wire    dstin_loop_proc_U0_ap_ready;
wire    dstin_loop_proc_U0_mapchip_draw_xsize_read;
wire    dstin_loop_proc_U0_y_read;
wire    dstin_loop_proc_U0_frame_size_read;
wire    dstin_loop_proc_U0_dstin_read;
wire    dstin_loop_proc_U0_m_axi_dst_AWVALID;
wire   [63:0] dstin_loop_proc_U0_m_axi_dst_AWADDR;
wire   [0:0] dstin_loop_proc_U0_m_axi_dst_AWID;
wire   [31:0] dstin_loop_proc_U0_m_axi_dst_AWLEN;
wire   [2:0] dstin_loop_proc_U0_m_axi_dst_AWSIZE;
wire   [1:0] dstin_loop_proc_U0_m_axi_dst_AWBURST;
wire   [1:0] dstin_loop_proc_U0_m_axi_dst_AWLOCK;
wire   [3:0] dstin_loop_proc_U0_m_axi_dst_AWCACHE;
wire   [2:0] dstin_loop_proc_U0_m_axi_dst_AWPROT;
wire   [3:0] dstin_loop_proc_U0_m_axi_dst_AWQOS;
wire   [3:0] dstin_loop_proc_U0_m_axi_dst_AWREGION;
wire   [0:0] dstin_loop_proc_U0_m_axi_dst_AWUSER;
wire    dstin_loop_proc_U0_m_axi_dst_WVALID;
wire   [31:0] dstin_loop_proc_U0_m_axi_dst_WDATA;
wire   [3:0] dstin_loop_proc_U0_m_axi_dst_WSTRB;
wire    dstin_loop_proc_U0_m_axi_dst_WLAST;
wire   [0:0] dstin_loop_proc_U0_m_axi_dst_WID;
wire   [0:0] dstin_loop_proc_U0_m_axi_dst_WUSER;
wire    dstin_loop_proc_U0_m_axi_dst_ARVALID;
wire   [63:0] dstin_loop_proc_U0_m_axi_dst_ARADDR;
wire   [0:0] dstin_loop_proc_U0_m_axi_dst_ARID;
wire   [31:0] dstin_loop_proc_U0_m_axi_dst_ARLEN;
wire   [2:0] dstin_loop_proc_U0_m_axi_dst_ARSIZE;
wire   [1:0] dstin_loop_proc_U0_m_axi_dst_ARBURST;
wire   [1:0] dstin_loop_proc_U0_m_axi_dst_ARLOCK;
wire   [3:0] dstin_loop_proc_U0_m_axi_dst_ARCACHE;
wire   [2:0] dstin_loop_proc_U0_m_axi_dst_ARPROT;
wire   [3:0] dstin_loop_proc_U0_m_axi_dst_ARQOS;
wire   [3:0] dstin_loop_proc_U0_m_axi_dst_ARREGION;
wire   [0:0] dstin_loop_proc_U0_m_axi_dst_ARUSER;
wire    dstin_loop_proc_U0_m_axi_dst_RREADY;
wire    dstin_loop_proc_U0_m_axi_dst_BREADY;
wire   [9:0] dstin_loop_proc_U0_dst_V2_address0;
wire    dstin_loop_proc_U0_dst_V2_ce0;
wire    dstin_loop_proc_U0_dst_V2_we0;
wire   [23:0] dstin_loop_proc_U0_dst_V2_d0;
wire    ap_channel_done_dst_V;
wire    dstin_loop_proc_U0_dst_V2_full_n;
wire    dstout_loop_proc_U0_ap_start;
wire    dstout_loop_proc_U0_ap_done;
wire    dstout_loop_proc_U0_ap_continue;
wire    dstout_loop_proc_U0_ap_idle;
wire    dstout_loop_proc_U0_ap_ready;
wire    dstout_loop_proc_U0_mapchip_draw_xsize_read;
wire   [9:0] dstout_loop_proc_U0_src_V1_address0;
wire    dstout_loop_proc_U0_src_V1_ce0;
wire   [9:0] dstout_loop_proc_U0_dst_V2_address0;
wire    dstout_loop_proc_U0_dst_V2_ce0;
wire    dstout_loop_proc_U0_alpha_read;
wire    dstout_loop_proc_U0_y_read;
wire    dstout_loop_proc_U0_frame_size_read;
wire    dstout_loop_proc_U0_dstout_read;
wire    dstout_loop_proc_U0_m_axi_dst_AWVALID;
wire   [63:0] dstout_loop_proc_U0_m_axi_dst_AWADDR;
wire   [0:0] dstout_loop_proc_U0_m_axi_dst_AWID;
wire   [31:0] dstout_loop_proc_U0_m_axi_dst_AWLEN;
wire   [2:0] dstout_loop_proc_U0_m_axi_dst_AWSIZE;
wire   [1:0] dstout_loop_proc_U0_m_axi_dst_AWBURST;
wire   [1:0] dstout_loop_proc_U0_m_axi_dst_AWLOCK;
wire   [3:0] dstout_loop_proc_U0_m_axi_dst_AWCACHE;
wire   [2:0] dstout_loop_proc_U0_m_axi_dst_AWPROT;
wire   [3:0] dstout_loop_proc_U0_m_axi_dst_AWQOS;
wire   [3:0] dstout_loop_proc_U0_m_axi_dst_AWREGION;
wire   [0:0] dstout_loop_proc_U0_m_axi_dst_AWUSER;
wire    dstout_loop_proc_U0_m_axi_dst_WVALID;
wire   [31:0] dstout_loop_proc_U0_m_axi_dst_WDATA;
wire   [3:0] dstout_loop_proc_U0_m_axi_dst_WSTRB;
wire    dstout_loop_proc_U0_m_axi_dst_WLAST;
wire   [0:0] dstout_loop_proc_U0_m_axi_dst_WID;
wire   [0:0] dstout_loop_proc_U0_m_axi_dst_WUSER;
wire    dstout_loop_proc_U0_m_axi_dst_ARVALID;
wire   [63:0] dstout_loop_proc_U0_m_axi_dst_ARADDR;
wire   [0:0] dstout_loop_proc_U0_m_axi_dst_ARID;
wire   [31:0] dstout_loop_proc_U0_m_axi_dst_ARLEN;
wire   [2:0] dstout_loop_proc_U0_m_axi_dst_ARSIZE;
wire   [1:0] dstout_loop_proc_U0_m_axi_dst_ARBURST;
wire   [1:0] dstout_loop_proc_U0_m_axi_dst_ARLOCK;
wire   [3:0] dstout_loop_proc_U0_m_axi_dst_ARCACHE;
wire   [2:0] dstout_loop_proc_U0_m_axi_dst_ARPROT;
wire   [3:0] dstout_loop_proc_U0_m_axi_dst_ARQOS;
wire   [3:0] dstout_loop_proc_U0_m_axi_dst_ARREGION;
wire   [0:0] dstout_loop_proc_U0_m_axi_dst_ARUSER;
wire    dstout_loop_proc_U0_m_axi_dst_RREADY;
wire    dstout_loop_proc_U0_m_axi_dst_BREADY;
wire    ap_sync_continue;
wire    src_V_i_full_n;
wire    src_V_t_empty_n;
wire    dst_V_i_full_n;
wire    dst_V_t_empty_n;
wire    mapchip_draw_xsize_c_full_n;
wire   [31:0] mapchip_draw_xsize_c_dout;
wire    mapchip_draw_xsize_c_empty_n;
wire    mapchip_draw_xsize_c1_full_n;
wire   [31:0] mapchip_draw_xsize_c1_dout;
wire    mapchip_draw_xsize_c1_empty_n;
wire    id_c_full_n;
wire   [31:0] id_c_dout;
wire    id_c_empty_n;
wire    mapchip_maxheight_c_full_n;
wire   [31:0] mapchip_maxheight_c_dout;
wire    mapchip_maxheight_c_empty_n;
wire    ystart_pos_c_full_n;
wire   [31:0] ystart_pos_c_dout;
wire    ystart_pos_c_empty_n;
wire    mapchip_maxwidth_c_full_n;
wire   [31:0] mapchip_maxwidth_c_dout;
wire    mapchip_maxwidth_c_empty_n;
wire    xstart_pos_c_full_n;
wire   [31:0] xstart_pos_c_dout;
wire    xstart_pos_c_empty_n;
wire    y_c_full_n;
wire   [31:0] y_c_dout;
wire    y_c_empty_n;
wire    y_c2_full_n;
wire   [31:0] y_c2_dout;
wire    y_c2_empty_n;
wire    srcin_c_full_n;
wire   [63:0] srcin_c_dout;
wire    srcin_c_empty_n;
wire    frame_size_c_full_n;
wire   [31:0] frame_size_c_dout;
wire    frame_size_c_empty_n;
wire    frame_size_c3_full_n;
wire   [31:0] frame_size_c3_dout;
wire    frame_size_c3_empty_n;
wire    dstin_c_full_n;
wire   [63:0] dstin_c_dout;
wire    dstin_c_empty_n;
wire    alpha_c_full_n;
wire   [7:0] alpha_c_dout;
wire    alpha_c_empty_n;
wire    dstout_c_full_n;
wire   [63:0] dstout_c_dout;
wire    dstout_c_empty_n;
wire    mapchip_draw_xsize_c4_full_n;
wire   [31:0] mapchip_draw_xsize_c4_dout;
wire    mapchip_draw_xsize_c4_empty_n;
wire    y_c5_full_n;
wire   [31:0] y_c5_dout;
wire    y_c5_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
reg    ap_sync_reg_dataflow_in_loop_height_loop_entry6_U0_ap_ready;
wire    ap_sync_dataflow_in_loop_height_loop_entry6_U0_ap_ready;
reg    ap_sync_reg_src_loop_proc_U0_ap_ready;
wire    ap_sync_src_loop_proc_U0_ap_ready;
reg    ap_sync_reg_dstin_loop_proc_U0_ap_ready;
wire    ap_sync_dstin_loop_proc_U0_ap_ready;
wire    dataflow_in_loop_height_loop_entry6_U0_start_full_n;
wire    dataflow_in_loop_height_loop_entry6_U0_start_write;
wire    src_loop_proc_U0_start_full_n;
wire    src_loop_proc_U0_start_write;
wire    dstin_loop_proc_U0_start_full_n;
wire    dstin_loop_proc_U0_start_write;
wire    dstout_loop_proc_U0_start_full_n;
wire    dstout_loop_proc_U0_start_write;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_sync_reg_dataflow_in_loop_height_loop_entry6_U0_ap_ready = 1'b0;
#0 ap_sync_reg_src_loop_proc_U0_ap_ready = 1'b0;
#0 ap_sync_reg_dstin_loop_proc_U0_ap_ready = 1'b0;
end

mapchip_png_dataflow_in_loop_height_loop_src_V #(
    .DataWidth( 32 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
src_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(src_loop_proc_U0_src_V1_address0),
    .i_ce0(src_loop_proc_U0_src_V1_ce0),
    .i_we0(src_loop_proc_U0_src_V1_we0),
    .i_d0(src_loop_proc_U0_src_V1_d0),
    .i_q0(src_V_i_q0),
    .t_address0(dstout_loop_proc_U0_src_V1_address0),
    .t_ce0(dstout_loop_proc_U0_src_V1_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(src_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(src_V_i_full_n),
    .i_write(src_loop_proc_U0_ap_done),
    .t_empty_n(src_V_t_empty_n),
    .t_read(dstout_loop_proc_U0_ap_ready)
);

mapchip_png_dataflow_in_loop_height_loop_dst_V #(
    .DataWidth( 24 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
dst_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(dstin_loop_proc_U0_dst_V2_address0),
    .i_ce0(dstin_loop_proc_U0_dst_V2_ce0),
    .i_we0(dstin_loop_proc_U0_dst_V2_we0),
    .i_d0(dstin_loop_proc_U0_dst_V2_d0),
    .i_q0(dst_V_i_q0),
    .t_address0(dstout_loop_proc_U0_dst_V2_address0),
    .t_ce0(dstout_loop_proc_U0_dst_V2_ce0),
    .t_we0(1'b0),
    .t_d0(24'd0),
    .t_q0(dst_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(dst_V_i_full_n),
    .i_write(dstin_loop_proc_U0_ap_done),
    .t_empty_n(dst_V_t_empty_n),
    .t_read(dstout_loop_proc_U0_ap_ready)
);

mapchip_png_dataflow_in_loop_height_loop_entry6 dataflow_in_loop_height_loop_entry6_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(dataflow_in_loop_height_loop_entry6_U0_ap_start),
    .ap_done(dataflow_in_loop_height_loop_entry6_U0_ap_done),
    .ap_continue(dataflow_in_loop_height_loop_entry6_U0_ap_continue),
    .ap_idle(dataflow_in_loop_height_loop_entry6_U0_ap_idle),
    .ap_ready(dataflow_in_loop_height_loop_entry6_U0_ap_ready),
    .mapchip_draw_xsize(mapchip_draw_xsize),
    .id(id),
    .mapchip_maxheight(mapchip_maxheight),
    .ystart_pos(ystart_pos),
    .mapchip_maxwidth(mapchip_maxwidth),
    .xstart_pos(xstart_pos),
    .y(y),
    .srcin(srcin),
    .frame_size(frame_size),
    .dstin(dstin),
    .alpha(alpha),
    .dstout(dstout),
    .mapchip_draw_xsize_out_din(dataflow_in_loop_height_loop_entry6_U0_mapchip_draw_xsize_out_din),
    .mapchip_draw_xsize_out_full_n(mapchip_draw_xsize_c_full_n),
    .mapchip_draw_xsize_out_write(dataflow_in_loop_height_loop_entry6_U0_mapchip_draw_xsize_out_write),
    .mapchip_draw_xsize_out1_din(dataflow_in_loop_height_loop_entry6_U0_mapchip_draw_xsize_out1_din),
    .mapchip_draw_xsize_out1_full_n(mapchip_draw_xsize_c1_full_n),
    .mapchip_draw_xsize_out1_write(dataflow_in_loop_height_loop_entry6_U0_mapchip_draw_xsize_out1_write),
    .id_out_din(dataflow_in_loop_height_loop_entry6_U0_id_out_din),
    .id_out_full_n(id_c_full_n),
    .id_out_write(dataflow_in_loop_height_loop_entry6_U0_id_out_write),
    .mapchip_maxheight_out_din(dataflow_in_loop_height_loop_entry6_U0_mapchip_maxheight_out_din),
    .mapchip_maxheight_out_full_n(mapchip_maxheight_c_full_n),
    .mapchip_maxheight_out_write(dataflow_in_loop_height_loop_entry6_U0_mapchip_maxheight_out_write),
    .ystart_pos_out_din(dataflow_in_loop_height_loop_entry6_U0_ystart_pos_out_din),
    .ystart_pos_out_full_n(ystart_pos_c_full_n),
    .ystart_pos_out_write(dataflow_in_loop_height_loop_entry6_U0_ystart_pos_out_write),
    .mapchip_maxwidth_out_din(dataflow_in_loop_height_loop_entry6_U0_mapchip_maxwidth_out_din),
    .mapchip_maxwidth_out_full_n(mapchip_maxwidth_c_full_n),
    .mapchip_maxwidth_out_write(dataflow_in_loop_height_loop_entry6_U0_mapchip_maxwidth_out_write),
    .xstart_pos_out_din(dataflow_in_loop_height_loop_entry6_U0_xstart_pos_out_din),
    .xstart_pos_out_full_n(xstart_pos_c_full_n),
    .xstart_pos_out_write(dataflow_in_loop_height_loop_entry6_U0_xstart_pos_out_write),
    .y_out_din(dataflow_in_loop_height_loop_entry6_U0_y_out_din),
    .y_out_full_n(y_c_full_n),
    .y_out_write(dataflow_in_loop_height_loop_entry6_U0_y_out_write),
    .y_out2_din(dataflow_in_loop_height_loop_entry6_U0_y_out2_din),
    .y_out2_full_n(y_c2_full_n),
    .y_out2_write(dataflow_in_loop_height_loop_entry6_U0_y_out2_write),
    .srcin_out_din(dataflow_in_loop_height_loop_entry6_U0_srcin_out_din),
    .srcin_out_full_n(srcin_c_full_n),
    .srcin_out_write(dataflow_in_loop_height_loop_entry6_U0_srcin_out_write),
    .frame_size_out_din(dataflow_in_loop_height_loop_entry6_U0_frame_size_out_din),
    .frame_size_out_full_n(frame_size_c_full_n),
    .frame_size_out_write(dataflow_in_loop_height_loop_entry6_U0_frame_size_out_write),
    .frame_size_out3_din(dataflow_in_loop_height_loop_entry6_U0_frame_size_out3_din),
    .frame_size_out3_full_n(frame_size_c3_full_n),
    .frame_size_out3_write(dataflow_in_loop_height_loop_entry6_U0_frame_size_out3_write),
    .dstin_out_din(dataflow_in_loop_height_loop_entry6_U0_dstin_out_din),
    .dstin_out_full_n(dstin_c_full_n),
    .dstin_out_write(dataflow_in_loop_height_loop_entry6_U0_dstin_out_write),
    .alpha_out_din(dataflow_in_loop_height_loop_entry6_U0_alpha_out_din),
    .alpha_out_full_n(alpha_c_full_n),
    .alpha_out_write(dataflow_in_loop_height_loop_entry6_U0_alpha_out_write),
    .dstout_out_din(dataflow_in_loop_height_loop_entry6_U0_dstout_out_din),
    .dstout_out_full_n(dstout_c_full_n),
    .dstout_out_write(dataflow_in_loop_height_loop_entry6_U0_dstout_out_write)
);

mapchip_png_src_loop_proc src_loop_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(src_loop_proc_U0_ap_start),
    .ap_done(src_loop_proc_U0_ap_done),
    .ap_continue(src_loop_proc_U0_ap_continue),
    .ap_idle(src_loop_proc_U0_ap_idle),
    .ap_ready(src_loop_proc_U0_ap_ready),
    .mapchip_draw_xsize_dout(mapchip_draw_xsize_c_dout),
    .mapchip_draw_xsize_empty_n(mapchip_draw_xsize_c_empty_n),
    .mapchip_draw_xsize_read(src_loop_proc_U0_mapchip_draw_xsize_read),
    .id_dout(id_c_dout),
    .id_empty_n(id_c_empty_n),
    .id_read(src_loop_proc_U0_id_read),
    .mapchip_maxheight_dout(mapchip_maxheight_c_dout),
    .mapchip_maxheight_empty_n(mapchip_maxheight_c_empty_n),
    .mapchip_maxheight_read(src_loop_proc_U0_mapchip_maxheight_read),
    .ystart_pos_dout(ystart_pos_c_dout),
    .ystart_pos_empty_n(ystart_pos_c_empty_n),
    .ystart_pos_read(src_loop_proc_U0_ystart_pos_read),
    .mapchip_maxwidth_dout(mapchip_maxwidth_c_dout),
    .mapchip_maxwidth_empty_n(mapchip_maxwidth_c_empty_n),
    .mapchip_maxwidth_read(src_loop_proc_U0_mapchip_maxwidth_read),
    .xstart_pos_dout(xstart_pos_c_dout),
    .xstart_pos_empty_n(xstart_pos_c_empty_n),
    .xstart_pos_read(src_loop_proc_U0_xstart_pos_read),
    .y_dout(y_c_dout),
    .y_empty_n(y_c_empty_n),
    .y_read(src_loop_proc_U0_y_read),
    .srcin_dout(srcin_c_dout),
    .srcin_empty_n(srcin_c_empty_n),
    .srcin_read(src_loop_proc_U0_srcin_read),
    .m_axi_src_AWVALID(src_loop_proc_U0_m_axi_src_AWVALID),
    .m_axi_src_AWREADY(1'b0),
    .m_axi_src_AWADDR(src_loop_proc_U0_m_axi_src_AWADDR),
    .m_axi_src_AWID(src_loop_proc_U0_m_axi_src_AWID),
    .m_axi_src_AWLEN(src_loop_proc_U0_m_axi_src_AWLEN),
    .m_axi_src_AWSIZE(src_loop_proc_U0_m_axi_src_AWSIZE),
    .m_axi_src_AWBURST(src_loop_proc_U0_m_axi_src_AWBURST),
    .m_axi_src_AWLOCK(src_loop_proc_U0_m_axi_src_AWLOCK),
    .m_axi_src_AWCACHE(src_loop_proc_U0_m_axi_src_AWCACHE),
    .m_axi_src_AWPROT(src_loop_proc_U0_m_axi_src_AWPROT),
    .m_axi_src_AWQOS(src_loop_proc_U0_m_axi_src_AWQOS),
    .m_axi_src_AWREGION(src_loop_proc_U0_m_axi_src_AWREGION),
    .m_axi_src_AWUSER(src_loop_proc_U0_m_axi_src_AWUSER),
    .m_axi_src_WVALID(src_loop_proc_U0_m_axi_src_WVALID),
    .m_axi_src_WREADY(1'b0),
    .m_axi_src_WDATA(src_loop_proc_U0_m_axi_src_WDATA),
    .m_axi_src_WSTRB(src_loop_proc_U0_m_axi_src_WSTRB),
    .m_axi_src_WLAST(src_loop_proc_U0_m_axi_src_WLAST),
    .m_axi_src_WID(src_loop_proc_U0_m_axi_src_WID),
    .m_axi_src_WUSER(src_loop_proc_U0_m_axi_src_WUSER),
    .m_axi_src_ARVALID(src_loop_proc_U0_m_axi_src_ARVALID),
    .m_axi_src_ARREADY(m_axi_src_ARREADY),
    .m_axi_src_ARADDR(src_loop_proc_U0_m_axi_src_ARADDR),
    .m_axi_src_ARID(src_loop_proc_U0_m_axi_src_ARID),
    .m_axi_src_ARLEN(src_loop_proc_U0_m_axi_src_ARLEN),
    .m_axi_src_ARSIZE(src_loop_proc_U0_m_axi_src_ARSIZE),
    .m_axi_src_ARBURST(src_loop_proc_U0_m_axi_src_ARBURST),
    .m_axi_src_ARLOCK(src_loop_proc_U0_m_axi_src_ARLOCK),
    .m_axi_src_ARCACHE(src_loop_proc_U0_m_axi_src_ARCACHE),
    .m_axi_src_ARPROT(src_loop_proc_U0_m_axi_src_ARPROT),
    .m_axi_src_ARQOS(src_loop_proc_U0_m_axi_src_ARQOS),
    .m_axi_src_ARREGION(src_loop_proc_U0_m_axi_src_ARREGION),
    .m_axi_src_ARUSER(src_loop_proc_U0_m_axi_src_ARUSER),
    .m_axi_src_RVALID(m_axi_src_RVALID),
    .m_axi_src_RREADY(src_loop_proc_U0_m_axi_src_RREADY),
    .m_axi_src_RDATA(m_axi_src_RDATA),
    .m_axi_src_RLAST(m_axi_src_RLAST),
    .m_axi_src_RID(m_axi_src_RID),
    .m_axi_src_RUSER(m_axi_src_RUSER),
    .m_axi_src_RRESP(m_axi_src_RRESP),
    .m_axi_src_BVALID(1'b0),
    .m_axi_src_BREADY(src_loop_proc_U0_m_axi_src_BREADY),
    .m_axi_src_BRESP(2'd0),
    .m_axi_src_BID(1'd0),
    .m_axi_src_BUSER(1'd0),
    .src_V1_address0(src_loop_proc_U0_src_V1_address0),
    .src_V1_ce0(src_loop_proc_U0_src_V1_ce0),
    .src_V1_we0(src_loop_proc_U0_src_V1_we0),
    .src_V1_d0(src_loop_proc_U0_src_V1_d0),
    .mapchip_draw_xsize_out_din(src_loop_proc_U0_mapchip_draw_xsize_out_din),
    .mapchip_draw_xsize_out_full_n(mapchip_draw_xsize_c4_full_n),
    .mapchip_draw_xsize_out_write(src_loop_proc_U0_mapchip_draw_xsize_out_write),
    .y_out_din(src_loop_proc_U0_y_out_din),
    .y_out_full_n(y_c5_full_n),
    .y_out_write(src_loop_proc_U0_y_out_write)
);

mapchip_png_dstin_loop_proc dstin_loop_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(dstin_loop_proc_U0_ap_start),
    .ap_done(dstin_loop_proc_U0_ap_done),
    .ap_continue(dstin_loop_proc_U0_ap_continue),
    .ap_idle(dstin_loop_proc_U0_ap_idle),
    .ap_ready(dstin_loop_proc_U0_ap_ready),
    .mapchip_draw_xsize_dout(mapchip_draw_xsize_c1_dout),
    .mapchip_draw_xsize_empty_n(mapchip_draw_xsize_c1_empty_n),
    .mapchip_draw_xsize_read(dstin_loop_proc_U0_mapchip_draw_xsize_read),
    .y_dout(y_c2_dout),
    .y_empty_n(y_c2_empty_n),
    .y_read(dstin_loop_proc_U0_y_read),
    .frame_size_dout(frame_size_c_dout),
    .frame_size_empty_n(frame_size_c_empty_n),
    .frame_size_read(dstin_loop_proc_U0_frame_size_read),
    .dstin_dout(dstin_c_dout),
    .dstin_empty_n(dstin_c_empty_n),
    .dstin_read(dstin_loop_proc_U0_dstin_read),
    .m_axi_dst_AWVALID(dstin_loop_proc_U0_m_axi_dst_AWVALID),
    .m_axi_dst_AWREADY(1'b0),
    .m_axi_dst_AWADDR(dstin_loop_proc_U0_m_axi_dst_AWADDR),
    .m_axi_dst_AWID(dstin_loop_proc_U0_m_axi_dst_AWID),
    .m_axi_dst_AWLEN(dstin_loop_proc_U0_m_axi_dst_AWLEN),
    .m_axi_dst_AWSIZE(dstin_loop_proc_U0_m_axi_dst_AWSIZE),
    .m_axi_dst_AWBURST(dstin_loop_proc_U0_m_axi_dst_AWBURST),
    .m_axi_dst_AWLOCK(dstin_loop_proc_U0_m_axi_dst_AWLOCK),
    .m_axi_dst_AWCACHE(dstin_loop_proc_U0_m_axi_dst_AWCACHE),
    .m_axi_dst_AWPROT(dstin_loop_proc_U0_m_axi_dst_AWPROT),
    .m_axi_dst_AWQOS(dstin_loop_proc_U0_m_axi_dst_AWQOS),
    .m_axi_dst_AWREGION(dstin_loop_proc_U0_m_axi_dst_AWREGION),
    .m_axi_dst_AWUSER(dstin_loop_proc_U0_m_axi_dst_AWUSER),
    .m_axi_dst_WVALID(dstin_loop_proc_U0_m_axi_dst_WVALID),
    .m_axi_dst_WREADY(1'b0),
    .m_axi_dst_WDATA(dstin_loop_proc_U0_m_axi_dst_WDATA),
    .m_axi_dst_WSTRB(dstin_loop_proc_U0_m_axi_dst_WSTRB),
    .m_axi_dst_WLAST(dstin_loop_proc_U0_m_axi_dst_WLAST),
    .m_axi_dst_WID(dstin_loop_proc_U0_m_axi_dst_WID),
    .m_axi_dst_WUSER(dstin_loop_proc_U0_m_axi_dst_WUSER),
    .m_axi_dst_ARVALID(dstin_loop_proc_U0_m_axi_dst_ARVALID),
    .m_axi_dst_ARREADY(m_axi_dst_ARREADY),
    .m_axi_dst_ARADDR(dstin_loop_proc_U0_m_axi_dst_ARADDR),
    .m_axi_dst_ARID(dstin_loop_proc_U0_m_axi_dst_ARID),
    .m_axi_dst_ARLEN(dstin_loop_proc_U0_m_axi_dst_ARLEN),
    .m_axi_dst_ARSIZE(dstin_loop_proc_U0_m_axi_dst_ARSIZE),
    .m_axi_dst_ARBURST(dstin_loop_proc_U0_m_axi_dst_ARBURST),
    .m_axi_dst_ARLOCK(dstin_loop_proc_U0_m_axi_dst_ARLOCK),
    .m_axi_dst_ARCACHE(dstin_loop_proc_U0_m_axi_dst_ARCACHE),
    .m_axi_dst_ARPROT(dstin_loop_proc_U0_m_axi_dst_ARPROT),
    .m_axi_dst_ARQOS(dstin_loop_proc_U0_m_axi_dst_ARQOS),
    .m_axi_dst_ARREGION(dstin_loop_proc_U0_m_axi_dst_ARREGION),
    .m_axi_dst_ARUSER(dstin_loop_proc_U0_m_axi_dst_ARUSER),
    .m_axi_dst_RVALID(m_axi_dst_RVALID),
    .m_axi_dst_RREADY(dstin_loop_proc_U0_m_axi_dst_RREADY),
    .m_axi_dst_RDATA(m_axi_dst_RDATA),
    .m_axi_dst_RLAST(m_axi_dst_RLAST),
    .m_axi_dst_RID(m_axi_dst_RID),
    .m_axi_dst_RUSER(m_axi_dst_RUSER),
    .m_axi_dst_RRESP(m_axi_dst_RRESP),
    .m_axi_dst_BVALID(1'b0),
    .m_axi_dst_BREADY(dstin_loop_proc_U0_m_axi_dst_BREADY),
    .m_axi_dst_BRESP(2'd0),
    .m_axi_dst_BID(1'd0),
    .m_axi_dst_BUSER(1'd0),
    .dst_V2_address0(dstin_loop_proc_U0_dst_V2_address0),
    .dst_V2_ce0(dstin_loop_proc_U0_dst_V2_ce0),
    .dst_V2_we0(dstin_loop_proc_U0_dst_V2_we0),
    .dst_V2_d0(dstin_loop_proc_U0_dst_V2_d0)
);

mapchip_png_dstout_loop_proc dstout_loop_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(dstout_loop_proc_U0_ap_start),
    .ap_done(dstout_loop_proc_U0_ap_done),
    .ap_continue(dstout_loop_proc_U0_ap_continue),
    .ap_idle(dstout_loop_proc_U0_ap_idle),
    .ap_ready(dstout_loop_proc_U0_ap_ready),
    .mapchip_draw_xsize_dout(mapchip_draw_xsize_c4_dout),
    .mapchip_draw_xsize_empty_n(mapchip_draw_xsize_c4_empty_n),
    .mapchip_draw_xsize_read(dstout_loop_proc_U0_mapchip_draw_xsize_read),
    .src_V1_address0(dstout_loop_proc_U0_src_V1_address0),
    .src_V1_ce0(dstout_loop_proc_U0_src_V1_ce0),
    .src_V1_q0(src_V_t_q0),
    .dst_V2_address0(dstout_loop_proc_U0_dst_V2_address0),
    .dst_V2_ce0(dstout_loop_proc_U0_dst_V2_ce0),
    .dst_V2_q0(dst_V_t_q0),
    .alpha_dout(alpha_c_dout),
    .alpha_empty_n(alpha_c_empty_n),
    .alpha_read(dstout_loop_proc_U0_alpha_read),
    .y_dout(y_c5_dout),
    .y_empty_n(y_c5_empty_n),
    .y_read(dstout_loop_proc_U0_y_read),
    .frame_size_dout(frame_size_c3_dout),
    .frame_size_empty_n(frame_size_c3_empty_n),
    .frame_size_read(dstout_loop_proc_U0_frame_size_read),
    .dstout_dout(dstout_c_dout),
    .dstout_empty_n(dstout_c_empty_n),
    .dstout_read(dstout_loop_proc_U0_dstout_read),
    .m_axi_dst_AWVALID(dstout_loop_proc_U0_m_axi_dst_AWVALID),
    .m_axi_dst_AWREADY(m_axi_dst_AWREADY),
    .m_axi_dst_AWADDR(dstout_loop_proc_U0_m_axi_dst_AWADDR),
    .m_axi_dst_AWID(dstout_loop_proc_U0_m_axi_dst_AWID),
    .m_axi_dst_AWLEN(dstout_loop_proc_U0_m_axi_dst_AWLEN),
    .m_axi_dst_AWSIZE(dstout_loop_proc_U0_m_axi_dst_AWSIZE),
    .m_axi_dst_AWBURST(dstout_loop_proc_U0_m_axi_dst_AWBURST),
    .m_axi_dst_AWLOCK(dstout_loop_proc_U0_m_axi_dst_AWLOCK),
    .m_axi_dst_AWCACHE(dstout_loop_proc_U0_m_axi_dst_AWCACHE),
    .m_axi_dst_AWPROT(dstout_loop_proc_U0_m_axi_dst_AWPROT),
    .m_axi_dst_AWQOS(dstout_loop_proc_U0_m_axi_dst_AWQOS),
    .m_axi_dst_AWREGION(dstout_loop_proc_U0_m_axi_dst_AWREGION),
    .m_axi_dst_AWUSER(dstout_loop_proc_U0_m_axi_dst_AWUSER),
    .m_axi_dst_WVALID(dstout_loop_proc_U0_m_axi_dst_WVALID),
    .m_axi_dst_WREADY(m_axi_dst_WREADY),
    .m_axi_dst_WDATA(dstout_loop_proc_U0_m_axi_dst_WDATA),
    .m_axi_dst_WSTRB(dstout_loop_proc_U0_m_axi_dst_WSTRB),
    .m_axi_dst_WLAST(dstout_loop_proc_U0_m_axi_dst_WLAST),
    .m_axi_dst_WID(dstout_loop_proc_U0_m_axi_dst_WID),
    .m_axi_dst_WUSER(dstout_loop_proc_U0_m_axi_dst_WUSER),
    .m_axi_dst_ARVALID(dstout_loop_proc_U0_m_axi_dst_ARVALID),
    .m_axi_dst_ARREADY(1'b0),
    .m_axi_dst_ARADDR(dstout_loop_proc_U0_m_axi_dst_ARADDR),
    .m_axi_dst_ARID(dstout_loop_proc_U0_m_axi_dst_ARID),
    .m_axi_dst_ARLEN(dstout_loop_proc_U0_m_axi_dst_ARLEN),
    .m_axi_dst_ARSIZE(dstout_loop_proc_U0_m_axi_dst_ARSIZE),
    .m_axi_dst_ARBURST(dstout_loop_proc_U0_m_axi_dst_ARBURST),
    .m_axi_dst_ARLOCK(dstout_loop_proc_U0_m_axi_dst_ARLOCK),
    .m_axi_dst_ARCACHE(dstout_loop_proc_U0_m_axi_dst_ARCACHE),
    .m_axi_dst_ARPROT(dstout_loop_proc_U0_m_axi_dst_ARPROT),
    .m_axi_dst_ARQOS(dstout_loop_proc_U0_m_axi_dst_ARQOS),
    .m_axi_dst_ARREGION(dstout_loop_proc_U0_m_axi_dst_ARREGION),
    .m_axi_dst_ARUSER(dstout_loop_proc_U0_m_axi_dst_ARUSER),
    .m_axi_dst_RVALID(1'b0),
    .m_axi_dst_RREADY(dstout_loop_proc_U0_m_axi_dst_RREADY),
    .m_axi_dst_RDATA(32'd0),
    .m_axi_dst_RLAST(1'b0),
    .m_axi_dst_RID(1'd0),
    .m_axi_dst_RUSER(1'd0),
    .m_axi_dst_RRESP(2'd0),
    .m_axi_dst_BVALID(m_axi_dst_BVALID),
    .m_axi_dst_BREADY(dstout_loop_proc_U0_m_axi_dst_BREADY),
    .m_axi_dst_BRESP(m_axi_dst_BRESP),
    .m_axi_dst_BID(m_axi_dst_BID),
    .m_axi_dst_BUSER(m_axi_dst_BUSER)
);

mapchip_png_fifo_w32_d2_S mapchip_draw_xsize_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dataflow_in_loop_height_loop_entry6_U0_mapchip_draw_xsize_out_din),
    .if_full_n(mapchip_draw_xsize_c_full_n),
    .if_write(dataflow_in_loop_height_loop_entry6_U0_mapchip_draw_xsize_out_write),
    .if_dout(mapchip_draw_xsize_c_dout),
    .if_empty_n(mapchip_draw_xsize_c_empty_n),
    .if_read(src_loop_proc_U0_mapchip_draw_xsize_read)
);

mapchip_png_fifo_w32_d2_S mapchip_draw_xsize_c1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dataflow_in_loop_height_loop_entry6_U0_mapchip_draw_xsize_out1_din),
    .if_full_n(mapchip_draw_xsize_c1_full_n),
    .if_write(dataflow_in_loop_height_loop_entry6_U0_mapchip_draw_xsize_out1_write),
    .if_dout(mapchip_draw_xsize_c1_dout),
    .if_empty_n(mapchip_draw_xsize_c1_empty_n),
    .if_read(dstin_loop_proc_U0_mapchip_draw_xsize_read)
);

mapchip_png_fifo_w32_d2_S id_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dataflow_in_loop_height_loop_entry6_U0_id_out_din),
    .if_full_n(id_c_full_n),
    .if_write(dataflow_in_loop_height_loop_entry6_U0_id_out_write),
    .if_dout(id_c_dout),
    .if_empty_n(id_c_empty_n),
    .if_read(src_loop_proc_U0_id_read)
);

mapchip_png_fifo_w32_d2_S mapchip_maxheight_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dataflow_in_loop_height_loop_entry6_U0_mapchip_maxheight_out_din),
    .if_full_n(mapchip_maxheight_c_full_n),
    .if_write(dataflow_in_loop_height_loop_entry6_U0_mapchip_maxheight_out_write),
    .if_dout(mapchip_maxheight_c_dout),
    .if_empty_n(mapchip_maxheight_c_empty_n),
    .if_read(src_loop_proc_U0_mapchip_maxheight_read)
);

mapchip_png_fifo_w32_d2_S ystart_pos_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dataflow_in_loop_height_loop_entry6_U0_ystart_pos_out_din),
    .if_full_n(ystart_pos_c_full_n),
    .if_write(dataflow_in_loop_height_loop_entry6_U0_ystart_pos_out_write),
    .if_dout(ystart_pos_c_dout),
    .if_empty_n(ystart_pos_c_empty_n),
    .if_read(src_loop_proc_U0_ystart_pos_read)
);

mapchip_png_fifo_w32_d2_S mapchip_maxwidth_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dataflow_in_loop_height_loop_entry6_U0_mapchip_maxwidth_out_din),
    .if_full_n(mapchip_maxwidth_c_full_n),
    .if_write(dataflow_in_loop_height_loop_entry6_U0_mapchip_maxwidth_out_write),
    .if_dout(mapchip_maxwidth_c_dout),
    .if_empty_n(mapchip_maxwidth_c_empty_n),
    .if_read(src_loop_proc_U0_mapchip_maxwidth_read)
);

mapchip_png_fifo_w32_d2_S xstart_pos_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dataflow_in_loop_height_loop_entry6_U0_xstart_pos_out_din),
    .if_full_n(xstart_pos_c_full_n),
    .if_write(dataflow_in_loop_height_loop_entry6_U0_xstart_pos_out_write),
    .if_dout(xstart_pos_c_dout),
    .if_empty_n(xstart_pos_c_empty_n),
    .if_read(src_loop_proc_U0_xstart_pos_read)
);

mapchip_png_fifo_w32_d2_S y_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dataflow_in_loop_height_loop_entry6_U0_y_out_din),
    .if_full_n(y_c_full_n),
    .if_write(dataflow_in_loop_height_loop_entry6_U0_y_out_write),
    .if_dout(y_c_dout),
    .if_empty_n(y_c_empty_n),
    .if_read(src_loop_proc_U0_y_read)
);

mapchip_png_fifo_w32_d2_S y_c2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dataflow_in_loop_height_loop_entry6_U0_y_out2_din),
    .if_full_n(y_c2_full_n),
    .if_write(dataflow_in_loop_height_loop_entry6_U0_y_out2_write),
    .if_dout(y_c2_dout),
    .if_empty_n(y_c2_empty_n),
    .if_read(dstin_loop_proc_U0_y_read)
);

mapchip_png_fifo_w64_d2_S srcin_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dataflow_in_loop_height_loop_entry6_U0_srcin_out_din),
    .if_full_n(srcin_c_full_n),
    .if_write(dataflow_in_loop_height_loop_entry6_U0_srcin_out_write),
    .if_dout(srcin_c_dout),
    .if_empty_n(srcin_c_empty_n),
    .if_read(src_loop_proc_U0_srcin_read)
);

mapchip_png_fifo_w32_d2_S frame_size_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dataflow_in_loop_height_loop_entry6_U0_frame_size_out_din),
    .if_full_n(frame_size_c_full_n),
    .if_write(dataflow_in_loop_height_loop_entry6_U0_frame_size_out_write),
    .if_dout(frame_size_c_dout),
    .if_empty_n(frame_size_c_empty_n),
    .if_read(dstin_loop_proc_U0_frame_size_read)
);

mapchip_png_fifo_w32_d3_S frame_size_c3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dataflow_in_loop_height_loop_entry6_U0_frame_size_out3_din),
    .if_full_n(frame_size_c3_full_n),
    .if_write(dataflow_in_loop_height_loop_entry6_U0_frame_size_out3_write),
    .if_dout(frame_size_c3_dout),
    .if_empty_n(frame_size_c3_empty_n),
    .if_read(dstout_loop_proc_U0_frame_size_read)
);

mapchip_png_fifo_w64_d2_S dstin_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dataflow_in_loop_height_loop_entry6_U0_dstin_out_din),
    .if_full_n(dstin_c_full_n),
    .if_write(dataflow_in_loop_height_loop_entry6_U0_dstin_out_write),
    .if_dout(dstin_c_dout),
    .if_empty_n(dstin_c_empty_n),
    .if_read(dstin_loop_proc_U0_dstin_read)
);

mapchip_png_fifo_w8_d3_S alpha_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dataflow_in_loop_height_loop_entry6_U0_alpha_out_din),
    .if_full_n(alpha_c_full_n),
    .if_write(dataflow_in_loop_height_loop_entry6_U0_alpha_out_write),
    .if_dout(alpha_c_dout),
    .if_empty_n(alpha_c_empty_n),
    .if_read(dstout_loop_proc_U0_alpha_read)
);

mapchip_png_fifo_w64_d3_S dstout_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dataflow_in_loop_height_loop_entry6_U0_dstout_out_din),
    .if_full_n(dstout_c_full_n),
    .if_write(dataflow_in_loop_height_loop_entry6_U0_dstout_out_write),
    .if_dout(dstout_c_dout),
    .if_empty_n(dstout_c_empty_n),
    .if_read(dstout_loop_proc_U0_dstout_read)
);

mapchip_png_fifo_w32_d2_S mapchip_draw_xsize_c4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(src_loop_proc_U0_mapchip_draw_xsize_out_din),
    .if_full_n(mapchip_draw_xsize_c4_full_n),
    .if_write(src_loop_proc_U0_mapchip_draw_xsize_out_write),
    .if_dout(mapchip_draw_xsize_c4_dout),
    .if_empty_n(mapchip_draw_xsize_c4_empty_n),
    .if_read(dstout_loop_proc_U0_mapchip_draw_xsize_read)
);

mapchip_png_fifo_w32_d2_S y_c5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(src_loop_proc_U0_y_out_din),
    .if_full_n(y_c5_full_n),
    .if_write(src_loop_proc_U0_y_out_write),
    .if_dout(y_c5_dout),
    .if_empty_n(y_c5_empty_n),
    .if_read(dstout_loop_proc_U0_y_read)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_dataflow_in_loop_height_loop_entry6_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_dataflow_in_loop_height_loop_entry6_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_dataflow_in_loop_height_loop_entry6_U0_ap_ready <= ap_sync_dataflow_in_loop_height_loop_entry6_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_dstin_loop_proc_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_dstin_loop_proc_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_dstin_loop_proc_U0_ap_ready <= ap_sync_dstin_loop_proc_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_src_loop_proc_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_src_loop_proc_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_src_loop_proc_U0_ap_ready <= ap_sync_src_loop_proc_U0_ap_ready;
        end
    end
end

assign ap_channel_done_dst_V = dstin_loop_proc_U0_ap_done;

assign ap_channel_done_src_V = src_loop_proc_U0_ap_done;

assign ap_done = dstout_loop_proc_U0_ap_done;

assign ap_idle = (src_loop_proc_U0_ap_idle & (dst_V_t_empty_n ^ 1'b1) & (src_V_t_empty_n ^ 1'b1) & dstout_loop_proc_U0_ap_idle & dstin_loop_proc_U0_ap_idle & dataflow_in_loop_height_loop_entry6_U0_ap_idle);

assign ap_ready = ap_sync_ready;

assign ap_sync_continue = ap_continue;

assign ap_sync_dataflow_in_loop_height_loop_entry6_U0_ap_ready = (dataflow_in_loop_height_loop_entry6_U0_ap_ready | ap_sync_reg_dataflow_in_loop_height_loop_entry6_U0_ap_ready);

assign ap_sync_done = dstout_loop_proc_U0_ap_done;

assign ap_sync_dstin_loop_proc_U0_ap_ready = (dstin_loop_proc_U0_ap_ready | ap_sync_reg_dstin_loop_proc_U0_ap_ready);

assign ap_sync_ready = (ap_sync_src_loop_proc_U0_ap_ready & ap_sync_dstin_loop_proc_U0_ap_ready & ap_sync_dataflow_in_loop_height_loop_entry6_U0_ap_ready);

assign ap_sync_src_loop_proc_U0_ap_ready = (src_loop_proc_U0_ap_ready | ap_sync_reg_src_loop_proc_U0_ap_ready);

assign dataflow_in_loop_height_loop_entry6_U0_ap_continue = 1'b1;

assign dataflow_in_loop_height_loop_entry6_U0_ap_start = ((ap_sync_reg_dataflow_in_loop_height_loop_entry6_U0_ap_ready ^ 1'b1) & ap_start);

assign dataflow_in_loop_height_loop_entry6_U0_start_full_n = 1'b1;

assign dataflow_in_loop_height_loop_entry6_U0_start_write = 1'b0;

assign dstin_loop_proc_U0_ap_continue = dst_V_i_full_n;

assign dstin_loop_proc_U0_ap_start = ((ap_sync_reg_dstin_loop_proc_U0_ap_ready ^ 1'b1) & ap_start);

assign dstin_loop_proc_U0_dst_V2_full_n = dst_V_i_full_n;

assign dstin_loop_proc_U0_start_full_n = 1'b1;

assign dstin_loop_proc_U0_start_write = 1'b0;

assign dstout_loop_proc_U0_ap_continue = ap_continue;

assign dstout_loop_proc_U0_ap_start = (src_V_t_empty_n & dst_V_t_empty_n);

assign dstout_loop_proc_U0_start_full_n = 1'b1;

assign dstout_loop_proc_U0_start_write = 1'b0;

assign m_axi_dst_ARADDR = dstin_loop_proc_U0_m_axi_dst_ARADDR;

assign m_axi_dst_ARBURST = dstin_loop_proc_U0_m_axi_dst_ARBURST;

assign m_axi_dst_ARCACHE = dstin_loop_proc_U0_m_axi_dst_ARCACHE;

assign m_axi_dst_ARID = dstin_loop_proc_U0_m_axi_dst_ARID;

assign m_axi_dst_ARLEN = dstin_loop_proc_U0_m_axi_dst_ARLEN;

assign m_axi_dst_ARLOCK = dstin_loop_proc_U0_m_axi_dst_ARLOCK;

assign m_axi_dst_ARPROT = dstin_loop_proc_U0_m_axi_dst_ARPROT;

assign m_axi_dst_ARQOS = dstin_loop_proc_U0_m_axi_dst_ARQOS;

assign m_axi_dst_ARREGION = dstin_loop_proc_U0_m_axi_dst_ARREGION;

assign m_axi_dst_ARSIZE = dstin_loop_proc_U0_m_axi_dst_ARSIZE;

assign m_axi_dst_ARUSER = dstin_loop_proc_U0_m_axi_dst_ARUSER;

assign m_axi_dst_ARVALID = dstin_loop_proc_U0_m_axi_dst_ARVALID;

assign m_axi_dst_AWADDR = dstout_loop_proc_U0_m_axi_dst_AWADDR;

assign m_axi_dst_AWBURST = dstout_loop_proc_U0_m_axi_dst_AWBURST;

assign m_axi_dst_AWCACHE = dstout_loop_proc_U0_m_axi_dst_AWCACHE;

assign m_axi_dst_AWID = dstout_loop_proc_U0_m_axi_dst_AWID;

assign m_axi_dst_AWLEN = dstout_loop_proc_U0_m_axi_dst_AWLEN;

assign m_axi_dst_AWLOCK = dstout_loop_proc_U0_m_axi_dst_AWLOCK;

assign m_axi_dst_AWPROT = dstout_loop_proc_U0_m_axi_dst_AWPROT;

assign m_axi_dst_AWQOS = dstout_loop_proc_U0_m_axi_dst_AWQOS;

assign m_axi_dst_AWREGION = dstout_loop_proc_U0_m_axi_dst_AWREGION;

assign m_axi_dst_AWSIZE = dstout_loop_proc_U0_m_axi_dst_AWSIZE;

assign m_axi_dst_AWUSER = dstout_loop_proc_U0_m_axi_dst_AWUSER;

assign m_axi_dst_AWVALID = dstout_loop_proc_U0_m_axi_dst_AWVALID;

assign m_axi_dst_BREADY = dstout_loop_proc_U0_m_axi_dst_BREADY;

assign m_axi_dst_RREADY = dstin_loop_proc_U0_m_axi_dst_RREADY;

assign m_axi_dst_WDATA = dstout_loop_proc_U0_m_axi_dst_WDATA;

assign m_axi_dst_WID = dstout_loop_proc_U0_m_axi_dst_WID;

assign m_axi_dst_WLAST = dstout_loop_proc_U0_m_axi_dst_WLAST;

assign m_axi_dst_WSTRB = dstout_loop_proc_U0_m_axi_dst_WSTRB;

assign m_axi_dst_WUSER = dstout_loop_proc_U0_m_axi_dst_WUSER;

assign m_axi_dst_WVALID = dstout_loop_proc_U0_m_axi_dst_WVALID;

assign m_axi_src_ARADDR = src_loop_proc_U0_m_axi_src_ARADDR;

assign m_axi_src_ARBURST = src_loop_proc_U0_m_axi_src_ARBURST;

assign m_axi_src_ARCACHE = src_loop_proc_U0_m_axi_src_ARCACHE;

assign m_axi_src_ARID = src_loop_proc_U0_m_axi_src_ARID;

assign m_axi_src_ARLEN = src_loop_proc_U0_m_axi_src_ARLEN;

assign m_axi_src_ARLOCK = src_loop_proc_U0_m_axi_src_ARLOCK;

assign m_axi_src_ARPROT = src_loop_proc_U0_m_axi_src_ARPROT;

assign m_axi_src_ARQOS = src_loop_proc_U0_m_axi_src_ARQOS;

assign m_axi_src_ARREGION = src_loop_proc_U0_m_axi_src_ARREGION;

assign m_axi_src_ARSIZE = src_loop_proc_U0_m_axi_src_ARSIZE;

assign m_axi_src_ARUSER = src_loop_proc_U0_m_axi_src_ARUSER;

assign m_axi_src_ARVALID = src_loop_proc_U0_m_axi_src_ARVALID;

assign m_axi_src_AWADDR = 64'd0;

assign m_axi_src_AWBURST = 2'd0;

assign m_axi_src_AWCACHE = 4'd0;

assign m_axi_src_AWID = 1'd0;

assign m_axi_src_AWLEN = 32'd0;

assign m_axi_src_AWLOCK = 2'd0;

assign m_axi_src_AWPROT = 3'd0;

assign m_axi_src_AWQOS = 4'd0;

assign m_axi_src_AWREGION = 4'd0;

assign m_axi_src_AWSIZE = 3'd0;

assign m_axi_src_AWUSER = 1'd0;

assign m_axi_src_AWVALID = 1'b0;

assign m_axi_src_BREADY = 1'b0;

assign m_axi_src_RREADY = src_loop_proc_U0_m_axi_src_RREADY;

assign m_axi_src_WDATA = 32'd0;

assign m_axi_src_WID = 1'd0;

assign m_axi_src_WLAST = 1'b0;

assign m_axi_src_WSTRB = 4'd0;

assign m_axi_src_WUSER = 1'd0;

assign m_axi_src_WVALID = 1'b0;

assign src_loop_proc_U0_ap_continue = src_V_i_full_n;

assign src_loop_proc_U0_ap_start = ((ap_sync_reg_src_loop_proc_U0_ap_ready ^ 1'b1) & ap_start);

assign src_loop_proc_U0_src_V1_full_n = src_V_i_full_n;

assign src_loop_proc_U0_start_full_n = 1'b1;

assign src_loop_proc_U0_start_write = 1'b0;

endmodule //mapchip_png_dataflow_in_loop_height_loop
