
*** Running vivado
    with args -log ulp_krnl_rtl_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ulp_krnl_rtl_1_0.tcl


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source ulp_krnl_rtl_1_0.tcl -notrace
INFO: Dispatch client connection id - 36035
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/int/xo/ip_repo/fastmachinelearning_org_hls4ml_krnl_rtl_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2020.1/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2020.1/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/ii_infra_ipdefs/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/ii_infra_ipdefs/clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/ii_infra_ipdefs/axi_clk_metadata_adapter_v1_0
update_ip_catalog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2132.898 ; gain = 0.000 ; free physical = 2724 ; free virtual = 10500
Command: synth_design -top ulp_krnl_rtl_1_0 -part xcu50-fsvh2104-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu50'
INFO: [Device 21-403] Loading part xcu50-fsvh2104-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9689
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 3131.977 ; gain = 175.719 ; free physical = 2363 ; free virtual = 4547
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ulp_krnl_rtl_1_0' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/synth/ulp_krnl_rtl_1_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'krnl_rtl' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/ac02/src/myproject_kernel.v:25]
	Parameter C_S_AXI_CONTROL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_M_AXI_GMEM_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_GMEM_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'krnl_rtl_int' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/ac02/src/krnl_rtl_int.sv:29]
	Parameter C_S_AXI_CONTROL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_M_AXI_GMEM_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_GMEM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter LP_NUM_READ_CHANNELS bound to: 1 - type: integer 
	Parameter LP_LENGTH_WIDTH bound to: 32 - type: integer 
	Parameter LP_DW_BYTES bound to: 4 - type: integer 
	Parameter LP_AXI_BURST_LEN bound to: 256 - type: integer 
	Parameter LP_LOG_BURST_LEN bound to: 8 - type: integer 
	Parameter LP_RD_MAX_OUTSTANDING bound to: 3 - type: integer 
	Parameter LP_RD_FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter LP_WR_FIFO_DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'krnl_rtl_control_s_axi' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/ac02/src/krnl_rtl_control_s_axi.v:18]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 6'b000000 
	Parameter ADDR_GIE bound to: 6'b000100 
	Parameter ADDR_IER bound to: 6'b001000 
	Parameter ADDR_ISR bound to: 6'b001100 
	Parameter ADDR_FIFO_IN_DATA_0 bound to: 6'b010000 
	Parameter ADDR_FIFO_IN_DATA_1 bound to: 6'b010100 
	Parameter ADDR_FIFO_IN_CTRL bound to: 6'b011000 
	Parameter ADDR_FIFO_OUT_DATA_0 bound to: 6'b011100 
	Parameter ADDR_FIFO_OUT_DATA_1 bound to: 6'b100000 
	Parameter ADDR_FIFO_OUT_CTRL bound to: 6'b100100 
	Parameter ADDR_LENGTH_R_IN_DATA_0 bound to: 6'b101000 
	Parameter ADDR_LENGTH_R_IN_CTRL bound to: 6'b101100 
	Parameter ADDR_LENGTH_R_OUT_DATA_0 bound to: 6'b110000 
	Parameter ADDR_LENGTH_R_OUT_CTRL bound to: 6'b110100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/ac02/src/krnl_rtl_control_s_axi.v:230]
INFO: [Synth 8-6155] done synthesizing module 'krnl_rtl_control_s_axi' (1#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/ac02/src/krnl_rtl_control_s_axi.v:18]
INFO: [Synth 8-6157] synthesizing module 'krnl_rtl_axi_read_master' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/ac02/src/krnl_rtl_axi_read_master.sv:27]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_LENGTH_WIDTH bound to: 32 - type: integer 
	Parameter C_BURST_LEN bound to: 256 - type: integer 
	Parameter C_LOG_BURST_LEN bound to: 8 - type: integer 
	Parameter C_MAX_OUTSTANDING bound to: 3 - type: integer 
	Parameter LP_MAX_OUTSTANDING_CNTR_WIDTH bound to: 2 - type: integer 
	Parameter LP_TRANSACTION_CNTR_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'krnl_rtl_counter' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/ac02/src/krnl_rtl_counter.sv:22]
	Parameter C_WIDTH bound to: 24 - type: integer 
	Parameter C_INIT bound to: 24'b000000000000000000000000 
	Parameter LP_ZERO bound to: 24'b000000000000000000000000 
	Parameter LP_ONE bound to: 24'b000000000000000000000001 
	Parameter LP_MAX bound to: 24'b111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'krnl_rtl_counter' (2#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/ac02/src/krnl_rtl_counter.sv:22]
INFO: [Synth 8-6157] synthesizing module 'krnl_rtl_counter__parameterized0' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/ac02/src/krnl_rtl_counter.sv:22]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_INIT bound to: 2'b11 
	Parameter LP_ZERO bound to: 2'b00 
	Parameter LP_ONE bound to: 2'b01 
	Parameter LP_MAX bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'krnl_rtl_counter__parameterized0' (2#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/ac02/src/krnl_rtl_counter.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'krnl_rtl_axi_read_master' (3#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/ac02/src/krnl_rtl_axi_read_master.sv:27]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1843]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 1024 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 33 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 254 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 33 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0000011100000111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 1024 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 33 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 254 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 33 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 1024 - type: integer 
	Parameter FIFO_SIZE bound to: 33792 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 6 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 10 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 252 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 1019 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 1019 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 11 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 11 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 33792 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 33 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 33 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 33 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 33 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 33 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 33 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 33 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 33 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 33 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 33 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 1024 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 33 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 33 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 36 - type: integer 
	Parameter rstb_loop_iter bound to: 36 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 33 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:488]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (4#1) [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1798]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (5#1) [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1798]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1189]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1235]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1246]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
	Parameter COUNTER_WIDTH bound to: 2 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (6#1) [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1514]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (7#1) [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1514]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
	Parameter COUNTER_WIDTH bound to: 11 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (7#1) [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
	Parameter COUNTER_WIDTH bound to: 10 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (7#1) [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
	Parameter COUNTER_WIDTH bound to: 10 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (7#1) [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (8#1) [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (9#1) [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1843]
WARNING: [Synth 8-7071] port 'almost_full' of module 'xpm_fifo_sync' is unconnected for instance 'inst_rd_xpm_fifo_sync' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/ac02/src/krnl_rtl_int.sv:290]
WARNING: [Synth 8-7071] port 'wr_ack' of module 'xpm_fifo_sync' is unconnected for instance 'inst_rd_xpm_fifo_sync' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/ac02/src/krnl_rtl_int.sv:290]
WARNING: [Synth 8-7071] port 'almost_empty' of module 'xpm_fifo_sync' is unconnected for instance 'inst_rd_xpm_fifo_sync' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/ac02/src/krnl_rtl_int.sv:290]
WARNING: [Synth 8-7071] port 'data_valid' of module 'xpm_fifo_sync' is unconnected for instance 'inst_rd_xpm_fifo_sync' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/ac02/src/krnl_rtl_int.sv:290]
WARNING: [Synth 8-7023] instance 'inst_rd_xpm_fifo_sync' of module 'xpm_fifo_sync' has 25 connections declared, but only 21 given [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/ac02/src/krnl_rtl_int.sv:290]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_0' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/synth/myproject_axi_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/myproject_axi.v:12]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 6'b000010 
	Parameter ap_ST_fsm_state9 bound to: 6'b000100 
	Parameter ap_ST_fsm_state10 bound to: 6'b001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 6'b010000 
	Parameter ap_ST_fsm_state17 bound to: 6'b100000 
INFO: [Synth 8-6157] synthesizing module 'myproject' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/myproject.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_entry209' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/myproject_entry209.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'myproject_entry209' (10#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/myproject_entry209.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49589]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49591]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49593]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49595]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49597]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49599]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49601]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49603]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49605]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49607]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49609]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49611]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49613]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49615]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49617]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49619]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49621]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49623]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49625]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49627]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49629]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49631]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49633]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49635]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49637]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49639]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49641]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49643]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49645]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49647]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49649]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49651]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49653]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49655]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49657]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49659]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49661]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49663]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49665]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49667]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49669]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49671]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49673]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49675]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49677]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49679]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49681]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49683]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49685]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49687]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49689]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49691]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49693]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49695]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49697]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49699]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49701]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49703]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49705]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49707]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49709]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49711]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49713]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49715]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49717]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49719]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49721]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49723]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49725]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49727]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49729]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49731]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49733]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49735]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49737]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49739]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49741]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49743]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49745]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49747]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49749]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49751]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49753]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49755]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49757]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49759]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49761]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49763]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49765]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49767]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49769]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49771]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49773]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49775]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49777]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49779]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49781]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49783]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49785]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:49787]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s' (11#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_s' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_s_w3_V' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_s_w3_V.v:39]
	Parameter DataWidth bound to: 2240 - type: integer 
	Parameter AddressRange bound to: 28 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_s_w3_V_rom' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_s_w3_V.v:6]
	Parameter DWIDTH bound to: 2240 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 28 - type: integer 
INFO: [Synth 8-3876] $readmem data file './dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_s_w3_V_rom.dat' is read successfully [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_s_w3_V.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_s_w3_V_rom' (12#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_s_w3_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_s_w3_V' (13#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_s_w3_V.v:39]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_325_2_1_1' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/myproject_axi_mux_325_2_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 2 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter din2_WIDTH bound to: 2 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter din5_WIDTH bound to: 2 - type: integer 
	Parameter din6_WIDTH bound to: 2 - type: integer 
	Parameter din7_WIDTH bound to: 2 - type: integer 
	Parameter din8_WIDTH bound to: 2 - type: integer 
	Parameter din9_WIDTH bound to: 2 - type: integer 
	Parameter din10_WIDTH bound to: 2 - type: integer 
	Parameter din11_WIDTH bound to: 2 - type: integer 
	Parameter din12_WIDTH bound to: 2 - type: integer 
	Parameter din13_WIDTH bound to: 2 - type: integer 
	Parameter din14_WIDTH bound to: 2 - type: integer 
	Parameter din15_WIDTH bound to: 2 - type: integer 
	Parameter din16_WIDTH bound to: 2 - type: integer 
	Parameter din17_WIDTH bound to: 2 - type: integer 
	Parameter din18_WIDTH bound to: 2 - type: integer 
	Parameter din19_WIDTH bound to: 2 - type: integer 
	Parameter din20_WIDTH bound to: 2 - type: integer 
	Parameter din21_WIDTH bound to: 2 - type: integer 
	Parameter din22_WIDTH bound to: 2 - type: integer 
	Parameter din23_WIDTH bound to: 2 - type: integer 
	Parameter din24_WIDTH bound to: 2 - type: integer 
	Parameter din25_WIDTH bound to: 2 - type: integer 
	Parameter din26_WIDTH bound to: 2 - type: integer 
	Parameter din27_WIDTH bound to: 2 - type: integer 
	Parameter din28_WIDTH bound to: 2 - type: integer 
	Parameter din29_WIDTH bound to: 2 - type: integer 
	Parameter din30_WIDTH bound to: 2 - type: integer 
	Parameter din31_WIDTH bound to: 2 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_325_2_1_1' (14#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/myproject_axi_mux_325_2_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_s' (15#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config4_s' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config4_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config4_s' (16#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config4_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu_ap_fixed_ap_ufixed_3_1_0_0_0_relu_config5_s' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_fixed_ap_ufixed_3_1_0_0_0_relu_config5_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'relu_ap_fixed_ap_ufixed_3_1_0_0_0_relu_config5_s' (17#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_ap_fixed_ap_ufixed_3_1_0_0_0_relu_config5_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_s' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_s_w6_V' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_s_w6_V.v:39]
	Parameter DataWidth bound to: 40 - type: integer 
	Parameter AddressRange bound to: 20 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_s_w6_V_rom' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_s_w6_V.v:6]
	Parameter DWIDTH bound to: 40 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-3876] $readmem data file './dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_s_w6_V_rom.dat' is read successfully [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_s_w6_V.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_s_w6_V_rom' (18#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_s_w6_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_s_w6_V' (19#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_s_w6_V.v:39]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_205_3_1_1' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/myproject_axi_mux_205_3_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 3 - type: integer 
	Parameter din1_WIDTH bound to: 3 - type: integer 
	Parameter din2_WIDTH bound to: 3 - type: integer 
	Parameter din3_WIDTH bound to: 3 - type: integer 
	Parameter din4_WIDTH bound to: 3 - type: integer 
	Parameter din5_WIDTH bound to: 3 - type: integer 
	Parameter din6_WIDTH bound to: 3 - type: integer 
	Parameter din7_WIDTH bound to: 3 - type: integer 
	Parameter din8_WIDTH bound to: 3 - type: integer 
	Parameter din9_WIDTH bound to: 3 - type: integer 
	Parameter din10_WIDTH bound to: 3 - type: integer 
	Parameter din11_WIDTH bound to: 3 - type: integer 
	Parameter din12_WIDTH bound to: 3 - type: integer 
	Parameter din13_WIDTH bound to: 3 - type: integer 
	Parameter din14_WIDTH bound to: 3 - type: integer 
	Parameter din15_WIDTH bound to: 3 - type: integer 
	Parameter din16_WIDTH bound to: 3 - type: integer 
	Parameter din17_WIDTH bound to: 3 - type: integer 
	Parameter din18_WIDTH bound to: 3 - type: integer 
	Parameter din19_WIDTH bound to: 3 - type: integer 
	Parameter din20_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_205_3_1_1' (20#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/myproject_axi_mux_205_3_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_s' (21#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_s' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_s' (22#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'softmax_stable_ap_fixed_ap_fixed_softmax_config8_s' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/softmax_stable_ap_fixed_ap_fixed_softmax_config8_s.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'softmax_stable_ap_fixed_ap_fixed_softmax_config8_s_exp_tabkb' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/softmax_stable_ap_fixed_ap_fixed_softmax_config8_s_exp_tabkb.v:164]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'softmax_stable_ap_fixed_ap_fixed_softmax_config8_s_exp_tabkb_rom' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/softmax_stable_ap_fixed_ap_fixed_softmax_config8_s_exp_tabkb.v:6]
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-3876] $readmem data file './softmax_stable_ap_fixed_ap_fixed_softmax_config8_s_exp_tabkb_rom.dat' is read successfully [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/softmax_stable_ap_fixed_ap_fixed_softmax_config8_s_exp_tabkb.v:52]
INFO: [Synth 8-3876] $readmem data file './softmax_stable_ap_fixed_ap_fixed_softmax_config8_s_exp_tabkb_rom.dat' is read successfully [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/softmax_stable_ap_fixed_ap_fixed_softmax_config8_s_exp_tabkb.v:53]
INFO: [Synth 8-3876] $readmem data file './softmax_stable_ap_fixed_ap_fixed_softmax_config8_s_exp_tabkb_rom.dat' is read successfully [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/softmax_stable_ap_fixed_ap_fixed_softmax_config8_s_exp_tabkb.v:54]
INFO: [Synth 8-3876] $readmem data file './softmax_stable_ap_fixed_ap_fixed_softmax_config8_s_exp_tabkb_rom.dat' is read successfully [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/softmax_stable_ap_fixed_ap_fixed_softmax_config8_s_exp_tabkb.v:55]
INFO: [Synth 8-3876] $readmem data file './softmax_stable_ap_fixed_ap_fixed_softmax_config8_s_exp_tabkb_rom.dat' is read successfully [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/softmax_stable_ap_fixed_ap_fixed_softmax_config8_s_exp_tabkb.v:56]
INFO: [Synth 8-6155] done synthesizing module 'softmax_stable_ap_fixed_ap_fixed_softmax_config8_s_exp_tabkb_rom' (23#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/softmax_stable_ap_fixed_ap_fixed_softmax_config8_s_exp_tabkb.v:6]
INFO: [Synth 8-6155] done synthesizing module 'softmax_stable_ap_fixed_ap_fixed_softmax_config8_s_exp_tabkb' (24#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/softmax_stable_ap_fixed_ap_fixed_softmax_config8_s_exp_tabkb.v:164]
INFO: [Synth 8-6157] synthesizing module 'softmax_stable_ap_fixed_ap_fixed_softmax_config8_s_invertcud' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/softmax_stable_ap_fixed_ap_fixed_softmax_config8_s_invertcud.v:39]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'softmax_stable_ap_fixed_ap_fixed_softmax_config8_s_invertcud_rom' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/softmax_stable_ap_fixed_ap_fixed_softmax_config8_s_invertcud.v:6]
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-3876] $readmem data file './softmax_stable_ap_fixed_ap_fixed_softmax_config8_s_invertcud_rom.dat' is read successfully [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/softmax_stable_ap_fixed_ap_fixed_softmax_config8_s_invertcud.v:21]
INFO: [Synth 8-6155] done synthesizing module 'softmax_stable_ap_fixed_ap_fixed_softmax_config8_s_invertcud_rom' (25#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/softmax_stable_ap_fixed_ap_fixed_softmax_config8_s_invertcud.v:6]
INFO: [Synth 8-6155] done synthesizing module 'softmax_stable_ap_fixed_ap_fixed_softmax_config8_s_invertcud' (26#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/softmax_stable_ap_fixed_ap_fixed_softmax_config8_s_invertcud.v:39]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mul_mul_12s_12s_20_3_1' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/myproject_axi_mul_mul_12s_12s_20_3_1.v:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/myproject_axi_mul_mul_12s_12s_20_3_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0' (27#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/myproject_axi_mul_mul_12s_12s_20_3_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mul_mul_12s_12s_20_3_1' (28#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/myproject_axi_mul_mul_12s_12s_20_3_1.v:29]
INFO: [Synth 8-6155] done synthesizing module 'softmax_stable_ap_fixed_ap_fixed_softmax_config8_s' (29#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/softmax_stable_ap_fixed_ap_fixed_softmax_config8_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w6272_d2_A' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/fifo_w6272_d2_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 6272 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w6272_d2_A' (30#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/fifo_w6272_d2_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w2_d2_A' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/fifo_w2_d2_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w2_d2_A_shiftReg' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/fifo_w2_d2_A.v:8]
	Parameter DATA_WIDTH bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w2_d2_A_shiftReg' (31#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/fifo_w2_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w2_d2_A' (32#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/fifo_w2_d2_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w9_d2_A' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/fifo_w9_d2_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w9_d2_A_shiftReg' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/fifo_w9_d2_A.v:8]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w9_d2_A_shiftReg' (33#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/fifo_w9_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w9_d2_A' (34#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/fifo_w9_d2_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w14_d2_A' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/fifo_w14_d2_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 14 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w14_d2_A_shiftReg' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/fifo_w14_d2_A.v:8]
	Parameter DATA_WIDTH bound to: 14 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w14_d2_A_shiftReg' (35#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/fifo_w14_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w14_d2_A' (36#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/fifo_w14_d2_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w3_d2_A' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/fifo_w3_d2_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 3 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w3_d2_A_shiftReg' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/fifo_w3_d2_A.v:8]
	Parameter DATA_WIDTH bound to: 3 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w3_d2_A_shiftReg' (37#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/fifo_w3_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w3_d2_A' (38#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/fifo_w3_d2_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d2_A' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/fifo_w8_d2_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d2_A_shiftReg' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/fifo_w8_d2_A.v:8]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d2_A_shiftReg' (39#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/fifo_w8_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d2_A' (40#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/fifo_w8_d2_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d2_A' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/fifo_w16_d2_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d2_A_shiftReg' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/fifo_w16_d2_A.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d2_A_shiftReg' (41#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/fifo_w16_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d2_A' (42#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/fifo_w16_d2_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2dEe' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/start_for_relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2dEe.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2dEe_shiftReg' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/start_for_relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2dEe.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2dEe_shiftReg' (43#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/start_for_relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2dEe.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2dEe' (44#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/start_for_relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2dEe.v:42]
INFO: [Synth 8-6155] done synthesizing module 'myproject' (45#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/myproject.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_fpext_32ns_64_2_1' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/myproject_axi_fpext_32ns_64_2_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_axi_ap_fpext_0_no_dsp_32' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/ip/myproject_axi_ap_fpext_0_no_dsp_32.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: virtexuplusHBM - type: string 
	Parameter C_PART bound to: xcu50-fsvh2104-2-e - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_10' declared at '/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/floating_point_v7_1_rfs.vhd:94738' bound to instance 'U0' of component 'floating_point_v7_1_10' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/ip/myproject_axi_ap_fpext_0_no_dsp_32.vhd:200]
INFO: [Synth 8-256] done synthesizing module 'myproject_axi_ap_fpext_0_no_dsp_32' (56#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/ip/myproject_axi_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_fpext_32ns_64_2_1' (57#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/myproject_axi_fpext_32ns_64_2_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_104_14_1_1' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/myproject_axi_mux_104_14_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter din3_WIDTH bound to: 14 - type: integer 
	Parameter din4_WIDTH bound to: 14 - type: integer 
	Parameter din5_WIDTH bound to: 14 - type: integer 
	Parameter din6_WIDTH bound to: 14 - type: integer 
	Parameter din7_WIDTH bound to: 14 - type: integer 
	Parameter din8_WIDTH bound to: 14 - type: integer 
	Parameter din9_WIDTH bound to: 14 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_104_14_1_1' (58#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/myproject_axi_mux_104_14_1_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'regslice_both' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf' (59#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf' (60#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both' (61#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6157] synthesizing module 'regslice_both__parameterized0' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf__parameterized0' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf__parameterized0' (61#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf__parameterized0' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf__parameterized0' (61#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both__parameterized0' (61#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi' (62#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/myproject_axi.v:12]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_0' (63#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/synth/myproject_axi_0.v:58]
WARNING: [Synth 8-7071] port 'out_r_TLAST' of module 'myproject_axi_0' is unconnected for instance 'hls4ml_IP' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/ac02/src/krnl_rtl_int.sv:317]
WARNING: [Synth 8-7023] instance 'hls4ml_IP' of module 'myproject_axi_0' has 10 connections declared, but only 9 given [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/ac02/src/krnl_rtl_int.sv:317]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized0' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1843]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 256 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0000011100000111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized0' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 256 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 256 - type: integer 
	Parameter FIFO_SIZE bound to: 8192 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 5 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 8 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 8 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 8 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 251 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 251 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 9 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 9 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 8192 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 8 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 256 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 32 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 32 - type: integer 
	Parameter rstb_loop_iter bound to: 32 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:488]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (63#1) [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1189]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1235]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1246]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized3' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
	Parameter COUNTER_WIDTH bound to: 9 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized3' (63#1) [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized4' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized4' (63#1) [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized5' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized5' (63#1) [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized0' (63#1) [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized0' (63#1) [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1843]
WARNING: [Synth 8-7071] port 'almost_full' of module 'xpm_fifo_sync' is unconnected for instance 'inst_wr_xpm_fifo_sync' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/ac02/src/krnl_rtl_int.sv:349]
WARNING: [Synth 8-7071] port 'wr_ack' of module 'xpm_fifo_sync' is unconnected for instance 'inst_wr_xpm_fifo_sync' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/ac02/src/krnl_rtl_int.sv:349]
WARNING: [Synth 8-7071] port 'almost_empty' of module 'xpm_fifo_sync' is unconnected for instance 'inst_wr_xpm_fifo_sync' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/ac02/src/krnl_rtl_int.sv:349]
WARNING: [Synth 8-7071] port 'data_valid' of module 'xpm_fifo_sync' is unconnected for instance 'inst_wr_xpm_fifo_sync' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/ac02/src/krnl_rtl_int.sv:349]
WARNING: [Synth 8-7023] instance 'inst_wr_xpm_fifo_sync' of module 'xpm_fifo_sync' has 25 connections declared, but only 21 given [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/ac02/src/krnl_rtl_int.sv:349]
INFO: [Synth 8-6157] synthesizing module 'krnl_rtl_axi_write_master' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/ac02/src/krnl_rtl_axi_write_master.sv:22]
	Parameter C_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MAX_LENGTH_WIDTH bound to: 32 - type: integer 
	Parameter C_BURST_LEN bound to: 256 - type: integer 
	Parameter C_LOG_BURST_LEN bound to: 8 - type: integer 
	Parameter LP_LOG_MAX_W_TO_AW bound to: 8 - type: integer 
	Parameter LP_TRANSACTION_CNTR_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'krnl_rtl_counter__parameterized1' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/ac02/src/krnl_rtl_counter.sv:22]
	Parameter C_WIDTH bound to: 8 - type: integer 
	Parameter C_INIT bound to: 8'b11111111 
	Parameter LP_ZERO bound to: 8'b00000000 
	Parameter LP_ONE bound to: 8'b00000001 
	Parameter LP_MAX bound to: 8'b11111111 
INFO: [Synth 8-6155] done synthesizing module 'krnl_rtl_counter__parameterized1' (63#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/ac02/src/krnl_rtl_counter.sv:22]
INFO: [Synth 8-6157] synthesizing module 'krnl_rtl_counter__parameterized2' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/ac02/src/krnl_rtl_counter.sv:22]
	Parameter C_WIDTH bound to: 8 - type: integer 
	Parameter C_INIT bound to: 8'b00000000 
	Parameter LP_ZERO bound to: 8'b00000000 
	Parameter LP_ONE bound to: 8'b00000001 
	Parameter LP_MAX bound to: 8'b11111111 
INFO: [Synth 8-6155] done synthesizing module 'krnl_rtl_counter__parameterized2' (63#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/ac02/src/krnl_rtl_counter.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'krnl_rtl_axi_write_master' (64#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/ac02/src/krnl_rtl_axi_write_master.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'krnl_rtl_int' (65#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/ac02/src/krnl_rtl_int.sv:29]
INFO: [Synth 8-6155] done synthesizing module 'krnl_rtl' (66#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/ac02/src/myproject_kernel.v:25]
INFO: [Synth 8-6155] done synthesizing module 'ulp_krnl_rtl_1_0' (67#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/synth/ulp_krnl_rtl_1_0.sv:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:31 ; elapsed = 00:01:43 . Memory (MB): peak = 3935.758 ; gain = 979.500 ; free physical = 7349 ; free virtual = 9586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:40 ; elapsed = 00:01:53 . Memory (MB): peak = 3935.758 ; gain = 979.500 ; free physical = 6588 ; free virtual = 9024
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:40 ; elapsed = 00:01:53 . Memory (MB): peak = 3935.758 ; gain = 979.500 ; free physical = 6588 ; free virtual = 9024
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3935.758 ; gain = 0.000 ; free physical = 7077 ; free virtual = 9577
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/ulp_krnl_rtl_1_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/ulp_krnl_rtl_1_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/ulp_krnl_rtl_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/ulp_krnl_rtl_1_0_synth_1/dont_touch.xdc]
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/inst_krnl_rtl_int/inst_rd_xpm_fifo_sync[0]'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/inst_krnl_rtl_int/inst_rd_xpm_fifo_sync[0]'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/inst_krnl_rtl_int/inst_wr_xpm_fifo_sync'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/inst_krnl_rtl_int/inst_wr_xpm_fifo_sync'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_krnl_rtl_1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_krnl_rtl_1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4141.418 ; gain = 0.000 ; free physical = 6730 ; free virtual = 9223
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.75 . Memory (MB): peak = 4158.262 ; gain = 16.844 ; free physical = 6727 ; free virtual = 9220
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:05 ; elapsed = 00:02:20 . Memory (MB): peak = 4158.262 ; gain = 1202.004 ; free physical = 7240 ; free virtual = 9733
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'krnl_rtl_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'krnl_rtl_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  WRIDLE |                              001 |                               00
                  WRDATA |                              010 |                               01
                  WRRESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'krnl_rtl_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  RDIDLE |                                0 |                               00
                  RDDATA |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'sequential' in module 'krnl_rtl_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"xpm_memory_base:/gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 33 for RAM "xpm_memory_base:/gen_wr_a.gen_word_narrow.mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:59 ; elapsed = 00:03:17 . Memory (MB): peak = 4174.270 ; gain = 1218.012 ; free physical = 5264 ; free virtual = 7872
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U4' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U32'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U4' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U60'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U4' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U88'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U4' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U116'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U4' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U144'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U4' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U172'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U4' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U200'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U4' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U228'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U4' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U256'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U4' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U284'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U4' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U312'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U4' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U340'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U4' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U368'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U4' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U396'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U4' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U424'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U4' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U452'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U4' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U480'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U4' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U508'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U4' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U536'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U5' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U33'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U5' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U61'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U5' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U89'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U5' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U117'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U5' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U145'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U5' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U173'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U5' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U201'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U5' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U229'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U5' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U257'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U5' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U285'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U5' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U313'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U5' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U341'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U5' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U369'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U5' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U397'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U5' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U425'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U5' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U453'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U5' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U481'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U5' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U509'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U5' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U537'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U6' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U34'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U6' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U62'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U6' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U90'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U6' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U118'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U6' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U146'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U6' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U174'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U6' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U202'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U6' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U230'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U6' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U258'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U6' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U286'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U6' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U314'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U6' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U342'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U6' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U370'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U6' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U398'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U6' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U426'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U6' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U454'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U6' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U482'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U6' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U510'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U6' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U538'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U7' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U35'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U7' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U63'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U7' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U91'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U7' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U119'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U7' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U147'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U7' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U175'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U7' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U203'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U7' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U231'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U7' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U259'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U7' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U287'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U7' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U315'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U7' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U343'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U7' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U371'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U7' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U399'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U7' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U427'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U7' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U455'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U7' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U483'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U7' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U511'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U7' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U539'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U8' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U36'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U8' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U64'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U8' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U92'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U8' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U120'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U8' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U148'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U8' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U176'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U8' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U204'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U8' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U232'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U8' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U260'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U8' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U288'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U8' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U316'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U8' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U344'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U8' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U372'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U8' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U400'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U8' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U428'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U8' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U456'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U8' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U484'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U8' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U512'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U8' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U540'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U9' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U37'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U9' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U65'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U9' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U93'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U9' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U121'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U9' (myproject_axi_mux_325_2_1_1) to 'inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/myproject_axi_mux_325_2_1_1_U149'
INFO: [Common 17-14] Message 'Synth 8-223' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 5952 (col length:93)
BRAMs: 2688 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
RAM ("inst/inst_krnl_rtl_inti_2_0/inst_wr_xpm_fifo_sync/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/inst_krnl_rtl_inti_2_0/\inst_rd_xpm_fifo_sync[0] /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/inst_krnl_rtl_inti_2_0/\inst_rd_xpm_fifo_sync[0] /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 33 for RAM "inst/inst_krnl_rtl_inti_2_0/\inst_rd_xpm_fifo_sync[0] /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_reg_102463_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_reg_102463_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_reg_102463_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_reg_102463_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln703_reg_102463_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myproject_entry209_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\myproject_entry209_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-4471] merging register 'myproject_axi_mul_mul_12s_12s_20_3_1_U1424/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/b_reg_reg[11:0]' into 'myproject_axi_mul_mul_12s_12s_20_3_1_U1423/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/b_reg_reg[11:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/myproject_axi_mul_mul_12s_12s_20_3_1.v:20]
INFO: [Synth 8-4471] merging register 'myproject_axi_mul_mul_12s_12s_20_3_1_U1425/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/b_reg_reg[11:0]' into 'myproject_axi_mul_mul_12s_12s_20_3_1_U1423/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/b_reg_reg[11:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/myproject_axi_mul_mul_12s_12s_20_3_1.v:20]
INFO: [Synth 8-4471] merging register 'myproject_axi_mul_mul_12s_12s_20_3_1_U1426/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/b_reg_reg[11:0]' into 'myproject_axi_mul_mul_12s_12s_20_3_1_U1423/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/b_reg_reg[11:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/myproject_axi_mul_mul_12s_12s_20_3_1.v:20]
INFO: [Synth 8-4471] merging register 'myproject_axi_mul_mul_12s_12s_20_3_1_U1427/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/b_reg_reg[11:0]' into 'myproject_axi_mul_mul_12s_12s_20_3_1_U1423/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/b_reg_reg[11:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/myproject_axi_mul_mul_12s_12s_20_3_1.v:20]
INFO: [Synth 8-4471] merging register 'myproject_axi_mul_mul_12s_12s_20_3_1_U1428/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/b_reg_reg[11:0]' into 'myproject_axi_mul_mul_12s_12s_20_3_1_U1423/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/b_reg_reg[11:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/myproject_axi_mul_mul_12s_12s_20_3_1.v:20]
INFO: [Synth 8-4471] merging register 'myproject_axi_mul_mul_12s_12s_20_3_1_U1429/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/b_reg_reg[11:0]' into 'myproject_axi_mul_mul_12s_12s_20_3_1_U1423/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/b_reg_reg[11:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/myproject_axi_mul_mul_12s_12s_20_3_1.v:20]
INFO: [Synth 8-4471] merging register 'myproject_axi_mul_mul_12s_12s_20_3_1_U1430/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/b_reg_reg[11:0]' into 'myproject_axi_mul_mul_12s_12s_20_3_1_U1423/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/b_reg_reg[11:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/myproject_axi_mul_mul_12s_12s_20_3_1.v:20]
INFO: [Synth 8-4471] merging register 'myproject_axi_mul_mul_12s_12s_20_3_1_U1431/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/b_reg_reg[11:0]' into 'myproject_axi_mul_mul_12s_12s_20_3_1_U1423/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/b_reg_reg[11:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/myproject_axi_mul_mul_12s_12s_20_3_1.v:20]
INFO: [Synth 8-4471] merging register 'myproject_axi_mul_mul_12s_12s_20_3_1_U1432/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/b_reg_reg[11:0]' into 'myproject_axi_mul_mul_12s_12s_20_3_1_U1423/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/b_reg_reg[11:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/myproject_axi_mul_mul_12s_12s_20_3_1.v:20]
DSP Report: Generating DSP myproject_axi_mul_mul_12s_12s_20_3_1_U1423/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register inv_exp_sum_V_reg_2047_reg is absorbed into DSP myproject_axi_mul_mul_12s_12s_20_3_1_U1423/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg.
DSP Report: register myproject_axi_mul_mul_12s_12s_20_3_1_U1423/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP myproject_axi_mul_mul_12s_12s_20_3_1_U1423/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg.
DSP Report: register exp_res_0_V_reg_1947_pp0_iter9_reg_reg is absorbed into DSP myproject_axi_mul_mul_12s_12s_20_3_1_U1423/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg.
DSP Report: register myproject_axi_mul_mul_12s_12s_20_3_1_U1423/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP myproject_axi_mul_mul_12s_12s_20_3_1_U1423/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg.
DSP Report: register myproject_axi_mul_mul_12s_12s_20_3_1_U1423/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP myproject_axi_mul_mul_12s_12s_20_3_1_U1423/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg.
DSP Report: operator myproject_axi_mul_mul_12s_12s_20_3_1_U1423/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg0 is absorbed into DSP myproject_axi_mul_mul_12s_12s_20_3_1_U1423/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP myproject_axi_mul_mul_12s_12s_20_3_1_U1424/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*BCIN2)'.
DSP Report: register exp_res_1_V_reg_1953_pp0_iter9_reg_reg is absorbed into DSP myproject_axi_mul_mul_12s_12s_20_3_1_U1424/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg.
DSP Report: register myproject_axi_mul_mul_12s_12s_20_3_1_U1424/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP myproject_axi_mul_mul_12s_12s_20_3_1_U1424/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg.
DSP Report: register myproject_axi_mul_mul_12s_12s_20_3_1_U1423/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP myproject_axi_mul_mul_12s_12s_20_3_1_U1424/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg.
DSP Report: register myproject_axi_mul_mul_12s_12s_20_3_1_U1424/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP myproject_axi_mul_mul_12s_12s_20_3_1_U1424/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg.
DSP Report: operator myproject_axi_mul_mul_12s_12s_20_3_1_U1424/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg0 is absorbed into DSP myproject_axi_mul_mul_12s_12s_20_3_1_U1424/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP myproject_axi_mul_mul_12s_12s_20_3_1_U1425/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register exp_res_2_V_reg_1959_pp0_iter9_reg_reg is absorbed into DSP myproject_axi_mul_mul_12s_12s_20_3_1_U1425/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg.
DSP Report: register myproject_axi_mul_mul_12s_12s_20_3_1_U1425/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP myproject_axi_mul_mul_12s_12s_20_3_1_U1425/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg.
DSP Report: register inv_exp_sum_V_reg_2047_reg is absorbed into DSP myproject_axi_mul_mul_12s_12s_20_3_1_U1425/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg.
DSP Report: register myproject_axi_mul_mul_12s_12s_20_3_1_U1423/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP myproject_axi_mul_mul_12s_12s_20_3_1_U1425/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg.
DSP Report: register myproject_axi_mul_mul_12s_12s_20_3_1_U1425/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP myproject_axi_mul_mul_12s_12s_20_3_1_U1425/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg.
DSP Report: operator myproject_axi_mul_mul_12s_12s_20_3_1_U1425/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg0 is absorbed into DSP myproject_axi_mul_mul_12s_12s_20_3_1_U1425/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP myproject_axi_mul_mul_12s_12s_20_3_1_U1426/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register exp_res_3_V_reg_1965_pp0_iter9_reg_reg is absorbed into DSP myproject_axi_mul_mul_12s_12s_20_3_1_U1426/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg.
DSP Report: register myproject_axi_mul_mul_12s_12s_20_3_1_U1426/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP myproject_axi_mul_mul_12s_12s_20_3_1_U1426/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg.
DSP Report: register inv_exp_sum_V_reg_2047_reg is absorbed into DSP myproject_axi_mul_mul_12s_12s_20_3_1_U1426/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg.
DSP Report: register myproject_axi_mul_mul_12s_12s_20_3_1_U1423/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP myproject_axi_mul_mul_12s_12s_20_3_1_U1426/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg.
DSP Report: register myproject_axi_mul_mul_12s_12s_20_3_1_U1426/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP myproject_axi_mul_mul_12s_12s_20_3_1_U1426/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg.
DSP Report: operator myproject_axi_mul_mul_12s_12s_20_3_1_U1426/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg0 is absorbed into DSP myproject_axi_mul_mul_12s_12s_20_3_1_U1426/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP myproject_axi_mul_mul_12s_12s_20_3_1_U1427/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register exp_res_4_V_reg_2002_pp0_iter9_reg_reg is absorbed into DSP myproject_axi_mul_mul_12s_12s_20_3_1_U1427/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg.
DSP Report: register myproject_axi_mul_mul_12s_12s_20_3_1_U1427/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP myproject_axi_mul_mul_12s_12s_20_3_1_U1427/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg.
DSP Report: register inv_exp_sum_V_reg_2047_reg is absorbed into DSP myproject_axi_mul_mul_12s_12s_20_3_1_U1427/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg.
DSP Report: register myproject_axi_mul_mul_12s_12s_20_3_1_U1423/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP myproject_axi_mul_mul_12s_12s_20_3_1_U1427/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg.
DSP Report: register myproject_axi_mul_mul_12s_12s_20_3_1_U1427/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP myproject_axi_mul_mul_12s_12s_20_3_1_U1427/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg.
DSP Report: operator myproject_axi_mul_mul_12s_12s_20_3_1_U1427/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg0 is absorbed into DSP myproject_axi_mul_mul_12s_12s_20_3_1_U1427/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP myproject_axi_mul_mul_12s_12s_20_3_1_U1428/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register exp_res_5_V_reg_2008_pp0_iter9_reg_reg is absorbed into DSP myproject_axi_mul_mul_12s_12s_20_3_1_U1428/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg.
DSP Report: register myproject_axi_mul_mul_12s_12s_20_3_1_U1428/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP myproject_axi_mul_mul_12s_12s_20_3_1_U1428/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg.
DSP Report: register inv_exp_sum_V_reg_2047_reg is absorbed into DSP myproject_axi_mul_mul_12s_12s_20_3_1_U1428/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg.
DSP Report: register myproject_axi_mul_mul_12s_12s_20_3_1_U1423/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP myproject_axi_mul_mul_12s_12s_20_3_1_U1428/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg.
DSP Report: register myproject_axi_mul_mul_12s_12s_20_3_1_U1428/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP myproject_axi_mul_mul_12s_12s_20_3_1_U1428/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg.
DSP Report: operator myproject_axi_mul_mul_12s_12s_20_3_1_U1428/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg0 is absorbed into DSP myproject_axi_mul_mul_12s_12s_20_3_1_U1428/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP myproject_axi_mul_mul_12s_12s_20_3_1_U1429/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register exp_res_6_V_reg_2014_pp0_iter9_reg_reg is absorbed into DSP myproject_axi_mul_mul_12s_12s_20_3_1_U1429/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg.
DSP Report: register myproject_axi_mul_mul_12s_12s_20_3_1_U1429/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP myproject_axi_mul_mul_12s_12s_20_3_1_U1429/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg.
DSP Report: register inv_exp_sum_V_reg_2047_reg is absorbed into DSP myproject_axi_mul_mul_12s_12s_20_3_1_U1429/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg.
DSP Report: register myproject_axi_mul_mul_12s_12s_20_3_1_U1423/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP myproject_axi_mul_mul_12s_12s_20_3_1_U1429/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg.
DSP Report: register myproject_axi_mul_mul_12s_12s_20_3_1_U1429/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP myproject_axi_mul_mul_12s_12s_20_3_1_U1429/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg.
DSP Report: operator myproject_axi_mul_mul_12s_12s_20_3_1_U1429/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg0 is absorbed into DSP myproject_axi_mul_mul_12s_12s_20_3_1_U1429/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP myproject_axi_mul_mul_12s_12s_20_3_1_U1430/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register exp_res_7_V_reg_1986_pp0_iter9_reg_reg is absorbed into DSP myproject_axi_mul_mul_12s_12s_20_3_1_U1430/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg.
DSP Report: register myproject_axi_mul_mul_12s_12s_20_3_1_U1430/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP myproject_axi_mul_mul_12s_12s_20_3_1_U1430/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg.
DSP Report: register inv_exp_sum_V_reg_2047_reg is absorbed into DSP myproject_axi_mul_mul_12s_12s_20_3_1_U1430/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg.
DSP Report: register myproject_axi_mul_mul_12s_12s_20_3_1_U1423/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP myproject_axi_mul_mul_12s_12s_20_3_1_U1430/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg.
DSP Report: register myproject_axi_mul_mul_12s_12s_20_3_1_U1430/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP myproject_axi_mul_mul_12s_12s_20_3_1_U1430/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg.
DSP Report: operator myproject_axi_mul_mul_12s_12s_20_3_1_U1430/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg0 is absorbed into DSP myproject_axi_mul_mul_12s_12s_20_3_1_U1430/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP myproject_axi_mul_mul_12s_12s_20_3_1_U1431/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register exp_res_8_V_reg_2020_pp0_iter9_reg_reg is absorbed into DSP myproject_axi_mul_mul_12s_12s_20_3_1_U1431/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg.
DSP Report: register myproject_axi_mul_mul_12s_12s_20_3_1_U1431/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP myproject_axi_mul_mul_12s_12s_20_3_1_U1431/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg.
DSP Report: register inv_exp_sum_V_reg_2047_reg is absorbed into DSP myproject_axi_mul_mul_12s_12s_20_3_1_U1431/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg.
DSP Report: register myproject_axi_mul_mul_12s_12s_20_3_1_U1423/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP myproject_axi_mul_mul_12s_12s_20_3_1_U1431/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg.
DSP Report: register myproject_axi_mul_mul_12s_12s_20_3_1_U1431/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP myproject_axi_mul_mul_12s_12s_20_3_1_U1431/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg.
DSP Report: operator myproject_axi_mul_mul_12s_12s_20_3_1_U1431/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg0 is absorbed into DSP myproject_axi_mul_mul_12s_12s_20_3_1_U1431/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP myproject_axi_mul_mul_12s_12s_20_3_1_U1432/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register exp_res_9_V_reg_2026_pp0_iter9_reg_reg is absorbed into DSP myproject_axi_mul_mul_12s_12s_20_3_1_U1432/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg.
DSP Report: register myproject_axi_mul_mul_12s_12s_20_3_1_U1432/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP myproject_axi_mul_mul_12s_12s_20_3_1_U1432/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg.
DSP Report: register inv_exp_sum_V_reg_2047_reg is absorbed into DSP myproject_axi_mul_mul_12s_12s_20_3_1_U1432/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg.
DSP Report: register myproject_axi_mul_mul_12s_12s_20_3_1_U1423/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP myproject_axi_mul_mul_12s_12s_20_3_1_U1432/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg.
DSP Report: register myproject_axi_mul_mul_12s_12s_20_3_1_U1432/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP myproject_axi_mul_mul_12s_12s_20_3_1_U1432/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg.
DSP Report: operator myproject_axi_mul_mul_12s_12s_20_3_1_U1432/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg0 is absorbed into DSP myproject_axi_mul_mul_12s_12s_20_3_1_U1432/myproject_axi_mul_mul_12s_12s_20_3_1_DSP48_0_U/p_reg_reg.
INFO: [Synth 8-3886] merging instance 'linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config4_U0/ap_return_0_preg_reg[0]' (FD) to 'linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config4_U0/ap_return_0_preg_reg[1]'
INFO: [Synth 8-3886] merging instance 'linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config4_U0/ap_return_0_preg_reg[1]' (FD) to 'linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config4_U0/ap_return_0_preg_reg[2]'
INFO: [Synth 8-3886] merging instance 'linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config4_U0/ap_return_0_preg_reg[2]' (FD) to 'linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config4_U0/ap_return_0_preg_reg[3]'
INFO: [Synth 8-3886] merging instance 'linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config4_U0/ap_return_0_preg_reg[3]' (FD) to 'linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config4_U0/ap_return_0_preg_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config4_U0/\ap_return_0_preg_reg[4] )
INFO: [Synth 8-3886] merging instance 'dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_U0/w6_V_U/dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_s_w6_V_rom_U/q0_reg[29]' (FDE) to 'dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_U0/w6_V_U/dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_s_w6_V_rom_U/q0_reg[30]'
INFO: [Synth 8-3886] merging instance 'dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_U0/w6_V_U/dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_s_w6_V_rom_U/q0_reg[25]' (FDE) to 'dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_U0/w6_V_U/dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_s_w6_V_rom_U/q0_reg[26]'
INFO: [Synth 8-3886] merging instance 'dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_U0/w6_V_U/dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_s_w6_V_rom_U/q0_reg[12]' (FDE) to 'dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_U0/w6_V_U/dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_s_w6_V_rom_U/q0_reg[14]'
INFO: [Synth 8-3886] merging instance 'dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_U0/w6_V_U/dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_s_w6_V_rom_U/q0_reg[8]' (FDE) to 'dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_U0/w6_V_U/dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_s_w6_V_rom_U/q0_reg[9]'
INFO: [Synth 8-3886] merging instance 'dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_U0/w6_V_U/dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_s_w6_V_rom_U/q0_reg[10]' (FDE) to 'dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_U0/w6_V_U/dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_s_w6_V_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_U0/w6_V_U/dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_s_w6_V_rom_U/q0_reg[5]' (FDE) to 'dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_U0/w6_V_U/dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_s_w6_V_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_U0/tmp_4_reg_1716_reg[1]' (FDE) to 'dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_U0/tmp_4_reg_1716_reg[2]'
INFO: [Synth 8-3886] merging instance 'dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_U0/tmp_2_reg_1711_reg[1]' (FDE) to 'dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_U0/tmp_2_reg_1711_reg[2]'
INFO: [Synth 8-3886] merging instance 'dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_U0/tmp_7_reg_1696_reg[0]' (FDE) to 'dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_U0/tmp_7_reg_1696_reg[2]'
INFO: [Synth 8-3886] merging instance 'dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_U0/tmp_5_reg_1691_reg[0]' (FDE) to 'dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_U0/tmp_5_reg_1691_reg[1]'
INFO: [Synth 8-3886] merging instance 'dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_U0/tmp_5_reg_1691_reg[2]' (FDE) to 'dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_U0/tmp_3_reg_1686_reg[0]'
INFO: [Synth 8-3886] merging instance 'dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_U0/tmp_3_reg_1686_reg[1]' (FDE) to 'dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_U0/tmp_3_reg_1686_reg[2]'
INFO: [Synth 8-3886] merging instance 'linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_U0/ap_return_8_preg_reg[13]' (FDRE) to 'linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_U0/ap_return_8_preg_reg[14]'
INFO: [Synth 8-3886] merging instance 'linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_U0/ap_return_9_preg_reg[13]' (FDRE) to 'linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_U0/ap_return_9_preg_reg[15]'
INFO: [Synth 8-3886] merging instance 'linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_U0/ap_return_8_preg_reg[14]' (FDRE) to 'linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_U0/ap_return_8_preg_reg[15]'
INFO: [Synth 8-3886] merging instance 'linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_U0/ap_return_9_preg_reg[14]' (FDRE) to 'linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_U0/ap_return_9_preg_reg[15]'
INFO: [Synth 8-3886] merging instance 'linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_U0/ap_return_6_preg_reg[13]' (FDRE) to 'linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_U0/ap_return_6_preg_reg[14]'
INFO: [Synth 8-3886] merging instance 'linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_U0/ap_return_7_preg_reg[13]' (FDRE) to 'linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_U0/ap_return_7_preg_reg[15]'
INFO: [Synth 8-3886] merging instance 'linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_U0/ap_return_6_preg_reg[14]' (FDRE) to 'linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_U0/ap_return_6_preg_reg[15]'
INFO: [Synth 8-3886] merging instance 'linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_U0/ap_return_7_preg_reg[14]' (FDRE) to 'linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_U0/ap_return_7_preg_reg[15]'
INFO: [Synth 8-3886] merging instance 'linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_U0/ap_return_4_preg_reg[13]' (FDRE) to 'linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_U0/ap_return_4_preg_reg[14]'
INFO: [Synth 8-3886] merging instance 'linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_U0/ap_return_5_preg_reg[13]' (FDRE) to 'linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_U0/ap_return_5_preg_reg[15]'
INFO: [Synth 8-3886] merging instance 'linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_U0/ap_return_4_preg_reg[14]' (FDRE) to 'linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_U0/ap_return_4_preg_reg[15]'
INFO: [Synth 8-3886] merging instance 'linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_U0/ap_return_5_preg_reg[14]' (FDRE) to 'linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_U0/ap_return_5_preg_reg[15]'
INFO: [Synth 8-3886] merging instance 'linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_U0/ap_return_2_preg_reg[13]' (FDRE) to 'linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_U0/ap_return_2_preg_reg[14]'
INFO: [Synth 8-3886] merging instance 'linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_U0/ap_return_3_preg_reg[13]' (FDRE) to 'linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_U0/ap_return_3_preg_reg[15]'
INFO: [Synth 8-3886] merging instance 'linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_U0/ap_return_2_preg_reg[14]' (FDRE) to 'linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_U0/ap_return_2_preg_reg[15]'
INFO: [Synth 8-3886] merging instance 'linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_U0/ap_return_3_preg_reg[14]' (FDRE) to 'linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_U0/ap_return_3_preg_reg[15]'
INFO: [Synth 8-3886] merging instance 'linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_U0/ap_return_0_preg_reg[0]' (FD) to 'linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_U0/ap_return_0_preg_reg[1]'
INFO: [Synth 8-3886] merging instance 'linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_U0/ap_return_0_preg_reg[1]' (FD) to 'linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_U0/ap_return_0_preg_reg[2]'
INFO: [Synth 8-3886] merging instance 'linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_U0/ap_return_0_preg_reg[2]' (FD) to 'linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_U0/ap_return_0_preg_reg[3]'
INFO: [Synth 8-3886] merging instance 'linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_U0/ap_return_0_preg_reg[3]' (FD) to 'linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_U0/ap_return_0_preg_reg[4]'
INFO: [Synth 8-3886] merging instance 'linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_U0/ap_return_0_preg_reg[4]' (FD) to 'linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_U0/ap_return_0_preg_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_U0/\ap_return_0_preg_reg[5] )
INFO: [Synth 8-3886] merging instance 'linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_U0/ap_return_0_preg_reg[13]' (FDRE) to 'linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_U0/ap_return_0_preg_reg[14]'
INFO: [Synth 8-3886] merging instance 'linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_U0/ap_return_1_preg_reg[13]' (FDRE) to 'linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_U0/ap_return_1_preg_reg[15]'
INFO: [Synth 8-3886] merging instance 'linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_U0/ap_return_0_preg_reg[14]' (FDRE) to 'linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_U0/ap_return_0_preg_reg[15]'
INFO: [Synth 8-3886] merging instance 'linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_U0/ap_return_1_preg_reg[14]' (FDRE) to 'linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_U0/ap_return_1_preg_reg[15]'
INFO: [Synth 8-3886] merging instance 'softmax_stable_ap_fixed_ap_fixed_softmax_config8_U0/tmp_6_reg_1860_reg[9]' (FDE) to 'softmax_stable_ap_fixed_ap_fixed_softmax_config8_U0/tmp_26_reg_1791_reg[0]'
INFO: [Synth 8-3886] merging instance 'softmax_stable_ap_fixed_ap_fixed_softmax_config8_U0/tmp_8_reg_1866_reg[9]' (FDE) to 'softmax_stable_ap_fixed_ap_fixed_softmax_config8_U0/tmp_28_reg_1805_reg[0]'
INFO: [Synth 8-3886] merging instance 'softmax_stable_ap_fixed_ap_fixed_softmax_config8_U0/tmp_4_reg_1854_reg[9]' (FDE) to 'softmax_stable_ap_fixed_ap_fixed_softmax_config8_U0/tmp_24_reg_1777_reg[0]'
INFO: [Synth 8-3886] merging instance 'softmax_stable_ap_fixed_ap_fixed_softmax_config8_U0/tmp_5_reg_1824_reg[9]' (FDE) to 'softmax_stable_ap_fixed_ap_fixed_softmax_config8_U0/tmp_14_reg_1707_reg[0]'
INFO: [Synth 8-3886] merging instance 'softmax_stable_ap_fixed_ap_fixed_softmax_config8_U0/tmp_3_reg_1818_reg[9]' (FDE) to 'softmax_stable_ap_fixed_ap_fixed_softmax_config8_U0/tmp_12_reg_1693_reg[0]'
INFO: [Synth 8-3886] merging instance 'softmax_stable_ap_fixed_ap_fixed_softmax_config8_U0/tmp_7_reg_1830_reg[9]' (FDE) to 'softmax_stable_ap_fixed_ap_fixed_softmax_config8_U0/tmp_16_reg_1721_reg[0]'
INFO: [Synth 8-3886] merging instance 'softmax_stable_ap_fixed_ap_fixed_softmax_config8_U0/tmp_1_reg_1812_reg[9]' (FDE) to 'softmax_stable_ap_fixed_ap_fixed_softmax_config8_U0/tmp_10_reg_1679_reg[0]'
INFO: [Synth 8-3886] merging instance 'softmax_stable_ap_fixed_ap_fixed_softmax_config8_U0/tmp_s_reg_1842_reg[9]' (FDE) to 'softmax_stable_ap_fixed_ap_fixed_softmax_config8_U0/tmp_20_reg_1749_reg[0]'
INFO: [Synth 8-3886] merging instance 'softmax_stable_ap_fixed_ap_fixed_softmax_config8_U0/tmp_9_reg_1836_reg[9]' (FDE) to 'softmax_stable_ap_fixed_ap_fixed_softmax_config8_U0/tmp_18_reg_1735_reg[0]'
INFO: [Synth 8-3886] merging instance 'softmax_stable_ap_fixed_ap_fixed_softmax_config8_U0/tmp_2_reg_1848_reg[9]' (FDE) to 'softmax_stable_ap_fixed_ap_fixed_softmax_config8_U0/tmp_22_reg_1763_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config4_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (relu_ap_fixed_ap_ufixed_3_1_0_0_0_relu_config5_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (softmax_stable_ap_fixed_ap_fixed_softmax_config8_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3886] merging instance 'layer4_out_19_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[0][0]' (FDE) to 'layer4_out_19_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'layer4_out_19_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[1][1]' (FDE) to 'layer4_out_19_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'layer4_out_19_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[0][1]' (FDE) to 'layer4_out_19_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'layer4_out_19_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[1][2]' (FDE) to 'layer4_out_19_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'layer4_out_19_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[0][2]' (FDE) to 'layer4_out_19_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'layer4_out_19_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[1][3]' (FDE) to 'layer4_out_19_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'layer4_out_19_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[0][3]' (FDE) to 'layer4_out_19_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'layer4_out_19_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[1][4]' (FDE) to 'layer4_out_19_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer4_out_19_V_U/\U_fifo_w14_d2_A_ram/SRL_SIG_reg[0][4] )
INFO: [Synth 8-3886] merging instance 'layer4_out_18_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[0][0]' (FDE) to 'layer4_out_18_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'layer4_out_18_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[1][1]' (FDE) to 'layer4_out_18_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'layer4_out_18_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[0][1]' (FDE) to 'layer4_out_18_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'layer4_out_18_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[1][2]' (FDE) to 'layer4_out_18_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'layer4_out_18_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[0][2]' (FDE) to 'layer4_out_18_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'layer4_out_18_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[1][3]' (FDE) to 'layer4_out_18_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'layer4_out_18_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[0][3]' (FDE) to 'layer4_out_18_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'layer4_out_18_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[1][4]' (FDE) to 'layer4_out_18_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer4_out_18_V_U/\U_fifo_w14_d2_A_ram/SRL_SIG_reg[0][4] )
INFO: [Synth 8-3886] merging instance 'layer4_out_17_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[0][0]' (FDE) to 'layer4_out_17_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'layer4_out_17_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[1][1]' (FDE) to 'layer4_out_17_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'layer4_out_17_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[0][1]' (FDE) to 'layer4_out_17_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'layer4_out_17_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[1][2]' (FDE) to 'layer4_out_17_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'layer4_out_17_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[0][2]' (FDE) to 'layer4_out_17_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'layer4_out_17_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[1][3]' (FDE) to 'layer4_out_17_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'layer4_out_17_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[0][3]' (FDE) to 'layer4_out_17_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'layer4_out_17_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[1][4]' (FDE) to 'layer4_out_17_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer4_out_17_V_U/\U_fifo_w14_d2_A_ram/SRL_SIG_reg[0][4] )
INFO: [Synth 8-3886] merging instance 'layer4_out_16_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[0][0]' (FDE) to 'layer4_out_16_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'layer4_out_16_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[1][1]' (FDE) to 'layer4_out_16_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'layer4_out_16_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[0][1]' (FDE) to 'layer4_out_16_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'layer4_out_16_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[1][2]' (FDE) to 'layer4_out_16_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'layer4_out_16_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[0][2]' (FDE) to 'layer4_out_16_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'layer4_out_16_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[1][3]' (FDE) to 'layer4_out_16_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'layer4_out_16_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[0][3]' (FDE) to 'layer4_out_16_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'layer4_out_16_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[1][4]' (FDE) to 'layer4_out_16_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer4_out_16_V_U/\U_fifo_w14_d2_A_ram/SRL_SIG_reg[0][4] )
INFO: [Synth 8-3886] merging instance 'layer4_out_15_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[0][0]' (FDE) to 'layer4_out_15_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'layer4_out_15_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[1][1]' (FDE) to 'layer4_out_15_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'layer4_out_15_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[0][1]' (FDE) to 'layer4_out_15_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'layer4_out_15_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[1][2]' (FDE) to 'layer4_out_15_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'layer4_out_15_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[0][2]' (FDE) to 'layer4_out_15_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'layer4_out_15_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[1][3]' (FDE) to 'layer4_out_15_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'layer4_out_15_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[0][3]' (FDE) to 'layer4_out_15_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'layer4_out_15_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[1][4]' (FDE) to 'layer4_out_15_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer4_out_15_V_U/\U_fifo_w14_d2_A_ram/SRL_SIG_reg[0][4] )
INFO: [Synth 8-3886] merging instance 'layer4_out_14_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[0][0]' (FDE) to 'layer4_out_14_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'layer4_out_14_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[1][1]' (FDE) to 'layer4_out_14_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'layer4_out_14_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[0][1]' (FDE) to 'layer4_out_14_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'layer4_out_14_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[1][2]' (FDE) to 'layer4_out_14_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'layer4_out_14_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[0][2]' (FDE) to 'layer4_out_14_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'layer4_out_14_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[1][3]' (FDE) to 'layer4_out_14_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'layer4_out_14_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[0][3]' (FDE) to 'layer4_out_14_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'layer4_out_14_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[1][4]' (FDE) to 'layer4_out_14_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer4_out_14_V_U/\U_fifo_w14_d2_A_ram/SRL_SIG_reg[0][4] )
INFO: [Synth 8-3886] merging instance 'layer4_out_13_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[0][0]' (FDE) to 'layer4_out_13_V_U/U_fifo_w14_d2_A_ram/SRL_SIG_reg[0][1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer4_out_13_V_U/\U_fifo_w14_d2_A_ram/SRL_SIG_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer4_out_12_V_U/\U_fifo_w14_d2_A_ram/SRL_SIG_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer4_out_11_V_U/\U_fifo_w14_d2_A_ram/SRL_SIG_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer4_out_10_V_U/\U_fifo_w14_d2_A_ram/SRL_SIG_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer4_out_9_V_U/\U_fifo_w14_d2_A_ram/SRL_SIG_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer4_out_8_V_U/\U_fifo_w14_d2_A_ram/SRL_SIG_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer4_out_7_V_U/\U_fifo_w14_d2_A_ram/SRL_SIG_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer4_out_6_V_U/\U_fifo_w14_d2_A_ram/SRL_SIG_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer4_out_5_V_U/\U_fifo_w14_d2_A_ram/SRL_SIG_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer4_out_4_V_U/\U_fifo_w14_d2_A_ram/SRL_SIG_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer4_out_3_V_U/\U_fifo_w14_d2_A_ram/SRL_SIG_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer4_out_2_V_U/\U_fifo_w14_d2_A_ram/SRL_SIG_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer4_out_1_V_U/\U_fifo_w14_d2_A_ram/SRL_SIG_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer4_out_0_V_U/\U_fifo_w14_d2_A_ram/SRL_SIG_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_8_V_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_9_V_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_6_V_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_7_V_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_4_V_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_5_V_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_2_V_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_3_V_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_0_V_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_1_V_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer4_out_19_V_U/\U_fifo_w14_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer4_out_18_V_U/\U_fifo_w14_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer4_out_17_V_U/\U_fifo_w14_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer4_out_16_V_U/\U_fifo_w14_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer4_out_15_V_U/\U_fifo_w14_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer4_out_14_V_U/\U_fifo_w14_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer4_out_13_V_U/\U_fifo_w14_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer4_out_12_V_U/\U_fifo_w14_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer4_out_11_V_U/\U_fifo_w14_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer4_out_10_V_U/\U_fifo_w14_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer4_out_9_V_U/\U_fifo_w14_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer4_out_8_V_U/\U_fifo_w14_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer4_out_7_V_U/\U_fifo_w14_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer4_out_6_V_U/\U_fifo_w14_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer4_out_5_V_U/\U_fifo_w14_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer4_out_4_V_U/\U_fifo_w14_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer4_out_3_V_U/\U_fifo_w14_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer4_out_2_V_U/\U_fifo_w14_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer4_out_1_V_U/\U_fifo_w14_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer4_out_0_V_U/\U_fifo_w14_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_8_V_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_9_V_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_6_V_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_7_V_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_4_V_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_5_V_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_2_V_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_3_V_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_0_V_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_1_V_U/\U_fifo_w16_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (softmax_stable_ap_fixed_ap_fixed_softmax_config8_U0/\select_ln86_3_reg_1645_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (softmax_stable_ap_fixed_ap_fixed_softmax_config8_U0/\select_ln86_7_reg_1666_reg[5] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:05:37 ; elapsed = 00:06:00 . Memory (MB): peak = 4186.195 ; gain = 1229.938 ; free physical = 4969 ; free virtual = 7778
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:06:05 ; elapsed = 00:06:42 . Memory (MB): peak = 4186.195 ; gain = 1229.938 ; free physical = 4408 ; free virtual = 7319
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:08:33 ; elapsed = 00:09:12 . Memory (MB): peak = 4616.602 ; gain = 1660.344 ; free physical = 4124 ; free virtual = 7044
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_29 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_30 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_31 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_32 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_33 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_34 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_35 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_36 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_37 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_38 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_39 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_40 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_41 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_42 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_43 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_44 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_45 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_46 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_47 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_48 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_49 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_50 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_51 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_52 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_53 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_54 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_55 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_56 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_57 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_58 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_59 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_60 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_61 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_62 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_63 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_64 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_65 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_66 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_67 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_68 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_69 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_70 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_71 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_72 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_73 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_74 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_75 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_76 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_77 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_78 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_79 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_80 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_81 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_82 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_83 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_84 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_85 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_86 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_87 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\inst_krnl_rtl_int/hls4ml_IP /grp_myproject_fu_285i_2/\inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/add_ln703_169_reg_102913_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\inst_krnl_rtl_int/hls4ml_IP /grp_myproject_fu_285i_3/\inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/add_ln703_500_reg_103863_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\inst_krnl_rtl_int/hls4ml_IP /grp_myproject_fu_285i_3/\inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/add_ln703_490_reg_103838_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\inst_krnl_rtl_int/hls4ml_IP /grp_myproject_fu_285i_3/\inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/mul_ln1118_492_reg_103808_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\inst_krnl_rtl_int/hls4ml_IP /grp_myproject_fu_285i_3/\inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/add_ln703_484_reg_103823_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\inst_krnl_rtl_int/hls4ml_IP /grp_myproject_fu_285i_3/\inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/add_ln703_234_reg_103108_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\inst_krnl_rtl_int/hls4ml_IP /grp_myproject_fu_285i_3/\inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/add_ln703_154_reg_102878_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\inst_krnl_rtl_int/hls4ml_IP /grp_myproject_fu_285i_3/\inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/mul_ln1118_156_reg_102848_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\inst_krnl_rtl_int/hls4ml_IP /grp_myproject_fu_285i_3/\inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/add_ln703_107_reg_102738_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\inst_krnl_rtl_int/hls4ml_IP /grp_myproject_fu_285i_3/\inst/grp_myproject_fu_285/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_U0/add_ln703_23_reg_102498_reg[9] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:09:35 ; elapsed = 00:10:55 . Memory (MB): peak = 4644.543 ; gain = 1688.285 ; free physical = 3639 ; free virtual = 6590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/layer0_V_c_U/mem_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:09:51 ; elapsed = 00:11:11 . Memory (MB): peak = 4702.316 ; gain = 1746.059 ; free physical = 3503 ; free virtual = 6572
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:09:51 ; elapsed = 00:11:12 . Memory (MB): peak = 4702.316 ; gain = 1746.059 ; free physical = 3502 ; free virtual = 6571
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:10:06 ; elapsed = 00:11:26 . Memory (MB): peak = 4702.316 ; gain = 1746.059 ; free physical = 3484 ; free virtual = 6553
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:10:06 ; elapsed = 00:11:26 . Memory (MB): peak = 4702.316 ; gain = 1746.059 ; free physical = 3484 ; free virtual = 6553
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:10:10 ; elapsed = 00:11:31 . Memory (MB): peak = 4702.316 ; gain = 1746.059 ; free physical = 3485 ; free virtual = 6554
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:10:11 ; elapsed = 00:11:31 . Memory (MB): peak = 4702.316 ; gain = 1746.059 ; free physical = 3484 ; free virtual = 6553
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   662|
|2     |DSP_ALU         |    10|
|3     |DSP_A_B_DATA    |    10|
|6     |DSP_C_DATA      |    10|
|7     |DSP_MULTIPLIER  |    10|
|8     |DSP_M_DATA      |    10|
|9     |DSP_OUTPUT      |    10|
|10    |DSP_PREADD      |    10|
|11    |DSP_PREADD_DATA |    10|
|12    |LUT1            |  1916|
|13    |LUT2            |  5011|
|14    |LUT3            | 17040|
|15    |LUT4            |  8440|
|16    |LUT5            |  8958|
|17    |LUT6            | 11895|
|18    |MUXCY           |     4|
|19    |MUXF7           |   180|
|20    |RAMB18E2        |     8|
|24    |RAMB36E2        |    88|
|26    |SRL16E          |    62|
|27    |FDRE            | 52430|
|28    |FDSE            |  1945|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:10:11 ; elapsed = 00:11:31 . Memory (MB): peak = 4702.316 ; gain = 1746.059 ; free physical = 3484 ; free virtual = 6553
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:09:59 ; elapsed = 00:11:14 . Memory (MB): peak = 4706.227 ; gain = 1527.465 ; free physical = 6079 ; free virtual = 9148
Synthesis Optimization Complete : Time (s): cpu = 00:10:19 ; elapsed = 00:11:35 . Memory (MB): peak = 4706.227 ; gain = 1749.969 ; free physical = 6122 ; free virtual = 9149
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.71 . Memory (MB): peak = 4706.227 ; gain = 0.000 ; free physical = 6072 ; free virtual = 9099
INFO: [Netlist 29-17] Analyzing 856 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/softmax_stable_ap_fixed_ap_fixed_softmax_config8_U0/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/softmax_stable_ap_fixed_ap_fixed_softmax_config8_U0/q2_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/softmax_stable_ap_fixed_ap_fixed_softmax_config8_U0/q4_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/softmax_stable_ap_fixed_ap_fixed_softmax_config8_U0/q6_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/inst_krnl_rtl_int/hls4ml_IP/inst/grp_myproject_fu_285/softmax_stable_ap_fixed_ap_fixed_softmax_config8_U0/q8_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4706.227 ; gain = 0.000 ; free physical = 5998 ; free virtual = 9025
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  (CARRY4) => CARRY8: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 10 instances

INFO: [Common 17-83] Releasing license: Synthesis
611 Infos, 116 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:10:48 ; elapsed = 00:12:14 . Memory (MB): peak = 4706.227 ; gain = 2573.328 ; free physical = 6268 ; free virtual = 9295
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/ulp_krnl_rtl_1_0_synth_1/ulp_krnl_rtl_1_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 4706.227 ; gain = 0.000 ; free physical = 6258 ; free virtual = 9305
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ulp_krnl_rtl_1_0, cache-ID = 78a4f9eb01a06d1b
INFO: [Coretcl 2-1174] Renamed 1845 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/ulp_krnl_rtl_1_0_synth_1/ulp_krnl_rtl_1_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 4706.227 ; gain = 0.000 ; free physical = 6176 ; free virtual = 9302
INFO: [runtcl-4] Executing : report_utilization -file ulp_krnl_rtl_1_0_utilization_synth.rpt -pb ulp_krnl_rtl_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb 16 12:29:28 2022...
