Time resolution is 1 ps
@40000 === AXI4-Stream Processor Testbench Started ===
@40000
*** TEST: CH0 and CH1 sending packets ***
@50000
=== Starting packet transmission on CH0 (Size: 5) ===
>> GEN CH0: a2=a2 a1=a1 a0=a0 → DATA=a2a1a0
@50000
=== Starting packet transmission on CH1 (Size: 5) ===
>> GEN CH1: a2=a2 a1=a1 a0=a0 → DATA=a2a1a0
@65000 CH0 SENT BEAT 1/5: DATA=a2a1a0, LAST=0
>> GEN CH0: a2=a5 a1=a4 a0=a3 → DATA=a5a4a3
@65000 CH1 SENT BEAT 1/5: DATA=a2a1a0, LAST=0
>> GEN CH1: a2=a5 a1=a4 a0=a3 → DATA=a5a4a3
@85000 CH0 SENT BEAT 2/5: DATA=a5a4a3, LAST=0
>> GEN CH0: a2=a8 a1=a7 a0=a6 → DATA=a8a7a6
@85000 CH1 SENT BEAT 2/5: DATA=a5a4a3, LAST=0
>> GEN CH1: a2=a8 a1=a7 a0=a6 → DATA=a8a7a6
@105000 CH0 SENT BEAT 3/5: DATA=a8a7a6, LAST=0
>> GEN CH0: a2=ab a1=aa a0=a9 → DATA=abaaa9
@105000 CH1 SENT BEAT 3/5: DATA=a8a7a6, LAST=0
>> GEN CH1: a2=ab a1=aa a0=a9 → DATA=abaaa9
@125000 CH0 SENT BEAT 4/5: DATA=abaaa9, LAST=0
>> GEN CH0: a2=ae a1=ad a0=ac → DATA=aeadac
@125000 CH1 SENT BEAT 4/5: DATA=abaaa9, LAST=0
>> GEN CH1: a2=ae a1=ad a0=ac → DATA=aeadac
@145000 CH0 SENT BEAT 5/5: DATA=aeadac, LAST=1
@145000 === Completed packet transmission on CH0 ===

@145000 CH1 SENT BEAT 5/5: DATA=aeadac, LAST=1
@145000 === Completed packet transmission on CH1 ===

@215000
*** TEST: CH0 and CH1 sending packets ***
@225000
=== Starting packet transmission on CH0 (Size: 5) ===
>> GEN CH0: a2=b1 a1=b0 a0=af → DATA=b1b0af
@225000
=== Starting packet transmission on CH1 (Size: 5) ===
>> GEN CH1: a2=b1 a1=b0 a0=af → DATA=b1b0af
@235000 CH0 SENT BEAT 1/5: DATA=b1b0af, LAST=0
>> GEN CH0: a2=b4 a1=b3 a0=b2 → DATA=b4b3b2
@235000 CH1 SENT BEAT 1/5: DATA=b1b0af, LAST=0
>> GEN CH1: a2=b4 a1=b3 a0=b2 → DATA=b4b3b2
@255000 CH0 SENT BEAT 2/5: DATA=b4b3b2, LAST=0
>> GEN CH0: a2=b7 a1=b6 a0=b5 → DATA=b7b6b5
@255000 CH1 SENT BEAT 2/5: DATA=b4b3b2, LAST=0
>> GEN CH1: a2=b7 a1=b6 a0=b5 → DATA=b7b6b5
@275000 CH0 SENT BEAT 3/5: DATA=b7b6b5, LAST=0
>> GEN CH0: a2=ba a1=b9 a0=b8 → DATA=bab9b8
@275000 CH1 SENT BEAT 3/5: DATA=b7b6b5, LAST=0
>> GEN CH1: a2=ba a1=b9 a0=b8 → DATA=bab9b8
@295000 CH0 SENT BEAT 4/5: DATA=bab9b8, LAST=0
>> GEN CH0: a2=bd a1=bc a0=bb → DATA=bdbcbb
@295000 CH1 SENT BEAT 4/5: DATA=bab9b8, LAST=0
>> GEN CH1: a2=bd a1=bc a0=bb → DATA=bdbcbb
@315000 CH0 SENT BEAT 5/5: DATA=bdbcbb, LAST=1
@315000 === Completed packet transmission on CH0 ===

@315000 CH1 SENT BEAT 5/5: DATA=bdbcbb, LAST=1
@315000 === Completed packet transmission on CH1 ===

@385000
*** TEST: CH0 and CH1 sending packets ***
@395000
=== Starting packet transmission on CH0 (Size: 5) ===
>> GEN CH0: a2=c0 a1=bf a0=be → DATA=c0bfbe
@395000
=== Starting packet transmission on CH1 (Size: 5) ===
>> GEN CH1: a2=c0 a1=bf a0=be → DATA=c0bfbe
@405000 CH0 SENT BEAT 1/5: DATA=c0bfbe, LAST=0
>> GEN CH0: a2=c3 a1=c2 a0=c1 → DATA=c3c2c1
@405000 CH1 SENT BEAT 1/5: DATA=c0bfbe, LAST=0
>> GEN CH1: a2=c3 a1=c2 a0=c1 → DATA=c3c2c1
@425000 CH0 SENT BEAT 2/5: DATA=c3c2c1, LAST=0
>> GEN CH0: a2=c6 a1=c5 a0=c4 → DATA=c6c5c4
@425000 CH1 SENT BEAT 2/5: DATA=c3c2c1, LAST=0
>> GEN CH1: a2=c6 a1=c5 a0=c4 → DATA=c6c5c4
@445000 CH0 SENT BEAT 3/5: DATA=c6c5c4, LAST=0
>> GEN CH0: a2=c9 a1=c8 a0=c7 → DATA=c9c8c7
@445000 CH1 SENT BEAT 3/5: DATA=c6c5c4, LAST=0
>> GEN CH1: a2=c9 a1=c8 a0=c7 → DATA=c9c8c7
@465000 CH0 SENT BEAT 4/5: DATA=c9c8c7, LAST=0
>> GEN CH0: a2=cc a1=cb a0=ca → DATA=cccbca
@465000 CH1 SENT BEAT 4/5: DATA=c9c8c7, LAST=0
>> GEN CH1: a2=cc a1=cb a0=ca → DATA=cccbca
@485000 CH0 SENT BEAT 5/5: DATA=cccbca, LAST=1
@485000 === Completed packet transmission on CH0 ===

@485000 CH1 SENT BEAT 5/5: DATA=cccbca, LAST=1
@485000 === Completed packet transmission on CH1 ===

@535000 === Testbench completed ===
$finish called at time : 535 ns : File "D:/expriment/new/axi_stream_machine/my_assignment.srcs/sim_1/new/stream_processor_tb.sv" Line 163
@1005000                              -> MASTER_OUTPUT: a3_a3_a2_a2_a1_a1_a0_a0 LAST=0
@1005000  -----------------------------master_packet : 0
@1005000 											[DUT]->  buffer_1: a3_a3_a2_a2_a1_a1_a0_a0
@1005000 											[DUT]->  buffer_2: a7_a7_a6_a6_a5_a5_a4_a4
@1005000 											[DUT]->  buffer_3: ab_ab_aa_aa_a9_a9_a8_a8
@1005000 											[DUT] switch_select : MUX_BUFFER_1
@1005000 											[DUT] switch_select : MUX_BUFFER_1
@1005000                                          buffer_a : 1 , buffer_b : 1 buffer_c : 1 
@1005000 -------------------------------
@1015000                              -> MASTER_OUTPUT: a3_a3_a2_a2_a1_a1_a0_a0 LAST=0
@1015000  -----------------------------master_packet : 1
@1015000 											[DUT]->  buffer_1: a3_a3_a2_a2_a1_a1_a0_a0
@1015000 											[DUT]->  buffer_2: a7_a7_a6_a6_a5_a5_a4_a4
@1015000 											[DUT]->  buffer_3: ab_ab_aa_aa_a9_a9_a8_a8
@1015000 											[DUT] switch_select : MUX_BUFFER_1
@1015000 											[DUT] switch_select : MUX_BUFFER_1
@1015000                                          buffer_a : 0 , buffer_b : 1 buffer_c : 1 
@1015000 -------------------------------
@1035000                              -> MASTER_OUTPUT: a7_a7_a6_a6_a5_a5_a4_a4 LAST=1
@1035000  -----------------------------master_packet : 0
@1035000 											[DUT]->  buffer_1: 00_00_ae_ae_ad_ad_ac_ac
@1035000 											[DUT]->  buffer_2: a7_a7_a6_a6_a5_a5_a4_a4
@1035000 											[DUT]->  buffer_3: ab_ab_aa_aa_a9_a9_a8_a8
@1035000 											[DUT] switch_select : MUX_BUFFER_2
@1035000 											[DUT] switch_select : MUX_BUFFER_2
@1035000                                          buffer_a : 1 , buffer_b : 0 buffer_c : 1 
@1035000 -------------------------------
@1055000                              -> MASTER_OUTPUT: ab_ab_aa_aa_a9_a9_a8_a8 LAST=1
@1055000  -----------------------------master_packet : 1
@1055000 											[DUT]->  buffer_1: 00_00_ae_ae_ad_ad_ac_ac
@1055000 											[DUT]->  buffer_2: a7_a7_a6_a6_a5_a5_a4_a4
@1055000 											[DUT]->  buffer_3: ab_ab_aa_aa_a9_a9_a8_a8
@1055000 											[DUT] switch_select : MUX_BUFFER_1
@1055000 											[DUT] switch_select : MUX_BUFFER_1
@1055000                                          buffer_a : 1 , buffer_b : 0 buffer_c : 0 
@1055000 -------------------------------
@1065000                              -> MASTER_OUTPUT: 00_00_ae_ae_ad_ad_ac_ac LAST=0
@1065000  -----------------------------master_packet : 0
@1065000 											[DUT]->  buffer_1: 00_00_ae_ae_ad_ad_ac_ac
@1065000 											[DUT]->  buffer_2: a7_a7_a6_a6_a5_a5_a4_a4
@1065000 											[DUT]->  buffer_3: ab_ab_aa_aa_a9_a9_a8_a8
@1065000 											[DUT] switch_select : IDLE
@1065000 											[DUT] switch_select : IDLE
@1065000                                          buffer_a : 0 , buffer_b : 0 buffer_c : 0 
@1065000 -------------------------------
@1105000                              -> MASTER_OUTPUT: bb_bb_ba_ba_b9_b9_b8_b8 LAST=0
@1105000  -----------------------------master_packet : 1
@1105000 											[DUT]->  buffer_1: bb_bb_ba_ba_b9_b9_b8_b8
@1105000 											[DUT]->  buffer_2: 00_00_00_00_bd_bd_bc_bc
@1105000 											[DUT]->  buffer_3: ab_ab_aa_aa_a9_a9_a8_a8
@1105000 											[DUT] switch_select : MUX_BUFFER_1
@1105000 											[DUT] switch_select : MUX_BUFFER_1
@1105000                                          buffer_a : 0 , buffer_b : 1 buffer_c : 0 
@1105000 -------------------------------
@1125000                              -> MASTER_OUTPUT: 00_00_00_00_bd_bd_bc_bc LAST=0
@1125000  -----------------------------master_packet : 0
@1125000 											[DUT]->  buffer_1: bb_bb_c6_c6_c5_c5_c4_c4
@1125000 											[DUT]->  buffer_2: 00_00_00_00_bd_bd_bc_bc
@1125000 											[DUT]->  buffer_3: ab_ab_aa_aa_a9_a9_a8_a8
@1125000 											[DUT] switch_select : MUX_BUFFER_2
@1125000 											[DUT] switch_select : MUX_BUFFER_2
@1125000                                          buffer_a : 0 , buffer_b : 0 buffer_c : 0 
@1125000 -------------------------------
@1145000                              -> MASTER_OUTPUT: 00_00_00_00_cc_cc_cb_cb LAST=0
@1145000  -----------------------------master_packet : 1
@1145000 											[DUT]->  buffer_1: ca_ca_c6_c6_c5_c5_c4_c4
@1145000 											[DUT]->  buffer_2: 00_00_00_00_cc_cc_cb_cb
@1145000 											[DUT]->  buffer_3: ab_ab_aa_aa_a9_a9_a8_a8
@1145000 											[DUT] switch_select : MUX_BUFFER_1
@1145000 											[DUT] switch_select : MUX_BUFFER_1
@1145000                                          buffer_a : 1 , buffer_b : 0 buffer_c : 0 
@1145000 -------------------------------
@1155000                              -> MASTER_OUTPUT: ca_ca_c6_c6_c5_c5_c4_c4 LAST=0
@1155000  -----------------------------master_packet : 0
@1155000 											[DUT]->  buffer_1: ca_ca_c6_c6_c5_c5_c4_c4
@1155000 											[DUT]->  buffer_2: 00_00_00_00_cc_cc_cb_cb
@1155000 											[DUT]->  buffer_3: ab_ab_aa_aa_a9_a9_a8_a8
@1155000 											[DUT] switch_select : MUX_BUFFER_1
@1155000 											[DUT] switch_select : MUX_BUFFER_1
@1155000                                          buffer_a : 0 , buffer_b : 0 buffer_c : 0 
@1155000 -------------------------------
@10000000 ERROR: Testbench timeout!
$finish called at time : 10 us : File "D:/expriment/new/axi_stream_machine/my_assignment.srcs/sim_1/new/stream_processor_tb.sv" Line 170
@40000 === AXI4-Stream Processor Testbench Started ===
@40000
*** TEST: CH0 and CH1 sending packets ***
@50000
=== Starting packet transmission on CH0 (Size: 5) ===
>> GEN CH0: a2=a2 a1=a1 a0=a0 → DATA=a2a1a0
@50000
=== Starting packet transmission on CH1 (Size: 5) ===
>> GEN CH1: a2=a2 a1=a1 a0=a0 → DATA=a2a1a0
@65000 CH0 SENT BEAT 1/5: DATA=a2a1a0, LAST=0
>> GEN CH0: a2=a5 a1=a4 a0=a3 → DATA=a5a4a3
@65000 CH1 SENT BEAT 1/5: DATA=a2a1a0, LAST=0
>> GEN CH1: a2=a5 a1=a4 a0=a3 → DATA=a5a4a3
@85000 CH0 SENT BEAT 2/5: DATA=a5a4a3, LAST=0
>> GEN CH0: a2=a8 a1=a7 a0=a6 → DATA=a8a7a6
@85000 CH1 SENT BEAT 2/5: DATA=a5a4a3, LAST=0
>> GEN CH1: a2=a8 a1=a7 a0=a6 → DATA=a8a7a6
@105000 CH0 SENT BEAT 3/5: DATA=a8a7a6, LAST=0
>> GEN CH0: a2=ab a1=aa a0=a9 → DATA=abaaa9
@105000 CH1 SENT BEAT 3/5: DATA=a8a7a6, LAST=0
>> GEN CH1: a2=ab a1=aa a0=a9 → DATA=abaaa9
@125000 CH0 SENT BEAT 4/5: DATA=abaaa9, LAST=0
>> GEN CH0: a2=ae a1=ad a0=ac → DATA=aeadac
@125000 CH1 SENT BEAT 4/5: DATA=abaaa9, LAST=0
>> GEN CH1: a2=ae a1=ad a0=ac → DATA=aeadac
@145000 CH0 SENT BEAT 5/5: DATA=aeadac, LAST=1
@145000 === Completed packet transmission on CH0 ===

@145000 CH1 SENT BEAT 5/5: DATA=aeadac, LAST=1
@145000 === Completed packet transmission on CH1 ===

@215000
*** TEST: CH0 and CH1 sending packets ***
@225000
=== Starting packet transmission on CH0 (Size: 5) ===
>> GEN CH0: a2=b1 a1=b0 a0=af → DATA=b1b0af
@225000
=== Starting packet transmission on CH1 (Size: 5) ===
>> GEN CH1: a2=b1 a1=b0 a0=af → DATA=b1b0af
@235000 CH0 SENT BEAT 1/5: DATA=b1b0af, LAST=0
>> GEN CH0: a2=b4 a1=b3 a0=b2 → DATA=b4b3b2
@235000 CH1 SENT BEAT 1/5: DATA=b1b0af, LAST=0
>> GEN CH1: a2=b4 a1=b3 a0=b2 → DATA=b4b3b2
@255000 CH0 SENT BEAT 2/5: DATA=b4b3b2, LAST=0
>> GEN CH0: a2=b7 a1=b6 a0=b5 → DATA=b7b6b5
@255000 CH1 SENT BEAT 2/5: DATA=b4b3b2, LAST=0
>> GEN CH1: a2=b7 a1=b6 a0=b5 → DATA=b7b6b5
@275000 CH0 SENT BEAT 3/5: DATA=b7b6b5, LAST=0
>> GEN CH0: a2=ba a1=b9 a0=b8 → DATA=bab9b8
@275000 CH1 SENT BEAT 3/5: DATA=b7b6b5, LAST=0
>> GEN CH1: a2=ba a1=b9 a0=b8 → DATA=bab9b8
@295000 CH0 SENT BEAT 4/5: DATA=bab9b8, LAST=0
>> GEN CH0: a2=bd a1=bc a0=bb → DATA=bdbcbb
@295000 CH1 SENT BEAT 4/5: DATA=bab9b8, LAST=0
>> GEN CH1: a2=bd a1=bc a0=bb → DATA=bdbcbb
@315000 CH0 SENT BEAT 5/5: DATA=bdbcbb, LAST=1
@315000 === Completed packet transmission on CH0 ===

@315000 CH1 SENT BEAT 5/5: DATA=bdbcbb, LAST=1
@315000 === Completed packet transmission on CH1 ===

@385000
*** TEST: CH0 and CH1 sending packets ***
@395000
=== Starting packet transmission on CH0 (Size: 5) ===
>> GEN CH0: a2=c0 a1=bf a0=be → DATA=c0bfbe
@395000
=== Starting packet transmission on CH1 (Size: 5) ===
>> GEN CH1: a2=c0 a1=bf a0=be → DATA=c0bfbe
@405000 CH0 SENT BEAT 1/5: DATA=c0bfbe, LAST=0
>> GEN CH0: a2=c3 a1=c2 a0=c1 → DATA=c3c2c1
@405000 CH1 SENT BEAT 1/5: DATA=c0bfbe, LAST=0
>> GEN CH1: a2=c3 a1=c2 a0=c1 → DATA=c3c2c1
@425000 CH0 SENT BEAT 2/5: DATA=c3c2c1, LAST=0
>> GEN CH0: a2=c6 a1=c5 a0=c4 → DATA=c6c5c4
@425000 CH1 SENT BEAT 2/5: DATA=c3c2c1, LAST=0
>> GEN CH1: a2=c6 a1=c5 a0=c4 → DATA=c6c5c4
@445000 CH0 SENT BEAT 3/5: DATA=c6c5c4, LAST=0
>> GEN CH0: a2=c9 a1=c8 a0=c7 → DATA=c9c8c7
@445000 CH1 SENT BEAT 3/5: DATA=c6c5c4, LAST=0
>> GEN CH1: a2=c9 a1=c8 a0=c7 → DATA=c9c8c7
@465000 CH0 SENT BEAT 4/5: DATA=c9c8c7, LAST=0
>> GEN CH0: a2=cc a1=cb a0=ca → DATA=cccbca
@465000 CH1 SENT BEAT 4/5: DATA=c9c8c7, LAST=0
>> GEN CH1: a2=cc a1=cb a0=ca → DATA=cccbca
@485000 CH0 SENT BEAT 5/5: DATA=cccbca, LAST=1
@485000 === Completed packet transmission on CH0 ===

@485000 CH1 SENT BEAT 5/5: DATA=cccbca, LAST=1
@485000 === Completed packet transmission on CH1 ===

@535000 === Testbench completed ===
$finish called at time : 535 ns : File "D:/expriment/new/axi_stream_machine/my_assignment.srcs/sim_1/new/stream_processor_tb.sv" Line 163
@1005000                              -> MASTER_OUTPUT: a3_a3_a2_a2_a1_a1_a0_a0 LAST=0
@1005000  -----------------------------master_packet : 0
@1005000 											[DUT]->  buffer_1: a3_a3_a2_a2_a1_a1_a0_a0
@1005000 											[DUT]->  buffer_2: a7_a7_a6_a6_a5_a5_a4_a4
@1005000 											[DUT]->  buffer_3: ab_ab_aa_aa_a9_a9_a8_a8
@1005000 											[DUT] switch_select : MUX_BUFFER_1
@1005000 											[DUT] switch_select : MUX_BUFFER_1
@1005000                                          buffer_a : 1 , buffer_b : 1 buffer_c : 1 
@1005000 -------------------------------
@1015000                              -> MASTER_OUTPUT: a3_a3_a2_a2_a1_a1_a0_a0 LAST=0
@1015000  -----------------------------master_packet : 1
@1015000 											[DUT]->  buffer_1: a3_a3_a2_a2_a1_a1_a0_a0
@1015000 											[DUT]->  buffer_2: a7_a7_a6_a6_a5_a5_a4_a4
@1015000 											[DUT]->  buffer_3: ab_ab_aa_aa_a9_a9_a8_a8
@1015000 											[DUT] switch_select : MUX_BUFFER_1
@1015000 											[DUT] switch_select : MUX_BUFFER_1
@1015000                                          buffer_a : 0 , buffer_b : 1 buffer_c : 1 
@1015000 -------------------------------
@1035000                              -> MASTER_OUTPUT: a7_a7_a6_a6_a5_a5_a4_a4 LAST=1
@1035000  -----------------------------master_packet : 0
@1035000 											[DUT]->  buffer_1: 00_00_ae_ae_ad_ad_ac_ac
@1035000 											[DUT]->  buffer_2: a7_a7_a6_a6_a5_a5_a4_a4
@1035000 											[DUT]->  buffer_3: ab_ab_aa_aa_a9_a9_a8_a8
@1035000 											[DUT] switch_select : MUX_BUFFER_2
@1035000 											[DUT] switch_select : MUX_BUFFER_2
@1035000                                          buffer_a : 1 , buffer_b : 0 buffer_c : 1 
@1035000 -------------------------------
@1055000                              -> MASTER_OUTPUT: ab_ab_aa_aa_a9_a9_a8_a8 LAST=1
@1055000  -----------------------------master_packet : 1
@1055000 											[DUT]->  buffer_1: 00_00_ae_ae_ad_ad_ac_ac
@1055000 											[DUT]->  buffer_2: a7_a7_a6_a6_a5_a5_a4_a4
@1055000 											[DUT]->  buffer_3: ab_ab_aa_aa_a9_a9_a8_a8
@1055000 											[DUT] switch_select : MUX_BUFFER_1
@1055000 											[DUT] switch_select : MUX_BUFFER_1
@1055000                                          buffer_a : 1 , buffer_b : 0 buffer_c : 0 
@1055000 -------------------------------
@1065000                              -> MASTER_OUTPUT: 00_00_ae_ae_ad_ad_ac_ac LAST=0
@1065000  -----------------------------master_packet : 0
@1065000 											[DUT]->  buffer_1: 00_00_ae_ae_ad_ad_ac_ac
@1065000 											[DUT]->  buffer_2: a7_a7_a6_a6_a5_a5_a4_a4
@1065000 											[DUT]->  buffer_3: ab_ab_aa_aa_a9_a9_a8_a8
@1065000 											[DUT] switch_select : IDLE
@1065000 											[DUT] switch_select : IDLE
@1065000                                          buffer_a : 0 , buffer_b : 0 buffer_c : 0 
@1065000 -------------------------------
@1105000                              -> MASTER_OUTPUT: bb_bb_ba_ba_b9_b9_b8_b8 LAST=0
@1105000  -----------------------------master_packet : 1
@1105000 											[DUT]->  buffer_1: bb_bb_ba_ba_b9_b9_b8_b8
@1105000 											[DUT]->  buffer_2: 00_00_00_00_bd_bd_bc_bc
@1105000 											[DUT]->  buffer_3: ab_ab_aa_aa_a9_a9_a8_a8
@1105000 											[DUT] switch_select : MUX_BUFFER_1
@1105000 											[DUT] switch_select : MUX_BUFFE