module top_module(
    input clk,
    input in,
    input areset,
    output reg out
);
    // State encoding
    localparam A = 2'd0,
               B = 2'd1,
               C = 2'd2,
               D = 2'd3;
               
    reg [1:0] state, next_state;
    
    // Next-state logic (combinational)
    always @(*) begin
        case(state)
            A: begin
                if (in)
                    next_state = B;
                else
                    next_state = A;
            end
            B: begin
                if(in)
                    next_state = B;
                else
                    next_state = C;
            end
            C: begin
                if(in)
                    next_state = D;
                else
                    next_state = A;
            end
            D: begin
                if(in)
                    next_state = B;
                else
                    next_state = C;
            end
            default: next_state = A;
        endcase
    end
    
    // State flip-flops with asynchronous reset
    always @(posedge clk or posedge areset) begin
        if(areset)
            state <= A;
        else
            state <= next_state;
    end
    
    // Output logic (Moore: output depends on state only)
    always @(*) begin
        case(state)
            D: out = 1'b1;
            default: out = 1'b0;
        endcase
    end

endmodule