inputs x1 8 x2 8 x3 8 x4 8 x5 8  x6 8 x7 8 x8 8 
outputs yout1 8 yout2 8 
regs r0 8 r1 8 r2 8 r3 8 
T1 TASK2 8 x1 x2 r0
T2 TASK1 8 x3 x4 r1
T3 TASK1 8 r0 r1 yout1 
T4 TASK2 8 x5 x6 r2
T5 TASK1 8 x7 x8 r3 
T6 TASK2 8 r2 r3 yout2
end

