#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue May  3 09:45:03 2022
# Process ID: 19004
# Current directory: D:/Vteacher/Lab4_0
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10676 D:\Vteacher\Lab4_0\Lab2.xpr
# Log file: D:/Vteacher/Lab4_0/vivado.log
# Journal file: D:/Vteacher/Lab4_0\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vteacher/Lab4_0/Lab2.xpr
INFO: [Project 1-313] Project file moved from 'D:/Vteacher/Lab2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vteacher/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 1111.992 ; gain = 0.000
update_compile_order -fileset sources_1
create_ip -name SCPU2 -vendor xilinx.com -library user -version 1.0 -module_name SCPU2_0
generate_target {instantiation_template} [get_files d:/Vteacher/Lab4_0/Lab2.srcs/sources_1/ip/SCPU2_0/SCPU2_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'SCPU2_0'...
generate_target all [get_files  d:/Vteacher/Lab4_0/Lab2.srcs/sources_1/ip/SCPU2_0/SCPU2_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'SCPU2_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'SCPU2_0'...
catch { config_ip_cache -export [get_ips -all SCPU2_0] }
export_ip_user_files -of_objects [get_files d:/Vteacher/Lab4_0/Lab2.srcs/sources_1/ip/SCPU2_0/SCPU2_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Vteacher/Lab4_0/Lab2.srcs/sources_1/ip/SCPU2_0/SCPU2_0.xci]
launch_runs SCPU2_0_synth_1 -jobs 4
[Tue May  3 09:46:00 2022] Launched SCPU2_0_synth_1...
Run output will be captured here: D:/Vteacher/Lab4_0/Lab2.runs/SCPU2_0_synth_1/runme.log
export_simulation -of_objects [get_files d:/Vteacher/Lab4_0/Lab2.srcs/sources_1/ip/SCPU2_0/SCPU2_0.xci] -directory D:/Vteacher/Lab4_0/Lab2.ip_user_files/sim_scripts -ip_user_files_dir D:/Vteacher/Lab4_0/Lab2.ip_user_files -ipstatic_source_dir D:/Vteacher/Lab4_0/Lab2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vteacher/Lab4_0/Lab2.cache/compile_simlib/modelsim} {questa=D:/Vteacher/Lab4_0/Lab2.cache/compile_simlib/questa} {riviera=D:/Vteacher/Lab4_0/Lab2.cache/compile_simlib/riviera} {activehdl=D:/Vteacher/Lab4_0/Lab2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue May  3 09:46:49 2022] Launched synth_1...
Run output will be captured here: D:/Vteacher/Lab4_0/Lab2.runs/synth_1/runme.log
[Tue May  3 09:46:49 2022] Launched impl_1...
Run output will be captured here: D:/Vteacher/Lab4_0/Lab2.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1123.191 ; gain = 11.199
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/201706300081
set_property PROGRAM.FILE {D:/Vteacher/Lab4_0/Lab2.runs/impl_1/Top.bit} [get_hw_devices xc7k160t_0]
current_hw_device [get_hw_devices xc7k160t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {D:/Vteacher/Lab4_0/Lab2.runs/impl_1/Top.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2699.496 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
exit
INFO: [Common 17-206] Exiting Vivado at Tue May  3 10:11:42 2022...
