{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 27, "design__inferred_latch__count": 0, "design__instance__count": 3473, "design__instance__area": 24567.3, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 10, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.008309024386107922, "power__switching__total": 0.00989773403853178, "power__leakage__total": 2.861840009416028e-08, "power__total": 0.01820678636431694, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.03617, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.03617, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.31986, "timing__setup__ws__corner:nom_tt_025C_1v80": 1.264271, "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.330453, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 1.264271, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count": 21, "design__max_fanout_violation__count": 10, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": 0.056453, "clock__skew__worst_setup": 0.026058, "timing__hold__ws": 0.080492, "timing__setup__ws": -6.888833, "timing__hold__tns": 0.0, "timing__setup__tns": -284.506287, "timing__hold__wns": 0.0, "timing__setup__wns": -6.888833, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.112967, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 212, "timing__setup_r2r__ws": -6.888833, "timing__setup_r2r_vio__count": 212, "design__die__bbox": "0.0 0.0 224.665 235.385", "design__core__bbox": "5.52 10.88 218.96 223.04", "design__io": 262, "design__die__area": 52882.8, "design__core__area": 45283.4, "design__instance__count__stdcell": 3473, "design__instance__area__stdcell": 24567.3, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.542523, "design__instance__utilization__stdcell": 0.542523, "floorplan__design__io": 260, "design__io__hpwl": 22351326, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 63746.5, "design__violations": 0, "design__instance__count__setup_buffer": 23, "design__instance__count__hold_buffer": 219, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 3028, "route__net__special": 2, "route__drc_errors__iter:1": 1668, "route__wirelength__iter:1": 69859, "route__drc_errors__iter:2": 900, "route__wirelength__iter:2": 69279, "route__drc_errors__iter:3": 804, "route__wirelength__iter:3": 69091, "route__drc_errors__iter:4": 109, "route__wirelength__iter:4": 69124, "route__drc_errors__iter:5": 1, "route__wirelength__iter:5": 69112, "route__drc_errors__iter:6": 0, "route__wirelength__iter:6": 69112, "route__drc_errors": 0, "route__wirelength": 69112, "route__vias": 18201, "route__vias__singlecut": 18201, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 744.81, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 19, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 10, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0.055149, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.055149, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.909033, "timing__setup__ws__corner:nom_ss_100C_1v60": -6.70998, "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__tns__corner:nom_ss_100C_1v60": -271.632324, "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__wns__corner:nom_ss_100C_1v60": -6.70998, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.909033, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 71, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": -6.70998, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 71, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 10, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.027839, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.027839, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.087031, "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.444032, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.116331, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 4.444032, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 10, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.03382, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.03382, "timing__hold__ws__corner:min_tt_025C_1v80": 0.325325, "timing__setup__ws__corner:min_tt_025C_1v80": 1.350698, "timing__hold__tns__corner:min_tt_025C_1v80": 0.0, "timing__setup__tns__corner:min_tt_025C_1v80": 0.0, "timing__hold__wns__corner:min_tt_025C_1v80": 0.0, "timing__setup__wns__corner:min_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.325325, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 1.350698, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 15, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 10, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": 0.05208, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.05208, "timing__hold__ws__corner:min_ss_100C_1v60": 0.900904, "timing__setup__ws__corner:min_ss_100C_1v60": -6.553886, "timing__hold__tns__corner:min_ss_100C_1v60": 0.0, "timing__setup__tns__corner:min_ss_100C_1v60": -260.298798, "timing__hold__wns__corner:min_ss_100C_1v60": 0.0, "timing__setup__wns__corner:min_ss_100C_1v60": -6.553886, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.900904, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 69, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": -6.553886, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 69, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 10, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.026058, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.026058, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.0938, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.517797, "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.112967, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 4.517797, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 10, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0.037151, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.037151, "timing__hold__ws__corner:max_tt_025C_1v80": 0.309411, "timing__setup__ws__corner:max_tt_025C_1v80": 1.175446, "timing__hold__tns__corner:max_tt_025C_1v80": 0.0, "timing__setup__tns__corner:max_tt_025C_1v80": 0.0, "timing__hold__wns__corner:max_tt_025C_1v80": 0.0, "timing__setup__wns__corner:max_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.335822, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 1.175446, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 21, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 10, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": 0.056453, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.056453, "timing__hold__ws__corner:max_ss_100C_1v60": 0.917281, "timing__setup__ws__corner:max_ss_100C_1v60": -6.888833, "timing__hold__tns__corner:max_ss_100C_1v60": 0.0, "timing__setup__tns__corner:max_ss_100C_1v60": -284.506287, "timing__hold__wns__corner:max_ss_100C_1v60": 0.0, "timing__setup__wns__corner:max_ss_100C_1v60": -6.888833, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.917281, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 72, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": -6.888833, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 72, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 10, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.028337, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.028337, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.080492, "timing__setup__ws__corner:max_ff_n40C_1v95": 4.366145, "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.119439, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 4.366145, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 0, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79572, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 0.000934169, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00427643, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00462716, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000913916, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00462716, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000934, "ir__drop__worst": 0.00428, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}