/dts-v1/;

#include "linux_autoconf.h"

#include "../../boot_rsvdmem.dtsi"

/ {
	/* arch */
	#define MODEL "Broadcom BCM96846"
	#define COMPATIBLE "brcm,bcm96846"
	#define PMU_CORE0_SPI			9
	#define PMU_CORE1_SPI			10
	#include "../../ip/bcm_cortexA7_dual.dtsi"

	#define PERIPH_CLK		200000000
	#define HS_SPI_PLL_CLK	400000000
	#include "../../ip/bcm_clocks.dtsi"

	/* memory reservations */
	#include "../../bcm_rsvdmem.dtsi"

	/* memc */
	#define BP_DDR_SUPPORT_2L_PCB	1
	#include "../../ip/memc.dtsi"

	aliases {
		serial0 = &uart0;
		spi1 = &hsspi; /* 0 = legacy, 1 = high speed */
		hs_serial0 = &hs_uart0;
		spinand0 = &spinand;
		nand0 = &nand;
	};

	chosen {
		stdout-path = "serial0:115200n8";
		/* increase coherent_pool size */
 		bootargs = "coherent_pool=2M cpuidle_sysfs_switch pci=pcie_bus_safe cma=0M console=ttyS0,115200 earlycon rootwait";
	};

	/* PMC */
	pmc: pmc {
		#define PMC_REG_OFFSET              0xffb01018 
		#define PMC_REG_SIZE                0x5080
		#define PROCMON_REG_OFFSET          0xffb20000
		#define PROCMON_REG_SIZE            0x240
		#define MAESTRO_REG_OFFSET          0xffb20400
		#define MAESTRO_REG_SIZE            0x5d0
		#include "../../ip/bcm_pmc_3_1.dtsi"
	};

    /* boot state */
	boot_state: boot_state {
		#define RESET_REASON_OFFSET  0xff80263c
		#define RESET_REASON_SIZE    0x4
		#define RESET_STATUS_OFFSET  0xff85a03c
		#define RESET_STATUS_SIZE    0x4
		#include "../../ip/bcm_boot_state_v2.dtsi"
	};

	/* wan type auto detect */
	wantype_detect {
		#define GPON_GENERAL_CONFIG_ADDR	0x82db1000
		#define GPON_GENERAL_CONFIG_SIZE	0x10
		#define EPON_TOP_ADDR			0x82dac000
		#define EPON_TOP_SIZE			0x1C
		#define EPON_LIF_ADDR			0x82dad800
		#define EPON_LIF_SIZE			0x110
		#include "../../ip/bcm_wantype_detect.dtsi"
	};

	/* NAND controller. Although it is on PERIPH bus, but to facilitate single 
	  device tree for linux/uboot and because uboot cannot interpret composite
	  addresses has no scope */
	nand: nand {
		#define NAND_CTRL_OFFSET		0xff801800
		#define NAND_CTRL_SIZE			0x400
		#define NAND_INTR_OFFSET		0xff802000
		#define NAND_INTR_SIZE			0x10
		#define NAND_CACHE_OFFSET		0xff801C00
		#define NAND_CACHE_SIZE			0x200
		#include "../../ip/bcm_nand7_1.dtsi"
	};

    hs_uart0: hs_serial0 {
        #define UART_OFFSET			0xff858400
        #define UART_SIZE			0x1E0
        #define UART_SPI 			93
        #include "../../ip/bcm_hs_uart.dtsi"
   };

   periph {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <1>;
		ranges = <0x0 0xff800000 0x100000>;

		/* UART */
		uart0: serial0 {
			#define UART_OFFSET			0x640
			#define UART_SIZE			0x18
			#define UART_SPI 			92
			#include "../../ip/bcm_uart.dtsi"
		};

		rng: rng {
			#define RNG200_OFFSET			0x00000b80
			#define RNG200_SIZE			0x28
			#include "../../ip/bcm_rng200.dtsi"
		};

		/* i2c */
		i2c0: i2c0 {
			#define I2C_OFFSET			0x2100
			#define I2C_SIZE			0x60
			#include "../../ip/bcm_i2c_bus.dtsi"
		};

		/* periph timers */
		timers: timers {
			#define TIMERS_OFFSET		0x400
			#define TIMERS__SIZE		0x48
			#define TIMER0_SPI			11
			#define TIMER1_SPI			12
			#define TIMER2_SPI			13
			#define TIMER3_SPI			14
			#include "../../ip/bcm_timer.dtsi"
		};

		/* watchdog */
		wdt: watchdog {
			#define WATCHDOG_OFFSET			0x480
			#define WATCHDOG_SIZE			0x10
			#define WATCHDOG_TIMEOUT		80
			#include "../../ip/bcm_wdt.dtsi"
		};

		/* watchdog reboot */
		wdt-reboot {
			compatible = "wdt-reboot";
			wdt = <&wdt>;
		};
		
		/* sotp */
		sotp {
			#define SOTP_OFFSET			0xc00
			#define SOTP_SIZE			0x84
			#include "../../ip/bcm_sotp.dtsi"
		};
		
		/* pinctrl */
		pincontroller: pinctrl {
			#define PINCTRL_OFFSET       0x554
			#define PINCTRL_SIZE         0xc
			#define PINCTRL_NUM_PINS     79 
			#define PINCTRL_NUM_FUNC     8
			#define PINCTRL_GPIO_FUNC    4
			#include "../../ip/bcm_bca_pinctrl.dtsi"
			#include "6846_pinctrl.dtsi"
		};
		/* gpio */

		gpioc: gpioc {
			#define GPIO_DIR_OFFSET      0x500
			#define GPIO_DIR_SIZE        0x20
			#define GPIO_DATA_OFFSET     0x520
			#define GPIO_DATA_SIZE       0x20
			#define NUM_OF_GPIOS         79 
			#include "../../ip/bcm_bca_gpio.dtsi"
		};

		/* external interrups */
		bca_extintr: bca_extintr0 {
			#define EXTINTR_OFFSET       0x4
			#define EXTINTR_SIZE         0x48
			#define MAX_EXT_INTR         8
			#include "../../ip/bcm_bca_extintr.dtsi"
			external_interrupts = <181 182 183 184 185 186 187 188>;
		};

		/* Led Controller */
		led_ctrl: led_ctrl {
			#define LED_GLBL_CTRL_OFFSET     0x800
			#define LED_GLBL_CTRL_SIZE       0x4 
			#define LED_HW_EN_OFFSET         0x808
			#define LED_HW_EN_SIZE           0x4
			#define LED_SER_SHIFT_OFFSET     0x80c
			#define LED_SER_SHIFT_SIZE       0x4
			#define LED_FLASH_RATE_OFFSET    0x810
			#define LED_FLASH_RATE_SIZE      0x10
			#define LED_BRIGHTNESS_OFFSET    0x820
			#define LED_BRIGHTNESS_SIZE      0x10
			#define LED_POWER_LED_CFG_OFFSET 0x830
			#define LED_POWER_LED_CFG_SIZE   0x4
			#define LED_POWER_LUT_OFFSET     0x834
			#define LED_POWER_LUT_SIZE       0x80
			#define LED_HW_POLARITY_OFFSET   0x8b4
			#define LED_HW_POLARITY_SIZE     0x4
			#define LED_SW_DATA_OFFSET       0x8b8
			#define LED_SW_DATA_SIZE         0x4
			#define LED_SW_POLARITY_OFFSET   0x8bc
			#define LED_SW_POLARITY_SIZE     0x4
			#define LED_PAR_POLARITY_OFFSET  0x8c0
			#define LED_PAR_POLARITY_SIZE    0x4
			#define LED_SER_POLARITY_OFFSET  0x8c4
			#define LED_SER_POLARITY_SIZE    0x4
			#define LED_MASK_OFFSET          0x804
			#define LED_MASK_SIZE            0x4
			#define MAX_SUPPORTED_LEDS       32

			hw-polarity-quirk = <0xc0000000>;
			status = "okay";
			#include "../../ip/bcm_led_ctrl.dtsi"
			#include "6846_leds.dtsi"
		};

        legacy_leds: legacy_leds {
			compatible = "brcm,legacy-led";
        };

		/* HS SPI */
		hsspi: spi {
			#define HS_SPI_OFFSET			0x1000
			#define HS_SPI_SIZE			0x600
			#define HS_SPI_MAX_FREQ			100000000
			#include "../../ip/bcm_hsspi.dtsi"
			spinand: spi-nand@0 {
				#define SPINAND_MAX_FREQ	100000000
				#include "../../ip/bcm_spinand.dtsi"
			};

			voice7 {
				pinctrl-0 = <&pcm_sdin_pin_0 &pcm_sdout_pin_1 &pcm_clk_pin_2 &pcm_fs_pin_3>;
				pinctrl-names = "default";
				compatible = "bcm-spi-voice";
				reg = <7>; /* chip select 7 */
				spi-index = <7>;/* ZSI/ISI header position index */
				spi-max-frequency = <1024000>;
			};
		};
	};

    therm0: brcm-therm {
		compatible = "brcm,therm";
		reboot-temperature = <130000>; /* millicelsius */
	};

    unimac {
		compatible = "brcm,unimac";
        reg = <0x82da0000 0x5000>,
              <0x82da8000 0x1400>,
              <0x82daa000 0x1400>;
        conf_offset = <0x1000>;
        mib_offset = <0x400>;
        top_offset = <0x400>;
        mib_step = <0x1>;
    };

    egphy {
		compatible = "brcm,egphy";
        reg = <0x82db2200 0x10>;
    };

    mdio5 {
		compatible = "brcm,mdio5";
        reg = <0xff802060 0x10>,
              <0xff85a068 0x4>;
    };

	rgmii: rgmii {
        compatible = "brcm,rgmii1";
        reg = <0x82d97300 0x44>,
              <0xff800500 0x78>,
              <0xff85a004 0x04>;
        status = "disabled";
	};

	mdio: mdio {
		compatible = "simple-bus";
		bus-type = "MDIO_V1_INT";

		#address-cells = <1>;
		#size-cells = <0>;
		
		phy1:1 {
			compatible = "brcm,bcaphy";
			phy-type = "EGPHY";
			reg = <1>;
			status = "disabled";
		};

		phy2:2 {
			compatible = "brcm,bcaphy";
			phy-type = "EGPHY";
			reg = <2>;
			status = "disabled";
		};

		phy3:3 {
			compatible = "brcm,bcaphy";
			phy-type = "EGPHY";
			reg = <3>;
			status = "disabled";
		};

		phy4:4 {
			compatible = "brcm,bcaphy";
			phy-type = "EGPHY";
			reg = <4>;
			status = "disabled";
		};

		phy_rgmii:rgmii {
			compatible = "brcm,bcaphy";
			phy-type = "EXT1";
			status = "disabled";
		};
	};

	switch0: switch0 {
		compatible = "brcm,enet";
		label = "bcmsw";
		sw-type = "RUNNER_SW";

		ports {
			#address-cells = <1>;
			#size-cells = <0>;

			port0@0 {
				reg = <0>;
				mac-type = "UNIMAC";
				phy-handle = <&phy1>;
				phy-mode = "gmii";
				gmii-direct;
				status = "disabled";
			};

			port1@1 {
				reg = <1>;
				mac-type = "UNIMAC";
				phy-handle = <&phy2>;
				phy-mode = "gmii";
				gmii-direct;
				status = "disabled";
			};

			port2@2 {
				reg = <2>;
				mac-type = "UNIMAC";
				phy-handle = <&phy3>;
				phy-mode = "gmii";
				gmii-direct;
				status = "disabled";
			};

			port3@3 {
				reg = <3>;
				mac-type = "UNIMAC";
				phy-handle = <&phy4>;
				phy-mode = "gmii";
				gmii-direct;
				status = "disabled";
			};

			port4@4 {
				reg = <4>;
				mac-type = "UNIMAC";
				phy-handle = <&phy_rgmii>;
				phy-mode = "rgmii";
				gmii-direct;
				status = "disabled";
			};
		};
	};
};
