// Seed: 2047228823
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  output tri0 id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_11 = id_5 - id_8;
endmodule
module module_1 (
    input wire id_0,
    output tri0 id_1,
    input uwire id_2,
    input supply0 id_3,
    output tri id_4,
    input wire id_5,
    output tri0 id_6
);
  assign id_4 = 1'h0;
  logic id_8 = 1;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
  assign modCall_1.id_11 = 0;
endmodule
