Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon May 19 13:01:00 2025
| Host         : DESKTOP-61TL4JQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Nano_processor_timing_summary_routed.rpt -pb Nano_processor_timing_summary_routed.pb -rpx Nano_processor_timing_summary_routed.rpx -warn_on_violation
| Design       : Nano_processor
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: NextROM_pulse_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Program_Rom_inst/p_signal_reg/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: Slow_Clk_inst/count_reg[25]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: digit_select_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: digit_select_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 101 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.040        0.000                      0                  275        0.155        0.000                      0                  275        4.500        0.000                       0                   158  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.040        0.000                      0                  275        0.155        0.000                      0                  275        4.500        0.000                       0                   158  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.040ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.040ns  (required time - arrival time)
  Source:                 Program_mode_sync2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Program_Rom_inst/instruction_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 0.580ns (13.254%)  route 3.796ns (86.746%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.571     5.092    clk_IBUF_BUFG
    SLICE_X55Y45         FDRE                                         r  Program_mode_sync2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  Program_mode_sync2_reg/Q
                         net (fo=38, routed)          1.391     6.940    Program_Rom_inst/Program_mode_sync2
    SLICE_X48Y38         LUT2 (Prop_lut2_I0_O)        0.124     7.064 r  Program_Rom_inst/program_ROM[0][11]_i_1/O
                         net (fo=108, routed)         2.405     9.468    Program_Rom_inst/program_ROM[0][11]_i_1_n_0
    SLICE_X54Y44         FDRE                                         r  Program_Rom_inst/instruction_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.452    14.793    Program_Rom_inst/clk_IBUF_BUFG
    SLICE_X54Y44         FDRE                                         r  Program_Rom_inst/instruction_reg[8]/C
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X54Y44         FDRE (Setup_fdre_C_R)       -0.524    14.508    Program_Rom_inst/instruction_reg[8]
  -------------------------------------------------------------------
                         required time                         14.508    
                         arrival time                          -9.468    
  -------------------------------------------------------------------
                         slack                                  5.040    

Slack (MET) :             5.040ns  (required time - arrival time)
  Source:                 Program_mode_sync2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Program_Rom_inst/instruction_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 0.580ns (13.254%)  route 3.796ns (86.746%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.571     5.092    clk_IBUF_BUFG
    SLICE_X55Y45         FDRE                                         r  Program_mode_sync2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  Program_mode_sync2_reg/Q
                         net (fo=38, routed)          1.391     6.940    Program_Rom_inst/Program_mode_sync2
    SLICE_X48Y38         LUT2 (Prop_lut2_I0_O)        0.124     7.064 r  Program_Rom_inst/program_ROM[0][11]_i_1/O
                         net (fo=108, routed)         2.405     9.468    Program_Rom_inst/program_ROM[0][11]_i_1_n_0
    SLICE_X54Y44         FDRE                                         r  Program_Rom_inst/instruction_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.452    14.793    Program_Rom_inst/clk_IBUF_BUFG
    SLICE_X54Y44         FDRE                                         r  Program_Rom_inst/instruction_reg[9]/C
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X54Y44         FDRE (Setup_fdre_C_R)       -0.524    14.508    Program_Rom_inst/instruction_reg[9]
  -------------------------------------------------------------------
                         required time                         14.508    
                         arrival time                          -9.468    
  -------------------------------------------------------------------
                         slack                                  5.040    

Slack (MET) :             5.135ns  (required time - arrival time)
  Source:                 Program_mode_sync2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Program_Rom_inst/program_ROM_reg[3][10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 0.580ns (13.254%)  route 3.796ns (86.746%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.571     5.092    clk_IBUF_BUFG
    SLICE_X55Y45         FDRE                                         r  Program_mode_sync2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  Program_mode_sync2_reg/Q
                         net (fo=38, routed)          1.391     6.940    Program_Rom_inst/Program_mode_sync2
    SLICE_X48Y38         LUT2 (Prop_lut2_I0_O)        0.124     7.064 r  Program_Rom_inst/program_ROM[0][11]_i_1/O
                         net (fo=108, routed)         2.405     9.468    Program_Rom_inst/program_ROM[0][11]_i_1_n_0
    SLICE_X55Y44         FDRE                                         r  Program_Rom_inst/program_ROM_reg[3][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.452    14.793    Program_Rom_inst/clk_IBUF_BUFG
    SLICE_X55Y44         FDRE                                         r  Program_Rom_inst/program_ROM_reg[3][10]/C
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X55Y44         FDRE (Setup_fdre_C_R)       -0.429    14.603    Program_Rom_inst/program_ROM_reg[3][10]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -9.468    
  -------------------------------------------------------------------
                         slack                                  5.135    

Slack (MET) :             5.135ns  (required time - arrival time)
  Source:                 Program_mode_sync2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Program_Rom_inst/program_ROM_reg[3][11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 0.580ns (13.254%)  route 3.796ns (86.746%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.571     5.092    clk_IBUF_BUFG
    SLICE_X55Y45         FDRE                                         r  Program_mode_sync2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  Program_mode_sync2_reg/Q
                         net (fo=38, routed)          1.391     6.940    Program_Rom_inst/Program_mode_sync2
    SLICE_X48Y38         LUT2 (Prop_lut2_I0_O)        0.124     7.064 r  Program_Rom_inst/program_ROM[0][11]_i_1/O
                         net (fo=108, routed)         2.405     9.468    Program_Rom_inst/program_ROM[0][11]_i_1_n_0
    SLICE_X55Y44         FDRE                                         r  Program_Rom_inst/program_ROM_reg[3][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.452    14.793    Program_Rom_inst/clk_IBUF_BUFG
    SLICE_X55Y44         FDRE                                         r  Program_Rom_inst/program_ROM_reg[3][11]/C
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X55Y44         FDRE (Setup_fdre_C_R)       -0.429    14.603    Program_Rom_inst/program_ROM_reg[3][11]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -9.468    
  -------------------------------------------------------------------
                         slack                                  5.135    

Slack (MET) :             5.135ns  (required time - arrival time)
  Source:                 Program_mode_sync2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Program_Rom_inst/program_ROM_reg[3][8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 0.580ns (13.254%)  route 3.796ns (86.746%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.571     5.092    clk_IBUF_BUFG
    SLICE_X55Y45         FDRE                                         r  Program_mode_sync2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  Program_mode_sync2_reg/Q
                         net (fo=38, routed)          1.391     6.940    Program_Rom_inst/Program_mode_sync2
    SLICE_X48Y38         LUT2 (Prop_lut2_I0_O)        0.124     7.064 r  Program_Rom_inst/program_ROM[0][11]_i_1/O
                         net (fo=108, routed)         2.405     9.468    Program_Rom_inst/program_ROM[0][11]_i_1_n_0
    SLICE_X55Y44         FDRE                                         r  Program_Rom_inst/program_ROM_reg[3][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.452    14.793    Program_Rom_inst/clk_IBUF_BUFG
    SLICE_X55Y44         FDRE                                         r  Program_Rom_inst/program_ROM_reg[3][8]/C
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X55Y44         FDRE (Setup_fdre_C_R)       -0.429    14.603    Program_Rom_inst/program_ROM_reg[3][8]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -9.468    
  -------------------------------------------------------------------
                         slack                                  5.135    

Slack (MET) :             5.135ns  (required time - arrival time)
  Source:                 Program_mode_sync2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Program_Rom_inst/program_ROM_reg[3][9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 0.580ns (13.254%)  route 3.796ns (86.746%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.571     5.092    clk_IBUF_BUFG
    SLICE_X55Y45         FDRE                                         r  Program_mode_sync2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  Program_mode_sync2_reg/Q
                         net (fo=38, routed)          1.391     6.940    Program_Rom_inst/Program_mode_sync2
    SLICE_X48Y38         LUT2 (Prop_lut2_I0_O)        0.124     7.064 r  Program_Rom_inst/program_ROM[0][11]_i_1/O
                         net (fo=108, routed)         2.405     9.468    Program_Rom_inst/program_ROM[0][11]_i_1_n_0
    SLICE_X55Y44         FDRE                                         r  Program_Rom_inst/program_ROM_reg[3][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.452    14.793    Program_Rom_inst/clk_IBUF_BUFG
    SLICE_X55Y44         FDRE                                         r  Program_Rom_inst/program_ROM_reg[3][9]/C
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X55Y44         FDRE (Setup_fdre_C_R)       -0.429    14.603    Program_Rom_inst/program_ROM_reg[3][9]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -9.468    
  -------------------------------------------------------------------
                         slack                                  5.135    

Slack (MET) :             5.348ns  (required time - arrival time)
  Source:                 Program_mode_sync2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Program_Rom_inst/program_ROM_reg[5][8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 0.580ns (14.303%)  route 3.475ns (85.697%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.571     5.092    clk_IBUF_BUFG
    SLICE_X55Y45         FDRE                                         r  Program_mode_sync2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  Program_mode_sync2_reg/Q
                         net (fo=38, routed)          1.391     6.940    Program_Rom_inst/Program_mode_sync2
    SLICE_X48Y38         LUT2 (Prop_lut2_I0_O)        0.124     7.064 r  Program_Rom_inst/program_ROM[0][11]_i_1/O
                         net (fo=108, routed)         2.084     9.147    Program_Rom_inst/program_ROM[0][11]_i_1_n_0
    SLICE_X56Y44         FDRE                                         r  Program_Rom_inst/program_ROM_reg[5][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.453    14.794    Program_Rom_inst/clk_IBUF_BUFG
    SLICE_X56Y44         FDRE                                         r  Program_Rom_inst/program_ROM_reg[5][8]/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X56Y44         FDRE (Setup_fdre_C_R)       -0.524    14.495    Program_Rom_inst/program_ROM_reg[5][8]
  -------------------------------------------------------------------
                         required time                         14.495    
                         arrival time                          -9.147    
  -------------------------------------------------------------------
                         slack                                  5.348    

Slack (MET) :             5.348ns  (required time - arrival time)
  Source:                 Program_mode_sync2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Program_Rom_inst/program_ROM_reg[5][9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 0.580ns (14.303%)  route 3.475ns (85.697%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.571     5.092    clk_IBUF_BUFG
    SLICE_X55Y45         FDRE                                         r  Program_mode_sync2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  Program_mode_sync2_reg/Q
                         net (fo=38, routed)          1.391     6.940    Program_Rom_inst/Program_mode_sync2
    SLICE_X48Y38         LUT2 (Prop_lut2_I0_O)        0.124     7.064 r  Program_Rom_inst/program_ROM[0][11]_i_1/O
                         net (fo=108, routed)         2.084     9.147    Program_Rom_inst/program_ROM[0][11]_i_1_n_0
    SLICE_X56Y44         FDRE                                         r  Program_Rom_inst/program_ROM_reg[5][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.453    14.794    Program_Rom_inst/clk_IBUF_BUFG
    SLICE_X56Y44         FDRE                                         r  Program_Rom_inst/program_ROM_reg[5][9]/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X56Y44         FDRE (Setup_fdre_C_R)       -0.524    14.495    Program_Rom_inst/program_ROM_reg[5][9]
  -------------------------------------------------------------------
                         required time                         14.495    
                         arrival time                          -9.147    
  -------------------------------------------------------------------
                         slack                                  5.348    

Slack (MET) :             5.496ns  (required time - arrival time)
  Source:                 Program_mode_sync2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Program_Rom_inst/program_ROM_reg[6][10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.907ns  (logic 0.580ns (14.846%)  route 3.327ns (85.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.571     5.092    clk_IBUF_BUFG
    SLICE_X55Y45         FDRE                                         r  Program_mode_sync2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  Program_mode_sync2_reg/Q
                         net (fo=38, routed)          1.391     6.940    Program_Rom_inst/Program_mode_sync2
    SLICE_X48Y38         LUT2 (Prop_lut2_I0_O)        0.124     7.064 r  Program_Rom_inst/program_ROM[0][11]_i_1/O
                         net (fo=108, routed)         1.935     8.999    Program_Rom_inst/program_ROM[0][11]_i_1_n_0
    SLICE_X56Y43         FDRE                                         r  Program_Rom_inst/program_ROM_reg[6][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.453    14.794    Program_Rom_inst/clk_IBUF_BUFG
    SLICE_X56Y43         FDRE                                         r  Program_Rom_inst/program_ROM_reg[6][10]/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X56Y43         FDRE (Setup_fdre_C_R)       -0.524    14.495    Program_Rom_inst/program_ROM_reg[6][10]
  -------------------------------------------------------------------
                         required time                         14.495    
                         arrival time                          -8.999    
  -------------------------------------------------------------------
                         slack                                  5.496    

Slack (MET) :             5.496ns  (required time - arrival time)
  Source:                 Program_mode_sync2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Program_Rom_inst/program_ROM_reg[6][11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.907ns  (logic 0.580ns (14.846%)  route 3.327ns (85.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.571     5.092    clk_IBUF_BUFG
    SLICE_X55Y45         FDRE                                         r  Program_mode_sync2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  Program_mode_sync2_reg/Q
                         net (fo=38, routed)          1.391     6.940    Program_Rom_inst/Program_mode_sync2
    SLICE_X48Y38         LUT2 (Prop_lut2_I0_O)        0.124     7.064 r  Program_Rom_inst/program_ROM[0][11]_i_1/O
                         net (fo=108, routed)         1.935     8.999    Program_Rom_inst/program_ROM[0][11]_i_1_n_0
    SLICE_X56Y43         FDRE                                         r  Program_Rom_inst/program_ROM_reg[6][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         1.453    14.794    Program_Rom_inst/clk_IBUF_BUFG
    SLICE_X56Y43         FDRE                                         r  Program_Rom_inst/program_ROM_reg[6][11]/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X56Y43         FDRE (Setup_fdre_C_R)       -0.524    14.495    Program_Rom_inst/program_ROM_reg[6][11]
  -------------------------------------------------------------------
                         required time                         14.495    
                         arrival time                          -8.999    
  -------------------------------------------------------------------
                         slack                                  5.496    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Program_Rom_inst/program_ROM_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Program_Rom_inst/instruction_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.248ns (82.091%)  route 0.054ns (17.909%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.566     1.449    Program_Rom_inst/clk_IBUF_BUFG
    SLICE_X55Y44         FDRE                                         r  Program_Rom_inst/program_ROM_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  Program_Rom_inst/program_ROM_reg[3][8]/Q
                         net (fo=1, routed)           0.054     1.644    Program_Rom_inst/program_ROM_reg[3][8]
    SLICE_X54Y44         LUT6 (Prop_lut6_I0_O)        0.045     1.689 r  Program_Rom_inst/instruction[8]_i_2/O
                         net (fo=1, routed)           0.000     1.689    Program_Rom_inst/instruction[8]_i_2_n_0
    SLICE_X54Y44         MUXF7 (Prop_muxf7_I0_O)      0.062     1.751 r  Program_Rom_inst/instruction_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.751    Program_Rom_inst/program_ROM[0]_0[8]
    SLICE_X54Y44         FDRE                                         r  Program_Rom_inst/instruction_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.837     1.964    Program_Rom_inst/clk_IBUF_BUFG
    SLICE_X54Y44         FDRE                                         r  Program_Rom_inst/instruction_reg[8]/C
                         clock pessimism             -0.502     1.462    
    SLICE_X54Y44         FDRE (Hold_fdre_C_D)         0.134     1.596    Program_Rom_inst/instruction_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 NextROM_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NextROM_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.566     1.449    clk_IBUF_BUFG
    SLICE_X52Y43         FDRE                                         r  NextROM_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y43         FDRE (Prop_fdre_C_Q)         0.148     1.597 f  NextROM_prev_reg/Q
                         net (fo=1, routed)           0.059     1.656    NextROM_prev
    SLICE_X52Y43         LUT2 (Prop_lut2_I1_O)        0.098     1.754 r  NextROM_pulse_i_1/O
                         net (fo=1, routed)           0.000     1.754    NextROM_pulse_i_1_n_0
    SLICE_X52Y43         FDRE                                         r  NextROM_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.837     1.964    clk_IBUF_BUFG
    SLICE_X52Y43         FDRE                                         r  NextROM_pulse_reg/C
                         clock pessimism             -0.515     1.449    
    SLICE_X52Y43         FDRE (Hold_fdre_C_D)         0.120     1.569    NextROM_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Program_Rom_inst/program_ROM_reg[7][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Program_Rom_inst/instruction_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.250ns (74.161%)  route 0.087ns (25.839%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.566     1.449    Program_Rom_inst/clk_IBUF_BUFG
    SLICE_X51Y43         FDRE                                         r  Program_Rom_inst/program_ROM_reg[7][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  Program_Rom_inst/program_ROM_reg[7][0]/Q
                         net (fo=1, routed)           0.087     1.677    Program_Rom_inst/program_ROM_reg[7][0]
    SLICE_X50Y43         LUT6 (Prop_lut6_I0_O)        0.045     1.722 r  Program_Rom_inst/instruction[0]_i_3/O
                         net (fo=1, routed)           0.000     1.722    Program_Rom_inst/instruction[0]_i_3_n_0
    SLICE_X50Y43         MUXF7 (Prop_muxf7_I1_O)      0.064     1.786 r  Program_Rom_inst/instruction_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.786    Program_Rom_inst/program_ROM[0]_0[0]
    SLICE_X50Y43         FDRE                                         r  Program_Rom_inst/instruction_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.837     1.964    Program_Rom_inst/clk_IBUF_BUFG
    SLICE_X50Y43         FDRE                                         r  Program_Rom_inst/instruction_reg[0]/C
                         clock pessimism             -0.502     1.462    
    SLICE_X50Y43         FDRE (Hold_fdre_C_D)         0.134     1.596    Program_Rom_inst/instruction_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 Program_Rom_inst/program_ROM_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Program_Rom_inst/instruction_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.259ns (76.378%)  route 0.080ns (23.622%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.566     1.449    Program_Rom_inst/clk_IBUF_BUFG
    SLICE_X55Y44         FDRE                                         r  Program_Rom_inst/program_ROM_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  Program_Rom_inst/program_ROM_reg[3][9]/Q
                         net (fo=1, routed)           0.080     1.670    Program_Rom_inst/program_ROM_reg[3][9]
    SLICE_X54Y44         LUT6 (Prop_lut6_I0_O)        0.045     1.715 r  Program_Rom_inst/instruction[9]_i_2/O
                         net (fo=1, routed)           0.000     1.715    Program_Rom_inst/instruction[9]_i_2_n_0
    SLICE_X54Y44         MUXF7 (Prop_muxf7_I0_O)      0.073     1.788 r  Program_Rom_inst/instruction_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.788    Program_Rom_inst/program_ROM[0]_0[9]
    SLICE_X54Y44         FDRE                                         r  Program_Rom_inst/instruction_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.837     1.964    Program_Rom_inst/clk_IBUF_BUFG
    SLICE_X54Y44         FDRE                                         r  Program_Rom_inst/instruction_reg[9]/C
                         clock pessimism             -0.502     1.462    
    SLICE_X54Y44         FDRE (Hold_fdre_C_D)         0.134     1.596    Program_Rom_inst/instruction_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 Program_Rom_inst/program_ROM_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Program_Rom_inst/instruction_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.248ns (73.134%)  route 0.091ns (26.866%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.564     1.447    Program_Rom_inst/clk_IBUF_BUFG
    SLICE_X51Y39         FDRE                                         r  Program_Rom_inst/program_ROM_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y39         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Program_Rom_inst/program_ROM_reg[2][1]/Q
                         net (fo=1, routed)           0.091     1.679    Program_Rom_inst/program_ROM_reg[2][1]
    SLICE_X50Y39         LUT6 (Prop_lut6_I1_O)        0.045     1.724 r  Program_Rom_inst/instruction[1]_i_2/O
                         net (fo=1, routed)           0.000     1.724    Program_Rom_inst/instruction[1]_i_2_n_0
    SLICE_X50Y39         MUXF7 (Prop_muxf7_I0_O)      0.062     1.786 r  Program_Rom_inst/instruction_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.786    Program_Rom_inst/program_ROM[0]_0[1]
    SLICE_X50Y39         FDRE                                         r  Program_Rom_inst/instruction_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.835     1.962    Program_Rom_inst/clk_IBUF_BUFG
    SLICE_X50Y39         FDRE                                         r  Program_Rom_inst/instruction_reg[1]/C
                         clock pessimism             -0.502     1.460    
    SLICE_X50Y39         FDRE (Hold_fdre_C_D)         0.134     1.594    Program_Rom_inst/instruction_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 Program_Rom_inst/program_ROM_reg[7][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Program_Rom_inst/instruction_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.260ns (83.620%)  route 0.051ns (16.380%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.565     1.448    Program_Rom_inst/clk_IBUF_BUFG
    SLICE_X48Y41         FDRE                                         r  Program_Rom_inst/program_ROM_reg[7][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  Program_Rom_inst/program_ROM_reg[7][4]/Q
                         net (fo=1, routed)           0.051     1.640    Program_Rom_inst/program_ROM_reg[7][4]
    SLICE_X49Y41         LUT6 (Prop_lut6_I0_O)        0.045     1.685 r  Program_Rom_inst/instruction[4]_i_3/O
                         net (fo=1, routed)           0.000     1.685    Program_Rom_inst/instruction[4]_i_3_n_0
    SLICE_X49Y41         MUXF7 (Prop_muxf7_I1_O)      0.074     1.759 r  Program_Rom_inst/instruction_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.759    Program_Rom_inst/program_ROM[0]_0[4]
    SLICE_X49Y41         FDRE                                         r  Program_Rom_inst/instruction_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.835     1.962    Program_Rom_inst/clk_IBUF_BUFG
    SLICE_X49Y41         FDRE                                         r  Program_Rom_inst/instruction_reg[4]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X49Y41         FDRE (Hold_fdre_C_D)         0.105     1.566    Program_Rom_inst/instruction_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Program_Rom_inst/program_ROM_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Program_Rom_inst/instruction_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.259ns (69.944%)  route 0.111ns (30.056%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.566     1.449    Program_Rom_inst/clk_IBUF_BUFG
    SLICE_X49Y44         FDRE                                         r  Program_Rom_inst/program_ROM_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y44         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  Program_Rom_inst/program_ROM_reg[3][5]/Q
                         net (fo=1, routed)           0.111     1.701    Program_Rom_inst/program_ROM_reg[3][5]
    SLICE_X50Y43         LUT6 (Prop_lut6_I0_O)        0.045     1.746 r  Program_Rom_inst/instruction[5]_i_2/O
                         net (fo=1, routed)           0.000     1.746    Program_Rom_inst/instruction[5]_i_2_n_0
    SLICE_X50Y43         MUXF7 (Prop_muxf7_I0_O)      0.073     1.819 r  Program_Rom_inst/instruction_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.819    Program_Rom_inst/program_ROM[0]_0[5]
    SLICE_X50Y43         FDRE                                         r  Program_Rom_inst/instruction_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.837     1.964    Program_Rom_inst/clk_IBUF_BUFG
    SLICE_X50Y43         FDRE                                         r  Program_Rom_inst/instruction_reg[5]/C
                         clock pessimism             -0.478     1.486    
    SLICE_X50Y43         FDRE (Hold_fdre_C_D)         0.134     1.620    Program_Rom_inst/instruction_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Program_Rom_inst/program_ROM_reg[4][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Program_Rom_inst/instruction_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.250ns (70.988%)  route 0.102ns (29.012%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.565     1.448    Program_Rom_inst/clk_IBUF_BUFG
    SLICE_X51Y42         FDRE                                         r  Program_Rom_inst/program_ROM_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y42         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  Program_Rom_inst/program_ROM_reg[4][2]/Q
                         net (fo=1, routed)           0.102     1.691    Program_Rom_inst/program_ROM_reg[4][2]
    SLICE_X52Y42         LUT6 (Prop_lut6_I5_O)        0.045     1.736 r  Program_Rom_inst/instruction[2]_i_3/O
                         net (fo=1, routed)           0.000     1.736    Program_Rom_inst/instruction[2]_i_3_n_0
    SLICE_X52Y42         MUXF7 (Prop_muxf7_I1_O)      0.064     1.800 r  Program_Rom_inst/instruction_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.800    Program_Rom_inst/program_ROM[0]_0[2]
    SLICE_X52Y42         FDRE                                         r  Program_Rom_inst/instruction_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.836     1.963    Program_Rom_inst/clk_IBUF_BUFG
    SLICE_X52Y42         FDRE                                         r  Program_Rom_inst/instruction_reg[2]/C
                         clock pessimism             -0.499     1.464    
    SLICE_X52Y42         FDRE (Hold_fdre_C_D)         0.134     1.598    Program_Rom_inst/instruction_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 Program_Rom_inst/program_ROM_reg[4][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Program_Rom_inst/instruction_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.283ns (85.214%)  route 0.049ns (14.786%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.566     1.449    Program_Rom_inst/clk_IBUF_BUFG
    SLICE_X54Y43         FDRE                                         r  Program_Rom_inst/program_ROM_reg[4][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y43         FDRE (Prop_fdre_C_Q)         0.164     1.613 r  Program_Rom_inst/program_ROM_reg[4][11]/Q
                         net (fo=1, routed)           0.049     1.662    Program_Rom_inst/program_ROM_reg[4][11]
    SLICE_X55Y43         LUT6 (Prop_lut6_I5_O)        0.045     1.707 r  Program_Rom_inst/instruction[11]_i_4/O
                         net (fo=1, routed)           0.000     1.707    Program_Rom_inst/instruction[11]_i_4_n_0
    SLICE_X55Y43         MUXF7 (Prop_muxf7_I1_O)      0.074     1.781 r  Program_Rom_inst/instruction_reg[11]_i_2/O
                         net (fo=1, routed)           0.000     1.781    Program_Rom_inst/program_ROM[0]_0[11]
    SLICE_X55Y43         FDRE                                         r  Program_Rom_inst/instruction_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.837     1.964    Program_Rom_inst/clk_IBUF_BUFG
    SLICE_X55Y43         FDRE                                         r  Program_Rom_inst/instruction_reg[11]/C
                         clock pessimism             -0.502     1.462    
    SLICE_X55Y43         FDRE (Hold_fdre_C_D)         0.105     1.567    Program_Rom_inst/instruction_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 Program_Rom_inst/program_ROM_reg[7][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Program_Rom_inst/instruction_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.251ns (74.551%)  route 0.086ns (25.448%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.565     1.448    Program_Rom_inst/clk_IBUF_BUFG
    SLICE_X48Y41         FDRE                                         r  Program_Rom_inst/program_ROM_reg[7][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  Program_Rom_inst/program_ROM_reg[7][3]/Q
                         net (fo=1, routed)           0.086     1.675    Program_Rom_inst/program_ROM_reg[7][3]
    SLICE_X49Y41         LUT6 (Prop_lut6_I0_O)        0.045     1.720 r  Program_Rom_inst/instruction[3]_i_3/O
                         net (fo=1, routed)           0.000     1.720    Program_Rom_inst/instruction[3]_i_3_n_0
    SLICE_X49Y41         MUXF7 (Prop_muxf7_I1_O)      0.065     1.785 r  Program_Rom_inst/instruction_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.785    Program_Rom_inst/program_ROM[0]_0[3]
    SLICE_X49Y41         FDRE                                         r  Program_Rom_inst/instruction_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=157, routed)         0.835     1.962    Program_Rom_inst/clk_IBUF_BUFG
    SLICE_X49Y41         FDRE                                         r  Program_Rom_inst/instruction_reg[3]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X49Y41         FDRE (Hold_fdre_C_D)         0.105     1.566    Program_Rom_inst/instruction_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y43   NextROM_prev_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y43   NextROM_pulse_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y41   Program_Rom_inst/instruction_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y41   Program_Rom_inst/instruction_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y43   Program_Rom_inst/instruction_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y42   Program_Rom_inst/instruction_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y42   Program_Rom_inst/instruction_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y44   Program_Rom_inst/instruction_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y44   Program_Rom_inst/instruction_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y38   Program_Rom_inst/program_ROM_reg[0][1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y36   Slow_Clk_inst/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y36   Slow_Clk_inst/count_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y36   Slow_Clk_inst/count_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y36   Slow_Clk_inst/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y38   Program_Rom_inst/program_ROM_reg[0][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y40   Program_Rom_inst/program_ROM_reg[4][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y40   Program_Rom_inst/program_ROM_reg[4][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y40   Program_Rom_inst/program_ROM_reg[4][4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y40   Program_Rom_inst/program_ROM_reg[5][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y41   Program_Rom_inst/instruction_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y41   Program_Rom_inst/instruction_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y38   Program_Rom_inst/p_signal_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y42   Program_Rom_inst/program_ROM_reg[0][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y42   Program_Rom_inst/program_ROM_reg[0][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y42   Program_Rom_inst/program_ROM_reg[0][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y42   Program_Rom_inst/program_ROM_reg[1][4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y42   Program_Rom_inst/program_ROM_reg[1][5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y42   Program_Rom_inst/program_ROM_reg[1][6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y42   Program_Rom_inst/program_ROM_reg[1][7]/C



