(kicad_sch
	(version 20250114)
	(generator "eeschema")
	(generator_version "9.0")
	(uuid "ae94ceca-4d68-453f-b07d-0eb7fd200eb6")
	(paper "A4")
	(title_block
		(title "Azukar FPGA")
		(date "2026-02-04")
		(rev "1.4")
		(company "Maximiliano Simonazzi, Valentin Gomez Espeche")
		(comment 1 "attribution to the original AZUKAR project is preserved.")
		(comment 2 "This design may be copied, modified, manufactured, and distributed provided that")
		(comment 3 "Year: 2026")
		(comment 4 "License: CERN Open Hardware Licence v2 – Permissive (CERN-OHL-P-2.0)")
	)
	(lib_symbols)
	(text "# English\n\nThis design is released under the CERN Open Hardware Licence v2 - Permissive (CERN-OHL-P-2.0).\n\nYou are free to copy, modify, manufacture, and distribute this design, provided that attribution\nto the original AZUKAR project is preserved.\n\nThis is an independent hardware design based on publicly available documentation of the Lattice\niCE40HX FPGA family. It is not affiliated with or endorsed by Lattice Semiconductor."
		(exclude_from_sim no)
		(at 38.862 132.334 0)
		(effects
			(font
				(size 2.54 2.54)
			)
			(justify left)
		)
		(uuid "4730c760-a281-4878-8d29-e9fa8becba1b")
	)
	(text "# Español\n\nEste diseño se publica bajo la licencia CERN Open Hardware Licence v2 - Permissive (CERN-OHL-P-2.0).\n\nSos libre de copiar, modificar, fabricar y distribuir este diseño, siempre que se mantenga la atribución\nal proyecto original AZUKAR.\n\nEste es un diseño de hardware independiente basado en documentación de acceso público de la familia de\nFPGA Lattice iCE40HX. No está afiliado a ni avalado por Lattice Semiconductor."
		(exclude_from_sim no)
		(at 38.1 73.152 0)
		(effects
			(font
				(size 2.54 2.54)
			)
			(justify left)
		)
		(uuid "84b793b0-ae08-447f-99c3-44802af77f7a")
	)
	(text "Licencia / License"
		(exclude_from_sim no)
		(at 80.01 30.734 0)
		(effects
			(font
				(size 10.16 10.16)
				(thickness 2.032)
				(bold yes)
			)
			(justify left)
		)
		(uuid "c5d3987d-4e76-431c-a444-2b47c32a4bf3")
	)
)
