# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 790 0.001024 2048 4.58e-41 2520 16512 2.06848 100.633 65.5156 168.269 168.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 790 0.001024 2048 4.58505e-41 2520 16560 2.07306 119.855 65.6736 187.652 187.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 790 0.001024 2048 4.55702e-41 2520 16480 2.06461 124.164 65.4156 191.704 191.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 790 0.001024 2048 4.58967e-41 2520 16512 2.07267 116.083 65.5548 183.762 183.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 790 0.001024 2048 4.56109e-41 2520 16500 2.07046 118.04 65.601 185.762 185.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 790 0.001024 2048 4.57958e-41 2520 16464 2.06848 119.392 65.4662 186.979 187.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 790 0.001024 2048 4.57902e-41 2520 16440 2.06285 120.107 65.4907 187.712 187.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 790 0.001024 2048 4.57986e-41 2520 16384 2.06438 117.703 65.3057 185.125 185.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 790 0.001024 2048 4.57552e-41 2520 16320 2.06643 116.91 65.3489 184.377 184.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 790 0.001024 2048 4.56053e-41 2520 16400 2.06874 123.627 65.5361 191.286 191.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 790 0.001024 2048 4.58112e-41 2520 16128 2.0521 134.992 64.938 202.035 202.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 790 0.001024 2048 4.56417e-41 2520 16576 2.08141 100.652 65.6096 168.395 168.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 790 0.001024 2048 4.57342e-41 2520 16560 2.07258 101.839 65.5336 169.497 169.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 790 0.001024 2048 4.56851e-41 2520 16560 2.07258 102.381 65.6165 170.127 170.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 790 0.001024 2048 4.58995e-41 2520 16576 2.07053 102.957 65.6213 170.7 170.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 790 0.001024 2048 4.56837e-41 2520 16512 2.07053 107.34 65.4725 174.933 174.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 790 0.001024 2048 4.58407e-41 2520 16560 2.07462 120.055 65.6687 187.847 187.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 790 0.001024 2048 4.55548e-41 2520 16480 2.06422 117.981 65.4211 185.52 185.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 790 0.001024 2048 4.58841e-41 2520 16512 2.07226 123.73 65.5644 191.419 191.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 790 0.001024 2048 4.57048e-41 2520 16500 2.07066 123.828 65.5217 191.475 191.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 790 0.001024 2048 4.558e-41 2520 16464 2.06438 124.053 65.5225 191.694 191.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 790 0.001024 2048 4.57244e-41 2520 16440 2.06029 124.365 65.4751 191.954 192.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 790 0.001024 2048 4.55716e-41 2520 16384 2.06448 119.051 65.3466 186.514 186.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 790 0.001024 2048 4.58827e-41 2520 16320 2.06234 126.556 65.2964 193.964 194.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 790 0.001024 2048 4.57986e-41 2520 16400 2.07072 132.29 65.5905 200.003 200.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 790 0.001024 2048 4.58841e-41 2520 16128 2.05549 123.687 64.9525 190.749 190.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 790 0.001024 2048 4.58953e-41 2520 16576 2.07443 95.3836 65.5444 163.054 163.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 790 0.001024 2048 4.58519e-41 2520 16560 2.07405 107.073 65.5437 174.743 174.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 790 0.001024 2048 4.57496e-41 2520 16560 2.07571 101.362 65.5574 169.046 169.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 790 0.001024 2048 4.57062e-41 2520 16576 2.07258 102.962 65.679 170.767 170.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 790 0.001024 2048 4.55534e-41 2520 16512 2.07258 101.906 65.467 169.501 169.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 790 0.001024 2048 4.58393e-41 2520 16560 2.07462 125.369 65.6771 193.176 193.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 790 0.001024 2048 4.56963e-41 2520 16416 2.06413 90.8449 65.4142 158.374 158.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 790 0.001024 2048 4.58323e-41 2520 16480 2.06432 125.124 65.4291 192.666 192.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 790 0.001024 2048 4.58225e-41 2520 16320 2.06234 87.8387 65.2732 155.227 155.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 790 0.001024 2048 4.58365e-41 2520 16512 2.07514 117.158 66.1822 185.471 185.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 790 0.001024 2048 4.56347e-41 2520 16320 2.06643 83.0094 65.3066 150.432 150.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 790 0.001024 2048 4.5779e-41 2520 16500 2.07312 119.906 65.5339 187.564 187.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 790 0.001024 2048 4.56333e-41 2520 16400 2.07053 85.7841 65.5319 153.44 153.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 790 0.001024 2048 4.55604e-41 2520 16464 2.0657 142.568 65.5173 210.205 210.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 790 0.001024 2048 4.56907e-41 2520 16352 2.06739 96.7411 65.4682 164.328 164.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 790 0.001024 2048 4.55758e-41 2520 16440 2.06259 138.447 65.4804 206.041 206.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 790 0.001024 2048 4.58e-41 2520 16320 2.06384 99.4956 65.4332 167.045 167.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 790 0.001024 2048 4.57874e-41 2520 16384 2.06355 135.356 65.3561 202.83 202.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 790 0.001024 2048 4.57356e-41 2520 16128 2.05469 95.6003 64.9626 162.67 162.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 790 0.001024 2048 4.57986e-41 2520 16320 2.06221 122.391 65.3944 189.907 189.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 790 0.001024 2048 4.55983e-41 2520 16128 2.06643 86.5503 65.2972 153.965 154.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 790 0.001024 2048 4.58561e-41 2520 16400 2.07053 127.798 65.5266 195.448 195.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 790 0.001024 2048 4.56487e-41 2520 16000 2.05405 94.7363 64.999 161.842 161.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 790 0.001024 2048 4.56137e-41 2520 16576 2.07238 95.8812 65.554 163.562 163.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 790 0.001024 2048 4.56655e-41 2520 16560 2.07197 100.874 65.5332 168.531 168.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 790 0.001024 2048 4.58757e-41 2520 16560 2.07475 99.4099 65.6165 167.156 167.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 790 0.001024 2048 4.5744e-41 2520 16512 2.07251 66.7023 65.6083 134.433 134.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 790 0.001024 2048 4.57944e-41 2520 16576 2.07363 114.489 65.6188 182.233 182.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 790 0.001024 2048 4.56403e-41 2520 16464 2.06643 74.7003 65.5301 142.348 142.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 790 0.001024 2048 4.55786e-41 2520 16512 2.06848 109.693 65.4787 177.294 177.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 790 0.001024 2048 4.58995e-41 2520 16384 2.06406 72.9024 65.3568 140.375 140.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 790 0.001024 2048 4.58981e-41 2520 16560 2.07066 121.442 66.2579 189.823 189.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 790 0.001024 2048 4.58337e-41 2520 16416 2.06157 88.5228 65.426 156.064 156.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 790 0.001024 2048 4.558e-41 2520 16480 2.06422 117.644 65.4335 185.193 185.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 790 0.001024 2048 4.56165e-41 2520 16320 2.06438 83.8236 65.2165 151.158 151.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 790 0.001024 2048 4.57426e-41 2520 16512 2.07453 138.611 65.6029 206.341 206.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 790 0.001024 2048 4.57342e-41 2520 16320 2.06515 93.4771 65.3614 160.955 161.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 790 0.001024 2048 4.57678e-41 2520 16500 2.07187 138.647 65.546 206.315 206.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 790 0.001024 2048 4.5594e-41 2520 16400 2.07277 99.2977 65.5889 167.016 167.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 790 0.001024 2048 4.57636e-41 2520 16464 2.06426 133.417 65.514 201.047 201.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 790 0.001024 2048 4.56949e-41 2520 16352 2.06707 93.0865 65.521 160.727 160.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 790 0.001024 2048 4.55604e-41 2520 16440 2.06266 127.48 65.4792 195.073 195.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 790 0.001024 2048 4.58098e-41 2520 16320 2.06592 91.7324 65.4286 159.279 159.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 790 0.001024 2048 4.58897e-41 2520 16384 2.06477 124.741 65.297 192.154 192.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 790 0.001024 2048 4.57272e-41 2520 16128 2.05824 88.1501 64.9505 155.21 155.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 790 0.001024 2048 4.57958e-41 2525 16576 2.07526 106.983 65.5947 174.707 174.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 790 0.001024 2048 4.58141e-41 2525 16560 2.07632 97.2844 65.561 164.975 165.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 790 0.001024 2048 4.58533e-41 2525 16480 2.0687 63.512 65.5173 131.15 131.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 790 0.001024 2048 4.55969e-41 2525 16560 2.07258 104.212 65.5958 171.933 171.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 790 0.001024 2048 4.57062e-41 2525 16512 2.07581 69.2552 65.6569 137.039 137.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 790 0.001024 2048 4.58267e-41 2525 16520 2.06643 109.551 65.5713 177.242 177.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 790 0.001024 2048 4.59009e-41 2525 16464 2.07053 72.063 65.5762 139.76 139.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 790 0.001024 2048 4.56879e-41 2525 16512 2.07274 112.302 65.5264 179.955 180.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 790 0.001024 2048 4.56641e-41 2525 16384 2.06294 75.1417 65.3884 142.643 142.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 790 0.001024 2048 4.56669e-41 2525 16488 2.0703 122.267 65.5154 189.904 189.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 790 0.001024 2048 4.57804e-41 2525 16416 2.07053 89.3694 65.4638 156.957 157.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 790 0.001024 2048 4.58e-41 2525 16480 2.06976 118.965 65.531 186.616 186.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 790 0.001024 2048 4.58014e-41 2525 16320 2.06346 84.4507 65.2589 151.825 151.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 790 0.001024 2048 4.58028e-41 2525 16512 2.07408 136.589 65.6439 204.36 204.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 790 0.001024 2048 4.56683e-41 2525 16320 2.06406 94.3575 65.3369 161.81 161.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 790 0.001024 2048 4.5758e-41 2525 16500 2.07053 137.104 65.6375 204.868 204.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 790 0.001024 2048 4.57524e-41 2525 16400 2.0695 99.6577 65.5761 167.355 167.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 790 0.001024 2048 4.56011e-41 2525 16464 2.06829 130.227 65.5622 197.911 197.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 790 0.001024 2048 4.58617e-41 2525 16352 2.07053 90.964 65.5163 158.602 158.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 790 0.001024 2048 4.56921e-41 2525 16440 2.06458 127.098 65.472 194.688 194.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 790 0.001024 2048 4.57244e-41 2525 16320 2.06963 91.2213 65.4702 158.812 158.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 790 0.001024 2048 4.58589e-41 2525 16384 2.06282 127.322 65.4015 194.84 194.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 790 0.001024 2048 4.58197e-41 2525 16128 2.05619 89.1498 65.0508 156.309 156.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 790 0.001024 2048 4.56165e-41 2528 16576 2.07258 94.6872 65.623 162.435 162.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 790 0.001024 2048 4.55688e-41 2528 16512 2.06938 62.1468 65.5835 129.852 129.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 790 0.001024 2048 4.55576e-41 2528 16560 2.07286 97.6628 65.6037 165.392 165.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 790 0.001024 2048 4.58365e-41 2528 16480 2.07376 64.8479 65.4931 132.467 132.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 790 0.001024 2048 4.57958e-41 2528 16560 2.07258 108.868 65.6764 176.666 176.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 790 0.001024 2048 4.56039e-41 2528 16512 2.51478 67.7286 65.9243 136.623 136.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 790 0.001024 2048 4.55758e-41 2528 16520 2.07258 101.979 65.5211 169.622 169.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 790 0.001024 2048 4.56963e-41 2528 16464 2.06771 66.3914 65.5463 134.058 134.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 790 0.001024 2048 4.57104e-41 2528 16296 2.06083 55.6095 65.2439 122.966 123.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 790 0.001024 2048 4.56809e-41 2528 16512 2.07277 104.589 65.5338 172.25 172.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 790 0.001024 2048 4.58869e-41 2528 16384 2.06234 69.7549 65.4253 137.292 137.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 790 0.001024 2048 4.5751e-41 2528 16320 2.06045 58.7041 65.3554 126.173 126.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 790 0.001024 2048 4.56095e-41 2528 16488 2.06918 138.279 65.5482 205.95 206.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 790 0.001024 2048 4.57174e-41 2528 16416 2.07011 94.2209 65.4901 161.833 161.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 790 0.001024 2048 4.57958e-41 2528 16200 2.05421 78.4998 65.1157 145.721 145.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 790 0.001024 2048 4.57846e-41 2528 16480 2.06931 133.396 65.7979 201.316 201.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 790 0.001024 2048 4.56529e-41 2528 16320 2.06269 96.4654 65.4344 164.016 164.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 790 0.001024 2048 4.58701e-41 2528 16320 2.06666 76.4144 65.5338 144.066 144.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 790 0.001024 2048 4.57188e-41 2528 16512 2.07462 123.469 65.8049 191.401 191.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 790 0.001024 2048 4.58183e-41 2528 16320 2.05942 87.7404 65.4143 155.267 155.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 790 0.001024 2048 4.58477e-41 2528 16128 2.05619 77.738 65.1066 144.953 145.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 790 0.001024 2048 4.58841e-41 2528 16500 2.07213 126.994 65.6043 194.721 194.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 790 0.001024 2048 4.58421e-41 2528 16400 2.07194 90.4689 65.6564 158.255 158.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 790 0.001024 2048 4.58393e-41 2528 16200 2.06099 77.918 65.3865 145.417 145.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 790 0.001024 2048 4.58561e-41 2528 16464 2.07053 122.541 65.5378 190.198 190.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 790 0.001024 2048 4.57454e-41 2528 16352 2.06915 88.3622 65.5964 156.081 156.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 790 0.001024 2048 4.58379e-41 2528 16128 2.05795 74.3937 65.2362 141.739 141.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 790 0.001024 2048 4.56529e-41 2528 16440 2.06838 123.197 65.5027 190.82 190.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 790 0.001024 2048 4.58127e-41 2528 16320 2.06867 89.0456 65.5561 156.724 156.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 790 0.001024 2048 4.58911e-41 2528 16200 2.07059 75.4871 65.5021 143.114 143.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 790 0.001024 2048 4.5744e-41 2528 16384 2.05664 121.754 65.373 189.231 189.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 790 0.001024 2048 4.56907e-41 2528 16128 2.05357 90.1278 65.0054 157.239 157.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 790 0.001024 2048 4.58729e-41 2528 16128 2.06262 75.3779 65.4254 142.917 142.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 790 0.001024 2048 4.57384e-41 2520 16576 2.07539 97.0733 65.6042 164.806 164.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 790 0.001024 2048 4.57118e-41 2520 16512 2.06707 64.3186 65.5246 131.961 132.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 790 0.001024 2048 4.58028e-41 2520 16560 2.06938 107.201 65.5943 174.917 174.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 790 0.001024 2048 4.57916e-41 2520 16480 2.06307 71.363 65.4252 138.902 138.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 790 0.001024 2048 4.55716e-41 2520 16440 2.06029 58.8348 65.4371 126.386 126.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 790 0.001024 2048 4.58617e-41 2520 16560 2.0727 101.929 65.6075 169.663 169.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 790 0.001024 2048 4.56487e-41 2520 16512 2.07434 66.3305 65.6074 134.066 134.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 790 0.001024 2048 4.58239e-41 2520 16416 2.06234 55.3042 65.4905 122.909 122.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 790 0.001024 2048 4.56823e-41 2520 16576 2.06957 131.524 65.6084 199.253 199.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 790 0.001024 2048 4.58547e-41 2520 16464 2.06643 87.1793 65.5307 154.83 154.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 790 0.001024 2048 4.56445e-41 2520 16464 2.07344 74.4227 65.6292 142.176 142.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 790 0.001024 2048 4.5786e-41 2520 16512 2.07027 127.121 65.4699 194.714 194.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 790 0.001024 2048 4.58197e-41 2520 16384 2.06528 84.2383 65.2828 151.642 151.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 790 0.001024 2048 4.59037e-41 2520 16320 2.06227 68.1828 65.3049 135.603 135.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 790 0.001024 2048 4.57005e-41 2520 16560 2.06637 128.293 65.68 196.09 196.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 790 0.001024 2048 4.58351e-41 2520 16416 2.06429 91.1524 65.425 158.695 158.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 790 0.001024 2048 4.58757e-41 2520 16416 2.07258 81.1704 65.618 148.915 148.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 790 0.001024 2048 4.58897e-41 2520 16128 2.05942 71.2512 65.0935 138.457 138.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 790 0.001024 2048 4.56795e-41 2520 16480 2.06234 125.104 65.4745 192.691 192.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 790 0.001024 2048 4.56571e-41 2520 16320 2.06234 88.502 65.2116 155.826 155.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 790 0.001024 2048 4.55646e-41 2520 16320 2.06179 78.6651 65.4892 146.267 146.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 790 0.001024 2048 4.57286e-41 2520 16000 2.05344 69.2205 64.8396 136.167 136.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 790 0.001024 2048 4.56795e-41 2520 16512 2.07072 123.279 65.5378 190.942 190.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 790 0.001024 2048 4.55997e-41 2520 16320 2.06403 85.9596 65.3041 153.38 153.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 790 0.001024 2048 4.57272e-41 2520 16128 2.05824 73.2732 65.0369 140.421 140.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 790 0.001024 2048 4.56669e-41 2520 16128 2.06336 67.285 65.3399 134.742 134.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 790 0.001024 2048 4.5807e-41 2520 16500 2.06909 122.611 65.541 190.275 190.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 790 0.001024 2048 4.55786e-41 2520 16400 2.06714 93.2779 65.591 160.988 161.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 790 0.001024 2048 4.58463e-41 2520 16200 2.05824 76.2801 65.2642 143.656 143.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 790 0.001024 2048 4.58841e-41 2520 16000 2.05286 70.8815 64.997 137.982 138.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 790 0.001024 2048 4.56403e-41 2544 16512 2.07498 108.48 65.5831 176.189 176.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 790 0.001024 2048 4.58659e-41 2544 16448 2.0703 67.498 65.5051 135.123 135.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 790 0.001024 2048 4.57818e-41 2544 16416 2.07149 56.0215 65.5601 123.703 123.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 790 0.001024 2048 4.56557e-41 2544 16480 2.07277 102.482 65.5177 170.123 170.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 790 0.001024 2048 4.55744e-41 2544 16400 2.06454 66.5684 65.4098 134.097 134.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 790 0.001024 2048 4.58014e-41 2544 16320 2.06202 55.164 65.3623 122.639 122.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 790 0.001024 2048 4.58056e-41 2544 16464 2.07216 128.624 65.4986 196.244 196.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 790 0.001024 2048 4.57412e-41 2544 16416 2.06874 85.1804 65.5061 152.809 152.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 790 0.001024 2048 4.57846e-41 2544 16272 2.06288 72.1203 65.2362 139.475 139.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 790 0.001024 2048 4.57062e-41 2544 16320 2.07258 61.4687 65.5394 129.135 129.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 790 0.001024 2048 4.5723e-41 2544 16464 2.06848 125.046 65.5698 192.737 192.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 790 0.001024 2048 4.58e-41 2544 16352 2.05619 82.6219 65.4065 150.137 150.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 790 0.001024 2048 4.56655e-41 2544 16296 2.05821 68.3326 65.3593 135.803 135.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 790 0.001024 2048 4.58687e-41 2544 16128 2.05821 60.3995 65.0793 127.589 127.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 790 0.001024 2048 4.5786e-41 2544 16448 2.07258 120.248 65.4953 187.868 187.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 790 0.001024 2048 4.55828e-41 2544 16384 2.07178 80.8711 65.538 148.534 148.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 790 0.001024 2048 4.56949e-41 2544 16320 2.07235 68.0151 65.5521 135.692 135.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 790 0.001024 2048 4.58211e-41 2544 16128 2.06234 60.3316 65.1983 127.645 127.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 790 0.001024 2048 4.55562e-41 2544 16416 2.06381 122.689 65.4406 190.246 190.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 790 0.001024 2048 4.57202e-41 2544 16272 2.06234 88.4568 65.2411 155.81 155.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 790 0.001024 2048 4.59093e-41 2544 16200 2.06003 75.1596 65.2805 142.552 142.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 790 0.001024 2048 4.58211e-41 2544 16128 2.06352 70.6624 65.2375 138.016 138.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 790 0.001024 2048 4.58435e-41 2544 16400 2.06234 121.946 65.4178 189.479 189.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 790 0.001024 2048 4.56067e-41 2544 16320 2.06352 87.7592 65.4085 155.285 155.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 790 0.001024 2048 4.57902e-41 2544 16080 2.05619 74.3572 64.985 141.449 141.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 790 0.001024 2048 4.56585e-41 2544 16000 2.05802 68.7063 64.9761 135.791 135.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 790 0.001024 2048 4.55912e-41 2550 16480 2.07648 107.599 65.5573 175.283 175.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 790 0.001024 2048 4.57356e-41 2550 16448 2.07526 71.8664 65.6025 139.596 139.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 790 0.001024 2048 4.57426e-41 2550 16416 2.07315 59.3959 65.6 127.121 127.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 790 0.001024 2048 4.57468e-41 2550 16480 2.07392 101.86 65.5663 169.551 169.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 790 0.001024 2048 4.59079e-41 2550 16400 2.06771 66.4862 65.4584 134.065 134.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 790 0.001024 2048 4.58673e-41 2550 16320 2.06 55.8202 65.3637 123.294 123.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 790 0.001024 2048 4.58337e-41 2550 16320 2.06877 48.906 65.4601 116.486 116.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 790 0.001024 2048 4.58169e-41 2550 16464 2.07318 128.425 65.5474 196.096 196.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 790 0.001024 2048 4.58911e-41 2550 16416 2.07667 83.7366 65.555 151.423 151.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 790 0.001024 2048 4.58211e-41 2550 16272 2.0625 69.9617 65.2834 137.36 137.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 790 0.001024 2048 4.55814e-41 2550 16320 2.07453 60.7627 65.548 128.438 128.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 790 0.001024 2048 4.58337e-41 2550 16464 2.07027 123.821 65.5775 191.522 191.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 790 0.001024 2048 4.55576e-41 2550 16352 2.06029 81.5022 65.4725 149.088 149.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 790 0.001024 2048 4.55842e-41 2550 16296 2.05997 67.3608 65.4274 134.899 134.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 790 0.001024 2048 4.55618e-41 2550 16128 2.05674 59.0068 65.1195 126.235 126.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 790 0.001024 2048 4.58225e-41 2550 16448 2.07258 120.159 65.6129 187.894 187.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 790 0.001024 2048 4.55646e-41 2550 16384 2.07261 82.2457 65.6125 149.982 150.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 790 0.001024 2048 4.55983e-41 2550 16320 2.07462 69.9538 65.6101 137.689 137.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 790 0.001024 2048 4.58715e-41 2550 16128 2.06368 61.6919 65.1997 129.006 129.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 790 0.001024 2048 4.58351e-41 2550 16416 2.06845 126.142 65.481 193.745 193.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 790 0.001024 2048 4.56613e-41 2550 16272 2.06362 91.0217 65.3432 158.479 158.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 790 0.001024 2048 4.58547e-41 2550 16200 2.0593 77.7503 65.2865 145.149 145.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 790 0.001024 2048 4.56333e-41 2550 16128 2.06109 71.7189 65.3517 139.184 139.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 790 0.001024 2048 4.55997e-41 2550 15840 2.04429 68.0491 64.7214 134.866 134.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 790 0.001024 2048 4.57916e-41 2550 16400 2.06918 124.248 65.5087 191.878 191.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 790 0.001024 2048 4.57132e-41 2550 16320 2.0665 90.9193 65.5201 158.559 158.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 790 0.001024 2048 4.58841e-41 2550 16080 2.06074 75.2588 65.0839 142.455 142.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 790 0.001024 2048 4.58014e-41 2550 16000 2.05824 69.4231 65.0858 136.618 136.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 790 0.001024 2048 4.55997e-41 2550 16000 2.06051 68.8742 65.2433 136.229 136.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 790 0.001024 2048 4.57888e-41 2520 16576 2.0727 101.384 65.555 169.076 169.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 790 0.001024 2048 4.56445e-41 2520 16512 2.06845 65.9251 65.4693 133.515 133.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 790 0.001024 2048 4.58813e-41 2520 16512 2.0737 54.8015 65.6112 122.537 122.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 790 0.001024 2048 4.58421e-41 2520 16384 2.06541 48.0061 65.2802 115.404 115.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 790 0.001024 2048 4.56599e-41 2520 16560 2.07206 129.044 65.5953 196.763 196.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 790 0.001024 2048 4.5758e-41 2520 16480 2.06336 83.1237 65.4745 150.713 150.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 790 0.001024 2048 4.58014e-41 2520 16440 2.06304 69.9617 65.4214 137.497 137.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 790 0.001024 2048 4.58028e-41 2520 16320 2.06029 59.7846 65.2216 127.117 127.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 790 0.001024 2048 4.56151e-41 2520 16560 2.07258 123.921 65.618 191.662 191.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 790 0.001024 2048 4.58365e-41 2520 16512 2.07264 80.2713 65.5573 147.954 148.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 790 0.001024 2048 4.57986e-41 2520 16416 2.0639 66.5354 65.4127 134.065 134.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 790 0.001024 2048 4.55969e-41 2520 16320 2.06182 58.4196 65.3502 125.884 125.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 790 0.001024 2048 4.56585e-41 2520 16320 2.06013 52.3164 65.4735 119.9 119.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 790 0.001024 2048 4.58056e-41 2520 16576 2.07258 116.703 65.6017 184.433 184.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 790 0.001024 2048 4.56557e-41 2520 16464 2.0672 77.91 65.5278 145.555 145.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 790 0.001024 2048 4.58127e-41 2520 16464 2.07136 65.4564 65.6176 133.196 133.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 790 0.001024 2048 4.58267e-41 2520 16352 2.06717 57.5495 65.5218 125.19 125.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 790 0.001024 2048 4.57482e-41 2520 16240 2.06006 49.577 65.3275 117.016 117.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 790 0.001024 2048 4.5744e-41 2520 16512 2.0703 114.369 65.5233 182.012 182.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 790 0.001024 2048 4.55758e-41 2520 16384 2.06643 78.3065 65.2973 145.723 145.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 790 0.001024 2048 4.56459e-41 2520 16320 2.0609 65.5892 65.2961 132.997 133.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 790 0.001024 2048 4.56655e-41 2520 16128 2.05619 57.2447 65.0162 124.37 124.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 790 0.001024 2048 4.57846e-41 2520 16000 2.04893 52.1986 64.844 119.144 119.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 790 0.001024 2048 4.58701e-41 2560 16448 2.07802 99.6331 65.5965 167.361 167.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 790 0.001024 2048 4.58981e-41 2560 16384 2.06848 64.9648 65.5042 132.589 132.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 790 0.001024 2048 4.56123e-41 2560 16320 2.06608 54.3318 65.4351 121.885 121.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 790 0.001024 2048 4.58e-41 2560 16256 2.06234 47.145 65.2966 114.558 114.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 790 0.001024 2048 4.55604e-41 2560 16440 2.07619 126.429 65.5532 194.112 194.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 790 0.001024 2048 4.57762e-41 2560 16400 2.07398 81.2677 65.5453 148.938 148.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 790 0.001024 2048 4.57986e-41 2560 16320 2.06643 66.7771 65.4919 134.39 134.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 790 0.001024 2048 4.5765e-41 2560 16320 2.07418 59.3525 65.5424 127.021 127.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 790 0.001024 2048 4.5751e-41 2560 16200 2.06122 51.6214 65.3848 119.12 119.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 790 0.001024 2048 4.55814e-41 2560 16416 2.07056 122.216 65.5017 189.842 189.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 790 0.001024 2048 4.56193e-41 2560 16320 2.06246 77.8588 65.4193 145.393 145.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 790 0.001024 2048 4.58197e-41 2560 16272 2.0608 64.1638 65.4278 131.707 131.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 790 0.001024 2048 4.57594e-41 2560 16128 2.0615 56.8766 65.1594 124.15 124.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 790 0.001024 2048 4.57664e-41 2560 16080 2.05824 49.587 65.1672 116.868 116.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 790 0.001024 2048 4.56221e-41 2560 16408 2.06848 113.816 65.5581 181.493 181.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 790 0.001024 2048 4.56207e-41 2560 16352 2.06848 75.1699 65.5 142.789 142.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 790 0.001024 2048 4.58855e-41 2560 16296 2.06774 63.3321 65.5504 131.001 131.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 790 0.001024 2048 4.58098e-41 2560 16128 2.06029 55.2148 65.2527 122.58 122.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 790 0.001024 2048 4.57608e-41 2560 15960 2.0528 48.1155 64.8981 115.118 115.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 790 0.001024 2048 4.57272e-41 2560 16384 2.06643 113.841 65.4428 181.402 181.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 790 0.001024 2048 4.57412e-41 2560 16256 2.06432 76.8823 65.3304 144.329 144.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 790 0.001024 2048 4.56375e-41 2560 16128 2.06198 64.2803 65.1675 131.564 131.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 790 0.001024 2048 4.56613e-41 2560 16128 2.06259 58.0393 65.345 125.502 125.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 790 0.001024 2048 4.56319e-41 2560 16000 2.06461 52.9743 65.0972 120.189 120.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 790 0.001024 2048 4.5723e-41 2560 15744 2.048 50.2985 64.5984 116.997 117.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 790 0.001024 2048 4.58098e-41 2560 16480 2.07258 98.8592 65.6404 166.622 166.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 790 0.001024 2048 4.57244e-41 2560 16448 2.0768 110.205 65.5431 177.877 177.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 790 0.001024 2048 4.56109e-41 2560 16384 2.06739 73.6855 65.4694 141.274 141.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 790 0.001024 2048 4.56095e-41 2560 16320 2.06736 60.6761 65.4265 128.224 128.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 790 0.001024 2048 4.57244e-41 2560 16256 2.06432 54.0631 65.3369 121.517 121.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 790 0.001024 2048 4.57664e-41 2560 16320 2.0745 48.7546 65.5461 116.424 116.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 790 0.001024 2048 4.58715e-41 2560 16128 2.05907 45.7624 65.1131 112.986 113.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 790 0.001024 2048 4.56879e-41 2560 16128 2.05619 43.4966 65.2493 110.854 110.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 790 0.001024 2048 4.58323e-41 2560 16128 2.06234 40.3333 65.3484 107.793 107.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 790 0.001024 2048 4.56683e-41 2520 16352 2.06736 40.4951 65.5308 108.146 108.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 790 0.001024 2048 4.56361e-41 2560 16128 2.05878 39.8231 65.2588 107.193 107.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 790 0.001024 2048 4.56599e-41 2550 16240 2.06848 40.96 65.6285 108.711 108.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 790 0.001024 2048 4.57314e-41 2544 16240 2.06851 40.5176 65.5727 108.215 108.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 790 0.001024 2048 4.57202e-41 2528 16384 2.05974 45.9899 65.4159 113.519 113.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 790 0.001024 2048 4.5807e-41 2528 15840 2.05005 64.0881 64.8602 131.049 131.105
