/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  reg [18:0] _03_;
  reg [18:0] _04_;
  wire [28:0] _05_;
  reg [4:0] _06_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [11:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [13:0] celloutsig_0_17z;
  wire [35:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [11:0] celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [5:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [3:0] celloutsig_0_28z;
  wire [20:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_34z;
  wire [6:0] celloutsig_0_35z;
  wire [8:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [16:0] celloutsig_0_40z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_47z;
  wire [7:0] celloutsig_0_4z;
  wire [11:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire celloutsig_0_7z;
  wire celloutsig_0_84z;
  wire celloutsig_0_85z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [11:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire [10:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_34z = celloutsig_0_4z[0] ? celloutsig_0_5z[8] : celloutsig_0_24z;
  assign celloutsig_1_9z = celloutsig_1_5z ? celloutsig_1_3z : celloutsig_1_0z[5];
  assign celloutsig_0_15z = celloutsig_0_9z ? celloutsig_0_5z[3] : celloutsig_0_14z[4];
  assign celloutsig_0_23z = celloutsig_0_7z ? celloutsig_0_15z : celloutsig_0_11z;
  assign celloutsig_0_37z = ~(celloutsig_0_5z[9] | in_data[27]);
  assign celloutsig_0_85z = ~(celloutsig_0_70z | celloutsig_0_43z);
  assign celloutsig_0_1z = ~(in_data[52] | celloutsig_0_0z);
  assign celloutsig_0_6z = ~celloutsig_0_4z[0];
  assign celloutsig_0_70z = ~_00_;
  assign celloutsig_1_8z = ~celloutsig_1_5z;
  assign celloutsig_0_10z = ~celloutsig_0_7z;
  assign celloutsig_1_13z = ~celloutsig_1_11z;
  assign celloutsig_0_8z = in_data[82] | ~(celloutsig_0_3z);
  assign celloutsig_1_3z = celloutsig_1_0z[3] | ~(celloutsig_1_0z[8]);
  assign celloutsig_0_11z = celloutsig_0_1z | ~(celloutsig_0_2z);
  assign celloutsig_0_16z = celloutsig_0_3z | ~(celloutsig_0_6z);
  assign celloutsig_1_7z = ~(celloutsig_1_0z[6] ^ celloutsig_1_0z[7]);
  always_ff @(posedge clkin_data[32], posedge clkin_data[160])
    if (clkin_data[160]) _03_ <= 19'h00000;
    else _03_ <= { in_data[130:117], celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_2z };
  always_ff @(negedge clkin_data[32], negedge clkin_data[128])
    if (!clkin_data[128]) _04_ <= 19'h00000;
    else _04_ <= { _03_[17:0], celloutsig_1_2z };
  reg [28:0] _26_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _26_ <= 29'h00000000;
    else _26_ <= { celloutsig_0_17z[13:1], celloutsig_0_0z, celloutsig_0_17z, celloutsig_0_15z };
  assign { _05_[28], _00_, _05_[26:25], _01_, _05_[23:20], _02_, _05_[18:0] } = _26_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[96])
    if (clkin_data[96]) _06_ <= 5'h00;
    else _06_ <= { celloutsig_0_26z[4:1], celloutsig_0_22z };
  assign celloutsig_0_5z = { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_0z } / { 1'h1, in_data[20:14], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_1_19z = { _04_[14:8], celloutsig_1_18z, celloutsig_1_3z, celloutsig_1_13z, celloutsig_1_4z } / { 1'h1, _04_[1], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_11z };
  assign celloutsig_0_17z = { celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_15z } / { 1'h1, celloutsig_0_4z[4:0], celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_22z = { celloutsig_0_4z[6:2], celloutsig_0_20z, celloutsig_0_11z, celloutsig_0_10z } && { celloutsig_0_5z[11:10], celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_16z };
  assign celloutsig_0_27z = { _05_[28], _00_, celloutsig_0_7z } && { celloutsig_0_16z, celloutsig_0_24z, celloutsig_0_0z };
  assign celloutsig_0_43z = ! { celloutsig_0_26z, celloutsig_0_23z };
  assign celloutsig_1_4z = { celloutsig_1_0z[1], celloutsig_1_1z, celloutsig_1_2z } || celloutsig_1_0z[6:4];
  assign celloutsig_0_0z = in_data[36:27] < in_data[31:22];
  assign celloutsig_0_44z = { celloutsig_0_39z, celloutsig_0_28z } < { _06_[4:1], celloutsig_0_37z };
  assign celloutsig_0_47z = { celloutsig_0_35z[5], celloutsig_0_44z, celloutsig_0_26z } < { celloutsig_0_14z[10], _06_, celloutsig_0_9z, celloutsig_0_19z };
  assign celloutsig_1_1z = celloutsig_1_0z[3:1] < celloutsig_1_0z[7:5];
  assign celloutsig_1_2z = celloutsig_1_0z[11:3] < celloutsig_1_0z[8:0];
  assign celloutsig_0_2z = { in_data[45:41], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z } < in_data[65:54];
  assign celloutsig_0_3z = celloutsig_0_1z & ~(celloutsig_0_1z);
  assign celloutsig_0_7z = in_data[86] & ~(celloutsig_0_2z);
  assign celloutsig_0_36z = { in_data[81:74], celloutsig_0_23z } % { 1'h1, celloutsig_0_29z[8:3], celloutsig_0_23z, celloutsig_0_19z };
  assign celloutsig_0_40z = { celloutsig_0_14z[10:5], celloutsig_0_22z, celloutsig_0_22z, celloutsig_0_36z } % { 1'h1, in_data[71:56] };
  assign celloutsig_0_14z = { celloutsig_0_4z[2:0], celloutsig_0_4z, celloutsig_0_11z } % { 1'h1, celloutsig_0_5z[6:4], celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_8z };
  assign celloutsig_0_29z = { celloutsig_0_14z[9:4], celloutsig_0_22z, celloutsig_0_28z, celloutsig_0_7z, celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_28z, celloutsig_0_3z } % { 1'h1, _05_[26:25], _01_, _05_[23:20], _02_, _05_[18:9], celloutsig_0_27z, celloutsig_0_15z };
  assign celloutsig_0_4z = { in_data[59:54], celloutsig_0_2z, celloutsig_0_1z } * { in_data[16:10], celloutsig_0_3z };
  assign celloutsig_0_28z = { celloutsig_0_18z[13:11], celloutsig_0_10z } * { in_data[40:39], celloutsig_0_11z, celloutsig_0_3z };
  assign celloutsig_0_35z = - in_data[30:24];
  assign celloutsig_1_0z = - in_data[168:157];
  assign celloutsig_1_6z = - { celloutsig_1_0z[7], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_26z = - { in_data[65:61], celloutsig_0_24z };
  assign celloutsig_0_9z = & { celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_1z, in_data[82] };
  assign celloutsig_1_11z = & { _03_[16:4], celloutsig_1_9z };
  assign celloutsig_1_5z = | { in_data[161:157], celloutsig_1_1z };
  assign celloutsig_0_39z = | celloutsig_0_20z;
  assign celloutsig_0_12z = | { celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_18z = { in_data[67:34], celloutsig_0_11z, celloutsig_0_7z } <<< { in_data[49:30], celloutsig_0_7z, celloutsig_0_16z, celloutsig_0_17z };
  assign celloutsig_0_20z = { celloutsig_0_17z[10:3], celloutsig_0_19z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_9z } >>> { in_data[31:29], celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_19z, celloutsig_0_16z };
  assign celloutsig_1_18z = ~((celloutsig_1_11z & celloutsig_1_3z) | celloutsig_1_5z);
  assign celloutsig_0_24z = ~((celloutsig_0_13z & celloutsig_0_10z) | celloutsig_0_23z);
  assign celloutsig_0_84z = ~((celloutsig_0_47z & celloutsig_0_34z) | (celloutsig_0_40z[5] & celloutsig_0_17z[10]));
  assign celloutsig_0_13z = ~((celloutsig_0_10z & celloutsig_0_6z) | (celloutsig_0_11z & celloutsig_0_7z));
  assign celloutsig_0_19z = ~((celloutsig_0_18z[27] & celloutsig_0_11z) | (celloutsig_0_11z & celloutsig_0_17z[9]));
  assign { _05_[27], _05_[24], _05_[19] } = { _00_, _01_, _02_ };
  assign { out_data[128], out_data[106:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_84z, celloutsig_0_85z };
endmodule
