Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date             : Thu May 12 15:31:26 2022
| Host             : comparch.snu.ac.kr running 64-bit unknown
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7a200tfbg676-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.442        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.296        |
| Device Static (W)        | 0.146        |
| Effective TJA (C/W)      | 1.9          |
| Max Ambient (C)          | 82.3         |
| Junction Temperature (C) | 27.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.080 |        3 |       --- |             --- |
| Slice Logic             |     0.350 |    66996 |       --- |             --- |
|   LUT as Logic          |     0.313 |    32647 |    133800 |           24.40 |
|   CARRY4                |     0.028 |     5224 |     33450 |           15.62 |
|   Register              |     0.007 |    15485 |    267600 |            5.79 |
|   LUT as Shift Register |     0.001 |      346 |     46200 |            0.75 |
|   F7/F8 Muxes           |    <0.001 |      672 |    133800 |            0.50 |
|   Others                |     0.000 |     2424 |       --- |             --- |
| Signals                 |     0.476 |    51365 |       --- |             --- |
| Block RAM               |     0.387 |    229.5 |       365 |           62.88 |
| DSPs                    |     0.002 |        2 |       740 |            0.27 |
| I/O                     |    <0.001 |      135 |       400 |           33.75 |
| Static Power            |     0.146 |          |           |                 |
| Total                   |     1.442 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     1.314 |       1.275 |      0.039 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.031 |       0.000 |      0.031 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.005 |       0.000 |      0.005 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.027 |       0.021 |      0.006 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | clk    |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------+-----------+
| Name                                 | Power (W) |
+--------------------------------------+-----------+
| top                                  |     1.296 |
|   genblk1[0].u_max_module32          |     0.014 |
|     genblk2[0].max1                  |     0.002 |
|     genblk2[1].max1                  |     0.002 |
|     genblk2[2].max1                  |     0.002 |
|     genblk2[5].max1                  |     0.001 |
|   genblk1[10].u_max_module32         |     0.008 |
|   genblk1[11].u_max_module32         |     0.007 |
|   genblk1[12].u_max_module32         |     0.007 |
|   genblk1[13].u_max_module32         |     0.007 |
|   genblk1[14].u_max_module32         |     0.008 |
|   genblk1[15].u_max_module32         |     0.008 |
|   genblk1[1].u_max_module32          |     0.008 |
|   genblk1[2].u_max_module32          |     0.008 |
|   genblk1[3].u_max_module32          |     0.008 |
|   genblk1[4].u_max_module32          |     0.008 |
|   genblk1[5].u_max_module32          |     0.008 |
|   genblk1[6].u_max_module32          |     0.008 |
|   genblk1[7].u_max_module32          |     0.008 |
|   genblk1[8].u_max_module32          |     0.008 |
|   genblk1[9].u_max_module32          |     0.008 |
|   systolic_input_buffer_input        |     0.003 |
|   u_NIT                              |     0.103 |
|     U0                               |     0.103 |
|       inst_blk_mem_gen               |     0.103 |
|   u_PFT                              |     0.418 |
|     genblk1[0].PFT_bank              |     0.009 |
|       U0                             |     0.009 |
|     genblk1[10].PFT_bank             |     0.010 |
|       U0                             |     0.010 |
|     genblk1[11].PFT_bank             |     0.010 |
|       U0                             |     0.010 |
|     genblk1[12].PFT_bank             |     0.010 |
|       U0                             |     0.010 |
|     genblk1[13].PFT_bank             |     0.010 |
|       U0                             |     0.010 |
|     genblk1[14].PFT_bank             |     0.010 |
|       U0                             |     0.010 |
|     genblk1[15].PFT_bank             |     0.009 |
|       U0                             |     0.009 |
|     genblk1[16].PFT_bank             |     0.010 |
|       U0                             |     0.010 |
|     genblk1[17].PFT_bank             |     0.010 |
|       U0                             |     0.010 |
|     genblk1[18].PFT_bank             |     0.010 |
|       U0                             |     0.010 |
|     genblk1[19].PFT_bank             |     0.011 |
|       U0                             |     0.011 |
|     genblk1[1].PFT_bank              |     0.009 |
|       U0                             |     0.009 |
|     genblk1[20].PFT_bank             |     0.011 |
|       U0                             |     0.011 |
|     genblk1[21].PFT_bank             |     0.011 |
|       U0                             |     0.011 |
|     genblk1[22].PFT_bank             |     0.012 |
|       U0                             |     0.012 |
|     genblk1[23].PFT_bank             |     0.012 |
|       U0                             |     0.012 |
|     genblk1[24].PFT_bank             |     0.010 |
|       U0                             |     0.010 |
|     genblk1[25].PFT_bank             |     0.011 |
|       U0                             |     0.011 |
|     genblk1[26].PFT_bank             |     0.011 |
|       U0                             |     0.011 |
|     genblk1[27].PFT_bank             |     0.010 |
|       U0                             |     0.010 |
|     genblk1[28].PFT_bank             |     0.011 |
|       U0                             |     0.011 |
|     genblk1[29].PFT_bank             |     0.012 |
|       U0                             |     0.012 |
|     genblk1[2].PFT_bank              |     0.009 |
|       U0                             |     0.009 |
|     genblk1[30].PFT_bank             |     0.010 |
|       U0                             |     0.010 |
|     genblk1[31].PFT_bank             |     0.010 |
|       U0                             |     0.010 |
|     genblk1[3].PFT_bank              |     0.009 |
|       U0                             |     0.009 |
|     genblk1[4].PFT_bank              |     0.010 |
|       U0                             |     0.010 |
|     genblk1[5].PFT_bank              |     0.010 |
|       U0                             |     0.010 |
|     genblk1[6].PFT_bank              |     0.009 |
|       U0                             |     0.009 |
|     genblk1[7].PFT_bank              |     0.010 |
|       U0                             |     0.010 |
|     genblk1[8].PFT_bank              |     0.009 |
|       U0                             |     0.009 |
|     genblk1[9].PFT_bank              |     0.009 |
|       U0                             |     0.009 |
|     u_encoder32x5                    |     0.031 |
|   u_address_generator                |     0.084 |
|   u_controller                       |     0.013 |
|   u_global_buffer                    |     0.135 |
|     u_input_bram                     |     0.041 |
|       U0                             |     0.041 |
|     u_output_bram                    |     0.036 |
|       U0                             |     0.036 |
|     u_weight_bram                    |     0.027 |
|       U0                             |     0.027 |
|   u_subtract_module32                |     0.004 |
|   u_systolic                         |     0.377 |
|     genblk1[10].systolic_row_module  |     0.024 |
|       PE_START                       |     0.002 |
|       genblk1[10].PE_module          |     0.001 |
|       genblk1[11].PE_module          |     0.001 |
|       genblk1[12].PE_module          |     0.001 |
|       genblk1[13].PE_module          |     0.002 |
|       genblk1[14].PE_module          |     0.002 |
|       genblk1[15].PE_module          |     0.001 |
|       genblk1[1].PE_module           |     0.001 |
|       genblk1[2].PE_module           |     0.001 |
|       genblk1[3].PE_module           |     0.002 |
|       genblk1[4].PE_module           |     0.001 |
|       genblk1[5].PE_module           |     0.001 |
|       genblk1[6].PE_module           |     0.002 |
|       genblk1[7].PE_module           |     0.002 |
|       genblk1[8].PE_module           |     0.002 |
|       genblk1[9].PE_module           |     0.002 |
|     genblk1[11].systolic_row_module  |     0.024 |
|       PE_START                       |     0.001 |
|       genblk1[10].PE_module          |     0.001 |
|       genblk1[11].PE_module          |     0.001 |
|       genblk1[12].PE_module          |     0.001 |
|       genblk1[13].PE_module          |     0.001 |
|       genblk1[14].PE_module          |     0.002 |
|       genblk1[15].PE_module          |     0.001 |
|       genblk1[1].PE_module           |     0.002 |
|       genblk1[2].PE_module           |     0.002 |
|       genblk1[3].PE_module           |     0.001 |
|       genblk1[4].PE_module           |     0.002 |
|       genblk1[5].PE_module           |     0.002 |
|       genblk1[6].PE_module           |     0.002 |
|       genblk1[7].PE_module           |     0.002 |
|       genblk1[8].PE_module           |     0.002 |
|       genblk1[9].PE_module           |     0.002 |
|     genblk1[12].systolic_row_module  |     0.024 |
|       PE_START                       |     0.001 |
|       genblk1[10].PE_module          |     0.001 |
|       genblk1[11].PE_module          |     0.001 |
|       genblk1[12].PE_module          |     0.001 |
|       genblk1[13].PE_module          |     0.001 |
|       genblk1[14].PE_module          |     0.002 |
|       genblk1[15].PE_module          |     0.001 |
|       genblk1[1].PE_module           |     0.002 |
|       genblk1[2].PE_module           |     0.001 |
|       genblk1[3].PE_module           |     0.001 |
|       genblk1[4].PE_module           |     0.001 |
|       genblk1[5].PE_module           |     0.002 |
|       genblk1[6].PE_module           |     0.002 |
|       genblk1[7].PE_module           |     0.002 |
|       genblk1[8].PE_module           |     0.002 |
|       genblk1[9].PE_module           |     0.001 |
|     genblk1[13].systolic_row_module  |     0.024 |
|       PE_START                       |     0.002 |
|       genblk1[10].PE_module          |     0.001 |
|       genblk1[11].PE_module          |     0.001 |
|       genblk1[12].PE_module          |     0.002 |
|       genblk1[13].PE_module          |     0.002 |
|       genblk1[14].PE_module          |     0.002 |
|       genblk1[15].PE_module          |     0.001 |
|       genblk1[1].PE_module           |     0.001 |
|       genblk1[2].PE_module           |     0.002 |
|       genblk1[3].PE_module           |     0.001 |
|       genblk1[4].PE_module           |     0.002 |
|       genblk1[5].PE_module           |     0.002 |
|       genblk1[6].PE_module           |     0.002 |
|       genblk1[7].PE_module           |     0.002 |
|       genblk1[8].PE_module           |     0.002 |
|       genblk1[9].PE_module           |     0.001 |
|     genblk1[14].systolic_row_module  |     0.024 |
|       PE_START                       |     0.002 |
|       genblk1[10].PE_module          |     0.001 |
|       genblk1[11].PE_module          |     0.002 |
|       genblk1[12].PE_module          |     0.001 |
|       genblk1[13].PE_module          |     0.002 |
|       genblk1[14].PE_module          |     0.002 |
|       genblk1[15].PE_module          |     0.001 |
|       genblk1[1].PE_module           |     0.002 |
|       genblk1[2].PE_module           |     0.002 |
|       genblk1[3].PE_module           |     0.002 |
|       genblk1[4].PE_module           |     0.001 |
|       genblk1[5].PE_module           |     0.001 |
|       genblk1[6].PE_module           |     0.002 |
|       genblk1[7].PE_module           |     0.002 |
|       genblk1[8].PE_module           |     0.002 |
|       genblk1[9].PE_module           |     0.001 |
|     genblk1[15].systolic_row_module  |     0.022 |
|       PE_START                       |     0.001 |
|       genblk1[10].PE_module          |     0.001 |
|       genblk1[11].PE_module          |     0.001 |
|       genblk1[12].PE_module          |     0.001 |
|       genblk1[13].PE_module          |     0.001 |
|       genblk1[14].PE_module          |     0.001 |
|       genblk1[15].PE_module          |     0.001 |
|       genblk1[1].PE_module           |     0.001 |
|       genblk1[2].PE_module           |     0.001 |
|       genblk1[3].PE_module           |     0.001 |
|       genblk1[4].PE_module           |     0.001 |
|       genblk1[5].PE_module           |     0.001 |
|       genblk1[6].PE_module           |     0.001 |
|       genblk1[7].PE_module           |     0.001 |
|       genblk1[8].PE_module           |     0.001 |
|       genblk1[9].PE_module           |     0.001 |
|     genblk1[1].systolic_row_module   |     0.025 |
|       PE_START                       |     0.002 |
|       genblk1[10].PE_module          |     0.002 |
|       genblk1[11].PE_module          |     0.002 |
|       genblk1[12].PE_module          |     0.002 |
|       genblk1[13].PE_module          |     0.002 |
|       genblk1[14].PE_module          |     0.002 |
|       genblk1[15].PE_module          |     0.001 |
|       genblk1[1].PE_module           |     0.002 |
|       genblk1[2].PE_module           |     0.002 |
|       genblk1[3].PE_module           |     0.002 |
|       genblk1[4].PE_module           |     0.002 |
|       genblk1[5].PE_module           |     0.002 |
|       genblk1[6].PE_module           |     0.002 |
|       genblk1[7].PE_module           |     0.002 |
|       genblk1[8].PE_module           |     0.002 |
|       genblk1[9].PE_module           |     0.002 |
|     genblk1[2].systolic_row_module   |     0.025 |
|       PE_START                       |     0.002 |
|       genblk1[10].PE_module          |     0.002 |
|       genblk1[11].PE_module          |     0.002 |
|       genblk1[12].PE_module          |     0.002 |
|       genblk1[13].PE_module          |     0.002 |
|       genblk1[14].PE_module          |     0.002 |
|       genblk1[15].PE_module          |     0.001 |
|       genblk1[1].PE_module           |     0.002 |
|       genblk1[2].PE_module           |     0.002 |
|       genblk1[3].PE_module           |     0.002 |
|       genblk1[4].PE_module           |     0.002 |
|       genblk1[5].PE_module           |     0.002 |
|       genblk1[6].PE_module           |     0.002 |
|       genblk1[7].PE_module           |     0.002 |
|       genblk1[8].PE_module           |     0.002 |
|       genblk1[9].PE_module           |     0.002 |
|     genblk1[3].systolic_row_module   |     0.024 |
|       PE_START                       |     0.002 |
|       genblk1[10].PE_module          |     0.001 |
|       genblk1[11].PE_module          |     0.001 |
|       genblk1[12].PE_module          |     0.001 |
|       genblk1[13].PE_module          |     0.002 |
|       genblk1[14].PE_module          |     0.001 |
|       genblk1[15].PE_module          |     0.001 |
|       genblk1[1].PE_module           |     0.002 |
|       genblk1[2].PE_module           |     0.002 |
|       genblk1[3].PE_module           |     0.002 |
|       genblk1[4].PE_module           |     0.001 |
|       genblk1[5].PE_module           |     0.002 |
|       genblk1[6].PE_module           |     0.002 |
|       genblk1[7].PE_module           |     0.002 |
|       genblk1[8].PE_module           |     0.001 |
|       genblk1[9].PE_module           |     0.001 |
|     genblk1[4].systolic_row_module   |     0.024 |
|       PE_START                       |     0.002 |
|       genblk1[10].PE_module          |     0.001 |
|       genblk1[11].PE_module          |     0.001 |
|       genblk1[12].PE_module          |     0.002 |
|       genblk1[13].PE_module          |     0.002 |
|       genblk1[14].PE_module          |     0.002 |
|       genblk1[15].PE_module          |     0.001 |
|       genblk1[1].PE_module           |     0.001 |
|       genblk1[2].PE_module           |     0.001 |
|       genblk1[3].PE_module           |     0.002 |
|       genblk1[4].PE_module           |     0.002 |
|       genblk1[5].PE_module           |     0.002 |
|       genblk1[6].PE_module           |     0.002 |
|       genblk1[7].PE_module           |     0.002 |
|       genblk1[8].PE_module           |     0.002 |
|       genblk1[9].PE_module           |     0.001 |
|     genblk1[5].systolic_row_module   |     0.024 |
|       PE_START                       |     0.002 |
|       genblk1[10].PE_module          |     0.001 |
|       genblk1[11].PE_module          |     0.001 |
|       genblk1[12].PE_module          |     0.001 |
|       genblk1[13].PE_module          |     0.002 |
|       genblk1[14].PE_module          |     0.001 |
|       genblk1[15].PE_module          |     0.001 |
|       genblk1[1].PE_module           |     0.002 |
|       genblk1[2].PE_module           |     0.001 |
|       genblk1[3].PE_module           |     0.001 |
|       genblk1[4].PE_module           |     0.002 |
|       genblk1[5].PE_module           |     0.002 |
|       genblk1[6].PE_module           |     0.002 |
|       genblk1[7].PE_module           |     0.002 |
|       genblk1[8].PE_module           |     0.002 |
|       genblk1[9].PE_module           |     0.002 |
|     genblk1[6].systolic_row_module   |     0.024 |
|       PE_START                       |     0.002 |
|       genblk1[10].PE_module          |     0.001 |
|       genblk1[11].PE_module          |     0.001 |
|       genblk1[12].PE_module          |     0.001 |
|       genblk1[13].PE_module          |     0.002 |
|       genblk1[14].PE_module          |     0.001 |
|       genblk1[15].PE_module          |     0.001 |
|       genblk1[1].PE_module           |     0.002 |
|       genblk1[2].PE_module           |     0.001 |
|       genblk1[3].PE_module           |     0.002 |
|       genblk1[4].PE_module           |     0.001 |
|       genblk1[5].PE_module           |     0.001 |
|       genblk1[6].PE_module           |     0.002 |
|       genblk1[7].PE_module           |     0.002 |
|       genblk1[8].PE_module           |     0.001 |
|       genblk1[9].PE_module           |     0.001 |
|     genblk1[7].systolic_row_module   |     0.024 |
|       PE_START                       |     0.001 |
|       genblk1[10].PE_module          |     0.001 |
|       genblk1[11].PE_module          |     0.002 |
|       genblk1[12].PE_module          |     0.002 |
|       genblk1[13].PE_module          |     0.002 |
|       genblk1[14].PE_module          |     0.002 |
|       genblk1[15].PE_module          |     0.001 |
|       genblk1[1].PE_module           |     0.002 |
|       genblk1[2].PE_module           |     0.001 |
|       genblk1[3].PE_module           |     0.001 |
|       genblk1[4].PE_module           |     0.001 |
|       genblk1[5].PE_module           |     0.001 |
|       genblk1[6].PE_module           |     0.002 |
|       genblk1[7].PE_module           |     0.002 |
|       genblk1[8].PE_module           |     0.002 |
|       genblk1[9].PE_module           |     0.001 |
|     genblk1[8].systolic_row_module   |     0.023 |
|       PE_START                       |     0.002 |
|       genblk1[10].PE_module          |     0.001 |
|       genblk1[11].PE_module          |     0.001 |
|       genblk1[12].PE_module          |     0.001 |
|       genblk1[13].PE_module          |     0.002 |
|       genblk1[14].PE_module          |     0.002 |
|       genblk1[15].PE_module          |     0.001 |
|       genblk1[1].PE_module           |     0.001 |
|       genblk1[2].PE_module           |     0.001 |
|       genblk1[3].PE_module           |     0.001 |
|       genblk1[4].PE_module           |     0.001 |
|       genblk1[5].PE_module           |     0.001 |
|       genblk1[6].PE_module           |     0.001 |
|       genblk1[7].PE_module           |     0.002 |
|       genblk1[8].PE_module           |     0.002 |
|       genblk1[9].PE_module           |     0.001 |
|     genblk1[9].systolic_row_module   |     0.023 |
|       PE_START                       |     0.001 |
|       genblk1[10].PE_module          |     0.001 |
|       genblk1[11].PE_module          |     0.001 |
|       genblk1[12].PE_module          |     0.001 |
|       genblk1[13].PE_module          |     0.002 |
|       genblk1[14].PE_module          |     0.002 |
|       genblk1[15].PE_module          |     0.001 |
|       genblk1[1].PE_module           |     0.001 |
|       genblk1[2].PE_module           |     0.001 |
|       genblk1[3].PE_module           |     0.001 |
|       genblk1[4].PE_module           |     0.001 |
|       genblk1[5].PE_module           |     0.001 |
|       genblk1[6].PE_module           |     0.001 |
|       genblk1[7].PE_module           |     0.002 |
|       genblk1[8].PE_module           |     0.002 |
|       genblk1[9].PE_module           |     0.001 |
|     systolic_row_start               |     0.021 |
|       PE_START                       |     0.001 |
|       genblk1[10].PE_module          |     0.001 |
|       genblk1[11].PE_module          |     0.001 |
|       genblk1[12].PE_module          |     0.001 |
|       genblk1[13].PE_module          |     0.001 |
|       genblk1[14].PE_module          |     0.002 |
|       genblk1[15].PE_module          |     0.001 |
|       genblk1[1].PE_module           |     0.001 |
|       genblk1[2].PE_module           |     0.001 |
|       genblk1[3].PE_module           |     0.001 |
|       genblk1[4].PE_module           |     0.001 |
|       genblk1[5].PE_module           |     0.001 |
|       genblk1[6].PE_module           |     0.001 |
|       genblk1[7].PE_module           |     0.001 |
|       genblk1[8].PE_module           |     0.001 |
|       genblk1[9].PE_module           |     0.001 |
|   u_systolic_controller              |     0.014 |
|   u_systolic_input_buffer_partialsum |     0.004 |
|   u_systolic_output_buffer           |     0.003 |
+--------------------------------------+-----------+


