// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module rocev2_top_mem_cmd_merger_512_0_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        m_axis_mem_read_cmd_TREADY,
        tx_pkgInfoFifo_din,
        tx_pkgInfoFifo_num_data_valid,
        tx_pkgInfoFifo_fifo_cap,
        tx_pkgInfoFifo_full_n,
        tx_pkgInfoFifo_write,
        m_axis_mem_read_cmd_TDATA,
        m_axis_mem_read_cmd_TVALID,
        rx_remoteMemCmd_dout,
        rx_remoteMemCmd_num_data_valid,
        rx_remoteMemCmd_fifo_cap,
        rx_remoteMemCmd_empty_n,
        rx_remoteMemCmd_read,
        tx_localMemCmdFifo_dout,
        tx_localMemCmdFifo_num_data_valid,
        tx_localMemCmdFifo_fifo_cap,
        tx_localMemCmdFifo_empty_n,
        tx_localMemCmdFifo_read
);

parameter    ap_ST_fsm_pp0_stage0 = 3'd1;
parameter    ap_ST_fsm_pp0_stage1 = 3'd2;
parameter    ap_ST_fsm_pp0_stage2 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input   m_axis_mem_read_cmd_TREADY;
output  [63:0] tx_pkgInfoFifo_din;
input  [7:0] tx_pkgInfoFifo_num_data_valid;
input  [7:0] tx_pkgInfoFifo_fifo_cap;
input   tx_pkgInfoFifo_full_n;
output   tx_pkgInfoFifo_write;
output  [95:0] m_axis_mem_read_cmd_TDATA;
output   m_axis_mem_read_cmd_TVALID;
input  [149:0] rx_remoteMemCmd_dout;
input  [9:0] rx_remoteMemCmd_num_data_valid;
input  [9:0] rx_remoteMemCmd_fifo_cap;
input   rx_remoteMemCmd_empty_n;
output   rx_remoteMemCmd_read;
input  [149:0] tx_localMemCmdFifo_dout;
input  [1:0] tx_localMemCmdFifo_num_data_valid;
input  [1:0] tx_localMemCmdFifo_fifo_cap;
input   tx_localMemCmdFifo_empty_n;
output   tx_localMemCmdFifo_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[63:0] tx_pkgInfoFifo_din;
reg tx_pkgInfoFifo_write;
reg rx_remoteMemCmd_read;
reg tx_localMemCmdFifo_read;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage2;
reg   [0:0] tmp_i_reg_2040;
reg   [0:0] tmp_i_286_reg_2044;
reg   [31:0] cmd_op_code_1_reg_2067;
reg   [0:0] cmd_sync_V_reg_2071;
reg    ap_predicate_op51_write_state3;
reg    ap_predicate_op68_write_state3;
reg    ap_predicate_op75_write_state3;
reg    ap_predicate_op82_write_state3;
reg    ap_predicate_op90_write_state3;
reg   [31:0] cmd_op_code_reg_2109;
reg    ap_predicate_op100_write_state3;
reg    ap_predicate_op106_write_state3;
reg    ap_predicate_op115_write_state3;
reg    ap_predicate_op122_write_state3;
reg    ap_predicate_op142_write_state3;
reg    ap_predicate_op148_write_state3;
reg    ap_block_state3_pp0_stage2_iter0;
reg    ap_block_state3_io;
reg   [0:0] tmp_i_reg_2040_pp0_iter1_reg;
reg   [0:0] tmp_i_286_reg_2044_pp0_iter1_reg;
reg   [31:0] cmd_op_code_1_reg_2067_pp0_iter1_reg;
reg   [0:0] cmd_sync_V_reg_2071_pp0_iter1_reg;
reg   [0:0] icmp_ln1198_reg_2093;
reg   [0:0] icmp_ln1198_reg_2093_pp0_iter1_reg;
reg    ap_predicate_op323_write_state6;
reg    ap_predicate_op325_write_state6;
wire    regslice_both_m_axis_mem_read_cmd_U_apdone_blk;
reg    ap_block_state6_pp0_stage2_iter1;
reg    ap_block_state6_io;
reg    ap_block_pp0_stage2_subdone;
reg    m_axis_mem_read_cmd_TDATA_blk_n;
wire    ap_block_pp0_stage2;
wire    ap_block_pp0_stage0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
reg    rx_remoteMemCmd_blk_n;
reg    tx_pkgInfoFifo_blk_n;
reg    tx_localMemCmdFifo_blk_n;
reg   [27:0] reg_360;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg    ap_predicate_op149_write_state4;
reg    ap_predicate_op151_write_state4;
reg    ap_predicate_op172_write_state4;
reg    ap_predicate_op189_write_state4;
reg    ap_predicate_op196_write_state4;
reg    ap_predicate_op219_write_state4;
reg    ap_predicate_op236_write_state4;
reg    ap_predicate_op256_write_state4;
reg    ap_predicate_op273_write_state4;
reg    ap_predicate_op274_write_state4;
reg    ap_predicate_op276_write_state4;
reg    ap_predicate_op278_write_state4;
reg    ap_block_state4_pp0_stage0_iter1;
reg    ap_block_state4_io;
reg    ap_block_pp0_stage0_11001;
reg   [5:0] reg_364;
reg   [3:0] reg_368;
wire   [0:0] tmp_i_nbreadreq_fu_166_p3;
wire   [0:0] tmp_i_286_nbreadreq_fu_174_p3;
reg   [149:0] tx_localMemCmdFifo_read_reg_2048;
reg    ap_predicate_op25_read_state2;
reg    ap_block_state2_pp0_stage1_iter0;
reg    ap_predicate_op280_write_state5;
reg    ap_predicate_op282_write_state5;
reg    ap_predicate_op296_write_state5;
reg    ap_predicate_op309_write_state5;
reg    ap_predicate_op313_write_state5;
reg    ap_predicate_op315_write_state5;
reg    ap_predicate_op317_write_state5;
reg    ap_predicate_op319_write_state5;
reg    ap_predicate_op321_write_state5;
reg    ap_block_state5_pp0_stage1_iter1;
reg    ap_block_state5_io;
reg    ap_block_pp0_stage1_11001;
wire   [31:0] cmd_op_code_1_fu_372_p1;
reg   [3:0] cmd_offs_V_reg_2075;
reg   [31:0] cmd_len_V_1_reg_2084;
wire   [0:0] icmp_ln1198_fu_404_p2;
reg   [149:0] rx_remoteMemCmd_read_reg_2097;
wire   [31:0] cmd_op_code_fu_410_p1;
reg   [31:0] cmd_len_V_reg_2113;
wire   [95:0] zext_ln174_66_fu_444_p1;
reg    ap_block_pp0_stage2_11001;
wire   [95:0] zext_ln174_65_fu_574_p1;
wire   [95:0] zext_ln174_59_fu_713_p1;
wire   [95:0] zext_ln174_57_fu_770_p1;
wire   [95:0] zext_ln174_fu_961_p1;
wire   [95:0] zext_ln174_71_fu_1128_p1;
wire   [95:0] zext_ln174_70_fu_1258_p1;
reg   [47:0] tmp_210_i_reg_2155;
reg   [0:0] tmp_151_reg_2163;
reg   [3:0] tmp_64_reg_2168;
reg   [0:0] tmp_152_reg_2173;
reg   [0:0] tmp_146_reg_2178;
reg   [26:0] tmp_68_reg_2183;
wire   [95:0] zext_ln174_64_fu_1365_p1;
wire   [95:0] zext_ln174_63_fu_1495_p1;
wire   [95:0] zext_ln174_62_fu_1630_p1;
wire   [95:0] zext_ln174_61_fu_1760_p1;
wire   [95:0] zext_ln174_74_fu_1890_p1;
wire   [95:0] zext_ln174_73_fu_2017_p1;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_pp0_stage2_01001;
reg    ap_block_pp0_stage0_01001;
reg    ap_block_pp0_stage1_01001;
wire   [63:0] zext_ln174_69_fu_612_p1;
wire   [63:0] zext_ln174_68_fu_650_p1;
wire   [63:0] zext_ln174_67_fu_688_p1;
wire   [63:0] zext_ln174_60_fu_745_p1;
wire   [63:0] zext_ln174_58_fu_808_p1;
wire   [63:0] zext_ln174_56_fu_993_p1;
wire   [63:0] zext_ln174_72_fu_1296_p1;
wire   [63:0] zext_ln174_75_fu_2035_p1;
wire   [9:0] grp_fu_249_p4;
wire   [3:0] grp_fu_224_p4;
wire   [0:0] grp_fu_233_p3;
wire   [0:0] grp_fu_217_p3;
wire   [27:0] grp_fu_240_p4;
wire   [47:0] grp_fu_208_p4;
wire   [93:0] or_ln174_145_i_fu_424_p9;
wire   [3:0] grp_fu_267_p4;
wire   [5:0] grp_fu_258_p4;
wire   [147:0] tmp3_fu_449_p12;
wire   [147:0] or_ln174_31_fu_474_p2;
wire   [3:0] tmp_382_i_fu_542_p4;
wire   [5:0] tmp_381_i_fu_532_p4;
wire   [3:0] tmp_380_i_fu_522_p4;
wire   [0:0] tmp_132_fu_514_p3;
wire   [0:0] tmp_131_fu_506_p3;
wire   [0:0] tmp_130_fu_498_p3;
wire   [0:0] tmp_129_fu_490_p3;
wire   [27:0] tmp_375_i_fu_480_p4;
wire   [93:0] or_ln174_143_i_fu_552_p10;
wire   [32:0] zext_ln1541_5_fu_579_p1;
wire   [32:0] add_ln1559_5_fu_582_p2;
wire   [26:0] tmp_52_fu_588_p4;
wire   [58:0] shl_ln174_7_fu_598_p3;
wire   [58:0] or_ln174_34_fu_606_p2;
wire   [32:0] zext_ln1541_4_fu_617_p1;
wire   [32:0] add_ln1559_4_fu_620_p2;
wire   [26:0] tmp_51_fu_626_p4;
wire   [58:0] shl_ln174_6_fu_636_p3;
wire   [58:0] or_ln174_33_fu_644_p2;
wire   [32:0] zext_ln1541_3_fu_655_p1;
wire   [32:0] add_ln1559_3_fu_658_p2;
wire   [26:0] tmp_50_fu_664_p4;
wire   [58:0] shl_ln174_5_fu_674_p3;
wire   [58:0] or_ln174_32_fu_682_p2;
wire   [9:0] grp_fu_317_p4;
wire   [3:0] grp_fu_308_p4;
wire   [0:0] grp_fu_285_p3;
wire   [0:0] grp_fu_301_p3;
wire   [27:0] grp_fu_292_p4;
wire   [47:0] grp_fu_276_p4;
wire   [93:0] or_ln174_133_i_fu_693_p9;
wire   [32:0] zext_ln1541_2_fu_718_p1;
wire   [32:0] add_ln1559_2_fu_721_p2;
wire   [26:0] tmp_30_fu_727_p4;
wire   [58:0] shl_ln174_4_fu_737_p3;
wire   [93:0] or_ln174_131_i_fu_750_p9;
wire   [32:0] zext_ln1541_1_fu_775_p1;
wire   [32:0] add_ln1559_1_fu_778_p2;
wire   [26:0] tmp_26_fu_784_p4;
wire   [58:0] shl_ln174_s_fu_794_p3;
wire   [58:0] or_ln174_27_fu_802_p2;
wire   [3:0] tmp_21_fu_822_p4;
wire   [5:0] tmp_20_fu_813_p4;
wire   [147:0] tmp_fu_831_p14;
wire   [147:0] or_ln174_fu_861_p2;
wire   [3:0] tmp_318_i_fu_929_p4;
wire   [5:0] tmp_317_i_fu_919_p4;
wire   [3:0] tmp_316_i_fu_909_p4;
wire   [0:0] tmp_104_fu_901_p3;
wire   [0:0] tmp_103_fu_893_p3;
wire   [0:0] tmp_102_fu_885_p3;
wire   [0:0] tmp_101_fu_877_p3;
wire   [27:0] tmp_311_i_fu_867_p4;
wire   [93:0] or_ln174_129_i_fu_939_p10;
wire   [32:0] zext_ln1541_fu_966_p1;
wire   [32:0] add_ln1559_fu_969_p2;
wire   [26:0] tmp_22_fu_975_p4;
wire   [58:0] shl_ln_fu_985_p3;
wire   [147:0] or_ln174_1_fu_998_p14;
wire   [147:0] or_ln174_36_fu_1028_p2;
wire   [3:0] tmp_409_i_fu_1096_p4;
wire   [5:0] tmp_408_i_fu_1086_p4;
wire   [3:0] tmp_407_i_fu_1076_p4;
wire   [0:0] tmp_145_fu_1068_p3;
wire   [0:0] tmp_144_fu_1060_p3;
wire   [0:0] tmp_143_fu_1052_p3;
wire   [0:0] tmp_142_fu_1044_p3;
wire   [27:0] tmp_402_i_fu_1034_p4;
wire   [93:0] or_ln174_149_i_fu_1106_p10;
wire   [147:0] tmp4_fu_1133_p12;
wire   [147:0] or_ln174_35_fu_1158_p2;
wire   [3:0] tmp_400_i_fu_1226_p4;
wire   [5:0] tmp_399_i_fu_1216_p4;
wire   [3:0] tmp_398_i_fu_1206_p4;
wire   [0:0] tmp_139_fu_1198_p3;
wire   [0:0] tmp_138_fu_1190_p3;
wire   [0:0] tmp_137_fu_1182_p3;
wire   [0:0] tmp_136_fu_1174_p3;
wire   [27:0] tmp_393_i_fu_1164_p4;
wire   [93:0] or_ln174_147_i_fu_1236_p10;
wire   [32:0] zext_ln1541_6_fu_1263_p1;
wire   [32:0] add_ln1559_6_fu_1266_p2;
wire   [26:0] tmp_60_fu_1272_p4;
wire   [58:0] shl_ln174_8_fu_1282_p3;
wire   [58:0] or_ln174_37_fu_1290_p2;
wire   [32:0] zext_ln1541_7_fu_1326_p1;
wire   [32:0] add_ln1559_7_fu_1329_p2;
wire   [93:0] or_ln174_141_i_fu_1345_p9;
wire   [147:0] tmp2_fu_1370_p12;
wire   [147:0] or_ln174_30_fu_1395_p2;
wire   [3:0] tmp_364_i_fu_1463_p4;
wire   [5:0] tmp_363_i_fu_1453_p4;
wire   [3:0] tmp_362_i_fu_1443_p4;
wire   [0:0] tmp_125_fu_1435_p3;
wire   [0:0] tmp_124_fu_1427_p3;
wire   [0:0] tmp_123_fu_1419_p3;
wire   [0:0] tmp_122_fu_1411_p3;
wire   [27:0] tmp_357_i_fu_1401_p4;
wire   [93:0] or_ln174_139_i_fu_1473_p10;
wire   [147:0] or_ln174_s_fu_1500_p14;
wire   [147:0] or_ln174_29_fu_1530_p2;
wire   [3:0] tmp_355_i_fu_1598_p4;
wire   [5:0] tmp_354_i_fu_1588_p4;
wire   [3:0] tmp_353_i_fu_1578_p4;
wire   [0:0] tmp_120_fu_1570_p3;
wire   [0:0] tmp_119_fu_1562_p3;
wire   [0:0] tmp_118_fu_1554_p3;
wire   [0:0] tmp_117_fu_1546_p3;
wire   [27:0] tmp_348_i_fu_1536_p4;
wire   [93:0] or_ln174_137_i_fu_1608_p10;
wire   [147:0] tmp1_fu_1635_p12;
wire   [147:0] or_ln174_28_fu_1660_p2;
wire   [3:0] tmp_346_i_fu_1728_p4;
wire   [5:0] tmp_345_i_fu_1718_p4;
wire   [3:0] tmp_344_i_fu_1708_p4;
wire   [0:0] tmp_114_fu_1700_p3;
wire   [0:0] tmp_113_fu_1692_p3;
wire   [0:0] tmp_112_fu_1684_p3;
wire   [0:0] tmp_111_fu_1676_p3;
wire   [27:0] tmp_339_i_fu_1666_p4;
wire   [93:0] or_ln174_135_i_fu_1738_p10;
wire   [147:0] or_ln174_2_fu_1765_p14;
wire   [147:0] or_ln174_39_fu_1791_p2;
wire   [3:0] tmp_427_i_fu_1859_p4;
wire   [5:0] tmp_426_i_fu_1849_p4;
wire   [3:0] tmp_425_i_fu_1839_p4;
wire   [0:0] tmp_156_fu_1831_p3;
wire   [0:0] tmp_155_fu_1823_p3;
wire   [0:0] tmp_154_fu_1815_p3;
wire   [0:0] tmp_153_fu_1807_p3;
wire   [27:0] tmp_420_i_fu_1797_p4;
wire   [93:0] or_ln174_153_i_fu_1869_p10;
wire   [147:0] tmp5_fu_1895_p12;
wire   [147:0] or_ln174_38_fu_1918_p2;
wire   [3:0] tmp_418_i_fu_1986_p4;
wire   [5:0] tmp_417_i_fu_1976_p4;
wire   [3:0] tmp_416_i_fu_1966_p4;
wire   [0:0] tmp_150_fu_1958_p3;
wire   [0:0] tmp_149_fu_1950_p3;
wire   [0:0] tmp_148_fu_1942_p3;
wire   [0:0] tmp_147_fu_1934_p3;
wire   [27:0] tmp_411_i_fu_1924_p4;
wire   [93:0] or_ln174_151_i_fu_1996_p10;
wire   [58:0] shl_ln174_9_fu_2022_p3;
wire   [58:0] or_ln174_40_fu_2029_p2;
reg   [2:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
reg    ap_block_pp0_stage1_subdone;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg   [95:0] m_axis_mem_read_cmd_TDATA_int_regslice;
reg    m_axis_mem_read_cmd_TVALID_int_regslice;
wire    m_axis_mem_read_cmd_TREADY_int_regslice;
wire    regslice_both_m_axis_mem_read_cmd_U_vld_out;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
end

rocev2_top_regslice_both #(
    .DataWidth( 96 ))
regslice_both_m_axis_mem_read_cmd_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(m_axis_mem_read_cmd_TDATA_int_regslice),
    .vld_in(m_axis_mem_read_cmd_TVALID_int_regslice),
    .ack_in(m_axis_mem_read_cmd_TREADY_int_regslice),
    .data_out(m_axis_mem_read_cmd_TDATA),
    .vld_out(regslice_both_m_axis_mem_read_cmd_U_vld_out),
    .ack_out(m_axis_mem_read_cmd_TREADY),
    .apdone_blk(regslice_both_m_axis_mem_read_cmd_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_286_reg_2044 == 1'd1) & (tmp_i_reg_2040 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        cmd_len_V_1_reg_2084 <= {{tx_localMemCmdFifo_dout[143:112]}};
        cmd_offs_V_reg_2075 <= {{tx_localMemCmdFifo_dout[149:146]}};
        cmd_op_code_1_reg_2067 <= cmd_op_code_1_fu_372_p1;
        cmd_sync_V_reg_2071 <= tx_localMemCmdFifo_dout[32'd145];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2040 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        cmd_len_V_reg_2113 <= {{rx_remoteMemCmd_dout[143:112]}};
        cmd_op_code_reg_2109 <= cmd_op_code_fu_410_p1;
        rx_remoteMemCmd_read_reg_2097 <= rx_remoteMemCmd_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        cmd_op_code_1_reg_2067_pp0_iter1_reg <= cmd_op_code_1_reg_2067;
        cmd_sync_V_reg_2071_pp0_iter1_reg <= cmd_sync_V_reg_2071;
        icmp_ln1198_reg_2093_pp0_iter1_reg <= icmp_ln1198_reg_2093;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (((cmd_op_code_1_fu_372_p1 == 32'd8) & (tmp_i_286_reg_2044 == 1'd1) & (tmp_i_reg_2040 == 1'd0)) | ((cmd_op_code_1_fu_372_p1 == 32'd2) & (tmp_i_286_reg_2044 == 1'd1) & (tmp_i_reg_2040 == 1'd0))))) begin
        icmp_ln1198_reg_2093 <= icmp_ln1198_fu_404_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((((cmd_sync_V_reg_2071 == 1'd1) & (cmd_op_code_1_reg_2067 == 32'd4) & (tmp_i_286_reg_2044 == 1'd1) & (tmp_i_reg_2040 == 1'd0)) | ((cmd_sync_V_reg_2071 == 1'd1) & (cmd_op_code_1_reg_2067 == 32'd2) & (tmp_i_286_reg_2044 == 1'd1) & (tmp_i_reg_2040 == 1'd0) & (icmp_ln1198_reg_2093 == 1'd1))) | ((cmd_sync_V_reg_2071 == 1'd1) & (cmd_op_code_1_reg_2067 == 32'd8) & (tmp_i_286_reg_2044 == 1'd1) & (tmp_i_reg_2040 == 1'd0) & (icmp_ln1198_reg_2093 == 1'd1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((((cmd_sync_V_reg_2071 == 1'd0) & (cmd_op_code_1_reg_2067 == 32'd4) & (tmp_i_286_reg_2044 == 1'd1) & (tmp_i_reg_2040 == 1'd0)) | ((cmd_sync_V_reg_2071 == 1'd0) & (cmd_op_code_1_reg_2067 == 32'd2) & (tmp_i_286_reg_2044 == 1'd1) & (tmp_i_reg_2040 == 1'd0) & (icmp_ln1198_reg_2093 == 1'd1))) | ((cmd_sync_V_reg_2071 == 1'd0) & (cmd_op_code_1_reg_2067 == 32'd8) & (tmp_i_286_reg_2044 == 1'd1) & (tmp_i_reg_2040 == 1'd0) & (icmp_ln1198_reg_2093 == 1'd1)))))) begin
        reg_360 <= {{tx_localMemCmdFifo_read_reg_2048[139:112]}};
        reg_364 <= {{tx_localMemCmdFifo_read_reg_2048[37:32]}};
        reg_368 <= {{tx_localMemCmdFifo_read_reg_2048[41:38]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((((cmd_sync_V_reg_2071 == 1'd1) & (cmd_op_code_1_reg_2067 == 32'd4) & (tmp_i_286_reg_2044 == 1'd1) & (tmp_i_reg_2040 == 1'd0)) | ((cmd_sync_V_reg_2071 == 1'd1) & (cmd_op_code_1_reg_2067 == 32'd2) & (tmp_i_286_reg_2044 == 1'd1) & (tmp_i_reg_2040 == 1'd0) & (icmp_ln1198_reg_2093 == 1'd1))) | ((cmd_sync_V_reg_2071 == 1'd1) & (cmd_op_code_1_reg_2067 == 32'd8) & (tmp_i_286_reg_2044 == 1'd1) & (tmp_i_reg_2040 == 1'd0) & (icmp_ln1198_reg_2093 == 1'd1))))) begin
        tmp_146_reg_2178 <= tx_localMemCmdFifo_read_reg_2048[32'd144];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((((cmd_sync_V_reg_2071 == 1'd0) & (cmd_op_code_1_reg_2067 == 32'd4) & (tmp_i_286_reg_2044 == 1'd1) & (tmp_i_reg_2040 == 1'd0)) | ((cmd_sync_V_reg_2071 == 1'd0) & (cmd_op_code_1_reg_2067 == 32'd2) & (tmp_i_286_reg_2044 == 1'd1) & (tmp_i_reg_2040 == 1'd0) & (icmp_ln1198_reg_2093 == 1'd1))) | ((cmd_sync_V_reg_2071 == 1'd0) & (cmd_op_code_1_reg_2067 == 32'd8) & (tmp_i_286_reg_2044 == 1'd1) & (tmp_i_reg_2040 == 1'd0) & (icmp_ln1198_reg_2093 == 1'd1))))) begin
        tmp_151_reg_2163 <= tx_localMemCmdFifo_read_reg_2048[32'd100];
        tmp_64_reg_2168 <= {{tx_localMemCmdFifo_read_reg_2048[99:96]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((((cmd_sync_V_reg_2071 == 1'd0) & (cmd_op_code_1_reg_2067 == 32'd4) & (tmp_i_286_reg_2044 == 1'd1) & (tmp_i_reg_2040 == 1'd0)) | ((cmd_sync_V_reg_2071 == 1'd0) & (cmd_op_code_1_reg_2067 == 32'd2) & (tmp_i_286_reg_2044 == 1'd1) & (tmp_i_reg_2040 == 1'd0) & (icmp_ln1198_reg_2093 == 1'd1))) | ((cmd_sync_V_reg_2071 == 1'd0) & (cmd_op_code_1_reg_2067 == 32'd8) & (tmp_i_286_reg_2044 == 1'd1) & (tmp_i_reg_2040 == 1'd0) & (icmp_ln1198_reg_2093 == 1'd1))))) begin
        tmp_152_reg_2173 <= tx_localMemCmdFifo_read_reg_2048[32'd144];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((((cmd_op_code_1_reg_2067 == 32'd4) & (tmp_i_286_reg_2044 == 1'd1) & (tmp_i_reg_2040 == 1'd0)) | ((cmd_op_code_1_reg_2067 == 32'd2) & (tmp_i_286_reg_2044 == 1'd1) & (tmp_i_reg_2040 == 1'd0) & (icmp_ln1198_reg_2093 == 1'd1))) | ((cmd_op_code_1_reg_2067 == 32'd8) & (tmp_i_286_reg_2044 == 1'd1) & (tmp_i_reg_2040 == 1'd0) & (icmp_ln1198_reg_2093 == 1'd1))))) begin
        tmp_210_i_reg_2155 <= {{tx_localMemCmdFifo_read_reg_2048[95:48]}};
        tmp_68_reg_2183 <= {{add_ln1559_7_fu_1329_p2[32:6]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_nbreadreq_fu_166_p3 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_i_286_reg_2044 <= tmp_i_286_nbreadreq_fu_174_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_i_286_reg_2044_pp0_iter1_reg <= tmp_i_286_reg_2044;
        tmp_i_reg_2040 <= tmp_i_nbreadreq_fu_166_p3;
        tmp_i_reg_2040_pp0_iter1_reg <= tmp_i_reg_2040;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op25_read_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tx_localMemCmdFifo_read_reg_2048 <= tx_localMemCmdFifo_dout;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_op68_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((cmd_sync_V_reg_2071 == 1'd1) & (cmd_op_code_1_reg_2067 == 32'd10) & (tmp_i_286_reg_2044 == 1'd1) & (tmp_i_reg_2040 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((cmd_sync_V_reg_2071 == 1'd1) & (cmd_op_code_1_reg_2067 == 32'd10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_i_286_reg_2044_pp0_iter1_reg == 1'd1) & (tmp_i_reg_2040_pp0_iter1_reg == 1'd0)) | ((cmd_sync_V_reg_2071 == 1'd1) & (cmd_op_code_1_reg_2067 == 32'd6) & (tmp_i_286_reg_2044 == 1'd1) & (tmp_i_reg_2040 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((cmd_sync_V_reg_2071 == 1'd1) & (cmd_op_code_1_reg_2067 == 32'd6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_i_286_reg_2044_pp0_iter1_reg == 1'd1) & (tmp_i_reg_2040_pp0_iter1_reg == 1'd0)) | ((ap_predicate_op51_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((cmd_sync_V_reg_2071 == 1'd0) & (cmd_op_code_1_reg_2067 == 32'd10) & (tmp_i_286_reg_2044 == 1'd1) & (tmp_i_reg_2040 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((cmd_sync_V_reg_2071 == 1'd0) & (cmd_op_code_1_reg_2067 == 32'd10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_i_286_reg_2044_pp0_iter1_reg == 1'd1) & (tmp_i_reg_2040_pp0_iter1_reg == 1'd0)) | ((cmd_sync_V_reg_2071 == 1'd0) & (cmd_op_code_1_reg_2067 == 32'd6) & (tmp_i_286_reg_2044 == 1'd1) & (tmp_i_reg_2040 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((cmd_sync_V_reg_2071 == 1'd0) & (cmd_op_code_1_reg_2067 == 32'd6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_i_286_reg_2044_pp0_iter1_reg == 1'd1) & (tmp_i_reg_2040_pp0_iter1_reg == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & ((((cmd_sync_V_reg_2071 == 1'd0) & (cmd_op_code_1_reg_2067 == 32'd4) & (tmp_i_286_reg_2044_pp0_iter1_reg == 1'd1) & (tmp_i_reg_2040_pp0_iter1_reg == 1'd0)) | ((cmd_sync_V_reg_2071 == 1'd0) & (cmd_op_code_1_reg_2067 == 32'd2) & (icmp_ln1198_reg_2093 == 1'd1) & (tmp_i_286_reg_2044_pp0_iter1_reg == 1'd1) & (tmp_i_reg_2040_pp0_iter1_reg == 1'd0))) | ((cmd_sync_V_reg_2071 == 1'd0) & (cmd_op_code_1_reg_2067 == 32'd8) & (icmp_ln1198_reg_2093 == 1'd1) & (tmp_i_286_reg_2044_pp0_iter1_reg == 1'd1) & (tmp_i_reg_2040_pp0_iter1_reg == 1'd0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & ((((cmd_sync_V_reg_2071 == 1'd1) & (cmd_op_code_1_reg_2067 == 32'd4) & (tmp_i_286_reg_2044_pp0_iter1_reg == 1'd1) & (tmp_i_reg_2040_pp0_iter1_reg == 1'd0)) | ((cmd_sync_V_reg_2071 == 1'd1) & (cmd_op_code_1_reg_2067 == 32'd2) & (icmp_ln1198_reg_2093 == 1'd1) & (tmp_i_286_reg_2044_pp0_iter1_reg == 1'd1) & (tmp_i_reg_2040_pp0_iter1_reg == 1'd0))) | ((cmd_sync_V_reg_2071 == 1'd1) & (cmd_op_code_1_reg_2067 == 32'd8) & (icmp_ln1198_reg_2093 == 1'd1) & (tmp_i_286_reg_2044_pp0_iter1_reg == 1'd1) & (tmp_i_reg_2040_pp0_iter1_reg == 1'd0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (((cmd_sync_V_reg_2071 == 1'd0) & (cmd_op_code_1_reg_2067 == 32'd8) & (tmp_i_286_reg_2044_pp0_iter1_reg == 1'd1) & (tmp_i_reg_2040_pp0_iter1_reg == 1'd0)) | ((cmd_sync_V_reg_2071 == 1'd0) & (cmd_op_code_1_reg_2067 == 32'd2) & (tmp_i_286_reg_2044_pp0_iter1_reg == 1'd1) & (tmp_i_reg_2040_pp0_iter1_reg == 1'd0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (((cmd_sync_V_reg_2071 == 1'd1) & (cmd_op_code_1_reg_2067 == 32'd8) & (tmp_i_286_reg_2044_pp0_iter1_reg == 1'd1) & (tmp_i_reg_2040_pp0_iter1_reg == 1'd0)) | ((cmd_sync_V_reg_2071 == 1'd1) & (cmd_op_code_1_reg_2067 == 32'd2) & (tmp_i_286_reg_2044_pp0_iter1_reg == 1'd1) & (tmp_i_reg_2040_pp0_iter1_reg == 1'd0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((((cmd_sync_V_reg_2071 == 1'd1) & (cmd_op_code_1_reg_2067 == 32'd0) & (tmp_i_286_reg_2044 == 1'd1) & (tmp_i_reg_2040 == 1'd0)) | ((cmd_sync_V_reg_2071 == 1'd1) & (cmd_op_code_1_reg_2067 == 32'd1) & (tmp_i_286_reg_2044 == 1'd1) & (tmp_i_reg_2040 == 1'd0))) | ((cmd_sync_V_reg_2071 == 1'd1) & (cmd_op_code_1_reg_2067 == 32'd7) & (tmp_i_286_reg_2044 == 1'd1) & (tmp_i_reg_2040 == 1'd0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((((cmd_sync_V_reg_2071 == 1'd0) & (cmd_op_code_1_reg_2067 == 32'd0) & (tmp_i_286_reg_2044 == 1'd1) & (tmp_i_reg_2040 == 1'd0)) | ((cmd_sync_V_reg_2071 == 1'd0) & (cmd_op_code_1_reg_2067 == 32'd1) & (tmp_i_286_reg_2044 == 1'd1) & (tmp_i_reg_2040 == 1'd0))) | ((cmd_sync_V_reg_2071 == 1'd0) & (cmd_op_code_1_reg_2067 == 32'd7) & (tmp_i_286_reg_2044 == 1'd1) & (tmp_i_reg_2040 == 1'd0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((cmd_sync_V_reg_2071 == 1'd0) & (cmd_op_code_1_reg_2067 == 32'd8) & (tmp_i_286_reg_2044 == 1'd1) & (tmp_i_reg_2040 == 1'd0)) | ((cmd_sync_V_reg_2071 == 1'd0) & (cmd_op_code_1_reg_2067 == 32'd2) & (tmp_i_286_reg_2044 == 1'd1) & (tmp_i_reg_2040 == 1'd0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((cmd_sync_V_reg_2071 == 1'd1) & (cmd_op_code_1_reg_2067 == 32'd8) & (tmp_i_286_reg_2044 == 1'd1) & (tmp_i_reg_2040 == 1'd0)) | ((cmd_sync_V_reg_2071 == 1'd1) & (cmd_op_code_1_reg_2067 == 32'd2) & (tmp_i_286_reg_2044 == 1'd1) & (tmp_i_reg_2040 == 1'd0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((tmp_i_reg_2040 == 1'd1) & (cmd_op_code_reg_2109 == 32'd16)) | ((tmp_i_reg_2040 == 1'd1) & (cmd_op_code_reg_2109 == 32'd15)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_predicate_op325_write_state6 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_predicate_op323_write_state6 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_predicate_op142_write_state3 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_predicate_op115_write_state3 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_predicate_op100_write_state3 == 1'b1)) | ((tmp_i_reg_2040 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (cmd_op_code_reg_2109 == 32'd14)) | ((tmp_i_reg_2040 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (cmd_op_code_reg_2109 == 32'd13)))) begin
        m_axis_mem_read_cmd_TDATA_blk_n = m_axis_mem_read_cmd_TREADY_int_regslice;
    end else begin
        m_axis_mem_read_cmd_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op309_write_state5 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1_01001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        m_axis_mem_read_cmd_TDATA_int_regslice = zext_ln174_73_fu_2017_p1;
    end else if (((ap_predicate_op296_write_state5 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1_01001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        m_axis_mem_read_cmd_TDATA_int_regslice = zext_ln174_74_fu_1890_p1;
    end else if (((ap_predicate_op273_write_state4 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        m_axis_mem_read_cmd_TDATA_int_regslice = zext_ln174_61_fu_1760_p1;
    end else if (((ap_predicate_op256_write_state4 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        m_axis_mem_read_cmd_TDATA_int_regslice = zext_ln174_62_fu_1630_p1;
    end else if (((ap_predicate_op236_write_state4 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        m_axis_mem_read_cmd_TDATA_int_regslice = zext_ln174_63_fu_1495_p1;
    end else if (((ap_predicate_op219_write_state4 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        m_axis_mem_read_cmd_TDATA_int_regslice = zext_ln174_64_fu_1365_p1;
    end else if (((ap_predicate_op189_write_state4 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        m_axis_mem_read_cmd_TDATA_int_regslice = zext_ln174_70_fu_1258_p1;
    end else if (((ap_predicate_op172_write_state4 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        m_axis_mem_read_cmd_TDATA_int_regslice = zext_ln174_71_fu_1128_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_01001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_predicate_op142_write_state3 == 1'b1))) begin
        m_axis_mem_read_cmd_TDATA_int_regslice = zext_ln174_fu_961_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_01001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_predicate_op115_write_state3 == 1'b1))) begin
        m_axis_mem_read_cmd_TDATA_int_regslice = zext_ln174_57_fu_770_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_01001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_predicate_op100_write_state3 == 1'b1))) begin
        m_axis_mem_read_cmd_TDATA_int_regslice = zext_ln174_59_fu_713_p1;
    end else if (((ap_predicate_op68_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_01001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        m_axis_mem_read_cmd_TDATA_int_regslice = zext_ln174_65_fu_574_p1;
    end else if (((ap_predicate_op51_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_01001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        m_axis_mem_read_cmd_TDATA_int_regslice = zext_ln174_66_fu_444_p1;
    end else begin
        m_axis_mem_read_cmd_TDATA_int_regslice = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_op68_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_predicate_op51_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_predicate_op309_write_state5 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_predicate_op296_write_state5 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_predicate_op273_write_state4 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_predicate_op256_write_state4 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_predicate_op236_write_state4 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_predicate_op219_write_state4 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_predicate_op189_write_state4 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_predicate_op172_write_state4 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_predicate_op142_write_state3 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_predicate_op115_write_state3 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_predicate_op100_write_state3 == 1'b1)))) begin
        m_axis_mem_read_cmd_TVALID_int_regslice = 1'b1;
    end else begin
        m_axis_mem_read_cmd_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_i_reg_2040 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        rx_remoteMemCmd_blk_n = rx_remoteMemCmd_empty_n;
    end else begin
        rx_remoteMemCmd_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_i_reg_2040 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        rx_remoteMemCmd_read = 1'b1;
    end else begin
        rx_remoteMemCmd_read = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_i_286_reg_2044 == 1'd1) & (tmp_i_reg_2040 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tx_localMemCmdFifo_blk_n = tx_localMemCmdFifo_empty_n;
    end else begin
        tx_localMemCmdFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op25_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tx_localMemCmdFifo_read = 1'b1;
    end else begin
        tx_localMemCmdFifo_read = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_op90_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_predicate_op82_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_predicate_op75_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & ((((cmd_op_code_1_reg_2067 == 32'd4) & (tmp_i_286_reg_2044_pp0_iter1_reg == 1'd1) & (tmp_i_reg_2040_pp0_iter1_reg == 1'd0)) | ((cmd_op_code_1_reg_2067 == 32'd2) & (icmp_ln1198_reg_2093 == 1'd1) & (tmp_i_286_reg_2044_pp0_iter1_reg == 1'd1) & (tmp_i_reg_2040_pp0_iter1_reg == 1'd0))) | ((cmd_op_code_1_reg_2067 == 32'd8) & (icmp_ln1198_reg_2093 == 1'd1) & (tmp_i_286_reg_2044_pp0_iter1_reg == 1'd1) & (tmp_i_reg_2040_pp0_iter1_reg == 1'd0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((cmd_op_code_1_reg_2067 == 32'd8) & (tmp_i_286_reg_2044 == 1'd1) & (tmp_i_reg_2040 == 1'd0)) | ((cmd_op_code_1_reg_2067 == 32'd2) & (tmp_i_286_reg_2044 == 1'd1) & (tmp_i_reg_2040 == 1'd0)))) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_predicate_op148_write_state3 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_predicate_op122_write_state3 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_predicate_op106_write_state3 == 1'b1)))) begin
        tx_pkgInfoFifo_blk_n = tx_pkgInfoFifo_full_n;
    end else begin
        tx_pkgInfoFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op313_write_state5 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1_01001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tx_pkgInfoFifo_din = zext_ln174_75_fu_2035_p1;
    end else if (((ap_predicate_op196_write_state4 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tx_pkgInfoFifo_din = zext_ln174_72_fu_1296_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_01001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_predicate_op148_write_state3 == 1'b1))) begin
        tx_pkgInfoFifo_din = zext_ln174_56_fu_993_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_01001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_predicate_op122_write_state3 == 1'b1))) begin
        tx_pkgInfoFifo_din = zext_ln174_58_fu_808_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_01001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_predicate_op106_write_state3 == 1'b1))) begin
        tx_pkgInfoFifo_din = zext_ln174_60_fu_745_p1;
    end else if (((ap_predicate_op90_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_01001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tx_pkgInfoFifo_din = zext_ln174_67_fu_688_p1;
    end else if (((ap_predicate_op82_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_01001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tx_pkgInfoFifo_din = zext_ln174_68_fu_650_p1;
    end else if (((ap_predicate_op75_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_01001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tx_pkgInfoFifo_din = zext_ln174_69_fu_612_p1;
    end else begin
        tx_pkgInfoFifo_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_op90_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_predicate_op82_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_predicate_op75_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_predicate_op313_write_state5 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_predicate_op196_write_state4 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_predicate_op148_write_state3 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_predicate_op122_write_state3 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_predicate_op106_write_state3 == 1'b1)))) begin
        tx_pkgInfoFifo_write = 1'b1;
    end else begin
        tx_pkgInfoFifo_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((((1'b0 == ap_block_pp0_stage2_subdone) & (ap_reset_idle_pp0 == 1'b0)) | ((1'b0 == ap_block_pp0_stage2_subdone) & (ap_reset_idle_pp0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1559_1_fu_778_p2 = (zext_ln1541_1_fu_775_p1 + 33'd63);

assign add_ln1559_2_fu_721_p2 = (zext_ln1541_2_fu_718_p1 + 33'd63);

assign add_ln1559_3_fu_658_p2 = (zext_ln1541_3_fu_655_p1 + 33'd63);

assign add_ln1559_4_fu_620_p2 = (zext_ln1541_4_fu_617_p1 + 33'd63);

assign add_ln1559_5_fu_582_p2 = (zext_ln1541_5_fu_579_p1 + 33'd63);

assign add_ln1559_6_fu_1266_p2 = (zext_ln1541_6_fu_1263_p1 + 33'd63);

assign add_ln1559_7_fu_1329_p2 = (zext_ln1541_7_fu_1326_p1 + 33'd63);

assign add_ln1559_fu_969_p2 = (zext_ln1541_fu_966_p1 + 33'd63);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_done_reg == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((tx_pkgInfoFifo_full_n == 1'b0) & (ap_predicate_op196_write_state4 == 1'b1)) | ((ap_predicate_op278_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op276_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op274_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op273_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op256_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op236_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op219_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op189_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op172_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op151_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op149_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_done_reg == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state4_io) | ((tx_pkgInfoFifo_full_n == 1'b0) & (ap_predicate_op196_write_state4 == 1'b1)) | ((ap_predicate_op278_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op276_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op274_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op273_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op256_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op236_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op219_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op189_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op172_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op151_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op149_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_done_reg == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state4_io) | ((tx_pkgInfoFifo_full_n == 1'b0) & (ap_predicate_op196_write_state4 == 1'b1)) | ((ap_predicate_op278_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op276_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op274_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op273_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op256_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op236_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op219_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op189_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op172_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op151_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op149_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)))));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_01001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (((tx_pkgInfoFifo_full_n == 1'b0) & (ap_predicate_op313_write_state5 == 1'b1)) | ((ap_predicate_op321_write_state5 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op319_write_state5 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op317_write_state5 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op315_write_state5 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op309_write_state5 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op296_write_state5 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op282_write_state5 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op280_write_state5 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)))) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op25_read_state2 == 1'b1) & (tx_localMemCmdFifo_empty_n == 1'b0)) | ((tmp_i_reg_2040 == 1'd1) & (rx_remoteMemCmd_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state5_io) | ((tx_pkgInfoFifo_full_n == 1'b0) & (ap_predicate_op313_write_state5 == 1'b1)) | ((ap_predicate_op321_write_state5 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op319_write_state5 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op317_write_state5 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op315_write_state5 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op309_write_state5 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op296_write_state5 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op282_write_state5 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op280_write_state5 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)))) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op25_read_state2 == 1'b1) & (tx_localMemCmdFifo_empty_n == 1'b0)) | ((tmp_i_reg_2040 == 1'd1) & (rx_remoteMemCmd_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state5_io) | ((tx_pkgInfoFifo_full_n == 1'b0) & (ap_predicate_op313_write_state5 == 1'b1)) | ((ap_predicate_op321_write_state5 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op319_write_state5 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op317_write_state5 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op315_write_state5 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op309_write_state5 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op296_write_state5 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op282_write_state5 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op280_write_state5 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)))) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op25_read_state2 == 1'b1) & (tx_localMemCmdFifo_empty_n == 1'b0)) | ((tmp_i_reg_2040 == 1'd1) & (rx_remoteMemCmd_empty_n == 1'b0)))));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_01001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & ((regslice_both_m_axis_mem_read_cmd_U_apdone_blk == 1'b1) | ((m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op325_write_state6 == 1'b1)) | ((m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op323_write_state6 == 1'b1)))) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op90_write_state3 == 1'b1) & (tx_pkgInfoFifo_full_n == 1'b0)) | ((ap_predicate_op82_write_state3 == 1'b1) & (tx_pkgInfoFifo_full_n == 1'b0)) | ((ap_predicate_op75_write_state3 == 1'b1) & (tx_pkgInfoFifo_full_n == 1'b0)) | ((tx_pkgInfoFifo_full_n == 1'b0) & (ap_predicate_op148_write_state3 == 1'b1)) | ((tx_pkgInfoFifo_full_n == 1'b0) & (ap_predicate_op122_write_state3 == 1'b1)) | ((tx_pkgInfoFifo_full_n == 1'b0) & (ap_predicate_op106_write_state3 == 1'b1)) | ((ap_predicate_op68_write_state3 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op51_write_state3 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op142_write_state3 == 1'b1)) | ((m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op115_write_state3 == 1'b1)) | ((m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op100_write_state3 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage2_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state6_io) | (regslice_both_m_axis_mem_read_cmd_U_apdone_blk == 1'b1) | ((m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op325_write_state6 == 1'b1)) | ((m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op323_write_state6 == 1'b1)))) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state3_io) | ((ap_predicate_op90_write_state3 == 1'b1) & (tx_pkgInfoFifo_full_n == 1'b0)) | ((ap_predicate_op82_write_state3 == 1'b1) & (tx_pkgInfoFifo_full_n == 1'b0)) | ((ap_predicate_op75_write_state3 == 1'b1) & (tx_pkgInfoFifo_full_n == 1'b0)) | ((tx_pkgInfoFifo_full_n == 1'b0) & (ap_predicate_op148_write_state3 == 1'b1)) | ((tx_pkgInfoFifo_full_n == 1'b0) & (ap_predicate_op122_write_state3 == 1'b1)) | ((tx_pkgInfoFifo_full_n == 1'b0) & (ap_predicate_op106_write_state3 == 1'b1)) | ((ap_predicate_op68_write_state3 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op51_write_state3 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op142_write_state3 == 1'b1)) | ((m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op115_write_state3 == 1'b1)) | ((m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op100_write_state3 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state6_io) | (regslice_both_m_axis_mem_read_cmd_U_apdone_blk == 1'b1) | ((m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op325_write_state6 == 1'b1)) | ((m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op323_write_state6 == 1'b1)))) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state3_io) | ((ap_predicate_op90_write_state3 == 1'b1) & (tx_pkgInfoFifo_full_n == 1'b0)) | ((ap_predicate_op82_write_state3 == 1'b1) & (tx_pkgInfoFifo_full_n == 1'b0)) | ((ap_predicate_op75_write_state3 == 1'b1) & (tx_pkgInfoFifo_full_n == 1'b0)) | ((tx_pkgInfoFifo_full_n == 1'b0) & (ap_predicate_op148_write_state3 == 1'b1)) | ((tx_pkgInfoFifo_full_n == 1'b0) & (ap_predicate_op122_write_state3 == 1'b1)) | ((tx_pkgInfoFifo_full_n == 1'b0) & (ap_predicate_op106_write_state3 == 1'b1)) | ((ap_predicate_op68_write_state3 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op51_write_state3 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op142_write_state3 == 1'b1)) | ((m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op115_write_state3 == 1'b1)) | ((m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op100_write_state3 == 1'b1)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0 = (((ap_predicate_op25_read_state2 == 1'b1) & (tx_localMemCmdFifo_empty_n == 1'b0)) | ((tmp_i_reg_2040 == 1'd1) & (rx_remoteMemCmd_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state3_io = (((ap_predicate_op68_write_state3 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op51_write_state3 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op142_write_state3 == 1'b1)) | ((m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op115_write_state3 == 1'b1)) | ((m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op100_write_state3 == 1'b1)));
end

always @ (*) begin
    ap_block_state3_pp0_stage2_iter0 = (((ap_predicate_op90_write_state3 == 1'b1) & (tx_pkgInfoFifo_full_n == 1'b0)) | ((ap_predicate_op82_write_state3 == 1'b1) & (tx_pkgInfoFifo_full_n == 1'b0)) | ((ap_predicate_op75_write_state3 == 1'b1) & (tx_pkgInfoFifo_full_n == 1'b0)) | ((tx_pkgInfoFifo_full_n == 1'b0) & (ap_predicate_op148_write_state3 == 1'b1)) | ((tx_pkgInfoFifo_full_n == 1'b0) & (ap_predicate_op122_write_state3 == 1'b1)) | ((tx_pkgInfoFifo_full_n == 1'b0) & (ap_predicate_op106_write_state3 == 1'b1)) | ((ap_predicate_op68_write_state3 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op51_write_state3 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op142_write_state3 == 1'b1)) | ((m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op115_write_state3 == 1'b1)) | ((m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op100_write_state3 == 1'b1)));
end

always @ (*) begin
    ap_block_state4_io = (((ap_predicate_op278_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op276_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op274_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op273_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op256_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op236_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op219_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op189_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op172_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op151_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op149_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1 = (((tx_pkgInfoFifo_full_n == 1'b0) & (ap_predicate_op196_write_state4 == 1'b1)) | ((ap_predicate_op278_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op276_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op274_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op273_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op256_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op236_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op219_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op189_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op172_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op151_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op149_write_state4 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)));
end

always @ (*) begin
    ap_block_state5_io = (((ap_predicate_op321_write_state5 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op319_write_state5 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op317_write_state5 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op315_write_state5 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op309_write_state5 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op296_write_state5 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op282_write_state5 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op280_write_state5 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)));
end

always @ (*) begin
    ap_block_state5_pp0_stage1_iter1 = (((tx_pkgInfoFifo_full_n == 1'b0) & (ap_predicate_op313_write_state5 == 1'b1)) | ((ap_predicate_op321_write_state5 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op319_write_state5 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op317_write_state5 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op315_write_state5 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op309_write_state5 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op296_write_state5 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op282_write_state5 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op280_write_state5 == 1'b1) & (m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0)));
end

always @ (*) begin
    ap_block_state6_io = (((m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op325_write_state6 == 1'b1)) | ((m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op323_write_state6 == 1'b1)));
end

always @ (*) begin
    ap_block_state6_pp0_stage2_iter1 = ((regslice_both_m_axis_mem_read_cmd_U_apdone_blk == 1'b1) | ((m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op325_write_state6 == 1'b1)) | ((m_axis_mem_read_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op323_write_state6 == 1'b1)));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_predicate_op100_write_state3 = ((tmp_i_reg_2040 == 1'd1) & (cmd_op_code_reg_2109 == 32'd13));
end

always @ (*) begin
    ap_predicate_op106_write_state3 = ((tmp_i_reg_2040 == 1'd1) & (cmd_op_code_reg_2109 == 32'd13));
end

always @ (*) begin
    ap_predicate_op115_write_state3 = ((tmp_i_reg_2040 == 1'd1) & (cmd_op_code_reg_2109 == 32'd14));
end

always @ (*) begin
    ap_predicate_op122_write_state3 = ((tmp_i_reg_2040 == 1'd1) & (cmd_op_code_reg_2109 == 32'd14));
end

always @ (*) begin
    ap_predicate_op142_write_state3 = (((tmp_i_reg_2040 == 1'd1) & (cmd_op_code_reg_2109 == 32'd16)) | ((tmp_i_reg_2040 == 1'd1) & (cmd_op_code_reg_2109 == 32'd15)));
end

always @ (*) begin
    ap_predicate_op148_write_state3 = (((tmp_i_reg_2040 == 1'd1) & (cmd_op_code_reg_2109 == 32'd16)) | ((tmp_i_reg_2040 == 1'd1) & (cmd_op_code_reg_2109 == 32'd15)));
end

always @ (*) begin
    ap_predicate_op149_write_state4 = ((((cmd_sync_V_reg_2071 == 1'd0) & (cmd_op_code_1_reg_2067 == 32'd0) & (tmp_i_286_reg_2044 == 1'd1) & (tmp_i_reg_2040 == 1'd0)) | ((cmd_sync_V_reg_2071 == 1'd0) & (cmd_op_code_1_reg_2067 == 32'd1) & (tmp_i_286_reg_2044 == 1'd1) & (tmp_i_reg_2040 == 1'd0))) | ((cmd_sync_V_reg_2071 == 1'd0) & (cmd_op_code_1_reg_2067 == 32'd7) & (tmp_i_286_reg_2044 == 1'd1) & (tmp_i_reg_2040 == 1'd0)));
end

always @ (*) begin
    ap_predicate_op151_write_state4 = ((((cmd_sync_V_reg_2071 == 1'd1) & (cmd_op_code_1_reg_2067 == 32'd0) & (tmp_i_286_reg_2044 == 1'd1) & (tmp_i_reg_2040 == 1'd0)) | ((cmd_sync_V_reg_2071 == 1'd1) & (cmd_op_code_1_reg_2067 == 32'd1) & (tmp_i_286_reg_2044 == 1'd1) & (tmp_i_reg_2040 == 1'd0))) | ((cmd_sync_V_reg_2071 == 1'd1) & (cmd_op_code_1_reg_2067 == 32'd7) & (tmp_i_286_reg_2044 == 1'd1) & (tmp_i_reg_2040 == 1'd0)));
end

always @ (*) begin
    ap_predicate_op172_write_state4 = (((cmd_sync_V_reg_2071 == 1'd0) & (cmd_op_code_1_reg_2067 == 32'd8) & (tmp_i_286_reg_2044 == 1'd1) & (tmp_i_reg_2040 == 1'd0)) | ((cmd_sync_V_reg_2071 == 1'd0) & (cmd_op_code_1_reg_2067 == 32'd2) & (tmp_i_286_reg_2044 == 1'd1) & (tmp_i_reg_2040 == 1'd0)));
end

always @ (*) begin
    ap_predicate_op189_write_state4 = (((cmd_sync_V_reg_2071 == 1'd1) & (cmd_op_code_1_reg_2067 == 32'd8) & (tmp_i_286_reg_2044 == 1'd1) & (tmp_i_reg_2040 == 1'd0)) | ((cmd_sync_V_reg_2071 == 1'd1) & (cmd_op_code_1_reg_2067 == 32'd2) & (tmp_i_286_reg_2044 == 1'd1) & (tmp_i_reg_2040 == 1'd0)));
end

always @ (*) begin
    ap_predicate_op196_write_state4 = (((cmd_op_code_1_reg_2067 == 32'd8) & (tmp_i_286_reg_2044 == 1'd1) & (tmp_i_reg_2040 == 1'd0)) | ((cmd_op_code_1_reg_2067 == 32'd2) & (tmp_i_286_reg_2044 == 1'd1) & (tmp_i_reg_2040 == 1'd0)));
end

always @ (*) begin
    ap_predicate_op219_write_state4 = ((cmd_sync_V_reg_2071 == 1'd0) & (cmd_op_code_1_reg_2067 == 32'd6) & (tmp_i_286_reg_2044 == 1'd1) & (tmp_i_reg_2040 == 1'd0));
end

always @ (*) begin
    ap_predicate_op236_write_state4 = ((cmd_sync_V_reg_2071 == 1'd1) & (cmd_op_code_1_reg_2067 == 32'd6) & (tmp_i_286_reg_2044 == 1'd1) & (tmp_i_reg_2040 == 1'd0));
end

always @ (*) begin
    ap_predicate_op256_write_state4 = ((cmd_sync_V_reg_2071 == 1'd0) & (cmd_op_code_1_reg_2067 == 32'd10) & (tmp_i_286_reg_2044 == 1'd1) & (tmp_i_reg_2040 == 1'd0));
end

always @ (*) begin
    ap_predicate_op25_read_state2 = ((tmp_i_286_reg_2044 == 1'd1) & (tmp_i_reg_2040 == 1'd0));
end

always @ (*) begin
    ap_predicate_op273_write_state4 = ((cmd_sync_V_reg_2071 == 1'd1) & (cmd_op_code_1_reg_2067 == 32'd10) & (tmp_i_286_reg_2044 == 1'd1) & (tmp_i_reg_2040 == 1'd0));
end

always @ (*) begin
    ap_predicate_op274_write_state4 = ((tmp_i_reg_2040 == 1'd1) & (cmd_op_code_reg_2109 == 32'd13));
end

always @ (*) begin
    ap_predicate_op276_write_state4 = ((tmp_i_reg_2040 == 1'd1) & (cmd_op_code_reg_2109 == 32'd14));
end

always @ (*) begin
    ap_predicate_op278_write_state4 = (((tmp_i_reg_2040 == 1'd1) & (cmd_op_code_reg_2109 == 32'd16)) | ((tmp_i_reg_2040 == 1'd1) & (cmd_op_code_reg_2109 == 32'd15)));
end

always @ (*) begin
    ap_predicate_op280_write_state5 = (((cmd_sync_V_reg_2071 == 1'd0) & (cmd_op_code_1_reg_2067 == 32'd8) & (tmp_i_286_reg_2044_pp0_iter1_reg == 1'd1) & (tmp_i_reg_2040_pp0_iter1_reg == 1'd0)) | ((cmd_sync_V_reg_2071 == 1'd0) & (cmd_op_code_1_reg_2067 == 32'd2) & (tmp_i_286_reg_2044_pp0_iter1_reg == 1'd1) & (tmp_i_reg_2040_pp0_iter1_reg == 1'd0)));
end

always @ (*) begin
    ap_predicate_op282_write_state5 = (((cmd_sync_V_reg_2071 == 1'd1) & (cmd_op_code_1_reg_2067 == 32'd8) & (tmp_i_286_reg_2044_pp0_iter1_reg == 1'd1) & (tmp_i_reg_2040_pp0_iter1_reg == 1'd0)) | ((cmd_sync_V_reg_2071 == 1'd1) & (cmd_op_code_1_reg_2067 == 32'd2) & (tmp_i_286_reg_2044_pp0_iter1_reg == 1'd1) & (tmp_i_reg_2040_pp0_iter1_reg == 1'd0)));
end

always @ (*) begin
    ap_predicate_op296_write_state5 = ((((cmd_sync_V_reg_2071 == 1'd0) & (cmd_op_code_1_reg_2067 == 32'd4) & (tmp_i_286_reg_2044_pp0_iter1_reg == 1'd1) & (tmp_i_reg_2040_pp0_iter1_reg == 1'd0)) | ((cmd_sync_V_reg_2071 == 1'd0) & (cmd_op_code_1_reg_2067 == 32'd2) & (icmp_ln1198_reg_2093 == 1'd1) & (tmp_i_286_reg_2044_pp0_iter1_reg == 1'd1) & (tmp_i_reg_2040_pp0_iter1_reg == 1'd0))) | ((cmd_sync_V_reg_2071 == 1'd0) & (cmd_op_code_1_reg_2067 == 32'd8) & (icmp_ln1198_reg_2093 == 1'd1) & (tmp_i_286_reg_2044_pp0_iter1_reg == 1'd1) & (tmp_i_reg_2040_pp0_iter1_reg == 1'd0)));
end

always @ (*) begin
    ap_predicate_op309_write_state5 = ((((cmd_sync_V_reg_2071 == 1'd1) & (cmd_op_code_1_reg_2067 == 32'd4) & (tmp_i_286_reg_2044_pp0_iter1_reg == 1'd1) & (tmp_i_reg_2040_pp0_iter1_reg == 1'd0)) | ((cmd_sync_V_reg_2071 == 1'd1) & (cmd_op_code_1_reg_2067 == 32'd2) & (icmp_ln1198_reg_2093 == 1'd1) & (tmp_i_286_reg_2044_pp0_iter1_reg == 1'd1) & (tmp_i_reg_2040_pp0_iter1_reg == 1'd0))) | ((cmd_sync_V_reg_2071 == 1'd1) & (cmd_op_code_1_reg_2067 == 32'd8) & (icmp_ln1198_reg_2093 == 1'd1) & (tmp_i_286_reg_2044_pp0_iter1_reg == 1'd1) & (tmp_i_reg_2040_pp0_iter1_reg == 1'd0)));
end

always @ (*) begin
    ap_predicate_op313_write_state5 = ((((cmd_op_code_1_reg_2067 == 32'd4) & (tmp_i_286_reg_2044_pp0_iter1_reg == 1'd1) & (tmp_i_reg_2040_pp0_iter1_reg == 1'd0)) | ((cmd_op_code_1_reg_2067 == 32'd2) & (icmp_ln1198_reg_2093 == 1'd1) & (tmp_i_286_reg_2044_pp0_iter1_reg == 1'd1) & (tmp_i_reg_2040_pp0_iter1_reg == 1'd0))) | ((cmd_op_code_1_reg_2067 == 32'd8) & (icmp_ln1198_reg_2093 == 1'd1) & (tmp_i_286_reg_2044_pp0_iter1_reg == 1'd1) & (tmp_i_reg_2040_pp0_iter1_reg == 1'd0)));
end

always @ (*) begin
    ap_predicate_op315_write_state5 = ((cmd_sync_V_reg_2071 == 1'd0) & (cmd_op_code_1_reg_2067 == 32'd6) & (tmp_i_286_reg_2044_pp0_iter1_reg == 1'd1) & (tmp_i_reg_2040_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op317_write_state5 = ((cmd_sync_V_reg_2071 == 1'd1) & (cmd_op_code_1_reg_2067 == 32'd6) & (tmp_i_286_reg_2044_pp0_iter1_reg == 1'd1) & (tmp_i_reg_2040_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op319_write_state5 = ((cmd_sync_V_reg_2071 == 1'd0) & (cmd_op_code_1_reg_2067 == 32'd10) & (tmp_i_286_reg_2044_pp0_iter1_reg == 1'd1) & (tmp_i_reg_2040_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op321_write_state5 = ((cmd_sync_V_reg_2071 == 1'd1) & (cmd_op_code_1_reg_2067 == 32'd10) & (tmp_i_286_reg_2044_pp0_iter1_reg == 1'd1) & (tmp_i_reg_2040_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op323_write_state6 = ((((icmp_ln1198_reg_2093_pp0_iter1_reg == 1'd1) & (cmd_sync_V_reg_2071_pp0_iter1_reg == 1'd0) & (cmd_op_code_1_reg_2067_pp0_iter1_reg == 32'd2) & (tmp_i_286_reg_2044_pp0_iter1_reg == 1'd1) & (tmp_i_reg_2040_pp0_iter1_reg == 1'd0)) | ((cmd_sync_V_reg_2071_pp0_iter1_reg == 1'd0) & (cmd_op_code_1_reg_2067_pp0_iter1_reg == 32'd4) & (tmp_i_286_reg_2044_pp0_iter1_reg == 1'd1) & (tmp_i_reg_2040_pp0_iter1_reg == 1'd0))) | ((icmp_ln1198_reg_2093_pp0_iter1_reg == 1'd1) & (cmd_sync_V_reg_2071_pp0_iter1_reg == 1'd0) & (cmd_op_code_1_reg_2067_pp0_iter1_reg == 32'd8) & (tmp_i_286_reg_2044_pp0_iter1_reg == 1'd1) & (tmp_i_reg_2040_pp0_iter1_reg == 1'd0)));
end

always @ (*) begin
    ap_predicate_op325_write_state6 = ((((cmd_sync_V_reg_2071_pp0_iter1_reg == 1'd1) & (cmd_op_code_1_reg_2067_pp0_iter1_reg == 32'd4) & (tmp_i_286_reg_2044_pp0_iter1_reg == 1'd1) & (tmp_i_reg_2040_pp0_iter1_reg == 1'd0)) | ((icmp_ln1198_reg_2093_pp0_iter1_reg == 1'd1) & (cmd_sync_V_reg_2071_pp0_iter1_reg == 1'd1) & (cmd_op_code_1_reg_2067_pp0_iter1_reg == 32'd2) & (tmp_i_286_reg_2044_pp0_iter1_reg == 1'd1) & (tmp_i_reg_2040_pp0_iter1_reg == 1'd0))) | ((icmp_ln1198_reg_2093_pp0_iter1_reg == 1'd1) & (cmd_sync_V_reg_2071_pp0_iter1_reg == 1'd1) & (cmd_op_code_1_reg_2067_pp0_iter1_reg == 32'd8) & (tmp_i_286_reg_2044_pp0_iter1_reg == 1'd1) & (tmp_i_reg_2040_pp0_iter1_reg == 1'd0)));
end

always @ (*) begin
    ap_predicate_op51_write_state3 = ((((cmd_sync_V_reg_2071 == 1'd0) & (cmd_op_code_1_reg_2067 == 32'd0) & (tmp_i_286_reg_2044 == 1'd1) & (tmp_i_reg_2040 == 1'd0)) | ((cmd_sync_V_reg_2071 == 1'd0) & (cmd_op_code_1_reg_2067 == 32'd1) & (tmp_i_286_reg_2044 == 1'd1) & (tmp_i_reg_2040 == 1'd0))) | ((cmd_sync_V_reg_2071 == 1'd0) & (cmd_op_code_1_reg_2067 == 32'd7) & (tmp_i_286_reg_2044 == 1'd1) & (tmp_i_reg_2040 == 1'd0)));
end

always @ (*) begin
    ap_predicate_op68_write_state3 = ((((cmd_sync_V_reg_2071 == 1'd1) & (cmd_op_code_1_reg_2067 == 32'd0) & (tmp_i_286_reg_2044 == 1'd1) & (tmp_i_reg_2040 == 1'd0)) | ((cmd_sync_V_reg_2071 == 1'd1) & (cmd_op_code_1_reg_2067 == 32'd1) & (tmp_i_286_reg_2044 == 1'd1) & (tmp_i_reg_2040 == 1'd0))) | ((cmd_sync_V_reg_2071 == 1'd1) & (cmd_op_code_1_reg_2067 == 32'd7) & (tmp_i_286_reg_2044 == 1'd1) & (tmp_i_reg_2040 == 1'd0)));
end

always @ (*) begin
    ap_predicate_op75_write_state3 = ((((cmd_op_code_1_reg_2067 == 32'd0) & (tmp_i_286_reg_2044 == 1'd1) & (tmp_i_reg_2040 == 1'd0)) | ((cmd_op_code_1_reg_2067 == 32'd1) & (tmp_i_286_reg_2044 == 1'd1) & (tmp_i_reg_2040 == 1'd0))) | ((cmd_op_code_1_reg_2067 == 32'd7) & (tmp_i_286_reg_2044 == 1'd1) & (tmp_i_reg_2040 == 1'd0)));
end

always @ (*) begin
    ap_predicate_op82_write_state3 = ((cmd_op_code_1_reg_2067 == 32'd6) & (tmp_i_286_reg_2044 == 1'd1) & (tmp_i_reg_2040 == 1'd0));
end

always @ (*) begin
    ap_predicate_op90_write_state3 = ((cmd_op_code_1_reg_2067 == 32'd10) & (tmp_i_286_reg_2044 == 1'd1) & (tmp_i_reg_2040 == 1'd0));
end

assign cmd_op_code_1_fu_372_p1 = tx_localMemCmdFifo_dout[31:0];

assign cmd_op_code_fu_410_p1 = rx_remoteMemCmd_dout[31:0];

assign grp_fu_208_p4 = {{tx_localMemCmdFifo_read_reg_2048[95:48]}};

assign grp_fu_217_p3 = tx_localMemCmdFifo_read_reg_2048[32'd100];

assign grp_fu_224_p4 = {{tx_localMemCmdFifo_read_reg_2048[99:96]}};

assign grp_fu_233_p3 = tx_localMemCmdFifo_read_reg_2048[32'd144];

assign grp_fu_240_p4 = {{tx_localMemCmdFifo_read_reg_2048[139:112]}};

assign grp_fu_249_p4 = {{tx_localMemCmdFifo_read_reg_2048[41:32]}};

assign grp_fu_258_p4 = {{tx_localMemCmdFifo_read_reg_2048[37:32]}};

assign grp_fu_267_p4 = {{tx_localMemCmdFifo_read_reg_2048[41:38]}};

assign grp_fu_276_p4 = {{rx_remoteMemCmd_read_reg_2097[95:48]}};

assign grp_fu_285_p3 = rx_remoteMemCmd_read_reg_2097[32'd144];

assign grp_fu_292_p4 = {{rx_remoteMemCmd_read_reg_2097[139:112]}};

assign grp_fu_301_p3 = rx_remoteMemCmd_read_reg_2097[32'd100];

assign grp_fu_308_p4 = {{rx_remoteMemCmd_read_reg_2097[99:96]}};

assign grp_fu_317_p4 = {{rx_remoteMemCmd_read_reg_2097[41:32]}};

assign icmp_ln1198_fu_404_p2 = ((cmd_op_code_1_fu_372_p1 == 32'd4) ? 1'b1 : 1'b0);

assign m_axis_mem_read_cmd_TVALID = regslice_both_m_axis_mem_read_cmd_U_vld_out;

assign or_ln174_129_i_fu_939_p10 = {{{{{{{{{tmp_318_i_fu_929_p4}, {tmp_317_i_fu_919_p4}}, {tmp_316_i_fu_909_p4}}, {tmp_104_fu_901_p3}}, {tmp_103_fu_893_p3}}, {tmp_102_fu_885_p3}}, {tmp_101_fu_877_p3}}, {tmp_311_i_fu_867_p4}}, {grp_fu_276_p4}};

assign or_ln174_131_i_fu_750_p9 = {{{{{{{{grp_fu_317_p4}, {grp_fu_308_p4}}, {grp_fu_285_p3}}, {1'd0}}, {grp_fu_301_p3}}, {1'd0}}, {grp_fu_292_p4}}, {grp_fu_276_p4}};

assign or_ln174_133_i_fu_693_p9 = {{{{{{{{grp_fu_317_p4}, {grp_fu_308_p4}}, {grp_fu_285_p3}}, {1'd0}}, {grp_fu_301_p3}}, {1'd0}}, {grp_fu_292_p4}}, {grp_fu_276_p4}};

assign or_ln174_135_i_fu_1738_p10 = {{{{{{{{{tmp_346_i_fu_1728_p4}, {tmp_345_i_fu_1718_p4}}, {tmp_344_i_fu_1708_p4}}, {tmp_114_fu_1700_p3}}, {tmp_113_fu_1692_p3}}, {tmp_112_fu_1684_p3}}, {tmp_111_fu_1676_p3}}, {tmp_339_i_fu_1666_p4}}, {grp_fu_208_p4}};

assign or_ln174_137_i_fu_1608_p10 = {{{{{{{{{tmp_355_i_fu_1598_p4}, {tmp_354_i_fu_1588_p4}}, {tmp_353_i_fu_1578_p4}}, {tmp_120_fu_1570_p3}}, {tmp_119_fu_1562_p3}}, {tmp_118_fu_1554_p3}}, {tmp_117_fu_1546_p3}}, {tmp_348_i_fu_1536_p4}}, {grp_fu_208_p4}};

assign or_ln174_139_i_fu_1473_p10 = {{{{{{{{{tmp_364_i_fu_1463_p4}, {tmp_363_i_fu_1453_p4}}, {tmp_362_i_fu_1443_p4}}, {tmp_125_fu_1435_p3}}, {tmp_124_fu_1427_p3}}, {tmp_123_fu_1419_p3}}, {tmp_122_fu_1411_p3}}, {tmp_357_i_fu_1401_p4}}, {grp_fu_208_p4}};

assign or_ln174_141_i_fu_1345_p9 = {{{{{{{{grp_fu_249_p4}, {grp_fu_224_p4}}, {grp_fu_233_p3}}, {1'd0}}, {grp_fu_217_p3}}, {1'd0}}, {grp_fu_240_p4}}, {grp_fu_208_p4}};

assign or_ln174_143_i_fu_552_p10 = {{{{{{{{{tmp_382_i_fu_542_p4}, {tmp_381_i_fu_532_p4}}, {tmp_380_i_fu_522_p4}}, {tmp_132_fu_514_p3}}, {tmp_131_fu_506_p3}}, {tmp_130_fu_498_p3}}, {tmp_129_fu_490_p3}}, {tmp_375_i_fu_480_p4}}, {grp_fu_208_p4}};

assign or_ln174_145_i_fu_424_p9 = {{{{{{{{grp_fu_249_p4}, {grp_fu_224_p4}}, {grp_fu_233_p3}}, {1'd0}}, {grp_fu_217_p3}}, {1'd0}}, {grp_fu_240_p4}}, {grp_fu_208_p4}};

assign or_ln174_147_i_fu_1236_p10 = {{{{{{{{{tmp_400_i_fu_1226_p4}, {tmp_399_i_fu_1216_p4}}, {tmp_398_i_fu_1206_p4}}, {tmp_139_fu_1198_p3}}, {tmp_138_fu_1190_p3}}, {tmp_137_fu_1182_p3}}, {tmp_136_fu_1174_p3}}, {tmp_393_i_fu_1164_p4}}, {grp_fu_208_p4}};

assign or_ln174_149_i_fu_1106_p10 = {{{{{{{{{tmp_409_i_fu_1096_p4}, {tmp_408_i_fu_1086_p4}}, {tmp_407_i_fu_1076_p4}}, {tmp_145_fu_1068_p3}}, {tmp_144_fu_1060_p3}}, {tmp_143_fu_1052_p3}}, {tmp_142_fu_1044_p3}}, {tmp_402_i_fu_1034_p4}}, {grp_fu_208_p4}};

assign or_ln174_151_i_fu_1996_p10 = {{{{{{{{{tmp_418_i_fu_1986_p4}, {tmp_417_i_fu_1976_p4}}, {tmp_416_i_fu_1966_p4}}, {tmp_150_fu_1958_p3}}, {tmp_149_fu_1950_p3}}, {tmp_148_fu_1942_p3}}, {tmp_147_fu_1934_p3}}, {tmp_411_i_fu_1924_p4}}, {tmp_210_i_reg_2155}};

assign or_ln174_153_i_fu_1869_p10 = {{{{{{{{{tmp_427_i_fu_1859_p4}, {tmp_426_i_fu_1849_p4}}, {tmp_425_i_fu_1839_p4}}, {tmp_156_fu_1831_p3}}, {tmp_155_fu_1823_p3}}, {tmp_154_fu_1815_p3}}, {tmp_153_fu_1807_p3}}, {tmp_420_i_fu_1797_p4}}, {tmp_210_i_reg_2155}};

assign or_ln174_1_fu_998_p14 = {{{{{{{{{{{{{grp_fu_267_p4}, {2'd0}}, {grp_fu_258_p4}}, {4'd0}}, {grp_fu_224_p4}}, {7'd0}}, {grp_fu_233_p3}}, {15'd0}}, {grp_fu_217_p3}}, {12'd0}}, {grp_fu_240_p4}}, {16'd0}}, {grp_fu_208_p4}};

assign or_ln174_27_fu_802_p2 = (shl_ln174_s_fu_794_p3 | 59'd2);

assign or_ln174_28_fu_1660_p2 = (tmp1_fu_1635_p12 | 148'd5192376086697341892868089873170432);

assign or_ln174_29_fu_1530_p2 = (or_ln174_s_fu_1500_p14 | 148'd79228162514264337593543950336);

assign or_ln174_2_fu_1765_p14 = {{{{{{{{{{{{{reg_368}, {2'd0}}, {reg_364}}, {4'd0}}, {tmp_64_reg_2168}}, {7'd0}}, {tmp_152_reg_2173}}, {15'd0}}, {tmp_151_reg_2163}}, {12'd0}}, {reg_360}}, {16'd0}}, {tmp_210_i_reg_2155}};

assign or_ln174_30_fu_1395_p2 = (tmp2_fu_1370_p12 | 148'd5192296858534827628530496329220096);

assign or_ln174_31_fu_474_p2 = (tmp3_fu_449_p12 | 148'd5192296858534827628530496329220096);

assign or_ln174_32_fu_682_p2 = (shl_ln174_5_fu_674_p3 | 59'd1);

assign or_ln174_33_fu_644_p2 = (shl_ln174_6_fu_636_p3 | 59'd1);

assign or_ln174_34_fu_606_p2 = (shl_ln174_7_fu_598_p3 | 59'd2);

assign or_ln174_35_fu_1158_p2 = (tmp4_fu_1133_p12 | 148'd5192376086697341892868089873170432);

assign or_ln174_36_fu_1028_p2 = (or_ln174_1_fu_998_p14 | 148'd79228162514264337593543950336);

assign or_ln174_37_fu_1290_p2 = (shl_ln174_8_fu_1282_p3 | 59'd2);

assign or_ln174_38_fu_1918_p2 = (tmp5_fu_1895_p12 | 148'd5192376086697341892868089873170432);

assign or_ln174_39_fu_1791_p2 = (or_ln174_2_fu_1765_p14 | 148'd79228162514264337593543950336);

assign or_ln174_40_fu_2029_p2 = (shl_ln174_9_fu_2022_p3 | 59'd2);

assign or_ln174_fu_861_p2 = (tmp_fu_831_p14 | 148'd79228162514264337593543950336);

assign or_ln174_s_fu_1500_p14 = {{{{{{{{{{{{{grp_fu_267_p4}, {2'd0}}, {grp_fu_258_p4}}, {4'd0}}, {grp_fu_224_p4}}, {7'd0}}, {grp_fu_233_p3}}, {15'd0}}, {grp_fu_217_p3}}, {12'd0}}, {grp_fu_240_p4}}, {16'd0}}, {grp_fu_208_p4}};

assign shl_ln174_4_fu_737_p3 = {{tmp_30_fu_727_p4}, {32'd0}};

assign shl_ln174_5_fu_674_p3 = {{tmp_50_fu_664_p4}, {32'd0}};

assign shl_ln174_6_fu_636_p3 = {{tmp_51_fu_626_p4}, {32'd0}};

assign shl_ln174_7_fu_598_p3 = {{tmp_52_fu_588_p4}, {32'd0}};

assign shl_ln174_8_fu_1282_p3 = {{tmp_60_fu_1272_p4}, {32'd0}};

assign shl_ln174_9_fu_2022_p3 = {{tmp_68_reg_2183}, {32'd0}};

assign shl_ln174_s_fu_794_p3 = {{tmp_26_fu_784_p4}, {32'd0}};

assign shl_ln_fu_985_p3 = {{tmp_22_fu_975_p4}, {32'd0}};

assign tmp1_fu_1635_p12 = {{{{{{{{{{{grp_fu_267_p4}, {2'd0}}, {grp_fu_258_p4}}, {4'd0}}, {cmd_offs_V_reg_2075}}, {7'd0}}, {grp_fu_233_p3}}, {28'd0}}, {grp_fu_240_p4}}, {16'd0}}, {grp_fu_208_p4}};

assign tmp2_fu_1370_p12 = {{{{{{{{{{{grp_fu_267_p4}, {2'd0}}, {grp_fu_258_p4}}, {4'd0}}, {cmd_offs_V_reg_2075}}, {7'd0}}, {grp_fu_233_p3}}, {28'd0}}, {grp_fu_240_p4}}, {16'd0}}, {grp_fu_208_p4}};

assign tmp3_fu_449_p12 = {{{{{{{{{{{grp_fu_267_p4}, {2'd0}}, {grp_fu_258_p4}}, {4'd0}}, {cmd_offs_V_reg_2075}}, {7'd0}}, {grp_fu_233_p3}}, {28'd0}}, {grp_fu_240_p4}}, {16'd0}}, {grp_fu_208_p4}};

assign tmp4_fu_1133_p12 = {{{{{{{{{{{grp_fu_267_p4}, {2'd0}}, {grp_fu_258_p4}}, {4'd0}}, {cmd_offs_V_reg_2075}}, {7'd0}}, {grp_fu_233_p3}}, {28'd0}}, {grp_fu_240_p4}}, {16'd0}}, {grp_fu_208_p4}};

assign tmp5_fu_1895_p12 = {{{{{{{{{{{reg_368}, {2'd0}}, {reg_364}}, {4'd0}}, {cmd_offs_V_reg_2075}}, {7'd0}}, {tmp_146_reg_2178}}, {28'd0}}, {reg_360}}, {16'd0}}, {tmp_210_i_reg_2155}};

assign tmp_101_fu_877_p3 = or_ln174_fu_861_p2[32'd96];

assign tmp_102_fu_885_p3 = or_ln174_fu_861_p2[32'd104];

assign tmp_103_fu_893_p3 = or_ln174_fu_861_p2[32'd112];

assign tmp_104_fu_901_p3 = or_ln174_fu_861_p2[32'd120];

assign tmp_111_fu_1676_p3 = or_ln174_28_fu_1660_p2[32'd96];

assign tmp_112_fu_1684_p3 = or_ln174_28_fu_1660_p2[32'd104];

assign tmp_113_fu_1692_p3 = or_ln174_28_fu_1660_p2[32'd112];

assign tmp_114_fu_1700_p3 = or_ln174_28_fu_1660_p2[32'd120];

assign tmp_117_fu_1546_p3 = or_ln174_29_fu_1530_p2[32'd96];

assign tmp_118_fu_1554_p3 = or_ln174_29_fu_1530_p2[32'd104];

assign tmp_119_fu_1562_p3 = or_ln174_29_fu_1530_p2[32'd112];

assign tmp_120_fu_1570_p3 = or_ln174_29_fu_1530_p2[32'd120];

assign tmp_122_fu_1411_p3 = or_ln174_30_fu_1395_p2[32'd96];

assign tmp_123_fu_1419_p3 = or_ln174_30_fu_1395_p2[32'd104];

assign tmp_124_fu_1427_p3 = or_ln174_30_fu_1395_p2[32'd112];

assign tmp_125_fu_1435_p3 = or_ln174_30_fu_1395_p2[32'd120];

assign tmp_129_fu_490_p3 = or_ln174_31_fu_474_p2[32'd96];

assign tmp_130_fu_498_p3 = or_ln174_31_fu_474_p2[32'd104];

assign tmp_131_fu_506_p3 = or_ln174_31_fu_474_p2[32'd112];

assign tmp_132_fu_514_p3 = or_ln174_31_fu_474_p2[32'd120];

assign tmp_136_fu_1174_p3 = or_ln174_35_fu_1158_p2[32'd96];

assign tmp_137_fu_1182_p3 = or_ln174_35_fu_1158_p2[32'd104];

assign tmp_138_fu_1190_p3 = or_ln174_35_fu_1158_p2[32'd112];

assign tmp_139_fu_1198_p3 = or_ln174_35_fu_1158_p2[32'd120];

assign tmp_142_fu_1044_p3 = or_ln174_36_fu_1028_p2[32'd96];

assign tmp_143_fu_1052_p3 = or_ln174_36_fu_1028_p2[32'd104];

assign tmp_144_fu_1060_p3 = or_ln174_36_fu_1028_p2[32'd112];

assign tmp_145_fu_1068_p3 = or_ln174_36_fu_1028_p2[32'd120];

assign tmp_147_fu_1934_p3 = or_ln174_38_fu_1918_p2[32'd96];

assign tmp_148_fu_1942_p3 = or_ln174_38_fu_1918_p2[32'd104];

assign tmp_149_fu_1950_p3 = or_ln174_38_fu_1918_p2[32'd112];

assign tmp_150_fu_1958_p3 = or_ln174_38_fu_1918_p2[32'd120];

assign tmp_153_fu_1807_p3 = or_ln174_39_fu_1791_p2[32'd96];

assign tmp_154_fu_1815_p3 = or_ln174_39_fu_1791_p2[32'd104];

assign tmp_155_fu_1823_p3 = or_ln174_39_fu_1791_p2[32'd112];

assign tmp_156_fu_1831_p3 = or_ln174_39_fu_1791_p2[32'd120];

assign tmp_20_fu_813_p4 = {{rx_remoteMemCmd_read_reg_2097[37:32]}};

assign tmp_21_fu_822_p4 = {{rx_remoteMemCmd_read_reg_2097[41:38]}};

assign tmp_22_fu_975_p4 = {{add_ln1559_fu_969_p2[32:6]}};

assign tmp_26_fu_784_p4 = {{add_ln1559_1_fu_778_p2[32:6]}};

assign tmp_30_fu_727_p4 = {{add_ln1559_2_fu_721_p2[32:6]}};

assign tmp_311_i_fu_867_p4 = {{or_ln174_fu_861_p2[91:64]}};

assign tmp_316_i_fu_909_p4 = {{or_ln174_fu_861_p2[131:128]}};

assign tmp_317_i_fu_919_p4 = {{or_ln174_fu_861_p2[141:136]}};

assign tmp_318_i_fu_929_p4 = {{or_ln174_fu_861_p2[147:144]}};

assign tmp_339_i_fu_1666_p4 = {{or_ln174_28_fu_1660_p2[91:64]}};

assign tmp_344_i_fu_1708_p4 = {{or_ln174_28_fu_1660_p2[131:128]}};

assign tmp_345_i_fu_1718_p4 = {{or_ln174_28_fu_1660_p2[141:136]}};

assign tmp_346_i_fu_1728_p4 = {{or_ln174_28_fu_1660_p2[147:144]}};

assign tmp_348_i_fu_1536_p4 = {{or_ln174_29_fu_1530_p2[91:64]}};

assign tmp_353_i_fu_1578_p4 = {{or_ln174_29_fu_1530_p2[131:128]}};

assign tmp_354_i_fu_1588_p4 = {{or_ln174_29_fu_1530_p2[141:136]}};

assign tmp_355_i_fu_1598_p4 = {{or_ln174_29_fu_1530_p2[147:144]}};

assign tmp_357_i_fu_1401_p4 = {{or_ln174_30_fu_1395_p2[91:64]}};

assign tmp_362_i_fu_1443_p4 = {{or_ln174_30_fu_1395_p2[131:128]}};

assign tmp_363_i_fu_1453_p4 = {{or_ln174_30_fu_1395_p2[141:136]}};

assign tmp_364_i_fu_1463_p4 = {{or_ln174_30_fu_1395_p2[147:144]}};

assign tmp_375_i_fu_480_p4 = {{or_ln174_31_fu_474_p2[91:64]}};

assign tmp_380_i_fu_522_p4 = {{or_ln174_31_fu_474_p2[131:128]}};

assign tmp_381_i_fu_532_p4 = {{or_ln174_31_fu_474_p2[141:136]}};

assign tmp_382_i_fu_542_p4 = {{or_ln174_31_fu_474_p2[147:144]}};

assign tmp_393_i_fu_1164_p4 = {{or_ln174_35_fu_1158_p2[91:64]}};

assign tmp_398_i_fu_1206_p4 = {{or_ln174_35_fu_1158_p2[131:128]}};

assign tmp_399_i_fu_1216_p4 = {{or_ln174_35_fu_1158_p2[141:136]}};

assign tmp_400_i_fu_1226_p4 = {{or_ln174_35_fu_1158_p2[147:144]}};

assign tmp_402_i_fu_1034_p4 = {{or_ln174_36_fu_1028_p2[91:64]}};

assign tmp_407_i_fu_1076_p4 = {{or_ln174_36_fu_1028_p2[131:128]}};

assign tmp_408_i_fu_1086_p4 = {{or_ln174_36_fu_1028_p2[141:136]}};

assign tmp_409_i_fu_1096_p4 = {{or_ln174_36_fu_1028_p2[147:144]}};

assign tmp_411_i_fu_1924_p4 = {{or_ln174_38_fu_1918_p2[91:64]}};

assign tmp_416_i_fu_1966_p4 = {{or_ln174_38_fu_1918_p2[131:128]}};

assign tmp_417_i_fu_1976_p4 = {{or_ln174_38_fu_1918_p2[141:136]}};

assign tmp_418_i_fu_1986_p4 = {{or_ln174_38_fu_1918_p2[147:144]}};

assign tmp_420_i_fu_1797_p4 = {{or_ln174_39_fu_1791_p2[91:64]}};

assign tmp_425_i_fu_1839_p4 = {{or_ln174_39_fu_1791_p2[131:128]}};

assign tmp_426_i_fu_1849_p4 = {{or_ln174_39_fu_1791_p2[141:136]}};

assign tmp_427_i_fu_1859_p4 = {{or_ln174_39_fu_1791_p2[147:144]}};

assign tmp_50_fu_664_p4 = {{add_ln1559_3_fu_658_p2[32:6]}};

assign tmp_51_fu_626_p4 = {{add_ln1559_4_fu_620_p2[32:6]}};

assign tmp_52_fu_588_p4 = {{add_ln1559_5_fu_582_p2[32:6]}};

assign tmp_60_fu_1272_p4 = {{add_ln1559_6_fu_1266_p2[32:6]}};

assign tmp_fu_831_p14 = {{{{{{{{{{{{{tmp_21_fu_822_p4}, {2'd0}}, {tmp_20_fu_813_p4}}, {4'd0}}, {grp_fu_308_p4}}, {7'd0}}, {grp_fu_285_p3}}, {15'd0}}, {grp_fu_301_p3}}, {12'd0}}, {grp_fu_292_p4}}, {16'd0}}, {grp_fu_276_p4}};

assign tmp_i_286_nbreadreq_fu_174_p3 = tx_localMemCmdFifo_empty_n;

assign tmp_i_nbreadreq_fu_166_p3 = rx_remoteMemCmd_empty_n;

assign zext_ln1541_1_fu_775_p1 = cmd_len_V_reg_2113;

assign zext_ln1541_2_fu_718_p1 = cmd_len_V_reg_2113;

assign zext_ln1541_3_fu_655_p1 = cmd_len_V_1_reg_2084;

assign zext_ln1541_4_fu_617_p1 = cmd_len_V_1_reg_2084;

assign zext_ln1541_5_fu_579_p1 = cmd_len_V_1_reg_2084;

assign zext_ln1541_6_fu_1263_p1 = cmd_len_V_1_reg_2084;

assign zext_ln1541_7_fu_1326_p1 = cmd_len_V_1_reg_2084;

assign zext_ln1541_fu_966_p1 = cmd_len_V_reg_2113;

assign zext_ln174_56_fu_993_p1 = shl_ln_fu_985_p3;

assign zext_ln174_57_fu_770_p1 = or_ln174_131_i_fu_750_p9;

assign zext_ln174_58_fu_808_p1 = or_ln174_27_fu_802_p2;

assign zext_ln174_59_fu_713_p1 = or_ln174_133_i_fu_693_p9;

assign zext_ln174_60_fu_745_p1 = shl_ln174_4_fu_737_p3;

assign zext_ln174_61_fu_1760_p1 = or_ln174_135_i_fu_1738_p10;

assign zext_ln174_62_fu_1630_p1 = or_ln174_137_i_fu_1608_p10;

assign zext_ln174_63_fu_1495_p1 = or_ln174_139_i_fu_1473_p10;

assign zext_ln174_64_fu_1365_p1 = or_ln174_141_i_fu_1345_p9;

assign zext_ln174_65_fu_574_p1 = or_ln174_143_i_fu_552_p10;

assign zext_ln174_66_fu_444_p1 = or_ln174_145_i_fu_424_p9;

assign zext_ln174_67_fu_688_p1 = or_ln174_32_fu_682_p2;

assign zext_ln174_68_fu_650_p1 = or_ln174_33_fu_644_p2;

assign zext_ln174_69_fu_612_p1 = or_ln174_34_fu_606_p2;

assign zext_ln174_70_fu_1258_p1 = or_ln174_147_i_fu_1236_p10;

assign zext_ln174_71_fu_1128_p1 = or_ln174_149_i_fu_1106_p10;

assign zext_ln174_72_fu_1296_p1 = or_ln174_37_fu_1290_p2;

assign zext_ln174_73_fu_2017_p1 = or_ln174_151_i_fu_1996_p10;

assign zext_ln174_74_fu_1890_p1 = or_ln174_153_i_fu_1869_p10;

assign zext_ln174_75_fu_2035_p1 = or_ln174_40_fu_2029_p2;

assign zext_ln174_fu_961_p1 = or_ln174_129_i_fu_939_p10;

endmodule //rocev2_top_mem_cmd_merger_512_0_s
