Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Apr 22 04:42:04 2020
| Host         : DESKTOP-BBSH87J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_top_timing_summary_routed.rpt -pb vga_top_timing_summary_routed.pb -rpx vga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 21 register/latch pins with no clock driven by root clock pin: dc/clk25_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dc/pulse_reg/Q (HIGH)

 There are 414 register/latch pins with no clock driven by root clock pin: sc/DIV_CLK_reg[19]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1036 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.436        0.000                      0                  376        0.128        0.000                      0                  376        4.500        0.000                       0                   164  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
ClkPort  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ClkPort             5.436        0.000                      0                  376        0.128        0.000                      0                  376        4.500        0.000                       0                   164  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ClkPort
  To Clock:  ClkPort

Setup :            0  Failing Endpoints,  Worst Slack        5.436ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.436ns  (required time - arrival time)
  Source:                 ee354_debouncer_up/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_up/debounce_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 1.120ns (28.163%)  route 2.857ns (71.837%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 15.091 - 10.000 ) 
    Source Clock Delay      (SCD):    5.404ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.801     5.404    ee354_debouncer_up/ClkPort_IBUF_BUFG
    SLICE_X58Y39         FDCE                                         r  ee354_debouncer_up/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDCE (Prop_fdce_C_Q)         0.518     5.922 r  ee354_debouncer_up/FSM_onehot_state_reg[1]/Q
                         net (fo=6, routed)           1.302     7.224    ee354_debouncer_up/FSM_onehot_state_reg_n_0_[1]
    SLICE_X59Y39         LUT4 (Prop_lut4_I3_O)        0.152     7.376 r  ee354_debouncer_up/debounce_count[27]_i_3/O
                         net (fo=1, routed)           0.436     7.812    ee354_debouncer_up/debounce_count[27]_i_3_n_0
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.326     8.138 r  ee354_debouncer_up/debounce_count[27]_i_2/O
                         net (fo=29, routed)          0.298     8.436    ee354_debouncer_up/debounce_count
    SLICE_X59Y39         LUT5 (Prop_lut5_I0_O)        0.124     8.560 r  ee354_debouncer_up/debounce_count[27]_i_1/O
                         net (fo=27, routed)          0.821     9.381    ee354_debouncer_up/debounce_count[27]_i_1_n_0
    SLICE_X60Y35         FDRE                                         r  ee354_debouncer_up/debounce_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.669    15.091    ee354_debouncer_up/ClkPort_IBUF_BUFG
    SLICE_X60Y35         FDRE                                         r  ee354_debouncer_up/debounce_count_reg[1]/C
                         clock pessimism              0.284    15.376    
                         clock uncertainty           -0.035    15.340    
    SLICE_X60Y35         FDRE (Setup_fdre_C_R)       -0.524    14.816    ee354_debouncer_up/debounce_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                          -9.381    
  -------------------------------------------------------------------
                         slack                                  5.436    

Slack (MET) :             5.436ns  (required time - arrival time)
  Source:                 ee354_debouncer_up/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_up/debounce_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 1.120ns (28.163%)  route 2.857ns (71.837%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 15.091 - 10.000 ) 
    Source Clock Delay      (SCD):    5.404ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.801     5.404    ee354_debouncer_up/ClkPort_IBUF_BUFG
    SLICE_X58Y39         FDCE                                         r  ee354_debouncer_up/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDCE (Prop_fdce_C_Q)         0.518     5.922 r  ee354_debouncer_up/FSM_onehot_state_reg[1]/Q
                         net (fo=6, routed)           1.302     7.224    ee354_debouncer_up/FSM_onehot_state_reg_n_0_[1]
    SLICE_X59Y39         LUT4 (Prop_lut4_I3_O)        0.152     7.376 r  ee354_debouncer_up/debounce_count[27]_i_3/O
                         net (fo=1, routed)           0.436     7.812    ee354_debouncer_up/debounce_count[27]_i_3_n_0
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.326     8.138 r  ee354_debouncer_up/debounce_count[27]_i_2/O
                         net (fo=29, routed)          0.298     8.436    ee354_debouncer_up/debounce_count
    SLICE_X59Y39         LUT5 (Prop_lut5_I0_O)        0.124     8.560 r  ee354_debouncer_up/debounce_count[27]_i_1/O
                         net (fo=27, routed)          0.821     9.381    ee354_debouncer_up/debounce_count[27]_i_1_n_0
    SLICE_X60Y35         FDRE                                         r  ee354_debouncer_up/debounce_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.669    15.091    ee354_debouncer_up/ClkPort_IBUF_BUFG
    SLICE_X60Y35         FDRE                                         r  ee354_debouncer_up/debounce_count_reg[2]/C
                         clock pessimism              0.284    15.376    
                         clock uncertainty           -0.035    15.340    
    SLICE_X60Y35         FDRE (Setup_fdre_C_R)       -0.524    14.816    ee354_debouncer_up/debounce_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                          -9.381    
  -------------------------------------------------------------------
                         slack                                  5.436    

Slack (MET) :             5.436ns  (required time - arrival time)
  Source:                 ee354_debouncer_up/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_up/debounce_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 1.120ns (28.163%)  route 2.857ns (71.837%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 15.091 - 10.000 ) 
    Source Clock Delay      (SCD):    5.404ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.801     5.404    ee354_debouncer_up/ClkPort_IBUF_BUFG
    SLICE_X58Y39         FDCE                                         r  ee354_debouncer_up/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDCE (Prop_fdce_C_Q)         0.518     5.922 r  ee354_debouncer_up/FSM_onehot_state_reg[1]/Q
                         net (fo=6, routed)           1.302     7.224    ee354_debouncer_up/FSM_onehot_state_reg_n_0_[1]
    SLICE_X59Y39         LUT4 (Prop_lut4_I3_O)        0.152     7.376 r  ee354_debouncer_up/debounce_count[27]_i_3/O
                         net (fo=1, routed)           0.436     7.812    ee354_debouncer_up/debounce_count[27]_i_3_n_0
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.326     8.138 r  ee354_debouncer_up/debounce_count[27]_i_2/O
                         net (fo=29, routed)          0.298     8.436    ee354_debouncer_up/debounce_count
    SLICE_X59Y39         LUT5 (Prop_lut5_I0_O)        0.124     8.560 r  ee354_debouncer_up/debounce_count[27]_i_1/O
                         net (fo=27, routed)          0.821     9.381    ee354_debouncer_up/debounce_count[27]_i_1_n_0
    SLICE_X60Y35         FDRE                                         r  ee354_debouncer_up/debounce_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.669    15.091    ee354_debouncer_up/ClkPort_IBUF_BUFG
    SLICE_X60Y35         FDRE                                         r  ee354_debouncer_up/debounce_count_reg[3]/C
                         clock pessimism              0.284    15.376    
                         clock uncertainty           -0.035    15.340    
    SLICE_X60Y35         FDRE (Setup_fdre_C_R)       -0.524    14.816    ee354_debouncer_up/debounce_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                          -9.381    
  -------------------------------------------------------------------
                         slack                                  5.436    

Slack (MET) :             5.436ns  (required time - arrival time)
  Source:                 ee354_debouncer_up/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_up/debounce_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 1.120ns (28.163%)  route 2.857ns (71.837%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 15.091 - 10.000 ) 
    Source Clock Delay      (SCD):    5.404ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.801     5.404    ee354_debouncer_up/ClkPort_IBUF_BUFG
    SLICE_X58Y39         FDCE                                         r  ee354_debouncer_up/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDCE (Prop_fdce_C_Q)         0.518     5.922 r  ee354_debouncer_up/FSM_onehot_state_reg[1]/Q
                         net (fo=6, routed)           1.302     7.224    ee354_debouncer_up/FSM_onehot_state_reg_n_0_[1]
    SLICE_X59Y39         LUT4 (Prop_lut4_I3_O)        0.152     7.376 r  ee354_debouncer_up/debounce_count[27]_i_3/O
                         net (fo=1, routed)           0.436     7.812    ee354_debouncer_up/debounce_count[27]_i_3_n_0
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.326     8.138 r  ee354_debouncer_up/debounce_count[27]_i_2/O
                         net (fo=29, routed)          0.298     8.436    ee354_debouncer_up/debounce_count
    SLICE_X59Y39         LUT5 (Prop_lut5_I0_O)        0.124     8.560 r  ee354_debouncer_up/debounce_count[27]_i_1/O
                         net (fo=27, routed)          0.821     9.381    ee354_debouncer_up/debounce_count[27]_i_1_n_0
    SLICE_X60Y35         FDRE                                         r  ee354_debouncer_up/debounce_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.669    15.091    ee354_debouncer_up/ClkPort_IBUF_BUFG
    SLICE_X60Y35         FDRE                                         r  ee354_debouncer_up/debounce_count_reg[4]/C
                         clock pessimism              0.284    15.376    
                         clock uncertainty           -0.035    15.340    
    SLICE_X60Y35         FDRE (Setup_fdre_C_R)       -0.524    14.816    ee354_debouncer_up/debounce_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                          -9.381    
  -------------------------------------------------------------------
                         slack                                  5.436    

Slack (MET) :             5.440ns  (required time - arrival time)
  Source:                 ee354_debouncer_up/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_up/debounce_count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 1.120ns (28.170%)  route 2.856ns (71.830%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 15.094 - 10.000 ) 
    Source Clock Delay      (SCD):    5.404ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.801     5.404    ee354_debouncer_up/ClkPort_IBUF_BUFG
    SLICE_X58Y39         FDCE                                         r  ee354_debouncer_up/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDCE (Prop_fdce_C_Q)         0.518     5.922 r  ee354_debouncer_up/FSM_onehot_state_reg[1]/Q
                         net (fo=6, routed)           1.302     7.224    ee354_debouncer_up/FSM_onehot_state_reg_n_0_[1]
    SLICE_X59Y39         LUT4 (Prop_lut4_I3_O)        0.152     7.376 r  ee354_debouncer_up/debounce_count[27]_i_3/O
                         net (fo=1, routed)           0.436     7.812    ee354_debouncer_up/debounce_count[27]_i_3_n_0
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.326     8.138 r  ee354_debouncer_up/debounce_count[27]_i_2/O
                         net (fo=29, routed)          0.298     8.436    ee354_debouncer_up/debounce_count
    SLICE_X59Y39         LUT5 (Prop_lut5_I0_O)        0.124     8.560 r  ee354_debouncer_up/debounce_count[27]_i_1/O
                         net (fo=27, routed)          0.820     9.380    ee354_debouncer_up/debounce_count[27]_i_1_n_0
    SLICE_X60Y40         FDRE                                         r  ee354_debouncer_up/debounce_count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.672    15.094    ee354_debouncer_up/ClkPort_IBUF_BUFG
    SLICE_X60Y40         FDRE                                         r  ee354_debouncer_up/debounce_count_reg[21]/C
                         clock pessimism              0.284    15.379    
                         clock uncertainty           -0.035    15.343    
    SLICE_X60Y40         FDRE (Setup_fdre_C_R)       -0.524    14.819    ee354_debouncer_up/debounce_count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                          -9.380    
  -------------------------------------------------------------------
                         slack                                  5.440    

Slack (MET) :             5.440ns  (required time - arrival time)
  Source:                 ee354_debouncer_up/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_up/debounce_count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 1.120ns (28.170%)  route 2.856ns (71.830%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 15.094 - 10.000 ) 
    Source Clock Delay      (SCD):    5.404ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.801     5.404    ee354_debouncer_up/ClkPort_IBUF_BUFG
    SLICE_X58Y39         FDCE                                         r  ee354_debouncer_up/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDCE (Prop_fdce_C_Q)         0.518     5.922 r  ee354_debouncer_up/FSM_onehot_state_reg[1]/Q
                         net (fo=6, routed)           1.302     7.224    ee354_debouncer_up/FSM_onehot_state_reg_n_0_[1]
    SLICE_X59Y39         LUT4 (Prop_lut4_I3_O)        0.152     7.376 r  ee354_debouncer_up/debounce_count[27]_i_3/O
                         net (fo=1, routed)           0.436     7.812    ee354_debouncer_up/debounce_count[27]_i_3_n_0
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.326     8.138 r  ee354_debouncer_up/debounce_count[27]_i_2/O
                         net (fo=29, routed)          0.298     8.436    ee354_debouncer_up/debounce_count
    SLICE_X59Y39         LUT5 (Prop_lut5_I0_O)        0.124     8.560 r  ee354_debouncer_up/debounce_count[27]_i_1/O
                         net (fo=27, routed)          0.820     9.380    ee354_debouncer_up/debounce_count[27]_i_1_n_0
    SLICE_X60Y40         FDRE                                         r  ee354_debouncer_up/debounce_count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.672    15.094    ee354_debouncer_up/ClkPort_IBUF_BUFG
    SLICE_X60Y40         FDRE                                         r  ee354_debouncer_up/debounce_count_reg[22]/C
                         clock pessimism              0.284    15.379    
                         clock uncertainty           -0.035    15.343    
    SLICE_X60Y40         FDRE (Setup_fdre_C_R)       -0.524    14.819    ee354_debouncer_up/debounce_count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                          -9.380    
  -------------------------------------------------------------------
                         slack                                  5.440    

Slack (MET) :             5.440ns  (required time - arrival time)
  Source:                 ee354_debouncer_up/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_up/debounce_count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 1.120ns (28.170%)  route 2.856ns (71.830%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 15.094 - 10.000 ) 
    Source Clock Delay      (SCD):    5.404ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.801     5.404    ee354_debouncer_up/ClkPort_IBUF_BUFG
    SLICE_X58Y39         FDCE                                         r  ee354_debouncer_up/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDCE (Prop_fdce_C_Q)         0.518     5.922 r  ee354_debouncer_up/FSM_onehot_state_reg[1]/Q
                         net (fo=6, routed)           1.302     7.224    ee354_debouncer_up/FSM_onehot_state_reg_n_0_[1]
    SLICE_X59Y39         LUT4 (Prop_lut4_I3_O)        0.152     7.376 r  ee354_debouncer_up/debounce_count[27]_i_3/O
                         net (fo=1, routed)           0.436     7.812    ee354_debouncer_up/debounce_count[27]_i_3_n_0
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.326     8.138 r  ee354_debouncer_up/debounce_count[27]_i_2/O
                         net (fo=29, routed)          0.298     8.436    ee354_debouncer_up/debounce_count
    SLICE_X59Y39         LUT5 (Prop_lut5_I0_O)        0.124     8.560 r  ee354_debouncer_up/debounce_count[27]_i_1/O
                         net (fo=27, routed)          0.820     9.380    ee354_debouncer_up/debounce_count[27]_i_1_n_0
    SLICE_X60Y40         FDRE                                         r  ee354_debouncer_up/debounce_count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.672    15.094    ee354_debouncer_up/ClkPort_IBUF_BUFG
    SLICE_X60Y40         FDRE                                         r  ee354_debouncer_up/debounce_count_reg[23]/C
                         clock pessimism              0.284    15.379    
                         clock uncertainty           -0.035    15.343    
    SLICE_X60Y40         FDRE (Setup_fdre_C_R)       -0.524    14.819    ee354_debouncer_up/debounce_count_reg[23]
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                          -9.380    
  -------------------------------------------------------------------
                         slack                                  5.440    

Slack (MET) :             5.440ns  (required time - arrival time)
  Source:                 ee354_debouncer_up/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_up/debounce_count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 1.120ns (28.170%)  route 2.856ns (71.830%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 15.094 - 10.000 ) 
    Source Clock Delay      (SCD):    5.404ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.801     5.404    ee354_debouncer_up/ClkPort_IBUF_BUFG
    SLICE_X58Y39         FDCE                                         r  ee354_debouncer_up/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDCE (Prop_fdce_C_Q)         0.518     5.922 r  ee354_debouncer_up/FSM_onehot_state_reg[1]/Q
                         net (fo=6, routed)           1.302     7.224    ee354_debouncer_up/FSM_onehot_state_reg_n_0_[1]
    SLICE_X59Y39         LUT4 (Prop_lut4_I3_O)        0.152     7.376 r  ee354_debouncer_up/debounce_count[27]_i_3/O
                         net (fo=1, routed)           0.436     7.812    ee354_debouncer_up/debounce_count[27]_i_3_n_0
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.326     8.138 r  ee354_debouncer_up/debounce_count[27]_i_2/O
                         net (fo=29, routed)          0.298     8.436    ee354_debouncer_up/debounce_count
    SLICE_X59Y39         LUT5 (Prop_lut5_I0_O)        0.124     8.560 r  ee354_debouncer_up/debounce_count[27]_i_1/O
                         net (fo=27, routed)          0.820     9.380    ee354_debouncer_up/debounce_count[27]_i_1_n_0
    SLICE_X60Y40         FDRE                                         r  ee354_debouncer_up/debounce_count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.672    15.094    ee354_debouncer_up/ClkPort_IBUF_BUFG
    SLICE_X60Y40         FDRE                                         r  ee354_debouncer_up/debounce_count_reg[24]/C
                         clock pessimism              0.284    15.379    
                         clock uncertainty           -0.035    15.343    
    SLICE_X60Y40         FDRE (Setup_fdre_C_R)       -0.524    14.819    ee354_debouncer_up/debounce_count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                          -9.380    
  -------------------------------------------------------------------
                         slack                                  5.440    

Slack (MET) :             5.501ns  (required time - arrival time)
  Source:                 ee354_debouncer_up/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_up/debounce_count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        3.914ns  (logic 1.120ns (28.617%)  route 2.794ns (71.383%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 15.093 - 10.000 ) 
    Source Clock Delay      (SCD):    5.404ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.801     5.404    ee354_debouncer_up/ClkPort_IBUF_BUFG
    SLICE_X58Y39         FDCE                                         r  ee354_debouncer_up/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDCE (Prop_fdce_C_Q)         0.518     5.922 r  ee354_debouncer_up/FSM_onehot_state_reg[1]/Q
                         net (fo=6, routed)           1.302     7.224    ee354_debouncer_up/FSM_onehot_state_reg_n_0_[1]
    SLICE_X59Y39         LUT4 (Prop_lut4_I3_O)        0.152     7.376 r  ee354_debouncer_up/debounce_count[27]_i_3/O
                         net (fo=1, routed)           0.436     7.812    ee354_debouncer_up/debounce_count[27]_i_3_n_0
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.326     8.138 r  ee354_debouncer_up/debounce_count[27]_i_2/O
                         net (fo=29, routed)          0.298     8.436    ee354_debouncer_up/debounce_count
    SLICE_X59Y39         LUT5 (Prop_lut5_I0_O)        0.124     8.560 r  ee354_debouncer_up/debounce_count[27]_i_1/O
                         net (fo=27, routed)          0.758     9.317    ee354_debouncer_up/debounce_count[27]_i_1_n_0
    SLICE_X60Y38         FDRE                                         r  ee354_debouncer_up/debounce_count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.671    15.093    ee354_debouncer_up/ClkPort_IBUF_BUFG
    SLICE_X60Y38         FDRE                                         r  ee354_debouncer_up/debounce_count_reg[13]/C
                         clock pessimism              0.284    15.378    
                         clock uncertainty           -0.035    15.342    
    SLICE_X60Y38         FDRE (Setup_fdre_C_R)       -0.524    14.818    ee354_debouncer_up/debounce_count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.818    
                         arrival time                          -9.317    
  -------------------------------------------------------------------
                         slack                                  5.501    

Slack (MET) :             5.501ns  (required time - arrival time)
  Source:                 ee354_debouncer_up/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_up/debounce_count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        3.914ns  (logic 1.120ns (28.617%)  route 2.794ns (71.383%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 15.093 - 10.000 ) 
    Source Clock Delay      (SCD):    5.404ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.801     5.404    ee354_debouncer_up/ClkPort_IBUF_BUFG
    SLICE_X58Y39         FDCE                                         r  ee354_debouncer_up/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y39         FDCE (Prop_fdce_C_Q)         0.518     5.922 r  ee354_debouncer_up/FSM_onehot_state_reg[1]/Q
                         net (fo=6, routed)           1.302     7.224    ee354_debouncer_up/FSM_onehot_state_reg_n_0_[1]
    SLICE_X59Y39         LUT4 (Prop_lut4_I3_O)        0.152     7.376 r  ee354_debouncer_up/debounce_count[27]_i_3/O
                         net (fo=1, routed)           0.436     7.812    ee354_debouncer_up/debounce_count[27]_i_3_n_0
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.326     8.138 r  ee354_debouncer_up/debounce_count[27]_i_2/O
                         net (fo=29, routed)          0.298     8.436    ee354_debouncer_up/debounce_count
    SLICE_X59Y39         LUT5 (Prop_lut5_I0_O)        0.124     8.560 r  ee354_debouncer_up/debounce_count[27]_i_1/O
                         net (fo=27, routed)          0.758     9.317    ee354_debouncer_up/debounce_count[27]_i_1_n_0
    SLICE_X60Y38         FDRE                                         r  ee354_debouncer_up/debounce_count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.671    15.093    ee354_debouncer_up/ClkPort_IBUF_BUFG
    SLICE_X60Y38         FDRE                                         r  ee354_debouncer_up/debounce_count_reg[14]/C
                         clock pessimism              0.284    15.378    
                         clock uncertainty           -0.035    15.342    
    SLICE_X60Y38         FDRE (Setup_fdre_C_R)       -0.524    14.818    ee354_debouncer_up/debounce_count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.818    
                         arrival time                          -9.317    
  -------------------------------------------------------------------
                         slack                                  5.501    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 ee354_debouncer_up/MCEN_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_up/FSM_onehot_state_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.908%)  route 0.076ns (29.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.630     1.550    ee354_debouncer_up/ClkPort_IBUF_BUFG
    SLICE_X59Y38         FDRE                                         r  ee354_debouncer_up/MCEN_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y38         FDRE (Prop_fdre_C_Q)         0.141     1.691 f  ee354_debouncer_up/MCEN_count_reg[2]/Q
                         net (fo=4, routed)           0.076     1.767    ee354_debouncer_up/MCEN_count_reg_n_0_[2]
    SLICE_X58Y38         LUT6 (Prop_lut6_I2_O)        0.045     1.812 r  ee354_debouncer_up/FSM_onehot_state[6]_i_1/O
                         net (fo=1, routed)           0.000     1.812    ee354_debouncer_up/FSM_onehot_state[6]_i_1_n_0
    SLICE_X58Y38         FDCE                                         r  ee354_debouncer_up/FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.905     2.070    ee354_debouncer_up/ClkPort_IBUF_BUFG
    SLICE_X58Y38         FDCE                                         r  ee354_debouncer_up/FSM_onehot_state_reg[6]/C
                         clock pessimism             -0.507     1.563    
    SLICE_X58Y38         FDCE (Hold_fdce_C_D)         0.121     1.684    ee354_debouncer_up/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 sc/FSM_onehot_full_clk_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/FSM_onehot_full_clk_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.631     1.551    sc/ClkPort_IBUF_BUFG
    SLICE_X61Y40         FDCE                                         r  sc/FSM_onehot_full_clk_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y40         FDCE (Prop_fdce_C_Q)         0.141     1.692 r  sc/FSM_onehot_full_clk_state_reg[2]/Q
                         net (fo=1, routed)           0.113     1.805    sc/FSM_onehot_full_clk_state_reg_n_0_[2]
    SLICE_X61Y40         FDPE                                         r  sc/FSM_onehot_full_clk_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.906     2.071    sc/ClkPort_IBUF_BUFG
    SLICE_X61Y40         FDPE                                         r  sc/FSM_onehot_full_clk_state_reg[0]/C
                         clock pessimism             -0.520     1.551    
    SLICE_X61Y40         FDPE (Hold_fdpe_C_D)         0.075     1.626    sc/FSM_onehot_full_clk_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 sc/FSM_onehot_full_clk_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc/ten_secs_reg/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.966%)  route 0.129ns (41.034%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.631     1.551    sc/ClkPort_IBUF_BUFG
    SLICE_X61Y40         FDCE                                         r  sc/FSM_onehot_full_clk_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y40         FDCE (Prop_fdce_C_Q)         0.141     1.692 r  sc/FSM_onehot_full_clk_state_reg[1]/Q
                         net (fo=8, routed)           0.129     1.821    sc/FSM_onehot_full_clk_state_reg_n_0_[1]
    SLICE_X59Y40         LUT6 (Prop_lut6_I4_O)        0.045     1.866 r  sc/ten_secs_i_1/O
                         net (fo=1, routed)           0.000     1.866    sc/ten_secs_i_1_n_0
    SLICE_X59Y40         FDRE                                         r  sc/ten_secs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.906     2.071    sc/ClkPort_IBUF_BUFG
    SLICE_X59Y40         FDRE                                         r  sc/ten_secs_reg/C
                         clock pessimism             -0.504     1.567    
    SLICE_X59Y40         FDRE (Hold_fdre_C_D)         0.091     1.658    sc/ten_secs_reg
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 ee354_debouncer_up/debounce_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_up/debounce_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.856%)  route 0.125ns (40.144%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.630     1.550    ee354_debouncer_up/ClkPort_IBUF_BUFG
    SLICE_X59Y39         FDRE                                         r  ee354_debouncer_up/debounce_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y39         FDRE (Prop_fdre_C_Q)         0.141     1.691 f  ee354_debouncer_up/debounce_count_reg[0]/Q
                         net (fo=2, routed)           0.125     1.816    ee354_debouncer_up/debounce_count_reg_n_0_[0]
    SLICE_X59Y39         LUT5 (Prop_lut5_I4_O)        0.045     1.861 r  ee354_debouncer_up/debounce_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.861    ee354_debouncer_up/debounce_count[0]_i_1_n_0
    SLICE_X59Y39         FDRE                                         r  ee354_debouncer_up/debounce_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.905     2.070    ee354_debouncer_up/ClkPort_IBUF_BUFG
    SLICE_X59Y39         FDRE                                         r  ee354_debouncer_up/debounce_count_reg[0]/C
                         clock pessimism             -0.520     1.550    
    SLICE_X59Y39         FDRE (Hold_fdre_C_D)         0.092     1.642    ee354_debouncer_up/debounce_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 ee354_debouncer_down/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_down/debounce_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.312%)  route 0.149ns (41.688%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.628     1.548    ee354_debouncer_down/ClkPort_IBUF_BUFG
    SLICE_X58Y35         FDCE                                         r  ee354_debouncer_down/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDCE (Prop_fdce_C_Q)         0.164     1.712 r  ee354_debouncer_down/FSM_onehot_state_reg[5]/Q
                         net (fo=8, routed)           0.149     1.861    ee354_debouncer_down/FSM_onehot_state_reg_n_0_[5]
    SLICE_X58Y34         LUT5 (Prop_lut5_I2_O)        0.045     1.906 r  ee354_debouncer_down/debounce_count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.906    ee354_debouncer_down/debounce_count[0]_i_1__0_n_0
    SLICE_X58Y34         FDRE                                         r  ee354_debouncer_down/debounce_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.901     2.066    ee354_debouncer_down/ClkPort_IBUF_BUFG
    SLICE_X58Y34         FDRE                                         r  ee354_debouncer_down/debounce_count_reg[0]/C
                         clock pessimism             -0.504     1.562    
    SLICE_X58Y34         FDRE (Hold_fdre_C_D)         0.120     1.682    ee354_debouncer_down/debounce_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 ee354_debouncer_down/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee354_debouncer_down/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.209ns (57.647%)  route 0.154ns (42.353%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.628     1.548    ee354_debouncer_down/ClkPort_IBUF_BUFG
    SLICE_X58Y35         FDCE                                         r  ee354_debouncer_down/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDCE (Prop_fdce_C_Q)         0.164     1.712 r  ee354_debouncer_down/FSM_onehot_state_reg[2]/Q
                         net (fo=6, routed)           0.154     1.865    ee354_debouncer_down/FSM_onehot_state_reg_n_0_[2]
    SLICE_X58Y36         LUT3 (Prop_lut3_I0_O)        0.045     1.910 r  ee354_debouncer_down/FSM_onehot_state[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.910    ee354_debouncer_down/FSM_onehot_state[3]_i_1__0_n_0
    SLICE_X58Y36         FDCE                                         r  ee354_debouncer_down/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.902     2.067    ee354_debouncer_down/ClkPort_IBUF_BUFG
    SLICE_X58Y36         FDCE                                         r  ee354_debouncer_down/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.504     1.563    
    SLICE_X58Y36         FDCE (Hold_fdce_C_D)         0.121     1.684    ee354_debouncer_down/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.568     1.487    ClkPort_IBUF_BUFG
    SLICE_X71Y55         FDCE                                         r  DIV_CLK_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y55         FDCE (Prop_fdce_C_Q)         0.141     1.628 r  DIV_CLK_reg[3]/Q
                         net (fo=1, routed)           0.108     1.737    DIV_CLK_reg_n_0_[3]
    SLICE_X71Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  DIV_CLK_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.845    DIV_CLK_reg[0]_i_1__0_n_4
    SLICE_X71Y55         FDCE                                         r  DIV_CLK_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.840     2.005    ClkPort_IBUF_BUFG
    SLICE_X71Y55         FDCE                                         r  DIV_CLK_reg[3]/C
                         clock pessimism             -0.517     1.487    
    SLICE_X71Y55         FDCE (Hold_fdce_C_D)         0.105     1.592    DIV_CLK_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.568     1.487    ClkPort_IBUF_BUFG
    SLICE_X71Y56         FDCE                                         r  DIV_CLK_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y56         FDCE (Prop_fdce_C_Q)         0.141     1.628 r  DIV_CLK_reg[7]/Q
                         net (fo=1, routed)           0.108     1.737    DIV_CLK_reg_n_0_[7]
    SLICE_X71Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  DIV_CLK_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.845    DIV_CLK_reg[4]_i_1__0_n_4
    SLICE_X71Y56         FDCE                                         r  DIV_CLK_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.840     2.005    ClkPort_IBUF_BUFG
    SLICE_X71Y56         FDCE                                         r  DIV_CLK_reg[7]/C
                         clock pessimism             -0.517     1.487    
    SLICE_X71Y56         FDCE (Hold_fdce_C_D)         0.105     1.592    DIV_CLK_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.567     1.486    ClkPort_IBUF_BUFG
    SLICE_X71Y57         FDCE                                         r  DIV_CLK_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y57         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  DIV_CLK_reg[11]/Q
                         net (fo=1, routed)           0.108     1.736    DIV_CLK_reg_n_0_[11]
    SLICE_X71Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  DIV_CLK_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.844    DIV_CLK_reg[8]_i_1__0_n_4
    SLICE_X71Y57         FDCE                                         r  DIV_CLK_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.839     2.004    ClkPort_IBUF_BUFG
    SLICE_X71Y57         FDCE                                         r  DIV_CLK_reg[11]/C
                         clock pessimism             -0.517     1.486    
    SLICE_X71Y57         FDCE (Hold_fdce_C_D)         0.105     1.591    DIV_CLK_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.567     1.486    ClkPort_IBUF_BUFG
    SLICE_X71Y58         FDCE                                         r  DIV_CLK_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y58         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  DIV_CLK_reg[15]/Q
                         net (fo=1, routed)           0.108     1.736    DIV_CLK_reg_n_0_[15]
    SLICE_X71Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  DIV_CLK_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.844    DIV_CLK_reg[12]_i_1__0_n_4
    SLICE_X71Y58         FDCE                                         r  DIV_CLK_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.839     2.004    ClkPort_IBUF_BUFG
    SLICE_X71Y58         FDCE                                         r  DIV_CLK_reg[15]/C
                         clock pessimism             -0.517     1.486    
    SLICE_X71Y58         FDCE (Hold_fdce_C_D)         0.105     1.591    DIV_CLK_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkPort
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClkPort }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  ClkPort_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X71Y55    DIV_CLK_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X71Y57    DIV_CLK_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y38    ee354_debouncer_up/MCEN_count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y40    sc/ten_secs_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X71Y57    DIV_CLK_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X71Y58    DIV_CLK_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X71Y58    DIV_CLK_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X71Y58    DIV_CLK_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X71Y58    DIV_CLK_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y38    sc/timer_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y38    sc/timer_count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y38    sc/timer_count_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y38    sc/timer_count_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y38    sc/timer_count_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y36    ee354_debouncer_down/FSM_onehot_state_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y38    sc/timer_count_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y38    sc/timer_count_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y38    sc/timer_count_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y35    ee354_debouncer_down/MCEN_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y37    ee354_debouncer_up/debounce_count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y37    ee354_debouncer_up/debounce_count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y37    ee354_debouncer_up/debounce_count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y35    ee354_debouncer_up/debounce_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y35    ee354_debouncer_up/debounce_count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y35    ee354_debouncer_up/debounce_count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y35    ee354_debouncer_up/debounce_count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y36    ee354_debouncer_up/debounce_count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y36    ee354_debouncer_up/debounce_count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y36    ee354_debouncer_up/debounce_count_reg[7]/C



