#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Dec 13 14:05:43 2023
# Process ID: 61938
# Current directory: /nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL
# Command line: vivado
# Log file: /nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/vivado.log
# Journal file: /nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/vivado.jou
# Running On: secil1.siame.univ-tlse3.fr, OS: Linux, CPU Frequency: 3787.236 MHz, CPU Physical cores: 8, Host memory: 16464 MB
#-----------------------------------------------------------
start_gui
open_project /nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/PWM_IP/PWM_IP.xpr
create_ip -name PWM_IP -vendor twilcynder.net -library gmb -version 1.0 -module_name PWM_IP_0
generate_target {instantiation_template} [get_files /nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/PWM_IP/PWM_IP.srcs/sources_1/ip/PWM_IP_0/PWM_IP_0.xci]
update_compile_order -fileset sources_1
ipx::edit_ip_in_project -upgrade true -name PWM_IP_v1_0_project -directory /nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/PWM_IP/PWM_IP.tmp/PWM_IP_v1_0_project /nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/ip_repo/PWM_IP_1_0/component.xml
update_compile_order -fileset sources_1
add_files -norecurse -copy_to /nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/ip_repo/PWM_IP_1_0/src /nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/TP1/pwm.vhd
add_files -norecurse -copy_to /nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/ip_repo/PWM_IP_1_0/src /nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/TP1/pwm.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes ports [ipx::current_core]
ipgui::add_param -name {sys_clk} -component [ipx::current_core] -parent [ipgui::get_pagespec -name "Page 0" -component [ipx::current_core] ]
ipgui::add_param -name {pwm_freq} -component [ipx::current_core] -parent [ipgui::get_pagespec -name "Page 0" -component [ipx::current_core] ]
ipgui::add_param -name {duty_res} -component [ipx::current_core] -parent [ipgui::get_pagespec -name "Page 0" -component [ipx::current_core] ]
ipx::merge_project_changes files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/ip_repo/PWM_IP_1_0
create_bd_design "design_1"
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv twilcynder.net:gmb:PWM_IP:1.0 PWM_IP_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/PWM_IP_0/S00_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins PWM_IP_0/S00_AXI]
set_property location {4 1203 -24} [get_bd_cells PWM_IP_0]
create_bd_port -dir O P
connect_bd_net [get_bd_ports P] [get_bd_pins PWM_IP_0/P]
validate_bd_design
upgrade_ip -vlnv twilcynder.net:gmb:PWM_IP:1.0 [get_ips  PWM_IP_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips PWM_IP_0] -no_script -sync -force -quiet
generate_target all [get_files  /nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/PWM_IP/PWM_IP.srcs/sources_1/ip/PWM_IP_0/PWM_IP_0.xci]
catch { config_ip_cache -export [get_ips -all PWM_IP_0] }
export_ip_user_files -of_objects [get_files /nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/PWM_IP/PWM_IP.srcs/sources_1/ip/PWM_IP_0/PWM_IP_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/PWM_IP/PWM_IP.srcs/sources_1/ip/PWM_IP_0/PWM_IP_0.xci]
launch_runs PWM_IP_0_synth_1 -jobs 8
wait_on_run PWM_IP_0_synth_1
export_simulation -of_objects [get_files /nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/PWM_IP/PWM_IP.srcs/sources_1/ip/PWM_IP_0/PWM_IP_0.xci] -directory /nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/PWM_IP/PWM_IP.ip_user_files/sim_scripts -ip_user_files_dir /nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/PWM_IP/PWM_IP.ip_user_files -ipstatic_source_dir /nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/PWM_IP/PWM_IP.ip_user_files/ipstatic -lib_map_path [list {modelsim=/nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/PWM_IP/PWM_IP.cache/compile_simlib/modelsim} {questa=/nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/PWM_IP/PWM_IP.cache/compile_simlib/questa} {xcelium=/nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/PWM_IP/PWM_IP.cache/compile_simlib/xcelium} {vcs=/nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/PWM_IP/PWM_IP.cache/compile_simlib/vcs} {riviera=/nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/PWM_IP/PWM_IP.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files /nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/PWM_IP/PWM_IP.srcs/sources_1/bd/design_1/design_1.bd] -fileset [get_filesets sources_1] -inst_template
make_wrapper -files [get_files /nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/PWM_IP/PWM_IP.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/PWM_IP/PWM_IP.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
open_bd_design {/nfs/home/camsi13/Documents/univ-documents/M2/SE/VHDL/PWM_IP/PWM_IP.srcs/sources_1/bd/design_1/design_1.bd}
set_property range 128 [get_bd_addr_segs {processing_system7_0/Data/SEG_PWM_IP_0_S00_AXI_reg}]
