--------------------------------------------------------------------------------
Release 6.1i Trace G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.

C:/Xilinx/bin/nt/trce.exe -intstyle ise -e 3 -l 3 -xml seg_display
seg_display.ncd -o seg_display.twr seg_display.pcf


Design file:              seg_display.ncd
Physical constraint file: seg_display.pcf
Device,speed:             xc2s150,-5 (PRODUCTION 1.27 2003-06-19)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  |  Clock |
Destination | to PAD     |Internal Clock(s) |  Phase |
------------+------------+------------------+--------+
LED_a       |   12.562(R)|clk_BUFGP         |   0.000|
LED_a1      |   11.192(R)|clk_BUFGP         |   0.000|
LED_b       |   13.418(R)|clk_BUFGP         |   0.000|
LED_b1      |   11.809(R)|clk_BUFGP         |   0.000|
LED_c       |   13.605(R)|clk_BUFGP         |   0.000|
LED_c1      |   11.220(R)|clk_BUFGP         |   0.000|
LED_d       |   13.100(R)|clk_BUFGP         |   0.000|
LED_d1      |   10.806(R)|clk_BUFGP         |   0.000|
LED_dot     |   13.358(R)|clk_BUFGP         |   0.000|
LED_dot1    |   11.455(R)|clk_BUFGP         |   0.000|
LED_e       |   12.620(R)|clk_BUFGP         |   0.000|
LED_e1      |   10.970(R)|clk_BUFGP         |   0.000|
LED_f       |   12.138(R)|clk_BUFGP         |   0.000|
LED_f1      |   11.310(R)|clk_BUFGP         |   0.000|
LED_g       |   12.398(R)|clk_BUFGP         |   0.000|
LED_g1      |   11.449(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   13.034|         |         |         |
---------------+---------+---------+---------+---------+

Analysis completed Fri Dec 03 10:35:54 2004
--------------------------------------------------------------------------------

Peak Memory Usage: 44 MB
