git clone --depth 1 --no-tags https://github.com/thahail/RFXCVR.git f:/verilog_sva_gh_scraper/data/full_repos/746070104
git clone --depth 1 --no-tags https://github.com/Yifeng66666/PINGPONG.git f:/verilog_sva_gh_scraper/data/full_repos/746099413
git clone --depth 1 --no-tags https://github.com/107061130/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/742996343
git clone --depth 1 --no-tags https://github.com/S1SH1R/FPGA-Snake-Game.git f:/verilog_sva_gh_scraper/data/full_repos/746183896
git clone --depth 1 --no-tags https://github.com/AnandPTi/Electrical-Verilog-Project.git f:/verilog_sva_gh_scraper/data/full_repos/745570966
git clone --depth 1 --no-tags https://github.com/adpakw/SoC.git f:/verilog_sva_gh_scraper/data/full_repos/746322857
git clone --depth 1 --no-tags https://github.com/leejiwon1125/POSTECH-Computer-Architecture-cs311-project.git f:/verilog_sva_gh_scraper/data/full_repos/746421182
git clone --depth 1 --no-tags https://github.com/Brighton-Sibanda/Risc_takers.git f:/verilog_sva_gh_scraper/data/full_repos/741099579
git clone --depth 1 --no-tags https://github.com/EECS150/asic-labs-sp24.git f:/verilog_sva_gh_scraper/data/full_repos/746438878
git clone --depth 1 --no-tags https://github.com/KozlowskiMatt/DE1-SoC-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/742673142
git clone --depth 1 --no-tags https://github.com/jonas-kaufmann/simbricks-lpn.git f:/verilog_sva_gh_scraper/data/full_repos/742040507
git clone --depth 1 --no-tags https://github.com/harish16018/UART.git f:/verilog_sva_gh_scraper/data/full_repos/747927010
git clone --depth 1 --no-tags https://github.com/sislab-vnu/xup_embedded_system_design_flow.git f:/verilog_sva_gh_scraper/data/full_repos/743804030
git clone --depth 1 --no-tags https://github.com/Lucasvw89/infraHardware-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/743231414
git clone --depth 1 --no-tags https://github.com/MdOmarFaruque/8-bit-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/739589835
git clone --depth 1 --no-tags https://github.com/mohamedhamiid/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/740049588
git clone --depth 1 --no-tags https://github.com/Otaku-hy/XJTU_VerilogCPUDesign.git f:/verilog_sva_gh_scraper/data/full_repos/740103655
git clone --depth 1 --no-tags https://github.com/mahmedadawy2013/Design_MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/741279486
git clone --depth 1 --no-tags https://github.com/mahmedadawy2013/-Design_Simple-Up-Down-Counter-.git f:/verilog_sva_gh_scraper/data/full_repos/741281379
git clone --depth 1 --no-tags https://github.com/amr-elberry/-LFSR-Linear-feedback-shift-register.git f:/verilog_sva_gh_scraper/data/full_repos/741286425
git clone --depth 1 --no-tags https://github.com/Sherr1Fu/Pong.git f:/verilog_sva_gh_scraper/data/full_repos/741539793
git clone --depth 1 --no-tags https://github.com/danielfufu/Soc-lab-dram.git f:/verilog_sva_gh_scraper/data/full_repos/741074593
git clone --depth 1 --no-tags https://github.com/Ghanshyam1409/Lammings-G.git f:/verilog_sva_gh_scraper/data/full_repos/741796301
git clone --depth 1 --no-tags https://github.com/vk467/ro-trng.git f:/verilog_sva_gh_scraper/data/full_repos/741756498
git clone --depth 1 --no-tags https://github.com/NYCU-SOC-Design-Team13/SoC-LabD.git f:/verilog_sva_gh_scraper/data/full_repos/741074160
git clone --depth 1 --no-tags https://github.com/MODKWODK/SOC-LAB6--SDRAM.git f:/verilog_sva_gh_scraper/data/full_repos/742383334
git clone --depth 1 --no-tags https://github.com/hsuting0627/EE4292_Final.git f:/verilog_sva_gh_scraper/data/full_repos/739766582
git clone --depth 1 --no-tags https://github.com/omeps/omeps-verilog-projects.git f:/verilog_sva_gh_scraper/data/full_repos/742222923
git clone --depth 1 --no-tags https://github.com/RESMIRNAIR/4BIT_RIPPLECOUNTER.git f:/verilog_sva_gh_scraper/data/full_repos/747031845
git clone --depth 1 --no-tags https://github.com/HHHBBBRRR/HDLBits.git f:/verilog_sva_gh_scraper/data/full_repos/746442921
git clone --depth 1 --no-tags https://github.com/NKanato/HDL-DIgitalClock.git f:/verilog_sva_gh_scraper/data/full_repos/747992951
git clone --depth 1 --no-tags https://github.com/sameed92/Projects.git f:/verilog_sva_gh_scraper/data/full_repos/744173994
git clone --depth 1 --no-tags https://github.com/pinkbear505/final_pro.git f:/verilog_sva_gh_scraper/data/full_repos/744522564
git clone --depth 1 --no-tags https://github.com/kshitij-r/AISS-Phase-III.git f:/verilog_sva_gh_scraper/data/full_repos/745570022
git clone --depth 1 --no-tags https://github.com/omarzalahh/Counter_Up_Down_5bits.git f:/verilog_sva_gh_scraper/data/full_repos/746216610
git clone --depth 1 --no-tags https://github.com/huixiong806/nandgame_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/746599204
git clone --depth 1 --no-tags https://github.com/ESN2024/HUANG_Lab3.git f:/verilog_sva_gh_scraper/data/full_repos/745042396
git clone --depth 1 --no-tags https://github.com/DJ-Melvin/Artix7_Basys3_Pacman_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/746738616
git clone --depth 1 --no-tags https://github.com/PatriChou/Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/746692512
git clone --depth 1 --no-tags https://github.com/PIONEER-Experiment/mfpga.git f:/verilog_sva_gh_scraper/data/full_repos/746803639
git clone --depth 1 --no-tags https://github.com/Abhinav-863/Round-Robin-Arbiter.git f:/verilog_sva_gh_scraper/data/full_repos/742710625
git clone --depth 1 --no-tags https://github.com/ngonhan134/rpt_final.git f:/verilog_sva_gh_scraper/data/full_repos/742833828
git clone --depth 1 --no-tags https://github.com/rishabh4749/Rule_110.git f:/verilog_sva_gh_scraper/data/full_repos/742830051
git clone --depth 1 --no-tags https://github.com/rishabh4749/2State_2Input_Asyn_Moore.git f:/verilog_sva_gh_scraper/data/full_repos/743983333
git clone --depth 1 --no-tags https://github.com/SonalSinha237/Array_Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/742846877
git clone --depth 1 --no-tags https://github.com/ESN2024/Jacquet_Lab1.git f:/verilog_sva_gh_scraper/data/full_repos/743186504
git clone --depth 1 --no-tags https://github.com/ESN2024/albouquet_lab1.git f:/verilog_sva_gh_scraper/data/full_repos/742444986
git clone --depth 1 --no-tags https://github.com/BIG-melon-xx/axi_stream_insert_header.git f:/verilog_sva_gh_scraper/data/full_repos/743135940
git clone --depth 1 --no-tags https://github.com/hoangphuc2611/CNN.git f:/verilog_sva_gh_scraper/data/full_repos/744414196
git clone --depth 1 --no-tags https://github.com/ESN2024/Regent_lab3.git f:/verilog_sva_gh_scraper/data/full_repos/747201533
git clone --depth 1 --no-tags https://github.com/ESN2024/Regent_lab1.git f:/verilog_sva_gh_scraper/data/full_repos/742453109
git clone --depth 1 --no-tags https://github.com/kagandikmen/eecs151-fa23-fpga-labs-self-study.git f:/verilog_sva_gh_scraper/data/full_repos/745204040
git clone --depth 1 --no-tags https://github.com/lhlahnb/HDLbits.git f:/verilog_sva_gh_scraper/data/full_repos/744406679
git clone --depth 1 --no-tags https://github.com/TheMHH/ps2Receiver.git f:/verilog_sva_gh_scraper/data/full_repos/740192971
git clone --depth 1 --no-tags https://github.com/meta112/Domaze-Expansion-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/742170619
git clone --depth 1 --no-tags https://github.com/sneha2901varshney/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/741778171
git clone --depth 1 --no-tags https://github.com/Thewbi/DE10_Standard.git f:/verilog_sva_gh_scraper/data/full_repos/739736207
git clone --depth 1 --no-tags https://github.com/RexJian/SystemVerilogLabs.git f:/verilog_sva_gh_scraper/data/full_repos/741295554
git clone --depth 1 --no-tags https://github.com/Illusion12315/Verilog_base_module.git f:/verilog_sva_gh_scraper/data/full_repos/743076244
git clone --depth 1 --no-tags https://github.com/rickyrorton/Verilog-projects.git f:/verilog_sva_gh_scraper/data/full_repos/739962826
git clone --depth 1 --no-tags https://github.com/os-fpga/Jira_Testcase.git f:/verilog_sva_gh_scraper/data/full_repos/745026126
git clone --depth 1 --no-tags https://github.com/mkkkkkkkqw/6.git f:/verilog_sva_gh_scraper/data/full_repos/743188308
git clone --depth 1 --no-tags https://github.com/mkkkkkkkqw/fine.git f:/verilog_sva_gh_scraper/data/full_repos/743250633
git clone --depth 1 --no-tags https://github.com/rishabh4749/Simple_State_Transitions.git f:/verilog_sva_gh_scraper/data/full_repos/743652348
git clone --depth 1 --no-tags https://github.com/kapi36/Verification-of-8-bit-AND-gate-using-SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/744138077
git clone --depth 1 --no-tags https://github.com/rishabh4749/2State_Moore_Asyn.git f:/verilog_sva_gh_scraper/data/full_repos/743910002
git clone --depth 1 --no-tags https://github.com/Aabha-J/Verilog-Project.git f:/verilog_sva_gh_scraper/data/full_repos/741186724
git clone --depth 1 --no-tags https://github.com/BHa2R00/rsa.git f:/verilog_sva_gh_scraper/data/full_repos/741315906
git clone --depth 1 --no-tags https://github.com/KelseaWasHere/Digital-Stopwatch-DLD.git f:/verilog_sva_gh_scraper/data/full_repos/742135207
git clone --depth 1 --no-tags https://github.com/eterorca/Final-Project-Gomoku.git f:/verilog_sva_gh_scraper/data/full_repos/742380209
git clone --depth 1 --no-tags https://github.com/hengwang70/I2C.git f:/verilog_sva_gh_scraper/data/full_repos/742455292
git clone --depth 1 --no-tags https://github.com/jagadishb12/Asynchronous-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/742751286
git clone --depth 1 --no-tags https://github.com/Sabnam-Parveen/RTL-to-GDS-II-Flow-of-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/742825171
git clone --depth 1 --no-tags https://github.com/himanshu-0907/8_Bit_Booth_Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/742906843
git clone --depth 1 --no-tags https://github.com/awesomesjh/gun_game.git f:/verilog_sva_gh_scraper/data/full_repos/744499894
git clone --depth 1 --no-tags https://github.com/PetruMicu/CPU_PipelineCore.git f:/verilog_sva_gh_scraper/data/full_repos/743148301
git clone --depth 1 --no-tags https://github.com/HoraceKuo/SoC-lab_Final.git f:/verilog_sva_gh_scraper/data/full_repos/741481999
git clone --depth 1 --no-tags https://github.com/LinHuangnan/SFU_CHECK.git f:/verilog_sva_gh_scraper/data/full_repos/744933300
git clone --depth 1 --no-tags https://github.com/yusufaygun/CMPE240Projects.git f:/verilog_sva_gh_scraper/data/full_repos/745657637
git clone --depth 1 --no-tags https://github.com/MYNAMEHOLO/ChipDev-Router.git f:/verilog_sva_gh_scraper/data/full_repos/746122752
git clone --depth 1 --no-tags https://github.com/geziangfinn/RePlAce_bookshelf.git f:/verilog_sva_gh_scraper/data/full_repos/746246424
git clone --depth 1 --no-tags https://github.com/bucketfish0000/ece411-mp4-dump.git f:/verilog_sva_gh_scraper/data/full_repos/740010982
git clone --depth 1 --no-tags https://github.com/ZheChen-Bill/DSPIC_Final.git f:/verilog_sva_gh_scraper/data/full_repos/740621905
git clone --depth 1 --no-tags https://github.com/LAMPA23/SoC.git f:/verilog_sva_gh_scraper/data/full_repos/744116802
git clone --depth 1 --no-tags https://github.com/austenppm/simple23.git f:/verilog_sva_gh_scraper/data/full_repos/746650213
git clone --depth 1 --no-tags https://github.com/baraba6u/ESD4ML-TUM-lab3-multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/744966263
git clone --depth 1 --no-tags https://github.com/oguzhantopal55/Digital-Calculator.git f:/verilog_sva_gh_scraper/data/full_repos/747153644
git clone --depth 1 --no-tags https://github.com/Abdelrhman-Ellithy/Verilog-Smart-Car-Garage-parking-system.git f:/verilog_sva_gh_scraper/data/full_repos/747535203
git clone --depth 1 --no-tags https://github.com/ESN2024/Lachenal_Lab3.git f:/verilog_sva_gh_scraper/data/full_repos/744415843
git clone --depth 1 --no-tags https://github.com/RedRightH/Verilog_Study.git f:/verilog_sva_gh_scraper/data/full_repos/747702918
git clone --depth 1 --no-tags https://github.com/ESN2024/Podgorski_Lab2.git f:/verilog_sva_gh_scraper/data/full_repos/744432918
git clone --depth 1 --no-tags https://github.com/sus11s53/2023_Fall_NCTU_CAD.git f:/verilog_sva_gh_scraper/data/full_repos/741391566
git clone --depth 1 --no-tags https://github.com/Ramagond15/BIST.git f:/verilog_sva_gh_scraper/data/full_repos/748050995
git clone --depth 1 --no-tags https://github.com/MAX990ck/IC-Contest-2015-practice.git f:/verilog_sva_gh_scraper/data/full_repos/748180027
git clone --depth 1 --no-tags https://github.com/Smil3MoreGH/Fault_Simulation.git f:/verilog_sva_gh_scraper/data/full_repos/747916442
git clone --depth 1 --no-tags https://github.com/ljqljqljq8/axi_stream_insert_header.git f:/verilog_sva_gh_scraper/data/full_repos/748266296
git clone --depth 1 --no-tags https://github.com/SID-6921/VLSI_RTLs.git f:/verilog_sva_gh_scraper/data/full_repos/745446644
git clone --depth 1 --no-tags https://github.com/yufenh1999/Active_Noise_Cancellation.git f:/verilog_sva_gh_scraper/data/full_repos/746461755
git clone --depth 1 --no-tags https://github.com/imvietp/Final_VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/742541938
git clone --depth 1 --no-tags https://github.com/ytnxneydhsx/cpu.git f:/verilog_sva_gh_scraper/data/full_repos/743860965
