Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue May  2 11:02:00 2023
| Host         : LAPTOP-0TSNV6FT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   277 |
|    Minimum number of control sets                        |   277 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    75 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   277 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |   259 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2960 |         1535 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              26 |            8 |
| Yes          | No                    | No                     |            2416 |         1760 |
| Yes          | No                    | Yes                    |              16 |            5 |
| Yes          | Yes                   | No                     |              27 |           24 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------+--------------------------------------------+--------------------------------------+------------------+----------------+--------------+
|           Clock Signal          |                Enable Signal               |           Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------+--------------------------------------------+--------------------------------------+------------------+----------------+--------------+
|  clk_out_reg_n_0_BUFG           | p1/processor_request0                      | p1/data_to_memory[8]_i_1_n_0         |                4 |              4 |         1.00 |
|  clk_out_reg_n_0_BUFG           | m1/data_to_processor_reg[0]_rep__0_1       |                                      |                5 |              5 |         1.00 |
|  clk_out_reg_n_0_BUFG           | b1/memory_grant0                           |                                      |                2 |              5 |         2.50 |
|  clk_out_reg_n_0_BUFG           | p1/processor_request_reg_0[0]              |                                      |                1 |              5 |         5.00 |
|  clk_out_reg_n_0_BUFG           | m1/data_to_processor_reg[0]_rep__0_1       | m1/data_to_processor_reg[0]_rep__0_2 |                6 |              6 |         1.00 |
|  clk_out_reg_n_0_BUFG           | m1/data_to_processor_reg[5]_10             | m1/data_to_processor_reg[5]_20       |                5 |              6 |         1.20 |
|  seven/disp5/seg_reg[6]_i_2_n_0 |                                            |                                      |                7 |              7 |         1.00 |
|  clk_out_reg_n_0_BUFG           | m1/data_to_processor_reg[5]_10             |                                      |                7 |              7 |         1.00 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][7][5][7]_i_1_n_0  |                                      |                7 |              8 |         1.14 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][7][6][7]_i_1_n_0  |                                      |                4 |              8 |         2.00 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][7][7][7]_i_1_n_0  |                                      |                7 |              8 |         1.14 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][7][8][7]_i_1_n_0  |                                      |                6 |              8 |         1.33 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][7][9][7]_i_1_n_0  |                                      |                6 |              8 |         1.33 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][0][0][7]_i_1_n_0  |                                      |                7 |              8 |         1.14 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][0][10][7]_i_1_n_0 |                                      |                7 |              8 |         1.14 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][0][11][7]_i_1_n_0 |                                      |                5 |              8 |         1.60 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][0][12][7]_i_1_n_0 |                                      |                7 |              8 |         1.14 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][0][13][7]_i_1_n_0 |                                      |                5 |              8 |         1.60 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][0][14][7]_i_1_n_0 |                                      |                3 |              8 |         2.67 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][0][15][7]_i_1_n_0 |                                      |                5 |              8 |         1.60 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][0][1][7]_i_1_n_0  |                                      |                8 |              8 |         1.00 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][0][2][7]_i_1_n_0  |                                      |                8 |              8 |         1.00 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][2][8][7]_i_1_n_0  |                                      |                7 |              8 |         1.14 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][2][9][7]_i_1_n_0  |                                      |                7 |              8 |         1.14 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][3][0][7]_i_1_n_0  |                                      |                5 |              8 |         1.60 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][3][10][7]_i_1_n_0 |                                      |                5 |              8 |         1.60 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][3][11][7]_i_1_n_0 |                                      |                6 |              8 |         1.33 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][3][12][7]_i_1_n_0 |                                      |                7 |              8 |         1.14 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][3][13][7]_i_1_n_0 |                                      |                5 |              8 |         1.60 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][3][14][7]_i_1_n_0 |                                      |                7 |              8 |         1.14 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][3][15][7]_i_1_n_0 |                                      |                4 |              8 |         2.00 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][3][1][7]_i_1_n_0  |                                      |                6 |              8 |         1.33 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][3][2][7]_i_1_n_0  |                                      |                8 |              8 |         1.00 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][0][3][7]_i_1_n_0  |                                      |                6 |              8 |         1.33 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][0][4][7]_i_1_n_0  |                                      |                7 |              8 |         1.14 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][0][5][7]_i_1_n_0  |                                      |                5 |              8 |         1.60 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][0][6][7]_i_1_n_0  |                                      |                4 |              8 |         2.00 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][0][7][7]_i_1_n_0  |                                      |                5 |              8 |         1.60 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][0][8][7]_i_1_n_0  |                                      |                5 |              8 |         1.60 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][0][9][7]_i_1_n_0  |                                      |                5 |              8 |         1.60 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][1][0][7]_i_1_n_0  |                                      |                6 |              8 |         1.33 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][1][10][7]_i_1_n_0 |                                      |                6 |              8 |         1.33 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][1][11][7]_i_1_n_0 |                                      |                5 |              8 |         1.60 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][1][12][7]_i_1_n_0 |                                      |                5 |              8 |         1.60 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][1][13][7]_i_1_n_0 |                                      |                6 |              8 |         1.33 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][1][14][7]_i_1_n_0 |                                      |                5 |              8 |         1.60 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][1][15][7]_i_1_n_0 |                                      |                5 |              8 |         1.60 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][1][1][7]_i_1_n_0  |                                      |                8 |              8 |         1.00 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][1][2][7]_i_1_n_0  |                                      |                7 |              8 |         1.14 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][1][3][7]_i_1_n_0  |                                      |                8 |              8 |         1.00 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][1][4][7]_i_1_n_0  |                                      |                5 |              8 |         1.60 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][1][5][7]_i_1_n_0  |                                      |                6 |              8 |         1.33 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][1][6][7]_i_1_n_0  |                                      |                7 |              8 |         1.14 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][1][7][7]_i_1_n_0  |                                      |                5 |              8 |         1.60 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][1][8][7]_i_1_n_0  |                                      |                5 |              8 |         1.60 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][1][9][7]_i_1_n_0  |                                      |                5 |              8 |         1.60 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][2][0][7]_i_1_n_0  |                                      |                7 |              8 |         1.14 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][2][10][7]_i_1_n_0 |                                      |                5 |              8 |         1.60 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][2][9][7]_i_1_n_0  |                                      |                5 |              8 |         1.60 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][2][11][7]_i_1_n_0 |                                      |                4 |              8 |         2.00 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][2][12][7]_i_1_n_0 |                                      |                7 |              8 |         1.14 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][2][13][7]_i_1_n_0 |                                      |                6 |              8 |         1.33 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][2][14][7]_i_1_n_0 |                                      |                4 |              8 |         2.00 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][2][15][7]_i_1_n_0 |                                      |                7 |              8 |         1.14 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][2][1][7]_i_1_n_0  |                                      |                5 |              8 |         1.60 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][2][2][7]_i_1_n_0  |                                      |                7 |              8 |         1.14 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][2][3][7]_i_1_n_0  |                                      |                5 |              8 |         1.60 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][2][4][7]_i_1_n_0  |                                      |                6 |              8 |         1.33 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][2][5][7]_i_1_n_0  |                                      |                6 |              8 |         1.33 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][2][6][7]_i_1_n_0  |                                      |                7 |              8 |         1.14 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][2][7][7]_i_1_n_0  |                                      |                5 |              8 |         1.60 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][2][8][7]_i_1_n_0  |                                      |                6 |              8 |         1.33 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][3][0][7]_i_1_n_0  |                                      |                5 |              8 |         1.60 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][3][10][7]_i_1_n_0 |                                      |                6 |              8 |         1.33 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][3][11][7]_i_1_n_0 |                                      |                6 |              8 |         1.33 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][3][12][7]_i_1_n_0 |                                      |                7 |              8 |         1.14 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][3][13][7]_i_1_n_0 |                                      |                6 |              8 |         1.33 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][3][14][7]_i_1_n_0 |                                      |                5 |              8 |         1.60 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][3][15][7]_i_1_n_0 |                                      |                4 |              8 |         2.00 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][3][1][7]_i_1_n_0  |                                      |                6 |              8 |         1.33 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][3][2][7]_i_1_n_0  |                                      |                8 |              8 |         1.00 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][3][3][7]_i_1_n_0  |                                      |                8 |              8 |         1.00 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][3][4][7]_i_1_n_0  |                                      |                6 |              8 |         1.33 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][3][5][7]_i_1_n_0  |                                      |                7 |              8 |         1.14 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][5][0][7]_i_1_n_0  |                                      |                7 |              8 |         1.14 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][4][14][7]_i_1_n_0 |                                      |                6 |              8 |         1.33 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][4][15][7]_i_1_n_0 |                                      |                6 |              8 |         1.33 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][4][1][7]_i_1_n_0  |                                      |                6 |              8 |         1.33 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][4][2][7]_i_1_n_0  |                                      |                8 |              8 |         1.00 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][4][3][7]_i_1_n_0  |                                      |                8 |              8 |         1.00 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][4][4][7]_i_1_n_0  |                                      |                7 |              8 |         1.14 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][4][5][7]_i_1_n_0  |                                      |                6 |              8 |         1.33 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][4][6][7]_i_1_n_0  |                                      |                7 |              8 |         1.14 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][4][7][7]_i_1_n_0  |                                      |                8 |              8 |         1.00 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][4][8][7]_i_1_n_0  |                                      |                5 |              8 |         1.60 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][4][9][7]_i_1_n_0  |                                      |                6 |              8 |         1.33 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][3][6][7]_i_1_n_0  |                                      |                7 |              8 |         1.14 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][3][7][7]_i_1_n_0  |                                      |                5 |              8 |         1.60 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][3][8][7]_i_1_n_0  |                                      |                6 |              8 |         1.33 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][3][9][7]_i_1_n_0  |                                      |                7 |              8 |         1.14 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][4][0][7]_i_1_n_0  |                                      |                7 |              8 |         1.14 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][4][10][7]_i_1_n_0 |                                      |                6 |              8 |         1.33 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][4][11][7]_i_1_n_0 |                                      |                4 |              8 |         2.00 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][4][12][7]_i_1_n_0 |                                      |                6 |              8 |         1.33 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][4][13][7]_i_1_n_0 |                                      |                5 |              8 |         1.60 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][4][14][7]_i_1_n_0 |                                      |                4 |              8 |         2.00 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][4][15][7]_i_1_n_0 |                                      |                7 |              8 |         1.14 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][4][1][7]_i_1_n_0  |                                      |                5 |              8 |         1.60 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][4][2][7]_i_1_n_0  |                                      |                8 |              8 |         1.00 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][4][3][7]_i_1_n_0  |                                      |                7 |              8 |         1.14 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][3][3][7]_i_1_n_0  |                                      |                7 |              8 |         1.14 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][3][4][7]_i_1_n_0  |                                      |                6 |              8 |         1.33 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][3][5][7]_i_1_n_0  |                                      |                6 |              8 |         1.33 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][3][6][7]_i_1_n_0  |                                      |                8 |              8 |         1.00 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][3][7][7]_i_1_n_0  |                                      |                4 |              8 |         2.00 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][3][8][7]_i_1_n_0  |                                      |                6 |              8 |         1.33 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][3][9][7]_i_1_n_0  |                                      |                8 |              8 |         1.00 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][4][0][7]_i_1_n_0  |                                      |                8 |              8 |         1.00 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][4][10][7]_i_1_n_0 |                                      |                6 |              8 |         1.33 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][4][11][7]_i_1_n_0 |                                      |                5 |              8 |         1.60 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][4][12][7]_i_1_n_0 |                                      |                6 |              8 |         1.33 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][4][13][7]_i_1_n_0 |                                      |                5 |              8 |         1.60 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][6][12][7]_i_1_n_0 |                                      |                4 |              8 |         2.00 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][6][13][7]_i_1_n_0 |                                      |                5 |              8 |         1.60 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][6][14][7]_i_1_n_0 |                                      |                6 |              8 |         1.33 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][6][15][7]_i_1_n_0 |                                      |                5 |              8 |         1.60 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][6][1][7]_i_1_n_0  |                                      |                8 |              8 |         1.00 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][6][2][7]_i_1_n_0  |                                      |                8 |              8 |         1.00 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][6][3][7]_i_1_n_0  |                                      |                8 |              8 |         1.00 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][6][4][7]_i_1_n_0  |                                      |                4 |              8 |         2.00 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][6][5][7]_i_1_n_0  |                                      |                6 |              8 |         1.33 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][6][6][7]_i_1_n_0  |                                      |                7 |              8 |         1.14 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][6][7][7]_i_1_n_0  |                                      |                7 |              8 |         1.14 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][6][8][7]_i_1_n_0  |                                      |                6 |              8 |         1.33 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][6][9][7]_i_1_n_0  |                                      |                6 |              8 |         1.33 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][7][0][7]_i_1_n_0  |                                      |                8 |              8 |         1.00 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][7][10][7]_i_1_n_0 |                                      |                4 |              8 |         2.00 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][7][11][7]_i_1_n_0 |                                      |                5 |              8 |         1.60 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][7][12][7]_i_1_n_0 |                                      |                6 |              8 |         1.33 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][7][13][7]_i_1_n_0 |                                      |                4 |              8 |         2.00 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][7][14][7]_i_1_n_0 |                                      |                7 |              8 |         1.14 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][7][15][7]_i_1_n_0 |                                      |                4 |              8 |         2.00 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][7][1][7]_i_1_n_0  |                                      |                8 |              8 |         1.00 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][7][2][7]_i_1_n_0  |                                      |                6 |              8 |         1.33 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][7][3][7]_i_1_n_0  |                                      |                6 |              8 |         1.33 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][7][4][7]_i_1_n_0  |                                      |                5 |              8 |         1.60 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][7][5][7]_i_1_n_0  |                                      |                7 |              8 |         1.14 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][7][6][7]_i_1_n_0  |                                      |                5 |              8 |         1.60 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][7][7][7]_i_1_n_0  |                                      |                8 |              8 |         1.00 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][7][8][7]_i_1_n_0  |                                      |                5 |              8 |         1.60 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][7][9][7]_i_1_n_0  |                                      |                7 |              8 |         1.14 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][0][0][7]_i_1_n_0  |                                      |                7 |              8 |         1.14 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][0][10][7]_i_1_n_0 |                                      |                6 |              8 |         1.33 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][0][11][7]_i_1_n_0 |                                      |                6 |              8 |         1.33 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][0][12][7]_i_1_n_0 |                                      |                8 |              8 |         1.00 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][0][13][7]_i_1_n_0 |                                      |                5 |              8 |         1.60 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][0][14][7]_i_1_n_0 |                                      |                5 |              8 |         1.60 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][0][15][7]_i_1_n_0 |                                      |                7 |              8 |         1.14 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][0][1][7]_i_1_n_0  |                                      |                8 |              8 |         1.00 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][0][2][7]_i_1_n_0  |                                      |                6 |              8 |         1.33 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][0][3][7]_i_1_n_0  |                                      |                8 |              8 |         1.00 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][0][4][7]_i_1_n_0  |                                      |                6 |              8 |         1.33 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][0][5][7]_i_1_n_0  |                                      |                7 |              8 |         1.14 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][0][6][7]_i_1_n_0  |                                      |                6 |              8 |         1.33 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][0][7][7]_i_1_n_0  |                                      |                5 |              8 |         1.60 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][0][8][7]_i_1_n_0  |                                      |                3 |              8 |         2.67 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][0][9][7]_i_1_n_0  |                                      |                5 |              8 |         1.60 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][1][0][7]_i_1_n_0  |                                      |                5 |              8 |         1.60 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][1][10][7]_i_1_n_0 |                                      |                6 |              8 |         1.33 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][1][11][7]_i_1_n_0 |                                      |                5 |              8 |         1.60 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][1][12][7]_i_1_n_0 |                                      |                7 |              8 |         1.14 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][1][13][7]_i_1_n_0 |                                      |                5 |              8 |         1.60 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][1][14][7]_i_1_n_0 |                                      |                7 |              8 |         1.14 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][1][15][7]_i_1_n_0 |                                      |                6 |              8 |         1.33 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][1][1][7]_i_1_n_0  |                                      |                8 |              8 |         1.00 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][1][2][7]_i_1_n_0  |                                      |                7 |              8 |         1.14 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][1][3][7]_i_1_n_0  |                                      |                6 |              8 |         1.33 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][1][4][7]_i_1_n_0  |                                      |                7 |              8 |         1.14 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][1][5][7]_i_1_n_0  |                                      |                8 |              8 |         1.00 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][1][6][7]_i_1_n_0  |                                      |                8 |              8 |         1.00 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][1][7][7]_i_1_n_0  |                                      |                5 |              8 |         1.60 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][1][8][7]_i_1_n_0  |                                      |                6 |              8 |         1.33 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][1][9][7]_i_1_n_0  |                                      |                6 |              8 |         1.33 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][2][0][7]_i_1_n_0  |                                      |                6 |              8 |         1.33 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][2][7][7]_i_1_n_0  |                                      |                5 |              8 |         1.60 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][2][10][7]_i_1_n_0 |                                      |                6 |              8 |         1.33 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][2][11][7]_i_1_n_0 |                                      |                5 |              8 |         1.60 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][2][12][7]_i_1_n_0 |                                      |                6 |              8 |         1.33 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][2][13][7]_i_1_n_0 |                                      |                5 |              8 |         1.60 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][2][14][7]_i_1_n_0 |                                      |                4 |              8 |         2.00 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][2][15][7]_i_1_n_0 |                                      |                6 |              8 |         1.33 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][2][1][7]_i_1_n_0  |                                      |                7 |              8 |         1.14 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][2][2][7]_i_1_n_0  |                                      |                8 |              8 |         1.00 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][2][3][7]_i_1_n_0  |                                      |                7 |              8 |         1.14 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][2][4][7]_i_1_n_0  |                                      |                7 |              8 |         1.14 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][2][5][7]_i_1_n_0  |                                      |                7 |              8 |         1.14 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][2][6][7]_i_1_n_0  |                                      |                7 |              8 |         1.14 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][4][4][7]_i_1_n_0  |                                      |                4 |              8 |         2.00 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][4][5][7]_i_1_n_0  |                                      |                5 |              8 |         1.60 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][4][6][7]_i_1_n_0  |                                      |                6 |              8 |         1.33 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][4][7][7]_i_1_n_0  |                                      |                8 |              8 |         1.00 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][4][8][7]_i_1_n_0  |                                      |                6 |              8 |         1.33 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][4][9][7]_i_1_n_0  |                                      |                7 |              8 |         1.14 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][5][0][7]_i_1_n_0  |                                      |                6 |              8 |         1.33 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][5][10][7]_i_1_n_0 |                                      |                5 |              8 |         1.60 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][5][11][7]_i_1_n_0 |                                      |                5 |              8 |         1.60 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][5][12][7]_i_1_n_0 |                                      |                8 |              8 |         1.00 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][5][13][7]_i_1_n_0 |                                      |                5 |              8 |         1.60 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][5][14][7]_i_1_n_0 |                                      |                5 |              8 |         1.60 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][5][15][7]_i_1_n_0 |                                      |                4 |              8 |         2.00 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][5][1][7]_i_1_n_0  |                                      |                7 |              8 |         1.14 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][5][2][7]_i_1_n_0  |                                      |                7 |              8 |         1.14 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][5][3][7]_i_1_n_0  |                                      |                7 |              8 |         1.14 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][5][4][7]_i_1_n_0  |                                      |                8 |              8 |         1.00 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][5][5][7]_i_1_n_0  |                                      |                8 |              8 |         1.00 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][5][6][7]_i_1_n_0  |                                      |                5 |              8 |         1.60 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][5][7][7]_i_1_n_0  |                                      |                7 |              8 |         1.14 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][5][8][7]_i_1_n_0  |                                      |                7 |              8 |         1.14 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][5][9][7]_i_1_n_0  |                                      |                6 |              8 |         1.33 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][6][0][7]_i_1_n_0  |                                      |                7 |              8 |         1.14 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][6][10][7]_i_1_n_0 |                                      |                6 |              8 |         1.33 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[0][6][11][7]_i_1_n_0 |                                      |                4 |              8 |         2.00 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][5][10][7]_i_1_n_0 |                                      |                7 |              8 |         1.14 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][5][11][7]_i_1_n_0 |                                      |                4 |              8 |         2.00 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][5][12][7]_i_1_n_0 |                                      |                5 |              8 |         1.60 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][5][13][7]_i_1_n_0 |                                      |                6 |              8 |         1.33 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][5][14][7]_i_1_n_0 |                                      |                5 |              8 |         1.60 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][5][15][7]_i_1_n_0 |                                      |                7 |              8 |         1.14 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][5][1][7]_i_1_n_0  |                                      |                8 |              8 |         1.00 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][5][2][7]_i_1_n_0  |                                      |                7 |              8 |         1.14 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][5][3][7]_i_1_n_0  |                                      |                8 |              8 |         1.00 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][5][4][7]_i_1_n_0  |                                      |                6 |              8 |         1.33 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][5][5][7]_i_1_n_0  |                                      |                6 |              8 |         1.33 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][5][6][7]_i_1_n_0  |                                      |                6 |              8 |         1.33 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][5][7][7]_i_1_n_0  |                                      |                5 |              8 |         1.60 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][5][8][7]_i_1_n_0  |                                      |                8 |              8 |         1.00 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][5][9][7]_i_1_n_0  |                                      |                6 |              8 |         1.33 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][6][0][7]_i_1_n_0  |                                      |                7 |              8 |         1.14 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][6][10][7]_i_1_n_0 |                                      |                6 |              8 |         1.33 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][6][11][7]_i_1_n_0 |                                      |                5 |              8 |         1.60 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][6][12][7]_i_1_n_0 |                                      |                6 |              8 |         1.33 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][6][13][7]_i_1_n_0 |                                      |                6 |              8 |         1.33 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][6][14][7]_i_1_n_0 |                                      |                4 |              8 |         2.00 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][6][15][7]_i_1_n_0 |                                      |                5 |              8 |         1.60 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][6][1][7]_i_1_n_0  |                                      |                8 |              8 |         1.00 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][6][2][7]_i_1_n_0  |                                      |                8 |              8 |         1.00 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][6][3][7]_i_1_n_0  |                                      |                7 |              8 |         1.14 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][7][14][7]_i_1_n_0 |                                      |                6 |              8 |         1.33 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][6][4][7]_i_1_n_0  |                                      |                7 |              8 |         1.14 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][6][5][7]_i_1_n_0  |                                      |                6 |              8 |         1.33 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][6][6][7]_i_1_n_0  |                                      |                7 |              8 |         1.14 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][6][7][7]_i_1_n_0  |                                      |                7 |              8 |         1.14 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][6][8][7]_i_1_n_0  |                                      |                5 |              8 |         1.60 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][6][9][7]_i_1_n_0  |                                      |                7 |              8 |         1.14 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][7][0][7]_i_1_n_0  |                                      |                8 |              8 |         1.00 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][7][10][7]_i_1_n_0 |                                      |                6 |              8 |         1.33 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][7][11][7]_i_1_n_0 |                                      |                5 |              8 |         1.60 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][7][12][7]_i_1_n_0 |                                      |                7 |              8 |         1.14 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][7][13][7]_i_1_n_0 |                                      |                5 |              8 |         1.60 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][7][15][7]_i_1_n_0 |                                      |                5 |              8 |         1.60 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][7][1][7]_i_1_n_0  |                                      |                8 |              8 |         1.00 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][7][2][7]_i_1_n_0  |                                      |                8 |              8 |         1.00 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][7][3][7]_i_1_n_0  |                                      |                5 |              8 |         1.60 |
|  clk_out_reg_n_0_BUFG           | m1/row_buffer_address[1][7][4][7]_i_1_n_0  |                                      |                6 |              8 |         1.33 |
|  clk_out_reg_n_0_BUFG           | m1/data_to_processor_reg[1]_rep__0_1       |                                      |                9 |              9 |         1.00 |
|  clk_out_reg_n_0_BUFG           | m1/data_to_processor_reg[0]_rep__0_3       |                                      |                8 |              9 |         1.12 |
|  clk_out_reg_n_0_BUFG           | p1/E[0]                                    |                                      |                3 |              9 |         3.00 |
|  clk_out_reg_n_0_BUFG           | m1/data_to_processor_reg[1]_rep__0_1       | m1/data_to_processor_reg[1]_rep__0_2 |                9 |             11 |         1.22 |
|  seven/segclk_reg[17]           | seven/FSM_sequential_state[2]_i_1_n_0      | sw_IBUF                              |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG                  |                                            |                                      |                6 |             19 |         3.17 |
|  clk_IBUF_BUFG                  |                                            | clk_out                              |                8 |             26 |         3.25 |
|  clk_out_reg_n_0_BUFG           | m1/basr1[6][41]_i_1_n_0                    |                                      |               28 |             42 |         1.50 |
|  clk_out_reg_n_0_BUFG           | i_rep[4]_i_1_n_0                           |                                      |               10 |             43 |         4.30 |
|  clk_out_reg_n_0_BUFG           | m1/data_to_processor[41]_i_1_n_0           |                                      |               19 |             48 |         2.53 |
|  clk_out_reg_n_0_BUFG           | p1/processor_request0                      |                                      |               45 |             71 |         1.58 |
|  clk_out_reg_n_0_BUFG           | p1/data_to_processor_prev_reg[41]_0[0]     |                                      |               57 |            115 |         2.02 |
|  clk_out_reg_n_0_BUFG           |                                            |                                      |             1522 |           2934 |         1.93 |
+---------------------------------+--------------------------------------------+--------------------------------------+------------------+----------------+--------------+


