Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Dec 18 18:22:31 2023
| Host         : LAPTOP-FQ5SKUKF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Lab8_control_sets_placed.rpt
| Design       : Lab8
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    45 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |            7 |
| No           | No                    | Yes                    |              58 |           21 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |               1 |            1 |
| Yes          | Yes                   | No                     |              24 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------+-----------------------+------------------+----------------+
|  Clock Signal  |      Enable Signal     |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+----------------+------------------------+-----------------------+------------------+----------------+
|  B/clk1/CLK    |                        | d2/AR[0]              |                1 |              1 |
|  clk_IBUF_BUFG | B/u1/trig0             | d2/AR[0]              |                1 |              1 |
|  clk_IBUF_BUFG | B/clk1/cnt[5]_i_2_n_0  |                       |                1 |              1 |
|  B/clk1/CLK    |                        |                       |                2 |              3 |
|  clk_IBUF_BUFG | B/clk1/cnt[5]_i_2_n_0  | B/clk1/cnt[5]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG |                        |                       |                5 |             11 |
|  B/clk1/CLK    | B/u2/count[19]_i_1_n_0 | d2/AR[0]              |                6 |             20 |
|  clk_IBUF_BUFG |                        | d2/AR[0]              |               21 |             58 |
+----------------+------------------------+-----------------------+------------------+----------------+


