INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/gm/Vivado Projects/primer_test/primer_test.srcs/sources_1/imports/Verilog/dual_port_RAM3D.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_RAM3D
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Desktop PRE-FORMAT 25/CR_CYCLO/Verilog/fist_stage_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module first_stage_control
