part=xc7z020clg400-1

[hls]
flow_target=vivado
package.output.format=ip_catalog
package.output.syn=false
syn.file=./riscv32i.cc
syn.file=./riscv32i.h
syn.top=cpu
cosim.wave_debug=1
cosim.trace_level=all
tb.file=../sample_q16.txt
tb.file=./attn1q_N8_D8_naive.txt
tb.file=./tb_attn1q_N8_D8_naive.cc
