<h1 align="center">LEGv8 Single-Cycle Architecture Simulation</h1>

<p align="center">
  <a href="https://www.um.edu.mt/courses/studyunit/CCE2017">
    <img src="https://img.shields.io/badge/University%20of%20Malta-CCE2017-blue?style=for-the-badge" alt="CCE2017">
  </a>
  <a href="https://github.com/GrahamPellegrini/legv8-single-cycle-sim">
    <img src="https://img.shields.io/badge/Architecture-Single--Cycle-green?style=for-the-badge" alt="Single-Cycle">
  </a>
  <a href="https://www.um.edu.mt/profile/victorbuttigieg">
    <img src="https://img.shields.io/badge/Supervisor-Dr.%20Victor%20Buttigieg-lightgrey?style=for-the-badge" alt="Supervisor">
  </a>
</p>

---

## ğŸ§  Overview

This project simulates a **single-cycle implementation** of the LEGv8 processor architecture as part of the University of Maltaâ€™s study unit [CCE2017](https://www.um.edu.mt/courses/studyunit/CCE2017). The simulator replicates the main datapath components and control logic, executing LEGv8 assembly instructions for:

- **Arithmetic and Logical Operations**
- **Data Transfer (Load/Store)**
- **Branch Instructions**
- **Bubble Sort Routine Simulation**

Assembly test cases and outputs are provided across all key instruction classes.

> ğŸ“˜ Refer to the accompanying [report](CCE2017.pdf) for design rationale, component implementation details, and testing methodology.

---

## ğŸ—‚ï¸ Repository Structure

```bash
.
â”œâ”€â”€ MNE2701_Legv8_Sim/               # Core C++ simulator source
â”‚   â”œâ”€â”€ ALU_Control.*                # ALU control unit
â”‚   â”œâ”€â”€ ALU.*                        # Arithmetic Logic Unit
â”‚   â”œâ”€â”€ ControlUnit.*               # Main control signal logic
â”‚   â”œâ”€â”€ DataMemory.*                # Memory read/write simulation
â”‚   â”œâ”€â”€ Instruction_*.cpp/.h        # Instruction decode and identification
â”‚   â”œâ”€â”€ Multiplexer modules         # Various signal selectors
â”‚   â”œâ”€â”€ Registers.*                 # Register file management
â”‚   â”œâ”€â”€ SignExtend.*                # Sign extension for immediates
â”‚   â”œâ”€â”€ MNE2701_Legv8_Sim.cpp       # Main simulator driver
â”‚   â””â”€â”€ *.vcxproj / *.sln           # Visual Studio build files
â”œâ”€â”€ assembly_test/                  # Instruction class test programs
â”‚   â”œâ”€â”€ Arithmetic/                 # Arithmetic operations
â”‚   â”œâ”€â”€ Branch/                     # Conditional branching
â”‚   â””â”€â”€ DataTransfer/              # Load/store tests
â”œâ”€â”€ bubble_sort/                    # LEGv8 assembly implementation of bubble sort
â”œâ”€â”€ .gitignore
â”œâ”€â”€ README.md
â””â”€â”€ CCE2017.pdf                     # ğŸ“„ Final course project report
```

---

## âš™ï¸ Build & Run

To compile and run the simulator:

1. Ensure a C++17 compatible compiler is available (e.g. `g++`, MSVC).
2. Compile all `.cpp` files inside `MNE2701_Legv8_Sim/`.
3. Provide `.s`, `.data`, and `.text` files as input to simulate a test case.

> Assembly input/output examples can be found under `assembly_test/` and `bubble_sort/` folders.

---

## ğŸ§ª Assembly Test Programs

Each test case includes:
- `*.s`: Assembly code
- `*.data`: Data section
- `*.text`: Instruction section
- `*.txt`: Expected output for validation

These span tests for:
- **Arithmetic**: Basic math, register interactions
- **Data Transfer**: Memory read/write correctness
- **Branch**: Proper PC updates and condition handling
- **Bubble Sort**: Algorithmic logic across memory

---

## ğŸ‘¨â€ğŸ’» Author

**Graham Pellegrini**  
University of Malta â€“ Department of Computer Engineering  
GitHub: [@GrahamPellegrini](https://github.com/GrahamPellegrini)

---

## ğŸ“˜ Report

ğŸ“„ Full report available here: [`CCE2017.pdf`](CCE2017.pdf)
