[13:57:25.883] <TB0>     INFO: *** Welcome to pxar ***
[13:57:25.883] <TB0>     INFO: *** Today: 2016/04/28
[13:57:25.889] <TB0>     INFO: *** Version: b2a7-dirty
[13:57:25.889] <TB0>     INFO: readRocDacs: /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters_C15.dat
[13:57:25.890] <TB0>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:57:25.890] <TB0>     INFO: readMaskFile: /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//defaultMaskFile.dat
[13:57:25.890] <TB0>     INFO: readTrimFile: /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//trimParameters_C15.dat
[13:57:25.964] <TB0>     INFO:         clk: 4
[13:57:25.964] <TB0>     INFO:         ctr: 4
[13:57:25.964] <TB0>     INFO:         sda: 19
[13:57:25.964] <TB0>     INFO:         tin: 9
[13:57:25.964] <TB0>     INFO:         level: 15
[13:57:25.964] <TB0>     INFO:         triggerdelay: 0
[13:57:25.964] <TB0>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:57:25.964] <TB0>     INFO: Log level: DEBUG
[13:57:25.975] <TB0>     INFO: Found DTB DTB_WWXGRB
[13:57:25.987] <TB0>    QUIET: Connection to board DTB_WWXGRB opened.
[13:57:25.990] <TB0>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    133
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXGRB
MAC address: 40D855118085
Hostname:    pixelDTB133
Comment:     
------------------------------------------------------
[13:57:25.993] <TB0>     INFO: RPC call hashes of host and DTB match: 398089610
[13:57:27.546] <TB0>     INFO: DUT info: 
[13:57:27.546] <TB0>     INFO: The DUT currently contains the following objects:
[13:57:27.546] <TB0>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:57:27.546] <TB0>     INFO: 	TBM Core alpha (0): 7 registers set
[13:57:27.546] <TB0>     INFO: 	TBM Core beta  (1): 7 registers set
[13:57:27.546] <TB0>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:57:27.546] <TB0>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:57:27.546] <TB0>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:57:27.546] <TB0>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:57:27.546] <TB0>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:57:27.546] <TB0>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:57:27.546] <TB0>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:57:27.546] <TB0>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:57:27.546] <TB0>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:57:27.546] <TB0>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:57:27.546] <TB0>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:57:27.546] <TB0>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:57:27.546] <TB0>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:57:27.546] <TB0>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:57:27.546] <TB0>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:57:27.546] <TB0>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:57:27.546] <TB0>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:57:27.546] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:57:27.546] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:57:27.546] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:57:27.546] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:57:27.546] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:57:27.546] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:57:27.546] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:57:27.546] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:57:27.546] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:57:27.546] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:57:27.546] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:57:27.546] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:57:27.546] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:57:27.546] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:57:27.546] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:57:27.546] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:57:27.546] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:57:27.546] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:57:27.546] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:57:27.547] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:57:27.548] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:57:27.548] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:57:27.548] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:57:27.548] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:57:27.548] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:57:27.548] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:57:27.548] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:57:27.548] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:57:27.548] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:57:27.548] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:57:27.548] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:57:27.548] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:57:27.548] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:57:27.548] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:57:27.548] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:57:27.548] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:57:27.548] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:57:27.548] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:57:27.548] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:57:27.548] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:57:27.548] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:57:27.548] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:57:27.548] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:57:27.548] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:57:27.548] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:57:27.548] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:57:27.548] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:57:27.548] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:57:27.548] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:57:27.548] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:57:27.548] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:57:27.548] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:57:27.548] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:57:27.550] <TB0>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30879744
[13:57:27.551] <TB0>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1ecdf90
[13:57:27.551] <TB0>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1e42770
[13:57:27.551] <TB0>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f192dd94010
[13:57:27.551] <TB0>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f1933fff510
[13:57:27.551] <TB0>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30945280 fPxarMemory = 0x7f192dd94010
[13:57:27.552] <TB0>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 378.6mA
[13:57:27.553] <TB0>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 463.9mA
[13:57:27.553] <TB0>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.0 C
[13:57:27.553] <TB0>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:57:27.953] <TB0>     INFO: enter 'restricted' command line mode
[13:57:27.953] <TB0>     INFO: enter test to run
[13:57:27.953] <TB0>     INFO:   test: FPIXTest no parameter change
[13:57:27.953] <TB0>     INFO:   running: fpixtest
[13:57:27.953] <TB0>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:57:27.956] <TB0>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:57:27.956] <TB0>     INFO: ######################################################################
[13:57:27.956] <TB0>     INFO: PixTestFPIXTest::doTest()
[13:57:27.956] <TB0>     INFO: ######################################################################
[13:57:27.960] <TB0>     INFO: ######################################################################
[13:57:27.960] <TB0>     INFO: PixTestPretest::doTest()
[13:57:27.960] <TB0>     INFO: ######################################################################
[13:57:27.962] <TB0>     INFO:    ----------------------------------------------------------------------
[13:57:27.962] <TB0>     INFO:    PixTestPretest::programROC() 
[13:57:27.962] <TB0>     INFO:    ----------------------------------------------------------------------
[13:57:45.979] <TB0>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:57:45.979] <TB0>     INFO: IA differences per ROC:  17.7 16.9 18.5 19.3 19.3 17.7 19.3 19.3 17.7 18.5 19.3 19.3 18.5 19.3 20.9 17.7
[13:57:46.049] <TB0>     INFO:    ----------------------------------------------------------------------
[13:57:46.049] <TB0>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:57:46.049] <TB0>     INFO:    ----------------------------------------------------------------------
[13:57:46.154] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 69.2812 mA
[13:57:46.256] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 22.3188 mA
[13:57:46.357] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  88 Ia 24.7188 mA
[13:57:46.458] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  85 Ia 23.9188 mA
[13:57:46.560] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 20.7188 mA
[13:57:46.661] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  98 Ia 24.7188 mA
[13:57:46.762] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  95 Ia 24.7188 mA
[13:57:46.863] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  92 Ia 24.7188 mA
[13:57:46.963] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  89 Ia 23.1188 mA
[13:57:47.064] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  94 Ia 23.9188 mA
[13:57:47.165] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 23.1188 mA
[13:57:47.266] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  83 Ia 24.7188 mA
[13:57:47.367] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  80 Ia 23.9188 mA
[13:57:47.468] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 23.9188 mA
[13:57:47.570] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 24.7188 mA
[13:57:47.670] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  75 Ia 23.1188 mA
[13:57:47.772] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  80 Ia 24.7188 mA
[13:57:47.872] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  77 Ia 23.9188 mA
[13:57:47.974] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 22.3188 mA
[13:57:48.074] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  88 Ia 23.9188 mA
[13:57:48.177] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 23.9188 mA
[13:57:48.278] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 23.9188 mA
[13:57:48.380] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 23.1188 mA
[13:57:48.480] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  83 Ia 24.7188 mA
[13:57:48.581] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  80 Ia 23.9188 mA
[13:57:48.683] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 23.1188 mA
[13:57:48.784] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  83 Ia 25.5188 mA
[13:57:48.885] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  75 Ia 22.3188 mA
[13:57:48.986] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  85 Ia 24.7188 mA
[13:57:49.086] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  82 Ia 24.7188 mA
[13:57:49.187] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  79 Ia 23.1188 mA
[13:57:49.287] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  84 Ia 24.7188 mA
[13:57:49.388] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  81 Ia 24.7188 mA
[13:57:49.489] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  78 Ia 23.9188 mA
[13:57:49.592] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 23.1188 mA
[13:57:49.693] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  83 Ia 25.5188 mA
[13:57:49.794] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  75 Ia 22.3188 mA
[13:57:49.894] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  85 Ia 25.5188 mA
[13:57:49.995] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  77 Ia 23.1188 mA
[13:57:50.096] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  82 Ia 24.7188 mA
[13:57:50.196] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  79 Ia 23.9188 mA
[13:57:50.298] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 23.9188 mA
[13:57:50.399] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 23.9188 mA
[13:57:50.501] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 23.1188 mA
[13:57:50.602] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  83 Ia 24.7188 mA
[13:57:50.702] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  80 Ia 23.9188 mA
[13:57:50.804] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 24.7188 mA
[13:57:50.904] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  75 Ia 24.7188 mA
[13:57:51.005] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  72 Ia 23.1188 mA
[13:57:51.106] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  77 Ia 24.7188 mA
[13:57:51.206] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  74 Ia 23.9188 mA
[13:57:51.308] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 22.3188 mA
[13:57:51.408] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  88 Ia 24.7188 mA
[13:57:51.509] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  85 Ia 23.9188 mA
[13:57:51.538] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  85
[13:57:51.539] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  94
[13:57:51.539] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  80
[13:57:51.539] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  78
[13:57:51.539] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  77
[13:57:51.540] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  88
[13:57:51.540] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  78
[13:57:51.540] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  78
[13:57:51.540] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  80
[13:57:51.540] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  78
[13:57:51.540] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  79
[13:57:51.540] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  78
[13:57:51.540] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  78
[13:57:51.541] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  80
[13:57:51.541] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  74
[13:57:51.541] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  85
[13:57:53.368] <TB0>     INFO: PixTestPretest::setVana() done, Module Ia 389.1 mA = 24.3188 mA/ROC
[13:57:53.368] <TB0>     INFO: i(loss) [mA/ROC]:     20.1  20.1  20.1  19.3  19.3  20.1  20.1  19.3  19.3  19.3  19.3  19.3  19.3  20.1  20.1  20.1
[13:57:53.402] <TB0>     INFO:    ----------------------------------------------------------------------
[13:57:53.402] <TB0>     INFO:    PixTestPretest::findWorkingPixel()
[13:57:53.402] <TB0>     INFO:    ----------------------------------------------------------------------
[13:57:53.538] <TB0>     INFO: Expecting 231680 events.
[13:58:01.764] <TB0>     INFO: 231680 events read in total (7509ms).
[13:58:01.919] <TB0>     INFO: Test took 8514ms.
[13:58:02.121] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 75 and Delta(CalDel) = 62
[13:58:02.125] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 101 and Delta(CalDel) = 62
[13:58:02.129] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 93 and Delta(CalDel) = 59
[13:58:02.132] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 95 and Delta(CalDel) = 60
[13:58:02.135] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 112 and Delta(CalDel) = 64
[13:58:02.139] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 100 and Delta(CalDel) = 62
[13:58:02.143] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 115 and Delta(CalDel) = 58
[13:58:02.146] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 94 and Delta(CalDel) = 60
[13:58:02.150] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 103 and Delta(CalDel) = 61
[13:58:02.153] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 94 and Delta(CalDel) = 59
[13:58:02.157] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 111 and Delta(CalDel) = 61
[13:58:02.162] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 99 and Delta(CalDel) = 60
[13:58:02.165] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 96 and Delta(CalDel) = 59
[13:58:02.169] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 94 and Delta(CalDel) = 60
[13:58:02.172] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 102 and Delta(CalDel) = 62
[13:58:02.176] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 97 and Delta(CalDel) = 65
[13:58:02.217] <TB0>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:58:02.255] <TB0>     INFO:    ----------------------------------------------------------------------
[13:58:02.255] <TB0>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:58:02.255] <TB0>     INFO:    ----------------------------------------------------------------------
[13:58:02.392] <TB0>     INFO: Expecting 231680 events.
[13:58:10.501] <TB0>     INFO: 231680 events read in total (7394ms).
[13:58:10.506] <TB0>     INFO: Test took 8246ms.
[13:58:10.528] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 30.5
[13:58:10.844] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 136 +/- 30
[13:58:10.848] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 118 +/- 28.5
[13:58:10.851] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 125 +/- 30
[13:58:10.855] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 146 +/- 32.5
[13:58:10.858] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 31
[13:58:10.862] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 126 +/- 30
[13:58:10.865] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 30
[13:58:10.869] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 30.5
[13:58:10.873] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 30.5
[13:58:10.876] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 31
[13:58:10.880] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 132 +/- 29.5
[13:58:10.883] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 115 +/- 29.5
[13:58:10.887] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 124 +/- 29.5
[13:58:10.890] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 31
[13:58:10.894] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 153 +/- 33
[13:58:10.931] <TB0>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:58:10.931] <TB0>     INFO: CalDel:      140   136   118   125   146   141   126   128   128   128   137   132   115   124   144   153
[13:58:10.932] <TB0>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:58:10.936] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters_C0.dat
[13:58:10.936] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters_C1.dat
[13:58:10.936] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters_C2.dat
[13:58:10.937] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters_C3.dat
[13:58:10.937] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters_C4.dat
[13:58:10.937] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters_C5.dat
[13:58:10.937] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters_C6.dat
[13:58:10.937] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters_C7.dat
[13:58:10.937] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters_C8.dat
[13:58:10.937] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters_C9.dat
[13:58:10.938] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters_C10.dat
[13:58:10.938] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters_C11.dat
[13:58:10.938] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters_C12.dat
[13:58:10.938] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters_C13.dat
[13:58:10.938] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters_C14.dat
[13:58:10.938] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters_C15.dat
[13:58:10.939] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:58:10.939] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:58:10.939] <TB0>     INFO: PixTestPretest::doTest() done, duration: 42 seconds
[13:58:10.939] <TB0>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:58:11.025] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:58:11.025] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:58:11.025] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:58:11.025] <TB0>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:58:11.028] <TB0>     INFO: ######################################################################
[13:58:11.028] <TB0>     INFO: PixTestTiming::doTest()
[13:58:11.028] <TB0>     INFO: ######################################################################
[13:58:11.028] <TB0>     INFO:    ----------------------------------------------------------------------
[13:58:11.028] <TB0>     INFO:    PixTestTiming::TBMPhaseScan()
[13:58:11.028] <TB0>     INFO:    ----------------------------------------------------------------------
[13:58:11.028] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:58:12.925] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:58:15.198] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:58:17.473] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:58:19.748] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:58:22.022] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:58:24.295] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:58:26.568] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:58:28.841] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:58:31.114] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:58:33.387] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:58:35.660] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:58:37.933] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:58:40.206] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:58:42.480] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:58:44.753] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:58:47.029] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:58:48.551] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:58:50.070] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:58:51.590] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:58:53.109] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:58:54.629] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:58:56.150] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:58:57.669] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:58:59.189] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:59:00.710] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:59:02.230] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:59:03.751] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:59:05.276] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:59:06.797] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:59:08.318] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:59:09.839] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:59:11.364] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:59:12.891] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:59:14.412] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:59:15.932] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:59:17.453] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:59:18.975] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:59:23.689] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:59:25.210] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:59:26.731] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:59:29.005] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:59:30.526] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:59:32.047] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:59:33.568] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:59:35.090] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:59:36.610] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:59:38.131] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:59:39.650] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:59:41.925] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:59:44.198] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:59:46.471] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:59:48.745] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:59:51.018] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:59:53.291] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:59:55.564] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:59:57.837] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:00:00.110] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:00:02.383] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:00:04.657] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:00:06.930] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:00:09.203] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:00:11.477] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:00:13.749] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:00:16.023] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:00:18.296] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:00:20.570] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:00:22.843] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:00:25.116] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:00:27.390] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:00:29.664] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:00:31.937] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:00:34.211] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:00:36.485] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:00:38.758] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:00:41.031] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:00:43.305] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:00:45.577] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:00:47.850] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:00:50.125] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:00:52.398] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:00:53.918] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:00:55.437] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:00:56.957] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:00:58.477] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:00:59.997] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:01:01.517] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:01:03.037] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:01:04.557] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:01:06.080] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:01:07.602] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:01:09.125] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:01:10.648] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:01:12.171] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:01:13.694] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:01:15.217] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:01:16.739] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:01:18.260] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:01:19.780] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:01:21.300] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:01:22.821] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:01:24.341] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:01:27.744] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:01:29.264] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:01:30.784] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:01:33.057] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:01:34.579] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:01:36.099] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:01:37.619] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:01:39.141] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:01:40.661] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:01:42.182] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:01:43.704] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:01:45.978] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:01:48.251] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:01:50.524] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:01:52.798] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:01:55.073] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:01:57.346] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:01:59.620] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:02:01.894] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:02:04.166] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:02:06.439] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:02:08.712] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:02:10.986] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:02:13.259] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:02:15.532] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:02:17.804] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:02:20.462] <TB0>     INFO: TBM Phase Settings: 236
[14:02:20.462] <TB0>     INFO: 400MHz Phase: 3
[14:02:20.462] <TB0>     INFO: 160MHz Phase: 7
[14:02:20.462] <TB0>     INFO: Functional Phase Area: 4
[14:02:20.465] <TB0>     INFO: Test took 249437 ms.
[14:02:20.465] <TB0>     INFO: PixTestTiming::TBMPhaseScan() done.
[14:02:20.466] <TB0>     INFO:    ----------------------------------------------------------------------
[14:02:20.466] <TB0>     INFO:    PixTestTiming::ROCDelayScan()
[14:02:20.466] <TB0>     INFO:    ----------------------------------------------------------------------
[14:02:20.466] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[14:02:21.984] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[14:02:23.504] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[14:02:25.025] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[14:02:26.546] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[14:02:28.066] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[14:02:29.586] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[14:02:31.108] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[14:02:34.695] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[14:02:36.779] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[14:02:38.300] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[14:02:39.819] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[14:02:41.339] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[14:02:42.858] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[14:02:44.379] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[14:02:45.898] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[14:02:49.299] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[14:02:51.195] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[14:02:53.469] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[14:02:55.743] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[14:02:58.016] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[14:03:00.289] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[14:03:02.563] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[14:03:04.835] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[14:03:06.731] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[14:03:09.193] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[14:03:11.467] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[14:03:13.740] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[14:03:16.014] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[14:03:18.287] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[14:03:20.561] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[14:03:22.837] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[14:03:25.672] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[14:03:27.755] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[14:03:30.028] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:03:32.302] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:03:34.575] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:03:36.848] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:03:39.122] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:03:41.395] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:03:44.044] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:03:46.315] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:03:48.589] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:03:50.862] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:03:53.135] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:03:55.409] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:03:57.683] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:03:59.957] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:04:03.545] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:04:05.441] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:04:07.715] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:04:09.988] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:04:12.261] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:04:14.535] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:04:16.808] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:04:19.081] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:04:22.300] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:04:24.947] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:04:26.468] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:04:27.988] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:04:29.508] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:04:31.028] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:04:32.549] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:04:34.069] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:04:37.852] <TB0>     INFO: ROC Delay Settings: 227
[14:04:37.853] <TB0>     INFO: ROC Header-Trailer/Token Delay: 11
[14:04:37.853] <TB0>     INFO: ROC Port 0 Delay: 3
[14:04:37.853] <TB0>     INFO: ROC Port 1 Delay: 4
[14:04:37.853] <TB0>     INFO: Functional ROC Area: 5
[14:04:37.856] <TB0>     INFO: Test took 137390 ms.
[14:04:37.856] <TB0>     INFO: PixTestTiming::ROCDelayScan() done.
[14:04:37.856] <TB0>     INFO:    ----------------------------------------------------------------------
[14:04:37.856] <TB0>     INFO:    PixTestTiming::TimingTest()
[14:04:37.856] <TB0>     INFO:    ----------------------------------------------------------------------
[14:04:38.995] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80b1 4068 4068 4068 4068 4068 4068 4068 4068 e062 c000 a101 80b1 4068 4068 4068 4068 4068 4068 4068 4068 e062 c000 
[14:04:38.995] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80c0 4068 4068 4068 4068 4068 4068 4068 4068 e022 c000 a102 80c0 4068 4068 4068 4068 4068 4068 4068 4068 e022 c000 
[14:04:38.995] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8000 4068 4068 4068 4068 4068 4068 4068 4068 e022 c000 a103 8000 4068 4068 4068 4068 4068 4068 4068 4068 e022 c000 
[14:04:38.995] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:04:53.254] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:53.254] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:05:07.432] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:05:07.432] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:05:21.596] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:05:21.596] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:05:35.819] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:05:35.819] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:05:50.043] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:05:50.043] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:06:04.250] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:04.250] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:06:18.479] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:18.479] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:06:32.555] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:32.555] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:06:46.791] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:46.791] <TB0>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:07:00.922] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:07:01.302] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:07:01.314] <TB0>     INFO: Decoding statistics:
[14:07:01.315] <TB0>     INFO:   General information:
[14:07:01.315] <TB0>     INFO: 	 16bit words read:         240000000
[14:07:01.315] <TB0>     INFO: 	 valid events total:       20000000
[14:07:01.315] <TB0>     INFO: 	 empty events:             20000000
[14:07:01.315] <TB0>     INFO: 	 valid events with pixels: 0
[14:07:01.315] <TB0>     INFO: 	 valid pixel hits:         0
[14:07:01.315] <TB0>     INFO:   Event errors: 	           0
[14:07:01.315] <TB0>     INFO: 	 start marker:             0
[14:07:01.315] <TB0>     INFO: 	 stop marker:              0
[14:07:01.315] <TB0>     INFO: 	 overflow:                 0
[14:07:01.315] <TB0>     INFO: 	 invalid 5bit words:       0
[14:07:01.315] <TB0>     INFO: 	 invalid XOR eye diagram:  0
[14:07:01.315] <TB0>     INFO:   TBM errors: 		           0
[14:07:01.315] <TB0>     INFO: 	 flawed TBM headers:       0
[14:07:01.315] <TB0>     INFO: 	 flawed TBM trailers:      0
[14:07:01.315] <TB0>     INFO: 	 event ID mismatches:      0
[14:07:01.315] <TB0>     INFO:   ROC errors: 		           0
[14:07:01.315] <TB0>     INFO: 	 missing ROC header(s):    0
[14:07:01.315] <TB0>     INFO: 	 misplaced readback start: 0
[14:07:01.315] <TB0>     INFO:   Pixel decoding errors:	   0
[14:07:01.315] <TB0>     INFO: 	 pixel data incomplete:    0
[14:07:01.315] <TB0>     INFO: 	 pixel address:            0
[14:07:01.315] <TB0>     INFO: 	 pulse height fill bit:    0
[14:07:01.315] <TB0>     INFO: 	 buffer corruption:        0
[14:07:01.315] <TB0>     INFO:    ----------------------------------------------------------------------
[14:07:01.315] <TB0>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:07:01.315] <TB0>     INFO:    ----------------------------------------------------------------------
[14:07:01.315] <TB0>     INFO:    ----------------------------------------------------------------------
[14:07:01.315] <TB0>     INFO:    Read back bit status: 1
[14:07:01.315] <TB0>     INFO:    ----------------------------------------------------------------------
[14:07:01.315] <TB0>     INFO:    ----------------------------------------------------------------------
[14:07:01.315] <TB0>     INFO:    Timings are good!
[14:07:01.315] <TB0>     INFO:    ----------------------------------------------------------------------
[14:07:01.315] <TB0>     INFO: Test took 143459 ms.
[14:07:01.315] <TB0>     INFO: PixTestTiming::TimingTest() done.
[14:07:01.315] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:07:01.315] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:07:01.315] <TB0>     INFO: PixTestTiming::doTest took 530290 ms.
[14:07:01.315] <TB0>     INFO: PixTestTiming::doTest() done
[14:07:01.316] <TB0>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:07:01.316] <TB0>     INFO: Write out TBMPhaseScan_0_V0
[14:07:01.316] <TB0>     INFO: Write out TBMPhaseScan_1_V0
[14:07:01.316] <TB0>     INFO: Write out CombinedTBMPhaseScan_V0
[14:07:01.316] <TB0>     INFO: Write out ROCDelayScan3_V0
[14:07:01.316] <TB0>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[14:07:01.317] <TB0>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:07:01.669] <TB0>     INFO: ######################################################################
[14:07:01.669] <TB0>     INFO: PixTestAlive::doTest()
[14:07:01.669] <TB0>     INFO: ######################################################################
[14:07:01.672] <TB0>     INFO:    ----------------------------------------------------------------------
[14:07:01.672] <TB0>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:07:01.672] <TB0>     INFO:    ----------------------------------------------------------------------
[14:07:01.673] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:07:02.018] <TB0>     INFO: Expecting 41600 events.
[14:07:06.091] <TB0>     INFO: 41600 events read in total (3358ms).
[14:07:06.092] <TB0>     INFO: Test took 4419ms.
[14:07:06.100] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:07:06.100] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:07:06.100] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:07:06.479] <TB0>     INFO: PixTestAlive::aliveTest() done
[14:07:06.479] <TB0>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:07:06.479] <TB0>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:07:06.483] <TB0>     INFO:    ----------------------------------------------------------------------
[14:07:06.483] <TB0>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:07:06.483] <TB0>     INFO:    ----------------------------------------------------------------------
[14:07:06.484] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:07:06.828] <TB0>     INFO: Expecting 41600 events.
[14:07:09.805] <TB0>     INFO: 41600 events read in total (2262ms).
[14:07:09.805] <TB0>     INFO: Test took 3321ms.
[14:07:09.805] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:07:09.805] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:07:09.805] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:07:09.806] <TB0>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:07:10.212] <TB0>     INFO: PixTestAlive::maskTest() done
[14:07:10.213] <TB0>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:07:10.216] <TB0>     INFO:    ----------------------------------------------------------------------
[14:07:10.216] <TB0>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:07:10.216] <TB0>     INFO:    ----------------------------------------------------------------------
[14:07:10.217] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:07:10.563] <TB0>     INFO: Expecting 41600 events.
[14:07:14.638] <TB0>     INFO: 41600 events read in total (3360ms).
[14:07:14.639] <TB0>     INFO: Test took 4422ms.
[14:07:14.647] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:07:14.647] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:07:14.647] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:07:15.026] <TB0>     INFO: PixTestAlive::addressDecodingTest() done
[14:07:15.026] <TB0>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:07:15.027] <TB0>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:07:15.027] <TB0>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[14:07:15.035] <TB0>     INFO: ######################################################################
[14:07:15.035] <TB0>     INFO: PixTestTrim::doTest()
[14:07:15.035] <TB0>     INFO: ######################################################################
[14:07:15.038] <TB0>     INFO:    ----------------------------------------------------------------------
[14:07:15.038] <TB0>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:07:15.038] <TB0>     INFO:    ----------------------------------------------------------------------
[14:07:15.114] <TB0>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:07:15.114] <TB0>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:07:15.137] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:07:15.137] <TB0>     INFO:     run 1 of 1
[14:07:15.137] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:07:15.481] <TB0>     INFO: Expecting 5025280 events.
[14:08:00.469] <TB0>     INFO: 1393200 events read in total (44273ms).
[14:08:45.171] <TB0>     INFO: 2770408 events read in total (88975ms).
[14:09:29.551] <TB0>     INFO: 4157592 events read in total (133356ms).
[14:09:57.413] <TB0>     INFO: 5025280 events read in total (161217ms).
[14:09:57.455] <TB0>     INFO: Test took 162318ms.
[14:09:57.516] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:09:57.627] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:09:58.946] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:10:00.316] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:10:01.695] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:10:03.051] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:10:04.461] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:10:05.834] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:10:07.227] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:10:08.621] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:10:09.963] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:10:11.321] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:10:12.688] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:10:14.064] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:10:15.458] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:10:16.858] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:10:18.265] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:10:19.637] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 210993152
[14:10:19.640] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.4866 minThrLimit = 83.4823 minThrNLimit = 107.251 -> result = 83.4866 -> 83
[14:10:19.641] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.7331 minThrLimit = 95.7273 minThrNLimit = 120.933 -> result = 95.7331 -> 95
[14:10:19.641] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.384 minThrLimit = 96.3792 minThrNLimit = 123.643 -> result = 96.384 -> 96
[14:10:19.642] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.088 minThrLimit = 100.062 minThrNLimit = 121.727 -> result = 100.088 -> 100
[14:10:19.643] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.6507 minThrLimit = 98.6493 minThrNLimit = 126.982 -> result = 98.6507 -> 98
[14:10:19.643] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.3037 minThrLimit = 96.2657 minThrNLimit = 120.457 -> result = 96.3037 -> 96
[14:10:19.643] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.9255 minThrLimit = 98.9246 minThrNLimit = 124.321 -> result = 98.9255 -> 98
[14:10:19.644] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 106.916 minThrLimit = 106.897 minThrNLimit = 131.91 -> result = 106.916 -> 106
[14:10:19.644] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.8823 minThrLimit = 89.8469 minThrNLimit = 113.3 -> result = 89.8823 -> 89
[14:10:19.645] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.7724 minThrLimit = 89.7699 minThrNLimit = 115.287 -> result = 89.7724 -> 89
[14:10:19.645] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.6015 minThrLimit = 92.5756 minThrNLimit = 118.141 -> result = 92.6015 -> 92
[14:10:19.646] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.5709 minThrLimit = 98.541 minThrNLimit = 122.601 -> result = 98.5709 -> 98
[14:10:19.647] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.71 minThrLimit = 103.629 minThrNLimit = 127.475 -> result = 103.71 -> 103
[14:10:19.647] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.7476 minThrLimit = 95.7417 minThrNLimit = 122.8 -> result = 95.7476 -> 95
[14:10:19.648] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.288 minThrLimit = 100.271 minThrNLimit = 125.868 -> result = 100.288 -> 100
[14:10:19.649] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.345 minThrLimit = 100.327 minThrNLimit = 121.008 -> result = 100.345 -> 100
[14:10:19.649] <TB0>     INFO: ROC 0 VthrComp = 83
[14:10:19.649] <TB0>     INFO: ROC 1 VthrComp = 95
[14:10:19.651] <TB0>     INFO: ROC 2 VthrComp = 96
[14:10:19.653] <TB0>     INFO: ROC 3 VthrComp = 100
[14:10:19.653] <TB0>     INFO: ROC 4 VthrComp = 98
[14:10:19.653] <TB0>     INFO: ROC 5 VthrComp = 96
[14:10:19.654] <TB0>     INFO: ROC 6 VthrComp = 98
[14:10:19.654] <TB0>     INFO: ROC 7 VthrComp = 106
[14:10:19.655] <TB0>     INFO: ROC 8 VthrComp = 89
[14:10:19.655] <TB0>     INFO: ROC 9 VthrComp = 89
[14:10:19.656] <TB0>     INFO: ROC 10 VthrComp = 92
[14:10:19.656] <TB0>     INFO: ROC 11 VthrComp = 98
[14:10:19.656] <TB0>     INFO: ROC 12 VthrComp = 103
[14:10:19.657] <TB0>     INFO: ROC 13 VthrComp = 95
[14:10:19.657] <TB0>     INFO: ROC 14 VthrComp = 100
[14:10:19.657] <TB0>     INFO: ROC 15 VthrComp = 100
[14:10:19.658] <TB0>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:10:19.658] <TB0>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:10:19.677] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:10:19.678] <TB0>     INFO:     run 1 of 1
[14:10:19.679] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:10:20.032] <TB0>     INFO: Expecting 5025280 events.
[14:10:55.979] <TB0>     INFO: 883952 events read in total (35233ms).
[14:11:31.360] <TB0>     INFO: 1766808 events read in total (70614ms).
[14:12:05.957] <TB0>     INFO: 2649088 events read in total (105211ms).
[14:12:40.899] <TB0>     INFO: 3522472 events read in total (140153ms).
[14:13:15.854] <TB0>     INFO: 4391744 events read in total (175109ms).
[14:13:41.488] <TB0>     INFO: 5025280 events read in total (200742ms).
[14:13:41.553] <TB0>     INFO: Test took 201874ms.
[14:13:41.720] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:13:42.051] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:13:43.611] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:13:45.168] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:13:46.741] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:13:48.307] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:13:49.858] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:13:51.428] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:13:52.985] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:13:54.575] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:13:56.129] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:13:57.717] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:13:59.305] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:14:00.900] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:14:02.492] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:14:04.064] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:14:05.651] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:14:07.250] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 367865856
[14:14:07.253] <TB0>     INFO:    roc 0 with ID = 0  has maximal Vcal 56.8307 for pixel 22/11 mean/min/max = 44.6817/32.4939/56.8696
[14:14:07.254] <TB0>     INFO:    roc 1 with ID = 1  has maximal Vcal 55.1859 for pixel 17/62 mean/min/max = 44.3318/32.773/55.8905
[14:14:07.254] <TB0>     INFO:    roc 2 with ID = 2  has maximal Vcal 55.0448 for pixel 19/78 mean/min/max = 43.6033/32.1491/55.0575
[14:14:07.254] <TB0>     INFO:    roc 3 with ID = 3  has maximal Vcal 55.7431 for pixel 15/8 mean/min/max = 43.7312/31.405/56.0575
[14:14:07.255] <TB0>     INFO:    roc 4 with ID = 4  has maximal Vcal 53.8293 for pixel 20/4 mean/min/max = 43.3913/32.1758/54.6068
[14:14:07.255] <TB0>     INFO:    roc 5 with ID = 5  has maximal Vcal 58.7636 for pixel 17/14 mean/min/max = 45.3977/31.9584/58.837
[14:14:07.255] <TB0>     INFO:    roc 6 with ID = 6  has maximal Vcal 56.754 for pixel 11/4 mean/min/max = 44.6977/32.1305/57.2649
[14:14:07.256] <TB0>     INFO:    roc 7 with ID = 7  has maximal Vcal 59.1776 for pixel 11/79 mean/min/max = 47.1624/35.0596/59.2653
[14:14:07.256] <TB0>     INFO:    roc 8 with ID = 8  has maximal Vcal 56.6389 for pixel 0/0 mean/min/max = 45.6709/34.6954/56.6465
[14:14:07.256] <TB0>     INFO:    roc 9 with ID = 9  has maximal Vcal 56.8417 for pixel 19/15 mean/min/max = 45.5093/34.1519/56.8668
[14:14:07.257] <TB0>     INFO:    roc 10 with ID = 10  has maximal Vcal 57.7155 for pixel 21/6 mean/min/max = 45.7441/33.7101/57.7782
[14:14:07.257] <TB0>     INFO:    roc 11 with ID = 11  has maximal Vcal 58.9362 for pixel 36/1 mean/min/max = 45.5933/32.2063/58.9804
[14:14:07.258] <TB0>     INFO:    roc 12 with ID = 12  has maximal Vcal 60.6361 for pixel 0/19 mean/min/max = 46.5952/32.4683/60.7222
[14:14:07.258] <TB0>     INFO:    roc 13 with ID = 13  has maximal Vcal 56.3196 for pixel 1/2 mean/min/max = 44.9797/33.5508/56.4087
[14:14:07.258] <TB0>     INFO:    roc 14 with ID = 14  has maximal Vcal 55.4629 for pixel 40/1 mean/min/max = 43.6888/31.9001/55.4775
[14:14:07.258] <TB0>     INFO:    roc 15 with ID = 15  has maximal Vcal 59.172 for pixel 27/12 mean/min/max = 45.5946/32.0008/59.1883
[14:14:07.259] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:14:07.390] <TB0>     INFO: Expecting 411648 events.
[14:14:15.034] <TB0>     INFO: 411648 events read in total (6929ms).
[14:14:15.041] <TB0>     INFO: Expecting 411648 events.
[14:14:22.736] <TB0>     INFO: 411648 events read in total (7032ms).
[14:14:22.745] <TB0>     INFO: Expecting 411648 events.
[14:14:30.365] <TB0>     INFO: 411648 events read in total (6958ms).
[14:14:30.377] <TB0>     INFO: Expecting 411648 events.
[14:14:37.964] <TB0>     INFO: 411648 events read in total (6927ms).
[14:14:37.977] <TB0>     INFO: Expecting 411648 events.
[14:14:45.592] <TB0>     INFO: 411648 events read in total (6951ms).
[14:14:45.611] <TB0>     INFO: Expecting 411648 events.
[14:14:53.273] <TB0>     INFO: 411648 events read in total (7010ms).
[14:14:53.292] <TB0>     INFO: Expecting 411648 events.
[14:15:00.894] <TB0>     INFO: 411648 events read in total (6947ms).
[14:15:00.914] <TB0>     INFO: Expecting 411648 events.
[14:15:08.480] <TB0>     INFO: 411648 events read in total (6911ms).
[14:15:08.503] <TB0>     INFO: Expecting 411648 events.
[14:15:16.031] <TB0>     INFO: 411648 events read in total (6877ms).
[14:15:16.057] <TB0>     INFO: Expecting 411648 events.
[14:15:23.537] <TB0>     INFO: 411648 events read in total (6827ms).
[14:15:23.567] <TB0>     INFO: Expecting 411648 events.
[14:15:31.010] <TB0>     INFO: 411648 events read in total (6800ms).
[14:15:31.041] <TB0>     INFO: Expecting 411648 events.
[14:15:38.500] <TB0>     INFO: 411648 events read in total (6815ms).
[14:15:38.534] <TB0>     INFO: Expecting 411648 events.
[14:15:46.164] <TB0>     INFO: 411648 events read in total (6990ms).
[14:15:46.200] <TB0>     INFO: Expecting 411648 events.
[14:15:53.959] <TB0>     INFO: 411648 events read in total (7117ms).
[14:15:53.000] <TB0>     INFO: Expecting 411648 events.
[14:16:01.667] <TB0>     INFO: 411648 events read in total (7044ms).
[14:16:01.708] <TB0>     INFO: Expecting 411648 events.
[14:16:09.386] <TB0>     INFO: 411648 events read in total (7047ms).
[14:16:09.431] <TB0>     INFO: Test took 122172ms.
[14:16:09.946] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3599 < 35 for itrim = 113; old thr = 34.402 ... break
[14:16:09.988] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.219 < 35 for itrim = 103; old thr = 34.7795 ... break
[14:16:10.032] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.304 < 35 for itrim = 95; old thr = 34.3721 ... break
[14:16:10.066] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2751 < 35 for itrim+1 = 92; old thr = 34.764 ... break
[14:16:10.115] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.3076 < 35 for itrim+1 = 98; old thr = 34.7493 ... break
[14:16:10.149] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3023 < 35 for itrim = 92; old thr = 34.6087 ... break
[14:16:10.183] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.749 < 35 for itrim+1 = 97; old thr = 34.806 ... break
[14:16:10.220] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1682 < 35 for itrim = 113; old thr = 33.919 ... break
[14:16:10.254] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3025 < 35 for itrim = 100; old thr = 34.626 ... break
[14:16:10.294] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5456 < 35 for itrim = 108; old thr = 33.776 ... break
[14:16:10.336] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3801 < 35 for itrim+1 = 101; old thr = 34.992 ... break
[14:16:10.377] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0382 < 35 for itrim = 115; old thr = 34.7321 ... break
[14:16:10.401] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4503 < 35 for itrim = 98; old thr = 34.1032 ... break
[14:16:10.451] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.231 < 35 for itrim+1 = 114; old thr = 34.573 ... break
[14:16:10.497] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.2654 < 35 for itrim+1 = 96; old thr = 34.1639 ... break
[14:16:10.534] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1233 < 35 for itrim = 114; old thr = 34.1097 ... break
[14:16:10.611] <TB0>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:16:10.622] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:16:10.622] <TB0>     INFO:     run 1 of 1
[14:16:10.622] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:16:10.972] <TB0>     INFO: Expecting 5025280 events.
[14:16:46.683] <TB0>     INFO: 869952 events read in total (34996ms).
[14:17:21.649] <TB0>     INFO: 1738768 events read in total (69962ms).
[14:17:56.679] <TB0>     INFO: 2607272 events read in total (104992ms).
[14:18:31.451] <TB0>     INFO: 3465992 events read in total (139764ms).
[14:19:06.151] <TB0>     INFO: 4320232 events read in total (174464ms).
[14:19:34.898] <TB0>     INFO: 5025280 events read in total (203211ms).
[14:19:34.982] <TB0>     INFO: Test took 204361ms.
[14:19:35.176] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:19:35.545] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:19:37.066] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:19:38.591] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:19:40.138] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:19:41.680] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:19:43.196] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:19:44.742] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:19:46.273] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:19:47.838] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:19:49.360] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:19:50.899] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:19:52.437] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:19:54.021] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:19:55.578] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:19:57.088] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:19:58.646] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:20:00.202] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 313020416
[14:20:00.204] <TB0>     INFO: ---> TrimStepCorr4 extremal thresholds: 11.856189 .. 48.682311
[14:20:00.278] <TB0>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 1 .. 58 (-1/-1) hits flags = 528 (plus default)
[14:20:00.289] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:20:00.289] <TB0>     INFO:     run 1 of 1
[14:20:00.289] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:20:00.634] <TB0>     INFO: Expecting 1930240 events.
[14:20:42.038] <TB0>     INFO: 1175024 events read in total (40684ms).
[14:21:08.555] <TB0>     INFO: 1930240 events read in total (67201ms).
[14:21:08.571] <TB0>     INFO: Test took 68282ms.
[14:21:08.608] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:08.690] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:21:09.681] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:21:10.677] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:21:11.663] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:21:12.653] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:21:13.653] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:21:14.635] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:21:15.620] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:21:16.594] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:21:17.576] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:21:18.556] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:21:19.535] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:21:20.516] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:21:21.497] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:21:22.481] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:21:23.462] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:21:24.448] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 238309376
[14:21:24.528] <TB0>     INFO: ---> TrimStepCorr2 extremal thresholds: 16.326628 .. 44.408327
[14:21:24.602] <TB0>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 6 .. 54 (-1/-1) hits flags = 528 (plus default)
[14:21:24.612] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:21:24.612] <TB0>     INFO:     run 1 of 1
[14:21:24.612] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:21:24.954] <TB0>     INFO: Expecting 1630720 events.
[14:22:09.161] <TB0>     INFO: 1171080 events read in total (43492ms).
[14:22:25.390] <TB0>     INFO: 1630720 events read in total (59721ms).
[14:22:25.402] <TB0>     INFO: Test took 60789ms.
[14:22:25.435] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:22:25.502] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:22:26.487] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:22:27.472] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:22:28.458] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:22:29.442] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:22:30.432] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:22:31.416] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:22:32.410] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:22:33.402] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:22:34.403] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:22:35.397] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:22:36.396] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:22:37.394] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:22:38.393] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:22:39.397] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:22:40.401] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:22:41.363] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 293064704
[14:22:41.448] <TB0>     INFO: ---> TrimStepCorr1a extremal thresholds: 19.831626 .. 40.525446
[14:22:41.522] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 9 .. 50 (-1/-1) hits flags = 528 (plus default)
[14:22:41.532] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:22:41.532] <TB0>     INFO:     run 1 of 1
[14:22:41.532] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:22:41.877] <TB0>     INFO: Expecting 1397760 events.
[14:23:24.368] <TB0>     INFO: 1202136 events read in total (41775ms).
[14:23:31.430] <TB0>     INFO: 1397760 events read in total (48837ms).
[14:23:31.441] <TB0>     INFO: Test took 49909ms.
[14:23:31.471] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:23:31.532] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:23:32.484] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:23:33.406] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:23:34.322] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:23:35.240] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:23:36.161] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:23:37.080] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:23:37.998] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:23:38.914] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:23:39.834] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:23:40.749] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:23:41.665] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:23:42.579] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:23:43.492] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:23:44.409] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:23:45.326] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:23:46.245] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 238309376
[14:23:46.328] <TB0>     INFO: ---> TrimStepCorr1b extremal thresholds: 22.176653 .. 40.525446
[14:23:46.404] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 12 .. 50 (-1/-1) hits flags = 528 (plus default)
[14:23:46.415] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:23:46.415] <TB0>     INFO:     run 1 of 1
[14:23:46.415] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:23:46.762] <TB0>     INFO: Expecting 1297920 events.
[14:24:28.039] <TB0>     INFO: 1175824 events read in total (40562ms).
[14:24:32.664] <TB0>     INFO: 1297920 events read in total (45187ms).
[14:24:32.677] <TB0>     INFO: Test took 46262ms.
[14:24:32.706] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:24:32.766] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:24:33.724] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:24:34.677] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:24:35.638] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:24:36.599] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:24:37.558] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:24:38.514] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:24:39.472] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:24:40.419] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:24:41.376] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:24:42.330] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:24:43.287] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:24:44.240] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:24:45.195] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:24:46.154] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:24:47.107] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:24:48.064] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 298033152
[14:24:48.147] <TB0>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:24:48.147] <TB0>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:24:48.157] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:24:48.157] <TB0>     INFO:     run 1 of 1
[14:24:48.157] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:24:48.500] <TB0>     INFO: Expecting 1364480 events.
[14:25:27.664] <TB0>     INFO: 1074744 events read in total (38449ms).
[14:25:38.583] <TB0>     INFO: 1364480 events read in total (49368ms).
[14:25:38.596] <TB0>     INFO: Test took 50439ms.
[14:25:38.629] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:25:38.701] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:25:39.669] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:25:40.635] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:25:41.596] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:25:42.562] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:25:43.531] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:25:44.496] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:25:45.462] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:25:46.421] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:25:47.390] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:25:48.353] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:25:49.318] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:25:50.279] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:25:51.241] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:25:52.206] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:25:53.178] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:25:54.149] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 357085184
[14:25:54.190] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters35_C0.dat
[14:25:54.190] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters35_C1.dat
[14:25:54.190] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters35_C2.dat
[14:25:54.190] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters35_C3.dat
[14:25:54.190] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters35_C4.dat
[14:25:54.190] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters35_C5.dat
[14:25:54.190] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters35_C6.dat
[14:25:54.190] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters35_C7.dat
[14:25:54.191] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters35_C8.dat
[14:25:54.191] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters35_C9.dat
[14:25:54.191] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters35_C10.dat
[14:25:54.191] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters35_C11.dat
[14:25:54.191] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters35_C12.dat
[14:25:54.191] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters35_C13.dat
[14:25:54.191] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters35_C14.dat
[14:25:54.191] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters35_C15.dat
[14:25:54.192] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//trimParameters35_C0.dat
[14:25:54.199] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//trimParameters35_C1.dat
[14:25:54.206] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//trimParameters35_C2.dat
[14:25:54.213] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//trimParameters35_C3.dat
[14:25:54.220] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//trimParameters35_C4.dat
[14:25:54.226] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//trimParameters35_C5.dat
[14:25:54.233] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//trimParameters35_C6.dat
[14:25:54.240] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//trimParameters35_C7.dat
[14:25:54.247] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//trimParameters35_C8.dat
[14:25:54.254] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//trimParameters35_C9.dat
[14:25:54.261] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//trimParameters35_C10.dat
[14:25:54.268] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//trimParameters35_C11.dat
[14:25:54.275] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//trimParameters35_C12.dat
[14:25:54.286] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//trimParameters35_C13.dat
[14:25:54.292] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//trimParameters35_C14.dat
[14:25:54.299] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//trimParameters35_C15.dat
[14:25:54.306] <TB0>     INFO: PixTestTrim::trimTest() done
[14:25:54.306] <TB0>     INFO: vtrim:     113 103  95  92  98  92  97 113 100 108 101 115  98 114  96 114 
[14:25:54.306] <TB0>     INFO: vthrcomp:   83  95  96 100  98  96  98 106  89  89  92  98 103  95 100 100 
[14:25:54.306] <TB0>     INFO: vcal mean:  34.95  34.93  34.98  34.95  35.02  34.95  34.97  34.94  34.96  34.95  34.97  34.92  34.96  34.93  34.96  34.99 
[14:25:54.306] <TB0>     INFO: vcal RMS:    0.83   0.78   0.79   0.85   0.79   0.85   0.80   0.84   0.75   0.79   0.81   0.89   0.83   0.81   0.80   0.84 
[14:25:54.306] <TB0>     INFO: bits mean:   9.95   9.74   9.99  10.21  10.01   9.56   9.62   8.60   9.03   9.17   9.21   9.60   8.92   9.57  10.13   9.65 
[14:25:54.306] <TB0>     INFO: bits RMS:    2.54   2.60   2.60   2.56   2.58   2.75   2.71   2.53   2.54   2.64   2.65   2.67   2.85   2.54   2.58   2.66 
[14:25:54.316] <TB0>     INFO:    ----------------------------------------------------------------------
[14:25:54.316] <TB0>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:25:54.316] <TB0>     INFO:    ----------------------------------------------------------------------
[14:25:54.319] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:25:54.319] <TB0>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:25:54.329] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:25:54.329] <TB0>     INFO:     run 1 of 1
[14:25:54.330] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:25:54.678] <TB0>     INFO: Expecting 4160000 events.
[14:26:41.897] <TB0>     INFO: 1152770 events read in total (46504ms).
[14:27:27.965] <TB0>     INFO: 2293930 events read in total (92572ms).
[14:28:13.883] <TB0>     INFO: 3422885 events read in total (138491ms).
[14:28:43.042] <TB0>     INFO: 4160000 events read in total (167649ms).
[14:28:43.105] <TB0>     INFO: Test took 168775ms.
[14:28:43.235] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:28:43.479] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:28:45.348] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:28:47.172] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:28:49.015] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:28:50.896] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:28:52.733] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:28:54.619] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:28:56.481] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:28:58.341] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:29:00.165] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:29:01.002] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:29:03.835] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:29:05.716] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:29:07.569] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:29:09.397] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:29:11.271] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:29:13.151] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 381603840
[14:29:13.152] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:29:13.228] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:29:13.229] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 168 (-1/-1) hits flags = 528 (plus default)
[14:29:13.239] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:29:13.239] <TB0>     INFO:     run 1 of 1
[14:29:13.239] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:29:13.582] <TB0>     INFO: Expecting 3515200 events.
[14:30:02.445] <TB0>     INFO: 1210130 events read in total (48148ms).
[14:30:50.304] <TB0>     INFO: 2402065 events read in total (96007ms).
[14:31:34.872] <TB0>     INFO: 3515200 events read in total (140576ms).
[14:31:34.917] <TB0>     INFO: Test took 141678ms.
[14:31:35.010] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:31:35.193] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:31:36.002] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:31:38.753] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:31:40.525] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:31:42.246] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:31:44.007] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:31:45.756] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:31:47.488] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:31:49.202] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:31:50.975] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:31:52.763] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:31:54.541] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:31:56.275] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:31:57.977] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:31:59.736] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:32:01.492] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:32:03.246] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 381923328
[14:32:03.247] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:32:03.322] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:32:03.322] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 155 (-1/-1) hits flags = 528 (plus default)
[14:32:03.333] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:32:03.333] <TB0>     INFO:     run 1 of 1
[14:32:03.333] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:32:03.676] <TB0>     INFO: Expecting 3244800 events.
[14:32:53.939] <TB0>     INFO: 1272370 events read in total (49547ms).
[14:33:42.411] <TB0>     INFO: 2519140 events read in total (98019ms).
[14:34:10.396] <TB0>     INFO: 3244800 events read in total (126004ms).
[14:34:10.434] <TB0>     INFO: Test took 127102ms.
[14:34:10.510] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:34:10.653] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:34:12.313] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:34:13.933] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:34:15.565] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:34:17.148] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:34:18.758] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:34:20.352] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:34:21.944] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:34:23.492] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:34:25.124] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:34:26.761] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:34:28.401] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:34:30.008] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:34:31.615] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:34:33.277] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:34:34.929] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:34:36.560] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 382177280
[14:34:36.561] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:34:36.634] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:34:36.634] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 155 (-1/-1) hits flags = 528 (plus default)
[14:34:36.644] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:34:36.644] <TB0>     INFO:     run 1 of 1
[14:34:36.644] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:34:36.986] <TB0>     INFO: Expecting 3244800 events.
[14:35:26.830] <TB0>     INFO: 1271825 events read in total (49129ms).
[14:36:16.115] <TB0>     INFO: 2517570 events read in total (98415ms).
[14:36:44.139] <TB0>     INFO: 3244800 events read in total (126438ms).
[14:36:44.178] <TB0>     INFO: Test took 127535ms.
[14:36:44.252] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:36:44.393] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:36:46.039] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:36:47.648] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:36:49.273] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:36:50.854] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:36:52.465] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:36:54.057] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:36:55.644] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:36:57.193] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:36:58.819] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:37:00.457] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:37:02.086] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:37:03.669] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:37:05.228] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:37:06.852] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:37:08.463] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:37:10.045] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 382177280
[14:37:10.047] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:37:10.122] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:37:10.122] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 155 (-1/-1) hits flags = 528 (plus default)
[14:37:10.132] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:37:10.132] <TB0>     INFO:     run 1 of 1
[14:37:10.132] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:37:10.476] <TB0>     INFO: Expecting 3244800 events.
[14:37:59.795] <TB0>     INFO: 1271045 events read in total (48603ms).
[14:38:50.493] <TB0>     INFO: 2515930 events read in total (99301ms).
[14:39:19.068] <TB0>     INFO: 3244800 events read in total (127876ms).
[14:39:19.103] <TB0>     INFO: Test took 128971ms.
[14:39:19.177] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:39:19.325] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:39:21.040] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:39:22.705] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:39:24.399] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:39:26.026] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:39:27.633] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:39:29.234] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:39:30.820] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:39:32.377] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:39:34.014] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:39:35.667] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:39:37.319] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:39:38.897] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:39:40.496] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:39:42.193] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:39:43.864] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:39:45.515] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 382185472
[14:39:45.516] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.13031, thr difference RMS: 1.26007
[14:39:45.517] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.10137, thr difference RMS: 1.62486
[14:39:45.517] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.52501, thr difference RMS: 1.59316
[14:39:45.517] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.73861, thr difference RMS: 1.61388
[14:39:45.517] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 7.78744, thr difference RMS: 1.62384
[14:39:45.517] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.8748, thr difference RMS: 1.68822
[14:39:45.518] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.60058, thr difference RMS: 1.55741
[14:39:45.518] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 10.0463, thr difference RMS: 1.19873
[14:39:45.518] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.91188, thr difference RMS: 1.41786
[14:39:45.518] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.68853, thr difference RMS: 1.59774
[14:39:45.519] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.89154, thr difference RMS: 1.56335
[14:39:45.519] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.34127, thr difference RMS: 1.73246
[14:39:45.519] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 10.8938, thr difference RMS: 1.24003
[14:39:45.519] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.04318, thr difference RMS: 1.68385
[14:39:45.519] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.41, thr difference RMS: 1.59129
[14:39:45.520] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 10.301, thr difference RMS: 1.4365
[14:39:45.520] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.08203, thr difference RMS: 1.23565
[14:39:45.520] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.01739, thr difference RMS: 1.61814
[14:39:45.520] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.50964, thr difference RMS: 1.6013
[14:39:45.520] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.69726, thr difference RMS: 1.60998
[14:39:45.521] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 7.86092, thr difference RMS: 1.61715
[14:39:45.521] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.95991, thr difference RMS: 1.70134
[14:39:45.521] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.6155, thr difference RMS: 1.56408
[14:39:45.521] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 10.0892, thr difference RMS: 1.19126
[14:39:45.522] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.8205, thr difference RMS: 1.40057
[14:39:45.522] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.62892, thr difference RMS: 1.5796
[14:39:45.522] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.97278, thr difference RMS: 1.57528
[14:39:45.522] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.26385, thr difference RMS: 1.72521
[14:39:45.522] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 10.8504, thr difference RMS: 1.24559
[14:39:45.523] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 7.81116, thr difference RMS: 1.68464
[14:39:45.523] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.39934, thr difference RMS: 1.594
[14:39:45.523] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 10.147, thr difference RMS: 1.4302
[14:39:45.523] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.09667, thr difference RMS: 1.24172
[14:39:45.523] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.04278, thr difference RMS: 1.59628
[14:39:45.524] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.64776, thr difference RMS: 1.6093
[14:39:45.524] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.80351, thr difference RMS: 1.60485
[14:39:45.524] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 7.9995, thr difference RMS: 1.63624
[14:39:45.524] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 10.1442, thr difference RMS: 1.67457
[14:39:45.524] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.75215, thr difference RMS: 1.55248
[14:39:45.525] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 10.2074, thr difference RMS: 1.17802
[14:39:45.525] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.7911, thr difference RMS: 1.39471
[14:39:45.525] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.70775, thr difference RMS: 1.60555
[14:39:45.525] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.16423, thr difference RMS: 1.54959
[14:39:45.525] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.2722, thr difference RMS: 1.73214
[14:39:45.526] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 11.1455, thr difference RMS: 1.22808
[14:39:45.526] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 7.7818, thr difference RMS: 1.66796
[14:39:45.526] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.49819, thr difference RMS: 1.5867
[14:39:45.526] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 10.1165, thr difference RMS: 1.42026
[14:39:45.527] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.09867, thr difference RMS: 1.25148
[14:39:45.527] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.06747, thr difference RMS: 1.62278
[14:39:45.527] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.76877, thr difference RMS: 1.5879
[14:39:45.527] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.86821, thr difference RMS: 1.60429
[14:39:45.527] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.10336, thr difference RMS: 1.60957
[14:39:45.528] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 10.4058, thr difference RMS: 1.65867
[14:39:45.528] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.85287, thr difference RMS: 1.55717
[14:39:45.528] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 10.2952, thr difference RMS: 1.18201
[14:39:45.528] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.77065, thr difference RMS: 1.38
[14:39:45.528] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.75048, thr difference RMS: 1.57797
[14:39:45.529] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.42072, thr difference RMS: 1.55356
[14:39:45.529] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.25015, thr difference RMS: 1.7374
[14:39:45.529] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 11.2686, thr difference RMS: 1.22152
[14:39:45.529] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 7.83825, thr difference RMS: 1.6704
[14:39:45.530] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.64602, thr difference RMS: 1.58275
[14:39:45.530] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 10.0524, thr difference RMS: 1.41059
[14:39:45.637] <TB0>     INFO: PixTestTrim::trimBitTest() done 
[14:39:45.640] <TB0>     INFO: PixTestTrim::doTest() done, duration: 1950 seconds
[14:39:45.640] <TB0>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:39:46.346] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:39:46.346] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:39:46.349] <TB0>     INFO: ######################################################################
[14:39:46.349] <TB0>     INFO: PixTestScurves::doTest() ntrig = 200
[14:39:46.349] <TB0>     INFO: ######################################################################
[14:39:46.349] <TB0>     INFO:    ----------------------------------------------------------------------
[14:39:46.349] <TB0>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:39:46.349] <TB0>     INFO:    ----------------------------------------------------------------------
[14:39:46.349] <TB0>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:39:46.359] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:39:46.359] <TB0>     INFO:     run 1 of 1
[14:39:46.359] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:39:46.702] <TB0>     INFO: Expecting 59072000 events.
[14:40:16.034] <TB0>     INFO: 1072400 events read in total (28617ms).
[14:40:43.185] <TB0>     INFO: 2140800 events read in total (55768ms).
[14:41:11.464] <TB0>     INFO: 3209000 events read in total (84047ms).
[14:41:39.660] <TB0>     INFO: 4281600 events read in total (112243ms).
[14:42:07.666] <TB0>     INFO: 5349800 events read in total (140249ms).
[14:42:35.469] <TB0>     INFO: 6418200 events read in total (168052ms).
[14:43:03.886] <TB0>     INFO: 7490800 events read in total (196469ms).
[14:43:32.107] <TB0>     INFO: 8559000 events read in total (224690ms).
[14:44:00.486] <TB0>     INFO: 9627400 events read in total (253069ms).
[14:44:28.846] <TB0>     INFO: 10698800 events read in total (281429ms).
[14:44:56.355] <TB0>     INFO: 11767600 events read in total (308938ms).
[14:45:24.530] <TB0>     INFO: 12836000 events read in total (337113ms).
[14:45:52.833] <TB0>     INFO: 13908200 events read in total (365416ms).
[14:46:21.105] <TB0>     INFO: 14977000 events read in total (393688ms).
[14:46:49.454] <TB0>     INFO: 16044800 events read in total (422037ms).
[14:47:17.782] <TB0>     INFO: 17115600 events read in total (450365ms).
[14:47:46.191] <TB0>     INFO: 18185600 events read in total (478774ms).
[14:48:14.536] <TB0>     INFO: 19253800 events read in total (507119ms).
[14:48:42.913] <TB0>     INFO: 20325000 events read in total (535496ms).
[14:49:11.230] <TB0>     INFO: 21394400 events read in total (563813ms).
[14:49:39.520] <TB0>     INFO: 22463200 events read in total (592103ms).
[14:50:07.778] <TB0>     INFO: 23533800 events read in total (620361ms).
[14:50:36.085] <TB0>     INFO: 24604000 events read in total (648668ms).
[14:51:04.381] <TB0>     INFO: 25672000 events read in total (676964ms).
[14:51:32.679] <TB0>     INFO: 26742400 events read in total (705262ms).
[14:52:01.033] <TB0>     INFO: 27812800 events read in total (733616ms).
[14:52:29.342] <TB0>     INFO: 28881200 events read in total (761925ms).
[14:52:57.674] <TB0>     INFO: 29951600 events read in total (790257ms).
[14:53:25.887] <TB0>     INFO: 31021400 events read in total (818470ms).
[14:53:54.168] <TB0>     INFO: 32089000 events read in total (846752ms).
[14:54:22.604] <TB0>     INFO: 33156600 events read in total (875187ms).
[14:54:50.953] <TB0>     INFO: 34228200 events read in total (903536ms).
[14:55:22.082] <TB0>     INFO: 35296800 events read in total (934665ms).
[14:55:50.405] <TB0>     INFO: 36364400 events read in total (962988ms).
[14:56:18.728] <TB0>     INFO: 37434400 events read in total (991311ms).
[14:56:47.060] <TB0>     INFO: 38504600 events read in total (1019643ms).
[14:57:15.397] <TB0>     INFO: 39572800 events read in total (1047980ms).
[14:57:43.702] <TB0>     INFO: 40642000 events read in total (1076285ms).
[14:58:12.009] <TB0>     INFO: 41712800 events read in total (1104592ms).
[14:58:40.238] <TB0>     INFO: 42780600 events read in total (1132821ms).
[14:59:08.553] <TB0>     INFO: 43848600 events read in total (1161136ms).
[14:59:36.836] <TB0>     INFO: 44918800 events read in total (1189419ms).
[15:00:05.109] <TB0>     INFO: 45988800 events read in total (1217692ms).
[15:00:33.288] <TB0>     INFO: 47056400 events read in total (1245871ms).
[15:01:01.533] <TB0>     INFO: 48124400 events read in total (1274116ms).
[15:01:29.959] <TB0>     INFO: 49195600 events read in total (1302542ms).
[15:01:58.229] <TB0>     INFO: 50264000 events read in total (1330812ms).
[15:02:26.580] <TB0>     INFO: 51331800 events read in total (1359163ms).
[15:02:54.904] <TB0>     INFO: 52401000 events read in total (1387487ms).
[15:03:23.237] <TB0>     INFO: 53471000 events read in total (1415820ms).
[15:03:51.528] <TB0>     INFO: 54539200 events read in total (1444111ms).
[15:04:19.813] <TB0>     INFO: 55607000 events read in total (1472396ms).
[15:04:48.050] <TB0>     INFO: 56678000 events read in total (1500634ms).
[15:05:16.356] <TB0>     INFO: 57746400 events read in total (1528939ms).
[15:05:44.676] <TB0>     INFO: 58814600 events read in total (1557259ms).
[15:05:51.740] <TB0>     INFO: 59072000 events read in total (1564323ms).
[15:05:51.760] <TB0>     INFO: Test took 1565401ms.
[15:05:51.817] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:05:51.942] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:05:51.942] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:53.148] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:05:53.148] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:54.353] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:05:54.353] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:55.556] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:05:55.556] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:56.775] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:05:56.775] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:57.986] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:05:57.986] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:05:59.193] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:05:59.193] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:06:00.383] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:06:00.383] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:06:01.596] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:06:01.596] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:06:02.833] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:06:02.833] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:06:04.105] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:06:04.106] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:06:05.362] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:06:05.362] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:06:06.637] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:06:06.637] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:06:07.883] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:06:07.883] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:06:09.088] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:06:09.089] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:06:10.308] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:06:10.308] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:06:11.525] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 498503680
[15:06:11.553] <TB0>     INFO: PixTestScurves::scurves() done 
[15:06:11.553] <TB0>     INFO: Vcal mean:  35.03  35.06  35.07  35.07  35.13  35.04  35.12  35.09  35.05  35.04  35.07  35.06  35.08  35.00  35.05  35.05 
[15:06:11.553] <TB0>     INFO: Vcal RMS:    0.69   0.66   0.66   0.74   0.67   0.73   0.66   0.69   0.62   0.66   0.68   0.76   0.71   0.69   0.68   0.73 
[15:06:11.553] <TB0>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:06:11.627] <TB0>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:06:11.627] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:06:11.627] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:06:11.627] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:06:11.627] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:06:11.627] <TB0>     INFO: ######################################################################
[15:06:11.627] <TB0>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:06:11.627] <TB0>     INFO: ######################################################################
[15:06:11.630] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:06:11.972] <TB0>     INFO: Expecting 41600 events.
[15:06:16.070] <TB0>     INFO: 41600 events read in total (3372ms).
[15:06:16.071] <TB0>     INFO: Test took 4441ms.
[15:06:16.079] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:06:16.079] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[15:06:16.079] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:06:16.089] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[15:06:16.089] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:06:16.089] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:06:16.089] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:06:16.425] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:06:16.769] <TB0>     INFO: Expecting 41600 events.
[15:06:20.906] <TB0>     INFO: 41600 events read in total (3422ms).
[15:06:20.908] <TB0>     INFO: Test took 4483ms.
[15:06:20.915] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:06:20.915] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[15:06:20.915] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:06:20.920] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.47
[15:06:20.920] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 188
[15:06:20.920] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.642
[15:06:20.920] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 192
[15:06:20.920] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.553
[15:06:20.920] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 188
[15:06:20.921] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.916
[15:06:20.921] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[15:06:20.921] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.857
[15:06:20.921] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [5 ,15] phvalue 187
[15:06:20.921] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.11
[15:06:20.921] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 172
[15:06:20.921] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 194.26
[15:06:20.921] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 194
[15:06:20.921] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.884
[15:06:20.921] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [10 ,12] phvalue 176
[15:06:20.921] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.373
[15:06:20.921] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[15:06:20.922] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.143
[15:06:20.922] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 181
[15:06:20.922] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.229
[15:06:20.922] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 184
[15:06:20.922] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.447
[15:06:20.922] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 181
[15:06:20.922] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.998
[15:06:20.922] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 176
[15:06:20.922] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.498
[15:06:20.922] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[15:06:20.922] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.969
[15:06:20.922] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 180
[15:06:20.923] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.168
[15:06:20.923] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 178
[15:06:20.923] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:06:20.923] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:06:20.923] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:06:21.011] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:06:21.361] <TB0>     INFO: Expecting 41600 events.
[15:06:25.490] <TB0>     INFO: 41600 events read in total (3414ms).
[15:06:25.491] <TB0>     INFO: Test took 4480ms.
[15:06:25.499] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:06:25.499] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[15:06:25.499] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:06:25.503] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:06:25.504] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 56minph_roc = 5
[15:06:25.504] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.6
[15:06:25.504] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,62] phvalue 83
[15:06:25.504] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.7495
[15:06:25.504] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,50] phvalue 82
[15:06:25.504] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.8297
[15:06:25.504] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 82
[15:06:25.504] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.8099
[15:06:25.504] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 72
[15:06:25.504] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.5981
[15:06:25.504] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 81
[15:06:25.505] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.1386
[15:06:25.505] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,48] phvalue 62
[15:06:25.505] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.0894
[15:06:25.505] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,13] phvalue 87
[15:06:25.505] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.1734
[15:06:25.505] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 61
[15:06:25.505] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.5776
[15:06:25.505] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [14 ,50] phvalue 69
[15:06:25.505] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.4993
[15:06:25.505] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,48] phvalue 74
[15:06:25.505] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 91.4862
[15:06:25.505] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,66] phvalue 92
[15:06:25.506] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.851
[15:06:25.506] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,13] phvalue 69
[15:06:25.506] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.8183
[15:06:25.506] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 72
[15:06:25.506] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.9069
[15:06:25.506] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,67] phvalue 73
[15:06:25.506] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.8815
[15:06:25.506] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,12] phvalue 69
[15:06:25.506] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.7109
[15:06:25.506] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 74
[15:06:25.508] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 62, 0 0
[15:06:25.916] <TB0>     INFO: Expecting 2560 events.
[15:06:26.873] <TB0>     INFO: 2560 events read in total (242ms).
[15:06:26.874] <TB0>     INFO: Test took 1366ms.
[15:06:26.874] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:26.874] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 50, 1 1
[15:06:27.382] <TB0>     INFO: Expecting 2560 events.
[15:06:28.340] <TB0>     INFO: 2560 events read in total (243ms).
[15:06:28.340] <TB0>     INFO: Test took 1466ms.
[15:06:28.341] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:28.341] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 2 2
[15:06:28.848] <TB0>     INFO: Expecting 2560 events.
[15:06:29.806] <TB0>     INFO: 2560 events read in total (243ms).
[15:06:29.806] <TB0>     INFO: Test took 1465ms.
[15:06:29.807] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:29.807] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 3 3
[15:06:30.313] <TB0>     INFO: Expecting 2560 events.
[15:06:31.272] <TB0>     INFO: 2560 events read in total (244ms).
[15:06:31.272] <TB0>     INFO: Test took 1465ms.
[15:06:31.272] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:31.272] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 4 4
[15:06:31.780] <TB0>     INFO: Expecting 2560 events.
[15:06:32.738] <TB0>     INFO: 2560 events read in total (243ms).
[15:06:32.738] <TB0>     INFO: Test took 1466ms.
[15:06:32.739] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:32.739] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 48, 5 5
[15:06:33.246] <TB0>     INFO: Expecting 2560 events.
[15:06:34.204] <TB0>     INFO: 2560 events read in total (243ms).
[15:06:34.205] <TB0>     INFO: Test took 1466ms.
[15:06:34.205] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:34.205] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 13, 6 6
[15:06:34.713] <TB0>     INFO: Expecting 2560 events.
[15:06:35.671] <TB0>     INFO: 2560 events read in total (243ms).
[15:06:35.671] <TB0>     INFO: Test took 1466ms.
[15:06:35.672] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:35.672] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 7 7
[15:06:36.179] <TB0>     INFO: Expecting 2560 events.
[15:06:37.138] <TB0>     INFO: 2560 events read in total (243ms).
[15:06:37.139] <TB0>     INFO: Test took 1467ms.
[15:06:37.139] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:37.139] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 14, 50, 8 8
[15:06:37.645] <TB0>     INFO: Expecting 2560 events.
[15:06:38.604] <TB0>     INFO: 2560 events read in total (244ms).
[15:06:38.604] <TB0>     INFO: Test took 1465ms.
[15:06:38.604] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:38.605] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 48, 9 9
[15:06:39.112] <TB0>     INFO: Expecting 2560 events.
[15:06:40.070] <TB0>     INFO: 2560 events read in total (243ms).
[15:06:40.070] <TB0>     INFO: Test took 1465ms.
[15:06:40.070] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:40.070] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 66, 10 10
[15:06:40.578] <TB0>     INFO: Expecting 2560 events.
[15:06:41.536] <TB0>     INFO: 2560 events read in total (243ms).
[15:06:41.536] <TB0>     INFO: Test took 1466ms.
[15:06:41.536] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:41.536] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 13, 11 11
[15:06:42.044] <TB0>     INFO: Expecting 2560 events.
[15:06:42.002] <TB0>     INFO: 2560 events read in total (243ms).
[15:06:42.002] <TB0>     INFO: Test took 1466ms.
[15:06:42.003] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:42.003] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 12 12
[15:06:43.510] <TB0>     INFO: Expecting 2560 events.
[15:06:44.466] <TB0>     INFO: 2560 events read in total (241ms).
[15:06:44.467] <TB0>     INFO: Test took 1464ms.
[15:06:44.467] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:44.467] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 67, 13 13
[15:06:44.975] <TB0>     INFO: Expecting 2560 events.
[15:06:45.931] <TB0>     INFO: 2560 events read in total (241ms).
[15:06:45.931] <TB0>     INFO: Test took 1464ms.
[15:06:45.932] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:45.932] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 12, 14 14
[15:06:46.439] <TB0>     INFO: Expecting 2560 events.
[15:06:47.397] <TB0>     INFO: 2560 events read in total (243ms).
[15:06:47.398] <TB0>     INFO: Test took 1466ms.
[15:06:47.398] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:47.398] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 15 15
[15:06:47.905] <TB0>     INFO: Expecting 2560 events.
[15:06:48.862] <TB0>     INFO: 2560 events read in total (242ms).
[15:06:48.862] <TB0>     INFO: Test took 1464ms.
[15:06:48.863] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:06:48.863] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[15:06:48.863] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[15:06:48.863] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC2
[15:06:48.863] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC3
[15:06:48.863] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[15:06:48.863] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC5
[15:06:48.863] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC6
[15:06:48.863] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[15:06:48.863] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC8
[15:06:48.863] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[15:06:48.863] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[15:06:48.863] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[15:06:48.863] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC12
[15:06:48.863] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[15:06:48.863] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[15:06:48.863] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC15
[15:06:48.867] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:49.372] <TB0>     INFO: Expecting 655360 events.
[15:07:01.074] <TB0>     INFO: 655360 events read in total (10987ms).
[15:07:01.085] <TB0>     INFO: Expecting 655360 events.
[15:07:12.641] <TB0>     INFO: 655360 events read in total (10985ms).
[15:07:12.655] <TB0>     INFO: Expecting 655360 events.
[15:07:24.188] <TB0>     INFO: 655360 events read in total (10966ms).
[15:07:24.208] <TB0>     INFO: Expecting 655360 events.
[15:07:35.761] <TB0>     INFO: 655360 events read in total (10991ms).
[15:07:35.784] <TB0>     INFO: Expecting 655360 events.
[15:07:47.344] <TB0>     INFO: 655360 events read in total (11002ms).
[15:07:47.371] <TB0>     INFO: Expecting 655360 events.
[15:07:58.958] <TB0>     INFO: 655360 events read in total (11033ms).
[15:07:58.990] <TB0>     INFO: Expecting 655360 events.
[15:08:10.520] <TB0>     INFO: 655360 events read in total (10982ms).
[15:08:10.560] <TB0>     INFO: Expecting 655360 events.
[15:08:22.091] <TB0>     INFO: 655360 events read in total (10988ms).
[15:08:22.132] <TB0>     INFO: Expecting 655360 events.
[15:08:33.698] <TB0>     INFO: 655360 events read in total (11027ms).
[15:08:33.742] <TB0>     INFO: Expecting 655360 events.
[15:08:45.315] <TB0>     INFO: 655360 events read in total (11035ms).
[15:08:45.363] <TB0>     INFO: Expecting 655360 events.
[15:08:56.979] <TB0>     INFO: 655360 events read in total (11083ms).
[15:08:57.032] <TB0>     INFO: Expecting 655360 events.
[15:09:08.571] <TB0>     INFO: 655360 events read in total (11010ms).
[15:09:08.627] <TB0>     INFO: Expecting 655360 events.
[15:09:20.198] <TB0>     INFO: 655360 events read in total (11044ms).
[15:09:20.259] <TB0>     INFO: Expecting 655360 events.
[15:09:31.798] <TB0>     INFO: 655360 events read in total (11012ms).
[15:09:31.865] <TB0>     INFO: Expecting 655360 events.
[15:09:43.438] <TB0>     INFO: 655360 events read in total (11047ms).
[15:09:43.511] <TB0>     INFO: Expecting 655360 events.
[15:09:55.116] <TB0>     INFO: 655360 events read in total (11079ms).
[15:09:55.190] <TB0>     INFO: Test took 186323ms.
[15:09:55.284] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:55.591] <TB0>     INFO: Expecting 655360 events.
[15:10:07.288] <TB0>     INFO: 655360 events read in total (10983ms).
[15:10:07.299] <TB0>     INFO: Expecting 655360 events.
[15:10:18.824] <TB0>     INFO: 655360 events read in total (10957ms).
[15:10:18.839] <TB0>     INFO: Expecting 655360 events.
[15:10:30.392] <TB0>     INFO: 655360 events read in total (10983ms).
[15:10:30.413] <TB0>     INFO: Expecting 655360 events.
[15:10:41.981] <TB0>     INFO: 655360 events read in total (11011ms).
[15:10:42.004] <TB0>     INFO: Expecting 655360 events.
[15:10:53.544] <TB0>     INFO: 655360 events read in total (10982ms).
[15:10:53.572] <TB0>     INFO: Expecting 655360 events.
[15:11:05.071] <TB0>     INFO: 655360 events read in total (10951ms).
[15:11:05.102] <TB0>     INFO: Expecting 655360 events.
[15:11:16.621] <TB0>     INFO: 655360 events read in total (10968ms).
[15:11:16.657] <TB0>     INFO: Expecting 655360 events.
[15:11:28.008] <TB0>     INFO: 655360 events read in total (10806ms).
[15:11:28.048] <TB0>     INFO: Expecting 655360 events.
[15:11:39.441] <TB0>     INFO: 655360 events read in total (10849ms).
[15:11:39.486] <TB0>     INFO: Expecting 655360 events.
[15:11:52.449] <TB0>     INFO: 655360 events read in total (12433ms).
[15:11:52.502] <TB0>     INFO: Expecting 655360 events.
[15:12:04.267] <TB0>     INFO: 655360 events read in total (11238ms).
[15:12:04.319] <TB0>     INFO: Expecting 655360 events.
[15:12:15.918] <TB0>     INFO: 655360 events read in total (11070ms).
[15:12:15.977] <TB0>     INFO: Expecting 655360 events.
[15:12:27.525] <TB0>     INFO: 655360 events read in total (11021ms).
[15:12:27.589] <TB0>     INFO: Expecting 655360 events.
[15:12:39.171] <TB0>     INFO: 655360 events read in total (11055ms).
[15:12:39.236] <TB0>     INFO: Expecting 655360 events.
[15:12:50.809] <TB0>     INFO: 655360 events read in total (11046ms).
[15:12:50.878] <TB0>     INFO: Expecting 655360 events.
[15:13:02.527] <TB0>     INFO: 655360 events read in total (11122ms).
[15:13:02.605] <TB0>     INFO: Test took 187321ms.
[15:13:02.782] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:13:02.783] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:13:02.783] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:13:02.783] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:13:02.783] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:13:02.784] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:13:02.784] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:13:02.784] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:13:02.784] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:13:02.784] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:13:02.785] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:13:02.785] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:13:02.785] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:13:02.785] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:13:02.785] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:13:02.786] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:13:02.786] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:13:02.786] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:13:02.786] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:13:02.787] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:13:02.787] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:13:02.787] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:13:02.787] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:13:02.788] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:13:02.788] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:13:02.788] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:13:02.788] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:13:02.789] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:13:02.789] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:13:02.789] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:13:02.789] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:13:02.789] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:13:02.789] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:13:02.797] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:13:02.804] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:13:02.810] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:13:02.817] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:13:02.824] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:13:02.832] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:13:02.839] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:13:02.846] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:13:02.854] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:13:02.861] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:13:02.868] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:13:02.875] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:13:02.882] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:13:02.889] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:13:02.896] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:13:02.904] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:13:02.934] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters35_C0.dat
[15:13:02.934] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters35_C1.dat
[15:13:02.934] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters35_C2.dat
[15:13:02.934] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters35_C3.dat
[15:13:02.934] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters35_C4.dat
[15:13:02.934] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters35_C5.dat
[15:13:02.934] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters35_C6.dat
[15:13:02.934] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters35_C7.dat
[15:13:02.934] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters35_C8.dat
[15:13:02.935] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters35_C9.dat
[15:13:02.935] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters35_C10.dat
[15:13:02.935] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters35_C11.dat
[15:13:02.935] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters35_C12.dat
[15:13:02.935] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters35_C13.dat
[15:13:02.935] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters35_C14.dat
[15:13:02.935] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//dacParameters35_C15.dat
[15:13:03.288] <TB0>     INFO: Expecting 41600 events.
[15:13:07.112] <TB0>     INFO: 41600 events read in total (3109ms).
[15:13:07.112] <TB0>     INFO: Test took 4172ms.
[15:13:07.775] <TB0>     INFO: Expecting 41600 events.
[15:13:11.598] <TB0>     INFO: 41600 events read in total (3108ms).
[15:13:11.599] <TB0>     INFO: Test took 4175ms.
[15:13:12.250] <TB0>     INFO: Expecting 41600 events.
[15:13:16.079] <TB0>     INFO: 41600 events read in total (3114ms).
[15:13:16.080] <TB0>     INFO: Test took 4174ms.
[15:13:16.388] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:16.519] <TB0>     INFO: Expecting 2560 events.
[15:13:17.478] <TB0>     INFO: 2560 events read in total (244ms).
[15:13:17.478] <TB0>     INFO: Test took 1090ms.
[15:13:17.480] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:17.988] <TB0>     INFO: Expecting 2560 events.
[15:13:18.947] <TB0>     INFO: 2560 events read in total (245ms).
[15:13:18.947] <TB0>     INFO: Test took 1467ms.
[15:13:18.949] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:19.455] <TB0>     INFO: Expecting 2560 events.
[15:13:20.414] <TB0>     INFO: 2560 events read in total (244ms).
[15:13:20.415] <TB0>     INFO: Test took 1466ms.
[15:13:20.417] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:20.923] <TB0>     INFO: Expecting 2560 events.
[15:13:21.881] <TB0>     INFO: 2560 events read in total (243ms).
[15:13:21.882] <TB0>     INFO: Test took 1465ms.
[15:13:21.883] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:22.390] <TB0>     INFO: Expecting 2560 events.
[15:13:23.350] <TB0>     INFO: 2560 events read in total (244ms).
[15:13:23.350] <TB0>     INFO: Test took 1467ms.
[15:13:23.353] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:23.858] <TB0>     INFO: Expecting 2560 events.
[15:13:24.818] <TB0>     INFO: 2560 events read in total (245ms).
[15:13:24.818] <TB0>     INFO: Test took 1465ms.
[15:13:24.820] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:25.327] <TB0>     INFO: Expecting 2560 events.
[15:13:26.293] <TB0>     INFO: 2560 events read in total (251ms).
[15:13:26.294] <TB0>     INFO: Test took 1474ms.
[15:13:26.296] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:26.802] <TB0>     INFO: Expecting 2560 events.
[15:13:27.761] <TB0>     INFO: 2560 events read in total (244ms).
[15:13:27.762] <TB0>     INFO: Test took 1466ms.
[15:13:27.765] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:28.270] <TB0>     INFO: Expecting 2560 events.
[15:13:29.230] <TB0>     INFO: 2560 events read in total (245ms).
[15:13:29.230] <TB0>     INFO: Test took 1465ms.
[15:13:29.232] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:29.739] <TB0>     INFO: Expecting 2560 events.
[15:13:30.698] <TB0>     INFO: 2560 events read in total (244ms).
[15:13:30.698] <TB0>     INFO: Test took 1466ms.
[15:13:30.700] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:31.207] <TB0>     INFO: Expecting 2560 events.
[15:13:32.164] <TB0>     INFO: 2560 events read in total (242ms).
[15:13:32.165] <TB0>     INFO: Test took 1465ms.
[15:13:32.167] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:32.672] <TB0>     INFO: Expecting 2560 events.
[15:13:33.630] <TB0>     INFO: 2560 events read in total (242ms).
[15:13:33.631] <TB0>     INFO: Test took 1465ms.
[15:13:33.632] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:34.139] <TB0>     INFO: Expecting 2560 events.
[15:13:35.098] <TB0>     INFO: 2560 events read in total (244ms).
[15:13:35.098] <TB0>     INFO: Test took 1466ms.
[15:13:35.100] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:35.607] <TB0>     INFO: Expecting 2560 events.
[15:13:36.564] <TB0>     INFO: 2560 events read in total (243ms).
[15:13:36.565] <TB0>     INFO: Test took 1465ms.
[15:13:36.567] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:37.073] <TB0>     INFO: Expecting 2560 events.
[15:13:38.031] <TB0>     INFO: 2560 events read in total (243ms).
[15:13:38.033] <TB0>     INFO: Test took 1466ms.
[15:13:38.035] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:38.540] <TB0>     INFO: Expecting 2560 events.
[15:13:39.498] <TB0>     INFO: 2560 events read in total (243ms).
[15:13:39.499] <TB0>     INFO: Test took 1464ms.
[15:13:39.502] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:40.007] <TB0>     INFO: Expecting 2560 events.
[15:13:40.966] <TB0>     INFO: 2560 events read in total (244ms).
[15:13:40.966] <TB0>     INFO: Test took 1464ms.
[15:13:40.968] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:41.474] <TB0>     INFO: Expecting 2560 events.
[15:13:42.432] <TB0>     INFO: 2560 events read in total (243ms).
[15:13:42.432] <TB0>     INFO: Test took 1464ms.
[15:13:42.435] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:42.941] <TB0>     INFO: Expecting 2560 events.
[15:13:43.898] <TB0>     INFO: 2560 events read in total (242ms).
[15:13:43.898] <TB0>     INFO: Test took 1464ms.
[15:13:43.900] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:44.406] <TB0>     INFO: Expecting 2560 events.
[15:13:45.364] <TB0>     INFO: 2560 events read in total (243ms).
[15:13:45.365] <TB0>     INFO: Test took 1465ms.
[15:13:45.367] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:45.873] <TB0>     INFO: Expecting 2560 events.
[15:13:46.831] <TB0>     INFO: 2560 events read in total (243ms).
[15:13:46.832] <TB0>     INFO: Test took 1465ms.
[15:13:46.834] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:47.341] <TB0>     INFO: Expecting 2560 events.
[15:13:48.299] <TB0>     INFO: 2560 events read in total (244ms).
[15:13:48.299] <TB0>     INFO: Test took 1465ms.
[15:13:48.302] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:48.809] <TB0>     INFO: Expecting 2560 events.
[15:13:49.768] <TB0>     INFO: 2560 events read in total (245ms).
[15:13:49.768] <TB0>     INFO: Test took 1468ms.
[15:13:49.770] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:50.277] <TB0>     INFO: Expecting 2560 events.
[15:13:51.236] <TB0>     INFO: 2560 events read in total (244ms).
[15:13:51.236] <TB0>     INFO: Test took 1466ms.
[15:13:51.238] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:51.745] <TB0>     INFO: Expecting 2560 events.
[15:13:52.705] <TB0>     INFO: 2560 events read in total (245ms).
[15:13:52.706] <TB0>     INFO: Test took 1468ms.
[15:13:52.708] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:53.215] <TB0>     INFO: Expecting 2560 events.
[15:13:54.172] <TB0>     INFO: 2560 events read in total (243ms).
[15:13:54.172] <TB0>     INFO: Test took 1464ms.
[15:13:54.175] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:54.681] <TB0>     INFO: Expecting 2560 events.
[15:13:55.640] <TB0>     INFO: 2560 events read in total (244ms).
[15:13:55.641] <TB0>     INFO: Test took 1467ms.
[15:13:55.643] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:56.150] <TB0>     INFO: Expecting 2560 events.
[15:13:57.108] <TB0>     INFO: 2560 events read in total (244ms).
[15:13:57.110] <TB0>     INFO: Test took 1467ms.
[15:13:57.112] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:57.617] <TB0>     INFO: Expecting 2560 events.
[15:13:58.576] <TB0>     INFO: 2560 events read in total (244ms).
[15:13:58.576] <TB0>     INFO: Test took 1464ms.
[15:13:58.578] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:13:59.085] <TB0>     INFO: Expecting 2560 events.
[15:14:00.044] <TB0>     INFO: 2560 events read in total (244ms).
[15:14:00.044] <TB0>     INFO: Test took 1466ms.
[15:14:00.047] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:00.553] <TB0>     INFO: Expecting 2560 events.
[15:14:01.512] <TB0>     INFO: 2560 events read in total (244ms).
[15:14:01.512] <TB0>     INFO: Test took 1465ms.
[15:14:01.514] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:02.021] <TB0>     INFO: Expecting 2560 events.
[15:14:02.980] <TB0>     INFO: 2560 events read in total (244ms).
[15:14:02.981] <TB0>     INFO: Test took 1467ms.
[15:14:03.994] <TB0>     INFO: PixTestPhOptimization::doTest() done, duration: 472 seconds
[15:14:03.995] <TB0>     INFO: PH scale (per ROC):    81  85  86  72  88  79  80  79  78  80  74  79  73  78  86  71
[15:14:03.995] <TB0>     INFO: PH offset (per ROC):  166 163 163 177 162 184 162 181 178 174 160 176 178 175 174 179
[15:14:04.168] <TB0>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:14:04.171] <TB0>     INFO: ######################################################################
[15:14:04.171] <TB0>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:14:04.171] <TB0>     INFO: ######################################################################
[15:14:04.171] <TB0>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:14:04.183] <TB0>     INFO: scanning low vcal = 10
[15:14:04.525] <TB0>     INFO: Expecting 41600 events.
[15:14:08.235] <TB0>     INFO: 41600 events read in total (2995ms).
[15:14:08.235] <TB0>     INFO: Test took 4052ms.
[15:14:08.237] <TB0>     INFO: scanning low vcal = 20
[15:14:08.744] <TB0>     INFO: Expecting 41600 events.
[15:14:12.462] <TB0>     INFO: 41600 events read in total (3003ms).
[15:14:12.463] <TB0>     INFO: Test took 4226ms.
[15:14:12.465] <TB0>     INFO: scanning low vcal = 30
[15:14:12.971] <TB0>     INFO: Expecting 41600 events.
[15:14:16.693] <TB0>     INFO: 41600 events read in total (3007ms).
[15:14:16.694] <TB0>     INFO: Test took 4229ms.
[15:14:16.696] <TB0>     INFO: scanning low vcal = 40
[15:14:17.198] <TB0>     INFO: Expecting 41600 events.
[15:14:21.439] <TB0>     INFO: 41600 events read in total (3526ms).
[15:14:21.440] <TB0>     INFO: Test took 4743ms.
[15:14:21.443] <TB0>     INFO: scanning low vcal = 50
[15:14:21.864] <TB0>     INFO: Expecting 41600 events.
[15:14:26.146] <TB0>     INFO: 41600 events read in total (3567ms).
[15:14:26.146] <TB0>     INFO: Test took 4703ms.
[15:14:26.149] <TB0>     INFO: scanning low vcal = 60
[15:14:26.567] <TB0>     INFO: Expecting 41600 events.
[15:14:30.809] <TB0>     INFO: 41600 events read in total (3527ms).
[15:14:30.810] <TB0>     INFO: Test took 4661ms.
[15:14:30.813] <TB0>     INFO: scanning low vcal = 70
[15:14:31.234] <TB0>     INFO: Expecting 41600 events.
[15:14:35.479] <TB0>     INFO: 41600 events read in total (3530ms).
[15:14:35.480] <TB0>     INFO: Test took 4667ms.
[15:14:35.485] <TB0>     INFO: scanning low vcal = 80
[15:14:35.904] <TB0>     INFO: Expecting 41600 events.
[15:14:40.167] <TB0>     INFO: 41600 events read in total (3548ms).
[15:14:40.168] <TB0>     INFO: Test took 4683ms.
[15:14:40.170] <TB0>     INFO: scanning low vcal = 90
[15:14:40.590] <TB0>     INFO: Expecting 41600 events.
[15:14:44.829] <TB0>     INFO: 41600 events read in total (3525ms).
[15:14:44.830] <TB0>     INFO: Test took 4660ms.
[15:14:44.834] <TB0>     INFO: scanning low vcal = 100
[15:14:45.257] <TB0>     INFO: Expecting 41600 events.
[15:14:49.677] <TB0>     INFO: 41600 events read in total (3705ms).
[15:14:49.677] <TB0>     INFO: Test took 4843ms.
[15:14:49.680] <TB0>     INFO: scanning low vcal = 110
[15:14:50.098] <TB0>     INFO: Expecting 41600 events.
[15:14:54.365] <TB0>     INFO: 41600 events read in total (3552ms).
[15:14:54.366] <TB0>     INFO: Test took 4686ms.
[15:14:54.369] <TB0>     INFO: scanning low vcal = 120
[15:14:54.789] <TB0>     INFO: Expecting 41600 events.
[15:14:59.046] <TB0>     INFO: 41600 events read in total (3542ms).
[15:14:59.047] <TB0>     INFO: Test took 4678ms.
[15:14:59.050] <TB0>     INFO: scanning low vcal = 130
[15:14:59.468] <TB0>     INFO: Expecting 41600 events.
[15:15:03.722] <TB0>     INFO: 41600 events read in total (3539ms).
[15:15:03.723] <TB0>     INFO: Test took 4673ms.
[15:15:03.726] <TB0>     INFO: scanning low vcal = 140
[15:15:04.145] <TB0>     INFO: Expecting 41600 events.
[15:15:08.380] <TB0>     INFO: 41600 events read in total (3520ms).
[15:15:08.381] <TB0>     INFO: Test took 4655ms.
[15:15:08.384] <TB0>     INFO: scanning low vcal = 150
[15:15:08.805] <TB0>     INFO: Expecting 41600 events.
[15:15:13.059] <TB0>     INFO: 41600 events read in total (3540ms).
[15:15:13.059] <TB0>     INFO: Test took 4675ms.
[15:15:13.063] <TB0>     INFO: scanning low vcal = 160
[15:15:13.486] <TB0>     INFO: Expecting 41600 events.
[15:15:17.728] <TB0>     INFO: 41600 events read in total (3526ms).
[15:15:17.729] <TB0>     INFO: Test took 4666ms.
[15:15:17.732] <TB0>     INFO: scanning low vcal = 170
[15:15:18.151] <TB0>     INFO: Expecting 41600 events.
[15:15:22.408] <TB0>     INFO: 41600 events read in total (3542ms).
[15:15:22.409] <TB0>     INFO: Test took 4677ms.
[15:15:22.413] <TB0>     INFO: scanning low vcal = 180
[15:15:22.831] <TB0>     INFO: Expecting 41600 events.
[15:15:27.086] <TB0>     INFO: 41600 events read in total (3540ms).
[15:15:27.087] <TB0>     INFO: Test took 4674ms.
[15:15:27.089] <TB0>     INFO: scanning low vcal = 190
[15:15:27.510] <TB0>     INFO: Expecting 41600 events.
[15:15:31.755] <TB0>     INFO: 41600 events read in total (3530ms).
[15:15:31.755] <TB0>     INFO: Test took 4666ms.
[15:15:31.758] <TB0>     INFO: scanning low vcal = 200
[15:15:32.175] <TB0>     INFO: Expecting 41600 events.
[15:15:36.432] <TB0>     INFO: 41600 events read in total (3542ms).
[15:15:36.432] <TB0>     INFO: Test took 4674ms.
[15:15:36.435] <TB0>     INFO: scanning low vcal = 210
[15:15:36.856] <TB0>     INFO: Expecting 41600 events.
[15:15:41.109] <TB0>     INFO: 41600 events read in total (3538ms).
[15:15:41.110] <TB0>     INFO: Test took 4675ms.
[15:15:41.113] <TB0>     INFO: scanning low vcal = 220
[15:15:41.536] <TB0>     INFO: Expecting 41600 events.
[15:15:45.790] <TB0>     INFO: 41600 events read in total (3539ms).
[15:15:45.790] <TB0>     INFO: Test took 4677ms.
[15:15:45.793] <TB0>     INFO: scanning low vcal = 230
[15:15:46.219] <TB0>     INFO: Expecting 41600 events.
[15:15:50.494] <TB0>     INFO: 41600 events read in total (3560ms).
[15:15:50.495] <TB0>     INFO: Test took 4701ms.
[15:15:50.498] <TB0>     INFO: scanning low vcal = 240
[15:15:50.919] <TB0>     INFO: Expecting 41600 events.
[15:15:55.172] <TB0>     INFO: 41600 events read in total (3538ms).
[15:15:55.173] <TB0>     INFO: Test took 4675ms.
[15:15:55.176] <TB0>     INFO: scanning low vcal = 250
[15:15:55.595] <TB0>     INFO: Expecting 41600 events.
[15:15:59.848] <TB0>     INFO: 41600 events read in total (3538ms).
[15:15:59.849] <TB0>     INFO: Test took 4673ms.
[15:15:59.854] <TB0>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:16:00.271] <TB0>     INFO: Expecting 41600 events.
[15:16:04.523] <TB0>     INFO: 41600 events read in total (3537ms).
[15:16:04.524] <TB0>     INFO: Test took 4670ms.
[15:16:04.527] <TB0>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:16:04.950] <TB0>     INFO: Expecting 41600 events.
[15:16:09.199] <TB0>     INFO: 41600 events read in total (3534ms).
[15:16:09.201] <TB0>     INFO: Test took 4674ms.
[15:16:09.204] <TB0>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:16:09.629] <TB0>     INFO: Expecting 41600 events.
[15:16:13.874] <TB0>     INFO: 41600 events read in total (3530ms).
[15:16:13.875] <TB0>     INFO: Test took 4671ms.
[15:16:13.878] <TB0>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:16:14.298] <TB0>     INFO: Expecting 41600 events.
[15:16:18.554] <TB0>     INFO: 41600 events read in total (3541ms).
[15:16:18.556] <TB0>     INFO: Test took 4678ms.
[15:16:18.559] <TB0>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:16:18.978] <TB0>     INFO: Expecting 41600 events.
[15:16:23.225] <TB0>     INFO: 41600 events read in total (3532ms).
[15:16:23.225] <TB0>     INFO: Test took 4666ms.
[15:16:23.781] <TB0>     INFO: PixTestGainPedestal::measure() done 
[15:16:23.785] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:16:23.785] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:16:23.785] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:16:23.786] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:16:23.786] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:16:23.786] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:16:23.786] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:16:23.787] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:16:23.787] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:16:23.787] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:16:23.788] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:16:23.788] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:16:23.788] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:16:23.788] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:16:23.788] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:16:23.789] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:17:03.227] <TB0>     INFO: PixTestGainPedestal::fit() done
[15:17:03.227] <TB0>     INFO: non-linearity mean:  0.962 0.963 0.956 0.955 0.960 0.956 0.957 0.962 0.965 0.958 0.962 0.965 0.964 0.953 0.956 0.964
[15:17:03.227] <TB0>     INFO: non-linearity RMS:   0.005 0.006 0.005 0.006 0.006 0.007 0.006 0.006 0.004 0.006 0.006 0.005 0.005 0.006 0.005 0.004
[15:17:03.227] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:17:03.251] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:17:03.273] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:17:03.295] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:17:03.317] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:17:03.339] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:17:03.362] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:17:03.384] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:17:03.406] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:17:03.428] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:17:03.450] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:17:03.472] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:17:03.494] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:17:03.516] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:17:03.538] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:17:03.560] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-2-30_FPIXTest-17C-Nebraska-160428-1355_2016-04-28_13h55m_1461869703//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:17:03.582] <TB0>     INFO: PixTestGainPedestal::doTest() done, duration: 179 seconds
[15:17:03.582] <TB0>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:17:03.589] <TB0>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:17:03.589] <TB0>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:17:03.592] <TB0>     INFO: ######################################################################
[15:17:03.592] <TB0>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:17:03.592] <TB0>     INFO: ######################################################################
[15:17:03.595] <TB0>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:17:03.606] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:17:03.606] <TB0>     INFO:     run 1 of 1
[15:17:03.606] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:17:03.949] <TB0>     INFO: Expecting 3120000 events.
[15:17:53.966] <TB0>     INFO: 1268050 events read in total (49302ms).
[15:18:43.407] <TB0>     INFO: 2533560 events read in total (98743ms).
[15:19:06.438] <TB0>     INFO: 3120000 events read in total (121774ms).
[15:19:06.477] <TB0>     INFO: Test took 122871ms.
[15:19:06.551] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:19:06.677] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:19:08.068] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:19:09.538] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:19:11.039] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:19:12.489] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:19:13.002] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:19:15.466] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:19:16.946] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:19:18.459] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:19:19.869] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:19:21.285] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:19:22.729] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:19:24.189] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:19:25.668] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:19:27.143] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:19:28.663] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:19:30.124] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 408920064
[15:19:30.155] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:19:30.155] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.0063, RMS = 1.67044
[15:19:30.155] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[15:19:30.155] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:19:30.155] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.154, RMS = 1.66273
[15:19:30.156] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[15:19:30.158] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:19:30.158] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.0129, RMS = 1.53308
[15:19:30.158] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[15:19:30.158] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:19:30.158] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.0697, RMS = 1.13762
[15:19:30.158] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:19:30.159] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:19:30.159] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.8631, RMS = 0.940859
[15:19:30.159] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:19:30.159] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:19:30.159] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.7263, RMS = 1.23019
[15:19:30.159] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:19:30.160] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:19:30.160] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.9778, RMS = 2.03873
[15:19:30.160] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[15:19:30.160] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:19:30.160] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.1964, RMS = 2.19646
[15:19:30.160] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[15:19:30.161] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:19:30.161] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.1796, RMS = 1.90022
[15:19:30.161] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[15:19:30.161] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:19:30.161] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.5728, RMS = 1.34764
[15:19:30.161] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[15:19:30.163] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:19:30.163] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.5248, RMS = 1.06393
[15:19:30.163] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:19:30.163] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:19:30.163] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.7961, RMS = 0.957823
[15:19:30.163] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:19:30.164] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:19:30.164] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.0199, RMS = 1.83361
[15:19:30.164] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[15:19:30.164] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:19:30.164] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.0058, RMS = 1.81568
[15:19:30.164] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[15:19:30.165] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:19:30.165] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.6857, RMS = 2.4987
[15:19:30.165] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[15:19:30.165] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:19:30.165] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.0311, RMS = 1.82338
[15:19:30.165] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[15:19:30.166] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:19:30.166] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.9944, RMS = 1.01826
[15:19:30.166] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:19:30.166] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:19:30.166] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.384, RMS = 1.02202
[15:19:30.166] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:19:30.168] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:19:30.168] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.0122, RMS = 1.76147
[15:19:30.168] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:19:30.168] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:19:30.168] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.9982, RMS = 1.57052
[15:19:30.168] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:19:30.169] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:19:30.169] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.5117, RMS = 1.23163
[15:19:30.169] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:19:30.169] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:19:30.169] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.195, RMS = 2.03394
[15:19:30.169] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:19:30.170] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:19:30.170] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.8311, RMS = 1.24955
[15:19:30.170] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:19:30.170] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:19:30.170] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.5165, RMS = 1.20627
[15:19:30.170] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:19:30.171] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:19:30.171] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.473, RMS = 1.65283
[15:19:30.171] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[15:19:30.171] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:19:30.171] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.3866, RMS = 1.92851
[15:19:30.171] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[15:19:30.173] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:19:30.173] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.9963, RMS = 1.95982
[15:19:30.173] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[15:19:30.173] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:19:30.173] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.3002, RMS = 1.84442
[15:19:30.173] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[15:19:30.174] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:19:30.174] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.1822, RMS = 1.86577
[15:19:30.174] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[15:19:30.174] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:19:30.174] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.6541, RMS = 1.70218
[15:19:30.174] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:19:30.175] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:19:30.175] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.4201, RMS = 1.81323
[15:19:30.175] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[15:19:30.175] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:19:30.175] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.3405, RMS = 1.73123
[15:19:30.175] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[15:19:30.178] <TB0>     INFO: PixTestBB3Map::doTest() done, duration: 146 seconds
[15:19:30.178] <TB0>     INFO: number of dead bumps (per ROC):     0    1    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:19:30.178] <TB0>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:19:30.274] <TB0>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:19:30.274] <TB0>     INFO: enter test to run
[15:19:30.274] <TB0>     INFO:   test:  no parameter change
[15:19:30.275] <TB0>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 391.5mA
[15:19:30.276] <TB0>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 468.7mA
[15:19:30.276] <TB0>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.0 C
[15:19:30.276] <TB0>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:19:30.813] <TB0>    QUIET: Connection to board 133 closed.
[15:19:30.815] <TB0>     INFO: pXar: this is the end, my friend
[15:19:30.815] <TB0>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
