<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 10:13</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/lib/Target/AArch64/GISel/AArch64PostLegalizerLowering.cpp</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L112'>jump to first uncovered line</a>)</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//=== AArch64PostLegalizerLowering.cpp --------------------------*- C++ -*-===//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \file</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Post-legalization lowering for instructions.</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// This is used to offload pattern matching from the selector.</pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// For example, this combiner will notice that a G_SHUFFLE_VECTOR is actually</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// a G_ZIP, G_UZP, etc.</pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// General optimization combines should be handled by either the</pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// AArch64PostLegalizerCombiner or the AArch64PreLegalizerCombiner.</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;AArch64GlobalISelUtils.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;AArch64Subtarget.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;AArch64TargetMachine.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;GISel/AArch64LegalizerInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;MCTargetDesc/AArch64MCTargetDesc.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;TargetInfo/AArch64TargetInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;Utils/AArch64BaseInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/GlobalISel/Combiner.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/GlobalISel/CombinerHelper.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/GlobalISel/CombinerInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/GlobalISel/GIMatchTableExecutorImpl.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/GlobalISel/GISelChangeObserver.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/GlobalISel/GenericMachineInstrs.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/GlobalISel/LegalizerHelper.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/GlobalISel/MIPatternMatch.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/GlobalISel/MachineIRBuilder.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/GlobalISel/Utils.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineFrameInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineFunctionPass.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineInstrBuilder.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineRegisterInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/TargetOpcodes.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/TargetPassConfig.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/IR/InstrTypes.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/InitializePasses.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/Debug.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/ErrorHandling.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;optional&gt;</pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define GET_GICOMBINER_DEPS</pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;AArch64GenPostLegalizeGILowering.inc&quot;</pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#undef GET_GICOMBINER_DEPS</pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define DEBUG_TYPE &quot;aarch64-postlegalizer-lowering&quot;</pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using namespace llvm;</pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using namespace MIPatternMatch;</pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using namespace AArch64GISelUtils;</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace {</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define GET_GICOMBINER_TYPES</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;AArch64GenPostLegalizeGILowering.inc&quot;</pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#undef GET_GICOMBINER_TYPES</pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Represents a pseudo instruction which replaces a G_SHUFFLE_VECTOR.</pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Used for matching target-supported shuffles before codegen.</pre></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>struct ShuffleVectorPseudo {</pre></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unsigned Opc;                 ///&lt; Opcode for the instruction. (E.g. G_ZIP1)</pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  Register Dst;                 ///&lt; Destination register.</pre></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  SmallVector&lt;SrcOp, 2&gt; SrcOps; ///&lt; Source registers.</pre></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ShuffleVectorPseudo(unsigned Opc, Register Dst,</pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                      std::initializer_list&lt;SrcOp&gt; SrcOps)</pre></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='covered-line'><pre>289</pre></td><td class='code'><pre>      : Opc(Opc), Dst(Dst), SrcOps(SrcOps){};</pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='covered-line'><pre>303k</pre></td><td class='code'><pre>  ShuffleVectorPseudo() = default;</pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Check if a vector shuffle corresponds to a REV instruction with the</pre></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// specified blocksize.</pre></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool isREVMask(ArrayRef&lt;int&gt; M, unsigned EltSize, unsigned NumElts,</pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='covered-line'><pre>954</pre></td><td class='code'><pre>               unsigned BlockSize) {</pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='covered-line'><pre>954</pre></td><td class='code'><pre>  assert((BlockSize == 16 || BlockSize == 32 || BlockSize == 64) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='covered-line'><pre>954</pre></td><td class='code'><pre>         &quot;Only possible block sizes for REV are: 16, 32, 64&quot;);</pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='covered-line'><pre>954</pre></td><td class='code'><pre>  assert(EltSize != 64 &amp;&amp; &quot;EltSize cannot be 64 for REV mask.&quot;);</pre></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='covered-line'><pre>954</pre></td><td class='code'><pre>  unsigned BlockElts = M[0] + 1;</pre></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If the first shuffle index is UNDEF, be optimistic.</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='covered-line'><pre>954</pre></td><td class='code'><pre>  if (M[0] &lt; 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L91' href='#L91'><span>91:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>942</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    BlockElts = BlockSize / EltSize;</pre></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='covered-line'><pre>954</pre></td><td class='code'><pre>  if (BlockSize &lt;= EltSize || <div class='tooltip'>BlockSize != BlockElts * EltSize<span class='tooltip-content'>611</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L94' href='#L94'><span>94:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>343</span>, <span class='None'>False</span>: <span class='covered-line'>611</span>]
  Branch (<span class='line-number'><a name='L94' href='#L94'><span>94:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>517</span>, <span class='None'>False</span>: <span class='covered-line'>94</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L94'><span>94:7</span></a></span>) to (<span class='line-number'><a href='#L94'><span>94:63</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (94:7)
     Condition C2 --> (94:31)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='covered-line'><pre>860</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='covered-line'><pre>332</pre></td><td class='code'><pre>  <div class='tooltip'>for (unsigned i = 0; <span class='tooltip-content'>94</span></div>i &lt; NumElts; <div class='tooltip'>++i<span class='tooltip-content'>238</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L97' href='#L97'><span>97:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>310</span>, <span class='None'>False</span>: <span class='covered-line'>22</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Ignore undef indices.</pre></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='covered-line'><pre>310</pre></td><td class='code'><pre>    if (M[i] &lt; 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L99' href='#L99'><span>99:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>46</span>, <span class='None'>False</span>: <span class='covered-line'>264</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>264</pre></td><td class='code'><pre>    if (static_cast&lt;unsigned&gt;(M[i]) !=</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L101' href='#L101'><span>101:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>72</span>, <span class='None'>False</span>: <span class='covered-line'>192</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='covered-line'><pre>264</pre></td><td class='code'><pre>        (i - i % BlockElts) + (BlockElts - 1 - i % BlockElts))</pre></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='covered-line'><pre>264</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='covered-line'><pre>94</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Determines if \p M is a shuffle vector mask for a TRN of \p NumElts.</pre></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Whether or not G_TRN1 or G_TRN2 should be used is stored in \p WhichResult.</pre></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='covered-line'><pre>120</pre></td><td class='code'><pre>bool isTRNMask(ArrayRef&lt;int&gt; M, unsigned NumElts, unsigned &amp;WhichResult) {</pre></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='covered-line'><pre>120</pre></td><td class='code'><pre>  if (NumElts % 2 != 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L112' href='#L112'><span>112:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>120</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='covered-line'><pre>120</pre></td><td class='code'><pre>  WhichResult = (M[0] == 0 ? <div class='tooltip'>0<span class='tooltip-content'>68</span></div> : <div class='tooltip'>1<span class='tooltip-content'>52</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L114' href='#L114'><span>114:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>68</span>, <span class='None'>False</span>: <span class='covered-line'>52</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='covered-line'><pre>164</pre></td><td class='code'><pre>  for (unsigned i = 0; i &lt; NumElts; <div class='tooltip'>i += 2<span class='tooltip-content'>44</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L115' href='#L115'><span>115:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>156</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='covered-line'><pre>156</pre></td><td class='code'><pre>    if ((M[i] &gt;= 0 &amp;&amp; <div class='tooltip'>static_cast&lt;unsigned&gt;(M[i]) != i + WhichResult<span class='tooltip-content'>153</span></div>) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L116' href='#L116'><span>116:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>153</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
  Branch (<span class='line-number'><a name='L116' href='#L116'><span>116:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>133</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='covered-line'><pre>156</pre></td><td class='code'><pre>        <div class='tooltip'>(<span class='tooltip-content'>136</span></div><div class='tooltip'>M[i + 1] &gt;= 0<span class='tooltip-content'>136</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L117' href='#L117'><span>117:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>133</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='covered-line'><pre>136</pre></td><td class='code'><pre>         <div class='tooltip'>static_cast&lt;unsigned&gt;(M[i + 1]) != i + NumElts + WhichResult<span class='tooltip-content'>133</span></div>))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L118' href='#L118'><span>118:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>92</span>, <span class='None'>False</span>: <span class='covered-line'>41</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L116'><span>116:9</span></a></span>) to (<span class='line-number'><a href='#L116'><span>118:71</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (116:10)
     Condition C2 --> (116:23)
     Condition C3 --> (117:10)
     Condition C4 --> (118:10)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  F,  -  = F      }
  2 { T,  F,  F,  -  = F      }
  3 { T,  F,  T,  F  = F      }
  4 { T,  T,  -,  -  = T      }
  5 { F,  -,  T,  T  = T      }
  6 { T,  F,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (1,5)
  C4-Pair: covered: (3,6)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='covered-line'><pre>112</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='covered-line'><pre>156</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='covered-line'><pre>120</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Check if a G_EXT instruction can handle a shuffle mask \p M when the vector</pre></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// sources of the shuffle are different.</pre></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>std::optional&lt;std::pair&lt;bool, uint64_t&gt;&gt; getExtMask(ArrayRef&lt;int&gt; M,</pre></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='covered-line'><pre>340</pre></td><td class='code'><pre>                                                    unsigned NumElts) {</pre></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Look for the first non-undef element.</pre></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='covered-line'><pre>350</pre></td><td class='code'><pre>  auto FirstRealElt = find_if(M, [](int Elt) { return Elt &gt;= 0; });</pre></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='covered-line'><pre>340</pre></td><td class='code'><pre>  if (FirstRealElt == M.end())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L130' href='#L130'><span>130:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>339</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Use APInt to handle overflow when calculating expected element.</pre></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='covered-line'><pre>339</pre></td><td class='code'><pre>  unsigned MaskBits = APInt(32, NumElts * 2).logBase2();</pre></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='covered-line'><pre>339</pre></td><td class='code'><pre>  APInt ExpectedElt = APInt(MaskBits, *FirstRealElt + 1);</pre></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The following shuffle indices must be the successive elements after the</pre></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // first real element.</pre></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='covered-line'><pre>339</pre></td><td class='code'><pre>  if (any_of(</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L139' href='#L139'><span>139:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>202</span>, <span class='None'>False</span>: <span class='covered-line'>137</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='covered-line'><pre>339</pre></td><td class='code'><pre>          make_range(std::next(FirstRealElt), M.end()),</pre></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='covered-line'><pre>1.25k</pre></td><td class='code'><pre>          [&amp;ExpectedElt](int Elt) { return Elt != ExpectedElt++ &amp;&amp; <div class='tooltip'>Elt &gt;= 0<span class='tooltip-content'>697</span></div>; }))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L141' href='#L141'><span>141:44</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>697</span>, <span class='None'>False</span>: <span class='covered-line'>558</span>]
  Branch (<span class='line-number'><a name='L141' href='#L141'><span>141:68</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>202</span>, <span class='None'>False</span>: <span class='covered-line'>495</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L141'><span>141:44</span></a></span>) to (<span class='line-number'><a href='#L141'><span>141:76</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (141:44)
     Condition C2 --> (141:68)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='covered-line'><pre>202</pre></td><td class='code'><pre>    return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The index of an EXT is the first element if it is not UNDEF.</pre></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Watch out for the beginning UNDEFs. The EXT index should be the expected</pre></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // value of the first element.  E.g.</pre></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // &lt;-1, -1, 3, ...&gt; is treated as &lt;1, 2, 3, ...&gt;.</pre></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // &lt;-1, -1, 0, 1, ...&gt; is treated as &lt;2*NumElts-2, 2*NumElts-1, 0, 1, ...&gt;.</pre></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // ExpectedElt is the last mask index plus 1.</pre></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='covered-line'><pre>137</pre></td><td class='code'><pre>  uint64_t Imm = ExpectedElt.getZExtValue();</pre></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='covered-line'><pre>137</pre></td><td class='code'><pre>  bool ReverseExt = false;</pre></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // There are two difference cases requiring to reverse input vectors.</pre></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // For example, for vector &lt;4 x i32&gt; we have the following cases,</pre></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Case 1: shufflevector(&lt;4 x i32&gt;,&lt;4 x i32&gt;,&lt;-1, -1, -1, 0&gt;)</pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Case 2: shufflevector(&lt;4 x i32&gt;,&lt;4 x i32&gt;,&lt;-1, -1, 7, 0&gt;)</pre></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // For both cases, we finally use mask &lt;5, 6, 7, 0&gt;, which requires</pre></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // to reverse two input vectors.</pre></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='covered-line'><pre>137</pre></td><td class='code'><pre>  if (Imm &lt; NumElts)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L159' href='#L159'><span>159:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>126</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>    ReverseExt = true;</pre></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='covered-line'><pre>126</pre></td><td class='code'><pre>  else</pre></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='covered-line'><pre>126</pre></td><td class='code'><pre>    Imm -= NumElts;</pre></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='covered-line'><pre>137</pre></td><td class='code'><pre>  return std::make_pair(ReverseExt, Imm);</pre></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='covered-line'><pre>339</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L165' href='#L165'><pre>165</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Determines if \p M is a shuffle vector mask for a UZP of \p NumElts.</pre></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Whether or not G_UZP1 or G_UZP2 should be used is stored in \p WhichResult.</pre></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='covered-line'><pre>155</pre></td><td class='code'><pre>bool isUZPMask(ArrayRef&lt;int&gt; M, unsigned NumElts, unsigned &amp;WhichResult) {</pre></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='covered-line'><pre>155</pre></td><td class='code'><pre>  WhichResult = (M[0] == 0 ? <div class='tooltip'>0<span class='tooltip-content'>84</span></div> : <div class='tooltip'>1<span class='tooltip-content'>71</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L169' href='#L169'><span>169:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>84</span>, <span class='None'>False</span>: <span class='covered-line'>71</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='covered-line'><pre>517</pre></td><td class='code'><pre>  for (unsigned i = 0; i != NumElts; <div class='tooltip'>++i<span class='tooltip-content'>362</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L170' href='#L170'><span>170:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>482</span>, <span class='None'>False</span>: <span class='covered-line'>35</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Skip undef indices.</pre></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='covered-line'><pre>482</pre></td><td class='code'><pre>    if (M[i] &lt; 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L172' href='#L172'><span>172:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>462</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='covered-line'><pre>462</pre></td><td class='code'><pre>    if (static_cast&lt;unsigned&gt;(M[i]) != 2 * i + WhichResult)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L174' href='#L174'><span>174:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>120</span>, <span class='None'>False</span>: <span class='covered-line'>342</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='covered-line'><pre>120</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='covered-line'><pre>462</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='covered-line'><pre>155</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \return true if \p M is a zip mask for a shuffle vector of \p NumElts.</pre></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Whether or not G_ZIP1 or G_ZIP2 should be used is stored in \p WhichResult.</pre></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='covered-line'><pre>202</pre></td><td class='code'><pre>bool isZipMask(ArrayRef&lt;int&gt; M, unsigned NumElts, unsigned &amp;WhichResult) {</pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='covered-line'><pre>202</pre></td><td class='code'><pre>  if (NumElts % 2 != 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L183' href='#L183'><span>183:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>202</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 0 means use ZIP1, 1 means use ZIP2.</pre></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='covered-line'><pre>202</pre></td><td class='code'><pre>  WhichResult = (M[0] == 0 ? <div class='tooltip'>0<span class='tooltip-content'>109</span></div> : <div class='tooltip'>1<span class='tooltip-content'>93</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L187' href='#L187'><span>187:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>109</span>, <span class='None'>False</span>: <span class='covered-line'>93</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='covered-line'><pre>202</pre></td><td class='code'><pre>  unsigned Idx = WhichResult * NumElts / 2;</pre></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='covered-line'><pre>331</pre></td><td class='code'><pre>  for (unsigned i = 0; i != NumElts; <div class='tooltip'>i += 2<span class='tooltip-content'>129</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L189' href='#L189'><span>189:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>284</span>, <span class='None'>False</span>: <span class='covered-line'>47</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='covered-line'><pre>284</pre></td><td class='code'><pre>    if ((M[i] &gt;= 0 &amp;&amp; <div class='tooltip'>static_cast&lt;unsigned&gt;(M[i]) != Idx<span class='tooltip-content'>281</span></div>) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L190' href='#L190'><span>190:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>281</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
  Branch (<span class='line-number'><a name='L190' href='#L190'><span>190:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>76</span>, <span class='None'>False</span>: <span class='covered-line'>205</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='covered-line'><pre>284</pre></td><td class='code'><pre>        <div class='tooltip'>(<span class='tooltip-content'>208</span></div><div class='tooltip'>M[i + 1] &gt;= 0<span class='tooltip-content'>208</span></div> &amp;&amp; <div class='tooltip'>static_cast&lt;unsigned&gt;(M[i + 1]) != Idx + NumElts<span class='tooltip-content'>205</span></div>))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L191' href='#L191'><span>191:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>205</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
  Branch (<span class='line-number'><a name='L191' href='#L191'><span>191:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>79</span>, <span class='None'>False</span>: <span class='covered-line'>126</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L190'><span>190:9</span></a></span>) to (<span class='line-number'><a href='#L190'><span>191:76</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (190:10)
     Condition C2 --> (190:23)
     Condition C3 --> (191:10)
     Condition C4 --> (191:27)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  F,  -  = F      }
  2 { T,  F,  F,  -  = F      }
  3 { T,  F,  T,  F  = F      }
  4 { T,  T,  -,  -  = T      }
  5 { F,  -,  T,  T  = T      }
  6 { T,  F,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (1,5)
  C4-Pair: covered: (3,6)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='covered-line'><pre>155</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L193' href='#L193'><pre>193</pre></a></td><td class='covered-line'><pre>129</pre></td><td class='code'><pre>    Idx += 1;</pre></td></tr><tr><td class='line-number'><a name='L194' href='#L194'><pre>194</pre></a></td><td class='covered-line'><pre>129</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L195' href='#L195'><pre>195</pre></a></td><td class='covered-line'><pre>47</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L196' href='#L196'><pre>196</pre></a></td><td class='covered-line'><pre>202</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L197' href='#L197'><pre>197</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Helper function for matchINS.</pre></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \returns a value when \p M is an ins mask for \p NumInputElements.</pre></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// First element of the returned pair is true when the produced</pre></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// G_INSERT_VECTOR_ELT destination should be the LHS of the G_SHUFFLE_VECTOR.</pre></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Second element is the destination lane for the G_INSERT_VECTOR_ELT.</pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>std::optional&lt;std::pair&lt;bool, int&gt;&gt; isINSMask(ArrayRef&lt;int&gt; M,</pre></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='covered-line'><pre>59</pre></td><td class='code'><pre>                                              int NumInputElements) {</pre></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='covered-line'><pre>59</pre></td><td class='code'><pre>  if (M.size() != static_cast&lt;size_t&gt;(NumInputElements))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L208' href='#L208'><span>208:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>59</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return std::nullopt</span>;</pre></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='covered-line'><pre>59</pre></td><td class='code'><pre>  int NumLHSMatch = 0, NumRHSMatch = 0;</pre></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='covered-line'><pre>59</pre></td><td class='code'><pre>  int LastLHSMismatch = -1, LastRHSMismatch = -1;</pre></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='covered-line'><pre>437</pre></td><td class='code'><pre>  for (int Idx = 0; Idx &lt; NumInputElements; <div class='tooltip'>++Idx<span class='tooltip-content'>378</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L212' href='#L212'><span>212:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>378</span>, <span class='None'>False</span>: <span class='covered-line'>59</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='covered-line'><pre>378</pre></td><td class='code'><pre>    if (M[Idx] == -1) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L213' href='#L213'><span>213:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26</span>, <span class='None'>False</span>: <span class='covered-line'>352</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L214' href='#L214'><pre>214</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>      ++NumLHSMatch;</pre></td></tr><tr><td class='line-number'><a name='L215' href='#L215'><pre>215</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>      ++NumRHSMatch;</pre></td></tr><tr><td class='line-number'><a name='L216' href='#L216'><pre>216</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L217' href='#L217'><pre>217</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L218' href='#L218'><pre>218</pre></a></td><td class='covered-line'><pre>352</pre></td><td class='code'><pre>    M[Idx] == Idx ? <div class='tooltip'>++NumLHSMatch<span class='tooltip-content'>100</span></div> : <div class='tooltip'>LastLHSMismatch = Idx<span class='tooltip-content'>252</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L218' href='#L218'><span>218:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>100</span>, <span class='None'>False</span>: <span class='covered-line'>252</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L219' href='#L219'><pre>219</pre></a></td><td class='covered-line'><pre>352</pre></td><td class='code'><pre>    M[Idx] == Idx + NumInputElements ? <div class='tooltip'>++NumRHSMatch<span class='tooltip-content'>50</span></div> : <div class='tooltip'>LastRHSMismatch = Idx<span class='tooltip-content'>302</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L219' href='#L219'><span>219:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>50</span>, <span class='None'>False</span>: <span class='covered-line'>302</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L220' href='#L220'><pre>220</pre></a></td><td class='covered-line'><pre>352</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L221' href='#L221'><pre>221</pre></a></td><td class='covered-line'><pre>59</pre></td><td class='code'><pre>  const int NumNeededToMatch = NumInputElements - 1;</pre></td></tr><tr><td class='line-number'><a name='L222' href='#L222'><pre>222</pre></a></td><td class='covered-line'><pre>59</pre></td><td class='code'><pre>  if (NumLHSMatch == NumNeededToMatch)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L222' href='#L222'><span>222:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>51</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L223' href='#L223'><pre>223</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    return std::make_pair(true, LastLHSMismatch);</pre></td></tr><tr><td class='line-number'><a name='L224' href='#L224'><pre>224</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>  if (NumRHSMatch == NumNeededToMatch)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L224' href='#L224'><span>224:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>46</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L225' href='#L225'><pre>225</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    return std::make_pair(false, LastRHSMismatch);</pre></td></tr><tr><td class='line-number'><a name='L226' href='#L226'><pre>226</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>  return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L227' href='#L227'><pre>227</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L228' href='#L228'><pre>228</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L229' href='#L229'><pre>229</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \return true if a G_SHUFFLE_VECTOR instruction \p MI can be replaced with a</pre></td></tr><tr><td class='line-number'><a name='L230' href='#L230'><pre>230</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// G_REV instruction. Returns the appropriate G_REV opcode in \p Opc.</pre></td></tr><tr><td class='line-number'><a name='L231' href='#L231'><pre>231</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool matchREV(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L232' href='#L232'><pre>232</pre></a></td><td class='covered-line'><pre>362</pre></td><td class='code'><pre>              ShuffleVectorPseudo &amp;MatchInfo) {</pre></td></tr><tr><td class='line-number'><a name='L233' href='#L233'><pre>233</pre></a></td><td class='covered-line'><pre>362</pre></td><td class='code'><pre>  assert(MI.getOpcode() == TargetOpcode::G_SHUFFLE_VECTOR);</pre></td></tr><tr><td class='line-number'><a name='L234' href='#L234'><pre>234</pre></a></td><td class='covered-line'><pre>362</pre></td><td class='code'><pre>  ArrayRef&lt;int&gt; ShuffleMask = MI.getOperand(3).getShuffleMask();</pre></td></tr><tr><td class='line-number'><a name='L235' href='#L235'><pre>235</pre></a></td><td class='covered-line'><pre>362</pre></td><td class='code'><pre>  Register Dst = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L236' href='#L236'><pre>236</pre></a></td><td class='covered-line'><pre>362</pre></td><td class='code'><pre>  Register Src = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L237' href='#L237'><pre>237</pre></a></td><td class='covered-line'><pre>362</pre></td><td class='code'><pre>  LLT Ty = MRI.getType(Dst);</pre></td></tr><tr><td class='line-number'><a name='L238' href='#L238'><pre>238</pre></a></td><td class='covered-line'><pre>362</pre></td><td class='code'><pre>  unsigned EltSize = Ty.getScalarSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L239' href='#L239'><pre>239</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L240' href='#L240'><pre>240</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Element size for a rev cannot be 64.</pre></td></tr><tr><td class='line-number'><a name='L241' href='#L241'><pre>241</pre></a></td><td class='covered-line'><pre>362</pre></td><td class='code'><pre>  if (EltSize == 64)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L241' href='#L241'><span>241:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>33</span>, <span class='None'>False</span>: <span class='covered-line'>329</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L242' href='#L242'><pre>242</pre></a></td><td class='covered-line'><pre>33</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L243' href='#L243'><pre>243</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L244' href='#L244'><pre>244</pre></a></td><td class='covered-line'><pre>329</pre></td><td class='code'><pre>  unsigned NumElts = Ty.getNumElements();</pre></td></tr><tr><td class='line-number'><a name='L245' href='#L245'><pre>245</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L246' href='#L246'><pre>246</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Try to produce a G_REV instruction</pre></td></tr><tr><td class='line-number'><a name='L247' href='#L247'><pre>247</pre></a></td><td class='covered-line'><pre>954</pre></td><td class='code'><pre>  for (unsigned LaneSize : {64U, 32U, 16U}) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L247' href='#L247'><span>247:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>954</span>, <span class='None'>False</span>: <span class='covered-line'>307</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L248' href='#L248'><pre>248</pre></a></td><td class='covered-line'><pre>954</pre></td><td class='code'><pre>    if (isREVMask(ShuffleMask, EltSize, NumElts, LaneSize)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L248' href='#L248'><span>248:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22</span>, <span class='None'>False</span>: <span class='covered-line'>932</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L249' href='#L249'><pre>249</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>      unsigned Opcode;</pre></td></tr><tr><td class='line-number'><a name='L250' href='#L250'><pre>250</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>      if (LaneSize == 64U)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L250' href='#L250'><span>250:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L251' href='#L251'><pre>251</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>        Opcode = AArch64::G_REV64;</pre></td></tr><tr><td class='line-number'><a name='L252' href='#L252'><pre>252</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>      else if (LaneSize == 32U)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L252' href='#L252'><span>252:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L253' href='#L253'><pre>253</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>        Opcode = AArch64::G_REV32;</pre></td></tr><tr><td class='line-number'><a name='L254' href='#L254'><pre>254</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      else</pre></td></tr><tr><td class='line-number'><a name='L255' href='#L255'><pre>255</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>        Opcode = AArch64::G_REV16;</pre></td></tr><tr><td class='line-number'><a name='L256' href='#L256'><pre>256</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L257' href='#L257'><pre>257</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>      MatchInfo = ShuffleVectorPseudo(Opcode, Dst, {Src});</pre></td></tr><tr><td class='line-number'><a name='L258' href='#L258'><pre>258</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L259' href='#L259'><pre>259</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L260' href='#L260'><pre>260</pre></a></td><td class='covered-line'><pre>954</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L261' href='#L261'><pre>261</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L262' href='#L262'><pre>262</pre></a></td><td class='covered-line'><pre>307</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L263' href='#L263'><pre>263</pre></a></td><td class='covered-line'><pre>329</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L264' href='#L264'><pre>264</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L265' href='#L265'><pre>265</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \return true if a G_SHUFFLE_VECTOR instruction \p MI can be replaced with</pre></td></tr><tr><td class='line-number'><a name='L266' href='#L266'><pre>266</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// a G_TRN1 or G_TRN2 instruction.</pre></td></tr><tr><td class='line-number'><a name='L267' href='#L267'><pre>267</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool matchTRN(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L268' href='#L268'><pre>268</pre></a></td><td class='covered-line'><pre>120</pre></td><td class='code'><pre>              ShuffleVectorPseudo &amp;MatchInfo) {</pre></td></tr><tr><td class='line-number'><a name='L269' href='#L269'><pre>269</pre></a></td><td class='covered-line'><pre>120</pre></td><td class='code'><pre>  assert(MI.getOpcode() == TargetOpcode::G_SHUFFLE_VECTOR);</pre></td></tr><tr><td class='line-number'><a name='L270' href='#L270'><pre>270</pre></a></td><td class='covered-line'><pre>120</pre></td><td class='code'><pre>  unsigned WhichResult;</pre></td></tr><tr><td class='line-number'><a name='L271' href='#L271'><pre>271</pre></a></td><td class='covered-line'><pre>120</pre></td><td class='code'><pre>  ArrayRef&lt;int&gt; ShuffleMask = MI.getOperand(3).getShuffleMask();</pre></td></tr><tr><td class='line-number'><a name='L272' href='#L272'><pre>272</pre></a></td><td class='covered-line'><pre>120</pre></td><td class='code'><pre>  Register Dst = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L273' href='#L273'><pre>273</pre></a></td><td class='covered-line'><pre>120</pre></td><td class='code'><pre>  unsigned NumElts = MRI.getType(Dst).getNumElements();</pre></td></tr><tr><td class='line-number'><a name='L274' href='#L274'><pre>274</pre></a></td><td class='covered-line'><pre>120</pre></td><td class='code'><pre>  if (!isTRNMask(ShuffleMask, NumElts, WhichResult))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L274' href='#L274'><span>274:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>112</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L275' href='#L275'><pre>275</pre></a></td><td class='covered-line'><pre>112</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L276' href='#L276'><pre>276</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  unsigned Opc = (WhichResult == 0) ? <div class='tooltip'>AArch64::G_TRN1<span class='tooltip-content'>4</span></div> : <div class='tooltip'>AArch64::G_TRN2<span class='tooltip-content'>4</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L276' href='#L276'><span>276:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L277' href='#L277'><pre>277</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  Register V1 = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L278' href='#L278'><pre>278</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  Register V2 = MI.getOperand(2).getReg();</pre></td></tr><tr><td class='line-number'><a name='L279' href='#L279'><pre>279</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  MatchInfo = ShuffleVectorPseudo(Opc, Dst, {V1, V2});</pre></td></tr><tr><td class='line-number'><a name='L280' href='#L280'><pre>280</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L281' href='#L281'><pre>281</pre></a></td><td class='covered-line'><pre>120</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L282' href='#L282'><pre>282</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L283' href='#L283'><pre>283</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \return true if a G_SHUFFLE_VECTOR instruction \p MI can be replaced with</pre></td></tr><tr><td class='line-number'><a name='L284' href='#L284'><pre>284</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// a G_UZP1 or G_UZP2 instruction.</pre></td></tr><tr><td class='line-number'><a name='L285' href='#L285'><pre>285</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L286' href='#L286'><pre>286</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \param [in] MI - The shuffle vector instruction.</pre></td></tr><tr><td class='line-number'><a name='L287' href='#L287'><pre>287</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \param [out] MatchInfo - Either G_UZP1 or G_UZP2 on success.</pre></td></tr><tr><td class='line-number'><a name='L288' href='#L288'><pre>288</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool matchUZP(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L289' href='#L289'><pre>289</pre></a></td><td class='covered-line'><pre>155</pre></td><td class='code'><pre>              ShuffleVectorPseudo &amp;MatchInfo) {</pre></td></tr><tr><td class='line-number'><a name='L290' href='#L290'><pre>290</pre></a></td><td class='covered-line'><pre>155</pre></td><td class='code'><pre>  assert(MI.getOpcode() == TargetOpcode::G_SHUFFLE_VECTOR);</pre></td></tr><tr><td class='line-number'><a name='L291' href='#L291'><pre>291</pre></a></td><td class='covered-line'><pre>155</pre></td><td class='code'><pre>  unsigned WhichResult;</pre></td></tr><tr><td class='line-number'><a name='L292' href='#L292'><pre>292</pre></a></td><td class='covered-line'><pre>155</pre></td><td class='code'><pre>  ArrayRef&lt;int&gt; ShuffleMask = MI.getOperand(3).getShuffleMask();</pre></td></tr><tr><td class='line-number'><a name='L293' href='#L293'><pre>293</pre></a></td><td class='covered-line'><pre>155</pre></td><td class='code'><pre>  Register Dst = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L294' href='#L294'><pre>294</pre></a></td><td class='covered-line'><pre>155</pre></td><td class='code'><pre>  unsigned NumElts = MRI.getType(Dst).getNumElements();</pre></td></tr><tr><td class='line-number'><a name='L295' href='#L295'><pre>295</pre></a></td><td class='covered-line'><pre>155</pre></td><td class='code'><pre>  if (!isUZPMask(ShuffleMask, NumElts, WhichResult))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L295' href='#L295'><span>295:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>120</span>, <span class='None'>False</span>: <span class='covered-line'>35</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L296' href='#L296'><pre>296</pre></a></td><td class='covered-line'><pre>120</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L297' href='#L297'><pre>297</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>  unsigned Opc = (WhichResult == 0) ? <div class='tooltip'>AArch64::G_UZP1<span class='tooltip-content'>16</span></div> : <div class='tooltip'>AArch64::G_UZP2<span class='tooltip-content'>19</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L297' href='#L297'><span>297:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>19</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L298' href='#L298'><pre>298</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>  Register V1 = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L299' href='#L299'><pre>299</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>  Register V2 = MI.getOperand(2).getReg();</pre></td></tr><tr><td class='line-number'><a name='L300' href='#L300'><pre>300</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>  MatchInfo = ShuffleVectorPseudo(Opc, Dst, {V1, V2});</pre></td></tr><tr><td class='line-number'><a name='L301' href='#L301'><pre>301</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L302' href='#L302'><pre>302</pre></a></td><td class='covered-line'><pre>155</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L303' href='#L303'><pre>303</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L304' href='#L304'><pre>304</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool matchZip(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L305' href='#L305'><pre>305</pre></a></td><td class='covered-line'><pre>202</pre></td><td class='code'><pre>              ShuffleVectorPseudo &amp;MatchInfo) {</pre></td></tr><tr><td class='line-number'><a name='L306' href='#L306'><pre>306</pre></a></td><td class='covered-line'><pre>202</pre></td><td class='code'><pre>  assert(MI.getOpcode() == TargetOpcode::G_SHUFFLE_VECTOR);</pre></td></tr><tr><td class='line-number'><a name='L307' href='#L307'><pre>307</pre></a></td><td class='covered-line'><pre>202</pre></td><td class='code'><pre>  unsigned WhichResult;</pre></td></tr><tr><td class='line-number'><a name='L308' href='#L308'><pre>308</pre></a></td><td class='covered-line'><pre>202</pre></td><td class='code'><pre>  ArrayRef&lt;int&gt; ShuffleMask = MI.getOperand(3).getShuffleMask();</pre></td></tr><tr><td class='line-number'><a name='L309' href='#L309'><pre>309</pre></a></td><td class='covered-line'><pre>202</pre></td><td class='code'><pre>  Register Dst = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L310' href='#L310'><pre>310</pre></a></td><td class='covered-line'><pre>202</pre></td><td class='code'><pre>  unsigned NumElts = MRI.getType(Dst).getNumElements();</pre></td></tr><tr><td class='line-number'><a name='L311' href='#L311'><pre>311</pre></a></td><td class='covered-line'><pre>202</pre></td><td class='code'><pre>  if (!isZipMask(ShuffleMask, NumElts, WhichResult))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L311' href='#L311'><span>311:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>155</span>, <span class='None'>False</span>: <span class='covered-line'>47</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L312' href='#L312'><pre>312</pre></a></td><td class='covered-line'><pre>155</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L313' href='#L313'><pre>313</pre></a></td><td class='covered-line'><pre>47</pre></td><td class='code'><pre>  unsigned Opc = (WhichResult == 0) ? <div class='tooltip'>AArch64::G_ZIP1<span class='tooltip-content'>25</span></div> : <div class='tooltip'>AArch64::G_ZIP2<span class='tooltip-content'>22</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L313' href='#L313'><span>313:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25</span>, <span class='None'>False</span>: <span class='covered-line'>22</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L314' href='#L314'><pre>314</pre></a></td><td class='covered-line'><pre>47</pre></td><td class='code'><pre>  Register V1 = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L315' href='#L315'><pre>315</pre></a></td><td class='covered-line'><pre>47</pre></td><td class='code'><pre>  Register V2 = MI.getOperand(2).getReg();</pre></td></tr><tr><td class='line-number'><a name='L316' href='#L316'><pre>316</pre></a></td><td class='covered-line'><pre>47</pre></td><td class='code'><pre>  MatchInfo = ShuffleVectorPseudo(Opc, Dst, {V1, V2});</pre></td></tr><tr><td class='line-number'><a name='L317' href='#L317'><pre>317</pre></a></td><td class='covered-line'><pre>47</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L318' href='#L318'><pre>318</pre></a></td><td class='covered-line'><pre>202</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L319' href='#L319'><pre>319</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L320' href='#L320'><pre>320</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Helper function for matchDup.</pre></td></tr><tr><td class='line-number'><a name='L321' href='#L321'><pre>321</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool matchDupFromInsertVectorElt(int Lane, MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L322' href='#L322'><pre>322</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                 MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L323' href='#L323'><pre>323</pre></a></td><td class='covered-line'><pre>108</pre></td><td class='code'><pre>                                 ShuffleVectorPseudo &amp;MatchInfo) {</pre></td></tr><tr><td class='line-number'><a name='L324' href='#L324'><pre>324</pre></a></td><td class='covered-line'><pre>108</pre></td><td class='code'><pre>  if (Lane != 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L324' href='#L324'><span>324:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>29</span>, <span class='None'>False</span>: <span class='covered-line'>79</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L325' href='#L325'><pre>325</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L326' href='#L326'><pre>326</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L327' href='#L327'><pre>327</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Try to match a vector splat operation into a dup instruction.</pre></td></tr><tr><td class='line-number'><a name='L328' href='#L328'><pre>328</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We&apos;re looking for this pattern:</pre></td></tr><tr><td class='line-number'><a name='L329' href='#L329'><pre>329</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L330' href='#L330'><pre>330</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // %scalar:gpr(s64) = COPY $x0</pre></td></tr><tr><td class='line-number'><a name='L331' href='#L331'><pre>331</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // %undef:fpr(&lt;2 x s64&gt;) = G_IMPLICIT_DEF</pre></td></tr><tr><td class='line-number'><a name='L332' href='#L332'><pre>332</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // %cst0:gpr(s32) = G_CONSTANT i32 0</pre></td></tr><tr><td class='line-number'><a name='L333' href='#L333'><pre>333</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // %zerovec:fpr(&lt;2 x s32&gt;) = G_BUILD_VECTOR %cst0(s32), %cst0(s32)</pre></td></tr><tr><td class='line-number'><a name='L334' href='#L334'><pre>334</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // %ins:fpr(&lt;2 x s64&gt;) = G_INSERT_VECTOR_ELT %undef, %scalar(s64), %cst0(s32)</pre></td></tr><tr><td class='line-number'><a name='L335' href='#L335'><pre>335</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // %splat:fpr(&lt;2 x s64&gt;) = G_SHUFFLE_VECTOR %ins(&lt;2 x s64&gt;), %undef,</pre></td></tr><tr><td class='line-number'><a name='L336' href='#L336'><pre>336</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // %zerovec(&lt;2 x s32&gt;)</pre></td></tr><tr><td class='line-number'><a name='L337' href='#L337'><pre>337</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L338' href='#L338'><pre>338</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // ...into:</pre></td></tr><tr><td class='line-number'><a name='L339' href='#L339'><pre>339</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // %splat = G_DUP %scalar</pre></td></tr><tr><td class='line-number'><a name='L340' href='#L340'><pre>340</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L341' href='#L341'><pre>341</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Begin matching the insert.</pre></td></tr><tr><td class='line-number'><a name='L342' href='#L342'><pre>342</pre></a></td><td class='covered-line'><pre>79</pre></td><td class='code'><pre>  auto *InsMI = getOpcodeDef(TargetOpcode::G_INSERT_VECTOR_ELT,</pre></td></tr><tr><td class='line-number'><a name='L343' href='#L343'><pre>343</pre></a></td><td class='covered-line'><pre>79</pre></td><td class='code'><pre>                             MI.getOperand(1).getReg(), MRI);</pre></td></tr><tr><td class='line-number'><a name='L344' href='#L344'><pre>344</pre></a></td><td class='covered-line'><pre>79</pre></td><td class='code'><pre>  if (!InsMI)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L344' href='#L344'><span>344:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>68</span>, <span class='None'>False</span>: <span class='covered-line'>11</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L345' href='#L345'><pre>345</pre></a></td><td class='covered-line'><pre>68</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L346' href='#L346'><pre>346</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Match the undef vector operand.</pre></td></tr><tr><td class='line-number'><a name='L347' href='#L347'><pre>347</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>  if (!getOpcodeDef(TargetOpcode::G_IMPLICIT_DEF, InsMI-&gt;getOperand(1).getReg(),</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L347' href='#L347'><span>347:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>11</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L348' href='#L348'><pre>348</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>                    MRI))</pre></td></tr><tr><td class='line-number'><a name='L349' href='#L349'><pre>349</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L350' href='#L350'><pre>350</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L351' href='#L351'><pre>351</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Match the index constant 0.</pre></td></tr><tr><td class='line-number'><a name='L352' href='#L352'><pre>352</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>  if (!mi_match(InsMI-&gt;getOperand(3).getReg(), MRI, m_ZeroInt()))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L352' href='#L352'><span>352:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>11</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L353' href='#L353'><pre>353</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L354' href='#L354'><pre>354</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L355' href='#L355'><pre>355</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>  MatchInfo = ShuffleVectorPseudo(AArch64::G_DUP, MI.getOperand(0).getReg(),</pre></td></tr><tr><td class='line-number'><a name='L356' href='#L356'><pre>356</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>                                  {InsMI-&gt;getOperand(2).getReg()});</pre></td></tr><tr><td class='line-number'><a name='L357' href='#L357'><pre>357</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L358' href='#L358'><pre>358</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L359' href='#L359'><pre>359</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L360' href='#L360'><pre>360</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Helper function for matchDup.</pre></td></tr><tr><td class='line-number'><a name='L361' href='#L361'><pre>361</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool matchDupFromBuildVector(int Lane, MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L362' href='#L362'><pre>362</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                             MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L363' href='#L363'><pre>363</pre></a></td><td class='covered-line'><pre>97</pre></td><td class='code'><pre>                             ShuffleVectorPseudo &amp;MatchInfo) {</pre></td></tr><tr><td class='line-number'><a name='L364' href='#L364'><pre>364</pre></a></td><td class='covered-line'><pre>97</pre></td><td class='code'><pre>  assert(Lane &gt;= 0 &amp;&amp; &quot;Expected positive lane?&quot;);</pre></td></tr><tr><td class='line-number'><a name='L365' href='#L365'><pre>365</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Test if the LHS is a BUILD_VECTOR. If it is, then we can just reference the</pre></td></tr><tr><td class='line-number'><a name='L366' href='#L366'><pre>366</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // lane&apos;s definition directly.</pre></td></tr><tr><td class='line-number'><a name='L367' href='#L367'><pre>367</pre></a></td><td class='covered-line'><pre>97</pre></td><td class='code'><pre>  auto *BuildVecMI = getOpcodeDef(TargetOpcode::G_BUILD_VECTOR,</pre></td></tr><tr><td class='line-number'><a name='L368' href='#L368'><pre>368</pre></a></td><td class='covered-line'><pre>97</pre></td><td class='code'><pre>                                  MI.getOperand(1).getReg(), MRI);</pre></td></tr><tr><td class='line-number'><a name='L369' href='#L369'><pre>369</pre></a></td><td class='covered-line'><pre>97</pre></td><td class='code'><pre>  if (!BuildVecMI)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L369' href='#L369'><span>369:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>69</span>, <span class='None'>False</span>: <span class='covered-line'>28</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L370' href='#L370'><pre>370</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L371' href='#L371'><pre>371</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>  Register Reg = BuildVecMI-&gt;getOperand(Lane + 1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L372' href='#L372'><pre>372</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>  MatchInfo =</pre></td></tr><tr><td class='line-number'><a name='L373' href='#L373'><pre>373</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>      ShuffleVectorPseudo(AArch64::G_DUP, MI.getOperand(0).getReg(), {Reg});</pre></td></tr><tr><td class='line-number'><a name='L374' href='#L374'><pre>374</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L375' href='#L375'><pre>375</pre></a></td><td class='covered-line'><pre>97</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L376' href='#L376'><pre>376</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L377' href='#L377'><pre>377</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool matchDup(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L378' href='#L378'><pre>378</pre></a></td><td class='covered-line'><pre>401</pre></td><td class='code'><pre>              ShuffleVectorPseudo &amp;MatchInfo) {</pre></td></tr><tr><td class='line-number'><a name='L379' href='#L379'><pre>379</pre></a></td><td class='covered-line'><pre>401</pre></td><td class='code'><pre>  assert(MI.getOpcode() == TargetOpcode::G_SHUFFLE_VECTOR);</pre></td></tr><tr><td class='line-number'><a name='L380' href='#L380'><pre>380</pre></a></td><td class='covered-line'><pre>401</pre></td><td class='code'><pre>  auto MaybeLane = getSplatIndex(MI);</pre></td></tr><tr><td class='line-number'><a name='L381' href='#L381'><pre>381</pre></a></td><td class='covered-line'><pre>401</pre></td><td class='code'><pre>  if (!MaybeLane)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L381' href='#L381'><span>381:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>293</span>, <span class='None'>False</span>: <span class='covered-line'>108</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L382' href='#L382'><pre>382</pre></a></td><td class='covered-line'><pre>293</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L383' href='#L383'><pre>383</pre></a></td><td class='covered-line'><pre>108</pre></td><td class='code'><pre>  int Lane = *MaybeLane;</pre></td></tr><tr><td class='line-number'><a name='L384' href='#L384'><pre>384</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If this is undef splat, generate it via &quot;just&quot; vdup, if possible.</pre></td></tr><tr><td class='line-number'><a name='L385' href='#L385'><pre>385</pre></a></td><td class='covered-line'><pre>108</pre></td><td class='code'><pre>  if (Lane &lt; 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L385' href='#L385'><span>385:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>108</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L386' href='#L386'><pre>386</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>Lane = 0</span>;</pre></td></tr><tr><td class='line-number'><a name='L387' href='#L387'><pre>387</pre></a></td><td class='covered-line'><pre>108</pre></td><td class='code'><pre>  if (matchDupFromInsertVectorElt(Lane, MI, MRI, MatchInfo))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L387' href='#L387'><span>387:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>97</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L388' href='#L388'><pre>388</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L389' href='#L389'><pre>389</pre></a></td><td class='covered-line'><pre>97</pre></td><td class='code'><pre>  if (matchDupFromBuildVector(Lane, MI, MRI, MatchInfo))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L389' href='#L389'><span>389:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>69</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L390' href='#L390'><pre>390</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L391' href='#L391'><pre>391</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L392' href='#L392'><pre>392</pre></a></td><td class='covered-line'><pre>97</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L393' href='#L393'><pre>393</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L394' href='#L394'><pre>394</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Check if an EXT instruction can handle the shuffle mask when the vector</pre></td></tr><tr><td class='line-number'><a name='L395' href='#L395'><pre>395</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// sources of the shuffle are the same.</pre></td></tr><tr><td class='line-number'><a name='L396' href='#L396'><pre>396</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>bool isSingletonExtMask(ArrayRef&lt;int&gt; M, LLT Ty) {</pre></td></tr><tr><td class='line-number'><a name='L397' href='#L397'><pre>397</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>  unsigned NumElts = Ty.getNumElements();</pre></td></tr><tr><td class='line-number'><a name='L398' href='#L398'><pre>398</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L399' href='#L399'><pre>399</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Assume that the first shuffle index is not UNDEF.  Fail if it is.</pre></td></tr><tr><td class='line-number'><a name='L400' href='#L400'><pre>400</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>  if (M[0] &lt; 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L400' href='#L400'><span>400:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>50</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L401' href='#L401'><pre>401</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L402' href='#L402'><pre>402</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L403' href='#L403'><pre>403</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If this is a VEXT shuffle, the immediate value is the index of the first</pre></td></tr><tr><td class='line-number'><a name='L404' href='#L404'><pre>404</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // element.  The other shuffle indices must be the successive elements after</pre></td></tr><tr><td class='line-number'><a name='L405' href='#L405'><pre>405</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // the first one.</pre></td></tr><tr><td class='line-number'><a name='L406' href='#L406'><pre>406</pre></a></td><td class='covered-line'><pre>50</pre></td><td class='code'><pre>  unsigned ExpectedElt = M[0];</pre></td></tr><tr><td class='line-number'><a name='L407' href='#L407'><pre>407</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>  for (unsigned I = 1; I &lt; NumElts; <div class='tooltip'>++I<span class='tooltip-content'>2</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L407' href='#L407'><span>407:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>51</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L408' href='#L408'><pre>408</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Increment the expected index.  If it wraps around, just follow it</pre></td></tr><tr><td class='line-number'><a name='L409' href='#L409'><pre>409</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // back to index zero and keep going.</pre></td></tr><tr><td class='line-number'><a name='L410' href='#L410'><pre>410</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>    ++ExpectedElt;</pre></td></tr><tr><td class='line-number'><a name='L411' href='#L411'><pre>411</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>    if (ExpectedElt == NumElts)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L411' href='#L411'><span>411:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>42</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L412' href='#L412'><pre>412</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>      ExpectedElt = 0;</pre></td></tr><tr><td class='line-number'><a name='L413' href='#L413'><pre>413</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L414' href='#L414'><pre>414</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>    if (M[I] &lt; 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L414' href='#L414'><span>414:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>51</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L415' href='#L415'><pre>415</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>continue</span>; // Ignore UNDEF indices.</pre></td></tr><tr><td class='line-number'><a name='L416' href='#L416'><pre>416</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>    if (ExpectedElt != static_cast&lt;unsigned&gt;(M[I]))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L416' href='#L416'><span>416:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>49</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L417' href='#L417'><pre>417</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L418' href='#L418'><pre>418</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L419' href='#L419'><pre>419</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L420' href='#L420'><pre>420</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L421' href='#L421'><pre>421</pre></a></td><td class='covered-line'><pre>50</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L422' href='#L422'><pre>422</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L423' href='#L423'><pre>423</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool matchEXT(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L424' href='#L424'><pre>424</pre></a></td><td class='covered-line'><pre>340</pre></td><td class='code'><pre>              ShuffleVectorPseudo &amp;MatchInfo) {</pre></td></tr><tr><td class='line-number'><a name='L425' href='#L425'><pre>425</pre></a></td><td class='covered-line'><pre>340</pre></td><td class='code'><pre>  assert(MI.getOpcode() == TargetOpcode::G_SHUFFLE_VECTOR);</pre></td></tr><tr><td class='line-number'><a name='L426' href='#L426'><pre>426</pre></a></td><td class='covered-line'><pre>340</pre></td><td class='code'><pre>  Register Dst = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L427' href='#L427'><pre>427</pre></a></td><td class='covered-line'><pre>340</pre></td><td class='code'><pre>  LLT DstTy = MRI.getType(Dst);</pre></td></tr><tr><td class='line-number'><a name='L428' href='#L428'><pre>428</pre></a></td><td class='covered-line'><pre>340</pre></td><td class='code'><pre>  Register V1 = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L429' href='#L429'><pre>429</pre></a></td><td class='covered-line'><pre>340</pre></td><td class='code'><pre>  Register V2 = MI.getOperand(2).getReg();</pre></td></tr><tr><td class='line-number'><a name='L430' href='#L430'><pre>430</pre></a></td><td class='covered-line'><pre>340</pre></td><td class='code'><pre>  auto Mask = MI.getOperand(3).getShuffleMask();</pre></td></tr><tr><td class='line-number'><a name='L431' href='#L431'><pre>431</pre></a></td><td class='covered-line'><pre>340</pre></td><td class='code'><pre>  uint64_t Imm;</pre></td></tr><tr><td class='line-number'><a name='L432' href='#L432'><pre>432</pre></a></td><td class='covered-line'><pre>340</pre></td><td class='code'><pre>  auto ExtInfo = getExtMask(Mask, DstTy.getNumElements());</pre></td></tr><tr><td class='line-number'><a name='L433' href='#L433'><pre>433</pre></a></td><td class='covered-line'><pre>340</pre></td><td class='code'><pre>  uint64_t ExtFactor = MRI.getType(V1).getScalarSizeInBits() / 8;</pre></td></tr><tr><td class='line-number'><a name='L434' href='#L434'><pre>434</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L435' href='#L435'><pre>435</pre></a></td><td class='covered-line'><pre>340</pre></td><td class='code'><pre>  if (!ExtInfo) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L435' href='#L435'><span>435:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>203</span>, <span class='None'>False</span>: <span class='covered-line'>137</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L436' href='#L436'><pre>436</pre></a></td><td class='covered-line'><pre>203</pre></td><td class='code'><pre>    if (!getOpcodeDef&lt;GImplicitDef&gt;(V2, MRI) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L436' href='#L436'><span>436:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>151</span>, <span class='None'>False</span>: <span class='covered-line'>52</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L437' href='#L437'><pre>437</pre></a></td><td class='covered-line'><pre>203</pre></td><td class='code'><pre>        <div class='tooltip'>!isSingletonExtMask(Mask, DstTy)<span class='tooltip-content'>52</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L437' href='#L437'><span>437:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>51</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L436'><span>436:9</span></a></span>) to (<span class='line-number'><a href='#L436'><span>437:41</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (436:9)
     Condition C2 --> (437:9)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L438' href='#L438'><pre>438</pre></a></td><td class='covered-line'><pre>202</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L439' href='#L439'><pre>439</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L440' href='#L440'><pre>440</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    Imm = Mask[0] * ExtFactor;</pre></td></tr><tr><td class='line-number'><a name='L441' href='#L441'><pre>441</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    MatchInfo = ShuffleVectorPseudo(AArch64::G_EXT, Dst, {V1, V1, Imm});</pre></td></tr><tr><td class='line-number'><a name='L442' href='#L442'><pre>442</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L443' href='#L443'><pre>443</pre></a></td><td class='covered-line'><pre>203</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L444' href='#L444'><pre>444</pre></a></td><td class='covered-line'><pre>137</pre></td><td class='code'><pre>  bool ReverseExt;</pre></td></tr><tr><td class='line-number'><a name='L445' href='#L445'><pre>445</pre></a></td><td class='covered-line'><pre>137</pre></td><td class='code'><pre>  std::tie(ReverseExt, Imm) = *ExtInfo;</pre></td></tr><tr><td class='line-number'><a name='L446' href='#L446'><pre>446</pre></a></td><td class='covered-line'><pre>137</pre></td><td class='code'><pre>  if (ReverseExt)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L446' href='#L446'><span>446:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>126</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L447' href='#L447'><pre>447</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>    std::swap(V1, V2);</pre></td></tr><tr><td class='line-number'><a name='L448' href='#L448'><pre>448</pre></a></td><td class='covered-line'><pre>137</pre></td><td class='code'><pre>  Imm *= ExtFactor;</pre></td></tr><tr><td class='line-number'><a name='L449' href='#L449'><pre>449</pre></a></td><td class='covered-line'><pre>137</pre></td><td class='code'><pre>  MatchInfo = ShuffleVectorPseudo(AArch64::G_EXT, Dst, {V1, V2, Imm});</pre></td></tr><tr><td class='line-number'><a name='L450' href='#L450'><pre>450</pre></a></td><td class='covered-line'><pre>137</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L451' href='#L451'><pre>451</pre></a></td><td class='covered-line'><pre>340</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L452' href='#L452'><pre>452</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L453' href='#L453'><pre>453</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Replace a G_SHUFFLE_VECTOR instruction with a pseudo.</pre></td></tr><tr><td class='line-number'><a name='L454' href='#L454'><pre>454</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \p Opc is the opcode to use. \p MI is the G_SHUFFLE_VECTOR.</pre></td></tr><tr><td class='line-number'><a name='L455' href='#L455'><pre>455</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void applyShuffleVectorPseudo(MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L456' href='#L456'><pre>456</pre></a></td><td class='covered-line'><pre>151</pre></td><td class='code'><pre>                              ShuffleVectorPseudo &amp;MatchInfo) {</pre></td></tr><tr><td class='line-number'><a name='L457' href='#L457'><pre>457</pre></a></td><td class='covered-line'><pre>151</pre></td><td class='code'><pre>  MachineIRBuilder MIRBuilder(MI);</pre></td></tr><tr><td class='line-number'><a name='L458' href='#L458'><pre>458</pre></a></td><td class='covered-line'><pre>151</pre></td><td class='code'><pre>  MIRBuilder.buildInstr(MatchInfo.Opc, {MatchInfo.Dst}, MatchInfo.SrcOps);</pre></td></tr><tr><td class='line-number'><a name='L459' href='#L459'><pre>459</pre></a></td><td class='covered-line'><pre>151</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L460' href='#L460'><pre>460</pre></a></td><td class='covered-line'><pre>151</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L461' href='#L461'><pre>461</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L462' href='#L462'><pre>462</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Replace a G_SHUFFLE_VECTOR instruction with G_EXT.</pre></td></tr><tr><td class='line-number'><a name='L463' href='#L463'><pre>463</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Special-cased because the constant operand must be emitted as a G_CONSTANT</pre></td></tr><tr><td class='line-number'><a name='L464' href='#L464'><pre>464</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// for the imported tablegen patterns to work.</pre></td></tr><tr><td class='line-number'><a name='L465' href='#L465'><pre>465</pre></a></td><td class='covered-line'><pre>138</pre></td><td class='code'><pre>void applyEXT(MachineInstr &amp;MI, ShuffleVectorPseudo &amp;MatchInfo) {</pre></td></tr><tr><td class='line-number'><a name='L466' href='#L466'><pre>466</pre></a></td><td class='covered-line'><pre>138</pre></td><td class='code'><pre>  MachineIRBuilder MIRBuilder(MI);</pre></td></tr><tr><td class='line-number'><a name='L467' href='#L467'><pre>467</pre></a></td><td class='covered-line'><pre>138</pre></td><td class='code'><pre>  if (MatchInfo.SrcOps[2].getImm() == 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L467' href='#L467'><span>467:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>49</span>, <span class='None'>False</span>: <span class='covered-line'>89</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L468' href='#L468'><pre>468</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>    MIRBuilder.buildCopy(MatchInfo.Dst, MatchInfo.SrcOps[0]);</pre></td></tr><tr><td class='line-number'><a name='L469' href='#L469'><pre>469</pre></a></td><td class='covered-line'><pre>89</pre></td><td class='code'><pre>  else {</pre></td></tr><tr><td class='line-number'><a name='L470' href='#L470'><pre>470</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Tablegen patterns expect an i32 G_CONSTANT as the final op.</pre></td></tr><tr><td class='line-number'><a name='L471' href='#L471'><pre>471</pre></a></td><td class='covered-line'><pre>89</pre></td><td class='code'><pre>    auto Cst =</pre></td></tr><tr><td class='line-number'><a name='L472' href='#L472'><pre>472</pre></a></td><td class='covered-line'><pre>89</pre></td><td class='code'><pre>        MIRBuilder.buildConstant(LLT::scalar(32), MatchInfo.SrcOps[2].getImm());</pre></td></tr><tr><td class='line-number'><a name='L473' href='#L473'><pre>473</pre></a></td><td class='covered-line'><pre>89</pre></td><td class='code'><pre>    MIRBuilder.buildInstr(MatchInfo.Opc, {MatchInfo.Dst},</pre></td></tr><tr><td class='line-number'><a name='L474' href='#L474'><pre>474</pre></a></td><td class='covered-line'><pre>89</pre></td><td class='code'><pre>                          {MatchInfo.SrcOps[0], MatchInfo.SrcOps[1], Cst});</pre></td></tr><tr><td class='line-number'><a name='L475' href='#L475'><pre>475</pre></a></td><td class='covered-line'><pre>89</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L476' href='#L476'><pre>476</pre></a></td><td class='covered-line'><pre>138</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L477' href='#L477'><pre>477</pre></a></td><td class='covered-line'><pre>138</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L478' href='#L478'><pre>478</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L479' href='#L479'><pre>479</pre></a></td><td class='covered-line'><pre>202</pre></td><td class='code'><pre>bool matchNonConstInsert(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI) {</pre></td></tr><tr><td class='line-number'><a name='L480' href='#L480'><pre>480</pre></a></td><td class='covered-line'><pre>202</pre></td><td class='code'><pre>  assert(MI.getOpcode() == TargetOpcode::G_INSERT_VECTOR_ELT);</pre></td></tr><tr><td class='line-number'><a name='L481' href='#L481'><pre>481</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L482' href='#L482'><pre>482</pre></a></td><td class='covered-line'><pre>202</pre></td><td class='code'><pre>  auto ValAndVReg =</pre></td></tr><tr><td class='line-number'><a name='L483' href='#L483'><pre>483</pre></a></td><td class='covered-line'><pre>202</pre></td><td class='code'><pre>      getIConstantVRegValWithLookThrough(MI.getOperand(3).getReg(), MRI);</pre></td></tr><tr><td class='line-number'><a name='L484' href='#L484'><pre>484</pre></a></td><td class='covered-line'><pre>202</pre></td><td class='code'><pre>  return !ValAndVReg;</pre></td></tr><tr><td class='line-number'><a name='L485' href='#L485'><pre>485</pre></a></td><td class='covered-line'><pre>202</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L486' href='#L486'><pre>486</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L487' href='#L487'><pre>487</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void applyNonConstInsert(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L488' href='#L488'><pre>488</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>                         MachineIRBuilder &amp;Builder) {</pre></td></tr><tr><td class='line-number'><a name='L489' href='#L489'><pre>489</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  auto &amp;Insert = cast&lt;GInsertVectorElement&gt;(MI);</pre></td></tr><tr><td class='line-number'><a name='L490' href='#L490'><pre>490</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  Builder.setInstrAndDebugLoc(Insert);</pre></td></tr><tr><td class='line-number'><a name='L491' href='#L491'><pre>491</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L492' href='#L492'><pre>492</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  Register Offset = Insert.getIndexReg();</pre></td></tr><tr><td class='line-number'><a name='L493' href='#L493'><pre>493</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  LLT VecTy = MRI.getType(Insert.getReg(0));</pre></td></tr><tr><td class='line-number'><a name='L494' href='#L494'><pre>494</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  LLT EltTy = MRI.getType(Insert.getElementReg());</pre></td></tr><tr><td class='line-number'><a name='L495' href='#L495'><pre>495</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  LLT IdxTy = MRI.getType(Insert.getIndexReg());</pre></td></tr><tr><td class='line-number'><a name='L496' href='#L496'><pre>496</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L497' href='#L497'><pre>497</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Create a stack slot and store the vector into it</pre></td></tr><tr><td class='line-number'><a name='L498' href='#L498'><pre>498</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  MachineFunction &amp;MF = Builder.getMF();</pre></td></tr><tr><td class='line-number'><a name='L499' href='#L499'><pre>499</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  Align Alignment(</pre></td></tr><tr><td class='line-number'><a name='L500' href='#L500'><pre>500</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>      std::min&lt;uint64_t&gt;(VecTy.getSizeInBytes().getKnownMinValue(), 16));</pre></td></tr><tr><td class='line-number'><a name='L501' href='#L501'><pre>501</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  int FrameIdx = MF.getFrameInfo().CreateStackObject(VecTy.getSizeInBytes(),</pre></td></tr><tr><td class='line-number'><a name='L502' href='#L502'><pre>502</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>                                                     Alignment, false);</pre></td></tr><tr><td class='line-number'><a name='L503' href='#L503'><pre>503</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  LLT FramePtrTy = LLT::pointer(0, 64);</pre></td></tr><tr><td class='line-number'><a name='L504' href='#L504'><pre>504</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  MachinePointerInfo PtrInfo = MachinePointerInfo::getFixedStack(MF, FrameIdx);</pre></td></tr><tr><td class='line-number'><a name='L505' href='#L505'><pre>505</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  auto StackTemp = Builder.buildFrameIndex(FramePtrTy, FrameIdx);</pre></td></tr><tr><td class='line-number'><a name='L506' href='#L506'><pre>506</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L507' href='#L507'><pre>507</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  Builder.buildStore(Insert.getOperand(1), StackTemp, PtrInfo, Align(8));</pre></td></tr><tr><td class='line-number'><a name='L508' href='#L508'><pre>508</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L509' href='#L509'><pre>509</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Get the pointer to the element, and be sure not to hit undefined behavior</pre></td></tr><tr><td class='line-number'><a name='L510' href='#L510'><pre>510</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // if the index is out of bounds.</pre></td></tr><tr><td class='line-number'><a name='L511' href='#L511'><pre>511</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  assert(isPowerOf2_64(VecTy.getNumElements()) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L512' href='#L512'><pre>512</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>         &quot;Expected a power-2 vector size&quot;);</pre></td></tr><tr><td class='line-number'><a name='L513' href='#L513'><pre>513</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  auto Mask = Builder.buildConstant(IdxTy, VecTy.getNumElements() - 1);</pre></td></tr><tr><td class='line-number'><a name='L514' href='#L514'><pre>514</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  Register And = Builder.buildAnd(IdxTy, Offset, Mask).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L515' href='#L515'><pre>515</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  auto EltSize = Builder.buildConstant(IdxTy, EltTy.getSizeInBytes());</pre></td></tr><tr><td class='line-number'><a name='L516' href='#L516'><pre>516</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  Register Mul = Builder.buildMul(IdxTy, And, EltSize).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L517' href='#L517'><pre>517</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  Register EltPtr =</pre></td></tr><tr><td class='line-number'><a name='L518' href='#L518'><pre>518</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>      Builder.buildPtrAdd(MRI.getType(StackTemp.getReg(0)), StackTemp, Mul)</pre></td></tr><tr><td class='line-number'><a name='L519' href='#L519'><pre>519</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>          .getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L520' href='#L520'><pre>520</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L521' href='#L521'><pre>521</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Write the inserted element</pre></td></tr><tr><td class='line-number'><a name='L522' href='#L522'><pre>522</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  Builder.buildStore(Insert.getElementReg(), EltPtr, PtrInfo, Align(1));</pre></td></tr><tr><td class='line-number'><a name='L523' href='#L523'><pre>523</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Reload the whole vector.</pre></td></tr><tr><td class='line-number'><a name='L524' href='#L524'><pre>524</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  Builder.buildLoad(Insert.getReg(0), StackTemp, PtrInfo, Align(8));</pre></td></tr><tr><td class='line-number'><a name='L525' href='#L525'><pre>525</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  Insert.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L526' href='#L526'><pre>526</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L527' href='#L527'><pre>527</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L528' href='#L528'><pre>528</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Match a G_SHUFFLE_VECTOR with a mask which corresponds to a</pre></td></tr><tr><td class='line-number'><a name='L529' href='#L529'><pre>529</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// G_INSERT_VECTOR_ELT and G_EXTRACT_VECTOR_ELT pair.</pre></td></tr><tr><td class='line-number'><a name='L530' href='#L530'><pre>530</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L531' href='#L531'><pre>531</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// e.g.</pre></td></tr><tr><td class='line-number'><a name='L532' href='#L532'><pre>532</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///   %shuf = G_SHUFFLE_VECTOR %left, %right, shufflemask(0, 0)</pre></td></tr><tr><td class='line-number'><a name='L533' href='#L533'><pre>533</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L534' href='#L534'><pre>534</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Can be represented as</pre></td></tr><tr><td class='line-number'><a name='L535' href='#L535'><pre>535</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L536' href='#L536'><pre>536</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///   %extract = G_EXTRACT_VECTOR_ELT %left, 0</pre></td></tr><tr><td class='line-number'><a name='L537' href='#L537'><pre>537</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///   %ins = G_INSERT_VECTOR_ELT %left, %extract, 1</pre></td></tr><tr><td class='line-number'><a name='L538' href='#L538'><pre>538</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L539' href='#L539'><pre>539</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool matchINS(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L540' href='#L540'><pre>540</pre></a></td><td class='covered-line'><pre>59</pre></td><td class='code'><pre>              std::tuple&lt;Register, int, Register, int&gt; &amp;MatchInfo) {</pre></td></tr><tr><td class='line-number'><a name='L541' href='#L541'><pre>541</pre></a></td><td class='covered-line'><pre>59</pre></td><td class='code'><pre>  assert(MI.getOpcode() == TargetOpcode::G_SHUFFLE_VECTOR);</pre></td></tr><tr><td class='line-number'><a name='L542' href='#L542'><pre>542</pre></a></td><td class='covered-line'><pre>59</pre></td><td class='code'><pre>  ArrayRef&lt;int&gt; ShuffleMask = MI.getOperand(3).getShuffleMask();</pre></td></tr><tr><td class='line-number'><a name='L543' href='#L543'><pre>543</pre></a></td><td class='covered-line'><pre>59</pre></td><td class='code'><pre>  Register Dst = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L544' href='#L544'><pre>544</pre></a></td><td class='covered-line'><pre>59</pre></td><td class='code'><pre>  int NumElts = MRI.getType(Dst).getNumElements();</pre></td></tr><tr><td class='line-number'><a name='L545' href='#L545'><pre>545</pre></a></td><td class='covered-line'><pre>59</pre></td><td class='code'><pre>  auto DstIsLeftAndDstLane = isINSMask(ShuffleMask, NumElts);</pre></td></tr><tr><td class='line-number'><a name='L546' href='#L546'><pre>546</pre></a></td><td class='covered-line'><pre>59</pre></td><td class='code'><pre>  if (!DstIsLeftAndDstLane)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L546' href='#L546'><span>546:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>46</span>, <span class='None'>False</span>: <span class='covered-line'>13</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L547' href='#L547'><pre>547</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L548' href='#L548'><pre>548</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  bool DstIsLeft;</pre></td></tr><tr><td class='line-number'><a name='L549' href='#L549'><pre>549</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  int DstLane;</pre></td></tr><tr><td class='line-number'><a name='L550' href='#L550'><pre>550</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  std::tie(DstIsLeft, DstLane) = *DstIsLeftAndDstLane;</pre></td></tr><tr><td class='line-number'><a name='L551' href='#L551'><pre>551</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  Register Left = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L552' href='#L552'><pre>552</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  Register Right = MI.getOperand(2).getReg();</pre></td></tr><tr><td class='line-number'><a name='L553' href='#L553'><pre>553</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  Register DstVec = DstIsLeft ? <div class='tooltip'>Left<span class='tooltip-content'>8</span></div> : <div class='tooltip'>Right<span class='tooltip-content'>5</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L553' href='#L553'><span>553:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>5</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L554' href='#L554'><pre>554</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  Register SrcVec = Left;</pre></td></tr><tr><td class='line-number'><a name='L555' href='#L555'><pre>555</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L556' href='#L556'><pre>556</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  int SrcLane = ShuffleMask[DstLane];</pre></td></tr><tr><td class='line-number'><a name='L557' href='#L557'><pre>557</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  if (SrcLane &gt;= NumElts) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L557' href='#L557'><span>557:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L558' href='#L558'><pre>558</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    SrcVec = Right;</pre></td></tr><tr><td class='line-number'><a name='L559' href='#L559'><pre>559</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    SrcLane -= NumElts;</pre></td></tr><tr><td class='line-number'><a name='L560' href='#L560'><pre>560</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L561' href='#L561'><pre>561</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L562' href='#L562'><pre>562</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  MatchInfo = std::make_tuple(DstVec, DstLane, SrcVec, SrcLane);</pre></td></tr><tr><td class='line-number'><a name='L563' href='#L563'><pre>563</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L564' href='#L564'><pre>564</pre></a></td><td class='covered-line'><pre>59</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L565' href='#L565'><pre>565</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L566' href='#L566'><pre>566</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void applyINS(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L567' href='#L567'><pre>567</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>              MachineIRBuilder &amp;Builder,</pre></td></tr><tr><td class='line-number'><a name='L568' href='#L568'><pre>568</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>              std::tuple&lt;Register, int, Register, int&gt; &amp;MatchInfo) {</pre></td></tr><tr><td class='line-number'><a name='L569' href='#L569'><pre>569</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  Builder.setInstrAndDebugLoc(MI);</pre></td></tr><tr><td class='line-number'><a name='L570' href='#L570'><pre>570</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  Register Dst = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L571' href='#L571'><pre>571</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  auto ScalarTy = MRI.getType(Dst).getElementType();</pre></td></tr><tr><td class='line-number'><a name='L572' href='#L572'><pre>572</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  Register DstVec, SrcVec;</pre></td></tr><tr><td class='line-number'><a name='L573' href='#L573'><pre>573</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  int DstLane, SrcLane;</pre></td></tr><tr><td class='line-number'><a name='L574' href='#L574'><pre>574</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  std::tie(DstVec, DstLane, SrcVec, SrcLane) = MatchInfo;</pre></td></tr><tr><td class='line-number'><a name='L575' href='#L575'><pre>575</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  auto SrcCst = Builder.buildConstant(LLT::scalar(64), SrcLane);</pre></td></tr><tr><td class='line-number'><a name='L576' href='#L576'><pre>576</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  auto Extract = Builder.buildExtractVectorElement(ScalarTy, SrcVec, SrcCst);</pre></td></tr><tr><td class='line-number'><a name='L577' href='#L577'><pre>577</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  auto DstCst = Builder.buildConstant(LLT::scalar(64), DstLane);</pre></td></tr><tr><td class='line-number'><a name='L578' href='#L578'><pre>578</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  Builder.buildInsertVectorElement(Dst, DstVec, Extract, DstCst);</pre></td></tr><tr><td class='line-number'><a name='L579' href='#L579'><pre>579</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L580' href='#L580'><pre>580</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L581' href='#L581'><pre>581</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L582' href='#L582'><pre>582</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// isVShiftRImm - Check if this is a valid vector for the immediate</pre></td></tr><tr><td class='line-number'><a name='L583' href='#L583'><pre>583</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// operand of a vector shift right operation. The value must be in the range:</pre></td></tr><tr><td class='line-number'><a name='L584' href='#L584'><pre>584</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///   1 &lt;= Value &lt;= ElementBits for a right shift.</pre></td></tr><tr><td class='line-number'><a name='L585' href='#L585'><pre>585</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool isVShiftRImm(Register Reg, MachineRegisterInfo &amp;MRI, LLT Ty,</pre></td></tr><tr><td class='line-number'><a name='L586' href='#L586'><pre>586</pre></a></td><td class='covered-line'><pre>270</pre></td><td class='code'><pre>                  int64_t &amp;Cnt) {</pre></td></tr><tr><td class='line-number'><a name='L587' href='#L587'><pre>587</pre></a></td><td class='covered-line'><pre>270</pre></td><td class='code'><pre>  assert(Ty.isVector() &amp;&amp; &quot;vector shift count is not a vector type&quot;);</pre></td></tr><tr><td class='line-number'><a name='L588' href='#L588'><pre>588</pre></a></td><td class='covered-line'><pre>270</pre></td><td class='code'><pre>  MachineInstr *MI = MRI.getVRegDef(Reg);</pre></td></tr><tr><td class='line-number'><a name='L589' href='#L589'><pre>589</pre></a></td><td class='covered-line'><pre>270</pre></td><td class='code'><pre>  auto Cst = getAArch64VectorSplatScalar(*MI, MRI);</pre></td></tr><tr><td class='line-number'><a name='L590' href='#L590'><pre>590</pre></a></td><td class='covered-line'><pre>270</pre></td><td class='code'><pre>  if (!Cst)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L590' href='#L590'><span>590:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>84</span>, <span class='None'>False</span>: <span class='covered-line'>186</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L591' href='#L591'><pre>591</pre></a></td><td class='covered-line'><pre>84</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L592' href='#L592'><pre>592</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  Cnt = *Cst;</pre></td></tr><tr><td class='line-number'><a name='L593' href='#L593'><pre>593</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  int64_t ElementBits = Ty.getScalarSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L594' href='#L594'><pre>594</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  return Cnt &gt;= 1 &amp;&amp; <div class='tooltip'>Cnt &lt;= ElementBits<span class='tooltip-content'>185</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L594' href='#L594'><span>594:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>185</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
  Branch (<span class='line-number'><a name='L594' href='#L594'><span>594:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>183</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L594'><span>594:10</span></a></span>) to (<span class='line-number'><a href='#L594'><span>594:40</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (594:10)
     Condition C2 --> (594:22)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L595' href='#L595'><pre>595</pre></a></td><td class='covered-line'><pre>270</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L596' href='#L596'><pre>596</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L597' href='#L597'><pre>597</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Match a vector G_ASHR or G_LSHR with a valid immediate shift.</pre></td></tr><tr><td class='line-number'><a name='L598' href='#L598'><pre>598</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool matchVAshrLshrImm(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L599' href='#L599'><pre>599</pre></a></td><td class='covered-line'><pre>467</pre></td><td class='code'><pre>                       int64_t &amp;Imm) {</pre></td></tr><tr><td class='line-number'><a name='L600' href='#L600'><pre>600</pre></a></td><td class='covered-line'><pre>467</pre></td><td class='code'><pre>  assert(MI.getOpcode() == TargetOpcode::G_ASHR ||</pre></td></tr><tr><td class='line-number'><a name='L601' href='#L601'><pre>601</pre></a></td><td class='covered-line'><pre>467</pre></td><td class='code'><pre>         MI.getOpcode() == TargetOpcode::G_LSHR);</pre></td></tr><tr><td class='line-number'><a name='L602' href='#L602'><pre>602</pre></a></td><td class='covered-line'><pre>467</pre></td><td class='code'><pre>  LLT Ty = MRI.getType(MI.getOperand(1).getReg());</pre></td></tr><tr><td class='line-number'><a name='L603' href='#L603'><pre>603</pre></a></td><td class='covered-line'><pre>467</pre></td><td class='code'><pre>  if (!Ty.isVector())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L603' href='#L603'><span>603:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>197</span>, <span class='None'>False</span>: <span class='covered-line'>270</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L604' href='#L604'><pre>604</pre></a></td><td class='covered-line'><pre>197</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L605' href='#L605'><pre>605</pre></a></td><td class='covered-line'><pre>270</pre></td><td class='code'><pre>  return isVShiftRImm(MI.getOperand(2).getReg(), MRI, Ty, Imm);</pre></td></tr><tr><td class='line-number'><a name='L606' href='#L606'><pre>606</pre></a></td><td class='covered-line'><pre>467</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L607' href='#L607'><pre>607</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L608' href='#L608'><pre>608</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void applyVAshrLshrImm(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L609' href='#L609'><pre>609</pre></a></td><td class='covered-line'><pre>183</pre></td><td class='code'><pre>                       int64_t &amp;Imm) {</pre></td></tr><tr><td class='line-number'><a name='L610' href='#L610'><pre>610</pre></a></td><td class='covered-line'><pre>183</pre></td><td class='code'><pre>  unsigned Opc = MI.getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L611' href='#L611'><pre>611</pre></a></td><td class='covered-line'><pre>183</pre></td><td class='code'><pre>  assert(Opc == TargetOpcode::G_ASHR || Opc == TargetOpcode::G_LSHR);</pre></td></tr><tr><td class='line-number'><a name='L612' href='#L612'><pre>612</pre></a></td><td class='covered-line'><pre>183</pre></td><td class='code'><pre>  unsigned NewOpc =</pre></td></tr><tr><td class='line-number'><a name='L613' href='#L613'><pre>613</pre></a></td><td class='covered-line'><pre>183</pre></td><td class='code'><pre>      Opc == TargetOpcode::G_ASHR ? <div class='tooltip'>AArch64::G_VASHR<span class='tooltip-content'>154</span></div> : <div class='tooltip'>AArch64::G_VLSHR<span class='tooltip-content'>29</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L613' href='#L613'><span>613:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>154</span>, <span class='None'>False</span>: <span class='covered-line'>29</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L614' href='#L614'><pre>614</pre></a></td><td class='covered-line'><pre>183</pre></td><td class='code'><pre>  MachineIRBuilder MIB(MI);</pre></td></tr><tr><td class='line-number'><a name='L615' href='#L615'><pre>615</pre></a></td><td class='covered-line'><pre>183</pre></td><td class='code'><pre>  auto ImmDef = MIB.buildConstant(LLT::scalar(32), Imm);</pre></td></tr><tr><td class='line-number'><a name='L616' href='#L616'><pre>616</pre></a></td><td class='covered-line'><pre>183</pre></td><td class='code'><pre>  MIB.buildInstr(NewOpc, {MI.getOperand(0)}, {MI.getOperand(1), ImmDef});</pre></td></tr><tr><td class='line-number'><a name='L617' href='#L617'><pre>617</pre></a></td><td class='covered-line'><pre>183</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L618' href='#L618'><pre>618</pre></a></td><td class='covered-line'><pre>183</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L619' href='#L619'><pre>619</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L620' href='#L620'><pre>620</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Determine if it is possible to modify the \p RHS and predicate \p P of a</pre></td></tr><tr><td class='line-number'><a name='L621' href='#L621'><pre>621</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// G_ICMP instruction such that the right-hand side is an arithmetic immediate.</pre></td></tr><tr><td class='line-number'><a name='L622' href='#L622'><pre>622</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L623' href='#L623'><pre>623</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \returns A pair containing the updated immediate and predicate which may</pre></td></tr><tr><td class='line-number'><a name='L624' href='#L624'><pre>624</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// be used to optimize the instruction.</pre></td></tr><tr><td class='line-number'><a name='L625' href='#L625'><pre>625</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L626' href='#L626'><pre>626</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \note This assumes that the comparison has been legalized.</pre></td></tr><tr><td class='line-number'><a name='L627' href='#L627'><pre>627</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>std::optional&lt;std::pair&lt;uint64_t, CmpInst::Predicate&gt;&gt;</pre></td></tr><tr><td class='line-number'><a name='L628' href='#L628'><pre>628</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>tryAdjustICmpImmAndPred(Register RHS, CmpInst::Predicate P,</pre></td></tr><tr><td class='line-number'><a name='L629' href='#L629'><pre>629</pre></a></td><td class='covered-line'><pre>5.75k</pre></td><td class='code'><pre>                        const MachineRegisterInfo &amp;MRI) {</pre></td></tr><tr><td class='line-number'><a name='L630' href='#L630'><pre>630</pre></a></td><td class='covered-line'><pre>5.75k</pre></td><td class='code'><pre>  const auto &amp;Ty = MRI.getType(RHS);</pre></td></tr><tr><td class='line-number'><a name='L631' href='#L631'><pre>631</pre></a></td><td class='covered-line'><pre>5.75k</pre></td><td class='code'><pre>  if (Ty.isVector())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L631' href='#L631'><span>631:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>294</span>, <span class='None'>False</span>: <span class='covered-line'>5.46k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L632' href='#L632'><pre>632</pre></a></td><td class='covered-line'><pre>294</pre></td><td class='code'><pre>    return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L633' href='#L633'><pre>633</pre></a></td><td class='covered-line'><pre>5.46k</pre></td><td class='code'><pre>  unsigned Size = Ty.getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L634' href='#L634'><pre>634</pre></a></td><td class='covered-line'><pre>5.46k</pre></td><td class='code'><pre>  assert((Size == 32 || Size == 64) &amp;&amp; &quot;Expected 32 or 64 bit compare only?&quot;);</pre></td></tr><tr><td class='line-number'><a name='L635' href='#L635'><pre>635</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L636' href='#L636'><pre>636</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If the RHS is not a constant, or the RHS is already a valid arithmetic</pre></td></tr><tr><td class='line-number'><a name='L637' href='#L637'><pre>637</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // immediate, then there is nothing to change.</pre></td></tr><tr><td class='line-number'><a name='L638' href='#L638'><pre>638</pre></a></td><td class='covered-line'><pre>5.46k</pre></td><td class='code'><pre>  auto ValAndVReg = getIConstantVRegValWithLookThrough(RHS, MRI);</pre></td></tr><tr><td class='line-number'><a name='L639' href='#L639'><pre>639</pre></a></td><td class='covered-line'><pre>5.46k</pre></td><td class='code'><pre>  if (!ValAndVReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L639' href='#L639'><span>639:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.64k</span>, <span class='None'>False</span>: <span class='covered-line'>814</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L640' href='#L640'><pre>640</pre></a></td><td class='covered-line'><pre>4.64k</pre></td><td class='code'><pre>    return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L641' href='#L641'><pre>641</pre></a></td><td class='covered-line'><pre>814</pre></td><td class='code'><pre>  uint64_t C = ValAndVReg-&gt;Value.getZExtValue();</pre></td></tr><tr><td class='line-number'><a name='L642' href='#L642'><pre>642</pre></a></td><td class='covered-line'><pre>814</pre></td><td class='code'><pre>  if (isLegalArithImmed(C))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L642' href='#L642'><span>642:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>758</span>, <span class='None'>False</span>: <span class='covered-line'>56</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L643' href='#L643'><pre>643</pre></a></td><td class='covered-line'><pre>758</pre></td><td class='code'><pre>    return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L644' href='#L644'><pre>644</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L645' href='#L645'><pre>645</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We have a non-arithmetic immediate. Check if adjusting the immediate and</pre></td></tr><tr><td class='line-number'><a name='L646' href='#L646'><pre>646</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // adjusting the predicate will result in a legal arithmetic immediate.</pre></td></tr><tr><td class='line-number'><a name='L647' href='#L647'><pre>647</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>  switch (P) {</pre></td></tr><tr><td class='line-number'><a name='L648' href='#L648'><pre>648</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L648' href='#L648'><span>648:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>46</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L649' href='#L649'><pre>649</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L650' href='#L650'><pre>650</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  case CmpInst::ICMP_SLT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L650' href='#L650'><span>650:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>48</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L651' href='#L651'><pre>651</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>  case CmpInst::ICMP_SGE:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L651' href='#L651'><span>651:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>50</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L652' href='#L652'><pre>652</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Check for</pre></td></tr><tr><td class='line-number'><a name='L653' href='#L653'><pre>653</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //</pre></td></tr><tr><td class='line-number'><a name='L654' href='#L654'><pre>654</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // x slt c =&gt; x sle c - 1</pre></td></tr><tr><td class='line-number'><a name='L655' href='#L655'><pre>655</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // x sge c =&gt; x sgt c - 1</pre></td></tr><tr><td class='line-number'><a name='L656' href='#L656'><pre>656</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //</pre></td></tr><tr><td class='line-number'><a name='L657' href='#L657'><pre>657</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // When c is not the smallest possible negative number.</pre></td></tr><tr><td class='line-number'><a name='L658' href='#L658'><pre>658</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    if ((Size == 64 &amp;&amp; <div class='tooltip'>static_cast&lt;int64_t&gt;(C) == INT64_MIN<span class='tooltip-content'>8</span></div>) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L658' href='#L658'><span>658:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
  Branch (<span class='line-number'><a name='L658' href='#L658'><span>658:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L659' href='#L659'><pre>659</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>        <div class='tooltip'>(<span class='tooltip-content'>12</span></div><div class='tooltip'>Size == 32<span class='tooltip-content'>12</span></div> &amp;&amp; <div class='tooltip'>static_cast&lt;int32_t&gt;(C) == INT32_MIN<span class='tooltip-content'>6</span></div>))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L659' href='#L659'><span>659:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
  Branch (<span class='line-number'><a name='L659' href='#L659'><span>659:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L658'><span>658:9</span></a></span>) to (<span class='line-number'><a href='#L658'><span>659:61</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (658:10)
     Condition C2 --> (658:24)
     Condition C3 --> (659:10)
     Condition C4 --> (659:24)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { T,  F,  F,  -  = F      }
  2 { F,  -,  T,  F  = F      }
  3 { T,  T,  -,  -  = T      }
  4 { F,  -,  T,  T  = T      }

  C1-Pair: covered: (2,3)
  C2-Pair: covered: (1,3)
  C3-Pair: not covered
  C4-Pair: covered: (2,4)
  MC/DC Coverage for Expression: 75.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L660' href='#L660'><pre>660</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L661' href='#L661'><pre>661</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    P = (P == CmpInst::ICMP_SLT) ? <div class='tooltip'>CmpInst::ICMP_SLE<span class='tooltip-content'>4</span></div> : <div class='tooltip'>CmpInst::ICMP_SGT<span class='tooltip-content'>6</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L661' href='#L661'><span>661:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L662' href='#L662'><pre>662</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    C -= 1;</pre></td></tr><tr><td class='line-number'><a name='L663' href='#L663'><pre>663</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L664' href='#L664'><pre>664</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  case CmpInst::ICMP_ULT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L664' href='#L664'><span>664:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>49</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L665' href='#L665'><pre>665</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  case CmpInst::ICMP_UGE:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L665' href='#L665'><span>665:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>48</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L666' href='#L666'><pre>666</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Check for</pre></td></tr><tr><td class='line-number'><a name='L667' href='#L667'><pre>667</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //</pre></td></tr><tr><td class='line-number'><a name='L668' href='#L668'><pre>668</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // x ult c =&gt; x ule c - 1</pre></td></tr><tr><td class='line-number'><a name='L669' href='#L669'><pre>669</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // x uge c =&gt; x ugt c - 1</pre></td></tr><tr><td class='line-number'><a name='L670' href='#L670'><pre>670</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //</pre></td></tr><tr><td class='line-number'><a name='L671' href='#L671'><pre>671</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // When c is not zero.</pre></td></tr><tr><td class='line-number'><a name='L672' href='#L672'><pre>672</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>    if (C == 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L672' href='#L672'><span>672:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>15</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L673' href='#L673'><pre>673</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return std::nullopt</span>;</pre></td></tr><tr><td class='line-number'><a name='L674' href='#L674'><pre>674</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>    P = (P == CmpInst::ICMP_ULT) ? <div class='tooltip'>CmpInst::ICMP_ULE<span class='tooltip-content'>7</span></div> : <div class='tooltip'>CmpInst::ICMP_UGT<span class='tooltip-content'>8</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L674' href='#L674'><span>674:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L675' href='#L675'><pre>675</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>    C -= 1;</pre></td></tr><tr><td class='line-number'><a name='L676' href='#L676'><pre>676</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L677' href='#L677'><pre>677</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  case CmpInst::ICMP_SLE:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L677' href='#L677'><span>677:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>46</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L678' href='#L678'><pre>678</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  case CmpInst::ICMP_SGT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L678' href='#L678'><span>678:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>50</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L679' href='#L679'><pre>679</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Check for</pre></td></tr><tr><td class='line-number'><a name='L680' href='#L680'><pre>680</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //</pre></td></tr><tr><td class='line-number'><a name='L681' href='#L681'><pre>681</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // x sle c =&gt; x slt c + 1</pre></td></tr><tr><td class='line-number'><a name='L682' href='#L682'><pre>682</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // x sgt c =&gt; s sge c + 1</pre></td></tr><tr><td class='line-number'><a name='L683' href='#L683'><pre>683</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //</pre></td></tr><tr><td class='line-number'><a name='L684' href='#L684'><pre>684</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // When c is not the largest possible signed integer.</pre></td></tr><tr><td class='line-number'><a name='L685' href='#L685'><pre>685</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    if ((Size == 32 &amp;&amp; <div class='tooltip'>static_cast&lt;int32_t&gt;(C) == INT32_MAX<span class='tooltip-content'>8</span></div>) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L685' href='#L685'><span>685:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
  Branch (<span class='line-number'><a name='L685' href='#L685'><span>685:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L686' href='#L686'><pre>686</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>        <div class='tooltip'>(<span class='tooltip-content'>14</span></div><div class='tooltip'>Size == 64<span class='tooltip-content'>14</span></div> &amp;&amp; <div class='tooltip'>static_cast&lt;int64_t&gt;(C) == INT64_MAX<span class='tooltip-content'>8</span></div>))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L686' href='#L686'><span>686:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
  Branch (<span class='line-number'><a name='L686' href='#L686'><span>686:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L685'><span>685:9</span></a></span>) to (<span class='line-number'><a href='#L685'><span>686:61</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (685:10)
     Condition C2 --> (685:24)
     Condition C3 --> (686:10)
     Condition C4 --> (686:24)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { T,  F,  F,  -  = F      }
  2 { F,  -,  T,  F  = F      }
  3 { T,  T,  -,  -  = T      }
  4 { F,  -,  T,  T  = T      }

  C1-Pair: covered: (2,3)
  C2-Pair: covered: (1,3)
  C3-Pair: not covered
  C4-Pair: covered: (2,4)
  MC/DC Coverage for Expression: 75.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L687' href='#L687'><pre>687</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L688' href='#L688'><pre>688</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    P = (P == CmpInst::ICMP_SLE) ? <div class='tooltip'>CmpInst::ICMP_SLT<span class='tooltip-content'>6</span></div> : <div class='tooltip'>CmpInst::ICMP_SGE<span class='tooltip-content'>6</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L688' href='#L688'><span>688:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L689' href='#L689'><pre>689</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    C += 1;</pre></td></tr><tr><td class='line-number'><a name='L690' href='#L690'><pre>690</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L691' href='#L691'><pre>691</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  case CmpInst::ICMP_ULE:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L691' href='#L691'><span>691:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>55</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L692' href='#L692'><pre>692</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  case CmpInst::ICMP_UGT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L692' href='#L692'><span>692:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>56</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L693' href='#L693'><pre>693</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Check for</pre></td></tr><tr><td class='line-number'><a name='L694' href='#L694'><pre>694</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //</pre></td></tr><tr><td class='line-number'><a name='L695' href='#L695'><pre>695</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // x ule c =&gt; x ult c + 1</pre></td></tr><tr><td class='line-number'><a name='L696' href='#L696'><pre>696</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // x ugt c =&gt; s uge c + 1</pre></td></tr><tr><td class='line-number'><a name='L697' href='#L697'><pre>697</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //</pre></td></tr><tr><td class='line-number'><a name='L698' href='#L698'><pre>698</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // When c is not the largest possible unsigned integer.</pre></td></tr><tr><td class='line-number'><a name='L699' href='#L699'><pre>699</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    if ((Size == 32 &amp;&amp; static_cast&lt;uint32_t&gt;(C) == UINT32_MAX) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L699' href='#L699'><span>699:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L699' href='#L699'><span>699:24</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L700' href='#L700'><pre>700</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        (Size == 64 &amp;&amp; <div class='tooltip'><span class='red'>C == UINT64_MAX</span><span class='tooltip-content'>0</span></div>))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L700' href='#L700'><span>700:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
  Branch (<span class='line-number'><a name='L700' href='#L700'><span>700:24</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L699'><span>699:9</span></a></span>) to (<span class='line-number'><a href='#L699'><span>700:40</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (699:10)
     Condition C2 --> (699:24)
     Condition C3 --> (700:10)
     Condition C4 --> (700:24)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { T,  F,  F,  -  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  C4-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L701' href='#L701'><pre>701</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return std::nullopt</span>;</pre></td></tr><tr><td class='line-number'><a name='L702' href='#L702'><pre>702</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    P = (P == CmpInst::ICMP_ULE) ? CmpInst::ICMP_ULT : <div class='tooltip'><span class='red'>CmpInst::ICMP_UGE</span><span class='tooltip-content'>0</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L702' href='#L702'><span>702:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L703' href='#L703'><pre>703</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    C += 1;</pre></td></tr><tr><td class='line-number'><a name='L704' href='#L704'><pre>704</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L705' href='#L705'><pre>705</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L706' href='#L706'><pre>706</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L707' href='#L707'><pre>707</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Check if the new constant is valid, and return the updated constant and</pre></td></tr><tr><td class='line-number'><a name='L708' href='#L708'><pre>708</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // predicate if it is.</pre></td></tr><tr><td class='line-number'><a name='L709' href='#L709'><pre>709</pre></a></td><td class='covered-line'><pre>38</pre></td><td class='code'><pre>  if (Size == 32)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L709' href='#L709'><span>709:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L710' href='#L710'><pre>710</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>    C = static_cast&lt;uint32_t&gt;(C);</pre></td></tr><tr><td class='line-number'><a name='L711' href='#L711'><pre>711</pre></a></td><td class='covered-line'><pre>38</pre></td><td class='code'><pre>  if (!isLegalArithImmed(C))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L711' href='#L711'><span>711:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>28</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L712' href='#L712'><pre>712</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L713' href='#L713'><pre>713</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>  return {{C, P}};</pre></td></tr><tr><td class='line-number'><a name='L714' href='#L714'><pre>714</pre></a></td><td class='covered-line'><pre>38</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L715' href='#L715'><pre>715</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L716' href='#L716'><pre>716</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Determine whether or not it is possible to update the RHS and predicate of</pre></td></tr><tr><td class='line-number'><a name='L717' href='#L717'><pre>717</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// a G_ICMP instruction such that the RHS will be selected as an arithmetic</pre></td></tr><tr><td class='line-number'><a name='L718' href='#L718'><pre>718</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// immediate.</pre></td></tr><tr><td class='line-number'><a name='L719' href='#L719'><pre>719</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L720' href='#L720'><pre>720</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \p MI - The G_ICMP instruction</pre></td></tr><tr><td class='line-number'><a name='L721' href='#L721'><pre>721</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \p MatchInfo - The new RHS immediate and predicate on success</pre></td></tr><tr><td class='line-number'><a name='L722' href='#L722'><pre>722</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L723' href='#L723'><pre>723</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// See tryAdjustICmpImmAndPred for valid transformations.</pre></td></tr><tr><td class='line-number'><a name='L724' href='#L724'><pre>724</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool matchAdjustICmpImmAndPred(</pre></td></tr><tr><td class='line-number'><a name='L725' href='#L725'><pre>725</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    MachineInstr &amp;MI, const MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L726' href='#L726'><pre>726</pre></a></td><td class='covered-line'><pre>5.75k</pre></td><td class='code'><pre>    std::pair&lt;uint64_t, CmpInst::Predicate&gt; &amp;MatchInfo) {</pre></td></tr><tr><td class='line-number'><a name='L727' href='#L727'><pre>727</pre></a></td><td class='covered-line'><pre>5.75k</pre></td><td class='code'><pre>  assert(MI.getOpcode() == TargetOpcode::G_ICMP);</pre></td></tr><tr><td class='line-number'><a name='L728' href='#L728'><pre>728</pre></a></td><td class='covered-line'><pre>5.75k</pre></td><td class='code'><pre>  Register RHS = MI.getOperand(3).getReg();</pre></td></tr><tr><td class='line-number'><a name='L729' href='#L729'><pre>729</pre></a></td><td class='covered-line'><pre>5.75k</pre></td><td class='code'><pre>  auto Pred = static_cast&lt;CmpInst::Predicate&gt;(MI.getOperand(1).getPredicate());</pre></td></tr><tr><td class='line-number'><a name='L730' href='#L730'><pre>730</pre></a></td><td class='covered-line'><pre>5.75k</pre></td><td class='code'><pre>  if (auto MaybeNewImmAndPred = tryAdjustICmpImmAndPred(RHS, Pred, MRI)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L730' href='#L730'><span>730:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>5.72k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L731' href='#L731'><pre>731</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>    MatchInfo = *MaybeNewImmAndPred;</pre></td></tr><tr><td class='line-number'><a name='L732' href='#L732'><pre>732</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L733' href='#L733'><pre>733</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L734' href='#L734'><pre>734</pre></a></td><td class='covered-line'><pre>5.72k</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L735' href='#L735'><pre>735</pre></a></td><td class='covered-line'><pre>5.75k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L736' href='#L736'><pre>736</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L737' href='#L737'><pre>737</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void applyAdjustICmpImmAndPred(</pre></td></tr><tr><td class='line-number'><a name='L738' href='#L738'><pre>738</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    MachineInstr &amp;MI, std::pair&lt;uint64_t, CmpInst::Predicate&gt; &amp;MatchInfo,</pre></td></tr><tr><td class='line-number'><a name='L739' href='#L739'><pre>739</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>    MachineIRBuilder &amp;MIB, GISelChangeObserver &amp;Observer) {</pre></td></tr><tr><td class='line-number'><a name='L740' href='#L740'><pre>740</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>  MIB.setInstrAndDebugLoc(MI);</pre></td></tr><tr><td class='line-number'><a name='L741' href='#L741'><pre>741</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>  MachineOperand &amp;RHS = MI.getOperand(3);</pre></td></tr><tr><td class='line-number'><a name='L742' href='#L742'><pre>742</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>  MachineRegisterInfo &amp;MRI = *MIB.getMRI();</pre></td></tr><tr><td class='line-number'><a name='L743' href='#L743'><pre>743</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>  auto Cst = MIB.buildConstant(MRI.cloneVirtualRegister(RHS.getReg()),</pre></td></tr><tr><td class='line-number'><a name='L744' href='#L744'><pre>744</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>                               MatchInfo.first);</pre></td></tr><tr><td class='line-number'><a name='L745' href='#L745'><pre>745</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>  Observer.changingInstr(MI);</pre></td></tr><tr><td class='line-number'><a name='L746' href='#L746'><pre>746</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>  RHS.setReg(Cst-&gt;getOperand(0).getReg());</pre></td></tr><tr><td class='line-number'><a name='L747' href='#L747'><pre>747</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>  MI.getOperand(1).setPredicate(MatchInfo.second);</pre></td></tr><tr><td class='line-number'><a name='L748' href='#L748'><pre>748</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>  Observer.changedInstr(MI);</pre></td></tr><tr><td class='line-number'><a name='L749' href='#L749'><pre>749</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L750' href='#L750'><pre>750</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L751' href='#L751'><pre>751</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool matchDupLane(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L752' href='#L752'><pre>752</pre></a></td><td class='covered-line'><pre>112</pre></td><td class='code'><pre>                  std::pair&lt;unsigned, int&gt; &amp;MatchInfo) {</pre></td></tr><tr><td class='line-number'><a name='L753' href='#L753'><pre>753</pre></a></td><td class='covered-line'><pre>112</pre></td><td class='code'><pre>  assert(MI.getOpcode() == TargetOpcode::G_SHUFFLE_VECTOR);</pre></td></tr><tr><td class='line-number'><a name='L754' href='#L754'><pre>754</pre></a></td><td class='covered-line'><pre>112</pre></td><td class='code'><pre>  Register Src1Reg = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L755' href='#L755'><pre>755</pre></a></td><td class='covered-line'><pre>112</pre></td><td class='code'><pre>  const LLT SrcTy = MRI.getType(Src1Reg);</pre></td></tr><tr><td class='line-number'><a name='L756' href='#L756'><pre>756</pre></a></td><td class='covered-line'><pre>112</pre></td><td class='code'><pre>  const LLT DstTy = MRI.getType(MI.getOperand(0).getReg());</pre></td></tr><tr><td class='line-number'><a name='L757' href='#L757'><pre>757</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L758' href='#L758'><pre>758</pre></a></td><td class='covered-line'><pre>112</pre></td><td class='code'><pre>  auto LaneIdx = getSplatIndex(MI);</pre></td></tr><tr><td class='line-number'><a name='L759' href='#L759'><pre>759</pre></a></td><td class='covered-line'><pre>112</pre></td><td class='code'><pre>  if (!LaneIdx)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L759' href='#L759'><span>759:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>49</span>, <span class='None'>False</span>: <span class='covered-line'>63</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L760' href='#L760'><pre>760</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L761' href='#L761'><pre>761</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L762' href='#L762'><pre>762</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The lane idx should be within the first source vector.</pre></td></tr><tr><td class='line-number'><a name='L763' href='#L763'><pre>763</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>  if (*LaneIdx &gt;= SrcTy.getNumElements())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L763' href='#L763'><span>763:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>63</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L764' href='#L764'><pre>764</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L765' href='#L765'><pre>765</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L766' href='#L766'><pre>766</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>  if (DstTy != SrcTy)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L766' href='#L766'><span>766:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>63</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L767' href='#L767'><pre>767</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L768' href='#L768'><pre>768</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L769' href='#L769'><pre>769</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>  LLT ScalarTy = SrcTy.getElementType();</pre></td></tr><tr><td class='line-number'><a name='L770' href='#L770'><pre>770</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>  unsigned ScalarSize = ScalarTy.getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L771' href='#L771'><pre>771</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L772' href='#L772'><pre>772</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>  unsigned Opc = 0;</pre></td></tr><tr><td class='line-number'><a name='L773' href='#L773'><pre>773</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>  switch (SrcTy.getNumElements()) {</pre></td></tr><tr><td class='line-number'><a name='L774' href='#L774'><pre>774</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>  case 2:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L774' href='#L774'><span>774:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19</span>, <span class='None'>False</span>: <span class='covered-line'>44</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L775' href='#L775'><pre>775</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>    if (ScalarSize == 64)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L775' href='#L775'><span>775:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L776' href='#L776'><pre>776</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>      Opc = AArch64::G_DUPLANE64;</pre></td></tr><tr><td class='line-number'><a name='L777' href='#L777'><pre>777</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    else if (ScalarSize == 32)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L777' href='#L777'><span>777:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L778' href='#L778'><pre>778</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      Opc = AArch64::G_DUPLANE32;</pre></td></tr><tr><td class='line-number'><a name='L779' href='#L779'><pre>779</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L780' href='#L780'><pre>780</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  case 4:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L780' href='#L780'><span>780:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15</span>, <span class='None'>False</span>: <span class='covered-line'>48</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L781' href='#L781'><pre>781</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>    if (ScalarSize == 32)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L781' href='#L781'><span>781:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L782' href='#L782'><pre>782</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>      Opc = AArch64::G_DUPLANE32;</pre></td></tr><tr><td class='line-number'><a name='L783' href='#L783'><pre>783</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    else if (ScalarSize == 16)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L783' href='#L783'><span>783:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L784' href='#L784'><pre>784</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      Opc = AArch64::G_DUPLANE16;</pre></td></tr><tr><td class='line-number'><a name='L785' href='#L785'><pre>785</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L786' href='#L786'><pre>786</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>  case 8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L786' href='#L786'><span>786:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>43</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L787' href='#L787'><pre>787</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    if (ScalarSize == 8)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L787' href='#L787'><span>787:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L788' href='#L788'><pre>788</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      Opc = AArch64::G_DUPLANE8;</pre></td></tr><tr><td class='line-number'><a name='L789' href='#L789'><pre>789</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    else if (ScalarSize == 16)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L789' href='#L789'><span>789:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L790' href='#L790'><pre>790</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>      Opc = AArch64::G_DUPLANE16;</pre></td></tr><tr><td class='line-number'><a name='L791' href='#L791'><pre>791</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L792' href='#L792'><pre>792</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>  case 16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L792' href='#L792'><span>792:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>54</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L793' href='#L793'><pre>793</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    if (ScalarSize == 8)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L793' href='#L793'><span>793:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L794' href='#L794'><pre>794</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>      Opc = AArch64::G_DUPLANE8;</pre></td></tr><tr><td class='line-number'><a name='L795' href='#L795'><pre>795</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L796' href='#L796'><pre>796</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L796' href='#L796'><span>796:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>63</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L797' href='#L797'><pre>797</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    break</span>;</pre></td></tr><tr><td class='line-number'><a name='L798' href='#L798'><pre>798</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L799' href='#L799'><pre>799</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>  if (!Opc)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L799' href='#L799'><span>799:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>63</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L800' href='#L800'><pre>800</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L801' href='#L801'><pre>801</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L802' href='#L802'><pre>802</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>  MatchInfo.first = Opc;</pre></td></tr><tr><td class='line-number'><a name='L803' href='#L803'><pre>803</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>  MatchInfo.second = *LaneIdx;</pre></td></tr><tr><td class='line-number'><a name='L804' href='#L804'><pre>804</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L805' href='#L805'><pre>805</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L806' href='#L806'><pre>806</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L807' href='#L807'><pre>807</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void applyDupLane(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L808' href='#L808'><pre>808</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>                  MachineIRBuilder &amp;B, std::pair&lt;unsigned, int&gt; &amp;MatchInfo) {</pre></td></tr><tr><td class='line-number'><a name='L809' href='#L809'><pre>809</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>  assert(MI.getOpcode() == TargetOpcode::G_SHUFFLE_VECTOR);</pre></td></tr><tr><td class='line-number'><a name='L810' href='#L810'><pre>810</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>  Register Src1Reg = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L811' href='#L811'><pre>811</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>  const LLT SrcTy = MRI.getType(Src1Reg);</pre></td></tr><tr><td class='line-number'><a name='L812' href='#L812'><pre>812</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L813' href='#L813'><pre>813</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>  B.setInstrAndDebugLoc(MI);</pre></td></tr><tr><td class='line-number'><a name='L814' href='#L814'><pre>814</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>  auto Lane = B.buildConstant(LLT::scalar(64), MatchInfo.second);</pre></td></tr><tr><td class='line-number'><a name='L815' href='#L815'><pre>815</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L816' href='#L816'><pre>816</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>  Register DupSrc = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L817' href='#L817'><pre>817</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // For types like &lt;2 x s32&gt;, we can use G_DUPLANE32, with a &lt;4 x s32&gt; source.</pre></td></tr><tr><td class='line-number'><a name='L818' href='#L818'><pre>818</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // To do this, we can use a G_CONCAT_VECTORS to do the widening.</pre></td></tr><tr><td class='line-number'><a name='L819' href='#L819'><pre>819</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>  if (SrcTy.getSizeInBits() == 64) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L819' href='#L819'><span>819:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>49</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L820' href='#L820'><pre>820</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    auto Undef = B.buildUndef(SrcTy);</pre></td></tr><tr><td class='line-number'><a name='L821' href='#L821'><pre>821</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    DupSrc = B.buildConcatVectors(SrcTy.multiplyElements(2),</pre></td></tr><tr><td class='line-number'><a name='L822' href='#L822'><pre>822</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>                                  {Src1Reg, Undef.getReg(0)})</pre></td></tr><tr><td class='line-number'><a name='L823' href='#L823'><pre>823</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>                 .getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L824' href='#L824'><pre>824</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L825' href='#L825'><pre>825</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>  B.buildInstr(MatchInfo.first, {MI.getOperand(0).getReg()}, {DupSrc, Lane});</pre></td></tr><tr><td class='line-number'><a name='L826' href='#L826'><pre>826</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L827' href='#L827'><pre>827</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L828' href='#L828'><pre>828</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L829' href='#L829'><pre>829</pre></a></td><td class='covered-line'><pre>4.71k</pre></td><td class='code'><pre>bool matchScalarizeVectorUnmerge(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI) {</pre></td></tr><tr><td class='line-number'><a name='L830' href='#L830'><pre>830</pre></a></td><td class='covered-line'><pre>4.71k</pre></td><td class='code'><pre>  auto &amp;Unmerge = cast&lt;GUnmerge&gt;(MI);</pre></td></tr><tr><td class='line-number'><a name='L831' href='#L831'><pre>831</pre></a></td><td class='covered-line'><pre>4.71k</pre></td><td class='code'><pre>  Register Src1Reg = Unmerge.getReg(Unmerge.getNumOperands() - 1);</pre></td></tr><tr><td class='line-number'><a name='L832' href='#L832'><pre>832</pre></a></td><td class='covered-line'><pre>4.71k</pre></td><td class='code'><pre>  const LLT SrcTy = MRI.getType(Src1Reg);</pre></td></tr><tr><td class='line-number'><a name='L833' href='#L833'><pre>833</pre></a></td><td class='covered-line'><pre>4.71k</pre></td><td class='code'><pre>  if (SrcTy.getSizeInBits() != 128 &amp;&amp; <div class='tooltip'>SrcTy.getSizeInBits() != 64<span class='tooltip-content'>618</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L833' href='#L833'><span>833:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>154</span>, <span class='None'>False</span>: <span class='covered-line'>4.56k</span>]
  Branch (<span class='line-number'><a name='L833' href='#L833'><span>833:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>618</span>, <span class='None'>False</span>: <span class='covered-line'>4.09k</span>]
  Branch (<span class='line-number'><a name='L833' href='#L833'><span>833:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>154</span>, <span class='None'>False</span>: <span class='covered-line'>464</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L833'><span>833:7</span></a></span>) to (<span class='line-number'><a href='#L833'><span>833:66</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (833:7)
     Condition C2 --> (833:39)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L834' href='#L834'><pre>834</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L835' href='#L835'><pre>835</pre></a></td><td class='covered-line'><pre>4.56k</pre></td><td class='code'><pre>  return SrcTy.isVector() &amp;&amp; <div class='tooltip'>!SrcTy.isScalable()<span class='tooltip-content'>2.81k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L835' href='#L835'><span>835:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.81k</span>, <span class='None'>False</span>: <span class='covered-line'>1.74k</span>]
  Branch (<span class='line-number'><a name='L835' href='#L835'><span>835:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.81k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L836' href='#L836'><pre>836</pre></a></td><td class='covered-line'><pre>4.56k</pre></td><td class='code'><pre>         <div class='tooltip'>Unmerge.getNumOperands() == (unsigned)SrcTy.getNumElements() + 1<span class='tooltip-content'>2.81k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L836' href='#L836'><span>836:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>925</span>, <span class='None'>False</span>: <span class='covered-line'>1.89k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L835'><span>835:10</span></a></span>) to (<span class='line-number'><a href='#L835'><span>836:74</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (835:10)
     Condition C2 --> (835:30)
     Condition C3 --> (836:10)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  T,  F  = F      }
  3 { T,  T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: not covered
  C3-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L837' href='#L837'><pre>837</pre></a></td><td class='covered-line'><pre>4.71k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L838' href='#L838'><pre>838</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L839' href='#L839'><pre>839</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void applyScalarizeVectorUnmerge(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L840' href='#L840'><pre>840</pre></a></td><td class='covered-line'><pre>925</pre></td><td class='code'><pre>                                 MachineIRBuilder &amp;B) {</pre></td></tr><tr><td class='line-number'><a name='L841' href='#L841'><pre>841</pre></a></td><td class='covered-line'><pre>925</pre></td><td class='code'><pre>  auto &amp;Unmerge = cast&lt;GUnmerge&gt;(MI);</pre></td></tr><tr><td class='line-number'><a name='L842' href='#L842'><pre>842</pre></a></td><td class='covered-line'><pre>925</pre></td><td class='code'><pre>  Register Src1Reg = Unmerge.getReg(Unmerge.getNumOperands() - 1);</pre></td></tr><tr><td class='line-number'><a name='L843' href='#L843'><pre>843</pre></a></td><td class='covered-line'><pre>925</pre></td><td class='code'><pre>  const LLT SrcTy = MRI.getType(Src1Reg);</pre></td></tr><tr><td class='line-number'><a name='L844' href='#L844'><pre>844</pre></a></td><td class='covered-line'><pre>925</pre></td><td class='code'><pre>  assert((SrcTy.isVector() &amp;&amp; !SrcTy.isScalable()) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L845' href='#L845'><pre>845</pre></a></td><td class='covered-line'><pre>925</pre></td><td class='code'><pre>         &quot;Expected a fixed length vector&quot;);</pre></td></tr><tr><td class='line-number'><a name='L846' href='#L846'><pre>846</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L847' href='#L847'><pre>847</pre></a></td><td class='covered-line'><pre>4.54k</pre></td><td class='code'><pre>  <div class='tooltip'>for (int I = 0; <span class='tooltip-content'>925</span></div>I &lt; SrcTy.getNumElements(); <div class='tooltip'>++I<span class='tooltip-content'>3.61k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L847' href='#L847'><span>847:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.61k</span>, <span class='None'>False</span>: <span class='covered-line'>925</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L848' href='#L848'><pre>848</pre></a></td><td class='covered-line'><pre>3.61k</pre></td><td class='code'><pre>    B.buildExtractVectorElementConstant(Unmerge.getReg(I), Src1Reg, I);</pre></td></tr><tr><td class='line-number'><a name='L849' href='#L849'><pre>849</pre></a></td><td class='covered-line'><pre>925</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L850' href='#L850'><pre>850</pre></a></td><td class='covered-line'><pre>925</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L851' href='#L851'><pre>851</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L852' href='#L852'><pre>852</pre></a></td><td class='covered-line'><pre>3.19k</pre></td><td class='code'><pre>bool matchBuildVectorToDup(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI) {</pre></td></tr><tr><td class='line-number'><a name='L853' href='#L853'><pre>853</pre></a></td><td class='covered-line'><pre>3.19k</pre></td><td class='code'><pre>  assert(MI.getOpcode() == TargetOpcode::G_BUILD_VECTOR);</pre></td></tr><tr><td class='line-number'><a name='L854' href='#L854'><pre>854</pre></a></td><td class='covered-line'><pre>3.19k</pre></td><td class='code'><pre>  auto Splat = getAArch64VectorSplat(MI, MRI);</pre></td></tr><tr><td class='line-number'><a name='L855' href='#L855'><pre>855</pre></a></td><td class='covered-line'><pre>3.19k</pre></td><td class='code'><pre>  if (!Splat)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L855' href='#L855'><span>855:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.87k</span>, <span class='None'>False</span>: <span class='covered-line'>1.31k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L856' href='#L856'><pre>856</pre></a></td><td class='covered-line'><pre>1.87k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L857' href='#L857'><pre>857</pre></a></td><td class='covered-line'><pre>1.31k</pre></td><td class='code'><pre>  if (Splat-&gt;isReg())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L857' href='#L857'><span>857:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>189</span>, <span class='None'>False</span>: <span class='covered-line'>1.12k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L858' href='#L858'><pre>858</pre></a></td><td class='covered-line'><pre>189</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L859' href='#L859'><pre>859</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Later, during selection, we&apos;ll try to match imported patterns using</pre></td></tr><tr><td class='line-number'><a name='L860' href='#L860'><pre>860</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // immAllOnesV and immAllZerosV. These require G_BUILD_VECTOR. Don&apos;t lower</pre></td></tr><tr><td class='line-number'><a name='L861' href='#L861'><pre>861</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // G_BUILD_VECTORs which could match those patterns.</pre></td></tr><tr><td class='line-number'><a name='L862' href='#L862'><pre>862</pre></a></td><td class='covered-line'><pre>1.12k</pre></td><td class='code'><pre>  int64_t Cst = Splat-&gt;getCst();</pre></td></tr><tr><td class='line-number'><a name='L863' href='#L863'><pre>863</pre></a></td><td class='covered-line'><pre>1.12k</pre></td><td class='code'><pre>  return (Cst != 0 &amp;&amp; <div class='tooltip'>Cst != -1<span class='tooltip-content'>926</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L863' href='#L863'><span>863:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>926</span>, <span class='None'>False</span>: <span class='covered-line'>199</span>]
  Branch (<span class='line-number'><a name='L863' href='#L863'><span>863:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>508</span>, <span class='None'>False</span>: <span class='covered-line'>418</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L863'><span>863:11</span></a></span>) to (<span class='line-number'><a href='#L863'><span>863:32</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (863:11)
     Condition C2 --> (863:23)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L864' href='#L864'><pre>864</pre></a></td><td class='covered-line'><pre>1.31k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L865' href='#L865'><pre>865</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L866' href='#L866'><pre>866</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void applyBuildVectorToDup(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L867' href='#L867'><pre>867</pre></a></td><td class='covered-line'><pre>697</pre></td><td class='code'><pre>                           MachineIRBuilder &amp;B) {</pre></td></tr><tr><td class='line-number'><a name='L868' href='#L868'><pre>868</pre></a></td><td class='covered-line'><pre>697</pre></td><td class='code'><pre>  B.setInstrAndDebugLoc(MI);</pre></td></tr><tr><td class='line-number'><a name='L869' href='#L869'><pre>869</pre></a></td><td class='covered-line'><pre>697</pre></td><td class='code'><pre>  B.buildInstr(AArch64::G_DUP, {MI.getOperand(0).getReg()},</pre></td></tr><tr><td class='line-number'><a name='L870' href='#L870'><pre>870</pre></a></td><td class='covered-line'><pre>697</pre></td><td class='code'><pre>               {MI.getOperand(1).getReg()});</pre></td></tr><tr><td class='line-number'><a name='L871' href='#L871'><pre>871</pre></a></td><td class='covered-line'><pre>697</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L872' href='#L872'><pre>872</pre></a></td><td class='covered-line'><pre>697</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L873' href='#L873'><pre>873</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L874' href='#L874'><pre>874</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \returns how many instructions would be saved by folding a G_ICMP&apos;s shift</pre></td></tr><tr><td class='line-number'><a name='L875' href='#L875'><pre>875</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// and/or extension operations.</pre></td></tr><tr><td class='line-number'><a name='L876' href='#L876'><pre>876</pre></a></td><td class='covered-line'><pre>9.94k</pre></td><td class='code'><pre>unsigned getCmpOperandFoldingProfit(Register CmpOp, MachineRegisterInfo &amp;MRI) {</pre></td></tr><tr><td class='line-number'><a name='L877' href='#L877'><pre>877</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // No instructions to save if there&apos;s more than one use or no uses.</pre></td></tr><tr><td class='line-number'><a name='L878' href='#L878'><pre>878</pre></a></td><td class='covered-line'><pre>9.94k</pre></td><td class='code'><pre>  if (!MRI.hasOneNonDBGUse(CmpOp))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L878' href='#L878'><span>878:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.27k</span>, <span class='None'>False</span>: <span class='covered-line'>5.67k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L879' href='#L879'><pre>879</pre></a></td><td class='covered-line'><pre>4.27k</pre></td><td class='code'><pre>    return 0;</pre></td></tr><tr><td class='line-number'><a name='L880' href='#L880'><pre>880</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L881' href='#L881'><pre>881</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // FIXME: This is duplicated with the selector. (See: selectShiftedRegister)</pre></td></tr><tr><td class='line-number'><a name='L882' href='#L882'><pre>882</pre></a></td><td class='covered-line'><pre>5.73k</pre></td><td class='code'><pre>  <div class='tooltip'>auto IsSupportedExtend = [&amp;](const MachineInstr &amp;MI) <span class='tooltip-content'>5.67k</span></div>{</pre></td></tr><tr><td class='line-number'><a name='L883' href='#L883'><pre>883</pre></a></td><td class='covered-line'><pre>5.73k</pre></td><td class='code'><pre>    if (MI.getOpcode() == TargetOpcode::G_SEXT_INREG)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L883' href='#L883'><span>883:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>570</span>, <span class='None'>False</span>: <span class='covered-line'>5.16k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L884' href='#L884'><pre>884</pre></a></td><td class='covered-line'><pre>570</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L885' href='#L885'><pre>885</pre></a></td><td class='covered-line'><pre>5.16k</pre></td><td class='code'><pre>    if (MI.getOpcode() != TargetOpcode::G_AND)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L885' href='#L885'><span>885:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.62k</span>, <span class='None'>False</span>: <span class='covered-line'>2.54k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L886' href='#L886'><pre>886</pre></a></td><td class='covered-line'><pre>2.62k</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L887' href='#L887'><pre>887</pre></a></td><td class='covered-line'><pre>2.54k</pre></td><td class='code'><pre>    auto ValAndVReg =</pre></td></tr><tr><td class='line-number'><a name='L888' href='#L888'><pre>888</pre></a></td><td class='covered-line'><pre>2.54k</pre></td><td class='code'><pre>        getIConstantVRegValWithLookThrough(MI.getOperand(2).getReg(), MRI);</pre></td></tr><tr><td class='line-number'><a name='L889' href='#L889'><pre>889</pre></a></td><td class='covered-line'><pre>2.54k</pre></td><td class='code'><pre>    if (!ValAndVReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L889' href='#L889'><span>889:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>2.54k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L890' href='#L890'><pre>890</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L891' href='#L891'><pre>891</pre></a></td><td class='covered-line'><pre>2.54k</pre></td><td class='code'><pre>    uint64_t Mask = ValAndVReg-&gt;Value.getZExtValue();</pre></td></tr><tr><td class='line-number'><a name='L892' href='#L892'><pre>892</pre></a></td><td class='covered-line'><pre>2.54k</pre></td><td class='code'><pre>    return (Mask == 0xFF || <div class='tooltip'>Mask == 0xFFFF<span class='tooltip-content'>1.16k</span></div> || <div class='tooltip'>Mask == 0xFFFFFFFF<span class='tooltip-content'>36</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L892' href='#L892'><span>892:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.37k</span>, <span class='None'>False</span>: <span class='covered-line'>1.16k</span>]
  Branch (<span class='line-number'><a name='L892' href='#L892'><span>892:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.12k</span>, <span class='None'>False</span>: <span class='covered-line'>36</span>]
  Branch (<span class='line-number'><a name='L892' href='#L892'><span>892:47</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>30</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L892'><span>892:13</span></a></span>) to (<span class='line-number'><a href='#L892'><span>892:65</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (892:13)
     Condition C2 --> (892:29)
     Condition C3 --> (892:47)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  F,  T  = T      }
  4 { F,  T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,4)
  C3-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L893' href='#L893'><pre>893</pre></a></td><td class='covered-line'><pre>2.54k</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L894' href='#L894'><pre>894</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L895' href='#L895'><pre>895</pre></a></td><td class='covered-line'><pre>5.67k</pre></td><td class='code'><pre>  MachineInstr *Def = getDefIgnoringCopies(CmpOp, MRI);</pre></td></tr><tr><td class='line-number'><a name='L896' href='#L896'><pre>896</pre></a></td><td class='covered-line'><pre>5.67k</pre></td><td class='code'><pre>  if (IsSupportedExtend(*Def))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L896' href='#L896'><span>896:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.06k</span>, <span class='None'>False</span>: <span class='covered-line'>2.60k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L897' href='#L897'><pre>897</pre></a></td><td class='covered-line'><pre>3.06k</pre></td><td class='code'><pre>    return 1;</pre></td></tr><tr><td class='line-number'><a name='L898' href='#L898'><pre>898</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L899' href='#L899'><pre>899</pre></a></td><td class='covered-line'><pre>2.60k</pre></td><td class='code'><pre>  unsigned Opc = Def-&gt;getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L900' href='#L900'><pre>900</pre></a></td><td class='covered-line'><pre>2.60k</pre></td><td class='code'><pre>  if (Opc != TargetOpcode::G_SHL &amp;&amp; <div class='tooltip'>Opc != TargetOpcode::G_ASHR<span class='tooltip-content'>2.57k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L900' href='#L900'><span>900:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.57k</span>, <span class='None'>False</span>: <span class='covered-line'>28</span>]
  Branch (<span class='line-number'><a name='L900' href='#L900'><span>900:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.54k</span>, <span class='None'>False</span>: <span class='covered-line'>31</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L901' href='#L901'><pre>901</pre></a></td><td class='covered-line'><pre>2.60k</pre></td><td class='code'><pre>      <div class='tooltip'>Opc != TargetOpcode::G_LSHR<span class='tooltip-content'>2.54k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L901' href='#L901'><span>901:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.53k</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L900'><span>900:7</span></a></span>) to (<span class='line-number'><a href='#L900'><span>901:34</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (900:7)
     Condition C2 --> (900:37)
     Condition C3 --> (901:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L902' href='#L902'><pre>902</pre></a></td><td class='covered-line'><pre>2.53k</pre></td><td class='code'><pre>    return 0;</pre></td></tr><tr><td class='line-number'><a name='L903' href='#L903'><pre>903</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L904' href='#L904'><pre>904</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>  auto MaybeShiftAmt =</pre></td></tr><tr><td class='line-number'><a name='L905' href='#L905'><pre>905</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>      getIConstantVRegValWithLookThrough(Def-&gt;getOperand(2).getReg(), MRI);</pre></td></tr><tr><td class='line-number'><a name='L906' href='#L906'><pre>906</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>  if (!MaybeShiftAmt)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L906' href='#L906'><span>906:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>69</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L907' href='#L907'><pre>907</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return 0</span>;</pre></td></tr><tr><td class='line-number'><a name='L908' href='#L908'><pre>908</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>  uint64_t ShiftAmt = MaybeShiftAmt-&gt;Value.getZExtValue();</pre></td></tr><tr><td class='line-number'><a name='L909' href='#L909'><pre>909</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>  MachineInstr *ShiftLHS =</pre></td></tr><tr><td class='line-number'><a name='L910' href='#L910'><pre>910</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>      getDefIgnoringCopies(Def-&gt;getOperand(1).getReg(), MRI);</pre></td></tr><tr><td class='line-number'><a name='L911' href='#L911'><pre>911</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L912' href='#L912'><pre>912</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Check if we can fold an extend and a shift.</pre></td></tr><tr><td class='line-number'><a name='L913' href='#L913'><pre>913</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // FIXME: This is duplicated with the selector. (See:</pre></td></tr><tr><td class='line-number'><a name='L914' href='#L914'><pre>914</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // selectArithExtendedRegister)</pre></td></tr><tr><td class='line-number'><a name='L915' href='#L915'><pre>915</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>  if (IsSupportedExtend(*ShiftLHS))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L915' href='#L915'><span>915:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>53</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L916' href='#L916'><pre>916</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    return (ShiftAmt &lt;= 4) ? <div class='tooltip'>2<span class='tooltip-content'>10</span></div> : <div class='tooltip'>1<span class='tooltip-content'>6</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L916' href='#L916'><span>916:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L917' href='#L917'><pre>917</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L918' href='#L918'><pre>918</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>  LLT Ty = MRI.getType(Def-&gt;getOperand(0).getReg());</pre></td></tr><tr><td class='line-number'><a name='L919' href='#L919'><pre>919</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>  if (Ty.isVector())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L919' href='#L919'><span>919:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>53</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L920' href='#L920'><pre>920</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return 0</span>;</pre></td></tr><tr><td class='line-number'><a name='L921' href='#L921'><pre>921</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>  unsigned ShiftSize = Ty.getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L922' href='#L922'><pre>922</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>  if ((ShiftSize == 32 &amp;&amp; <div class='tooltip'>ShiftAmt &lt;= 31<span class='tooltip-content'>12</span></div>) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L922' href='#L922'><span>922:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>41</span>]
  Branch (<span class='line-number'><a name='L922' href='#L922'><span>922:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L923' href='#L923'><pre>923</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>      <div class='tooltip'>(<span class='tooltip-content'>43</span></div><div class='tooltip'>ShiftSize == 64<span class='tooltip-content'>43</span></div> &amp;&amp; <div class='tooltip'>ShiftAmt &lt;= 63<span class='tooltip-content'>41</span></div>))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L923' href='#L923'><span>923:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>41</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
  Branch (<span class='line-number'><a name='L923' href='#L923'><span>923:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>39</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L922'><span>922:7</span></a></span>) to (<span class='line-number'><a href='#L922'><span>923:42</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (922:8)
     Condition C2 --> (922:27)
     Condition C3 --> (923:8)
     Condition C4 --> (923:27)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { T,  F,  F,  -  = F      }
  2 { F,  -,  T,  F  = F      }
  3 { T,  T,  -,  -  = T      }
  4 { F,  -,  T,  T  = T      }

  C1-Pair: covered: (2,3)
  C2-Pair: covered: (1,3)
  C3-Pair: not covered
  C4-Pair: covered: (2,4)
  MC/DC Coverage for Expression: 75.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L924' href='#L924'><pre>924</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>    return 1;</pre></td></tr><tr><td class='line-number'><a name='L925' href='#L925'><pre>925</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  return 0;</pre></td></tr><tr><td class='line-number'><a name='L926' href='#L926'><pre>926</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L927' href='#L927'><pre>927</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L928' href='#L928'><pre>928</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \returns true if it would be profitable to swap the LHS and RHS of a G_ICMP</pre></td></tr><tr><td class='line-number'><a name='L929' href='#L929'><pre>929</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// instruction \p MI.</pre></td></tr><tr><td class='line-number'><a name='L930' href='#L930'><pre>930</pre></a></td><td class='covered-line'><pre>5.72k</pre></td><td class='code'><pre>bool trySwapICmpOperands(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI) {</pre></td></tr><tr><td class='line-number'><a name='L931' href='#L931'><pre>931</pre></a></td><td class='covered-line'><pre>5.72k</pre></td><td class='code'><pre>  assert(MI.getOpcode() == TargetOpcode::G_ICMP);</pre></td></tr><tr><td class='line-number'><a name='L932' href='#L932'><pre>932</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Swap the operands if it would introduce a profitable folding opportunity.</pre></td></tr><tr><td class='line-number'><a name='L933' href='#L933'><pre>933</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // (e.g. a shift + extend).</pre></td></tr><tr><td class='line-number'><a name='L934' href='#L934'><pre>934</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L935' href='#L935'><pre>935</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //  For example:</pre></td></tr><tr><td class='line-number'><a name='L936' href='#L936'><pre>936</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //    lsl     w13, w11, #1</pre></td></tr><tr><td class='line-number'><a name='L937' href='#L937'><pre>937</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //    cmp     w13, w12</pre></td></tr><tr><td class='line-number'><a name='L938' href='#L938'><pre>938</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // can be turned into:</pre></td></tr><tr><td class='line-number'><a name='L939' href='#L939'><pre>939</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //    cmp     w12, w11, lsl #1</pre></td></tr><tr><td class='line-number'><a name='L940' href='#L940'><pre>940</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L941' href='#L941'><pre>941</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Don&apos;t swap if there&apos;s a constant on the RHS, because we know we can fold</pre></td></tr><tr><td class='line-number'><a name='L942' href='#L942'><pre>942</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // that.</pre></td></tr><tr><td class='line-number'><a name='L943' href='#L943'><pre>943</pre></a></td><td class='covered-line'><pre>5.72k</pre></td><td class='code'><pre>  Register RHS = MI.getOperand(3).getReg();</pre></td></tr><tr><td class='line-number'><a name='L944' href='#L944'><pre>944</pre></a></td><td class='covered-line'><pre>5.72k</pre></td><td class='code'><pre>  auto RHSCst = getIConstantVRegValWithLookThrough(RHS, MRI);</pre></td></tr><tr><td class='line-number'><a name='L945' href='#L945'><pre>945</pre></a></td><td class='covered-line'><pre>5.72k</pre></td><td class='code'><pre>  if (RHSCst &amp;&amp; <div class='tooltip'>isLegalArithImmed(RHSCst-&gt;Value.getSExtValue())<span class='tooltip-content'>786</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L945' href='#L945'><span>945:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>786</span>, <span class='None'>False</span>: <span class='covered-line'>4.94k</span>]
  Branch (<span class='line-number'><a name='L945' href='#L945'><span>945:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>758</span>, <span class='None'>False</span>: <span class='covered-line'>28</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L945'><span>945:7</span></a></span>) to (<span class='line-number'><a href='#L945'><span>945:64</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (945:7)
     Condition C2 --> (945:17)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L946' href='#L946'><pre>946</pre></a></td><td class='covered-line'><pre>758</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L947' href='#L947'><pre>947</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L948' href='#L948'><pre>948</pre></a></td><td class='covered-line'><pre>4.97k</pre></td><td class='code'><pre>  Register LHS = MI.getOperand(2).getReg();</pre></td></tr><tr><td class='line-number'><a name='L949' href='#L949'><pre>949</pre></a></td><td class='covered-line'><pre>4.97k</pre></td><td class='code'><pre>  auto Pred = static_cast&lt;CmpInst::Predicate&gt;(MI.getOperand(1).getPredicate());</pre></td></tr><tr><td class='line-number'><a name='L950' href='#L950'><pre>950</pre></a></td><td class='covered-line'><pre>9.94k</pre></td><td class='code'><pre>  auto GetRegForProfit = [&amp;](Register Reg) {</pre></td></tr><tr><td class='line-number'><a name='L951' href='#L951'><pre>951</pre></a></td><td class='covered-line'><pre>9.94k</pre></td><td class='code'><pre>    MachineInstr *Def = getDefIgnoringCopies(Reg, MRI);</pre></td></tr><tr><td class='line-number'><a name='L952' href='#L952'><pre>952</pre></a></td><td class='covered-line'><pre>9.94k</pre></td><td class='code'><pre>    return isCMN(Def, Pred, MRI) ? <div class='tooltip'>Def-&gt;getOperand(2).getReg()<span class='tooltip-content'>16</span></div> : <div class='tooltip'>Reg<span class='tooltip-content'>9.92k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L952' href='#L952'><span>952:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>9.92k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L953' href='#L953'><pre>953</pre></a></td><td class='covered-line'><pre>9.94k</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L954' href='#L954'><pre>954</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L955' href='#L955'><pre>955</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Don&apos;t have a constant on the RHS. If we swap the LHS and RHS of the</pre></td></tr><tr><td class='line-number'><a name='L956' href='#L956'><pre>956</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // compare, would we be able to fold more instructions?</pre></td></tr><tr><td class='line-number'><a name='L957' href='#L957'><pre>957</pre></a></td><td class='covered-line'><pre>4.97k</pre></td><td class='code'><pre>  Register TheLHS = GetRegForProfit(LHS);</pre></td></tr><tr><td class='line-number'><a name='L958' href='#L958'><pre>958</pre></a></td><td class='covered-line'><pre>4.97k</pre></td><td class='code'><pre>  Register TheRHS = GetRegForProfit(RHS);</pre></td></tr><tr><td class='line-number'><a name='L959' href='#L959'><pre>959</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L960' href='#L960'><pre>960</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If the LHS is more likely to give us a folding opportunity, then swap the</pre></td></tr><tr><td class='line-number'><a name='L961' href='#L961'><pre>961</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // LHS and RHS.</pre></td></tr><tr><td class='line-number'><a name='L962' href='#L962'><pre>962</pre></a></td><td class='covered-line'><pre>4.97k</pre></td><td class='code'><pre>  return (getCmpOperandFoldingProfit(TheLHS, MRI) &gt;</pre></td></tr><tr><td class='line-number'><a name='L963' href='#L963'><pre>963</pre></a></td><td class='covered-line'><pre>4.97k</pre></td><td class='code'><pre>          getCmpOperandFoldingProfit(TheRHS, MRI));</pre></td></tr><tr><td class='line-number'><a name='L964' href='#L964'><pre>964</pre></a></td><td class='covered-line'><pre>5.72k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L965' href='#L965'><pre>965</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L966' href='#L966'><pre>966</pre></a></td><td class='covered-line'><pre>303</pre></td><td class='code'><pre>void applySwapICmpOperands(MachineInstr &amp;MI, GISelChangeObserver &amp;Observer) {</pre></td></tr><tr><td class='line-number'><a name='L967' href='#L967'><pre>967</pre></a></td><td class='covered-line'><pre>303</pre></td><td class='code'><pre>  auto Pred = static_cast&lt;CmpInst::Predicate&gt;(MI.getOperand(1).getPredicate());</pre></td></tr><tr><td class='line-number'><a name='L968' href='#L968'><pre>968</pre></a></td><td class='covered-line'><pre>303</pre></td><td class='code'><pre>  Register LHS = MI.getOperand(2).getReg();</pre></td></tr><tr><td class='line-number'><a name='L969' href='#L969'><pre>969</pre></a></td><td class='covered-line'><pre>303</pre></td><td class='code'><pre>  Register RHS = MI.getOperand(3).getReg();</pre></td></tr><tr><td class='line-number'><a name='L970' href='#L970'><pre>970</pre></a></td><td class='covered-line'><pre>303</pre></td><td class='code'><pre>  Observer.changedInstr(MI);</pre></td></tr><tr><td class='line-number'><a name='L971' href='#L971'><pre>971</pre></a></td><td class='covered-line'><pre>303</pre></td><td class='code'><pre>  MI.getOperand(1).setPredicate(CmpInst::getSwappedPredicate(Pred));</pre></td></tr><tr><td class='line-number'><a name='L972' href='#L972'><pre>972</pre></a></td><td class='covered-line'><pre>303</pre></td><td class='code'><pre>  MI.getOperand(2).setReg(RHS);</pre></td></tr><tr><td class='line-number'><a name='L973' href='#L973'><pre>973</pre></a></td><td class='covered-line'><pre>303</pre></td><td class='code'><pre>  MI.getOperand(3).setReg(LHS);</pre></td></tr><tr><td class='line-number'><a name='L974' href='#L974'><pre>974</pre></a></td><td class='covered-line'><pre>303</pre></td><td class='code'><pre>  Observer.changedInstr(MI);</pre></td></tr><tr><td class='line-number'><a name='L975' href='#L975'><pre>975</pre></a></td><td class='covered-line'><pre>303</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L976' href='#L976'><pre>976</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L977' href='#L977'><pre>977</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \returns a function which builds a vector floating point compare instruction</pre></td></tr><tr><td class='line-number'><a name='L978' href='#L978'><pre>978</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// for a condition code \p CC.</pre></td></tr><tr><td class='line-number'><a name='L979' href='#L979'><pre>979</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \param [in] IsZero - True if the comparison is against 0.</pre></td></tr><tr><td class='line-number'><a name='L980' href='#L980'><pre>980</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \param [in] NoNans - True if the target has NoNansFPMath.</pre></td></tr><tr><td class='line-number'><a name='L981' href='#L981'><pre>981</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>std::function&lt;Register(MachineIRBuilder &amp;)&gt;</pre></td></tr><tr><td class='line-number'><a name='L982' href='#L982'><pre>982</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>getVectorFCMP(AArch64CC::CondCode CC, Register LHS, Register RHS, bool IsZero,</pre></td></tr><tr><td class='line-number'><a name='L983' href='#L983'><pre>983</pre></a></td><td class='covered-line'><pre>323</pre></td><td class='code'><pre>              bool NoNans, MachineRegisterInfo &amp;MRI) {</pre></td></tr><tr><td class='line-number'><a name='L984' href='#L984'><pre>984</pre></a></td><td class='covered-line'><pre>323</pre></td><td class='code'><pre>  LLT DstTy = MRI.getType(LHS);</pre></td></tr><tr><td class='line-number'><a name='L985' href='#L985'><pre>985</pre></a></td><td class='covered-line'><pre>323</pre></td><td class='code'><pre>  assert(DstTy.isVector() &amp;&amp; &quot;Expected vector types only?&quot;);</pre></td></tr><tr><td class='line-number'><a name='L986' href='#L986'><pre>986</pre></a></td><td class='covered-line'><pre>323</pre></td><td class='code'><pre>  assert(DstTy == MRI.getType(RHS) &amp;&amp; &quot;Src and Dst types must match!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L987' href='#L987'><pre>987</pre></a></td><td class='covered-line'><pre>323</pre></td><td class='code'><pre>  switch (CC) {</pre></td></tr><tr><td class='line-number'><a name='L988' href='#L988'><pre>988</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L988' href='#L988'><span>988:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>323</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L989' href='#L989'><pre>989</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>llvm_unreachable</span><span class='red'>(&quot;Unexpected condition code!&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L990' href='#L990'><pre>990</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre><span class='red'>  </span>case AArch64CC::NE:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L990' href='#L990'><span>990:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21</span>, <span class='None'>False</span>: <span class='covered-line'>302</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L991' href='#L991'><pre>991</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>    return [LHS, RHS, IsZero, DstTy](MachineIRBuilder &amp;MIB) {</pre></td></tr><tr><td class='line-number'><a name='L992' href='#L992'><pre>992</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>      auto FCmp = IsZero</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L992' href='#L992'><span>992:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>14</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L993' href='#L993'><pre>993</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>                      ? <div class='tooltip'>MIB.buildInstr(AArch64::G_FCMEQZ, {DstTy}, {LHS})<span class='tooltip-content'>7</span></div></pre></td></tr><tr><td class='line-number'><a name='L994' href='#L994'><pre>994</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>                      : <div class='tooltip'>MIB.buildInstr(AArch64::G_FCMEQ, {DstTy}, {LHS, RHS})<span class='tooltip-content'>14</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L995' href='#L995'><pre>995</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>      return MIB.buildNot(DstTy, FCmp).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L996' href='#L996'><pre>996</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>    }<span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L997' href='#L997'><pre>997</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre><span class='red'>  </span>case AArch64CC::EQ:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L997' href='#L997'><span>997:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>295</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L998' href='#L998'><pre>998</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>    return [LHS, RHS, IsZero, DstTy](MachineIRBuilder &amp;MIB) {</pre></td></tr><tr><td class='line-number'><a name='L999' href='#L999'><pre>999</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>      return IsZero</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L999' href='#L999'><span>999:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>21</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1000' href='#L1000'><pre>1000</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>                 ? <div class='tooltip'>MIB.buildInstr(AArch64::G_FCMEQZ, {DstTy}, {LHS}).getReg(0)<span class='tooltip-content'>7</span></div></pre></td></tr><tr><td class='line-number'><a name='L1001' href='#L1001'><pre>1001</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>                 : MIB.buildInstr(AArch64::G_FCMEQ, {DstTy}, {LHS, RHS})</pre></td></tr><tr><td class='line-number'><a name='L1002' href='#L1002'><pre>1002</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>                       .getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L1003' href='#L1003'><pre>1003</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>    }<span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1004' href='#L1004'><pre>1004</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre><span class='red'>  </span>case AArch64CC::GE:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1004' href='#L1004'><span>1004:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>49</span>, <span class='None'>False</span>: <span class='covered-line'>274</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1005' href='#L1005'><pre>1005</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>    return [LHS, RHS, IsZero, DstTy](MachineIRBuilder &amp;MIB) {</pre></td></tr><tr><td class='line-number'><a name='L1006' href='#L1006'><pre>1006</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>      return IsZero</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1006' href='#L1006'><span>1006:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>35</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1007' href='#L1007'><pre>1007</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>                 ? <div class='tooltip'>MIB.buildInstr(AArch64::G_FCMGEZ, {DstTy}, {LHS}).getReg(0)<span class='tooltip-content'>14</span></div></pre></td></tr><tr><td class='line-number'><a name='L1008' href='#L1008'><pre>1008</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>                 : MIB.buildInstr(AArch64::G_FCMGE, {DstTy}, {LHS, RHS})</pre></td></tr><tr><td class='line-number'><a name='L1009' href='#L1009'><pre>1009</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>                       .getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L1010' href='#L1010'><pre>1010</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>    }<span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1011' href='#L1011'><pre>1011</pre></a></td><td class='covered-line'><pre>61</pre></td><td class='code'><pre><span class='red'>  </span>case AArch64CC::GT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1011' href='#L1011'><span>1011:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>61</span>, <span class='None'>False</span>: <span class='covered-line'>262</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1012' href='#L1012'><pre>1012</pre></a></td><td class='covered-line'><pre>61</pre></td><td class='code'><pre>    return [LHS, RHS, IsZero, DstTy](MachineIRBuilder &amp;MIB) {</pre></td></tr><tr><td class='line-number'><a name='L1013' href='#L1013'><pre>1013</pre></a></td><td class='covered-line'><pre>61</pre></td><td class='code'><pre>      return IsZero</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1013' href='#L1013'><span>1013:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27</span>, <span class='None'>False</span>: <span class='covered-line'>34</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1014' href='#L1014'><pre>1014</pre></a></td><td class='covered-line'><pre>61</pre></td><td class='code'><pre>                 ? <div class='tooltip'>MIB.buildInstr(AArch64::G_FCMGTZ, {DstTy}, {LHS}).getReg(0)<span class='tooltip-content'>27</span></div></pre></td></tr><tr><td class='line-number'><a name='L1015' href='#L1015'><pre>1015</pre></a></td><td class='covered-line'><pre>61</pre></td><td class='code'><pre>                 : MIB.buildInstr(AArch64::G_FCMGT, {DstTy}, {LHS, RHS})</pre></td></tr><tr><td class='line-number'><a name='L1016' href='#L1016'><pre>1016</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>                       .getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L1017' href='#L1017'><pre>1017</pre></a></td><td class='covered-line'><pre>61</pre></td><td class='code'><pre>    }<span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1018' href='#L1018'><pre>1018</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre><span class='red'>  </span>case AArch64CC::LS:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1018' href='#L1018'><span>1018:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>29</span>, <span class='None'>False</span>: <span class='covered-line'>294</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1019' href='#L1019'><pre>1019</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>    return [LHS, RHS, IsZero, DstTy](MachineIRBuilder &amp;MIB) {</pre></td></tr><tr><td class='line-number'><a name='L1020' href='#L1020'><pre>1020</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>      return IsZero</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1020' href='#L1020'><span>1020:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>15</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1021' href='#L1021'><pre>1021</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>                 ? <div class='tooltip'>MIB.buildInstr(AArch64::G_FCMLEZ, {DstTy}, {LHS}).getReg(0)<span class='tooltip-content'>14</span></div></pre></td></tr><tr><td class='line-number'><a name='L1022' href='#L1022'><pre>1022</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>                 : MIB.buildInstr(AArch64::G_FCMGE, {DstTy}, {RHS, LHS})</pre></td></tr><tr><td class='line-number'><a name='L1023' href='#L1023'><pre>1023</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>                       .getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L1024' href='#L1024'><pre>1024</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>    }<span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1025' href='#L1025'><pre>1025</pre></a></td><td class='covered-line'><pre>135</pre></td><td class='code'><pre><span class='red'>  </span>case AArch64CC::MI:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1025' href='#L1025'><span>1025:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>135</span>, <span class='None'>False</span>: <span class='covered-line'>188</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1026' href='#L1026'><pre>1026</pre></a></td><td class='covered-line'><pre>135</pre></td><td class='code'><pre>    return [LHS, RHS, IsZero, DstTy](MachineIRBuilder &amp;MIB) {</pre></td></tr><tr><td class='line-number'><a name='L1027' href='#L1027'><pre>1027</pre></a></td><td class='covered-line'><pre>135</pre></td><td class='code'><pre>      return IsZero</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1027' href='#L1027'><span>1027:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27</span>, <span class='None'>False</span>: <span class='covered-line'>108</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1028' href='#L1028'><pre>1028</pre></a></td><td class='covered-line'><pre>135</pre></td><td class='code'><pre>                 ? <div class='tooltip'>MIB.buildInstr(AArch64::G_FCMLTZ, {DstTy}, {LHS}).getReg(0)<span class='tooltip-content'>27</span></div></pre></td></tr><tr><td class='line-number'><a name='L1029' href='#L1029'><pre>1029</pre></a></td><td class='covered-line'><pre>135</pre></td><td class='code'><pre>                 : MIB.buildInstr(AArch64::G_FCMGT, {DstTy}, {RHS, LHS})</pre></td></tr><tr><td class='line-number'><a name='L1030' href='#L1030'><pre>1030</pre></a></td><td class='covered-line'><pre>108</pre></td><td class='code'><pre>                       .getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L1031' href='#L1031'><pre>1031</pre></a></td><td class='covered-line'><pre>135</pre></td><td class='code'><pre>    };</pre></td></tr><tr><td class='line-number'><a name='L1032' href='#L1032'><pre>1032</pre></a></td><td class='covered-line'><pre>323</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1033' href='#L1033'><pre>1033</pre></a></td><td class='covered-line'><pre>323</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1034' href='#L1034'><pre>1034</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1035' href='#L1035'><pre>1035</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Try to lower a vector G_FCMP \p MI into an AArch64-specific pseudo.</pre></td></tr><tr><td class='line-number'><a name='L1036' href='#L1036'><pre>1036</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool matchLowerVectorFCMP(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L1037' href='#L1037'><pre>1037</pre></a></td><td class='covered-line'><pre>391</pre></td><td class='code'><pre>                          MachineIRBuilder &amp;MIB) {</pre></td></tr><tr><td class='line-number'><a name='L1038' href='#L1038'><pre>1038</pre></a></td><td class='covered-line'><pre>391</pre></td><td class='code'><pre>  assert(MI.getOpcode() == TargetOpcode::G_FCMP);</pre></td></tr><tr><td class='line-number'><a name='L1039' href='#L1039'><pre>1039</pre></a></td><td class='covered-line'><pre>391</pre></td><td class='code'><pre>  const auto &amp;ST = MI.getMF()-&gt;getSubtarget&lt;AArch64Subtarget&gt;();</pre></td></tr><tr><td class='line-number'><a name='L1040' href='#L1040'><pre>1040</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1041' href='#L1041'><pre>1041</pre></a></td><td class='covered-line'><pre>391</pre></td><td class='code'><pre>  Register Dst = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1042' href='#L1042'><pre>1042</pre></a></td><td class='covered-line'><pre>391</pre></td><td class='code'><pre>  LLT DstTy = MRI.getType(Dst);</pre></td></tr><tr><td class='line-number'><a name='L1043' href='#L1043'><pre>1043</pre></a></td><td class='covered-line'><pre>391</pre></td><td class='code'><pre>  if (!DstTy.isVector() || <div class='tooltip'>!ST.hasNEON()<span class='tooltip-content'>281</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1043' href='#L1043'><span>1043:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>110</span>, <span class='None'>False</span>: <span class='covered-line'>281</span>]
  Branch (<span class='line-number'><a name='L1043' href='#L1043'><span>1043:28</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>281</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1043'><span>1043:7</span></a></span>) to (<span class='line-number'><a href='#L1043'><span>1043:41</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1043:7)
     Condition C2 --> (1043:28)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1044' href='#L1044'><pre>1044</pre></a></td><td class='covered-line'><pre>110</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1045' href='#L1045'><pre>1045</pre></a></td><td class='covered-line'><pre>281</pre></td><td class='code'><pre>  Register LHS = MI.getOperand(2).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1046' href='#L1046'><pre>1046</pre></a></td><td class='covered-line'><pre>281</pre></td><td class='code'><pre>  unsigned EltSize = MRI.getType(LHS).getScalarSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L1047' href='#L1047'><pre>1047</pre></a></td><td class='covered-line'><pre>281</pre></td><td class='code'><pre>  if (EltSize == 16 &amp;&amp; <div class='tooltip'>!ST.hasFullFP16()<span class='tooltip-content'>16</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1047' href='#L1047'><span>1047:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>265</span>]
  Branch (<span class='line-number'><a name='L1047' href='#L1047'><span>1047:24</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1047'><span>1047:7</span></a></span>) to (<span class='line-number'><a href='#L1047'><span>1047:41</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1047:7)
     Condition C2 --> (1047:24)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1048' href='#L1048'><pre>1048</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L1049' href='#L1049'><pre>1049</pre></a></td><td class='covered-line'><pre>281</pre></td><td class='code'><pre>  if (EltSize != 16 &amp;&amp; <div class='tooltip'>EltSize != 32<span class='tooltip-content'>265</span></div> &amp;&amp; <div class='tooltip'>EltSize != 64<span class='tooltip-content'>102</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1049' href='#L1049'><span>1049:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>265</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
  Branch (<span class='line-number'><a name='L1049' href='#L1049'><span>1049:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>102</span>, <span class='None'>False</span>: <span class='covered-line'>163</span>]
  Branch (<span class='line-number'><a name='L1049' href='#L1049'><span>1049:41</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>102</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1049'><span>1049:7</span></a></span>) to (<span class='line-number'><a href='#L1049'><span>1049:54</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1049:7)
     Condition C2 --> (1049:24)
     Condition C3 --> (1049:41)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1050' href='#L1050'><pre>1050</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L1051' href='#L1051'><pre>1051</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1052' href='#L1052'><pre>1052</pre></a></td><td class='covered-line'><pre>281</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L1053' href='#L1053'><pre>1053</pre></a></td><td class='covered-line'><pre>281</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1054' href='#L1054'><pre>1054</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1055' href='#L1055'><pre>1055</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Try to lower a vector G_FCMP \p MI into an AArch64-specific pseudo.</pre></td></tr><tr><td class='line-number'><a name='L1056' href='#L1056'><pre>1056</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void applyLowerVectorFCMP(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L1057' href='#L1057'><pre>1057</pre></a></td><td class='covered-line'><pre>281</pre></td><td class='code'><pre>                          MachineIRBuilder &amp;MIB) {</pre></td></tr><tr><td class='line-number'><a name='L1058' href='#L1058'><pre>1058</pre></a></td><td class='covered-line'><pre>281</pre></td><td class='code'><pre>  assert(MI.getOpcode() == TargetOpcode::G_FCMP);</pre></td></tr><tr><td class='line-number'><a name='L1059' href='#L1059'><pre>1059</pre></a></td><td class='covered-line'><pre>281</pre></td><td class='code'><pre>  const auto &amp;ST = MI.getMF()-&gt;getSubtarget&lt;AArch64Subtarget&gt;();</pre></td></tr><tr><td class='line-number'><a name='L1060' href='#L1060'><pre>1060</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1061' href='#L1061'><pre>1061</pre></a></td><td class='covered-line'><pre>281</pre></td><td class='code'><pre>  const auto &amp;CmpMI = cast&lt;GFCmp&gt;(MI);</pre></td></tr><tr><td class='line-number'><a name='L1062' href='#L1062'><pre>1062</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1063' href='#L1063'><pre>1063</pre></a></td><td class='covered-line'><pre>281</pre></td><td class='code'><pre>  Register Dst = CmpMI.getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L1064' href='#L1064'><pre>1064</pre></a></td><td class='covered-line'><pre>281</pre></td><td class='code'><pre>  CmpInst::Predicate Pred = CmpMI.getCond();</pre></td></tr><tr><td class='line-number'><a name='L1065' href='#L1065'><pre>1065</pre></a></td><td class='covered-line'><pre>281</pre></td><td class='code'><pre>  Register LHS = CmpMI.getLHSReg();</pre></td></tr><tr><td class='line-number'><a name='L1066' href='#L1066'><pre>1066</pre></a></td><td class='covered-line'><pre>281</pre></td><td class='code'><pre>  Register RHS = CmpMI.getRHSReg();</pre></td></tr><tr><td class='line-number'><a name='L1067' href='#L1067'><pre>1067</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1068' href='#L1068'><pre>1068</pre></a></td><td class='covered-line'><pre>281</pre></td><td class='code'><pre>  LLT DstTy = MRI.getType(Dst);</pre></td></tr><tr><td class='line-number'><a name='L1069' href='#L1069'><pre>1069</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1070' href='#L1070'><pre>1070</pre></a></td><td class='covered-line'><pre>281</pre></td><td class='code'><pre>  auto Splat = getAArch64VectorSplat(*MRI.getVRegDef(RHS), MRI);</pre></td></tr><tr><td class='line-number'><a name='L1071' href='#L1071'><pre>1071</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1072' href='#L1072'><pre>1072</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Compares against 0 have special target-specific pseudos.</pre></td></tr><tr><td class='line-number'><a name='L1073' href='#L1073'><pre>1073</pre></a></td><td class='covered-line'><pre>281</pre></td><td class='code'><pre>  bool IsZero = Splat &amp;&amp; <div class='tooltip'>Splat-&gt;isCst()<span class='tooltip-content'>100</span></div> &amp;&amp; <div class='tooltip'>Splat-&gt;getCst() == 0<span class='tooltip-content'>100</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1073' href='#L1073'><span>1073:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>100</span>, <span class='None'>False</span>: <span class='covered-line'>181</span>]
  Branch (<span class='line-number'><a name='L1073' href='#L1073'><span>1073:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>100</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L1073' href='#L1073'><span>1073:44</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>98</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1073'><span>1073:17</span></a></span>) to (<span class='line-number'><a href='#L1073'><span>1073:64</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1073:17)
     Condition C2 --> (1073:26)
     Condition C3 --> (1073:44)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  T,  F  = F      }
  3 { T,  T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: not covered
  C3-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L1074' href='#L1074'><pre>1074</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1075' href='#L1075'><pre>1075</pre></a></td><td class='covered-line'><pre>281</pre></td><td class='code'><pre>  bool Invert = false;</pre></td></tr><tr><td class='line-number'><a name='L1076' href='#L1076'><pre>1076</pre></a></td><td class='covered-line'><pre>281</pre></td><td class='code'><pre>  AArch64CC::CondCode CC, CC2 = AArch64CC::AL;</pre></td></tr><tr><td class='line-number'><a name='L1077' href='#L1077'><pre>1077</pre></a></td><td class='covered-line'><pre>281</pre></td><td class='code'><pre>  if ((Pred == CmpInst::Predicate::FCMP_ORD ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1077' href='#L1077'><span>1077:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15</span>, <span class='None'>False</span>: <span class='covered-line'>266</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1078' href='#L1078'><pre>1078</pre></a></td><td class='covered-line'><pre>281</pre></td><td class='code'><pre>       <div class='tooltip'>Pred == CmpInst::Predicate::FCMP_UNO<span class='tooltip-content'>266</span></div>) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1078' href='#L1078'><span>1078:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>250</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1079' href='#L1079'><pre>1079</pre></a></td><td class='covered-line'><pre>281</pre></td><td class='code'><pre>      <div class='tooltip'>IsZero<span class='tooltip-content'>31</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1079' href='#L1079'><span>1079:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1077'><span>1077:7</span></a></span>) to (<span class='line-number'><a href='#L1077'><span>1079:13</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1077:8)
     Condition C2 --> (1078:8)
     Condition C3 --> (1079:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  -  = F      }
  2 { T,  -,  F  = F      }
  3 { T,  -,  T  = T      }
  4 { F,  T,  F  = F      }
  5 { F,  T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (1,5)
  C3-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1080' href='#L1080'><pre>1080</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // The special case &quot;fcmp ord %a, 0&quot; is the canonical check that LHS isn&apos;t</pre></td></tr><tr><td class='line-number'><a name='L1081' href='#L1081'><pre>1081</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // NaN, so equivalent to a == a and doesn&apos;t need the two comparisons an</pre></td></tr><tr><td class='line-number'><a name='L1082' href='#L1082'><pre>1082</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // &quot;ord&quot; normally would.</pre></td></tr><tr><td class='line-number'><a name='L1083' href='#L1083'><pre>1083</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Similarly, &quot;fcmp uno %a, 0&quot; is the canonical check that LHS is NaN and is</pre></td></tr><tr><td class='line-number'><a name='L1084' href='#L1084'><pre>1084</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // thus equivalent to a != a.</pre></td></tr><tr><td class='line-number'><a name='L1085' href='#L1085'><pre>1085</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>    RHS = LHS;</pre></td></tr><tr><td class='line-number'><a name='L1086' href='#L1086'><pre>1086</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>    IsZero = false;</pre></td></tr><tr><td class='line-number'><a name='L1087' href='#L1087'><pre>1087</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>    CC = Pred == CmpInst::Predicate::FCMP_ORD ? <div class='tooltip'>AArch64CC::EQ<span class='tooltip-content'>8</span></div> : <div class='tooltip'>AArch64CC::NE<span class='tooltip-content'>7</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1087' href='#L1087'><span>1087:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1088' href='#L1088'><pre>1088</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  } else</pre></td></tr><tr><td class='line-number'><a name='L1089' href='#L1089'><pre>1089</pre></a></td><td class='covered-line'><pre>266</pre></td><td class='code'><pre>    changeVectorFCMPPredToAArch64CC(Pred, CC, CC2, Invert);</pre></td></tr><tr><td class='line-number'><a name='L1090' href='#L1090'><pre>1090</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1091' href='#L1091'><pre>1091</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Instead of having an apply function, just build here to simplify things.</pre></td></tr><tr><td class='line-number'><a name='L1092' href='#L1092'><pre>1092</pre></a></td><td class='covered-line'><pre>281</pre></td><td class='code'><pre>  MIB.setInstrAndDebugLoc(MI);</pre></td></tr><tr><td class='line-number'><a name='L1093' href='#L1093'><pre>1093</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1094' href='#L1094'><pre>1094</pre></a></td><td class='covered-line'><pre>281</pre></td><td class='code'><pre>  const bool NoNans =</pre></td></tr><tr><td class='line-number'><a name='L1095' href='#L1095'><pre>1095</pre></a></td><td class='covered-line'><pre>281</pre></td><td class='code'><pre>      ST.getTargetLowering()-&gt;getTargetMachine().Options.NoNaNsFPMath;</pre></td></tr><tr><td class='line-number'><a name='L1096' href='#L1096'><pre>1096</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1097' href='#L1097'><pre>1097</pre></a></td><td class='covered-line'><pre>281</pre></td><td class='code'><pre>  auto Cmp = getVectorFCMP(CC, LHS, RHS, IsZero, NoNans, MRI);</pre></td></tr><tr><td class='line-number'><a name='L1098' href='#L1098'><pre>1098</pre></a></td><td class='covered-line'><pre>281</pre></td><td class='code'><pre>  Register CmpRes;</pre></td></tr><tr><td class='line-number'><a name='L1099' href='#L1099'><pre>1099</pre></a></td><td class='covered-line'><pre>281</pre></td><td class='code'><pre>  if (CC2 == AArch64CC::AL)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1099' href='#L1099'><span>1099:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>239</span>, <span class='None'>False</span>: <span class='covered-line'>42</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1100' href='#L1100'><pre>1100</pre></a></td><td class='covered-line'><pre>239</pre></td><td class='code'><pre>    CmpRes = Cmp(MIB);</pre></td></tr><tr><td class='line-number'><a name='L1101' href='#L1101'><pre>1101</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>  else {</pre></td></tr><tr><td class='line-number'><a name='L1102' href='#L1102'><pre>1102</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>    auto Cmp2 = getVectorFCMP(CC2, LHS, RHS, IsZero, NoNans, MRI);</pre></td></tr><tr><td class='line-number'><a name='L1103' href='#L1103'><pre>1103</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>    auto Cmp2Dst = Cmp2(MIB);</pre></td></tr><tr><td class='line-number'><a name='L1104' href='#L1104'><pre>1104</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>    auto Cmp1Dst = Cmp(MIB);</pre></td></tr><tr><td class='line-number'><a name='L1105' href='#L1105'><pre>1105</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>    CmpRes = MIB.buildOr(DstTy, Cmp1Dst, Cmp2Dst).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L1106' href='#L1106'><pre>1106</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1107' href='#L1107'><pre>1107</pre></a></td><td class='covered-line'><pre>281</pre></td><td class='code'><pre>  if (Invert)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1107' href='#L1107'><span>1107:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>79</span>, <span class='None'>False</span>: <span class='covered-line'>202</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1108' href='#L1108'><pre>1108</pre></a></td><td class='covered-line'><pre>79</pre></td><td class='code'><pre>    CmpRes = MIB.buildNot(DstTy, CmpRes).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L1109' href='#L1109'><pre>1109</pre></a></td><td class='covered-line'><pre>281</pre></td><td class='code'><pre>  MRI.replaceRegWith(Dst, CmpRes);</pre></td></tr><tr><td class='line-number'><a name='L1110' href='#L1110'><pre>1110</pre></a></td><td class='covered-line'><pre>281</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L1111' href='#L1111'><pre>1111</pre></a></td><td class='covered-line'><pre>281</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1112' href='#L1112'><pre>1112</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1113' href='#L1113'><pre>1113</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool matchFormTruncstore(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L1114' href='#L1114'><pre>1114</pre></a></td><td class='covered-line'><pre>10.2k</pre></td><td class='code'><pre>                         Register &amp;SrcReg) {</pre></td></tr><tr><td class='line-number'><a name='L1115' href='#L1115'><pre>1115</pre></a></td><td class='covered-line'><pre>10.2k</pre></td><td class='code'><pre>  assert(MI.getOpcode() == TargetOpcode::G_STORE);</pre></td></tr><tr><td class='line-number'><a name='L1116' href='#L1116'><pre>1116</pre></a></td><td class='covered-line'><pre>10.2k</pre></td><td class='code'><pre>  Register DstReg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1117' href='#L1117'><pre>1117</pre></a></td><td class='covered-line'><pre>10.2k</pre></td><td class='code'><pre>  if (MRI.getType(DstReg).isVector())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1117' href='#L1117'><span>1117:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>767</span>, <span class='None'>False</span>: <span class='covered-line'>9.52k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1118' href='#L1118'><pre>1118</pre></a></td><td class='covered-line'><pre>767</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1119' href='#L1119'><pre>1119</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Match a store of a truncate.</pre></td></tr><tr><td class='line-number'><a name='L1120' href='#L1120'><pre>1120</pre></a></td><td class='covered-line'><pre>9.52k</pre></td><td class='code'><pre>  if (!mi_match(DstReg, MRI, m_GTrunc(m_Reg(SrcReg))))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1120' href='#L1120'><span>1120:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.42k</span>, <span class='None'>False</span>: <span class='covered-line'>1.09k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1121' href='#L1121'><pre>1121</pre></a></td><td class='covered-line'><pre>8.42k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1122' href='#L1122'><pre>1122</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Only form truncstores for value types of max 64b.</pre></td></tr><tr><td class='line-number'><a name='L1123' href='#L1123'><pre>1123</pre></a></td><td class='covered-line'><pre>1.09k</pre></td><td class='code'><pre>  return MRI.getType(SrcReg).getSizeInBits() &lt;= 64;</pre></td></tr><tr><td class='line-number'><a name='L1124' href='#L1124'><pre>1124</pre></a></td><td class='covered-line'><pre>9.52k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1125' href='#L1125'><pre>1125</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1126' href='#L1126'><pre>1126</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void applyFormTruncstore(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L1127' href='#L1127'><pre>1127</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                         MachineIRBuilder &amp;B, GISelChangeObserver &amp;Observer,</pre></td></tr><tr><td class='line-number'><a name='L1128' href='#L1128'><pre>1128</pre></a></td><td class='covered-line'><pre>1.09k</pre></td><td class='code'><pre>                         Register &amp;SrcReg) {</pre></td></tr><tr><td class='line-number'><a name='L1129' href='#L1129'><pre>1129</pre></a></td><td class='covered-line'><pre>1.09k</pre></td><td class='code'><pre>  assert(MI.getOpcode() == TargetOpcode::G_STORE);</pre></td></tr><tr><td class='line-number'><a name='L1130' href='#L1130'><pre>1130</pre></a></td><td class='covered-line'><pre>1.09k</pre></td><td class='code'><pre>  Observer.changingInstr(MI);</pre></td></tr><tr><td class='line-number'><a name='L1131' href='#L1131'><pre>1131</pre></a></td><td class='covered-line'><pre>1.09k</pre></td><td class='code'><pre>  MI.getOperand(0).setReg(SrcReg);</pre></td></tr><tr><td class='line-number'><a name='L1132' href='#L1132'><pre>1132</pre></a></td><td class='covered-line'><pre>1.09k</pre></td><td class='code'><pre>  Observer.changedInstr(MI);</pre></td></tr><tr><td class='line-number'><a name='L1133' href='#L1133'><pre>1133</pre></a></td><td class='covered-line'><pre>1.09k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1134' href='#L1134'><pre>1134</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1135' href='#L1135'><pre>1135</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Lower vector G_SEXT_INREG back to shifts for selection. We allowed them to</pre></td></tr><tr><td class='line-number'><a name='L1136' href='#L1136'><pre>1136</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// form in the first place for combine opportunities, so any remaining ones</pre></td></tr><tr><td class='line-number'><a name='L1137' href='#L1137'><pre>1137</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// at this stage need be lowered back.</pre></td></tr><tr><td class='line-number'><a name='L1138' href='#L1138'><pre>1138</pre></a></td><td class='covered-line'><pre>912</pre></td><td class='code'><pre>bool matchVectorSextInReg(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI) {</pre></td></tr><tr><td class='line-number'><a name='L1139' href='#L1139'><pre>1139</pre></a></td><td class='covered-line'><pre>912</pre></td><td class='code'><pre>  assert(MI.getOpcode() == TargetOpcode::G_SEXT_INREG);</pre></td></tr><tr><td class='line-number'><a name='L1140' href='#L1140'><pre>1140</pre></a></td><td class='covered-line'><pre>912</pre></td><td class='code'><pre>  Register DstReg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1141' href='#L1141'><pre>1141</pre></a></td><td class='covered-line'><pre>912</pre></td><td class='code'><pre>  LLT DstTy = MRI.getType(DstReg);</pre></td></tr><tr><td class='line-number'><a name='L1142' href='#L1142'><pre>1142</pre></a></td><td class='covered-line'><pre>912</pre></td><td class='code'><pre>  return DstTy.isVector();</pre></td></tr><tr><td class='line-number'><a name='L1143' href='#L1143'><pre>1143</pre></a></td><td class='covered-line'><pre>912</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1144' href='#L1144'><pre>1144</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1145' href='#L1145'><pre>1145</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void applyVectorSextInReg(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L1146' href='#L1146'><pre>1146</pre></a></td><td class='covered-line'><pre>135</pre></td><td class='code'><pre>                          MachineIRBuilder &amp;B, GISelChangeObserver &amp;Observer) {</pre></td></tr><tr><td class='line-number'><a name='L1147' href='#L1147'><pre>1147</pre></a></td><td class='covered-line'><pre>135</pre></td><td class='code'><pre>  assert(MI.getOpcode() == TargetOpcode::G_SEXT_INREG);</pre></td></tr><tr><td class='line-number'><a name='L1148' href='#L1148'><pre>1148</pre></a></td><td class='covered-line'><pre>135</pre></td><td class='code'><pre>  B.setInstrAndDebugLoc(MI);</pre></td></tr><tr><td class='line-number'><a name='L1149' href='#L1149'><pre>1149</pre></a></td><td class='covered-line'><pre>135</pre></td><td class='code'><pre>  LegalizerHelper Helper(*MI.getMF(), Observer, B);</pre></td></tr><tr><td class='line-number'><a name='L1150' href='#L1150'><pre>1150</pre></a></td><td class='covered-line'><pre>135</pre></td><td class='code'><pre>  Helper.lower(MI, 0, /* Unused hint type */ LLT());</pre></td></tr><tr><td class='line-number'><a name='L1151' href='#L1151'><pre>1151</pre></a></td><td class='covered-line'><pre>135</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1152' href='#L1152'><pre>1152</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1153' href='#L1153'><pre>1153</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Combine &lt;N x t&gt;, unused = unmerge(G_EXT &lt;2*N x t&gt; v, undef, N)</pre></td></tr><tr><td class='line-number'><a name='L1154' href='#L1154'><pre>1154</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///           =&gt; unused, &lt;N x t&gt; = unmerge v</pre></td></tr><tr><td class='line-number'><a name='L1155' href='#L1155'><pre>1155</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool matchUnmergeExtToUnmerge(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L1156' href='#L1156'><pre>1156</pre></a></td><td class='covered-line'><pre>4.77k</pre></td><td class='code'><pre>                              Register &amp;MatchInfo) {</pre></td></tr><tr><td class='line-number'><a name='L1157' href='#L1157'><pre>1157</pre></a></td><td class='covered-line'><pre>4.77k</pre></td><td class='code'><pre>  auto &amp;Unmerge = cast&lt;GUnmerge&gt;(MI);</pre></td></tr><tr><td class='line-number'><a name='L1158' href='#L1158'><pre>1158</pre></a></td><td class='covered-line'><pre>4.77k</pre></td><td class='code'><pre>  if (Unmerge.getNumDefs() != 2)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1158' href='#L1158'><span>1158:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>487</span>, <span class='None'>False</span>: <span class='covered-line'>4.29k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1159' href='#L1159'><pre>1159</pre></a></td><td class='covered-line'><pre>487</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1160' href='#L1160'><pre>1160</pre></a></td><td class='covered-line'><pre>4.29k</pre></td><td class='code'><pre>  if (!MRI.use_nodbg_empty(Unmerge.getReg(1)))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1160' href='#L1160'><span>1160:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.72k</span>, <span class='None'>False</span>: <span class='covered-line'>563</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1161' href='#L1161'><pre>1161</pre></a></td><td class='covered-line'><pre>3.72k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1162' href='#L1162'><pre>1162</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1163' href='#L1163'><pre>1163</pre></a></td><td class='covered-line'><pre>563</pre></td><td class='code'><pre>  LLT DstTy = MRI.getType(Unmerge.getReg(0));</pre></td></tr><tr><td class='line-number'><a name='L1164' href='#L1164'><pre>1164</pre></a></td><td class='covered-line'><pre>563</pre></td><td class='code'><pre>  if (!DstTy.isVector())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1164' href='#L1164'><span>1164:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>75</span>, <span class='None'>False</span>: <span class='covered-line'>488</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1165' href='#L1165'><pre>1165</pre></a></td><td class='covered-line'><pre>75</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1166' href='#L1166'><pre>1166</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1167' href='#L1167'><pre>1167</pre></a></td><td class='covered-line'><pre>488</pre></td><td class='code'><pre>  MachineInstr *Ext = getOpcodeDef(AArch64::G_EXT, Unmerge.getSourceReg(), MRI);</pre></td></tr><tr><td class='line-number'><a name='L1168' href='#L1168'><pre>1168</pre></a></td><td class='covered-line'><pre>488</pre></td><td class='code'><pre>  if (!Ext)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1168' href='#L1168'><span>1168:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>389</span>, <span class='None'>False</span>: <span class='covered-line'>99</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1169' href='#L1169'><pre>1169</pre></a></td><td class='covered-line'><pre>389</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1170' href='#L1170'><pre>1170</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1171' href='#L1171'><pre>1171</pre></a></td><td class='covered-line'><pre>99</pre></td><td class='code'><pre>  Register ExtSrc1 = Ext-&gt;getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1172' href='#L1172'><pre>1172</pre></a></td><td class='covered-line'><pre>99</pre></td><td class='code'><pre>  Register ExtSrc2 = Ext-&gt;getOperand(2).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1173' href='#L1173'><pre>1173</pre></a></td><td class='covered-line'><pre>99</pre></td><td class='code'><pre>  auto LowestVal =</pre></td></tr><tr><td class='line-number'><a name='L1174' href='#L1174'><pre>1174</pre></a></td><td class='covered-line'><pre>99</pre></td><td class='code'><pre>      getIConstantVRegValWithLookThrough(Ext-&gt;getOperand(3).getReg(), MRI);</pre></td></tr><tr><td class='line-number'><a name='L1175' href='#L1175'><pre>1175</pre></a></td><td class='covered-line'><pre>99</pre></td><td class='code'><pre>  if (!LowestVal || <div class='tooltip'>LowestVal-&gt;Value.getZExtValue() != DstTy.getSizeInBytes()<span class='tooltip-content'>98</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1175' href='#L1175'><span>1175:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30</span>, <span class='None'>False</span>: <span class='covered-line'>69</span>]
  Branch (<span class='line-number'><a name='L1175' href='#L1175'><span>1175:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>98</span>]
  Branch (<span class='line-number'><a name='L1175' href='#L1175'><span>1175:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>29</span>, <span class='None'>False</span>: <span class='covered-line'>69</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1175'><span>1175:7</span></a></span>) to (<span class='line-number'><a href='#L1175'><span>1175:78</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1175:7)
     Condition C2 --> (1175:21)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1176' href='#L1176'><pre>1176</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1177' href='#L1177'><pre>1177</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1178' href='#L1178'><pre>1178</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>  if (!getOpcodeDef&lt;GImplicitDef&gt;(ExtSrc2, MRI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1178' href='#L1178'><span>1178:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>63</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1179' href='#L1179'><pre>1179</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1180' href='#L1180'><pre>1180</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1181' href='#L1181'><pre>1181</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>  MatchInfo = ExtSrc1;</pre></td></tr><tr><td class='line-number'><a name='L1182' href='#L1182'><pre>1182</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L1183' href='#L1183'><pre>1183</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1184' href='#L1184'><pre>1184</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1185' href='#L1185'><pre>1185</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void applyUnmergeExtToUnmerge(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L1186' href='#L1186'><pre>1186</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                              MachineIRBuilder &amp;B,</pre></td></tr><tr><td class='line-number'><a name='L1187' href='#L1187'><pre>1187</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>                              GISelChangeObserver &amp;Observer, Register &amp;SrcReg) {</pre></td></tr><tr><td class='line-number'><a name='L1188' href='#L1188'><pre>1188</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>  Observer.changingInstr(MI);</pre></td></tr><tr><td class='line-number'><a name='L1189' href='#L1189'><pre>1189</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Swap dst registers.</pre></td></tr><tr><td class='line-number'><a name='L1190' href='#L1190'><pre>1190</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>  Register Dst1 = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1191' href='#L1191'><pre>1191</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>  MI.getOperand(0).setReg(MI.getOperand(1).getReg());</pre></td></tr><tr><td class='line-number'><a name='L1192' href='#L1192'><pre>1192</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>  MI.getOperand(1).setReg(Dst1);</pre></td></tr><tr><td class='line-number'><a name='L1193' href='#L1193'><pre>1193</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>  MI.getOperand(2).setReg(SrcReg);</pre></td></tr><tr><td class='line-number'><a name='L1194' href='#L1194'><pre>1194</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>  Observer.changedInstr(MI);</pre></td></tr><tr><td class='line-number'><a name='L1195' href='#L1195'><pre>1195</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1196' href='#L1196'><pre>1196</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1197' href='#L1197'><pre>1197</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Match mul({z/s}ext , {z/s}ext) =&gt; {u/s}mull OR</pre></td></tr><tr><td class='line-number'><a name='L1198' href='#L1198'><pre>1198</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Match v2s64 mul instructions, which will then be scalarised later on</pre></td></tr><tr><td class='line-number'><a name='L1199' href='#L1199'><pre>1199</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Doing these two matches in one function to ensure that the order of matching</pre></td></tr><tr><td class='line-number'><a name='L1200' href='#L1200'><pre>1200</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// will always be the same.</pre></td></tr><tr><td class='line-number'><a name='L1201' href='#L1201'><pre>1201</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Try lowering MUL to MULL before trying to scalarize if needed.</pre></td></tr><tr><td class='line-number'><a name='L1202' href='#L1202'><pre>1202</pre></a></td><td class='covered-line'><pre>544</pre></td><td class='code'><pre>bool matchExtMulToMULL(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI) {</pre></td></tr><tr><td class='line-number'><a name='L1203' href='#L1203'><pre>1203</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Get the instructions that defined the source operand</pre></td></tr><tr><td class='line-number'><a name='L1204' href='#L1204'><pre>1204</pre></a></td><td class='covered-line'><pre>544</pre></td><td class='code'><pre>  LLT DstTy = MRI.getType(MI.getOperand(0).getReg());</pre></td></tr><tr><td class='line-number'><a name='L1205' href='#L1205'><pre>1205</pre></a></td><td class='covered-line'><pre>544</pre></td><td class='code'><pre>  MachineInstr *I1 = getDefIgnoringCopies(MI.getOperand(1).getReg(), MRI);</pre></td></tr><tr><td class='line-number'><a name='L1206' href='#L1206'><pre>1206</pre></a></td><td class='covered-line'><pre>544</pre></td><td class='code'><pre>  MachineInstr *I2 = getDefIgnoringCopies(MI.getOperand(2).getReg(), MRI);</pre></td></tr><tr><td class='line-number'><a name='L1207' href='#L1207'><pre>1207</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1208' href='#L1208'><pre>1208</pre></a></td><td class='covered-line'><pre>544</pre></td><td class='code'><pre>  if (DstTy.isVector()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1208' href='#L1208'><span>1208:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>215</span>, <span class='None'>False</span>: <span class='covered-line'>329</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1209' href='#L1209'><pre>1209</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If the source operands were EXTENDED before, then {U/S}MULL can be used</pre></td></tr><tr><td class='line-number'><a name='L1210' href='#L1210'><pre>1210</pre></a></td><td class='covered-line'><pre>215</pre></td><td class='code'><pre>    unsigned I1Opc = I1-&gt;getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L1211' href='#L1211'><pre>1211</pre></a></td><td class='covered-line'><pre>215</pre></td><td class='code'><pre>    unsigned I2Opc = I2-&gt;getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L1212' href='#L1212'><pre>1212</pre></a></td><td class='covered-line'><pre>215</pre></td><td class='code'><pre>    if (((I1Opc == TargetOpcode::G_ZEXT &amp;&amp; <div class='tooltip'>I2Opc == TargetOpcode::G_ZEXT<span class='tooltip-content'>126</span></div>) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1212' href='#L1212'><span>1212:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>125</span>, <span class='None'>False</span>: <span class='covered-line'>90</span>]
  Branch (<span class='line-number'><a name='L1212' href='#L1212'><span>1212:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>126</span>, <span class='None'>False</span>: <span class='covered-line'>89</span>]
  Branch (<span class='line-number'><a name='L1212' href='#L1212'><span>1212:44</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>86</span>, <span class='None'>False</span>: <span class='covered-line'>40</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1213' href='#L1213'><pre>1213</pre></a></td><td class='covered-line'><pre>215</pre></td><td class='code'><pre>         <div class='tooltip'>(<span class='tooltip-content'>129</span></div><div class='tooltip'>I1Opc == TargetOpcode::G_SEXT<span class='tooltip-content'>129</span></div> &amp;&amp; <div class='tooltip'>I2Opc == TargetOpcode::G_SEXT<span class='tooltip-content'>53</span></div>)) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1213' href='#L1213'><span>1213:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>53</span>, <span class='None'>False</span>: <span class='covered-line'>76</span>]
  Branch (<span class='line-number'><a name='L1213' href='#L1213'><span>1213:44</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>39</span>, <span class='None'>False</span>: <span class='covered-line'>14</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1214' href='#L1214'><pre>1214</pre></a></td><td class='covered-line'><pre>215</pre></td><td class='code'><pre>        (MRI.getType(I1-&gt;getOperand(0).getReg()).getScalarSizeInBits() ==</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1214' href='#L1214'><span>1214:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>125</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1215' href='#L1215'><pre>1215</pre></a></td><td class='covered-line'><pre>125</pre></td><td class='code'><pre>         MRI.getType(I1-&gt;getOperand(1).getReg()).getScalarSizeInBits() * 2) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L1216' href='#L1216'><pre>1216</pre></a></td><td class='covered-line'><pre>215</pre></td><td class='code'><pre>        (MRI.getType(I2-&gt;getOperand(0).getReg()).getScalarSizeInBits() ==</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1216' href='#L1216'><span>1216:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>125</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1217' href='#L1217'><pre>1217</pre></a></td><td class='covered-line'><pre>125</pre></td><td class='code'><pre>         MRI.getType(I2-&gt;getOperand(1).getReg()).getScalarSizeInBits() * 2)) {</pre><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1212'><span>1212:9</span></a></span>) to (<span class='line-number'><a href='#L1212'><span>1217:76</span></a></span>)

  Number of Conditions: 6
     Condition C1 --> (1212:11)
     Condition C2 --> (1212:44)
     Condition C3 --> (1213:11)
     Condition C4 --> (1213:44)
     Condition C5 --> (1214:9)
     Condition C6 --> (1216:9)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5, C6    Result
  1 { F,  -,  F,  -,  -,  -  = F      }
  2 { T,  F,  F,  -,  -,  -  = F      }
  3 { F,  -,  T,  F,  -,  -  = F      }
  4 { T,  T,  -,  -,  T,  T  = T      }
  5 { F,  -,  T,  T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (1,5)
  C4-Pair: covered: (3,5)
  C5-Pair: not covered
  C6-Pair: not covered
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L1218' href='#L1218'><pre>1218</pre></a></td><td class='covered-line'><pre>125</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L1219' href='#L1219'><pre>1219</pre></a></td><td class='covered-line'><pre>125</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1220' href='#L1220'><pre>1220</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If result type is v2s64, scalarise the instruction</pre></td></tr><tr><td class='line-number'><a name='L1221' href='#L1221'><pre>1221</pre></a></td><td class='covered-line'><pre>90</pre></td><td class='code'><pre>    else if (DstTy == LLT::fixed_vector(2, 64)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1221' href='#L1221'><span>1221:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>80</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1222' href='#L1222'><pre>1222</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L1223' href='#L1223'><pre>1223</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1224' href='#L1224'><pre>1224</pre></a></td><td class='covered-line'><pre>215</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1225' href='#L1225'><pre>1225</pre></a></td><td class='covered-line'><pre>409</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L1226' href='#L1226'><pre>1226</pre></a></td><td class='covered-line'><pre>544</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1227' href='#L1227'><pre>1227</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1228' href='#L1228'><pre>1228</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void applyExtMulToMULL(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L1229' href='#L1229'><pre>1229</pre></a></td><td class='covered-line'><pre>135</pre></td><td class='code'><pre>                       MachineIRBuilder &amp;B, GISelChangeObserver &amp;Observer) {</pre></td></tr><tr><td class='line-number'><a name='L1230' href='#L1230'><pre>1230</pre></a></td><td class='covered-line'><pre>135</pre></td><td class='code'><pre>  assert(MI.getOpcode() == TargetOpcode::G_MUL &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L1231' href='#L1231'><pre>1231</pre></a></td><td class='covered-line'><pre>135</pre></td><td class='code'><pre>         &quot;Expected a G_MUL instruction&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1232' href='#L1232'><pre>1232</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1233' href='#L1233'><pre>1233</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Get the instructions that defined the source operand</pre></td></tr><tr><td class='line-number'><a name='L1234' href='#L1234'><pre>1234</pre></a></td><td class='covered-line'><pre>135</pre></td><td class='code'><pre>  LLT DstTy = MRI.getType(MI.getOperand(0).getReg());</pre></td></tr><tr><td class='line-number'><a name='L1235' href='#L1235'><pre>1235</pre></a></td><td class='covered-line'><pre>135</pre></td><td class='code'><pre>  MachineInstr *I1 = getDefIgnoringCopies(MI.getOperand(1).getReg(), MRI);</pre></td></tr><tr><td class='line-number'><a name='L1236' href='#L1236'><pre>1236</pre></a></td><td class='covered-line'><pre>135</pre></td><td class='code'><pre>  MachineInstr *I2 = getDefIgnoringCopies(MI.getOperand(2).getReg(), MRI);</pre></td></tr><tr><td class='line-number'><a name='L1237' href='#L1237'><pre>1237</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1238' href='#L1238'><pre>1238</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If the source operands were EXTENDED before, then {U/S}MULL can be used</pre></td></tr><tr><td class='line-number'><a name='L1239' href='#L1239'><pre>1239</pre></a></td><td class='covered-line'><pre>135</pre></td><td class='code'><pre>  unsigned I1Opc = I1-&gt;getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L1240' href='#L1240'><pre>1240</pre></a></td><td class='covered-line'><pre>135</pre></td><td class='code'><pre>  unsigned I2Opc = I2-&gt;getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L1241' href='#L1241'><pre>1241</pre></a></td><td class='covered-line'><pre>135</pre></td><td class='code'><pre>  if (((I1Opc == TargetOpcode::G_ZEXT &amp;&amp; <div class='tooltip'>I2Opc == TargetOpcode::G_ZEXT<span class='tooltip-content'>94</span></div>) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1241' href='#L1241'><span>1241:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>125</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
  Branch (<span class='line-number'><a name='L1241' href='#L1241'><span>1241:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>94</span>, <span class='None'>False</span>: <span class='covered-line'>41</span>]
  Branch (<span class='line-number'><a name='L1241' href='#L1241'><span>1241:42</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>86</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1242' href='#L1242'><pre>1242</pre></a></td><td class='covered-line'><pre>135</pre></td><td class='code'><pre>       <div class='tooltip'>(<span class='tooltip-content'>49</span></div><div class='tooltip'>I1Opc == TargetOpcode::G_SEXT<span class='tooltip-content'>49</span></div> &amp;&amp; <div class='tooltip'>I2Opc == TargetOpcode::G_SEXT<span class='tooltip-content'>40</span></div>)) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1242' href='#L1242'><span>1242:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>40</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
  Branch (<span class='line-number'><a name='L1242' href='#L1242'><span>1242:42</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>39</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1243' href='#L1243'><pre>1243</pre></a></td><td class='covered-line'><pre>135</pre></td><td class='code'><pre>      (MRI.getType(I1-&gt;getOperand(0).getReg()).getScalarSizeInBits() ==</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1243' href='#L1243'><span>1243:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>125</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1244' href='#L1244'><pre>1244</pre></a></td><td class='covered-line'><pre>125</pre></td><td class='code'><pre>       MRI.getType(I1-&gt;getOperand(1).getReg()).getScalarSizeInBits() * 2) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L1245' href='#L1245'><pre>1245</pre></a></td><td class='covered-line'><pre>135</pre></td><td class='code'><pre>      (MRI.getType(I2-&gt;getOperand(0).getReg()).getScalarSizeInBits() ==</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1245' href='#L1245'><span>1245:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>125</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1246' href='#L1246'><pre>1246</pre></a></td><td class='covered-line'><pre>125</pre></td><td class='code'><pre>       MRI.getType(I2-&gt;getOperand(1).getReg()).getScalarSizeInBits() * 2)) {</pre><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1241'><span>1241:7</span></a></span>) to (<span class='line-number'><a href='#L1241'><span>1246:74</span></a></span>)

  Number of Conditions: 6
     Condition C1 --> (1241:9)
     Condition C2 --> (1241:42)
     Condition C3 --> (1242:9)
     Condition C4 --> (1242:42)
     Condition C5 --> (1243:7)
     Condition C6 --> (1245:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5, C6    Result
  1 { F,  -,  F,  -,  -,  -  = F      }
  2 { T,  F,  F,  -,  -,  -  = F      }
  3 { F,  -,  T,  F,  -,  -  = F      }
  4 { T,  T,  -,  -,  T,  T  = T      }
  5 { F,  -,  T,  T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (1,5)
  C4-Pair: covered: (3,5)
  C5-Pair: not covered
  C6-Pair: not covered
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L1247' href='#L1247'><pre>1247</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1248' href='#L1248'><pre>1248</pre></a></td><td class='covered-line'><pre>125</pre></td><td class='code'><pre>    B.setInstrAndDebugLoc(MI);</pre></td></tr><tr><td class='line-number'><a name='L1249' href='#L1249'><pre>1249</pre></a></td><td class='covered-line'><pre>125</pre></td><td class='code'><pre>    B.buildInstr(I1-&gt;getOpcode() == TargetOpcode::G_ZEXT ? <div class='tooltip'>AArch64::G_UMULL<span class='tooltip-content'>86</span></div></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1249' href='#L1249'><span>1249:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>86</span>, <span class='None'>False</span>: <span class='covered-line'>39</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1250' href='#L1250'><pre>1250</pre></a></td><td class='covered-line'><pre>125</pre></td><td class='code'><pre>                                                         : <div class='tooltip'>AArch64::G_SMULL<span class='tooltip-content'>39</span></div>,</pre></td></tr><tr><td class='line-number'><a name='L1251' href='#L1251'><pre>1251</pre></a></td><td class='covered-line'><pre>125</pre></td><td class='code'><pre>                 {MI.getOperand(0).getReg()},</pre></td></tr><tr><td class='line-number'><a name='L1252' href='#L1252'><pre>1252</pre></a></td><td class='covered-line'><pre>125</pre></td><td class='code'><pre>                 {I1-&gt;getOperand(1).getReg(), I2-&gt;getOperand(1).getReg()});</pre></td></tr><tr><td class='line-number'><a name='L1253' href='#L1253'><pre>1253</pre></a></td><td class='covered-line'><pre>125</pre></td><td class='code'><pre>    MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L1254' href='#L1254'><pre>1254</pre></a></td><td class='covered-line'><pre>125</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1255' href='#L1255'><pre>1255</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If result type is v2s64, scalarise the instruction</pre></td></tr><tr><td class='line-number'><a name='L1256' href='#L1256'><pre>1256</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  else if (DstTy == LLT::fixed_vector(2, 64)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1256' href='#L1256'><span>1256:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1257' href='#L1257'><pre>1257</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    LegalizerHelper Helper(*MI.getMF(), Observer, B);</pre></td></tr><tr><td class='line-number'><a name='L1258' href='#L1258'><pre>1258</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    B.setInstrAndDebugLoc(MI);</pre></td></tr><tr><td class='line-number'><a name='L1259' href='#L1259'><pre>1259</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    Helper.fewerElementsVector(</pre></td></tr><tr><td class='line-number'><a name='L1260' href='#L1260'><pre>1260</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>        MI, 0,</pre></td></tr><tr><td class='line-number'><a name='L1261' href='#L1261'><pre>1261</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>        DstTy.changeElementCount(</pre></td></tr><tr><td class='line-number'><a name='L1262' href='#L1262'><pre>1262</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>            DstTy.getElementCount().divideCoefficientBy(2)));</pre></td></tr><tr><td class='line-number'><a name='L1263' href='#L1263'><pre>1263</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1264' href='#L1264'><pre>1264</pre></a></td><td class='covered-line'><pre>135</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1265' href='#L1265'><pre>1265</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1266' href='#L1266'><pre>1266</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class AArch64PostLegalizerLoweringImpl : public Combiner {</pre></td></tr><tr><td class='line-number'><a name='L1267' href='#L1267'><pre>1267</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>protected:</pre></td></tr><tr><td class='line-number'><a name='L1268' href='#L1268'><pre>1268</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: Make CombinerHelper methods const.</pre></td></tr><tr><td class='line-number'><a name='L1269' href='#L1269'><pre>1269</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  mutable CombinerHelper Helper;</pre></td></tr><tr><td class='line-number'><a name='L1270' href='#L1270'><pre>1270</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const AArch64PostLegalizerLoweringImplRuleConfig &amp;RuleConfig;</pre></td></tr><tr><td class='line-number'><a name='L1271' href='#L1271'><pre>1271</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const AArch64Subtarget &amp;STI;</pre></td></tr><tr><td class='line-number'><a name='L1272' href='#L1272'><pre>1272</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1273' href='#L1273'><pre>1273</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>public:</pre></td></tr><tr><td class='line-number'><a name='L1274' href='#L1274'><pre>1274</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  AArch64PostLegalizerLoweringImpl(</pre></td></tr><tr><td class='line-number'><a name='L1275' href='#L1275'><pre>1275</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      MachineFunction &amp;MF, CombinerInfo &amp;CInfo, const TargetPassConfig *TPC,</pre></td></tr><tr><td class='line-number'><a name='L1276' href='#L1276'><pre>1276</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      GISelCSEInfo *CSEInfo,</pre></td></tr><tr><td class='line-number'><a name='L1277' href='#L1277'><pre>1277</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      const AArch64PostLegalizerLoweringImplRuleConfig &amp;RuleConfig,</pre></td></tr><tr><td class='line-number'><a name='L1278' href='#L1278'><pre>1278</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      const AArch64Subtarget &amp;STI);</pre></td></tr><tr><td class='line-number'><a name='L1279' href='#L1279'><pre>1279</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1280' href='#L1280'><pre>1280</pre></a></td><td class='covered-line'><pre>303</pre></td><td class='code'><pre>  static const char *getName() { return &quot;AArch6400PreLegalizerCombiner&quot;; }</pre></td></tr><tr><td class='line-number'><a name='L1281' href='#L1281'><pre>1281</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1282' href='#L1282'><pre>1282</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool tryCombineAll(MachineInstr &amp;I) const override;</pre></td></tr><tr><td class='line-number'><a name='L1283' href='#L1283'><pre>1283</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1284' href='#L1284'><pre>1284</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>private:</pre></td></tr><tr><td class='line-number'><a name='L1285' href='#L1285'><pre>1285</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define GET_GICOMBINER_CLASS_MEMBERS</pre></td></tr><tr><td class='line-number'><a name='L1286' href='#L1286'><pre>1286</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;AArch64GenPostLegalizeGILowering.inc&quot;</pre></td></tr><tr><td class='line-number'><a name='L1287' href='#L1287'><pre>1287</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#undef GET_GICOMBINER_CLASS_MEMBERS</pre></td></tr><tr><td class='line-number'><a name='L1288' href='#L1288'><pre>1288</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L1289' href='#L1289'><pre>1289</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1290' href='#L1290'><pre>1290</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define GET_GICOMBINER_IMPL</pre></td></tr><tr><td class='line-number'><a name='L1291' href='#L1291'><pre>1291</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;AArch64GenPostLegalizeGILowering.inc&quot;</pre></td></tr><tr><td class='line-number'><a name='L1292' href='#L1292'><pre>1292</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#undef GET_GICOMBINER_IMPL</pre></td></tr><tr><td class='line-number'><a name='L1293' href='#L1293'><pre>1293</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1294' href='#L1294'><pre>1294</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>AArch64PostLegalizerLoweringImpl::AArch64PostLegalizerLoweringImpl(</pre></td></tr><tr><td class='line-number'><a name='L1295' href='#L1295'><pre>1295</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    MachineFunction &amp;MF, CombinerInfo &amp;CInfo, const TargetPassConfig *TPC,</pre></td></tr><tr><td class='line-number'><a name='L1296' href='#L1296'><pre>1296</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    GISelCSEInfo *CSEInfo,</pre></td></tr><tr><td class='line-number'><a name='L1297' href='#L1297'><pre>1297</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    const AArch64PostLegalizerLoweringImplRuleConfig &amp;RuleConfig,</pre></td></tr><tr><td class='line-number'><a name='L1298' href='#L1298'><pre>1298</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    const AArch64Subtarget &amp;STI)</pre></td></tr><tr><td class='line-number'><a name='L1299' href='#L1299'><pre>1299</pre></a></td><td class='covered-line'><pre>15.2k</pre></td><td class='code'><pre>    : Combiner(MF, CInfo, TPC, /*KB*/ nullptr, CSEInfo),</pre></td></tr><tr><td class='line-number'><a name='L1300' href='#L1300'><pre>1300</pre></a></td><td class='covered-line'><pre>15.2k</pre></td><td class='code'><pre>      Helper(Observer, B, /*IsPreLegalize*/ true), RuleConfig(RuleConfig),</pre></td></tr><tr><td class='line-number'><a name='L1301' href='#L1301'><pre>1301</pre></a></td><td class='covered-line'><pre>15.2k</pre></td><td class='code'><pre>      STI(STI),</pre></td></tr><tr><td class='line-number'><a name='L1302' href='#L1302'><pre>1302</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define GET_GICOMBINER_CONSTRUCTOR_INITS</pre></td></tr><tr><td class='line-number'><a name='L1303' href='#L1303'><pre>1303</pre></a></td><td class='covered-line'><pre>15.2k</pre></td><td class='code'><pre>#include <span class='cyan'>&quot;AArch64GenPostLegalizeGILowering.inc&quot;</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L743' href='#L743'><pre>743</pre></a></td><td class='covered-line'><pre>15.2k</pre></td><td class='code'><pre>AvailableModuleFeatures(computeAvailableModuleFeatures(&amp;STI)),</pre></td></tr><tr><td class='line-number'><a name='L744' href='#L744'><pre>744</pre></a></td><td class='covered-line'><pre>15.2k</pre></td><td class='code'><pre>AvailableFunctionFeatures()</pre></td></tr><tr><td class='line-number'><a name='L745' href='#L745'><pre>745</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif // ifdef GET_GICOMBINER_CONSTRUCTOR_INITS</pre></td></tr><tr><td class='line-number'><a name='L746' href='#L746'><pre>746</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#ifdef GET_GICOMBINER_CONSTRUCTOR_INITS</pre></td></tr><tr><td class='line-number'><a name='L747' href='#L747'><pre>747</pre></a></td><td class='covered-line'><pre>15.2k</pre></td><td class='code'><pre>, State(0),</pre></td></tr><tr><td class='line-number'><a name='L748' href='#L748'><pre>748</pre></a></td><td class='covered-line'><pre>15.2k</pre></td><td class='code'><pre>ExecInfo(TypeObjects, NumTypeObjects, FeatureBitsets, ComplexPredicateFns, CustomRenderers)</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1304' href='#L1304'><pre>1304</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#undef GET_GICOMBINER_CONSTRUCTOR_INITS</pre></td></tr><tr><td class='line-number'><a name='L1305' href='#L1305'><pre>1305</pre></a></td><td class='covered-line'><pre>15.2k</pre></td><td class='code'><pre>{</pre></td></tr><tr><td class='line-number'><a name='L1306' href='#L1306'><pre>1306</pre></a></td><td class='covered-line'><pre>15.2k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1307' href='#L1307'><pre>1307</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1308' href='#L1308'><pre>1308</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class AArch64PostLegalizerLowering : public MachineFunctionPass {</pre></td></tr><tr><td class='line-number'><a name='L1309' href='#L1309'><pre>1309</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>public:</pre></td></tr><tr><td class='line-number'><a name='L1310' href='#L1310'><pre>1310</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  static char ID;</pre></td></tr><tr><td class='line-number'><a name='L1311' href='#L1311'><pre>1311</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1312' href='#L1312'><pre>1312</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  AArch64PostLegalizerLowering();</pre></td></tr><tr><td class='line-number'><a name='L1313' href='#L1313'><pre>1313</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1314' href='#L1314'><pre>1314</pre></a></td><td class='covered-line'><pre>529</pre></td><td class='code'><pre>  StringRef getPassName() const override {</pre></td></tr><tr><td class='line-number'><a name='L1315' href='#L1315'><pre>1315</pre></a></td><td class='covered-line'><pre>529</pre></td><td class='code'><pre>    return &quot;AArch64PostLegalizerLowering&quot;;</pre></td></tr><tr><td class='line-number'><a name='L1316' href='#L1316'><pre>1316</pre></a></td><td class='covered-line'><pre>529</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1317' href='#L1317'><pre>1317</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1318' href='#L1318'><pre>1318</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool runOnMachineFunction(MachineFunction &amp;MF) override;</pre></td></tr><tr><td class='line-number'><a name='L1319' href='#L1319'><pre>1319</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void getAnalysisUsage(AnalysisUsage &amp;AU) const override;</pre></td></tr><tr><td class='line-number'><a name='L1320' href='#L1320'><pre>1320</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1321' href='#L1321'><pre>1321</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>private:</pre></td></tr><tr><td class='line-number'><a name='L1322' href='#L1322'><pre>1322</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  AArch64PostLegalizerLoweringImplRuleConfig RuleConfig;</pre></td></tr><tr><td class='line-number'><a name='L1323' href='#L1323'><pre>1323</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L1324' href='#L1324'><pre>1324</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // end anonymous namespace</pre></td></tr><tr><td class='line-number'><a name='L1325' href='#L1325'><pre>1325</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1326' href='#L1326'><pre>1326</pre></a></td><td class='covered-line'><pre>511</pre></td><td class='code'><pre>void AArch64PostLegalizerLowering::getAnalysisUsage(AnalysisUsage &amp;AU) const {</pre></td></tr><tr><td class='line-number'><a name='L1327' href='#L1327'><pre>1327</pre></a></td><td class='covered-line'><pre>511</pre></td><td class='code'><pre>  AU.addRequired&lt;TargetPassConfig&gt;();</pre></td></tr><tr><td class='line-number'><a name='L1328' href='#L1328'><pre>1328</pre></a></td><td class='covered-line'><pre>511</pre></td><td class='code'><pre>  AU.setPreservesCFG();</pre></td></tr><tr><td class='line-number'><a name='L1329' href='#L1329'><pre>1329</pre></a></td><td class='covered-line'><pre>511</pre></td><td class='code'><pre>  getSelectionDAGFallbackAnalysisUsage(AU);</pre></td></tr><tr><td class='line-number'><a name='L1330' href='#L1330'><pre>1330</pre></a></td><td class='covered-line'><pre>511</pre></td><td class='code'><pre>  MachineFunctionPass::getAnalysisUsage(AU);</pre></td></tr><tr><td class='line-number'><a name='L1331' href='#L1331'><pre>1331</pre></a></td><td class='covered-line'><pre>511</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1332' href='#L1332'><pre>1332</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1333' href='#L1333'><pre>1333</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>AArch64PostLegalizerLowering::AArch64PostLegalizerLowering()</pre></td></tr><tr><td class='line-number'><a name='L1334' href='#L1334'><pre>1334</pre></a></td><td class='covered-line'><pre>607</pre></td><td class='code'><pre>    : MachineFunctionPass(ID) {</pre></td></tr><tr><td class='line-number'><a name='L1335' href='#L1335'><pre>1335</pre></a></td><td class='covered-line'><pre>607</pre></td><td class='code'><pre>  initializeAArch64PostLegalizerLoweringPass(*PassRegistry::getPassRegistry());</pre></td></tr><tr><td class='line-number'><a name='L1336' href='#L1336'><pre>1336</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1337' href='#L1337'><pre>1337</pre></a></td><td class='covered-line'><pre>607</pre></td><td class='code'><pre>  if (!RuleConfig.parseCommandLineOption())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1337' href='#L1337'><span>1337:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>607</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1338' href='#L1338'><pre>1338</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>report_fatal_error(&quot;Invalid rule identifier&quot;)</span>;</pre></td></tr><tr><td class='line-number'><a name='L1339' href='#L1339'><pre>1339</pre></a></td><td class='covered-line'><pre>607</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1340' href='#L1340'><pre>1340</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1341' href='#L1341'><pre>1341</pre></a></td><td class='covered-line'><pre>22.8k</pre></td><td class='code'><pre>bool AArch64PostLegalizerLowering::runOnMachineFunction(MachineFunction &amp;MF) {</pre></td></tr><tr><td class='line-number'><a name='L1342' href='#L1342'><pre>1342</pre></a></td><td class='covered-line'><pre>22.8k</pre></td><td class='code'><pre>  if (MF.getProperties().hasProperty(</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1342' href='#L1342'><span>1342:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.64k</span>, <span class='None'>False</span>: <span class='covered-line'>15.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1343' href='#L1343'><pre>1343</pre></a></td><td class='covered-line'><pre>22.8k</pre></td><td class='code'><pre>          MachineFunctionProperties::Property::FailedISel))</pre></td></tr><tr><td class='line-number'><a name='L1344' href='#L1344'><pre>1344</pre></a></td><td class='covered-line'><pre>7.64k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1345' href='#L1345'><pre>1345</pre></a></td><td class='covered-line'><pre>15.2k</pre></td><td class='code'><pre>  assert(MF.getProperties().hasProperty(</pre></td></tr><tr><td class='line-number'><a name='L1346' href='#L1346'><pre>1346</pre></a></td><td class='covered-line'><pre>15.2k</pre></td><td class='code'><pre>             MachineFunctionProperties::Property::Legalized) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L1347' href='#L1347'><pre>1347</pre></a></td><td class='covered-line'><pre>15.2k</pre></td><td class='code'><pre>         &quot;Expected a legalized function?&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1348' href='#L1348'><pre>1348</pre></a></td><td class='covered-line'><pre>15.2k</pre></td><td class='code'><pre>  auto *TPC = &amp;getAnalysis&lt;TargetPassConfig&gt;();</pre></td></tr><tr><td class='line-number'><a name='L1349' href='#L1349'><pre>1349</pre></a></td><td class='covered-line'><pre>15.2k</pre></td><td class='code'><pre>  const Function &amp;F = MF.getFunction();</pre></td></tr><tr><td class='line-number'><a name='L1350' href='#L1350'><pre>1350</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1351' href='#L1351'><pre>1351</pre></a></td><td class='covered-line'><pre>15.2k</pre></td><td class='code'><pre>  const AArch64Subtarget &amp;ST = MF.getSubtarget&lt;AArch64Subtarget&gt;();</pre></td></tr><tr><td class='line-number'><a name='L1352' href='#L1352'><pre>1352</pre></a></td><td class='covered-line'><pre>15.2k</pre></td><td class='code'><pre>  CombinerInfo CInfo(/*AllowIllegalOps*/ true, /*ShouldLegalizeIllegal*/ false,</pre></td></tr><tr><td class='line-number'><a name='L1353' href='#L1353'><pre>1353</pre></a></td><td class='covered-line'><pre>15.2k</pre></td><td class='code'><pre>                     /*LegalizerInfo*/ nullptr, /*OptEnabled=*/true,</pre></td></tr><tr><td class='line-number'><a name='L1354' href='#L1354'><pre>1354</pre></a></td><td class='covered-line'><pre>15.2k</pre></td><td class='code'><pre>                     F.hasOptSize(), F.hasMinSize());</pre></td></tr><tr><td class='line-number'><a name='L1355' href='#L1355'><pre>1355</pre></a></td><td class='covered-line'><pre>15.2k</pre></td><td class='code'><pre>  AArch64PostLegalizerLoweringImpl Impl(MF, CInfo, TPC, /*CSEInfo*/ nullptr,</pre></td></tr><tr><td class='line-number'><a name='L1356' href='#L1356'><pre>1356</pre></a></td><td class='covered-line'><pre>15.2k</pre></td><td class='code'><pre>                                        RuleConfig, ST);</pre></td></tr><tr><td class='line-number'><a name='L1357' href='#L1357'><pre>1357</pre></a></td><td class='covered-line'><pre>15.2k</pre></td><td class='code'><pre>  return Impl.combineMachineInstrs();</pre></td></tr><tr><td class='line-number'><a name='L1358' href='#L1358'><pre>1358</pre></a></td><td class='covered-line'><pre>15.2k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1359' href='#L1359'><pre>1359</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1360' href='#L1360'><pre>1360</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>char AArch64PostLegalizerLowering::ID = 0;</pre></td></tr><tr><td class='line-number'><a name='L1361' href='#L1361'><pre>1361</pre></a></td><td class='covered-line'><pre>71.8k</pre></td><td class='code'><pre><span class='cyan'>INITIALIZE_PASS_BEGIN</span>(AArch64PostLegalizerLowering, DEBUG_TYPE,</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='covered-line'><pre>71.8k</pre></td><td class='code'><pre>  static void *initialize##passName##PassOnce(PassRegistry &amp;Registry) {</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1362' href='#L1362'><pre>1362</pre></a></td><td class='covered-line'><pre>71.8k</pre></td><td class='code'><pre>                      &quot;Lower AArch64 MachineInstrs after legalization&quot;, false,</pre></td></tr><tr><td class='line-number'><a name='L1363' href='#L1363'><pre>1363</pre></a></td><td class='covered-line'><pre>71.8k</pre></td><td class='code'><pre>                      false)</pre></td></tr><tr><td class='line-number'><a name='L1364' href='#L1364'><pre>1364</pre></a></td><td class='covered-line'><pre>71.8k</pre></td><td class='code'><pre><span class='cyan'>INITIALIZE_PASS_DEPENDENCY</span>(TargetPassConfig)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='covered-line'><pre>71.8k</pre></td><td class='code'><pre>#define INITIALIZE_PASS_DEPENDENCY(depName) initialize##depName##Pass(Registry);</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1365' href='#L1365'><pre>1365</pre></a></td><td class='covered-line'><pre>71.8k</pre></td><td class='code'><pre><span class='cyan'>INITIALIZE_PASS_END</span>(AArch64PostLegalizerLowering, DEBUG_TYPE,</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='covered-line'><pre>71.8k</pre></td><td class='code'><pre>  PassInfo *PI = new PassInfo(                                                 \</pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='covered-line'><pre>71.8k</pre></td><td class='code'><pre>      name, arg, &amp;passName::ID,                                                \</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='covered-line'><pre>71.8k</pre></td><td class='code'><pre>      PassInfo::NormalCtor_t(callDefaultCtor&lt;passName&gt;), cfg, analysis);       \</pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='covered-line'><pre>71.8k</pre></td><td class='code'><pre>  Registry.registerPass(*PI, true);                                            \</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='covered-line'><pre>71.8k</pre></td><td class='code'><pre>  return PI;                                                                   \</pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>71.8k</pre></td><td class='code'><pre>  }                                                                            \</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1366' href='#L1366'><pre>1366</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                    &quot;Lower AArch64 MachineInstrs after legalization&quot;, false,</pre></td></tr><tr><td class='line-number'><a name='L1367' href='#L1367'><pre>1367</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                    false)</pre></td></tr><tr><td class='line-number'><a name='L1368' href='#L1368'><pre>1368</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1369' href='#L1369'><pre>1369</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace llvm {</pre></td></tr><tr><td class='line-number'><a name='L1370' href='#L1370'><pre>1370</pre></a></td><td class='covered-line'><pre>591</pre></td><td class='code'><pre>FunctionPass *createAArch64PostLegalizerLowering() {</pre></td></tr><tr><td class='line-number'><a name='L1371' href='#L1371'><pre>1371</pre></a></td><td class='covered-line'><pre>591</pre></td><td class='code'><pre>  return new AArch64PostLegalizerLowering();</pre></td></tr><tr><td class='line-number'><a name='L1372' href='#L1372'><pre>1372</pre></a></td><td class='covered-line'><pre>591</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1373' href='#L1373'><pre>1373</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // end namespace llvm</pre></td></tr></table></div></body></html>