Running: E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o E:/Users/Usuario/GitHub/Diseno_digital/Proyecto2_parte3/Esquema_isim_beh.exe -prj E:/Users/Usuario/GitHub/Diseno_digital/Proyecto2_parte3/Esquema_beh.prj work.Esquema 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "E:/Users/Usuario/GitHub/Diseno_digital/Proyecto2_parte3/Contador_reloj.vhd" into library work
Parsing VHDL file "E:/Users/Usuario/GitHub/Diseno_digital/Proyecto2_parte3/Alarma.vhd" into library work
Parsing VHDL file "E:/Users/Usuario/GitHub/Diseno_digital/Proyecto2_parte3/Esquema.vhf" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture inv_v of entity INV [inv_default]
Compiling architecture and4_v of entity AND4 [and4_default]
Compiling architecture and2_v of entity AND2 [and2_default]
Compiling architecture behavioral of entity alarma [alarma_default]
Compiling architecture behavioral of entity Contador_reloj [contador_reloj_default]
Compiling architecture behavioral of entity esquema
Time Resolution for simulation is 1ps.
Waiting for 4 sub-compilation(s) to finish...
Compiled 17 VHDL Units
Built simulation executable E:/Users/Usuario/GitHub/Diseno_digital/Proyecto2_parte3/Esquema_isim_beh.exe
Fuse Memory Usage: 50200 KB
Fuse CPU Usage: 921 ms
