use work.bv_arithmetic.all;
use work.dlx_types.all; 

entity reg_file is
	generic(prop_delay: Time := 15 ns);
	port (data_in: in dlx_word; readnotwrite, clock: in bit; data_out: out dlx_word; reg_number: in register_index);
end entity reg_file;


architecture behavior02 of reg_file is
	type reg_type is array (0 to 31) of dlx_word;
begin
	reg_file: process(readnotwrite, clock, data_in, reg_number) is
		variable registers : reg_type;
	begin
		if (clock = '1') then
			if (readnotwrite = '1') then
				data_out <= registers(bv_to_integer(reg_number)) after prop_delay;
			else
				register(by_to_integer(reg_number)) := data_in;
			end if;
		else
			--placeholder
		end if;
	end process reg_file;
end architecture behavior02;