<profile>

<section name = "Vitis HLS Report for 'MultiSineMaster'" level="0">
<item name = "Date">Mon Nov 17 09:50:02 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">MultiSineMaster</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a35t-cpg236-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">402, 402, 4.020 us, 4.020 us, 393, 393, loop auto-rewind stp (delay=9 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_45_1_VITIS_LOOP_48_2">400, 400, 18, 1, 1, 384, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 205, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">6, -, 1046, 1001, -</column>
<column name="Memory">6, -, 64, 4, 0</column>
<column name="Multiplexer">-, -, 0, 144, -</column>
<column name="Register">-, -, 663, 192, -</column>
<specialColumn name="Available">100, 90, 41600, 20800, 0</specialColumn>
<specialColumn name="Utilization (%)">12, 0, 4, 7, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="BUS_A_s_axi_U">BUS_A_s_axi, 2, 0, 116, 110, 0</column>
<column name="control_s_axi_U">control_s_axi, 0, 0, 106, 168, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 4, 0, 824, 723, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="accumulators_U">accumulators_RAM_AUTO_1R1W, 0, 64, 4, 0, 8, 32, 1, 256</column>
<column name="sine_lut_U">sine_lut_ROM_AUTO_1R, 6, 0, 0, 0, 4096, 24, 1, 98304</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln45_1_fu_296_p2">+, 0, 0, 16, 9, 1</column>
<column name="add_ln45_fu_361_p2">+, 0, 0, 14, 6, 1</column>
<column name="add_ln54_fu_380_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln57_fu_412_p2">+, 0, 0, 39, 32, 32</column>
<column name="i_fu_302_p2">+, 0, 0, 13, 4, 1</column>
<column name="sineIdx_fu_427_p2">+, 0, 0, 16, 9, 6</column>
<column name="ap_block_state2_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_379">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_575">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_788">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_794">and, 0, 0, 2, 1, 1</column>
<column name="first_iter_0_fu_290_p2">icmp, 0, 0, 13, 4, 1</column>
<column name="icmp_ln45_fu_314_p2">icmp, 0, 0, 16, 9, 9</column>
<column name="icmp_ln48_fu_308_p2">icmp, 0, 0, 13, 4, 5</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="select_ln45_fu_344_p3">select, 0, 0, 6, 1, 6</column>
<column name="select_ln48_fu_282_p3">select, 0, 0, 4, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="add_ln458_fu_134">9, 2, 6, 12</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter17_reg">9, 2, 1, 2</column>
<column name="ap_phi_mux_icmp_ln487_phi_fu_228_p4">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i6_load">9, 2, 4, 8</column>
<column name="ap_sig_allocacmp_indvar_flatten3_load">9, 2, 9, 18</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_blk_n_W">9, 2, 1, 2</column>
<column name="i6_fu_130">9, 2, 4, 8</column>
<column name="icmp_ln487_reg_225">9, 2, 1, 2</column>
<column name="indvar_flatten3_fu_122">9, 2, 9, 18</column>
<column name="indvars_iv44_fu_126">9, 2, 6, 12</column>
<column name="sineIdx5_fu_138">9, 2, 9, 18</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="accumulators_addr_reg_521">3, 0, 3, 0</column>
<column name="accumulators_addr_reg_521_pp0_iter9_reg">3, 0, 3, 0</column>
<column name="accumulators_load_reg_533">32, 0, 32, 0</column>
<column name="add_ln458_fu_134">6, 0, 6, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage0_subdone_grp0_done_reg">1, 0, 1, 0</column>
<column name="ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_condition_exit_pp0_iter0_stage0_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_condition_exit_pp0_iter0_stage0_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_condition_exit_pp0_iter0_stage0_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_condition_exit_pp0_iter0_stage0_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_condition_exit_pp0_iter0_stage0_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_condition_exit_pp0_iter0_stage0_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="ap_condition_exit_pp0_iter0_stage0_pp0_iter9_reg">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter14">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter15">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter16">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter17">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter10_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter11_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter12_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter13_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter14_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter15_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter16_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter17_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter9_reg">1, 0, 1, 0</column>
<column name="first_iter_0_reg_503">1, 0, 1, 0</column>
<column name="gmem_addr_read_reg_527">32, 0, 32, 0</column>
<column name="gmem_addr_reg_492">32, 0, 32, 0</column>
<column name="i6_fu_130">4, 0, 4, 0</column>
<column name="icmp_ln45_reg_512">1, 0, 1, 0</column>
<column name="icmp_ln487_reg_225">1, 0, 1, 0</column>
<column name="icmp_ln48_reg_507">1, 0, 1, 0</column>
<column name="indvar_flatten3_fu_122">9, 0, 9, 0</column>
<column name="indvars_iv44_fu_126">6, 0, 6, 0</column>
<column name="samples_read_reg_487">32, 0, 32, 0</column>
<column name="select_ln48_reg_498">4, 0, 4, 0</column>
<column name="sineIdx5_fu_138">9, 0, 9, 0</column>
<column name="sine_lut_load_reg_548">24, 0, 24, 0</column>
<column name="trunc_ln1_reg_543">30, 0, 30, 0</column>
<column name="zext_ln50_reg_516">3, 0, 32, 29</column>
<column name="first_iter_0_reg_503">64, 32, 1, 0</column>
<column name="gmem_addr_read_reg_527">64, 32, 32, 0</column>
<column name="icmp_ln487_reg_225">64, 32, 1, 0</column>
<column name="samples_read_reg_487">64, 32, 32, 0</column>
<column name="select_ln48_reg_498">64, 32, 4, 0</column>
<column name="zext_ln50_reg_516">64, 32, 32, 29</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_BUS_A_AWVALID">in, 1, s_axi, BUS_A, array</column>
<column name="s_axi_BUS_A_AWREADY">out, 1, s_axi, BUS_A, array</column>
<column name="s_axi_BUS_A_AWADDR">in, 9, s_axi, BUS_A, array</column>
<column name="s_axi_BUS_A_WVALID">in, 1, s_axi, BUS_A, array</column>
<column name="s_axi_BUS_A_WREADY">out, 1, s_axi, BUS_A, array</column>
<column name="s_axi_BUS_A_WDATA">in, 32, s_axi, BUS_A, array</column>
<column name="s_axi_BUS_A_WSTRB">in, 4, s_axi, BUS_A, array</column>
<column name="s_axi_BUS_A_ARVALID">in, 1, s_axi, BUS_A, array</column>
<column name="s_axi_BUS_A_ARREADY">out, 1, s_axi, BUS_A, array</column>
<column name="s_axi_BUS_A_ARADDR">in, 9, s_axi, BUS_A, array</column>
<column name="s_axi_BUS_A_RVALID">out, 1, s_axi, BUS_A, array</column>
<column name="s_axi_BUS_A_RREADY">in, 1, s_axi, BUS_A, array</column>
<column name="s_axi_BUS_A_RDATA">out, 32, s_axi, BUS_A, array</column>
<column name="s_axi_BUS_A_RRESP">out, 2, s_axi, BUS_A, array</column>
<column name="s_axi_BUS_A_BVALID">out, 1, s_axi, BUS_A, array</column>
<column name="s_axi_BUS_A_BREADY">in, 1, s_axi, BUS_A, array</column>
<column name="s_axi_BUS_A_BRESP">out, 2, s_axi, BUS_A, array</column>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 5, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 5, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, MultiSineMaster, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, MultiSineMaster, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, MultiSineMaster, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
</table>
</item>
</section>
</profile>
