# RISC-V
5-stage RISC-V simulator.

The pipeline part is done.\n
Branch Predictor hasn't been implemented yet.\n
Using forwarding and using 3-cycle MEM simulation.\n

//It's getting dark to dark to see...\n
//Feel like I'm knocking on knocking on the heaven's door...\n
